
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.058375                       # Number of seconds simulated
sim_ticks                                 58374679000                       # Number of ticks simulated
final_tick                                58374679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 251760                       # Simulator instruction rate (inst/s)
host_op_rate                                   255216                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88076369                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680568                       # Number of bytes of host memory used
host_seconds                                   662.77                       # Real time elapsed on the host
sim_insts                                   166859843                       # Number of instructions simulated
sim_ops                                     169150489                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              40896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26496                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 639                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             453895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             198442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         48240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                700578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        453895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           453895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            453895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            198442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        48240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               700578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  40896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   40896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   58374614500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.951049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.612900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.359015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     39.86%     39.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35     24.48%     64.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     15.38%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      3.50%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.80%     86.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.40%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      4.20%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.70%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          143                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     19224750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                31206000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3195000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30085.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48835.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      486                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   91353074.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2191980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              5442360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               707040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        22255650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14492160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      13988607000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            14044804065                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.597534                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          58360833250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1375000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4450000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  58274357000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     37741000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7949500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     48806500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   326370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2370480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8160120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1101120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        30484740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23064480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      13978898220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            14061035910                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.875597                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          58353883007                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2269000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6808000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  58227000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     60062750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      11680243                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     66859007                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                28132544                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25471929                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1725398                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13269501                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13264062                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959011                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  886111                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             479                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                397                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               82                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      1610311                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        116749359                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1701122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      230750343                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28132544                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14150570                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     113278966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3454306                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  736                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          433                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  62396482                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   233                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          116708410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.000818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.038545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3467853      2.97%      2.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 52488183     44.97%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1232963      1.06%     49.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 59519411     51.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            116708410                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.240965                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.976459                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7667936                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8861442                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  93163683                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5288390                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1726959                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12638169                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   200                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              219312716                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               6767487                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1726959                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 14793991                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3782728                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11993                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  91305705                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5087034                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              212194781                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3181452                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1073353                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  19590                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3104614                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5965                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              801                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           235689821                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             297262107                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        227818458                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             7397                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             187092159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 48597662                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                359                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            242                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8196768                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             81989264                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21537915                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10145428                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           734793                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  207896658                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 239                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 192485942                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            864367                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        38746407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     30768573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     116708410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.649289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.985535                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17836784     15.28%     15.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            29835118     25.56%     40.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            45434317     38.93%     79.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            22626574     19.39%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              975617      0.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       116708410                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2692847      5.56%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    101      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    106      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               40057362     82.64%     88.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5724228     11.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               203      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              93707369     48.68%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  197      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  812      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             78748028     40.91%     89.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20027203     10.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              192485942                       # Type of FU issued
system.cpu.iq.rate                           1.648711                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    48474644                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.251835                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          551005809                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         246638353                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    186837376                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              240953037                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         18183434                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     16256809                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       129700                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1831                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2937757                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1726959                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3686956                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     3                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           208641506                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              81989264                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             21537915                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                238                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1831                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         958938                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       796382                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1755320                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             189194775                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              76258033                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3291167                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        744609                       # number of nop insts executed
system.cpu.iew.exec_refs                     95725662                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 22357661                       # Number of branches executed
system.cpu.iew.exec_stores                   19467629                       # Number of stores executed
system.cpu.iew.exec_rate                     1.620521                       # Inst execution rate
system.cpu.iew.wb_sent                      187468597                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     186842531                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 142619355                       # num instructions producing a value
system.cpu.iew.wb_consumers                 188585413                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.600373                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.756259                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        35867817                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1725204                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    111294557                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.524968                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.290239                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     44433970     39.92%     39.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     39071393     35.11%     75.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10472231      9.41%     84.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2964585      2.66%     87.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1363597      1.23%     88.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       686498      0.62%     88.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3012485      2.71%     91.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       469193      0.42%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8820605      7.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    111294557                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            167429943                       # Number of instructions committed
system.cpu.commit.committedOps              169720589                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       84332613                       # Number of memory references committed
system.cpu.commit.loads                      65732455                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   21062830                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 149232932                       # Number of committed integer instructions.
system.cpu.commit.function_calls               571192                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         85384641     50.31%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             196      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        65732455     38.73%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18600158     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         169720589                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8820605                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    308062215                       # The number of ROB reads
system.cpu.rob.rob_writes                   416590816                       # The number of ROB writes
system.cpu.timesIdled                             315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   166859843                       # Number of Instructions Simulated
system.cpu.committedOps                     169150489                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.699685                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.699685                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.429214                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.429214                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                203802010                       # number of integer regfile reads
system.cpu.int_regfile_writes               146909283                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6577                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3444                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  60010785                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 60776505                       # number of cc regfile writes
system.cpu.misc_regfile_reads               209574845                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           197.531767                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            76674103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          353336.880184                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   197.531767                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.192902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.192902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         153349813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        153349813                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     58074272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        58074272                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18599400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18599400                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          216                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          216                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      76673672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76673672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     76673672                       # number of overall hits
system.cpu.dcache.overall_hits::total        76673672                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          149                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           149                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          544                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          693                       # number of overall misses
system.cpu.dcache.overall_misses::total           693                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     12605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12605000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     32615968                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32615968                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     45220968                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45220968                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     45220968                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45220968                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     58074421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     58074421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     76674365                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     76674365                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     76674365                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     76674365                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009174                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 84597.315436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84597.315436                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59955.823529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59955.823529                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65253.922078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65253.922078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65253.922078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65253.922078                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2280                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.023256                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          428                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          477                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          477                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          477                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          216                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9166000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9166000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10665969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10665969                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     19831969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19831969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     19831969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19831969                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004587                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        91660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        91660                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91948.008621                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91948.008621                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91814.671296                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91814.671296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91814.671296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91814.671296                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                74                       # number of replacements
system.cpu.icache.tags.tagsinuse           316.107300                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            62395964                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          149272.641148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   316.107300                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.617397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.617397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         124793370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        124793370                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     62395964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        62395964                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      62395964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         62395964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     62395964                       # number of overall hits
system.cpu.icache.overall_hits::total        62395964                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          512                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           512                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          512                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            512                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          512                       # number of overall misses
system.cpu.icache.overall_misses::total           512                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42747490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42747490                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42747490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42747490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42747490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42747490                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     62396476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     62396476                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     62396476                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     62396476                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     62396476                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     62396476                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83491.191406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83491.191406                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 83491.191406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83491.191406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 83491.191406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83491.191406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17262                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   141.491803                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           74                       # number of writebacks
system.cpu.icache.writebacks::total                74                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           94                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           94                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           94                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          418                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          418                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36566492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36566492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36566492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36566492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36566492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36566492                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87479.645933                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87479.645933                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87479.645933                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87479.645933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87479.645933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87479.645933                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              232                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 233                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    47.701727                       # Cycle average of tags in use
system.l2.tags.total_refs                           1                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        79                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.012658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       37.672855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    10.028872                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000305                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002106                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5781                       # Number of tag accesses
system.l2.tags.data_accesses                     5781                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 4                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    33                       # number of demand (read+write) hits
system.l2.demand_hits::total                       37                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                   33                       # number of overall hits
system.l2.overall_hits::total                      37                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               87                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              414                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 414                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 184                       # number of demand (read+write) misses
system.l2.demand_misses::total                    598                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                414                       # number of overall misses
system.l2.overall_misses::cpu.data                184                       # number of overall misses
system.l2.overall_misses::total                   598                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     10278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10278500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     36112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36112500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      9061500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9061500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      19340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         55452500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36112500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     19340000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        55452500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  635                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 635                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.990431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990431                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.960396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960396                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.990431                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.847926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.941732                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.990431                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.847926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.941732                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 118143.678161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118143.678161                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87228.260870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87228.260870                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93417.525773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93417.525773                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87228.260870                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 105108.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92729.933110                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87228.260870                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 105108.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92729.933110                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           64                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             64                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             86                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          414                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           95                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              659                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2992839                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2992839                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      9747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     33628500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33628500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      8360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     33628500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     18107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51735500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     33628500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     18107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2992839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54728339                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.990431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.940594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940594                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.990431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.834101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.990431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.834101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.037795                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 46763.109375                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 46763.109375                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 113337.209302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113337.209302                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 81228.260870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81228.260870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        88000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        88000                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 81228.260870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 100038.674033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86950.420168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 81228.260870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 100038.674033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 46763.109375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83047.555387                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                553                       # Transaction distribution
system.membus.trans_dist::ReadExReq                86                       # Transaction distribution
system.membus.trans_dist::ReadExResp               86                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           553                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        40896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 639                       # Request fanout histogram
system.membus.reqLayer0.occupancy              784360                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3390500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           88                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             20                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58374679000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               519                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           74                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               84                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           418                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        13888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  45376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              84                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              719                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048679                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    684     95.13%     95.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      4.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                719                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             428500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            326498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
