#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f9026f05820 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7f9027b055c0_0 .var "add_test_failed", 0 0;
v0x7f9027b05670_0 .var "clk", 0 0;
v0x7f9027b05790_0 .var "mov_test_failed", 0 0;
v0x7f9027b05840_0 .net "regA_out", 7 0, v0x7f9027b047e0_0;  1 drivers
v0x7f9027b058d0_0 .net "regB_out", 7 0, v0x7f9027b04d70_0;  1 drivers
v0x7f9027b05970_0 .var "shl_test_failed", 0 0;
S_0x7f9026f05990 .scope module, "Comp" "computer" 2 13, 3 1 0, S_0x7f9026f05820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
    .port_info 2 /OUTPUT 8 "regA_out_bus";
    .port_info 3 /OUTPUT 8 "regB_out_bus";
L_0x7f9027a63050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9027b04e70_0 .net/2u *"_ivl_4", 3 0, L_0x7f9027a63050;  1 drivers
v0x7f9027b04f30_0 .net *"_ivl_7", 3 0, L_0x7f9027b05f10;  1 drivers
v0x7f9027b04fd0_0 .net "alu_out_bus", 7 0, v0x7f9027828c00_0;  1 drivers
v0x7f9027b05080_0 .net "clk", 0 0, v0x7f9027b05670_0;  1 drivers
v0x7f9027b05110_0 .net "im_out_bus", 8 0, L_0x7f9027b05c30;  1 drivers
v0x7f9027b051e0_0 .net "muxB_out_bus", 7 0, v0x7f9027829cd0_0;  1 drivers
v0x7f9027b052c0_0 .net "pc_out_bus", 3 0, v0x7f9027829730_0;  1 drivers
v0x7f9027b053a0_0 .net "regA_out_bus", 7 0, v0x7f9027b047e0_0;  alias, 1 drivers
v0x7f9027b05480_0 .net "regB_out_bus", 7 0, v0x7f9027b04d70_0;  alias, 1 drivers
L_0x7f9027b05d30 .part L_0x7f9027b05c30, 6, 1;
L_0x7f9027b05dd0 .part L_0x7f9027b05c30, 7, 1;
L_0x7f9027b05f10 .part L_0x7f9027b05c30, 0, 4;
L_0x7f9027b05fb0 .concat [ 4 4 0 0], L_0x7f9027b05f10, L_0x7f9027a63050;
L_0x7f9027b06110 .part L_0x7f9027b05c30, 8, 1;
L_0x7f9027b061e0 .part L_0x7f9027b05c30, 4, 2;
S_0x7f9026f05bb0 .scope module, "ALU" "alu" 3 28, 4 1 0, S_0x7f9026f05990;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x7f9026f05e60_0 .net "a", 7 0, v0x7f9027b047e0_0;  alias, 1 drivers
v0x7f9027828b40_0 .net "b", 7 0, v0x7f9027829cd0_0;  alias, 1 drivers
v0x7f9027828c00_0 .var "out", 7 0;
v0x7f9027828cb0_0 .net "s", 1 0, L_0x7f9027b061e0;  1 drivers
E_0x7f9026f05df0 .event anyedge, v0x7f9027828cb0_0, v0x7f9027828b40_0, v0x7f9026f05e60_0;
S_0x7f9027828d90 .scope module, "IM" "instruction_memory" 3 14, 5 1 0, S_0x7f9026f05990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 9 "out";
L_0x7f9027b05c30 .functor BUFZ 9, L_0x7f9027b05a10, C4<000000000>, C4<000000000>, C4<000000000>;
v0x7f9027828fa0_0 .net *"_ivl_0", 8 0, L_0x7f9027b05a10;  1 drivers
v0x7f9027829060_0 .net *"_ivl_2", 5 0, L_0x7f9027b05ae0;  1 drivers
L_0x7f9027a63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9027829110_0 .net *"_ivl_5", 1 0, L_0x7f9027a63008;  1 drivers
v0x7f90278291d0_0 .net "address", 3 0, v0x7f9027829730_0;  alias, 1 drivers
v0x7f9027829280 .array "mem", 15 0, 8 0;
v0x7f9027829360_0 .net "out", 8 0, L_0x7f9027b05c30;  alias, 1 drivers
L_0x7f9027b05a10 .array/port v0x7f9027829280, L_0x7f9027b05ae0;
L_0x7f9027b05ae0 .concat [ 4 2 0 0], v0x7f9027829730_0, L_0x7f9027a63008;
S_0x7f9027829440 .scope module, "PC" "pc" 3 12, 6 1 0, S_0x7f9026f05990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "pc";
v0x7f9027829680_0 .net "clk", 0 0, v0x7f9027b05670_0;  alias, 1 drivers
v0x7f9027829730_0 .var "pc", 3 0;
E_0x7f9027829630 .event posedge, v0x7f9027829680_0;
S_0x7f9027829810 .scope module, "muxB" "mux2" 3 24, 7 1 0, S_0x7f9026f05990;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 8 "out";
v0x7f9027829ab0_0 .net "c", 0 0, L_0x7f9027b06110;  1 drivers
v0x7f9027829b60_0 .net "e0", 7 0, v0x7f9027b04d70_0;  alias, 1 drivers
v0x7f9027829c10_0 .net "e1", 7 0, L_0x7f9027b05fb0;  1 drivers
v0x7f9027829cd0_0 .var "out", 7 0;
E_0x7f9027829a50 .event anyedge, v0x7f9027829ab0_0, v0x7f9027829c10_0, v0x7f9027829b60_0;
S_0x7f9027b04330 .scope module, "regA" "register" 3 16, 8 1 0, S_0x7f9026f05990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x7f9027b045b0_0 .net "clk", 0 0, v0x7f9027b05670_0;  alias, 1 drivers
v0x7f9027b04670_0 .net "data", 7 0, v0x7f9027828c00_0;  alias, 1 drivers
v0x7f9027b04730_0 .net "load", 0 0, L_0x7f9027b05d30;  1 drivers
v0x7f9027b047e0_0 .var "out", 7 0;
S_0x7f9027b04900 .scope module, "regB" "register" 3 20, 8 1 0, S_0x7f9026f05990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x7f9027b04b20_0 .net "clk", 0 0, v0x7f9027b05670_0;  alias, 1 drivers
v0x7f9027b04c00_0 .net "data", 7 0, v0x7f9027828c00_0;  alias, 1 drivers
v0x7f9027b04ce0_0 .net "load", 0 0, L_0x7f9027b05dd0;  1 drivers
v0x7f9027b04d70_0 .var "out", 7 0;
    .scope S_0x7f9027829440;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9027829730_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7f9027829440;
T_1 ;
    %wait E_0x7f9027829630;
    %load/vec4 v0x7f9027829730_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9027829730_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9027b04330;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9027b047e0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x7f9027b04330;
T_3 ;
    %wait E_0x7f9027829630;
    %load/vec4 v0x7f9027b04730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f9027b04670_0;
    %assign/vec4 v0x7f9027b047e0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9027b04900;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9027b04d70_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x7f9027b04900;
T_5 ;
    %wait E_0x7f9027829630;
    %load/vec4 v0x7f9027b04ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f9027b04c00_0;
    %assign/vec4 v0x7f9027b04d70_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9027829810;
T_6 ;
    %wait E_0x7f9027829a50;
    %load/vec4 v0x7f9027829ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x7f9027829b60_0;
    %store/vec4 v0x7f9027829cd0_0, 0, 8;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7f9027829c10_0;
    %store/vec4 v0x7f9027829cd0_0, 0, 8;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9026f05bb0;
T_7 ;
    %wait E_0x7f9026f05df0;
    %load/vec4 v0x7f9027828cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7f9026f05e60_0;
    %load/vec4 v0x7f9027828b40_0;
    %add;
    %store/vec4 v0x7f9027828c00_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7f9026f05e60_0;
    %load/vec4 v0x7f9027828b40_0;
    %sub;
    %store/vec4 v0x7f9027828c00_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f9026f05e60_0;
    %load/vec4 v0x7f9027828b40_0;
    %and;
    %store/vec4 v0x7f9027828c00_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7f9026f05e60_0;
    %load/vec4 v0x7f9027828b40_0;
    %or;
    %store/vec4 v0x7f9027828c00_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9026f05820;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9027b05670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9027b05790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9027b055c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9027b05970_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f9026f05820;
T_9 ;
    %vpi_call 2 28 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9026f05820 {0 0 0};
    %vpi_call 2 30 "$readmemb", "im.dat", v0x7f9027829280 {0 0 0};
    %vpi_call 2 33 "$display", "\012----- STARTING TEST 0: MOV A,Lit & MOV B,Lit -----" {0 0 0};
    %delay 3, 0;
    %vpi_call 2 36 "$display", "CHECK @ t=%0t: After MOV A, 42 -> regA = %d", $time, v0x7f9027b05840_0 {0 0 0};
    %load/vec4 v0x7f9027b05840_0;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_9.0, 6;
    %vpi_call 2 38 "$error", "FAIL: regA expected 42, got %d", v0x7f9027b05840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9027b05790_0, 0, 1;
T_9.0 ;
    %delay 2, 0;
    %vpi_call 2 43 "$display", "CHECK @ t=%0t: After MOV B, 123 -> regB = %d", $time, v0x7f9027b058d0_0 {0 0 0};
    %load/vec4 v0x7f9027b058d0_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_9.2, 6;
    %vpi_call 2 45 "$error", "FAIL: regB expected 123, got %d", v0x7f9027b058d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9027b05790_0, 0, 1;
T_9.2 ;
    %load/vec4 v0x7f9027b05790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %vpi_call 2 50 "$display", ">>>>> MOV TEST PASSED! <<<<< " {0 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call 2 52 "$display", ">>>>> MOV TEST FAILED! <<<<< " {0 0 0};
T_9.5 ;
    %vpi_call 2 56 "$display", "\012----- STARTING TEST 1: ADD A, B -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 59 "$display", "CHECK @ t=%0t: After MOV A, 2 -> regA = %d", $time, v0x7f9027b05840_0 {0 0 0};
    %load/vec4 v0x7f9027b05840_0;
    %cmpi/ne 2, 0, 8;
    %jmp/0xz  T_9.6, 6;
    %vpi_call 2 61 "$error", "FAIL: regA expected 2, got %d", v0x7f9027b05840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9027b055c0_0, 0, 1;
T_9.6 ;
    %delay 2, 0;
    %vpi_call 2 66 "$display", "CHECK @ t=%0t: After MOV B, 3 -> regB = %d", $time, v0x7f9027b058d0_0 {0 0 0};
    %load/vec4 v0x7f9027b058d0_0;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_9.8, 6;
    %vpi_call 2 68 "$error", "FAIL: regB expected 3, got %d", v0x7f9027b058d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9027b055c0_0, 0, 1;
T_9.8 ;
    %delay 2, 0;
    %vpi_call 2 73 "$display", "CHECK @ t=%0t: After ADD A, B -> regA = %d", $time, v0x7f9027b05840_0 {0 0 0};
    %load/vec4 v0x7f9027b05840_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_9.10, 6;
    %vpi_call 2 75 "$error", "FAIL: regA expected 5 (2+3), got %d", v0x7f9027b05840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9027b055c0_0, 0, 1;
T_9.10 ;
    %load/vec4 v0x7f9027b055c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %vpi_call 2 80 "$display", ">>>>> ADD TEST PASSED! <<<<< " {0 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call 2 82 "$display", ">>>>> ADD TEST FAILED! <<<<< " {0 0 0};
T_9.13 ;
    %vpi_call 2 86 "$display", "\012----- STARTING TEST 2: SHL A, A -----" {0 0 0};
    %delay 2, 0;
    %vpi_call 2 89 "$display", "CHECK @ t=%0t: After MOV A, 5 -> regA = %d", $time, v0x7f9027b05840_0 {0 0 0};
    %load/vec4 v0x7f9027b05840_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_9.14, 6;
    %vpi_call 2 91 "$error", "FAIL: regA expected 5, got %d", v0x7f9027b05840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9027b05970_0, 0, 1;
T_9.14 ;
    %delay 2, 0;
    %vpi_call 2 96 "$display", "CHECK @ t=%0t: After SHL A, A -> regA = %d", $time, v0x7f9027b05840_0 {0 0 0};
    %load/vec4 v0x7f9027b05840_0;
    %cmpi/ne 10, 0, 8;
    %jmp/0xz  T_9.16, 6;
    %vpi_call 2 98 "$error", "FAIL: regA expected 10 (5<<1), got %d", v0x7f9027b05840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9027b05970_0, 0, 1;
T_9.16 ;
    %load/vec4 v0x7f9027b05970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %vpi_call 2 103 "$display", ">>>>> SHL TEST PASSED! <<<<< " {0 0 0};
    %jmp T_9.19;
T_9.18 ;
    %vpi_call 2 105 "$display", ">>>>> SHL TEST FAILED! <<<<< " {0 0 0};
T_9.19 ;
    %delay 2, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7f9026f05820;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x7f9027b05670_0;
    %inv;
    %store/vec4 v0x7f9027b05670_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "instruction_memory.v";
    "pc.v";
    "mux2.v";
    "register.v";
