$date
	Thu Aug 10 17:26:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module onda $end
$var reg 1 ! x $end
$upscope $end
$scope module onda $end
$var reg 1 " clock $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#2
1!
1"
#4
0"
#6
0!
1"
#8
0"
#10
1!
1"
#12
0"
#14
0!
1"
#16
0"
#18
1!
1"
#20
0"
#22
0!
1"
#24
0"
#26
1!
1"
#28
0"
#30
0!
1"
#32
0"
#34
1!
1"
#36
0"
#38
0!
1"
#40
0"
#42
1!
1"
#44
0"
#46
0!
1"
#48
0"
#50
1!
1"
#52
0"
#54
0!
1"
#56
0"
#58
1!
1"
#60
0"
#62
0!
1"
#64
0"
#66
1!
1"
#68
0"
#70
0!
1"
#72
0"
#74
1!
1"
#76
0"
#78
0!
1"
#80
0"
#82
1!
1"
#84
0"
#86
0!
1"
#88
0"
#90
1!
1"
#92
0"
#94
0!
1"
#96
0"
#98
1!
1"
#100
0"
