
RTOS-4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004104  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  080042a4  080042a4  000052a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004364  08004364  00006010  2**0
                  CONTENTS
  4 .ARM          00000008  08004364  08004364  00005364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800436c  0800436c  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800436c  0800436c  0000536c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004370  08004370  00005370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004374  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000497c  20000010  08004384  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000498c  08004384  0000698c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2db  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002480  00000000  00000000  0001331b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c20  00000000  00000000  000157a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000920  00000000  00000000  000163c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000025e5  00000000  00000000  00016ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d160  00000000  00000000  000192c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c391  00000000  00000000  00026425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b27b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000311c  00000000  00000000  000b27fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003e  00000000  00000000  000b5918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800428c 	.word	0x0800428c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	0800428c 	.word	0x0800428c

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f000 f9ba 	bl	800084c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d8:	f000 f832 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004dc:	f000 f890 	bl	8000600 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004e0:	f001 f91c 	bl	800171c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004e4:	4a0d      	ldr	r2, [pc, #52]	@ (800051c <main+0x4c>)
 80004e6:	2100      	movs	r1, #0
 80004e8:	480d      	ldr	r0, [pc, #52]	@ (8000520 <main+0x50>)
 80004ea:	f001 f961 	bl	80017b0 <osThreadNew>
 80004ee:	4603      	mov	r3, r0
 80004f0:	4a0c      	ldr	r2, [pc, #48]	@ (8000524 <main+0x54>)
 80004f2:	6013      	str	r3, [r2, #0]

  /* creation of Green_Led_Flash */
  Green_Led_FlashHandle = osThreadNew(GreenTask, NULL, &Green_Led_Flash_attributes);
 80004f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000528 <main+0x58>)
 80004f6:	2100      	movs	r1, #0
 80004f8:	480c      	ldr	r0, [pc, #48]	@ (800052c <main+0x5c>)
 80004fa:	f001 f959 	bl	80017b0 <osThreadNew>
 80004fe:	4603      	mov	r3, r0
 8000500:	4a0b      	ldr	r2, [pc, #44]	@ (8000530 <main+0x60>)
 8000502:	6013      	str	r3, [r2, #0]

  /* creation of Red_Led_Flash */
  Red_Led_FlashHandle = osThreadNew(RedTask, NULL, &Red_Led_Flash_attributes);
 8000504:	4a0b      	ldr	r2, [pc, #44]	@ (8000534 <main+0x64>)
 8000506:	2100      	movs	r1, #0
 8000508:	480b      	ldr	r0, [pc, #44]	@ (8000538 <main+0x68>)
 800050a:	f001 f951 	bl	80017b0 <osThreadNew>
 800050e:	4603      	mov	r3, r0
 8000510:	4a0a      	ldr	r2, [pc, #40]	@ (800053c <main+0x6c>)
 8000512:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000514:	f001 f926 	bl	8001764 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000518:	bf00      	nop
 800051a:	e7fd      	b.n	8000518 <main+0x48>
 800051c:	080042e8 	.word	0x080042e8
 8000520:	08000665 	.word	0x08000665
 8000524:	2000002c 	.word	0x2000002c
 8000528:	0800430c 	.word	0x0800430c
 800052c:	08000675 	.word	0x08000675
 8000530:	20000030 	.word	0x20000030
 8000534:	08004330 	.word	0x08004330
 8000538:	080006cd 	.word	0x080006cd
 800053c:	20000034 	.word	0x20000034

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b094      	sub	sp, #80	@ 0x50
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0320 	add.w	r3, r7, #32
 800054a:	2230      	movs	r2, #48	@ 0x30
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f003 fe62 	bl	8004218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	f107 030c 	add.w	r3, r7, #12
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	4b23      	ldr	r3, [pc, #140]	@ (80005f8 <SystemClock_Config+0xb8>)
 800056a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800056c:	4a22      	ldr	r2, [pc, #136]	@ (80005f8 <SystemClock_Config+0xb8>)
 800056e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000572:	6413      	str	r3, [r2, #64]	@ 0x40
 8000574:	4b20      	ldr	r3, [pc, #128]	@ (80005f8 <SystemClock_Config+0xb8>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800057c:	60bb      	str	r3, [r7, #8]
 800057e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000580:	2300      	movs	r3, #0
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	4b1d      	ldr	r3, [pc, #116]	@ (80005fc <SystemClock_Config+0xbc>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800058c:	4a1b      	ldr	r2, [pc, #108]	@ (80005fc <SystemClock_Config+0xbc>)
 800058e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000592:	6013      	str	r3, [r2, #0]
 8000594:	4b19      	ldr	r3, [pc, #100]	@ (80005fc <SystemClock_Config+0xbc>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005a0:	2302      	movs	r3, #2
 80005a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a4:	2301      	movs	r3, #1
 80005a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a8:	2310      	movs	r3, #16
 80005aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005ac:	2300      	movs	r3, #0
 80005ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b0:	f107 0320 	add.w	r3, r7, #32
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 fc59 	bl	8000e6c <HAL_RCC_OscConfig>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005c0:	f000 f8ae 	bl	8000720 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c4:	230f      	movs	r3, #15
 80005c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005c8:	2300      	movs	r3, #0
 80005ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005cc:	2300      	movs	r3, #0
 80005ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d0:	2300      	movs	r3, #0
 80005d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d4:	2300      	movs	r3, #0
 80005d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d8:	f107 030c 	add.w	r3, r7, #12
 80005dc:	2100      	movs	r1, #0
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 febc 	bl	800135c <HAL_RCC_ClockConfig>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0xae>
  {
    Error_Handler();
 80005ea:	f000 f899 	bl	8000720 <Error_Handler>
  }
}
 80005ee:	bf00      	nop
 80005f0:	3750      	adds	r7, #80	@ 0x50
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40007000 	.word	0x40007000

08000600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000614:	2300      	movs	r3, #0
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	4b10      	ldr	r3, [pc, #64]	@ (800065c <MX_GPIO_Init+0x5c>)
 800061a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061c:	4a0f      	ldr	r2, [pc, #60]	@ (800065c <MX_GPIO_Init+0x5c>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6313      	str	r3, [r2, #48]	@ 0x30
 8000624:	4b0d      	ldr	r3, [pc, #52]	@ (800065c <MX_GPIO_Init+0x5c>)
 8000626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	603b      	str	r3, [r7, #0]
 800062e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, led1_Pin|led2_Pin|led3_Pin|led4_Pin, GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	210f      	movs	r1, #15
 8000634:	480a      	ldr	r0, [pc, #40]	@ (8000660 <MX_GPIO_Init+0x60>)
 8000636:	f000 fbe5 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led1_Pin led2_Pin led3_Pin led4_Pin */
  GPIO_InitStruct.Pin = led1_Pin|led2_Pin|led3_Pin|led4_Pin;
 800063a:	230f      	movs	r3, #15
 800063c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800063e:	2301      	movs	r3, #1
 8000640:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000642:	2300      	movs	r3, #0
 8000644:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	4619      	mov	r1, r3
 800064e:	4804      	ldr	r0, [pc, #16]	@ (8000660 <MX_GPIO_Init+0x60>)
 8000650:	f000 fa54 	bl	8000afc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000654:	bf00      	nop
 8000656:	3718      	adds	r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40023800 	.word	0x40023800
 8000660:	40020000 	.word	0x40020000

08000664 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800066c:	2001      	movs	r0, #1
 800066e:	f001 f931 	bl	80018d4 <osDelay>
 8000672:	e7fb      	b.n	800066c <StartDefaultTask+0x8>

08000674 <GreenTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GreenTask */
void GreenTask(void *argument)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 800067c:	2200      	movs	r2, #0
 800067e:	2101      	movs	r1, #1
 8000680:	4811      	ldr	r0, [pc, #68]	@ (80006c8 <GreenTask+0x54>)
 8000682:	f000 fbbf 	bl	8000e04 <HAL_GPIO_WritePin>
	  for(int i=0; i<8; i++){
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	e00a      	b.n	80006a2 <GreenTask+0x2e>
		  HAL_GPIO_TogglePin(led2_GPIO_Port, led2_Pin);
 800068c:	2102      	movs	r1, #2
 800068e:	480e      	ldr	r0, [pc, #56]	@ (80006c8 <GreenTask+0x54>)
 8000690:	f000 fbd1 	bl	8000e36 <HAL_GPIO_TogglePin>
		  osDelay(500);
 8000694:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000698:	f001 f91c 	bl	80018d4 <osDelay>
	  for(int i=0; i<8; i++){
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	3301      	adds	r3, #1
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	2b07      	cmp	r3, #7
 80006a6:	ddf1      	ble.n	800068c <GreenTask+0x18>
	  }
	  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_SET);
 80006a8:	2201      	movs	r2, #1
 80006aa:	2101      	movs	r1, #1
 80006ac:	4806      	ldr	r0, [pc, #24]	@ (80006c8 <GreenTask+0x54>)
 80006ae:	f000 fba9 	bl	8000e04 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	2102      	movs	r1, #2
 80006b6:	4804      	ldr	r0, [pc, #16]	@ (80006c8 <GreenTask+0x54>)
 80006b8:	f000 fba4 	bl	8000e04 <HAL_GPIO_WritePin>
	  osDelay(6000);  }
 80006bc:	f241 7070 	movw	r0, #6000	@ 0x1770
 80006c0:	f001 f908 	bl	80018d4 <osDelay>
	  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_RESET);
 80006c4:	e7da      	b.n	800067c <GreenTask+0x8>
 80006c6:	bf00      	nop
 80006c8:	40020000 	.word	0x40020000

080006cc <RedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RedTask */
void RedTask(void *argument)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RedTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(led3_GPIO_Port, led3_Pin, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2104      	movs	r1, #4
 80006d8:	4810      	ldr	r0, [pc, #64]	@ (800071c <RedTask+0x50>)
 80006da:	f000 fb93 	bl	8000e04 <HAL_GPIO_WritePin>
	  for(int i=0; i<10; i++){
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	e009      	b.n	80006f8 <RedTask+0x2c>
		  HAL_GPIO_TogglePin(led4_GPIO_Port, led4_Pin);
 80006e4:	2108      	movs	r1, #8
 80006e6:	480d      	ldr	r0, [pc, #52]	@ (800071c <RedTask+0x50>)
 80006e8:	f000 fba5 	bl	8000e36 <HAL_GPIO_TogglePin>
		  osDelay(50);
 80006ec:	2032      	movs	r0, #50	@ 0x32
 80006ee:	f001 f8f1 	bl	80018d4 <osDelay>
	  for(int i=0; i<10; i++){
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	3301      	adds	r3, #1
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	2b09      	cmp	r3, #9
 80006fc:	ddf2      	ble.n	80006e4 <RedTask+0x18>
	  }
	  HAL_GPIO_WritePin(led3_GPIO_Port, led3_Pin, GPIO_PIN_SET);
 80006fe:	2201      	movs	r2, #1
 8000700:	2104      	movs	r1, #4
 8000702:	4806      	ldr	r0, [pc, #24]	@ (800071c <RedTask+0x50>)
 8000704:	f000 fb7e 	bl	8000e04 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(led4_GPIO_Port, led4_Pin, GPIO_PIN_SET);
 8000708:	2201      	movs	r2, #1
 800070a:	2108      	movs	r1, #8
 800070c:	4803      	ldr	r0, [pc, #12]	@ (800071c <RedTask+0x50>)
 800070e:	f000 fb79 	bl	8000e04 <HAL_GPIO_WritePin>
	  osDelay(1500);  }
 8000712:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000716:	f001 f8dd 	bl	80018d4 <osDelay>
	  HAL_GPIO_WritePin(led3_GPIO_Port, led3_Pin, GPIO_PIN_RESET);
 800071a:	e7db      	b.n	80006d4 <RedTask+0x8>
 800071c:	40020000 	.word	0x40020000

08000720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000724:	b672      	cpsid	i
}
 8000726:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <Error_Handler+0x8>

0800072c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <HAL_MspInit+0x54>)
 8000738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800073a:	4a11      	ldr	r2, [pc, #68]	@ (8000780 <HAL_MspInit+0x54>)
 800073c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000740:	6453      	str	r3, [r2, #68]	@ 0x44
 8000742:	4b0f      	ldr	r3, [pc, #60]	@ (8000780 <HAL_MspInit+0x54>)
 8000744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000746:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	603b      	str	r3, [r7, #0]
 8000752:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <HAL_MspInit+0x54>)
 8000754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000756:	4a0a      	ldr	r2, [pc, #40]	@ (8000780 <HAL_MspInit+0x54>)
 8000758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800075c:	6413      	str	r3, [r2, #64]	@ 0x40
 800075e:	4b08      	ldr	r3, [pc, #32]	@ (8000780 <HAL_MspInit+0x54>)
 8000760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000766:	603b      	str	r3, [r7, #0]
 8000768:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	210f      	movs	r1, #15
 800076e:	f06f 0001 	mvn.w	r0, #1
 8000772:	f000 f99a 	bl	8000aaa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000776:	bf00      	nop
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40023800 	.word	0x40023800

08000784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000788:	bf00      	nop
 800078a:	e7fd      	b.n	8000788 <NMI_Handler+0x4>

0800078c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000790:	bf00      	nop
 8000792:	e7fd      	b.n	8000790 <HardFault_Handler+0x4>

08000794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000798:	bf00      	nop
 800079a:	e7fd      	b.n	8000798 <MemManage_Handler+0x4>

0800079c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <BusFault_Handler+0x4>

080007a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <UsageFault_Handler+0x4>

080007ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr

080007ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007be:	f000 f897 	bl	80008f0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80007c2:	f002 fcaf 	bl	8003124 <xTaskGetSchedulerState>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d001      	beq.n	80007d0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80007cc:	f003 faa4 	bl	8003d18 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007d0:	bf00      	nop
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <SystemInit+0x20>)
 80007da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007de:	4a05      	ldr	r2, [pc, #20]	@ (80007f4 <SystemInit+0x20>)
 80007e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	e000ed00 	.word	0xe000ed00

080007f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80007f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000830 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80007fc:	f7ff ffea 	bl	80007d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000800:	480c      	ldr	r0, [pc, #48]	@ (8000834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000802:	490d      	ldr	r1, [pc, #52]	@ (8000838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000804:	4a0d      	ldr	r2, [pc, #52]	@ (800083c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000808:	e002      	b.n	8000810 <LoopCopyDataInit>

0800080a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800080a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800080c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800080e:	3304      	adds	r3, #4

08000810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000814:	d3f9      	bcc.n	800080a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000816:	4a0a      	ldr	r2, [pc, #40]	@ (8000840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000818:	4c0a      	ldr	r4, [pc, #40]	@ (8000844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800081a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800081c:	e001      	b.n	8000822 <LoopFillZerobss>

0800081e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800081e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000820:	3204      	adds	r2, #4

08000822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000824:	d3fb      	bcc.n	800081e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000826:	f003 fcff 	bl	8004228 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800082a:	f7ff fe51 	bl	80004d0 <main>
  bx  lr    
 800082e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000830:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000838:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800083c:	08004374 	.word	0x08004374
  ldr r2, =_sbss
 8000840:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000844:	2000498c 	.word	0x2000498c

08000848 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000848:	e7fe      	b.n	8000848 <ADC_IRQHandler>
	...

0800084c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000850:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <HAL_Init+0x40>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a0d      	ldr	r2, [pc, #52]	@ (800088c <HAL_Init+0x40>)
 8000856:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800085a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800085c:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <HAL_Init+0x40>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a0a      	ldr	r2, [pc, #40]	@ (800088c <HAL_Init+0x40>)
 8000862:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000866:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000868:	4b08      	ldr	r3, [pc, #32]	@ (800088c <HAL_Init+0x40>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a07      	ldr	r2, [pc, #28]	@ (800088c <HAL_Init+0x40>)
 800086e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000872:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000874:	2003      	movs	r0, #3
 8000876:	f000 f90d 	bl	8000a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800087a:	200f      	movs	r0, #15
 800087c:	f000 f808 	bl	8000890 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000880:	f7ff ff54 	bl	800072c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000884:	2300      	movs	r3, #0
}
 8000886:	4618      	mov	r0, r3
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40023c00 	.word	0x40023c00

08000890 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000898:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <HAL_InitTick+0x54>)
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <HAL_InitTick+0x58>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	4619      	mov	r1, r3
 80008a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 f917 	bl	8000ae2 <HAL_SYSTICK_Config>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ba:	2301      	movs	r3, #1
 80008bc:	e00e      	b.n	80008dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2b0f      	cmp	r3, #15
 80008c2:	d80a      	bhi.n	80008da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008c4:	2200      	movs	r2, #0
 80008c6:	6879      	ldr	r1, [r7, #4]
 80008c8:	f04f 30ff 	mov.w	r0, #4294967295
 80008cc:	f000 f8ed 	bl	8000aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008d0:	4a06      	ldr	r2, [pc, #24]	@ (80008ec <HAL_InitTick+0x5c>)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008d6:	2300      	movs	r3, #0
 80008d8:	e000      	b.n	80008dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008da:	2301      	movs	r3, #1
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20000000 	.word	0x20000000
 80008e8:	20000008 	.word	0x20000008
 80008ec:	20000004 	.word	0x20000004

080008f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <HAL_IncTick+0x20>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	461a      	mov	r2, r3
 80008fa:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <HAL_IncTick+0x24>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4413      	add	r3, r2
 8000900:	4a04      	ldr	r2, [pc, #16]	@ (8000914 <HAL_IncTick+0x24>)
 8000902:	6013      	str	r3, [r2, #0]
}
 8000904:	bf00      	nop
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	20000008 	.word	0x20000008
 8000914:	20000038 	.word	0x20000038

08000918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  return uwTick;
 800091c:	4b03      	ldr	r3, [pc, #12]	@ (800092c <HAL_GetTick+0x14>)
 800091e:	681b      	ldr	r3, [r3, #0]
}
 8000920:	4618      	mov	r0, r3
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	20000038 	.word	0x20000038

08000930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f003 0307 	and.w	r3, r3, #7
 800093e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000940:	4b0c      	ldr	r3, [pc, #48]	@ (8000974 <__NVIC_SetPriorityGrouping+0x44>)
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000946:	68ba      	ldr	r2, [r7, #8]
 8000948:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800094c:	4013      	ands	r3, r2
 800094e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000954:	68bb      	ldr	r3, [r7, #8]
 8000956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000958:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800095c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000962:	4a04      	ldr	r2, [pc, #16]	@ (8000974 <__NVIC_SetPriorityGrouping+0x44>)
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	60d3      	str	r3, [r2, #12]
}
 8000968:	bf00      	nop
 800096a:	3714      	adds	r7, #20
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800097c:	4b04      	ldr	r3, [pc, #16]	@ (8000990 <__NVIC_GetPriorityGrouping+0x18>)
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	0a1b      	lsrs	r3, r3, #8
 8000982:	f003 0307 	and.w	r3, r3, #7
}
 8000986:	4618      	mov	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	e000ed00 	.word	0xe000ed00

08000994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	db0a      	blt.n	80009be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	490c      	ldr	r1, [pc, #48]	@ (80009e0 <__NVIC_SetPriority+0x4c>)
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	0112      	lsls	r2, r2, #4
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	440b      	add	r3, r1
 80009b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009bc:	e00a      	b.n	80009d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4908      	ldr	r1, [pc, #32]	@ (80009e4 <__NVIC_SetPriority+0x50>)
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	f003 030f 	and.w	r3, r3, #15
 80009ca:	3b04      	subs	r3, #4
 80009cc:	0112      	lsls	r2, r2, #4
 80009ce:	b2d2      	uxtb	r2, r2
 80009d0:	440b      	add	r3, r1
 80009d2:	761a      	strb	r2, [r3, #24]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	e000e100 	.word	0xe000e100
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b089      	sub	sp, #36	@ 0x24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	f1c3 0307 	rsb	r3, r3, #7
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	bf28      	it	cs
 8000a06:	2304      	movcs	r3, #4
 8000a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	2b06      	cmp	r3, #6
 8000a10:	d902      	bls.n	8000a18 <NVIC_EncodePriority+0x30>
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	3b03      	subs	r3, #3
 8000a16:	e000      	b.n	8000a1a <NVIC_EncodePriority+0x32>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	43da      	mvns	r2, r3
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a30:	f04f 31ff 	mov.w	r1, #4294967295
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3a:	43d9      	mvns	r1, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a40:	4313      	orrs	r3, r2
         );
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3724      	adds	r7, #36	@ 0x24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
	...

08000a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a60:	d301      	bcc.n	8000a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a62:	2301      	movs	r3, #1
 8000a64:	e00f      	b.n	8000a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a66:	4a0a      	ldr	r2, [pc, #40]	@ (8000a90 <SysTick_Config+0x40>)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a6e:	210f      	movs	r1, #15
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	f7ff ff8e 	bl	8000994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a78:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <SysTick_Config+0x40>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7e:	4b04      	ldr	r3, [pc, #16]	@ (8000a90 <SysTick_Config+0x40>)
 8000a80:	2207      	movs	r2, #7
 8000a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	e000e010 	.word	0xe000e010

08000a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff ff47 	bl	8000930 <__NVIC_SetPriorityGrouping>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b086      	sub	sp, #24
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
 8000ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000abc:	f7ff ff5c 	bl	8000978 <__NVIC_GetPriorityGrouping>
 8000ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	68b9      	ldr	r1, [r7, #8]
 8000ac6:	6978      	ldr	r0, [r7, #20]
 8000ac8:	f7ff ff8e 	bl	80009e8 <NVIC_EncodePriority>
 8000acc:	4602      	mov	r2, r0
 8000ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff5d 	bl	8000994 <__NVIC_SetPriority>
}
 8000ada:	bf00      	nop
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff ffb0 	bl	8000a50 <SysTick_Config>
 8000af0:	4603      	mov	r3, r0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b089      	sub	sp, #36	@ 0x24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
 8000b04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000b06:	2300      	movs	r3, #0
 8000b08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b12:	2300      	movs	r3, #0
 8000b14:	61fb      	str	r3, [r7, #28]
 8000b16:	e159      	b.n	8000dcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000b18:	2201      	movs	r2, #1
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	697a      	ldr	r2, [r7, #20]
 8000b28:	4013      	ands	r3, r2
 8000b2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	f040 8148 	bne.w	8000dc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	f003 0303 	and.w	r3, r3, #3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d005      	beq.n	8000b4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d130      	bne.n	8000bb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000b54:	69fb      	ldr	r3, [r7, #28]
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	2203      	movs	r2, #3
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	69ba      	ldr	r2, [r7, #24]
 8000b62:	4013      	ands	r3, r2
 8000b64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	68da      	ldr	r2, [r3, #12]
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	69ba      	ldr	r2, [r7, #24]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	69ba      	ldr	r2, [r7, #24]
 8000b7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b84:	2201      	movs	r2, #1
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	69ba      	ldr	r2, [r7, #24]
 8000b90:	4013      	ands	r3, r2
 8000b92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	091b      	lsrs	r3, r3, #4
 8000b9a:	f003 0201 	and.w	r2, r3, #1
 8000b9e:	69fb      	ldr	r3, [r7, #28]
 8000ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba4:	69ba      	ldr	r2, [r7, #24]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	69ba      	ldr	r2, [r7, #24]
 8000bae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f003 0303 	and.w	r3, r3, #3
 8000bb8:	2b03      	cmp	r3, #3
 8000bba:	d017      	beq.n	8000bec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000bc2:	69fb      	ldr	r3, [r7, #28]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	69ba      	ldr	r2, [r7, #24]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	689a      	ldr	r2, [r3, #8]
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	005b      	lsls	r3, r3, #1
 8000bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000be0:	69ba      	ldr	r2, [r7, #24]
 8000be2:	4313      	orrs	r3, r2
 8000be4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	69ba      	ldr	r2, [r7, #24]
 8000bea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 0303 	and.w	r3, r3, #3
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d123      	bne.n	8000c40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	08da      	lsrs	r2, r3, #3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	3208      	adds	r2, #8
 8000c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c06:	69fb      	ldr	r3, [r7, #28]
 8000c08:	f003 0307 	and.w	r3, r3, #7
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	220f      	movs	r2, #15
 8000c10:	fa02 f303 	lsl.w	r3, r2, r3
 8000c14:	43db      	mvns	r3, r3
 8000c16:	69ba      	ldr	r2, [r7, #24]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	691a      	ldr	r2, [r3, #16]
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	f003 0307 	and.w	r3, r3, #7
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2c:	69ba      	ldr	r2, [r7, #24]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	08da      	lsrs	r2, r3, #3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	3208      	adds	r2, #8
 8000c3a:	69b9      	ldr	r1, [r7, #24]
 8000c3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	43db      	mvns	r3, r3
 8000c52:	69ba      	ldr	r2, [r7, #24]
 8000c54:	4013      	ands	r3, r2
 8000c56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f003 0203 	and.w	r2, r3, #3
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	fa02 f303 	lsl.w	r3, r2, r3
 8000c68:	69ba      	ldr	r2, [r7, #24]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	f000 80a2 	beq.w	8000dc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	60fb      	str	r3, [r7, #12]
 8000c86:	4b57      	ldr	r3, [pc, #348]	@ (8000de4 <HAL_GPIO_Init+0x2e8>)
 8000c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8a:	4a56      	ldr	r2, [pc, #344]	@ (8000de4 <HAL_GPIO_Init+0x2e8>)
 8000c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c90:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c92:	4b54      	ldr	r3, [pc, #336]	@ (8000de4 <HAL_GPIO_Init+0x2e8>)
 8000c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c9e:	4a52      	ldr	r2, [pc, #328]	@ (8000de8 <HAL_GPIO_Init+0x2ec>)
 8000ca0:	69fb      	ldr	r3, [r7, #28]
 8000ca2:	089b      	lsrs	r3, r3, #2
 8000ca4:	3302      	adds	r3, #2
 8000ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000cac:	69fb      	ldr	r3, [r7, #28]
 8000cae:	f003 0303 	and.w	r3, r3, #3
 8000cb2:	009b      	lsls	r3, r3, #2
 8000cb4:	220f      	movs	r2, #15
 8000cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cba:	43db      	mvns	r3, r3
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a49      	ldr	r2, [pc, #292]	@ (8000dec <HAL_GPIO_Init+0x2f0>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d019      	beq.n	8000cfe <HAL_GPIO_Init+0x202>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a48      	ldr	r2, [pc, #288]	@ (8000df0 <HAL_GPIO_Init+0x2f4>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d013      	beq.n	8000cfa <HAL_GPIO_Init+0x1fe>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a47      	ldr	r2, [pc, #284]	@ (8000df4 <HAL_GPIO_Init+0x2f8>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d00d      	beq.n	8000cf6 <HAL_GPIO_Init+0x1fa>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4a46      	ldr	r2, [pc, #280]	@ (8000df8 <HAL_GPIO_Init+0x2fc>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d007      	beq.n	8000cf2 <HAL_GPIO_Init+0x1f6>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4a45      	ldr	r2, [pc, #276]	@ (8000dfc <HAL_GPIO_Init+0x300>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d101      	bne.n	8000cee <HAL_GPIO_Init+0x1f2>
 8000cea:	2304      	movs	r3, #4
 8000cec:	e008      	b.n	8000d00 <HAL_GPIO_Init+0x204>
 8000cee:	2307      	movs	r3, #7
 8000cf0:	e006      	b.n	8000d00 <HAL_GPIO_Init+0x204>
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e004      	b.n	8000d00 <HAL_GPIO_Init+0x204>
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	e002      	b.n	8000d00 <HAL_GPIO_Init+0x204>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e000      	b.n	8000d00 <HAL_GPIO_Init+0x204>
 8000cfe:	2300      	movs	r3, #0
 8000d00:	69fa      	ldr	r2, [r7, #28]
 8000d02:	f002 0203 	and.w	r2, r2, #3
 8000d06:	0092      	lsls	r2, r2, #2
 8000d08:	4093      	lsls	r3, r2
 8000d0a:	69ba      	ldr	r2, [r7, #24]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d10:	4935      	ldr	r1, [pc, #212]	@ (8000de8 <HAL_GPIO_Init+0x2ec>)
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	089b      	lsrs	r3, r3, #2
 8000d16:	3302      	adds	r3, #2
 8000d18:	69ba      	ldr	r2, [r7, #24]
 8000d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d1e:	4b38      	ldr	r3, [pc, #224]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	43db      	mvns	r3, r3
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d003      	beq.n	8000d42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000d3a:	69ba      	ldr	r2, [r7, #24]
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000d42:	4a2f      	ldr	r2, [pc, #188]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d48:	4b2d      	ldr	r3, [pc, #180]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	69ba      	ldr	r2, [r7, #24]
 8000d54:	4013      	ands	r3, r2
 8000d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d003      	beq.n	8000d6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000d64:	69ba      	ldr	r2, [r7, #24]
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000d6c:	4a24      	ldr	r2, [pc, #144]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000d72:	4b23      	ldr	r3, [pc, #140]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	69ba      	ldr	r2, [r7, #24]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d003      	beq.n	8000d96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000d8e:	69ba      	ldr	r2, [r7, #24]
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000d96:	4a1a      	ldr	r2, [pc, #104]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000d98:	69bb      	ldr	r3, [r7, #24]
 8000d9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d9c:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	43db      	mvns	r3, r3
 8000da6:	69ba      	ldr	r2, [r7, #24]
 8000da8:	4013      	ands	r3, r2
 8000daa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d003      	beq.n	8000dc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000db8:	69ba      	ldr	r2, [r7, #24]
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000dc0:	4a0f      	ldr	r2, [pc, #60]	@ (8000e00 <HAL_GPIO_Init+0x304>)
 8000dc2:	69bb      	ldr	r3, [r7, #24]
 8000dc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	61fb      	str	r3, [r7, #28]
 8000dcc:	69fb      	ldr	r3, [r7, #28]
 8000dce:	2b0f      	cmp	r3, #15
 8000dd0:	f67f aea2 	bls.w	8000b18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000dd4:	bf00      	nop
 8000dd6:	bf00      	nop
 8000dd8:	3724      	adds	r7, #36	@ 0x24
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40023800 	.word	0x40023800
 8000de8:	40013800 	.word	0x40013800
 8000dec:	40020000 	.word	0x40020000
 8000df0:	40020400 	.word	0x40020400
 8000df4:	40020800 	.word	0x40020800
 8000df8:	40020c00 	.word	0x40020c00
 8000dfc:	40021000 	.word	0x40021000
 8000e00:	40013c00 	.word	0x40013c00

08000e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	807b      	strh	r3, [r7, #2]
 8000e10:	4613      	mov	r3, r2
 8000e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e14:	787b      	ldrb	r3, [r7, #1]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d003      	beq.n	8000e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e1a:	887a      	ldrh	r2, [r7, #2]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000e20:	e003      	b.n	8000e2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000e22:	887b      	ldrh	r3, [r7, #2]
 8000e24:	041a      	lsls	r2, r3, #16
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	619a      	str	r2, [r3, #24]
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e36:	b480      	push	{r7}
 8000e38:	b085      	sub	sp, #20
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
 8000e3e:	460b      	mov	r3, r1
 8000e40:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	695b      	ldr	r3, [r3, #20]
 8000e46:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e48:	887a      	ldrh	r2, [r7, #2]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	041a      	lsls	r2, r3, #16
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	43d9      	mvns	r1, r3
 8000e54:	887b      	ldrh	r3, [r7, #2]
 8000e56:	400b      	ands	r3, r1
 8000e58:	431a      	orrs	r2, r3
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	619a      	str	r2, [r3, #24]
}
 8000e5e:	bf00      	nop
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
	...

08000e6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d101      	bne.n	8000e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e267      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d075      	beq.n	8000f76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000e8a:	4b88      	ldr	r3, [pc, #544]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	f003 030c 	and.w	r3, r3, #12
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	d00c      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e96:	4b85      	ldr	r3, [pc, #532]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000e9e:	2b08      	cmp	r3, #8
 8000ea0:	d112      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ea2:	4b82      	ldr	r3, [pc, #520]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eaa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000eae:	d10b      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eb0:	4b7e      	ldr	r3, [pc, #504]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d05b      	beq.n	8000f74 <HAL_RCC_OscConfig+0x108>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d157      	bne.n	8000f74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	e242      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ed0:	d106      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x74>
 8000ed2:	4b76      	ldr	r3, [pc, #472]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a75      	ldr	r2, [pc, #468]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000edc:	6013      	str	r3, [r2, #0]
 8000ede:	e01d      	b.n	8000f1c <HAL_RCC_OscConfig+0xb0>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ee8:	d10c      	bne.n	8000f04 <HAL_RCC_OscConfig+0x98>
 8000eea:	4b70      	ldr	r3, [pc, #448]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a6f      	ldr	r2, [pc, #444]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000ef0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	4b6d      	ldr	r3, [pc, #436]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a6c      	ldr	r2, [pc, #432]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	e00b      	b.n	8000f1c <HAL_RCC_OscConfig+0xb0>
 8000f04:	4b69      	ldr	r3, [pc, #420]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a68      	ldr	r2, [pc, #416]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f0e:	6013      	str	r3, [r2, #0]
 8000f10:	4b66      	ldr	r3, [pc, #408]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a65      	ldr	r2, [pc, #404]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d013      	beq.n	8000f4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f24:	f7ff fcf8 	bl	8000918 <HAL_GetTick>
 8000f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f2a:	e008      	b.n	8000f3e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f2c:	f7ff fcf4 	bl	8000918 <HAL_GetTick>
 8000f30:	4602      	mov	r2, r0
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b64      	cmp	r3, #100	@ 0x64
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e207      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f3e:	4b5b      	ldr	r3, [pc, #364]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d0f0      	beq.n	8000f2c <HAL_RCC_OscConfig+0xc0>
 8000f4a:	e014      	b.n	8000f76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fce4 	bl	8000918 <HAL_GetTick>
 8000f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f54:	f7ff fce0 	bl	8000918 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b64      	cmp	r3, #100	@ 0x64
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e1f3      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f66:	4b51      	ldr	r3, [pc, #324]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f0      	bne.n	8000f54 <HAL_RCC_OscConfig+0xe8>
 8000f72:	e000      	b.n	8000f76 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0302 	and.w	r3, r3, #2
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d063      	beq.n	800104a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000f82:	4b4a      	ldr	r3, [pc, #296]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f003 030c 	and.w	r3, r3, #12
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d00b      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f8e:	4b47      	ldr	r3, [pc, #284]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000f96:	2b08      	cmp	r3, #8
 8000f98:	d11c      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f9a:	4b44      	ldr	r3, [pc, #272]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d116      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fa6:	4b41      	ldr	r3, [pc, #260]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d005      	beq.n	8000fbe <HAL_RCC_OscConfig+0x152>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d001      	beq.n	8000fbe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e1c7      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	691b      	ldr	r3, [r3, #16]
 8000fca:	00db      	lsls	r3, r3, #3
 8000fcc:	4937      	ldr	r1, [pc, #220]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fd2:	e03a      	b.n	800104a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d020      	beq.n	800101e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fdc:	4b34      	ldr	r3, [pc, #208]	@ (80010b0 <HAL_RCC_OscConfig+0x244>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fe2:	f7ff fc99 	bl	8000918 <HAL_GetTick>
 8000fe6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe8:	e008      	b.n	8000ffc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fea:	f7ff fc95 	bl	8000918 <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d901      	bls.n	8000ffc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e1a8      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d0f0      	beq.n	8000fea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001008:	4b28      	ldr	r3, [pc, #160]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	691b      	ldr	r3, [r3, #16]
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4925      	ldr	r1, [pc, #148]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8001018:	4313      	orrs	r3, r2
 800101a:	600b      	str	r3, [r1, #0]
 800101c:	e015      	b.n	800104a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800101e:	4b24      	ldr	r3, [pc, #144]	@ (80010b0 <HAL_RCC_OscConfig+0x244>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001024:	f7ff fc78 	bl	8000918 <HAL_GetTick>
 8001028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800102a:	e008      	b.n	800103e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800102c:	f7ff fc74 	bl	8000918 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	2b02      	cmp	r3, #2
 8001038:	d901      	bls.n	800103e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e187      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800103e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f0      	bne.n	800102c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0308 	and.w	r3, r3, #8
 8001052:	2b00      	cmp	r3, #0
 8001054:	d036      	beq.n	80010c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d016      	beq.n	800108c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800105e:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <HAL_RCC_OscConfig+0x248>)
 8001060:	2201      	movs	r2, #1
 8001062:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001064:	f7ff fc58 	bl	8000918 <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800106c:	f7ff fc54 	bl	8000918 <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e167      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800107e:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <HAL_RCC_OscConfig+0x240>)
 8001080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	2b00      	cmp	r3, #0
 8001088:	d0f0      	beq.n	800106c <HAL_RCC_OscConfig+0x200>
 800108a:	e01b      	b.n	80010c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800108c:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <HAL_RCC_OscConfig+0x248>)
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001092:	f7ff fc41 	bl	8000918 <HAL_GetTick>
 8001096:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001098:	e00e      	b.n	80010b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800109a:	f7ff fc3d 	bl	8000918 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d907      	bls.n	80010b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e150      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
 80010ac:	40023800 	.word	0x40023800
 80010b0:	42470000 	.word	0x42470000
 80010b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010b8:	4b88      	ldr	r3, [pc, #544]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80010ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1ea      	bne.n	800109a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f003 0304 	and.w	r3, r3, #4
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	f000 8097 	beq.w	8001200 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010d2:	2300      	movs	r3, #0
 80010d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010d6:	4b81      	ldr	r3, [pc, #516]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d10f      	bne.n	8001102 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	60bb      	str	r3, [r7, #8]
 80010e6:	4b7d      	ldr	r3, [pc, #500]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80010e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ea:	4a7c      	ldr	r2, [pc, #496]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80010ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010f2:	4b7a      	ldr	r3, [pc, #488]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80010f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010fe:	2301      	movs	r3, #1
 8001100:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001102:	4b77      	ldr	r3, [pc, #476]	@ (80012e0 <HAL_RCC_OscConfig+0x474>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800110a:	2b00      	cmp	r3, #0
 800110c:	d118      	bne.n	8001140 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800110e:	4b74      	ldr	r3, [pc, #464]	@ (80012e0 <HAL_RCC_OscConfig+0x474>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a73      	ldr	r2, [pc, #460]	@ (80012e0 <HAL_RCC_OscConfig+0x474>)
 8001114:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800111a:	f7ff fbfd 	bl	8000918 <HAL_GetTick>
 800111e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001120:	e008      	b.n	8001134 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001122:	f7ff fbf9 	bl	8000918 <HAL_GetTick>
 8001126:	4602      	mov	r2, r0
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e10c      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001134:	4b6a      	ldr	r3, [pc, #424]	@ (80012e0 <HAL_RCC_OscConfig+0x474>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0f0      	beq.n	8001122 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d106      	bne.n	8001156 <HAL_RCC_OscConfig+0x2ea>
 8001148:	4b64      	ldr	r3, [pc, #400]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 800114a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800114c:	4a63      	ldr	r2, [pc, #396]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	6713      	str	r3, [r2, #112]	@ 0x70
 8001154:	e01c      	b.n	8001190 <HAL_RCC_OscConfig+0x324>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	2b05      	cmp	r3, #5
 800115c:	d10c      	bne.n	8001178 <HAL_RCC_OscConfig+0x30c>
 800115e:	4b5f      	ldr	r3, [pc, #380]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 8001160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001162:	4a5e      	ldr	r2, [pc, #376]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	6713      	str	r3, [r2, #112]	@ 0x70
 800116a:	4b5c      	ldr	r3, [pc, #368]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 800116c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800116e:	4a5b      	ldr	r2, [pc, #364]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6713      	str	r3, [r2, #112]	@ 0x70
 8001176:	e00b      	b.n	8001190 <HAL_RCC_OscConfig+0x324>
 8001178:	4b58      	ldr	r3, [pc, #352]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 800117a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800117c:	4a57      	ldr	r2, [pc, #348]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 800117e:	f023 0301 	bic.w	r3, r3, #1
 8001182:	6713      	str	r3, [r2, #112]	@ 0x70
 8001184:	4b55      	ldr	r3, [pc, #340]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 8001186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001188:	4a54      	ldr	r2, [pc, #336]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 800118a:	f023 0304 	bic.w	r3, r3, #4
 800118e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d015      	beq.n	80011c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001198:	f7ff fbbe 	bl	8000918 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800119e:	e00a      	b.n	80011b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011a0:	f7ff fbba 	bl	8000918 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e0cb      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011b6:	4b49      	ldr	r3, [pc, #292]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80011b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d0ee      	beq.n	80011a0 <HAL_RCC_OscConfig+0x334>
 80011c2:	e014      	b.n	80011ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011c4:	f7ff fba8 	bl	8000918 <HAL_GetTick>
 80011c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011ca:	e00a      	b.n	80011e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011cc:	f7ff fba4 	bl	8000918 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011da:	4293      	cmp	r3, r2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e0b5      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011e2:	4b3e      	ldr	r3, [pc, #248]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80011e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1ee      	bne.n	80011cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80011ee:	7dfb      	ldrb	r3, [r7, #23]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d105      	bne.n	8001200 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f4:	4b39      	ldr	r3, [pc, #228]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80011f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f8:	4a38      	ldr	r2, [pc, #224]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80011fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	2b00      	cmp	r3, #0
 8001206:	f000 80a1 	beq.w	800134c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800120a:	4b34      	ldr	r3, [pc, #208]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f003 030c 	and.w	r3, r3, #12
 8001212:	2b08      	cmp	r3, #8
 8001214:	d05c      	beq.n	80012d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	2b02      	cmp	r3, #2
 800121c:	d141      	bne.n	80012a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800121e:	4b31      	ldr	r3, [pc, #196]	@ (80012e4 <HAL_RCC_OscConfig+0x478>)
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001224:	f7ff fb78 	bl	8000918 <HAL_GetTick>
 8001228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800122c:	f7ff fb74 	bl	8000918 <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e087      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800123e:	4b27      	ldr	r3, [pc, #156]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d1f0      	bne.n	800122c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	69da      	ldr	r2, [r3, #28]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6a1b      	ldr	r3, [r3, #32]
 8001252:	431a      	orrs	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001258:	019b      	lsls	r3, r3, #6
 800125a:	431a      	orrs	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001260:	085b      	lsrs	r3, r3, #1
 8001262:	3b01      	subs	r3, #1
 8001264:	041b      	lsls	r3, r3, #16
 8001266:	431a      	orrs	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800126c:	061b      	lsls	r3, r3, #24
 800126e:	491b      	ldr	r1, [pc, #108]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 8001270:	4313      	orrs	r3, r2
 8001272:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001274:	4b1b      	ldr	r3, [pc, #108]	@ (80012e4 <HAL_RCC_OscConfig+0x478>)
 8001276:	2201      	movs	r2, #1
 8001278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127a:	f7ff fb4d 	bl	8000918 <HAL_GetTick>
 800127e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001280:	e008      	b.n	8001294 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001282:	f7ff fb49 	bl	8000918 <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b02      	cmp	r3, #2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e05c      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001294:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0f0      	beq.n	8001282 <HAL_RCC_OscConfig+0x416>
 80012a0:	e054      	b.n	800134c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <HAL_RCC_OscConfig+0x478>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a8:	f7ff fb36 	bl	8000918 <HAL_GetTick>
 80012ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012ae:	e008      	b.n	80012c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012b0:	f7ff fb32 	bl	8000918 <HAL_GetTick>
 80012b4:	4602      	mov	r2, r0
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d901      	bls.n	80012c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e045      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012c2:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <HAL_RCC_OscConfig+0x470>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1f0      	bne.n	80012b0 <HAL_RCC_OscConfig+0x444>
 80012ce:	e03d      	b.n	800134c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d107      	bne.n	80012e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e038      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40007000 	.word	0x40007000
 80012e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80012e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001358 <HAL_RCC_OscConfig+0x4ec>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d028      	beq.n	8001348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001300:	429a      	cmp	r2, r3
 8001302:	d121      	bne.n	8001348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800130e:	429a      	cmp	r2, r3
 8001310:	d11a      	bne.n	8001348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001318:	4013      	ands	r3, r2
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800131e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001320:	4293      	cmp	r3, r2
 8001322:	d111      	bne.n	8001348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800132e:	085b      	lsrs	r3, r3, #1
 8001330:	3b01      	subs	r3, #1
 8001332:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001334:	429a      	cmp	r2, r3
 8001336:	d107      	bne.n	8001348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001342:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001344:	429a      	cmp	r2, r3
 8001346:	d001      	beq.n	800134c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e000      	b.n	800134e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3718      	adds	r7, #24
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40023800 	.word	0x40023800

0800135c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d101      	bne.n	8001370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e0cc      	b.n	800150a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001370:	4b68      	ldr	r3, [pc, #416]	@ (8001514 <HAL_RCC_ClockConfig+0x1b8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0307 	and.w	r3, r3, #7
 8001378:	683a      	ldr	r2, [r7, #0]
 800137a:	429a      	cmp	r2, r3
 800137c:	d90c      	bls.n	8001398 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800137e:	4b65      	ldr	r3, [pc, #404]	@ (8001514 <HAL_RCC_ClockConfig+0x1b8>)
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001386:	4b63      	ldr	r3, [pc, #396]	@ (8001514 <HAL_RCC_ClockConfig+0x1b8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0307 	and.w	r3, r3, #7
 800138e:	683a      	ldr	r2, [r7, #0]
 8001390:	429a      	cmp	r2, r3
 8001392:	d001      	beq.n	8001398 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e0b8      	b.n	800150a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0302 	and.w	r3, r3, #2
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d020      	beq.n	80013e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0304 	and.w	r3, r3, #4
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013b0:	4b59      	ldr	r3, [pc, #356]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	4a58      	ldr	r2, [pc, #352]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80013b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80013ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 0308 	and.w	r3, r3, #8
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d005      	beq.n	80013d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013c8:	4b53      	ldr	r3, [pc, #332]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	4a52      	ldr	r2, [pc, #328]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80013ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80013d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013d4:	4b50      	ldr	r3, [pc, #320]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	494d      	ldr	r1, [pc, #308]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d044      	beq.n	800147c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d107      	bne.n	800140a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013fa:	4b47      	ldr	r3, [pc, #284]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d119      	bne.n	800143a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e07f      	b.n	800150a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b02      	cmp	r3, #2
 8001410:	d003      	beq.n	800141a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001416:	2b03      	cmp	r3, #3
 8001418:	d107      	bne.n	800142a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800141a:	4b3f      	ldr	r3, [pc, #252]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d109      	bne.n	800143a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e06f      	b.n	800150a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142a:	4b3b      	ldr	r3, [pc, #236]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d101      	bne.n	800143a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e067      	b.n	800150a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800143a:	4b37      	ldr	r3, [pc, #220]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f023 0203 	bic.w	r2, r3, #3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	4934      	ldr	r1, [pc, #208]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 8001448:	4313      	orrs	r3, r2
 800144a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800144c:	f7ff fa64 	bl	8000918 <HAL_GetTick>
 8001450:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001452:	e00a      	b.n	800146a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001454:	f7ff fa60 	bl	8000918 <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001462:	4293      	cmp	r3, r2
 8001464:	d901      	bls.n	800146a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e04f      	b.n	800150a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800146a:	4b2b      	ldr	r3, [pc, #172]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 020c 	and.w	r2, r3, #12
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	429a      	cmp	r2, r3
 800147a:	d1eb      	bne.n	8001454 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800147c:	4b25      	ldr	r3, [pc, #148]	@ (8001514 <HAL_RCC_ClockConfig+0x1b8>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0307 	and.w	r3, r3, #7
 8001484:	683a      	ldr	r2, [r7, #0]
 8001486:	429a      	cmp	r2, r3
 8001488:	d20c      	bcs.n	80014a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800148a:	4b22      	ldr	r3, [pc, #136]	@ (8001514 <HAL_RCC_ClockConfig+0x1b8>)
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	b2d2      	uxtb	r2, r2
 8001490:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001492:	4b20      	ldr	r3, [pc, #128]	@ (8001514 <HAL_RCC_ClockConfig+0x1b8>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	429a      	cmp	r2, r3
 800149e:	d001      	beq.n	80014a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e032      	b.n	800150a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d008      	beq.n	80014c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014b0:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	4916      	ldr	r1, [pc, #88]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80014be:	4313      	orrs	r3, r2
 80014c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0308 	and.w	r3, r3, #8
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d009      	beq.n	80014e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014ce:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	490e      	ldr	r1, [pc, #56]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014e2:	f000 f821 	bl	8001528 <HAL_RCC_GetSysClockFreq>
 80014e6:	4602      	mov	r2, r0
 80014e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001518 <HAL_RCC_ClockConfig+0x1bc>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	091b      	lsrs	r3, r3, #4
 80014ee:	f003 030f 	and.w	r3, r3, #15
 80014f2:	490a      	ldr	r1, [pc, #40]	@ (800151c <HAL_RCC_ClockConfig+0x1c0>)
 80014f4:	5ccb      	ldrb	r3, [r1, r3]
 80014f6:	fa22 f303 	lsr.w	r3, r2, r3
 80014fa:	4a09      	ldr	r2, [pc, #36]	@ (8001520 <HAL_RCC_ClockConfig+0x1c4>)
 80014fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80014fe:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <HAL_RCC_ClockConfig+0x1c8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f9c4 	bl	8000890 <HAL_InitTick>

  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40023c00 	.word	0x40023c00
 8001518:	40023800 	.word	0x40023800
 800151c:	08004354 	.word	0x08004354
 8001520:	20000000 	.word	0x20000000
 8001524:	20000004 	.word	0x20000004

08001528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800152c:	b090      	sub	sp, #64	@ 0x40
 800152e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001534:	2300      	movs	r3, #0
 8001536:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001538:	2300      	movs	r3, #0
 800153a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800153c:	2300      	movs	r3, #0
 800153e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001540:	4b59      	ldr	r3, [pc, #356]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f003 030c 	and.w	r3, r3, #12
 8001548:	2b08      	cmp	r3, #8
 800154a:	d00d      	beq.n	8001568 <HAL_RCC_GetSysClockFreq+0x40>
 800154c:	2b08      	cmp	r3, #8
 800154e:	f200 80a1 	bhi.w	8001694 <HAL_RCC_GetSysClockFreq+0x16c>
 8001552:	2b00      	cmp	r3, #0
 8001554:	d002      	beq.n	800155c <HAL_RCC_GetSysClockFreq+0x34>
 8001556:	2b04      	cmp	r3, #4
 8001558:	d003      	beq.n	8001562 <HAL_RCC_GetSysClockFreq+0x3a>
 800155a:	e09b      	b.n	8001694 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800155c:	4b53      	ldr	r3, [pc, #332]	@ (80016ac <HAL_RCC_GetSysClockFreq+0x184>)
 800155e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001560:	e09b      	b.n	800169a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001562:	4b53      	ldr	r3, [pc, #332]	@ (80016b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001564:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001566:	e098      	b.n	800169a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001568:	4b4f      	ldr	r3, [pc, #316]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001570:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001572:	4b4d      	ldr	r3, [pc, #308]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d028      	beq.n	80015d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800157e:	4b4a      	ldr	r3, [pc, #296]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	099b      	lsrs	r3, r3, #6
 8001584:	2200      	movs	r2, #0
 8001586:	623b      	str	r3, [r7, #32]
 8001588:	627a      	str	r2, [r7, #36]	@ 0x24
 800158a:	6a3b      	ldr	r3, [r7, #32]
 800158c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001590:	2100      	movs	r1, #0
 8001592:	4b47      	ldr	r3, [pc, #284]	@ (80016b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001594:	fb03 f201 	mul.w	r2, r3, r1
 8001598:	2300      	movs	r3, #0
 800159a:	fb00 f303 	mul.w	r3, r0, r3
 800159e:	4413      	add	r3, r2
 80015a0:	4a43      	ldr	r2, [pc, #268]	@ (80016b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80015a2:	fba0 1202 	umull	r1, r2, r0, r2
 80015a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80015a8:	460a      	mov	r2, r1
 80015aa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80015ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015ae:	4413      	add	r3, r2
 80015b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015b4:	2200      	movs	r2, #0
 80015b6:	61bb      	str	r3, [r7, #24]
 80015b8:	61fa      	str	r2, [r7, #28]
 80015ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80015c2:	f7fe fe0d 	bl	80001e0 <__aeabi_uldivmod>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	4613      	mov	r3, r2
 80015cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015ce:	e053      	b.n	8001678 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015d0:	4b35      	ldr	r3, [pc, #212]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	099b      	lsrs	r3, r3, #6
 80015d6:	2200      	movs	r2, #0
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	617a      	str	r2, [r7, #20]
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80015e2:	f04f 0b00 	mov.w	fp, #0
 80015e6:	4652      	mov	r2, sl
 80015e8:	465b      	mov	r3, fp
 80015ea:	f04f 0000 	mov.w	r0, #0
 80015ee:	f04f 0100 	mov.w	r1, #0
 80015f2:	0159      	lsls	r1, r3, #5
 80015f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015f8:	0150      	lsls	r0, r2, #5
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	ebb2 080a 	subs.w	r8, r2, sl
 8001602:	eb63 090b 	sbc.w	r9, r3, fp
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001612:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001616:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800161a:	ebb2 0408 	subs.w	r4, r2, r8
 800161e:	eb63 0509 	sbc.w	r5, r3, r9
 8001622:	f04f 0200 	mov.w	r2, #0
 8001626:	f04f 0300 	mov.w	r3, #0
 800162a:	00eb      	lsls	r3, r5, #3
 800162c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001630:	00e2      	lsls	r2, r4, #3
 8001632:	4614      	mov	r4, r2
 8001634:	461d      	mov	r5, r3
 8001636:	eb14 030a 	adds.w	r3, r4, sl
 800163a:	603b      	str	r3, [r7, #0]
 800163c:	eb45 030b 	adc.w	r3, r5, fp
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	f04f 0200 	mov.w	r2, #0
 8001646:	f04f 0300 	mov.w	r3, #0
 800164a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800164e:	4629      	mov	r1, r5
 8001650:	028b      	lsls	r3, r1, #10
 8001652:	4621      	mov	r1, r4
 8001654:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001658:	4621      	mov	r1, r4
 800165a:	028a      	lsls	r2, r1, #10
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001662:	2200      	movs	r2, #0
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	60fa      	str	r2, [r7, #12]
 8001668:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800166c:	f7fe fdb8 	bl	80001e0 <__aeabi_uldivmod>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4613      	mov	r3, r2
 8001676:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	0c1b      	lsrs	r3, r3, #16
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	3301      	adds	r3, #1
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001688:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800168a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800168c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001690:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001692:	e002      	b.n	800169a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001694:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <HAL_RCC_GetSysClockFreq+0x184>)
 8001696:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001698:	bf00      	nop
    }
  }
  return sysclockfreq;
 800169a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800169c:	4618      	mov	r0, r3
 800169e:	3740      	adds	r7, #64	@ 0x40
 80016a0:	46bd      	mov	sp, r7
 80016a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800
 80016ac:	00f42400 	.word	0x00f42400
 80016b0:	017d7840 	.word	0x017d7840

080016b4 <__NVIC_SetPriority>:
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	6039      	str	r1, [r7, #0]
 80016be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	db0a      	blt.n	80016de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	490c      	ldr	r1, [pc, #48]	@ (8001700 <__NVIC_SetPriority+0x4c>)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	0112      	lsls	r2, r2, #4
 80016d4:	b2d2      	uxtb	r2, r2
 80016d6:	440b      	add	r3, r1
 80016d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80016dc:	e00a      	b.n	80016f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	4908      	ldr	r1, [pc, #32]	@ (8001704 <__NVIC_SetPriority+0x50>)
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	3b04      	subs	r3, #4
 80016ec:	0112      	lsls	r2, r2, #4
 80016ee:	b2d2      	uxtb	r2, r2
 80016f0:	440b      	add	r3, r1
 80016f2:	761a      	strb	r2, [r3, #24]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000e100 	.word	0xe000e100
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800170c:	2100      	movs	r1, #0
 800170e:	f06f 0004 	mvn.w	r0, #4
 8001712:	f7ff ffcf 	bl	80016b4 <__NVIC_SetPriority>
#endif
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001722:	f3ef 8305 	mrs	r3, IPSR
 8001726:	603b      	str	r3, [r7, #0]
  return(result);
 8001728:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800172e:	f06f 0305 	mvn.w	r3, #5
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	e00c      	b.n	8001750 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001736:	4b0a      	ldr	r3, [pc, #40]	@ (8001760 <osKernelInitialize+0x44>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d105      	bne.n	800174a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800173e:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <osKernelInitialize+0x44>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001744:	2300      	movs	r3, #0
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	e002      	b.n	8001750 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800174a:	f04f 33ff 	mov.w	r3, #4294967295
 800174e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	2000003c 	.word	0x2000003c

08001764 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800176a:	f3ef 8305 	mrs	r3, IPSR
 800176e:	603b      	str	r3, [r7, #0]
  return(result);
 8001770:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <osKernelStart+0x1a>
    stat = osErrorISR;
 8001776:	f06f 0305 	mvn.w	r3, #5
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	e010      	b.n	80017a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800177e:	4b0b      	ldr	r3, [pc, #44]	@ (80017ac <osKernelStart+0x48>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d109      	bne.n	800179a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001786:	f7ff ffbf 	bl	8001708 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800178a:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <osKernelStart+0x48>)
 800178c:	2202      	movs	r2, #2
 800178e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001790:	f001 f87a 	bl	8002888 <vTaskStartScheduler>
      stat = osOK;
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	e002      	b.n	80017a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800179a:	f04f 33ff 	mov.w	r3, #4294967295
 800179e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80017a0:	687b      	ldr	r3, [r7, #4]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	2000003c 	.word	0x2000003c

080017b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08e      	sub	sp, #56	@ 0x38
 80017b4:	af04      	add	r7, sp, #16
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80017c0:	f3ef 8305 	mrs	r3, IPSR
 80017c4:	617b      	str	r3, [r7, #20]
  return(result);
 80017c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d17e      	bne.n	80018ca <osThreadNew+0x11a>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d07b      	beq.n	80018ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80017d2:	2380      	movs	r3, #128	@ 0x80
 80017d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80017d6:	2318      	movs	r3, #24
 80017d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d045      	beq.n	8001876 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <osThreadNew+0x48>
        name = attr->name;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d002      	beq.n	8001806 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d008      	beq.n	800181e <osThreadNew+0x6e>
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	2b38      	cmp	r3, #56	@ 0x38
 8001810:	d805      	bhi.n	800181e <osThreadNew+0x6e>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <osThreadNew+0x72>
        return (NULL);
 800181e:	2300      	movs	r3, #0
 8001820:	e054      	b.n	80018cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	089b      	lsrs	r3, r3, #2
 8001830:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00e      	beq.n	8001858 <osThreadNew+0xa8>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001840:	d90a      	bls.n	8001858 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001846:	2b00      	cmp	r3, #0
 8001848:	d006      	beq.n	8001858 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <osThreadNew+0xa8>
        mem = 1;
 8001852:	2301      	movs	r3, #1
 8001854:	61bb      	str	r3, [r7, #24]
 8001856:	e010      	b.n	800187a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d10c      	bne.n	800187a <osThreadNew+0xca>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d108      	bne.n	800187a <osThreadNew+0xca>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d104      	bne.n	800187a <osThreadNew+0xca>
          mem = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	61bb      	str	r3, [r7, #24]
 8001874:	e001      	b.n	800187a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d110      	bne.n	80018a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001888:	9202      	str	r2, [sp, #8]
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	6a3a      	ldr	r2, [r7, #32]
 8001894:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f000 fe1a 	bl	80024d0 <xTaskCreateStatic>
 800189c:	4603      	mov	r3, r0
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	e013      	b.n	80018ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d110      	bne.n	80018ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	f107 0310 	add.w	r3, r7, #16
 80018b0:	9301      	str	r3, [sp, #4]
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018ba:	68f8      	ldr	r0, [r7, #12]
 80018bc:	f000 fe68 	bl	8002590 <xTaskCreate>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d001      	beq.n	80018ca <osThreadNew+0x11a>
            hTask = NULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80018ca:	693b      	ldr	r3, [r7, #16]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3728      	adds	r7, #40	@ 0x28
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80018dc:	f3ef 8305 	mrs	r3, IPSR
 80018e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80018e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <osDelay+0x1c>
    stat = osErrorISR;
 80018e8:	f06f 0305 	mvn.w	r3, #5
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	e007      	b.n	8001900 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <osDelay+0x2c>
      vTaskDelay(ticks);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 ff8e 	bl	800281c <vTaskDelay>
    }
  }

  return (stat);
 8001900:	68fb      	ldr	r3, [r7, #12]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4a07      	ldr	r2, [pc, #28]	@ (8001938 <vApplicationGetIdleTaskMemory+0x2c>)
 800191c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	4a06      	ldr	r2, [pc, #24]	@ (800193c <vApplicationGetIdleTaskMemory+0x30>)
 8001922:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2280      	movs	r2, #128	@ 0x80
 8001928:	601a      	str	r2, [r3, #0]
}
 800192a:	bf00      	nop
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	20000040 	.word	0x20000040
 800193c:	2000009c 	.word	0x2000009c

08001940 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	4a07      	ldr	r2, [pc, #28]	@ (800196c <vApplicationGetTimerTaskMemory+0x2c>)
 8001950:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	4a06      	ldr	r2, [pc, #24]	@ (8001970 <vApplicationGetTimerTaskMemory+0x30>)
 8001956:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800195e:	601a      	str	r2, [r3, #0]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	2000029c 	.word	0x2000029c
 8001970:	200002f8 	.word	0x200002f8

08001974 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f103 0208 	add.w	r2, r3, #8
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f04f 32ff 	mov.w	r2, #4294967295
 800198c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f103 0208 	add.w	r2, r3, #8
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f103 0208 	add.w	r2, r3, #8
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80019ce:	b480      	push	{r7}
 80019d0:	b085      	sub	sp, #20
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
 80019d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	601a      	str	r2, [r3, #0]
}
 8001a0a:	bf00      	nop
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a16:	b480      	push	{r7}
 8001a18:	b085      	sub	sp, #20
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a2c:	d103      	bne.n	8001a36 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	e00c      	b.n	8001a50 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	3308      	adds	r3, #8
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	e002      	b.n	8001a44 <vListInsert+0x2e>
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d2f6      	bcs.n	8001a3e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	1c5a      	adds	r2, r3, #1
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	601a      	str	r2, [r3, #0]
}
 8001a7c:	bf00      	nop
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	6892      	ldr	r2, [r2, #8]
 8001a9e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6852      	ldr	r2, [r2, #4]
 8001aa8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d103      	bne.n	8001abc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	1e5a      	subs	r2, r3, #1
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d10b      	bne.n	8001b08 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001af4:	f383 8811 	msr	BASEPRI, r3
 8001af8:	f3bf 8f6f 	isb	sy
 8001afc:	f3bf 8f4f 	dsb	sy
 8001b00:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b02:	bf00      	nop
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001b08:	f002 f876 	bl	8003bf8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b14:	68f9      	ldr	r1, [r7, #12]
 8001b16:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	441a      	add	r2, r3
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2200      	movs	r2, #0
 8001b26:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	68f9      	ldr	r1, [r7, #12]
 8001b3c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001b3e:	fb01 f303 	mul.w	r3, r1, r3
 8001b42:	441a      	add	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	22ff      	movs	r2, #255	@ 0xff
 8001b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	22ff      	movs	r2, #255	@ 0xff
 8001b54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d114      	bne.n	8001b88 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d01a      	beq.n	8001b9c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	3310      	adds	r3, #16
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f001 f91a 	bl	8002da4 <xTaskRemoveFromEventList>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d012      	beq.n	8001b9c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001b76:	4b0d      	ldr	r3, [pc, #52]	@ (8001bac <xQueueGenericReset+0xd0>)
 8001b78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	f3bf 8f4f 	dsb	sy
 8001b82:	f3bf 8f6f 	isb	sy
 8001b86:	e009      	b.n	8001b9c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	3310      	adds	r3, #16
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fef1 	bl	8001974 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	3324      	adds	r3, #36	@ 0x24
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff feec 	bl	8001974 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001b9c:	f002 f85e 	bl	8003c5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001ba0:	2301      	movs	r3, #1
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	e000ed04 	.word	0xe000ed04

08001bb0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08e      	sub	sp, #56	@ 0x38
 8001bb4:	af02      	add	r7, sp, #8
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d10b      	bne.n	8001bdc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8001bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bc8:	f383 8811 	msr	BASEPRI, r3
 8001bcc:	f3bf 8f6f 	isb	sy
 8001bd0:	f3bf 8f4f 	dsb	sy
 8001bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001bd6:	bf00      	nop
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10b      	bne.n	8001bfa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8001be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001be6:	f383 8811 	msr	BASEPRI, r3
 8001bea:	f3bf 8f6f 	isb	sy
 8001bee:	f3bf 8f4f 	dsb	sy
 8001bf2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001bf4:	bf00      	nop
 8001bf6:	bf00      	nop
 8001bf8:	e7fd      	b.n	8001bf6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d002      	beq.n	8001c06 <xQueueGenericCreateStatic+0x56>
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <xQueueGenericCreateStatic+0x5a>
 8001c06:	2301      	movs	r3, #1
 8001c08:	e000      	b.n	8001c0c <xQueueGenericCreateStatic+0x5c>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d10b      	bne.n	8001c28 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8001c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c14:	f383 8811 	msr	BASEPRI, r3
 8001c18:	f3bf 8f6f 	isb	sy
 8001c1c:	f3bf 8f4f 	dsb	sy
 8001c20:	623b      	str	r3, [r7, #32]
}
 8001c22:	bf00      	nop
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d102      	bne.n	8001c34 <xQueueGenericCreateStatic+0x84>
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d101      	bne.n	8001c38 <xQueueGenericCreateStatic+0x88>
 8001c34:	2301      	movs	r3, #1
 8001c36:	e000      	b.n	8001c3a <xQueueGenericCreateStatic+0x8a>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10b      	bne.n	8001c56 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8001c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c42:	f383 8811 	msr	BASEPRI, r3
 8001c46:	f3bf 8f6f 	isb	sy
 8001c4a:	f3bf 8f4f 	dsb	sy
 8001c4e:	61fb      	str	r3, [r7, #28]
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	e7fd      	b.n	8001c52 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001c56:	2350      	movs	r3, #80	@ 0x50
 8001c58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	2b50      	cmp	r3, #80	@ 0x50
 8001c5e:	d00b      	beq.n	8001c78 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8001c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c64:	f383 8811 	msr	BASEPRI, r3
 8001c68:	f3bf 8f6f 	isb	sy
 8001c6c:	f3bf 8f4f 	dsb	sy
 8001c70:	61bb      	str	r3, [r7, #24]
}
 8001c72:	bf00      	nop
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001c78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8001c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00d      	beq.n	8001ca0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001c8c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c92:	9300      	str	r3, [sp, #0]
 8001c94:	4613      	mov	r3, r2
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f000 f805 	bl	8001caa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3730      	adds	r7, #48	@ 0x30
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b084      	sub	sp, #16
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	60f8      	str	r0, [r7, #12]
 8001cb2:	60b9      	str	r1, [r7, #8]
 8001cb4:	607a      	str	r2, [r7, #4]
 8001cb6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d103      	bne.n	8001cc6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	e002      	b.n	8001ccc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001cd8:	2101      	movs	r1, #1
 8001cda:	69b8      	ldr	r0, [r7, #24]
 8001cdc:	f7ff fefe 	bl	8001adc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	78fa      	ldrb	r2, [r7, #3]
 8001ce4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08e      	sub	sp, #56	@ 0x38
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
 8001cfc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d10b      	bne.n	8001d24 <xQueueGenericSend+0x34>
	__asm volatile
 8001d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d10:	f383 8811 	msr	BASEPRI, r3
 8001d14:	f3bf 8f6f 	isb	sy
 8001d18:	f3bf 8f4f 	dsb	sy
 8001d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001d1e:	bf00      	nop
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d103      	bne.n	8001d32 <xQueueGenericSend+0x42>
 8001d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <xQueueGenericSend+0x46>
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <xQueueGenericSend+0x48>
 8001d36:	2300      	movs	r3, #0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d10b      	bne.n	8001d54 <xQueueGenericSend+0x64>
	__asm volatile
 8001d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d40:	f383 8811 	msr	BASEPRI, r3
 8001d44:	f3bf 8f6f 	isb	sy
 8001d48:	f3bf 8f4f 	dsb	sy
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001d4e:	bf00      	nop
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d103      	bne.n	8001d62 <xQueueGenericSend+0x72>
 8001d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d101      	bne.n	8001d66 <xQueueGenericSend+0x76>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <xQueueGenericSend+0x78>
 8001d66:	2300      	movs	r3, #0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10b      	bne.n	8001d84 <xQueueGenericSend+0x94>
	__asm volatile
 8001d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001d70:	f383 8811 	msr	BASEPRI, r3
 8001d74:	f3bf 8f6f 	isb	sy
 8001d78:	f3bf 8f4f 	dsb	sy
 8001d7c:	623b      	str	r3, [r7, #32]
}
 8001d7e:	bf00      	nop
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001d84:	f001 f9ce 	bl	8003124 <xTaskGetSchedulerState>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <xQueueGenericSend+0xa4>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <xQueueGenericSend+0xa8>
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <xQueueGenericSend+0xaa>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10b      	bne.n	8001db6 <xQueueGenericSend+0xc6>
	__asm volatile
 8001d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001da2:	f383 8811 	msr	BASEPRI, r3
 8001da6:	f3bf 8f6f 	isb	sy
 8001daa:	f3bf 8f4f 	dsb	sy
 8001dae:	61fb      	str	r3, [r7, #28]
}
 8001db0:	bf00      	nop
 8001db2:	bf00      	nop
 8001db4:	e7fd      	b.n	8001db2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001db6:	f001 ff1f 	bl	8003bf8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d302      	bcc.n	8001dcc <xQueueGenericSend+0xdc>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d129      	bne.n	8001e20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	68b9      	ldr	r1, [r7, #8]
 8001dd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dd2:	f000 fa0f 	bl	80021f4 <prvCopyDataToQueue>
 8001dd6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d010      	beq.n	8001e02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001de2:	3324      	adds	r3, #36	@ 0x24
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 ffdd 	bl	8002da4 <xTaskRemoveFromEventList>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d013      	beq.n	8001e18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001df0:	4b3f      	ldr	r3, [pc, #252]	@ (8001ef0 <xQueueGenericSend+0x200>)
 8001df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	f3bf 8f4f 	dsb	sy
 8001dfc:	f3bf 8f6f 	isb	sy
 8001e00:	e00a      	b.n	8001e18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d007      	beq.n	8001e18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001e08:	4b39      	ldr	r3, [pc, #228]	@ (8001ef0 <xQueueGenericSend+0x200>)
 8001e0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	f3bf 8f4f 	dsb	sy
 8001e14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001e18:	f001 ff20 	bl	8003c5c <vPortExitCritical>
				return pdPASS;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e063      	b.n	8001ee8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d103      	bne.n	8001e2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e26:	f001 ff19 	bl	8003c5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	e05c      	b.n	8001ee8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d106      	bne.n	8001e42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f001 f817 	bl	8002e6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001e42:	f001 ff0b 	bl	8003c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001e46:	f000 fd87 	bl	8002958 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001e4a:	f001 fed5 	bl	8003bf8 <vPortEnterCritical>
 8001e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001e54:	b25b      	sxtb	r3, r3
 8001e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5a:	d103      	bne.n	8001e64 <xQueueGenericSend+0x174>
 8001e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001e6a:	b25b      	sxtb	r3, r3
 8001e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e70:	d103      	bne.n	8001e7a <xQueueGenericSend+0x18a>
 8001e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001e7a:	f001 feef 	bl	8003c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001e7e:	1d3a      	adds	r2, r7, #4
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	4611      	mov	r1, r2
 8001e86:	4618      	mov	r0, r3
 8001e88:	f001 f806 	bl	8002e98 <xTaskCheckForTimeOut>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d124      	bne.n	8001edc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001e92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e94:	f000 faa6 	bl	80023e4 <prvIsQueueFull>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d018      	beq.n	8001ed0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea0:	3310      	adds	r3, #16
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f000 ff2a 	bl	8002d00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001eac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001eae:	f000 fa31 	bl	8002314 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001eb2:	f000 fd5f 	bl	8002974 <xTaskResumeAll>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f47f af7c 	bne.w	8001db6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <xQueueGenericSend+0x200>)
 8001ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	f3bf 8f4f 	dsb	sy
 8001eca:	f3bf 8f6f 	isb	sy
 8001ece:	e772      	b.n	8001db6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001ed0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ed2:	f000 fa1f 	bl	8002314 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001ed6:	f000 fd4d 	bl	8002974 <xTaskResumeAll>
 8001eda:	e76c      	b.n	8001db6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001edc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ede:	f000 fa19 	bl	8002314 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001ee2:	f000 fd47 	bl	8002974 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001ee6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3738      	adds	r7, #56	@ 0x38
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	e000ed04 	.word	0xe000ed04

08001ef4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b090      	sub	sp, #64	@ 0x40
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
 8001f00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8001f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d10b      	bne.n	8001f24 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8001f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f10:	f383 8811 	msr	BASEPRI, r3
 8001f14:	f3bf 8f6f 	isb	sy
 8001f18:	f3bf 8f4f 	dsb	sy
 8001f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001f1e:	bf00      	nop
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d103      	bne.n	8001f32 <xQueueGenericSendFromISR+0x3e>
 8001f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <xQueueGenericSendFromISR+0x42>
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <xQueueGenericSendFromISR+0x44>
 8001f36:	2300      	movs	r3, #0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d10b      	bne.n	8001f54 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8001f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f40:	f383 8811 	msr	BASEPRI, r3
 8001f44:	f3bf 8f6f 	isb	sy
 8001f48:	f3bf 8f4f 	dsb	sy
 8001f4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001f4e:	bf00      	nop
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d103      	bne.n	8001f62 <xQueueGenericSendFromISR+0x6e>
 8001f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d101      	bne.n	8001f66 <xQueueGenericSendFromISR+0x72>
 8001f62:	2301      	movs	r3, #1
 8001f64:	e000      	b.n	8001f68 <xQueueGenericSendFromISR+0x74>
 8001f66:	2300      	movs	r3, #0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d10b      	bne.n	8001f84 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8001f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f70:	f383 8811 	msr	BASEPRI, r3
 8001f74:	f3bf 8f6f 	isb	sy
 8001f78:	f3bf 8f4f 	dsb	sy
 8001f7c:	623b      	str	r3, [r7, #32]
}
 8001f7e:	bf00      	nop
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001f84:	f001 ff18 	bl	8003db8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001f88:	f3ef 8211 	mrs	r2, BASEPRI
 8001f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f90:	f383 8811 	msr	BASEPRI, r3
 8001f94:	f3bf 8f6f 	isb	sy
 8001f98:	f3bf 8f4f 	dsb	sy
 8001f9c:	61fa      	str	r2, [r7, #28]
 8001f9e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001fa0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001fa2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fa6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d302      	bcc.n	8001fb6 <xQueueGenericSendFromISR+0xc2>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d12f      	bne.n	8002016 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001fbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001fc6:	683a      	ldr	r2, [r7, #0]
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001fcc:	f000 f912 	bl	80021f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001fd0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8001fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd8:	d112      	bne.n	8002000 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d016      	beq.n	8002010 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fe4:	3324      	adds	r3, #36	@ 0x24
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 fedc 	bl	8002da4 <xTaskRemoveFromEventList>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00e      	beq.n	8002010 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00b      	beq.n	8002010 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	e007      	b.n	8002010 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002000:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002004:	3301      	adds	r3, #1
 8002006:	b2db      	uxtb	r3, r3
 8002008:	b25a      	sxtb	r2, r3
 800200a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800200c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002010:	2301      	movs	r3, #1
 8002012:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002014:	e001      	b.n	800201a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002016:	2300      	movs	r3, #0
 8002018:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800201a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800201c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002024:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002028:	4618      	mov	r0, r3
 800202a:	3740      	adds	r7, #64	@ 0x40
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	@ 0x30
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800203c:	2300      	movs	r3, #0
 800203e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002046:	2b00      	cmp	r3, #0
 8002048:	d10b      	bne.n	8002062 <xQueueReceive+0x32>
	__asm volatile
 800204a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800204e:	f383 8811 	msr	BASEPRI, r3
 8002052:	f3bf 8f6f 	isb	sy
 8002056:	f3bf 8f4f 	dsb	sy
 800205a:	623b      	str	r3, [r7, #32]
}
 800205c:	bf00      	nop
 800205e:	bf00      	nop
 8002060:	e7fd      	b.n	800205e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d103      	bne.n	8002070 <xQueueReceive+0x40>
 8002068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800206a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <xQueueReceive+0x44>
 8002070:	2301      	movs	r3, #1
 8002072:	e000      	b.n	8002076 <xQueueReceive+0x46>
 8002074:	2300      	movs	r3, #0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10b      	bne.n	8002092 <xQueueReceive+0x62>
	__asm volatile
 800207a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800207e:	f383 8811 	msr	BASEPRI, r3
 8002082:	f3bf 8f6f 	isb	sy
 8002086:	f3bf 8f4f 	dsb	sy
 800208a:	61fb      	str	r3, [r7, #28]
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	e7fd      	b.n	800208e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002092:	f001 f847 	bl	8003124 <xTaskGetSchedulerState>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d102      	bne.n	80020a2 <xQueueReceive+0x72>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <xQueueReceive+0x76>
 80020a2:	2301      	movs	r3, #1
 80020a4:	e000      	b.n	80020a8 <xQueueReceive+0x78>
 80020a6:	2300      	movs	r3, #0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d10b      	bne.n	80020c4 <xQueueReceive+0x94>
	__asm volatile
 80020ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020b0:	f383 8811 	msr	BASEPRI, r3
 80020b4:	f3bf 8f6f 	isb	sy
 80020b8:	f3bf 8f4f 	dsb	sy
 80020bc:	61bb      	str	r3, [r7, #24]
}
 80020be:	bf00      	nop
 80020c0:	bf00      	nop
 80020c2:	e7fd      	b.n	80020c0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80020c4:	f001 fd98 	bl	8003bf8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d01f      	beq.n	8002114 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80020d4:	68b9      	ldr	r1, [r7, #8]
 80020d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80020d8:	f000 f8f6 	bl	80022c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80020dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020de:	1e5a      	subs	r2, r3, #1
 80020e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80020e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e6:	691b      	ldr	r3, [r3, #16]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00f      	beq.n	800210c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80020ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ee:	3310      	adds	r3, #16
 80020f0:	4618      	mov	r0, r3
 80020f2:	f000 fe57 	bl	8002da4 <xTaskRemoveFromEventList>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d007      	beq.n	800210c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80020fc:	4b3c      	ldr	r3, [pc, #240]	@ (80021f0 <xQueueReceive+0x1c0>)
 80020fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	f3bf 8f4f 	dsb	sy
 8002108:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800210c:	f001 fda6 	bl	8003c5c <vPortExitCritical>
				return pdPASS;
 8002110:	2301      	movs	r3, #1
 8002112:	e069      	b.n	80021e8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d103      	bne.n	8002122 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800211a:	f001 fd9f 	bl	8003c5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800211e:	2300      	movs	r3, #0
 8002120:	e062      	b.n	80021e8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002124:	2b00      	cmp	r3, #0
 8002126:	d106      	bne.n	8002136 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002128:	f107 0310 	add.w	r3, r7, #16
 800212c:	4618      	mov	r0, r3
 800212e:	f000 fe9d 	bl	8002e6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002132:	2301      	movs	r3, #1
 8002134:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002136:	f001 fd91 	bl	8003c5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800213a:	f000 fc0d 	bl	8002958 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800213e:	f001 fd5b 	bl	8003bf8 <vPortEnterCritical>
 8002142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002144:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002148:	b25b      	sxtb	r3, r3
 800214a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214e:	d103      	bne.n	8002158 <xQueueReceive+0x128>
 8002150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800215a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800215e:	b25b      	sxtb	r3, r3
 8002160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002164:	d103      	bne.n	800216e <xQueueReceive+0x13e>
 8002166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800216e:	f001 fd75 	bl	8003c5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002172:	1d3a      	adds	r2, r7, #4
 8002174:	f107 0310 	add.w	r3, r7, #16
 8002178:	4611      	mov	r1, r2
 800217a:	4618      	mov	r0, r3
 800217c:	f000 fe8c 	bl	8002e98 <xTaskCheckForTimeOut>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d123      	bne.n	80021ce <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002186:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002188:	f000 f916 	bl	80023b8 <prvIsQueueEmpty>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d017      	beq.n	80021c2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002194:	3324      	adds	r3, #36	@ 0x24
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	4611      	mov	r1, r2
 800219a:	4618      	mov	r0, r3
 800219c:	f000 fdb0 	bl	8002d00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80021a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80021a2:	f000 f8b7 	bl	8002314 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80021a6:	f000 fbe5 	bl	8002974 <xTaskResumeAll>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d189      	bne.n	80020c4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80021b0:	4b0f      	ldr	r3, [pc, #60]	@ (80021f0 <xQueueReceive+0x1c0>)
 80021b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	f3bf 8f4f 	dsb	sy
 80021bc:	f3bf 8f6f 	isb	sy
 80021c0:	e780      	b.n	80020c4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80021c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80021c4:	f000 f8a6 	bl	8002314 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80021c8:	f000 fbd4 	bl	8002974 <xTaskResumeAll>
 80021cc:	e77a      	b.n	80020c4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80021ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80021d0:	f000 f8a0 	bl	8002314 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80021d4:	f000 fbce 	bl	8002974 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80021da:	f000 f8ed 	bl	80023b8 <prvIsQueueEmpty>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f43f af6f 	beq.w	80020c4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80021e6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3730      	adds	r7, #48	@ 0x30
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	e000ed04 	.word	0xe000ed04

080021f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002208:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10d      	bne.n	800222e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d14d      	bne.n	80022b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	4618      	mov	r0, r3
 8002220:	f000 ff9e 	bl	8003160 <xTaskPriorityDisinherit>
 8002224:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	e043      	b.n	80022b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d119      	bne.n	8002268 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6858      	ldr	r0, [r3, #4]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223c:	461a      	mov	r2, r3
 800223e:	68b9      	ldr	r1, [r7, #8]
 8002240:	f002 f816 	bl	8004270 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224c:	441a      	add	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	429a      	cmp	r2, r3
 800225c:	d32b      	bcc.n	80022b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	e026      	b.n	80022b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	68d8      	ldr	r0, [r3, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002270:	461a      	mov	r2, r3
 8002272:	68b9      	ldr	r1, [r7, #8]
 8002274:	f001 fffc 	bl	8004270 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	68da      	ldr	r2, [r3, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	425b      	negs	r3, r3
 8002282:	441a      	add	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	68da      	ldr	r2, [r3, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	d207      	bcs.n	80022a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	425b      	negs	r3, r3
 800229e:	441a      	add	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d105      	bne.n	80022b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	3b01      	subs	r3, #1
 80022b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1c5a      	adds	r2, r3, #1
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80022be:	697b      	ldr	r3, [r7, #20]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d018      	beq.n	800230c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	441a      	add	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68da      	ldr	r2, [r3, #12]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d303      	bcc.n	80022fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68d9      	ldr	r1, [r3, #12]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002304:	461a      	mov	r2, r3
 8002306:	6838      	ldr	r0, [r7, #0]
 8002308:	f001 ffb2 	bl	8004270 <memcpy>
	}
}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800231c:	f001 fc6c 	bl	8003bf8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002326:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002328:	e011      	b.n	800234e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232e:	2b00      	cmp	r3, #0
 8002330:	d012      	beq.n	8002358 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3324      	adds	r3, #36	@ 0x24
 8002336:	4618      	mov	r0, r3
 8002338:	f000 fd34 	bl	8002da4 <xTaskRemoveFromEventList>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002342:	f000 fe0d 	bl	8002f60 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	3b01      	subs	r3, #1
 800234a:	b2db      	uxtb	r3, r3
 800234c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800234e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002352:	2b00      	cmp	r3, #0
 8002354:	dce9      	bgt.n	800232a <prvUnlockQueue+0x16>
 8002356:	e000      	b.n	800235a <prvUnlockQueue+0x46>
					break;
 8002358:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	22ff      	movs	r2, #255	@ 0xff
 800235e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8002362:	f001 fc7b 	bl	8003c5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002366:	f001 fc47 	bl	8003bf8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002370:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002372:	e011      	b.n	8002398 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d012      	beq.n	80023a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	3310      	adds	r3, #16
 8002380:	4618      	mov	r0, r3
 8002382:	f000 fd0f 	bl	8002da4 <xTaskRemoveFromEventList>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800238c:	f000 fde8 	bl	8002f60 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002390:	7bbb      	ldrb	r3, [r7, #14]
 8002392:	3b01      	subs	r3, #1
 8002394:	b2db      	uxtb	r3, r3
 8002396:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002398:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800239c:	2b00      	cmp	r3, #0
 800239e:	dce9      	bgt.n	8002374 <prvUnlockQueue+0x60>
 80023a0:	e000      	b.n	80023a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80023a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	22ff      	movs	r2, #255	@ 0xff
 80023a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80023ac:	f001 fc56 	bl	8003c5c <vPortExitCritical>
}
 80023b0:	bf00      	nop
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80023c0:	f001 fc1a 	bl	8003bf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d102      	bne.n	80023d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80023cc:	2301      	movs	r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	e001      	b.n	80023d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80023d2:	2300      	movs	r3, #0
 80023d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80023d6:	f001 fc41 	bl	8003c5c <vPortExitCritical>

	return xReturn;
 80023da:	68fb      	ldr	r3, [r7, #12]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80023ec:	f001 fc04 	bl	8003bf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d102      	bne.n	8002402 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80023fc:	2301      	movs	r3, #1
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	e001      	b.n	8002406 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002406:	f001 fc29 	bl	8003c5c <vPortExitCritical>

	return xReturn;
 800240a:	68fb      	ldr	r3, [r7, #12]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	e014      	b.n	800244e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002424:	4a0f      	ldr	r2, [pc, #60]	@ (8002464 <vQueueAddToRegistry+0x50>)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10b      	bne.n	8002448 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002430:	490c      	ldr	r1, [pc, #48]	@ (8002464 <vQueueAddToRegistry+0x50>)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800243a:	4a0a      	ldr	r2, [pc, #40]	@ (8002464 <vQueueAddToRegistry+0x50>)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	4413      	add	r3, r2
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002446:	e006      	b.n	8002456 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	3301      	adds	r3, #1
 800244c:	60fb      	str	r3, [r7, #12]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2b07      	cmp	r3, #7
 8002452:	d9e7      	bls.n	8002424 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002454:	bf00      	nop
 8002456:	bf00      	nop
 8002458:	3714      	adds	r7, #20
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	200006f8 	.word	0x200006f8

08002468 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002478:	f001 fbbe 	bl	8003bf8 <vPortEnterCritical>
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002482:	b25b      	sxtb	r3, r3
 8002484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002488:	d103      	bne.n	8002492 <vQueueWaitForMessageRestricted+0x2a>
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002498:	b25b      	sxtb	r3, r3
 800249a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249e:	d103      	bne.n	80024a8 <vQueueWaitForMessageRestricted+0x40>
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80024a8:	f001 fbd8 	bl	8003c5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d106      	bne.n	80024c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	3324      	adds	r3, #36	@ 0x24
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	68b9      	ldr	r1, [r7, #8]
 80024bc:	4618      	mov	r0, r3
 80024be:	f000 fc45 	bl	8002d4c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80024c2:	6978      	ldr	r0, [r7, #20]
 80024c4:	f7ff ff26 	bl	8002314 <prvUnlockQueue>
	}
 80024c8:	bf00      	nop
 80024ca:	3718      	adds	r7, #24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08e      	sub	sp, #56	@ 0x38
 80024d4:	af04      	add	r7, sp, #16
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
 80024dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80024de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10b      	bne.n	80024fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80024e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024e8:	f383 8811 	msr	BASEPRI, r3
 80024ec:	f3bf 8f6f 	isb	sy
 80024f0:	f3bf 8f4f 	dsb	sy
 80024f4:	623b      	str	r3, [r7, #32]
}
 80024f6:	bf00      	nop
 80024f8:	bf00      	nop
 80024fa:	e7fd      	b.n	80024f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80024fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d10b      	bne.n	800251a <xTaskCreateStatic+0x4a>
	__asm volatile
 8002502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002506:	f383 8811 	msr	BASEPRI, r3
 800250a:	f3bf 8f6f 	isb	sy
 800250e:	f3bf 8f4f 	dsb	sy
 8002512:	61fb      	str	r3, [r7, #28]
}
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	e7fd      	b.n	8002516 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800251a:	235c      	movs	r3, #92	@ 0x5c
 800251c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	2b5c      	cmp	r3, #92	@ 0x5c
 8002522:	d00b      	beq.n	800253c <xTaskCreateStatic+0x6c>
	__asm volatile
 8002524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002528:	f383 8811 	msr	BASEPRI, r3
 800252c:	f3bf 8f6f 	isb	sy
 8002530:	f3bf 8f4f 	dsb	sy
 8002534:	61bb      	str	r3, [r7, #24]
}
 8002536:	bf00      	nop
 8002538:	bf00      	nop
 800253a:	e7fd      	b.n	8002538 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800253c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800253e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002540:	2b00      	cmp	r3, #0
 8002542:	d01e      	beq.n	8002582 <xTaskCreateStatic+0xb2>
 8002544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002546:	2b00      	cmp	r3, #0
 8002548:	d01b      	beq.n	8002582 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800254a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800254c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800254e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002550:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002552:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002556:	2202      	movs	r2, #2
 8002558:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800255c:	2300      	movs	r3, #0
 800255e:	9303      	str	r3, [sp, #12]
 8002560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002562:	9302      	str	r3, [sp, #8]
 8002564:	f107 0314 	add.w	r3, r7, #20
 8002568:	9301      	str	r3, [sp, #4]
 800256a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	68b9      	ldr	r1, [r7, #8]
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 f850 	bl	800261a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800257a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800257c:	f000 f8de 	bl	800273c <prvAddNewTaskToReadyList>
 8002580:	e001      	b.n	8002586 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002586:	697b      	ldr	r3, [r7, #20]
	}
 8002588:	4618      	mov	r0, r3
 800258a:	3728      	adds	r7, #40	@ 0x28
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002590:	b580      	push	{r7, lr}
 8002592:	b08c      	sub	sp, #48	@ 0x30
 8002594:	af04      	add	r7, sp, #16
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	603b      	str	r3, [r7, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80025a0:	88fb      	ldrh	r3, [r7, #6]
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	4618      	mov	r0, r3
 80025a6:	f001 fc49 	bl	8003e3c <pvPortMalloc>
 80025aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d00e      	beq.n	80025d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80025b2:	205c      	movs	r0, #92	@ 0x5c
 80025b4:	f001 fc42 	bl	8003e3c <pvPortMalloc>
 80025b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80025c6:	e005      	b.n	80025d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80025c8:	6978      	ldr	r0, [r7, #20]
 80025ca:	f001 fd05 	bl	8003fd8 <vPortFree>
 80025ce:	e001      	b.n	80025d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d017      	beq.n	800260a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	2200      	movs	r2, #0
 80025de:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80025e2:	88fa      	ldrh	r2, [r7, #6]
 80025e4:	2300      	movs	r3, #0
 80025e6:	9303      	str	r3, [sp, #12]
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	9302      	str	r3, [sp, #8]
 80025ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ee:	9301      	str	r3, [sp, #4]
 80025f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	68b9      	ldr	r1, [r7, #8]
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 f80e 	bl	800261a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025fe:	69f8      	ldr	r0, [r7, #28]
 8002600:	f000 f89c 	bl	800273c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002604:	2301      	movs	r3, #1
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	e002      	b.n	8002610 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800260a:	f04f 33ff 	mov.w	r3, #4294967295
 800260e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002610:	69bb      	ldr	r3, [r7, #24]
	}
 8002612:	4618      	mov	r0, r3
 8002614:	3720      	adds	r7, #32
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b088      	sub	sp, #32
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
 8002626:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800262a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	461a      	mov	r2, r3
 8002632:	21a5      	movs	r1, #165	@ 0xa5
 8002634:	f001 fdf0 	bl	8004218 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800263a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002642:	3b01      	subs	r3, #1
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	4413      	add	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	f023 0307 	bic.w	r3, r3, #7
 8002650:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00b      	beq.n	8002674 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800265c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002660:	f383 8811 	msr	BASEPRI, r3
 8002664:	f3bf 8f6f 	isb	sy
 8002668:	f3bf 8f4f 	dsb	sy
 800266c:	617b      	str	r3, [r7, #20]
}
 800266e:	bf00      	nop
 8002670:	bf00      	nop
 8002672:	e7fd      	b.n	8002670 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d01f      	beq.n	80026ba <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
 800267e:	e012      	b.n	80026a6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	4413      	add	r3, r2
 8002686:	7819      	ldrb	r1, [r3, #0]
 8002688:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	4413      	add	r3, r2
 800268e:	3334      	adds	r3, #52	@ 0x34
 8002690:	460a      	mov	r2, r1
 8002692:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	4413      	add	r3, r2
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d006      	beq.n	80026ae <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	3301      	adds	r3, #1
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	2b0f      	cmp	r3, #15
 80026aa:	d9e9      	bls.n	8002680 <prvInitialiseNewTask+0x66>
 80026ac:	e000      	b.n	80026b0 <prvInitialiseNewTask+0x96>
			{
				break;
 80026ae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80026b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026b8:	e003      	b.n	80026c2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80026ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80026c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c4:	2b37      	cmp	r3, #55	@ 0x37
 80026c6:	d901      	bls.n	80026cc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80026c8:	2337      	movs	r3, #55	@ 0x37
 80026ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80026cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80026d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026d6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80026d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026da:	2200      	movs	r2, #0
 80026dc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80026de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026e0:	3304      	adds	r3, #4
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff f966 	bl	80019b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80026e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ea:	3318      	adds	r3, #24
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff f961 	bl	80019b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80026f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026f6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80026fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002700:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002704:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002706:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800270a:	2200      	movs	r2, #0
 800270c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800270e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	68f9      	ldr	r1, [r7, #12]
 800271a:	69b8      	ldr	r0, [r7, #24]
 800271c:	f001 f93e 	bl	800399c <pxPortInitialiseStack>
 8002720:	4602      	mov	r2, r0
 8002722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002724:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800272c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800272e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002730:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002732:	bf00      	nop
 8002734:	3720      	adds	r7, #32
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
	...

0800273c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002744:	f001 fa58 	bl	8003bf8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002748:	4b2d      	ldr	r3, [pc, #180]	@ (8002800 <prvAddNewTaskToReadyList+0xc4>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	3301      	adds	r3, #1
 800274e:	4a2c      	ldr	r2, [pc, #176]	@ (8002800 <prvAddNewTaskToReadyList+0xc4>)
 8002750:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002752:	4b2c      	ldr	r3, [pc, #176]	@ (8002804 <prvAddNewTaskToReadyList+0xc8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d109      	bne.n	800276e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800275a:	4a2a      	ldr	r2, [pc, #168]	@ (8002804 <prvAddNewTaskToReadyList+0xc8>)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002760:	4b27      	ldr	r3, [pc, #156]	@ (8002800 <prvAddNewTaskToReadyList+0xc4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d110      	bne.n	800278a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002768:	f000 fc1e 	bl	8002fa8 <prvInitialiseTaskLists>
 800276c:	e00d      	b.n	800278a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800276e:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <prvAddNewTaskToReadyList+0xcc>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d109      	bne.n	800278a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002776:	4b23      	ldr	r3, [pc, #140]	@ (8002804 <prvAddNewTaskToReadyList+0xc8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	429a      	cmp	r2, r3
 8002782:	d802      	bhi.n	800278a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002784:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <prvAddNewTaskToReadyList+0xc8>)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800278a:	4b20      	ldr	r3, [pc, #128]	@ (800280c <prvAddNewTaskToReadyList+0xd0>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	3301      	adds	r3, #1
 8002790:	4a1e      	ldr	r2, [pc, #120]	@ (800280c <prvAddNewTaskToReadyList+0xd0>)
 8002792:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002794:	4b1d      	ldr	r3, [pc, #116]	@ (800280c <prvAddNewTaskToReadyList+0xd0>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002810 <prvAddNewTaskToReadyList+0xd4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d903      	bls.n	80027b0 <prvAddNewTaskToReadyList+0x74>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ac:	4a18      	ldr	r2, [pc, #96]	@ (8002810 <prvAddNewTaskToReadyList+0xd4>)
 80027ae:	6013      	str	r3, [r2, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027b4:	4613      	mov	r3, r2
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	4413      	add	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4a15      	ldr	r2, [pc, #84]	@ (8002814 <prvAddNewTaskToReadyList+0xd8>)
 80027be:	441a      	add	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3304      	adds	r3, #4
 80027c4:	4619      	mov	r1, r3
 80027c6:	4610      	mov	r0, r2
 80027c8:	f7ff f901 	bl	80019ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80027cc:	f001 fa46 	bl	8003c5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80027d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002808 <prvAddNewTaskToReadyList+0xcc>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00e      	beq.n	80027f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80027d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002804 <prvAddNewTaskToReadyList+0xc8>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d207      	bcs.n	80027f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80027e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002818 <prvAddNewTaskToReadyList+0xdc>)
 80027e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	f3bf 8f4f 	dsb	sy
 80027f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000c0c 	.word	0x20000c0c
 8002804:	20000738 	.word	0x20000738
 8002808:	20000c18 	.word	0x20000c18
 800280c:	20000c28 	.word	0x20000c28
 8002810:	20000c14 	.word	0x20000c14
 8002814:	2000073c 	.word	0x2000073c
 8002818:	e000ed04 	.word	0xe000ed04

0800281c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d018      	beq.n	8002860 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800282e:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <vTaskDelay+0x64>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00b      	beq.n	800284e <vTaskDelay+0x32>
	__asm volatile
 8002836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800283a:	f383 8811 	msr	BASEPRI, r3
 800283e:	f3bf 8f6f 	isb	sy
 8002842:	f3bf 8f4f 	dsb	sy
 8002846:	60bb      	str	r3, [r7, #8]
}
 8002848:	bf00      	nop
 800284a:	bf00      	nop
 800284c:	e7fd      	b.n	800284a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800284e:	f000 f883 	bl	8002958 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002852:	2100      	movs	r1, #0
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f000 fcf3 	bl	8003240 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800285a:	f000 f88b 	bl	8002974 <xTaskResumeAll>
 800285e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d107      	bne.n	8002876 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002866:	4b07      	ldr	r3, [pc, #28]	@ (8002884 <vTaskDelay+0x68>)
 8002868:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	f3bf 8f4f 	dsb	sy
 8002872:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002876:	bf00      	nop
 8002878:	3710      	adds	r7, #16
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000c34 	.word	0x20000c34
 8002884:	e000ed04 	.word	0xe000ed04

08002888 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b08a      	sub	sp, #40	@ 0x28
 800288c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800288e:	2300      	movs	r3, #0
 8002890:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002892:	2300      	movs	r3, #0
 8002894:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002896:	463a      	mov	r2, r7
 8002898:	1d39      	adds	r1, r7, #4
 800289a:	f107 0308 	add.w	r3, r7, #8
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff f834 	bl	800190c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80028a4:	6839      	ldr	r1, [r7, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	9202      	str	r2, [sp, #8]
 80028ac:	9301      	str	r3, [sp, #4]
 80028ae:	2300      	movs	r3, #0
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	2300      	movs	r3, #0
 80028b4:	460a      	mov	r2, r1
 80028b6:	4922      	ldr	r1, [pc, #136]	@ (8002940 <vTaskStartScheduler+0xb8>)
 80028b8:	4822      	ldr	r0, [pc, #136]	@ (8002944 <vTaskStartScheduler+0xbc>)
 80028ba:	f7ff fe09 	bl	80024d0 <xTaskCreateStatic>
 80028be:	4603      	mov	r3, r0
 80028c0:	4a21      	ldr	r2, [pc, #132]	@ (8002948 <vTaskStartScheduler+0xc0>)
 80028c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80028c4:	4b20      	ldr	r3, [pc, #128]	@ (8002948 <vTaskStartScheduler+0xc0>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d002      	beq.n	80028d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80028cc:	2301      	movs	r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	e001      	b.n	80028d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d102      	bne.n	80028e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80028dc:	f000 fd04 	bl	80032e8 <xTimerCreateTimerTask>
 80028e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d116      	bne.n	8002916 <vTaskStartScheduler+0x8e>
	__asm volatile
 80028e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028ec:	f383 8811 	msr	BASEPRI, r3
 80028f0:	f3bf 8f6f 	isb	sy
 80028f4:	f3bf 8f4f 	dsb	sy
 80028f8:	613b      	str	r3, [r7, #16]
}
 80028fa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80028fc:	4b13      	ldr	r3, [pc, #76]	@ (800294c <vTaskStartScheduler+0xc4>)
 80028fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002902:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002904:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <vTaskStartScheduler+0xc8>)
 8002906:	2201      	movs	r2, #1
 8002908:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800290a:	4b12      	ldr	r3, [pc, #72]	@ (8002954 <vTaskStartScheduler+0xcc>)
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002910:	f001 f8ce 	bl	8003ab0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002914:	e00f      	b.n	8002936 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800291c:	d10b      	bne.n	8002936 <vTaskStartScheduler+0xae>
	__asm volatile
 800291e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002922:	f383 8811 	msr	BASEPRI, r3
 8002926:	f3bf 8f6f 	isb	sy
 800292a:	f3bf 8f4f 	dsb	sy
 800292e:	60fb      	str	r3, [r7, #12]
}
 8002930:	bf00      	nop
 8002932:	bf00      	nop
 8002934:	e7fd      	b.n	8002932 <vTaskStartScheduler+0xaa>
}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	080042d0 	.word	0x080042d0
 8002944:	08002f79 	.word	0x08002f79
 8002948:	20000c30 	.word	0x20000c30
 800294c:	20000c2c 	.word	0x20000c2c
 8002950:	20000c18 	.word	0x20000c18
 8002954:	20000c10 	.word	0x20000c10

08002958 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800295c:	4b04      	ldr	r3, [pc, #16]	@ (8002970 <vTaskSuspendAll+0x18>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	3301      	adds	r3, #1
 8002962:	4a03      	ldr	r2, [pc, #12]	@ (8002970 <vTaskSuspendAll+0x18>)
 8002964:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002966:	bf00      	nop
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	20000c34 	.word	0x20000c34

08002974 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800297e:	2300      	movs	r3, #0
 8002980:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002982:	4b42      	ldr	r3, [pc, #264]	@ (8002a8c <xTaskResumeAll+0x118>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10b      	bne.n	80029a2 <xTaskResumeAll+0x2e>
	__asm volatile
 800298a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800298e:	f383 8811 	msr	BASEPRI, r3
 8002992:	f3bf 8f6f 	isb	sy
 8002996:	f3bf 8f4f 	dsb	sy
 800299a:	603b      	str	r3, [r7, #0]
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	e7fd      	b.n	800299e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80029a2:	f001 f929 	bl	8003bf8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80029a6:	4b39      	ldr	r3, [pc, #228]	@ (8002a8c <xTaskResumeAll+0x118>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	4a37      	ldr	r2, [pc, #220]	@ (8002a8c <xTaskResumeAll+0x118>)
 80029ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029b0:	4b36      	ldr	r3, [pc, #216]	@ (8002a8c <xTaskResumeAll+0x118>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d162      	bne.n	8002a7e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029b8:	4b35      	ldr	r3, [pc, #212]	@ (8002a90 <xTaskResumeAll+0x11c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d05e      	beq.n	8002a7e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029c0:	e02f      	b.n	8002a22 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029c2:	4b34      	ldr	r3, [pc, #208]	@ (8002a94 <xTaskResumeAll+0x120>)
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	3318      	adds	r3, #24
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7ff f85a 	bl	8001a88 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	3304      	adds	r3, #4
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff f855 	bl	8001a88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002a98 <xTaskResumeAll+0x124>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d903      	bls.n	80029f2 <xTaskResumeAll+0x7e>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ee:	4a2a      	ldr	r2, [pc, #168]	@ (8002a98 <xTaskResumeAll+0x124>)
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029f6:	4613      	mov	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	4a27      	ldr	r2, [pc, #156]	@ (8002a9c <xTaskResumeAll+0x128>)
 8002a00:	441a      	add	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	3304      	adds	r3, #4
 8002a06:	4619      	mov	r1, r3
 8002a08:	4610      	mov	r0, r2
 8002a0a:	f7fe ffe0 	bl	80019ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a12:	4b23      	ldr	r3, [pc, #140]	@ (8002aa0 <xTaskResumeAll+0x12c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d302      	bcc.n	8002a22 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002a1c:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <xTaskResumeAll+0x130>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a22:	4b1c      	ldr	r3, [pc, #112]	@ (8002a94 <xTaskResumeAll+0x120>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1cb      	bne.n	80029c2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002a30:	f000 fb58 	bl	80030e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a34:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa8 <xTaskResumeAll+0x134>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d010      	beq.n	8002a62 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a40:	f000 f846 	bl	8002ad0 <xTaskIncrementTick>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002a4a:	4b16      	ldr	r3, [pc, #88]	@ (8002aa4 <xTaskResumeAll+0x130>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1f1      	bne.n	8002a40 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8002a5c:	4b12      	ldr	r3, [pc, #72]	@ (8002aa8 <xTaskResumeAll+0x134>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a62:	4b10      	ldr	r3, [pc, #64]	@ (8002aa4 <xTaskResumeAll+0x130>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d009      	beq.n	8002a7e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002aac <xTaskResumeAll+0x138>)
 8002a70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a74:	601a      	str	r2, [r3, #0]
 8002a76:	f3bf 8f4f 	dsb	sy
 8002a7a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a7e:	f001 f8ed 	bl	8003c5c <vPortExitCritical>

	return xAlreadyYielded;
 8002a82:	68bb      	ldr	r3, [r7, #8]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000c34 	.word	0x20000c34
 8002a90:	20000c0c 	.word	0x20000c0c
 8002a94:	20000bcc 	.word	0x20000bcc
 8002a98:	20000c14 	.word	0x20000c14
 8002a9c:	2000073c 	.word	0x2000073c
 8002aa0:	20000738 	.word	0x20000738
 8002aa4:	20000c20 	.word	0x20000c20
 8002aa8:	20000c1c 	.word	0x20000c1c
 8002aac:	e000ed04 	.word	0xe000ed04

08002ab0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002ab6:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <xTaskGetTickCount+0x1c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002abc:	687b      	ldr	r3, [r7, #4]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	20000c10 	.word	0x20000c10

08002ad0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ada:	4b4f      	ldr	r3, [pc, #316]	@ (8002c18 <xTaskIncrementTick+0x148>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f040 8090 	bne.w	8002c04 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ae4:	4b4d      	ldr	r3, [pc, #308]	@ (8002c1c <xTaskIncrementTick+0x14c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002aec:	4a4b      	ldr	r2, [pc, #300]	@ (8002c1c <xTaskIncrementTick+0x14c>)
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d121      	bne.n	8002b3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002af8:	4b49      	ldr	r3, [pc, #292]	@ (8002c20 <xTaskIncrementTick+0x150>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00b      	beq.n	8002b1a <xTaskIncrementTick+0x4a>
	__asm volatile
 8002b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b06:	f383 8811 	msr	BASEPRI, r3
 8002b0a:	f3bf 8f6f 	isb	sy
 8002b0e:	f3bf 8f4f 	dsb	sy
 8002b12:	603b      	str	r3, [r7, #0]
}
 8002b14:	bf00      	nop
 8002b16:	bf00      	nop
 8002b18:	e7fd      	b.n	8002b16 <xTaskIncrementTick+0x46>
 8002b1a:	4b41      	ldr	r3, [pc, #260]	@ (8002c20 <xTaskIncrementTick+0x150>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	4b40      	ldr	r3, [pc, #256]	@ (8002c24 <xTaskIncrementTick+0x154>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a3e      	ldr	r2, [pc, #248]	@ (8002c20 <xTaskIncrementTick+0x150>)
 8002b26:	6013      	str	r3, [r2, #0]
 8002b28:	4a3e      	ldr	r2, [pc, #248]	@ (8002c24 <xTaskIncrementTick+0x154>)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c28 <xTaskIncrementTick+0x158>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	3301      	adds	r3, #1
 8002b34:	4a3c      	ldr	r2, [pc, #240]	@ (8002c28 <xTaskIncrementTick+0x158>)
 8002b36:	6013      	str	r3, [r2, #0]
 8002b38:	f000 fad4 	bl	80030e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002b3c:	4b3b      	ldr	r3, [pc, #236]	@ (8002c2c <xTaskIncrementTick+0x15c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d349      	bcc.n	8002bda <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b46:	4b36      	ldr	r3, [pc, #216]	@ (8002c20 <xTaskIncrementTick+0x150>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d104      	bne.n	8002b5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b50:	4b36      	ldr	r3, [pc, #216]	@ (8002c2c <xTaskIncrementTick+0x15c>)
 8002b52:	f04f 32ff 	mov.w	r2, #4294967295
 8002b56:	601a      	str	r2, [r3, #0]
					break;
 8002b58:	e03f      	b.n	8002bda <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b5a:	4b31      	ldr	r3, [pc, #196]	@ (8002c20 <xTaskIncrementTick+0x150>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d203      	bcs.n	8002b7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002b72:	4a2e      	ldr	r2, [pc, #184]	@ (8002c2c <xTaskIncrementTick+0x15c>)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002b78:	e02f      	b.n	8002bda <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fe ff82 	bl	8001a88 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d004      	beq.n	8002b96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	3318      	adds	r3, #24
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7fe ff79 	bl	8001a88 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9a:	4b25      	ldr	r3, [pc, #148]	@ (8002c30 <xTaskIncrementTick+0x160>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d903      	bls.n	8002baa <xTaskIncrementTick+0xda>
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba6:	4a22      	ldr	r2, [pc, #136]	@ (8002c30 <xTaskIncrementTick+0x160>)
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bae:	4613      	mov	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c34 <xTaskIncrementTick+0x164>)
 8002bb8:	441a      	add	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	f7fe ff04 	bl	80019ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bca:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <xTaskIncrementTick+0x168>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d3b8      	bcc.n	8002b46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bd8:	e7b5      	b.n	8002b46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002bda:	4b17      	ldr	r3, [pc, #92]	@ (8002c38 <xTaskIncrementTick+0x168>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002be0:	4914      	ldr	r1, [pc, #80]	@ (8002c34 <xTaskIncrementTick+0x164>)
 8002be2:	4613      	mov	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	440b      	add	r3, r1
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d901      	bls.n	8002bf6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002bf6:	4b11      	ldr	r3, [pc, #68]	@ (8002c3c <xTaskIncrementTick+0x16c>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d007      	beq.n	8002c0e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	617b      	str	r3, [r7, #20]
 8002c02:	e004      	b.n	8002c0e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002c04:	4b0e      	ldr	r3, [pc, #56]	@ (8002c40 <xTaskIncrementTick+0x170>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8002c40 <xTaskIncrementTick+0x170>)
 8002c0c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002c0e:	697b      	ldr	r3, [r7, #20]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	20000c34 	.word	0x20000c34
 8002c1c:	20000c10 	.word	0x20000c10
 8002c20:	20000bc4 	.word	0x20000bc4
 8002c24:	20000bc8 	.word	0x20000bc8
 8002c28:	20000c24 	.word	0x20000c24
 8002c2c:	20000c2c 	.word	0x20000c2c
 8002c30:	20000c14 	.word	0x20000c14
 8002c34:	2000073c 	.word	0x2000073c
 8002c38:	20000738 	.word	0x20000738
 8002c3c:	20000c20 	.word	0x20000c20
 8002c40:	20000c1c 	.word	0x20000c1c

08002c44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c44:	b480      	push	{r7}
 8002c46:	b085      	sub	sp, #20
 8002c48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c4a:	4b28      	ldr	r3, [pc, #160]	@ (8002cec <vTaskSwitchContext+0xa8>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c52:	4b27      	ldr	r3, [pc, #156]	@ (8002cf0 <vTaskSwitchContext+0xac>)
 8002c54:	2201      	movs	r2, #1
 8002c56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c58:	e042      	b.n	8002ce0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8002c5a:	4b25      	ldr	r3, [pc, #148]	@ (8002cf0 <vTaskSwitchContext+0xac>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c60:	4b24      	ldr	r3, [pc, #144]	@ (8002cf4 <vTaskSwitchContext+0xb0>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	e011      	b.n	8002c8c <vTaskSwitchContext+0x48>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10b      	bne.n	8002c86 <vTaskSwitchContext+0x42>
	__asm volatile
 8002c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c72:	f383 8811 	msr	BASEPRI, r3
 8002c76:	f3bf 8f6f 	isb	sy
 8002c7a:	f3bf 8f4f 	dsb	sy
 8002c7e:	607b      	str	r3, [r7, #4]
}
 8002c80:	bf00      	nop
 8002c82:	bf00      	nop
 8002c84:	e7fd      	b.n	8002c82 <vTaskSwitchContext+0x3e>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	491a      	ldr	r1, [pc, #104]	@ (8002cf8 <vTaskSwitchContext+0xb4>)
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0e3      	beq.n	8002c68 <vTaskSwitchContext+0x24>
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4a13      	ldr	r2, [pc, #76]	@ (8002cf8 <vTaskSwitchContext+0xb4>)
 8002cac:	4413      	add	r3, r2
 8002cae:	60bb      	str	r3, [r7, #8]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	605a      	str	r2, [r3, #4]
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	685a      	ldr	r2, [r3, #4]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	3308      	adds	r3, #8
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d104      	bne.n	8002cd0 <vTaskSwitchContext+0x8c>
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	685a      	ldr	r2, [r3, #4]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	605a      	str	r2, [r3, #4]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	4a09      	ldr	r2, [pc, #36]	@ (8002cfc <vTaskSwitchContext+0xb8>)
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	4a06      	ldr	r2, [pc, #24]	@ (8002cf4 <vTaskSwitchContext+0xb0>)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6013      	str	r3, [r2, #0]
}
 8002ce0:	bf00      	nop
 8002ce2:	3714      	adds	r7, #20
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	20000c34 	.word	0x20000c34
 8002cf0:	20000c20 	.word	0x20000c20
 8002cf4:	20000c14 	.word	0x20000c14
 8002cf8:	2000073c 	.word	0x2000073c
 8002cfc:	20000738 	.word	0x20000738

08002d00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10b      	bne.n	8002d28 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	60fb      	str	r3, [r7, #12]
}
 8002d22:	bf00      	nop
 8002d24:	bf00      	nop
 8002d26:	e7fd      	b.n	8002d24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d28:	4b07      	ldr	r3, [pc, #28]	@ (8002d48 <vTaskPlaceOnEventList+0x48>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	3318      	adds	r3, #24
 8002d2e:	4619      	mov	r1, r3
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f7fe fe70 	bl	8001a16 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002d36:	2101      	movs	r1, #1
 8002d38:	6838      	ldr	r0, [r7, #0]
 8002d3a:	f000 fa81 	bl	8003240 <prvAddCurrentTaskToDelayedList>
}
 8002d3e:	bf00      	nop
 8002d40:	3710      	adds	r7, #16
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000738 	.word	0x20000738

08002d4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10b      	bne.n	8002d76 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8002d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d62:	f383 8811 	msr	BASEPRI, r3
 8002d66:	f3bf 8f6f 	isb	sy
 8002d6a:	f3bf 8f4f 	dsb	sy
 8002d6e:	617b      	str	r3, [r7, #20]
}
 8002d70:	bf00      	nop
 8002d72:	bf00      	nop
 8002d74:	e7fd      	b.n	8002d72 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d76:	4b0a      	ldr	r3, [pc, #40]	@ (8002da0 <vTaskPlaceOnEventListRestricted+0x54>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3318      	adds	r3, #24
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f7fe fe25 	bl	80019ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d002      	beq.n	8002d90 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8002d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	68b8      	ldr	r0, [r7, #8]
 8002d94:	f000 fa54 	bl	8003240 <prvAddCurrentTaskToDelayedList>
	}
 8002d98:	bf00      	nop
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20000738 	.word	0x20000738

08002da4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b086      	sub	sp, #24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10b      	bne.n	8002dd2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dbe:	f383 8811 	msr	BASEPRI, r3
 8002dc2:	f3bf 8f6f 	isb	sy
 8002dc6:	f3bf 8f4f 	dsb	sy
 8002dca:	60fb      	str	r3, [r7, #12]
}
 8002dcc:	bf00      	nop
 8002dce:	bf00      	nop
 8002dd0:	e7fd      	b.n	8002dce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	3318      	adds	r3, #24
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe fe56 	bl	8001a88 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8002e54 <xTaskRemoveFromEventList+0xb0>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d11d      	bne.n	8002e20 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	3304      	adds	r3, #4
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe fe4d 	bl	8001a88 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002df2:	4b19      	ldr	r3, [pc, #100]	@ (8002e58 <xTaskRemoveFromEventList+0xb4>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d903      	bls.n	8002e02 <xTaskRemoveFromEventList+0x5e>
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfe:	4a16      	ldr	r2, [pc, #88]	@ (8002e58 <xTaskRemoveFromEventList+0xb4>)
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e06:	4613      	mov	r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4a13      	ldr	r2, [pc, #76]	@ (8002e5c <xTaskRemoveFromEventList+0xb8>)
 8002e10:	441a      	add	r2, r3
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	3304      	adds	r3, #4
 8002e16:	4619      	mov	r1, r3
 8002e18:	4610      	mov	r0, r2
 8002e1a:	f7fe fdd8 	bl	80019ce <vListInsertEnd>
 8002e1e:	e005      	b.n	8002e2c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	3318      	adds	r3, #24
 8002e24:	4619      	mov	r1, r3
 8002e26:	480e      	ldr	r0, [pc, #56]	@ (8002e60 <xTaskRemoveFromEventList+0xbc>)
 8002e28:	f7fe fdd1 	bl	80019ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e30:	4b0c      	ldr	r3, [pc, #48]	@ (8002e64 <xTaskRemoveFromEventList+0xc0>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d905      	bls.n	8002e46 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e68 <xTaskRemoveFromEventList+0xc4>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	e001      	b.n	8002e4a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8002e46:	2300      	movs	r3, #0
 8002e48:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002e4a:	697b      	ldr	r3, [r7, #20]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	20000c34 	.word	0x20000c34
 8002e58:	20000c14 	.word	0x20000c14
 8002e5c:	2000073c 	.word	0x2000073c
 8002e60:	20000bcc 	.word	0x20000bcc
 8002e64:	20000738 	.word	0x20000738
 8002e68:	20000c20 	.word	0x20000c20

08002e6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002e74:	4b06      	ldr	r3, [pc, #24]	@ (8002e90 <vTaskInternalSetTimeOutState+0x24>)
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002e7c:	4b05      	ldr	r3, [pc, #20]	@ (8002e94 <vTaskInternalSetTimeOutState+0x28>)
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	605a      	str	r2, [r3, #4]
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	20000c24 	.word	0x20000c24
 8002e94:	20000c10 	.word	0x20000c10

08002e98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b088      	sub	sp, #32
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10b      	bne.n	8002ec0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8002ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eac:	f383 8811 	msr	BASEPRI, r3
 8002eb0:	f3bf 8f6f 	isb	sy
 8002eb4:	f3bf 8f4f 	dsb	sy
 8002eb8:	613b      	str	r3, [r7, #16]
}
 8002eba:	bf00      	nop
 8002ebc:	bf00      	nop
 8002ebe:	e7fd      	b.n	8002ebc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d10b      	bne.n	8002ede <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8002ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eca:	f383 8811 	msr	BASEPRI, r3
 8002ece:	f3bf 8f6f 	isb	sy
 8002ed2:	f3bf 8f4f 	dsb	sy
 8002ed6:	60fb      	str	r3, [r7, #12]
}
 8002ed8:	bf00      	nop
 8002eda:	bf00      	nop
 8002edc:	e7fd      	b.n	8002eda <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8002ede:	f000 fe8b 	bl	8003bf8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8002f58 <xTaskCheckForTimeOut+0xc0>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002efa:	d102      	bne.n	8002f02 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002efc:	2300      	movs	r3, #0
 8002efe:	61fb      	str	r3, [r7, #28]
 8002f00:	e023      	b.n	8002f4a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	4b15      	ldr	r3, [pc, #84]	@ (8002f5c <xTaskCheckForTimeOut+0xc4>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d007      	beq.n	8002f1e <xTaskCheckForTimeOut+0x86>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d302      	bcc.n	8002f1e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	61fb      	str	r3, [r7, #28]
 8002f1c:	e015      	b.n	8002f4a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d20b      	bcs.n	8002f40 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	1ad2      	subs	r2, r2, r3
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ff99 	bl	8002e6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61fb      	str	r3, [r7, #28]
 8002f3e:	e004      	b.n	8002f4a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	2200      	movs	r2, #0
 8002f44:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002f46:	2301      	movs	r3, #1
 8002f48:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002f4a:	f000 fe87 	bl	8003c5c <vPortExitCritical>

	return xReturn;
 8002f4e:	69fb      	ldr	r3, [r7, #28]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3720      	adds	r7, #32
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20000c10 	.word	0x20000c10
 8002f5c:	20000c24 	.word	0x20000c24

08002f60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002f64:	4b03      	ldr	r3, [pc, #12]	@ (8002f74 <vTaskMissedYield+0x14>)
 8002f66:	2201      	movs	r2, #1
 8002f68:	601a      	str	r2, [r3, #0]
}
 8002f6a:	bf00      	nop
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr
 8002f74:	20000c20 	.word	0x20000c20

08002f78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002f80:	f000 f852 	bl	8003028 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f84:	4b06      	ldr	r3, [pc, #24]	@ (8002fa0 <prvIdleTask+0x28>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d9f9      	bls.n	8002f80 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f8c:	4b05      	ldr	r3, [pc, #20]	@ (8002fa4 <prvIdleTask+0x2c>)
 8002f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f9c:	e7f0      	b.n	8002f80 <prvIdleTask+0x8>
 8002f9e:	bf00      	nop
 8002fa0:	2000073c 	.word	0x2000073c
 8002fa4:	e000ed04 	.word	0xe000ed04

08002fa8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002fae:	2300      	movs	r3, #0
 8002fb0:	607b      	str	r3, [r7, #4]
 8002fb2:	e00c      	b.n	8002fce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	4a12      	ldr	r2, [pc, #72]	@ (8003008 <prvInitialiseTaskLists+0x60>)
 8002fc0:	4413      	add	r3, r2
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7fe fcd6 	bl	8001974 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	607b      	str	r3, [r7, #4]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2b37      	cmp	r3, #55	@ 0x37
 8002fd2:	d9ef      	bls.n	8002fb4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002fd4:	480d      	ldr	r0, [pc, #52]	@ (800300c <prvInitialiseTaskLists+0x64>)
 8002fd6:	f7fe fccd 	bl	8001974 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002fda:	480d      	ldr	r0, [pc, #52]	@ (8003010 <prvInitialiseTaskLists+0x68>)
 8002fdc:	f7fe fcca 	bl	8001974 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002fe0:	480c      	ldr	r0, [pc, #48]	@ (8003014 <prvInitialiseTaskLists+0x6c>)
 8002fe2:	f7fe fcc7 	bl	8001974 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002fe6:	480c      	ldr	r0, [pc, #48]	@ (8003018 <prvInitialiseTaskLists+0x70>)
 8002fe8:	f7fe fcc4 	bl	8001974 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002fec:	480b      	ldr	r0, [pc, #44]	@ (800301c <prvInitialiseTaskLists+0x74>)
 8002fee:	f7fe fcc1 	bl	8001974 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <prvInitialiseTaskLists+0x78>)
 8002ff4:	4a05      	ldr	r2, [pc, #20]	@ (800300c <prvInitialiseTaskLists+0x64>)
 8002ff6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8003024 <prvInitialiseTaskLists+0x7c>)
 8002ffa:	4a05      	ldr	r2, [pc, #20]	@ (8003010 <prvInitialiseTaskLists+0x68>)
 8002ffc:	601a      	str	r2, [r3, #0]
}
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	2000073c 	.word	0x2000073c
 800300c:	20000b9c 	.word	0x20000b9c
 8003010:	20000bb0 	.word	0x20000bb0
 8003014:	20000bcc 	.word	0x20000bcc
 8003018:	20000be0 	.word	0x20000be0
 800301c:	20000bf8 	.word	0x20000bf8
 8003020:	20000bc4 	.word	0x20000bc4
 8003024:	20000bc8 	.word	0x20000bc8

08003028 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800302e:	e019      	b.n	8003064 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003030:	f000 fde2 	bl	8003bf8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003034:	4b10      	ldr	r3, [pc, #64]	@ (8003078 <prvCheckTasksWaitingTermination+0x50>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3304      	adds	r3, #4
 8003040:	4618      	mov	r0, r3
 8003042:	f7fe fd21 	bl	8001a88 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003046:	4b0d      	ldr	r3, [pc, #52]	@ (800307c <prvCheckTasksWaitingTermination+0x54>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	3b01      	subs	r3, #1
 800304c:	4a0b      	ldr	r2, [pc, #44]	@ (800307c <prvCheckTasksWaitingTermination+0x54>)
 800304e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003050:	4b0b      	ldr	r3, [pc, #44]	@ (8003080 <prvCheckTasksWaitingTermination+0x58>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	3b01      	subs	r3, #1
 8003056:	4a0a      	ldr	r2, [pc, #40]	@ (8003080 <prvCheckTasksWaitingTermination+0x58>)
 8003058:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800305a:	f000 fdff 	bl	8003c5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 f810 	bl	8003084 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003064:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <prvCheckTasksWaitingTermination+0x58>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1e1      	bne.n	8003030 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800306c:	bf00      	nop
 800306e:	bf00      	nop
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	20000be0 	.word	0x20000be0
 800307c:	20000c0c 	.word	0x20000c0c
 8003080:	20000bf4 	.word	0x20000bf4

08003084 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003092:	2b00      	cmp	r3, #0
 8003094:	d108      	bne.n	80030a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309a:	4618      	mov	r0, r3
 800309c:	f000 ff9c 	bl	8003fd8 <vPortFree>
				vPortFree( pxTCB );
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f000 ff99 	bl	8003fd8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80030a6:	e019      	b.n	80030dc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d103      	bne.n	80030ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 ff90 	bl	8003fd8 <vPortFree>
	}
 80030b8:	e010      	b.n	80030dc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d00b      	beq.n	80030dc <prvDeleteTCB+0x58>
	__asm volatile
 80030c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c8:	f383 8811 	msr	BASEPRI, r3
 80030cc:	f3bf 8f6f 	isb	sy
 80030d0:	f3bf 8f4f 	dsb	sy
 80030d4:	60fb      	str	r3, [r7, #12]
}
 80030d6:	bf00      	nop
 80030d8:	bf00      	nop
 80030da:	e7fd      	b.n	80030d8 <prvDeleteTCB+0x54>
	}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030ea:	4b0c      	ldr	r3, [pc, #48]	@ (800311c <prvResetNextTaskUnblockTime+0x38>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d104      	bne.n	80030fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80030f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003120 <prvResetNextTaskUnblockTime+0x3c>)
 80030f6:	f04f 32ff 	mov.w	r2, #4294967295
 80030fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80030fc:	e008      	b.n	8003110 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030fe:	4b07      	ldr	r3, [pc, #28]	@ (800311c <prvResetNextTaskUnblockTime+0x38>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	4a04      	ldr	r2, [pc, #16]	@ (8003120 <prvResetNextTaskUnblockTime+0x3c>)
 800310e:	6013      	str	r3, [r2, #0]
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	20000bc4 	.word	0x20000bc4
 8003120:	20000c2c 	.word	0x20000c2c

08003124 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800312a:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <xTaskGetSchedulerState+0x34>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d102      	bne.n	8003138 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003132:	2301      	movs	r3, #1
 8003134:	607b      	str	r3, [r7, #4]
 8003136:	e008      	b.n	800314a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003138:	4b08      	ldr	r3, [pc, #32]	@ (800315c <xTaskGetSchedulerState+0x38>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d102      	bne.n	8003146 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003140:	2302      	movs	r3, #2
 8003142:	607b      	str	r3, [r7, #4]
 8003144:	e001      	b.n	800314a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003146:	2300      	movs	r3, #0
 8003148:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800314a:	687b      	ldr	r3, [r7, #4]
	}
 800314c:	4618      	mov	r0, r3
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	20000c18 	.word	0x20000c18
 800315c:	20000c34 	.word	0x20000c34

08003160 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800316c:	2300      	movs	r3, #0
 800316e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d058      	beq.n	8003228 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003176:	4b2f      	ldr	r3, [pc, #188]	@ (8003234 <xTaskPriorityDisinherit+0xd4>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	429a      	cmp	r2, r3
 800317e:	d00b      	beq.n	8003198 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003184:	f383 8811 	msr	BASEPRI, r3
 8003188:	f3bf 8f6f 	isb	sy
 800318c:	f3bf 8f4f 	dsb	sy
 8003190:	60fb      	str	r3, [r7, #12]
}
 8003192:	bf00      	nop
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10b      	bne.n	80031b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80031a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a4:	f383 8811 	msr	BASEPRI, r3
 80031a8:	f3bf 8f6f 	isb	sy
 80031ac:	f3bf 8f4f 	dsb	sy
 80031b0:	60bb      	str	r3, [r7, #8]
}
 80031b2:	bf00      	nop
 80031b4:	bf00      	nop
 80031b6:	e7fd      	b.n	80031b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031bc:	1e5a      	subs	r2, r3, #1
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d02c      	beq.n	8003228 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d128      	bne.n	8003228 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	3304      	adds	r3, #4
 80031da:	4618      	mov	r0, r3
 80031dc:	f7fe fc54 	bl	8001a88 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003238 <xTaskPriorityDisinherit+0xd8>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d903      	bls.n	8003208 <xTaskPriorityDisinherit+0xa8>
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003204:	4a0c      	ldr	r2, [pc, #48]	@ (8003238 <xTaskPriorityDisinherit+0xd8>)
 8003206:	6013      	str	r3, [r2, #0]
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800320c:	4613      	mov	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4a09      	ldr	r2, [pc, #36]	@ (800323c <xTaskPriorityDisinherit+0xdc>)
 8003216:	441a      	add	r2, r3
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	3304      	adds	r3, #4
 800321c:	4619      	mov	r1, r3
 800321e:	4610      	mov	r0, r2
 8003220:	f7fe fbd5 	bl	80019ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003224:	2301      	movs	r3, #1
 8003226:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003228:	697b      	ldr	r3, [r7, #20]
	}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	20000738 	.word	0x20000738
 8003238:	20000c14 	.word	0x20000c14
 800323c:	2000073c 	.word	0x2000073c

08003240 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800324a:	4b21      	ldr	r3, [pc, #132]	@ (80032d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003250:	4b20      	ldr	r3, [pc, #128]	@ (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	3304      	adds	r3, #4
 8003256:	4618      	mov	r0, r3
 8003258:	f7fe fc16 	bl	8001a88 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003262:	d10a      	bne.n	800327a <prvAddCurrentTaskToDelayedList+0x3a>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d007      	beq.n	800327a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800326a:	4b1a      	ldr	r3, [pc, #104]	@ (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	3304      	adds	r3, #4
 8003270:	4619      	mov	r1, r3
 8003272:	4819      	ldr	r0, [pc, #100]	@ (80032d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003274:	f7fe fbab 	bl	80019ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003278:	e026      	b.n	80032c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4413      	add	r3, r2
 8003280:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003282:	4b14      	ldr	r3, [pc, #80]	@ (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800328a:	68ba      	ldr	r2, [r7, #8]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	429a      	cmp	r2, r3
 8003290:	d209      	bcs.n	80032a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003292:	4b12      	ldr	r3, [pc, #72]	@ (80032dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	4b0f      	ldr	r3, [pc, #60]	@ (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	3304      	adds	r3, #4
 800329c:	4619      	mov	r1, r3
 800329e:	4610      	mov	r0, r2
 80032a0:	f7fe fbb9 	bl	8001a16 <vListInsert>
}
 80032a4:	e010      	b.n	80032c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032a6:	4b0e      	ldr	r3, [pc, #56]	@ (80032e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	4b0a      	ldr	r3, [pc, #40]	@ (80032d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	3304      	adds	r3, #4
 80032b0:	4619      	mov	r1, r3
 80032b2:	4610      	mov	r0, r2
 80032b4:	f7fe fbaf 	bl	8001a16 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80032b8:	4b0a      	ldr	r3, [pc, #40]	@ (80032e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d202      	bcs.n	80032c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80032c2:	4a08      	ldr	r2, [pc, #32]	@ (80032e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	6013      	str	r3, [r2, #0]
}
 80032c8:	bf00      	nop
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000c10 	.word	0x20000c10
 80032d4:	20000738 	.word	0x20000738
 80032d8:	20000bf8 	.word	0x20000bf8
 80032dc:	20000bc8 	.word	0x20000bc8
 80032e0:	20000bc4 	.word	0x20000bc4
 80032e4:	20000c2c 	.word	0x20000c2c

080032e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08a      	sub	sp, #40	@ 0x28
 80032ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80032f2:	f000 fb13 	bl	800391c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80032f6:	4b1d      	ldr	r3, [pc, #116]	@ (800336c <xTimerCreateTimerTask+0x84>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d021      	beq.n	8003342 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003302:	2300      	movs	r3, #0
 8003304:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003306:	1d3a      	adds	r2, r7, #4
 8003308:	f107 0108 	add.w	r1, r7, #8
 800330c:	f107 030c 	add.w	r3, r7, #12
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe fb15 	bl	8001940 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003316:	6879      	ldr	r1, [r7, #4]
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	9202      	str	r2, [sp, #8]
 800331e:	9301      	str	r3, [sp, #4]
 8003320:	2302      	movs	r3, #2
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2300      	movs	r3, #0
 8003326:	460a      	mov	r2, r1
 8003328:	4911      	ldr	r1, [pc, #68]	@ (8003370 <xTimerCreateTimerTask+0x88>)
 800332a:	4812      	ldr	r0, [pc, #72]	@ (8003374 <xTimerCreateTimerTask+0x8c>)
 800332c:	f7ff f8d0 	bl	80024d0 <xTaskCreateStatic>
 8003330:	4603      	mov	r3, r0
 8003332:	4a11      	ldr	r2, [pc, #68]	@ (8003378 <xTimerCreateTimerTask+0x90>)
 8003334:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003336:	4b10      	ldr	r3, [pc, #64]	@ (8003378 <xTimerCreateTimerTask+0x90>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800333e:	2301      	movs	r3, #1
 8003340:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10b      	bne.n	8003360 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	613b      	str	r3, [r7, #16]
}
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003360:	697b      	ldr	r3, [r7, #20]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000c68 	.word	0x20000c68
 8003370:	080042d8 	.word	0x080042d8
 8003374:	080034b5 	.word	0x080034b5
 8003378:	20000c6c 	.word	0x20000c6c

0800337c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b08a      	sub	sp, #40	@ 0x28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
 8003388:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800338a:	2300      	movs	r3, #0
 800338c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10b      	bne.n	80033ac <xTimerGenericCommand+0x30>
	__asm volatile
 8003394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003398:	f383 8811 	msr	BASEPRI, r3
 800339c:	f3bf 8f6f 	isb	sy
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	623b      	str	r3, [r7, #32]
}
 80033a6:	bf00      	nop
 80033a8:	bf00      	nop
 80033aa:	e7fd      	b.n	80033a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80033ac:	4b19      	ldr	r3, [pc, #100]	@ (8003414 <xTimerGenericCommand+0x98>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d02a      	beq.n	800340a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2b05      	cmp	r3, #5
 80033c4:	dc18      	bgt.n	80033f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80033c6:	f7ff fead 	bl	8003124 <xTaskGetSchedulerState>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d109      	bne.n	80033e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80033d0:	4b10      	ldr	r3, [pc, #64]	@ (8003414 <xTimerGenericCommand+0x98>)
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	f107 0110 	add.w	r1, r7, #16
 80033d8:	2300      	movs	r3, #0
 80033da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033dc:	f7fe fc88 	bl	8001cf0 <xQueueGenericSend>
 80033e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80033e2:	e012      	b.n	800340a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80033e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003414 <xTimerGenericCommand+0x98>)
 80033e6:	6818      	ldr	r0, [r3, #0]
 80033e8:	f107 0110 	add.w	r1, r7, #16
 80033ec:	2300      	movs	r3, #0
 80033ee:	2200      	movs	r2, #0
 80033f0:	f7fe fc7e 	bl	8001cf0 <xQueueGenericSend>
 80033f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80033f6:	e008      	b.n	800340a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80033f8:	4b06      	ldr	r3, [pc, #24]	@ (8003414 <xTimerGenericCommand+0x98>)
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	f107 0110 	add.w	r1, r7, #16
 8003400:	2300      	movs	r3, #0
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	f7fe fd76 	bl	8001ef4 <xQueueGenericSendFromISR>
 8003408:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800340c:	4618      	mov	r0, r3
 800340e:	3728      	adds	r7, #40	@ 0x28
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20000c68 	.word	0x20000c68

08003418 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af02      	add	r7, sp, #8
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003422:	4b23      	ldr	r3, [pc, #140]	@ (80034b0 <prvProcessExpiredTimer+0x98>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	3304      	adds	r3, #4
 8003430:	4618      	mov	r0, r3
 8003432:	f7fe fb29 	bl	8001a88 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800343c:	f003 0304 	and.w	r3, r3, #4
 8003440:	2b00      	cmp	r3, #0
 8003442:	d023      	beq.n	800348c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	699a      	ldr	r2, [r3, #24]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	18d1      	adds	r1, r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	6978      	ldr	r0, [r7, #20]
 8003452:	f000 f8d5 	bl	8003600 <prvInsertTimerInActiveList>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d020      	beq.n	800349e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800345c:	2300      	movs	r3, #0
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	2300      	movs	r3, #0
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	2100      	movs	r1, #0
 8003466:	6978      	ldr	r0, [r7, #20]
 8003468:	f7ff ff88 	bl	800337c <xTimerGenericCommand>
 800346c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d114      	bne.n	800349e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003478:	f383 8811 	msr	BASEPRI, r3
 800347c:	f3bf 8f6f 	isb	sy
 8003480:	f3bf 8f4f 	dsb	sy
 8003484:	60fb      	str	r3, [r7, #12]
}
 8003486:	bf00      	nop
 8003488:	bf00      	nop
 800348a:	e7fd      	b.n	8003488 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003492:	f023 0301 	bic.w	r3, r3, #1
 8003496:	b2da      	uxtb	r2, r3
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	6978      	ldr	r0, [r7, #20]
 80034a4:	4798      	blx	r3
}
 80034a6:	bf00      	nop
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000c60 	.word	0x20000c60

080034b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034bc:	f107 0308 	add.w	r3, r7, #8
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 f859 	bl	8003578 <prvGetNextExpireTime>
 80034c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4619      	mov	r1, r3
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 f805 	bl	80034dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80034d2:	f000 f8d7 	bl	8003684 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034d6:	bf00      	nop
 80034d8:	e7f0      	b.n	80034bc <prvTimerTask+0x8>
	...

080034dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80034e6:	f7ff fa37 	bl	8002958 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034ea:	f107 0308 	add.w	r3, r7, #8
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 f866 	bl	80035c0 <prvSampleTimeNow>
 80034f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d130      	bne.n	800355e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10a      	bne.n	8003518 <prvProcessTimerOrBlockTask+0x3c>
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	429a      	cmp	r2, r3
 8003508:	d806      	bhi.n	8003518 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800350a:	f7ff fa33 	bl	8002974 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800350e:	68f9      	ldr	r1, [r7, #12]
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f7ff ff81 	bl	8003418 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003516:	e024      	b.n	8003562 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d008      	beq.n	8003530 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800351e:	4b13      	ldr	r3, [pc, #76]	@ (800356c <prvProcessTimerOrBlockTask+0x90>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <prvProcessTimerOrBlockTask+0x50>
 8003528:	2301      	movs	r3, #1
 800352a:	e000      	b.n	800352e <prvProcessTimerOrBlockTask+0x52>
 800352c:	2300      	movs	r3, #0
 800352e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003530:	4b0f      	ldr	r3, [pc, #60]	@ (8003570 <prvProcessTimerOrBlockTask+0x94>)
 8003532:	6818      	ldr	r0, [r3, #0]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	4619      	mov	r1, r3
 800353e:	f7fe ff93 	bl	8002468 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003542:	f7ff fa17 	bl	8002974 <xTaskResumeAll>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10a      	bne.n	8003562 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800354c:	4b09      	ldr	r3, [pc, #36]	@ (8003574 <prvProcessTimerOrBlockTask+0x98>)
 800354e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	f3bf 8f4f 	dsb	sy
 8003558:	f3bf 8f6f 	isb	sy
}
 800355c:	e001      	b.n	8003562 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800355e:	f7ff fa09 	bl	8002974 <xTaskResumeAll>
}
 8003562:	bf00      	nop
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20000c64 	.word	0x20000c64
 8003570:	20000c68 	.word	0x20000c68
 8003574:	e000ed04 	.word	0xe000ed04

08003578 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003580:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <prvGetNextExpireTime+0x44>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d101      	bne.n	800358e <prvGetNextExpireTime+0x16>
 800358a:	2201      	movs	r2, #1
 800358c:	e000      	b.n	8003590 <prvGetNextExpireTime+0x18>
 800358e:	2200      	movs	r2, #0
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d105      	bne.n	80035a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800359c:	4b07      	ldr	r3, [pc, #28]	@ (80035bc <prvGetNextExpireTime+0x44>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	e001      	b.n	80035ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80035ac:	68fb      	ldr	r3, [r7, #12]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3714      	adds	r7, #20
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	20000c60 	.word	0x20000c60

080035c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80035c8:	f7ff fa72 	bl	8002ab0 <xTaskGetTickCount>
 80035cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80035ce:	4b0b      	ldr	r3, [pc, #44]	@ (80035fc <prvSampleTimeNow+0x3c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d205      	bcs.n	80035e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80035d8:	f000 f93a 	bl	8003850 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	601a      	str	r2, [r3, #0]
 80035e2:	e002      	b.n	80035ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80035ea:	4a04      	ldr	r2, [pc, #16]	@ (80035fc <prvSampleTimeNow+0x3c>)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80035f0:	68fb      	ldr	r3, [r7, #12]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000c70 	.word	0x20000c70

08003600 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
 800360c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800360e:	2300      	movs	r3, #0
 8003610:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	68ba      	ldr	r2, [r7, #8]
 8003616:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	68fa      	ldr	r2, [r7, #12]
 800361c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	429a      	cmp	r2, r3
 8003624:	d812      	bhi.n	800364c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	1ad2      	subs	r2, r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	429a      	cmp	r2, r3
 8003632:	d302      	bcc.n	800363a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003634:	2301      	movs	r3, #1
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	e01b      	b.n	8003672 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800363a:	4b10      	ldr	r3, [pc, #64]	@ (800367c <prvInsertTimerInActiveList+0x7c>)
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	3304      	adds	r3, #4
 8003642:	4619      	mov	r1, r3
 8003644:	4610      	mov	r0, r2
 8003646:	f7fe f9e6 	bl	8001a16 <vListInsert>
 800364a:	e012      	b.n	8003672 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d206      	bcs.n	8003662 <prvInsertTimerInActiveList+0x62>
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	429a      	cmp	r2, r3
 800365a:	d302      	bcc.n	8003662 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800365c:	2301      	movs	r3, #1
 800365e:	617b      	str	r3, [r7, #20]
 8003660:	e007      	b.n	8003672 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003662:	4b07      	ldr	r3, [pc, #28]	@ (8003680 <prvInsertTimerInActiveList+0x80>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	3304      	adds	r3, #4
 800366a:	4619      	mov	r1, r3
 800366c:	4610      	mov	r0, r2
 800366e:	f7fe f9d2 	bl	8001a16 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003672:	697b      	ldr	r3, [r7, #20]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3718      	adds	r7, #24
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20000c64 	.word	0x20000c64
 8003680:	20000c60 	.word	0x20000c60

08003684 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08e      	sub	sp, #56	@ 0x38
 8003688:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800368a:	e0ce      	b.n	800382a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	da19      	bge.n	80036c6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003692:	1d3b      	adds	r3, r7, #4
 8003694:	3304      	adds	r3, #4
 8003696:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10b      	bne.n	80036b6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800369e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036a2:	f383 8811 	msr	BASEPRI, r3
 80036a6:	f3bf 8f6f 	isb	sy
 80036aa:	f3bf 8f4f 	dsb	sy
 80036ae:	61fb      	str	r3, [r7, #28]
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	e7fd      	b.n	80036b2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80036b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036bc:	6850      	ldr	r0, [r2, #4]
 80036be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036c0:	6892      	ldr	r2, [r2, #8]
 80036c2:	4611      	mov	r1, r2
 80036c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f2c0 80ae 	blt.w	800382a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80036d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80036da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036dc:	3304      	adds	r3, #4
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fe f9d2 	bl	8001a88 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036e4:	463b      	mov	r3, r7
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff ff6a 	bl	80035c0 <prvSampleTimeNow>
 80036ec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b09      	cmp	r3, #9
 80036f2:	f200 8097 	bhi.w	8003824 <prvProcessReceivedCommands+0x1a0>
 80036f6:	a201      	add	r2, pc, #4	@ (adr r2, 80036fc <prvProcessReceivedCommands+0x78>)
 80036f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fc:	08003725 	.word	0x08003725
 8003700:	08003725 	.word	0x08003725
 8003704:	08003725 	.word	0x08003725
 8003708:	0800379b 	.word	0x0800379b
 800370c:	080037af 	.word	0x080037af
 8003710:	080037fb 	.word	0x080037fb
 8003714:	08003725 	.word	0x08003725
 8003718:	08003725 	.word	0x08003725
 800371c:	0800379b 	.word	0x0800379b
 8003720:	080037af 	.word	0x080037af
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003726:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	b2da      	uxtb	r2, r3
 8003730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003732:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003736:	68ba      	ldr	r2, [r7, #8]
 8003738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	18d1      	adds	r1, r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003742:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003744:	f7ff ff5c 	bl	8003600 <prvInsertTimerInActiveList>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d06c      	beq.n	8003828 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800374e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003750:	6a1b      	ldr	r3, [r3, #32]
 8003752:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003754:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003758:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	d061      	beq.n	8003828 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	441a      	add	r2, r3
 800376c:	2300      	movs	r3, #0
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	2300      	movs	r3, #0
 8003772:	2100      	movs	r1, #0
 8003774:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003776:	f7ff fe01 	bl	800337c <xTimerGenericCommand>
 800377a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d152      	bne.n	8003828 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8003782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003786:	f383 8811 	msr	BASEPRI, r3
 800378a:	f3bf 8f6f 	isb	sy
 800378e:	f3bf 8f4f 	dsb	sy
 8003792:	61bb      	str	r3, [r7, #24]
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop
 8003798:	e7fd      	b.n	8003796 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800379a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037a0:	f023 0301 	bic.w	r3, r3, #1
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80037ac:	e03d      	b.n	800382a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80037ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80037c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10b      	bne.n	80037e6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80037ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d2:	f383 8811 	msr	BASEPRI, r3
 80037d6:	f3bf 8f6f 	isb	sy
 80037da:	f3bf 8f4f 	dsb	sy
 80037de:	617b      	str	r3, [r7, #20]
}
 80037e0:	bf00      	nop
 80037e2:	bf00      	nop
 80037e4:	e7fd      	b.n	80037e2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80037e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037e8:	699a      	ldr	r2, [r3, #24]
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	18d1      	adds	r1, r2, r3
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037f4:	f7ff ff04 	bl	8003600 <prvInsertTimerInActiveList>
					break;
 80037f8:	e017      	b.n	800382a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80037fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d103      	bne.n	8003810 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8003808:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800380a:	f000 fbe5 	bl	8003fd8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800380e:	e00c      	b.n	800382a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003812:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003816:	f023 0301 	bic.w	r3, r3, #1
 800381a:	b2da      	uxtb	r2, r3
 800381c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800381e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003822:	e002      	b.n	800382a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8003824:	bf00      	nop
 8003826:	e000      	b.n	800382a <prvProcessReceivedCommands+0x1a6>
					break;
 8003828:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800382a:	4b08      	ldr	r3, [pc, #32]	@ (800384c <prvProcessReceivedCommands+0x1c8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	1d39      	adds	r1, r7, #4
 8003830:	2200      	movs	r2, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe fbfc 	bl	8002030 <xQueueReceive>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	f47f af26 	bne.w	800368c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003840:	bf00      	nop
 8003842:	bf00      	nop
 8003844:	3730      	adds	r7, #48	@ 0x30
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20000c68 	.word	0x20000c68

08003850 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003856:	e049      	b.n	80038ec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003858:	4b2e      	ldr	r3, [pc, #184]	@ (8003914 <prvSwitchTimerLists+0xc4>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003862:	4b2c      	ldr	r3, [pc, #176]	@ (8003914 <prvSwitchTimerLists+0xc4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	3304      	adds	r3, #4
 8003870:	4618      	mov	r0, r3
 8003872:	f7fe f909 	bl	8001a88 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b00      	cmp	r3, #0
 800388a:	d02f      	beq.n	80038ec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4413      	add	r3, r2
 8003894:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003896:	68ba      	ldr	r2, [r7, #8]
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	429a      	cmp	r2, r3
 800389c:	d90e      	bls.n	80038bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80038aa:	4b1a      	ldr	r3, [pc, #104]	@ (8003914 <prvSwitchTimerLists+0xc4>)
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	3304      	adds	r3, #4
 80038b2:	4619      	mov	r1, r3
 80038b4:	4610      	mov	r0, r2
 80038b6:	f7fe f8ae 	bl	8001a16 <vListInsert>
 80038ba:	e017      	b.n	80038ec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80038bc:	2300      	movs	r3, #0
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	2300      	movs	r3, #0
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	2100      	movs	r1, #0
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f7ff fd58 	bl	800337c <xTimerGenericCommand>
 80038cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10b      	bne.n	80038ec <prvSwitchTimerLists+0x9c>
	__asm volatile
 80038d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d8:	f383 8811 	msr	BASEPRI, r3
 80038dc:	f3bf 8f6f 	isb	sy
 80038e0:	f3bf 8f4f 	dsb	sy
 80038e4:	603b      	str	r3, [r7, #0]
}
 80038e6:	bf00      	nop
 80038e8:	bf00      	nop
 80038ea:	e7fd      	b.n	80038e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80038ec:	4b09      	ldr	r3, [pc, #36]	@ (8003914 <prvSwitchTimerLists+0xc4>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1b0      	bne.n	8003858 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80038f6:	4b07      	ldr	r3, [pc, #28]	@ (8003914 <prvSwitchTimerLists+0xc4>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80038fc:	4b06      	ldr	r3, [pc, #24]	@ (8003918 <prvSwitchTimerLists+0xc8>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a04      	ldr	r2, [pc, #16]	@ (8003914 <prvSwitchTimerLists+0xc4>)
 8003902:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003904:	4a04      	ldr	r2, [pc, #16]	@ (8003918 <prvSwitchTimerLists+0xc8>)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	6013      	str	r3, [r2, #0]
}
 800390a:	bf00      	nop
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000c60 	.word	0x20000c60
 8003918:	20000c64 	.word	0x20000c64

0800391c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003922:	f000 f969 	bl	8003bf8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003926:	4b15      	ldr	r3, [pc, #84]	@ (800397c <prvCheckForValidListAndQueue+0x60>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d120      	bne.n	8003970 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800392e:	4814      	ldr	r0, [pc, #80]	@ (8003980 <prvCheckForValidListAndQueue+0x64>)
 8003930:	f7fe f820 	bl	8001974 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003934:	4813      	ldr	r0, [pc, #76]	@ (8003984 <prvCheckForValidListAndQueue+0x68>)
 8003936:	f7fe f81d 	bl	8001974 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800393a:	4b13      	ldr	r3, [pc, #76]	@ (8003988 <prvCheckForValidListAndQueue+0x6c>)
 800393c:	4a10      	ldr	r2, [pc, #64]	@ (8003980 <prvCheckForValidListAndQueue+0x64>)
 800393e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003940:	4b12      	ldr	r3, [pc, #72]	@ (800398c <prvCheckForValidListAndQueue+0x70>)
 8003942:	4a10      	ldr	r2, [pc, #64]	@ (8003984 <prvCheckForValidListAndQueue+0x68>)
 8003944:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003946:	2300      	movs	r3, #0
 8003948:	9300      	str	r3, [sp, #0]
 800394a:	4b11      	ldr	r3, [pc, #68]	@ (8003990 <prvCheckForValidListAndQueue+0x74>)
 800394c:	4a11      	ldr	r2, [pc, #68]	@ (8003994 <prvCheckForValidListAndQueue+0x78>)
 800394e:	2110      	movs	r1, #16
 8003950:	200a      	movs	r0, #10
 8003952:	f7fe f92d 	bl	8001bb0 <xQueueGenericCreateStatic>
 8003956:	4603      	mov	r3, r0
 8003958:	4a08      	ldr	r2, [pc, #32]	@ (800397c <prvCheckForValidListAndQueue+0x60>)
 800395a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800395c:	4b07      	ldr	r3, [pc, #28]	@ (800397c <prvCheckForValidListAndQueue+0x60>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d005      	beq.n	8003970 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003964:	4b05      	ldr	r3, [pc, #20]	@ (800397c <prvCheckForValidListAndQueue+0x60>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	490b      	ldr	r1, [pc, #44]	@ (8003998 <prvCheckForValidListAndQueue+0x7c>)
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fd52 	bl	8002414 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003970:	f000 f974 	bl	8003c5c <vPortExitCritical>
}
 8003974:	bf00      	nop
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20000c68 	.word	0x20000c68
 8003980:	20000c38 	.word	0x20000c38
 8003984:	20000c4c 	.word	0x20000c4c
 8003988:	20000c60 	.word	0x20000c60
 800398c:	20000c64 	.word	0x20000c64
 8003990:	20000d14 	.word	0x20000d14
 8003994:	20000c74 	.word	0x20000c74
 8003998:	080042e0 	.word	0x080042e0

0800399c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	3b04      	subs	r3, #4
 80039ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80039b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	3b04      	subs	r3, #4
 80039ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	f023 0201 	bic.w	r2, r3, #1
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	3b04      	subs	r3, #4
 80039ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80039cc:	4a0c      	ldr	r2, [pc, #48]	@ (8003a00 <pxPortInitialiseStack+0x64>)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3b14      	subs	r3, #20
 80039d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	3b04      	subs	r3, #4
 80039e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f06f 0202 	mvn.w	r2, #2
 80039ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	3b20      	subs	r3, #32
 80039f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80039f2:	68fb      	ldr	r3, [r7, #12]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	08003a05 	.word	0x08003a05

08003a04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003a0e:	4b13      	ldr	r3, [pc, #76]	@ (8003a5c <prvTaskExitError+0x58>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a16:	d00b      	beq.n	8003a30 <prvTaskExitError+0x2c>
	__asm volatile
 8003a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a1c:	f383 8811 	msr	BASEPRI, r3
 8003a20:	f3bf 8f6f 	isb	sy
 8003a24:	f3bf 8f4f 	dsb	sy
 8003a28:	60fb      	str	r3, [r7, #12]
}
 8003a2a:	bf00      	nop
 8003a2c:	bf00      	nop
 8003a2e:	e7fd      	b.n	8003a2c <prvTaskExitError+0x28>
	__asm volatile
 8003a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a34:	f383 8811 	msr	BASEPRI, r3
 8003a38:	f3bf 8f6f 	isb	sy
 8003a3c:	f3bf 8f4f 	dsb	sy
 8003a40:	60bb      	str	r3, [r7, #8]
}
 8003a42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003a44:	bf00      	nop
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0fc      	beq.n	8003a46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003a4c:	bf00      	nop
 8003a4e:	bf00      	nop
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	2000000c 	.word	0x2000000c

08003a60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003a60:	4b07      	ldr	r3, [pc, #28]	@ (8003a80 <pxCurrentTCBConst2>)
 8003a62:	6819      	ldr	r1, [r3, #0]
 8003a64:	6808      	ldr	r0, [r1, #0]
 8003a66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a6a:	f380 8809 	msr	PSP, r0
 8003a6e:	f3bf 8f6f 	isb	sy
 8003a72:	f04f 0000 	mov.w	r0, #0
 8003a76:	f380 8811 	msr	BASEPRI, r0
 8003a7a:	4770      	bx	lr
 8003a7c:	f3af 8000 	nop.w

08003a80 <pxCurrentTCBConst2>:
 8003a80:	20000738 	.word	0x20000738
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop

08003a88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003a88:	4808      	ldr	r0, [pc, #32]	@ (8003aac <prvPortStartFirstTask+0x24>)
 8003a8a:	6800      	ldr	r0, [r0, #0]
 8003a8c:	6800      	ldr	r0, [r0, #0]
 8003a8e:	f380 8808 	msr	MSP, r0
 8003a92:	f04f 0000 	mov.w	r0, #0
 8003a96:	f380 8814 	msr	CONTROL, r0
 8003a9a:	b662      	cpsie	i
 8003a9c:	b661      	cpsie	f
 8003a9e:	f3bf 8f4f 	dsb	sy
 8003aa2:	f3bf 8f6f 	isb	sy
 8003aa6:	df00      	svc	0
 8003aa8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003aaa:	bf00      	nop
 8003aac:	e000ed08 	.word	0xe000ed08

08003ab0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003ab6:	4b47      	ldr	r3, [pc, #284]	@ (8003bd4 <xPortStartScheduler+0x124>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a47      	ldr	r2, [pc, #284]	@ (8003bd8 <xPortStartScheduler+0x128>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d10b      	bne.n	8003ad8 <xPortStartScheduler+0x28>
	__asm volatile
 8003ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac4:	f383 8811 	msr	BASEPRI, r3
 8003ac8:	f3bf 8f6f 	isb	sy
 8003acc:	f3bf 8f4f 	dsb	sy
 8003ad0:	613b      	str	r3, [r7, #16]
}
 8003ad2:	bf00      	nop
 8003ad4:	bf00      	nop
 8003ad6:	e7fd      	b.n	8003ad4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8003bd4 <xPortStartScheduler+0x124>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a3f      	ldr	r2, [pc, #252]	@ (8003bdc <xPortStartScheduler+0x12c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d10b      	bne.n	8003afa <xPortStartScheduler+0x4a>
	__asm volatile
 8003ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae6:	f383 8811 	msr	BASEPRI, r3
 8003aea:	f3bf 8f6f 	isb	sy
 8003aee:	f3bf 8f4f 	dsb	sy
 8003af2:	60fb      	str	r3, [r7, #12]
}
 8003af4:	bf00      	nop
 8003af6:	bf00      	nop
 8003af8:	e7fd      	b.n	8003af6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003afa:	4b39      	ldr	r3, [pc, #228]	@ (8003be0 <xPortStartScheduler+0x130>)
 8003afc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	22ff      	movs	r2, #255	@ 0xff
 8003b0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003b14:	78fb      	ldrb	r3, [r7, #3]
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003b1c:	b2da      	uxtb	r2, r3
 8003b1e:	4b31      	ldr	r3, [pc, #196]	@ (8003be4 <xPortStartScheduler+0x134>)
 8003b20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003b22:	4b31      	ldr	r3, [pc, #196]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b24:	2207      	movs	r2, #7
 8003b26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b28:	e009      	b.n	8003b3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003b2a:	4b2f      	ldr	r3, [pc, #188]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	4a2d      	ldr	r2, [pc, #180]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003b34:	78fb      	ldrb	r3, [r7, #3]
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b3e:	78fb      	ldrb	r3, [r7, #3]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b46:	2b80      	cmp	r3, #128	@ 0x80
 8003b48:	d0ef      	beq.n	8003b2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003b4a:	4b27      	ldr	r3, [pc, #156]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f1c3 0307 	rsb	r3, r3, #7
 8003b52:	2b04      	cmp	r3, #4
 8003b54:	d00b      	beq.n	8003b6e <xPortStartScheduler+0xbe>
	__asm volatile
 8003b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b5a:	f383 8811 	msr	BASEPRI, r3
 8003b5e:	f3bf 8f6f 	isb	sy
 8003b62:	f3bf 8f4f 	dsb	sy
 8003b66:	60bb      	str	r3, [r7, #8]
}
 8003b68:	bf00      	nop
 8003b6a:	bf00      	nop
 8003b6c:	e7fd      	b.n	8003b6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	021b      	lsls	r3, r3, #8
 8003b74:	4a1c      	ldr	r2, [pc, #112]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003b78:	4b1b      	ldr	r3, [pc, #108]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b80:	4a19      	ldr	r2, [pc, #100]	@ (8003be8 <xPortStartScheduler+0x138>)
 8003b82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003b8c:	4b17      	ldr	r3, [pc, #92]	@ (8003bec <xPortStartScheduler+0x13c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a16      	ldr	r2, [pc, #88]	@ (8003bec <xPortStartScheduler+0x13c>)
 8003b92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003b98:	4b14      	ldr	r3, [pc, #80]	@ (8003bec <xPortStartScheduler+0x13c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a13      	ldr	r2, [pc, #76]	@ (8003bec <xPortStartScheduler+0x13c>)
 8003b9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003ba2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003ba4:	f000 f8da 	bl	8003d5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003ba8:	4b11      	ldr	r3, [pc, #68]	@ (8003bf0 <xPortStartScheduler+0x140>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003bae:	f000 f8f9 	bl	8003da4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003bb2:	4b10      	ldr	r3, [pc, #64]	@ (8003bf4 <xPortStartScheduler+0x144>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8003bf4 <xPortStartScheduler+0x144>)
 8003bb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003bbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003bbe:	f7ff ff63 	bl	8003a88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003bc2:	f7ff f83f 	bl	8002c44 <vTaskSwitchContext>
	prvTaskExitError();
 8003bc6:	f7ff ff1d 	bl	8003a04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3718      	adds	r7, #24
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	e000ed00 	.word	0xe000ed00
 8003bd8:	410fc271 	.word	0x410fc271
 8003bdc:	410fc270 	.word	0x410fc270
 8003be0:	e000e400 	.word	0xe000e400
 8003be4:	20000d64 	.word	0x20000d64
 8003be8:	20000d68 	.word	0x20000d68
 8003bec:	e000ed20 	.word	0xe000ed20
 8003bf0:	2000000c 	.word	0x2000000c
 8003bf4:	e000ef34 	.word	0xe000ef34

08003bf8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8003bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c02:	f383 8811 	msr	BASEPRI, r3
 8003c06:	f3bf 8f6f 	isb	sy
 8003c0a:	f3bf 8f4f 	dsb	sy
 8003c0e:	607b      	str	r3, [r7, #4]
}
 8003c10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003c12:	4b10      	ldr	r3, [pc, #64]	@ (8003c54 <vPortEnterCritical+0x5c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	3301      	adds	r3, #1
 8003c18:	4a0e      	ldr	r2, [pc, #56]	@ (8003c54 <vPortEnterCritical+0x5c>)
 8003c1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003c54 <vPortEnterCritical+0x5c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d110      	bne.n	8003c46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003c24:	4b0c      	ldr	r3, [pc, #48]	@ (8003c58 <vPortEnterCritical+0x60>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00b      	beq.n	8003c46 <vPortEnterCritical+0x4e>
	__asm volatile
 8003c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c32:	f383 8811 	msr	BASEPRI, r3
 8003c36:	f3bf 8f6f 	isb	sy
 8003c3a:	f3bf 8f4f 	dsb	sy
 8003c3e:	603b      	str	r3, [r7, #0]
}
 8003c40:	bf00      	nop
 8003c42:	bf00      	nop
 8003c44:	e7fd      	b.n	8003c42 <vPortEnterCritical+0x4a>
	}
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	2000000c 	.word	0x2000000c
 8003c58:	e000ed04 	.word	0xe000ed04

08003c5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003c62:	4b12      	ldr	r3, [pc, #72]	@ (8003cac <vPortExitCritical+0x50>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10b      	bne.n	8003c82 <vPortExitCritical+0x26>
	__asm volatile
 8003c6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6e:	f383 8811 	msr	BASEPRI, r3
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	f3bf 8f4f 	dsb	sy
 8003c7a:	607b      	str	r3, [r7, #4]
}
 8003c7c:	bf00      	nop
 8003c7e:	bf00      	nop
 8003c80:	e7fd      	b.n	8003c7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003c82:	4b0a      	ldr	r3, [pc, #40]	@ (8003cac <vPortExitCritical+0x50>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	4a08      	ldr	r2, [pc, #32]	@ (8003cac <vPortExitCritical+0x50>)
 8003c8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c8c:	4b07      	ldr	r3, [pc, #28]	@ (8003cac <vPortExitCritical+0x50>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d105      	bne.n	8003ca0 <vPortExitCritical+0x44>
 8003c94:	2300      	movs	r3, #0
 8003c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	f383 8811 	msr	BASEPRI, r3
}
 8003c9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	2000000c 	.word	0x2000000c

08003cb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003cb0:	f3ef 8009 	mrs	r0, PSP
 8003cb4:	f3bf 8f6f 	isb	sy
 8003cb8:	4b15      	ldr	r3, [pc, #84]	@ (8003d10 <pxCurrentTCBConst>)
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	f01e 0f10 	tst.w	lr, #16
 8003cc0:	bf08      	it	eq
 8003cc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003cc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cca:	6010      	str	r0, [r2, #0]
 8003ccc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003cd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003cd4:	f380 8811 	msr	BASEPRI, r0
 8003cd8:	f3bf 8f4f 	dsb	sy
 8003cdc:	f3bf 8f6f 	isb	sy
 8003ce0:	f7fe ffb0 	bl	8002c44 <vTaskSwitchContext>
 8003ce4:	f04f 0000 	mov.w	r0, #0
 8003ce8:	f380 8811 	msr	BASEPRI, r0
 8003cec:	bc09      	pop	{r0, r3}
 8003cee:	6819      	ldr	r1, [r3, #0]
 8003cf0:	6808      	ldr	r0, [r1, #0]
 8003cf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cf6:	f01e 0f10 	tst.w	lr, #16
 8003cfa:	bf08      	it	eq
 8003cfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003d00:	f380 8809 	msr	PSP, r0
 8003d04:	f3bf 8f6f 	isb	sy
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	f3af 8000 	nop.w

08003d10 <pxCurrentTCBConst>:
 8003d10:	20000738 	.word	0x20000738
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop

08003d18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
	__asm volatile
 8003d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d22:	f383 8811 	msr	BASEPRI, r3
 8003d26:	f3bf 8f6f 	isb	sy
 8003d2a:	f3bf 8f4f 	dsb	sy
 8003d2e:	607b      	str	r3, [r7, #4]
}
 8003d30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003d32:	f7fe fecd 	bl	8002ad0 <xTaskIncrementTick>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d003      	beq.n	8003d44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003d3c:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <xPortSysTickHandler+0x40>)
 8003d3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	2300      	movs	r3, #0
 8003d46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	f383 8811 	msr	BASEPRI, r3
}
 8003d4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003d50:	bf00      	nop
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	e000ed04 	.word	0xe000ed04

08003d5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003d60:	4b0b      	ldr	r3, [pc, #44]	@ (8003d90 <vPortSetupTimerInterrupt+0x34>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003d66:	4b0b      	ldr	r3, [pc, #44]	@ (8003d94 <vPortSetupTimerInterrupt+0x38>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <vPortSetupTimerInterrupt+0x3c>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a0a      	ldr	r2, [pc, #40]	@ (8003d9c <vPortSetupTimerInterrupt+0x40>)
 8003d72:	fba2 2303 	umull	r2, r3, r2, r3
 8003d76:	099b      	lsrs	r3, r3, #6
 8003d78:	4a09      	ldr	r2, [pc, #36]	@ (8003da0 <vPortSetupTimerInterrupt+0x44>)
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003d7e:	4b04      	ldr	r3, [pc, #16]	@ (8003d90 <vPortSetupTimerInterrupt+0x34>)
 8003d80:	2207      	movs	r2, #7
 8003d82:	601a      	str	r2, [r3, #0]
}
 8003d84:	bf00      	nop
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	e000e010 	.word	0xe000e010
 8003d94:	e000e018 	.word	0xe000e018
 8003d98:	20000000 	.word	0x20000000
 8003d9c:	10624dd3 	.word	0x10624dd3
 8003da0:	e000e014 	.word	0xe000e014

08003da4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003da4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003db4 <vPortEnableVFP+0x10>
 8003da8:	6801      	ldr	r1, [r0, #0]
 8003daa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003dae:	6001      	str	r1, [r0, #0]
 8003db0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003db2:	bf00      	nop
 8003db4:	e000ed88 	.word	0xe000ed88

08003db8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003dbe:	f3ef 8305 	mrs	r3, IPSR
 8003dc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2b0f      	cmp	r3, #15
 8003dc8:	d915      	bls.n	8003df6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003dca:	4a18      	ldr	r2, [pc, #96]	@ (8003e2c <vPortValidateInterruptPriority+0x74>)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4413      	add	r3, r2
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003dd4:	4b16      	ldr	r3, [pc, #88]	@ (8003e30 <vPortValidateInterruptPriority+0x78>)
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	7afa      	ldrb	r2, [r7, #11]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d20b      	bcs.n	8003df6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de2:	f383 8811 	msr	BASEPRI, r3
 8003de6:	f3bf 8f6f 	isb	sy
 8003dea:	f3bf 8f4f 	dsb	sy
 8003dee:	607b      	str	r3, [r7, #4]
}
 8003df0:	bf00      	nop
 8003df2:	bf00      	nop
 8003df4:	e7fd      	b.n	8003df2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003df6:	4b0f      	ldr	r3, [pc, #60]	@ (8003e34 <vPortValidateInterruptPriority+0x7c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8003e38 <vPortValidateInterruptPriority+0x80>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d90b      	bls.n	8003e1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e0a:	f383 8811 	msr	BASEPRI, r3
 8003e0e:	f3bf 8f6f 	isb	sy
 8003e12:	f3bf 8f4f 	dsb	sy
 8003e16:	603b      	str	r3, [r7, #0]
}
 8003e18:	bf00      	nop
 8003e1a:	bf00      	nop
 8003e1c:	e7fd      	b.n	8003e1a <vPortValidateInterruptPriority+0x62>
	}
 8003e1e:	bf00      	nop
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	e000e3f0 	.word	0xe000e3f0
 8003e30:	20000d64 	.word	0x20000d64
 8003e34:	e000ed0c 	.word	0xe000ed0c
 8003e38:	20000d68 	.word	0x20000d68

08003e3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b08a      	sub	sp, #40	@ 0x28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003e44:	2300      	movs	r3, #0
 8003e46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003e48:	f7fe fd86 	bl	8002958 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003e4c:	4b5c      	ldr	r3, [pc, #368]	@ (8003fc0 <pvPortMalloc+0x184>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003e54:	f000 f924 	bl	80040a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003e58:	4b5a      	ldr	r3, [pc, #360]	@ (8003fc4 <pvPortMalloc+0x188>)
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f040 8095 	bne.w	8003f90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d01e      	beq.n	8003eaa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003e6c:	2208      	movs	r2, #8
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4413      	add	r3, r2
 8003e72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f003 0307 	and.w	r3, r3, #7
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d015      	beq.n	8003eaa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f023 0307 	bic.w	r3, r3, #7
 8003e84:	3308      	adds	r3, #8
 8003e86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00b      	beq.n	8003eaa <pvPortMalloc+0x6e>
	__asm volatile
 8003e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e96:	f383 8811 	msr	BASEPRI, r3
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	617b      	str	r3, [r7, #20]
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	e7fd      	b.n	8003ea6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d06f      	beq.n	8003f90 <pvPortMalloc+0x154>
 8003eb0:	4b45      	ldr	r3, [pc, #276]	@ (8003fc8 <pvPortMalloc+0x18c>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d86a      	bhi.n	8003f90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003eba:	4b44      	ldr	r3, [pc, #272]	@ (8003fcc <pvPortMalloc+0x190>)
 8003ebc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003ebe:	4b43      	ldr	r3, [pc, #268]	@ (8003fcc <pvPortMalloc+0x190>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003ec4:	e004      	b.n	8003ed0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d903      	bls.n	8003ee2 <pvPortMalloc+0xa6>
 8003eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f1      	bne.n	8003ec6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003ee2:	4b37      	ldr	r3, [pc, #220]	@ (8003fc0 <pvPortMalloc+0x184>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d051      	beq.n	8003f90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2208      	movs	r2, #8
 8003ef2:	4413      	add	r3, r2
 8003ef4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	1ad2      	subs	r2, r2, r3
 8003f06:	2308      	movs	r3, #8
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d920      	bls.n	8003f50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4413      	add	r3, r2
 8003f14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00b      	beq.n	8003f38 <pvPortMalloc+0xfc>
	__asm volatile
 8003f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f24:	f383 8811 	msr	BASEPRI, r3
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	f3bf 8f4f 	dsb	sy
 8003f30:	613b      	str	r3, [r7, #16]
}
 8003f32:	bf00      	nop
 8003f34:	bf00      	nop
 8003f36:	e7fd      	b.n	8003f34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	1ad2      	subs	r2, r2, r3
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003f4a:	69b8      	ldr	r0, [r7, #24]
 8003f4c:	f000 f90a 	bl	8004164 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003f50:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc8 <pvPortMalloc+0x18c>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	4a1b      	ldr	r2, [pc, #108]	@ (8003fc8 <pvPortMalloc+0x18c>)
 8003f5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003fc8 <pvPortMalloc+0x18c>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd0 <pvPortMalloc+0x194>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d203      	bcs.n	8003f72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003f6a:	4b17      	ldr	r3, [pc, #92]	@ (8003fc8 <pvPortMalloc+0x18c>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a18      	ldr	r2, [pc, #96]	@ (8003fd0 <pvPortMalloc+0x194>)
 8003f70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	4b13      	ldr	r3, [pc, #76]	@ (8003fc4 <pvPortMalloc+0x188>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003f86:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <pvPortMalloc+0x198>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	4a11      	ldr	r2, [pc, #68]	@ (8003fd4 <pvPortMalloc+0x198>)
 8003f8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f90:	f7fe fcf0 	bl	8002974 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f003 0307 	and.w	r3, r3, #7
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00b      	beq.n	8003fb6 <pvPortMalloc+0x17a>
	__asm volatile
 8003f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa2:	f383 8811 	msr	BASEPRI, r3
 8003fa6:	f3bf 8f6f 	isb	sy
 8003faa:	f3bf 8f4f 	dsb	sy
 8003fae:	60fb      	str	r3, [r7, #12]
}
 8003fb0:	bf00      	nop
 8003fb2:	bf00      	nop
 8003fb4:	e7fd      	b.n	8003fb2 <pvPortMalloc+0x176>
	return pvReturn;
 8003fb6:	69fb      	ldr	r3, [r7, #28]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3728      	adds	r7, #40	@ 0x28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	20004974 	.word	0x20004974
 8003fc4:	20004988 	.word	0x20004988
 8003fc8:	20004978 	.word	0x20004978
 8003fcc:	2000496c 	.word	0x2000496c
 8003fd0:	2000497c 	.word	0x2000497c
 8003fd4:	20004980 	.word	0x20004980

08003fd8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d04f      	beq.n	800408a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003fea:	2308      	movs	r3, #8
 8003fec:	425b      	negs	r3, r3
 8003fee:	697a      	ldr	r2, [r7, #20]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	685a      	ldr	r2, [r3, #4]
 8003ffc:	4b25      	ldr	r3, [pc, #148]	@ (8004094 <vPortFree+0xbc>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4013      	ands	r3, r2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10b      	bne.n	800401e <vPortFree+0x46>
	__asm volatile
 8004006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400a:	f383 8811 	msr	BASEPRI, r3
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f3bf 8f4f 	dsb	sy
 8004016:	60fb      	str	r3, [r7, #12]
}
 8004018:	bf00      	nop
 800401a:	bf00      	nop
 800401c:	e7fd      	b.n	800401a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00b      	beq.n	800403e <vPortFree+0x66>
	__asm volatile
 8004026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800402a:	f383 8811 	msr	BASEPRI, r3
 800402e:	f3bf 8f6f 	isb	sy
 8004032:	f3bf 8f4f 	dsb	sy
 8004036:	60bb      	str	r3, [r7, #8]
}
 8004038:	bf00      	nop
 800403a:	bf00      	nop
 800403c:	e7fd      	b.n	800403a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	4b14      	ldr	r3, [pc, #80]	@ (8004094 <vPortFree+0xbc>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4013      	ands	r3, r2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01e      	beq.n	800408a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d11a      	bne.n	800408a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	4b0e      	ldr	r3, [pc, #56]	@ (8004094 <vPortFree+0xbc>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	43db      	mvns	r3, r3
 800405e:	401a      	ands	r2, r3
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004064:	f7fe fc78 	bl	8002958 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <vPortFree+0xc0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4413      	add	r3, r2
 8004072:	4a09      	ldr	r2, [pc, #36]	@ (8004098 <vPortFree+0xc0>)
 8004074:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004076:	6938      	ldr	r0, [r7, #16]
 8004078:	f000 f874 	bl	8004164 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800407c:	4b07      	ldr	r3, [pc, #28]	@ (800409c <vPortFree+0xc4>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3301      	adds	r3, #1
 8004082:	4a06      	ldr	r2, [pc, #24]	@ (800409c <vPortFree+0xc4>)
 8004084:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004086:	f7fe fc75 	bl	8002974 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800408a:	bf00      	nop
 800408c:	3718      	adds	r7, #24
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	20004988 	.word	0x20004988
 8004098:	20004978 	.word	0x20004978
 800409c:	20004984 	.word	0x20004984

080040a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80040a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80040aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80040ac:	4b27      	ldr	r3, [pc, #156]	@ (800414c <prvHeapInit+0xac>)
 80040ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00c      	beq.n	80040d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	3307      	adds	r3, #7
 80040be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f023 0307 	bic.w	r3, r3, #7
 80040c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	4a1f      	ldr	r2, [pc, #124]	@ (800414c <prvHeapInit+0xac>)
 80040d0:	4413      	add	r3, r2
 80040d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80040d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004150 <prvHeapInit+0xb0>)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80040de:	4b1c      	ldr	r3, [pc, #112]	@ (8004150 <prvHeapInit+0xb0>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	4413      	add	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80040ec:	2208      	movs	r2, #8
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0307 	bic.w	r3, r3, #7
 80040fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4a15      	ldr	r2, [pc, #84]	@ (8004154 <prvHeapInit+0xb4>)
 8004100:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004102:	4b14      	ldr	r3, [pc, #80]	@ (8004154 <prvHeapInit+0xb4>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2200      	movs	r2, #0
 8004108:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800410a:	4b12      	ldr	r3, [pc, #72]	@ (8004154 <prvHeapInit+0xb4>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2200      	movs	r2, #0
 8004110:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	1ad2      	subs	r2, r2, r3
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004120:	4b0c      	ldr	r3, [pc, #48]	@ (8004154 <prvHeapInit+0xb4>)
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4a0a      	ldr	r2, [pc, #40]	@ (8004158 <prvHeapInit+0xb8>)
 800412e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	4a09      	ldr	r2, [pc, #36]	@ (800415c <prvHeapInit+0xbc>)
 8004136:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004138:	4b09      	ldr	r3, [pc, #36]	@ (8004160 <prvHeapInit+0xc0>)
 800413a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800413e:	601a      	str	r2, [r3, #0]
}
 8004140:	bf00      	nop
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	20000d6c 	.word	0x20000d6c
 8004150:	2000496c 	.word	0x2000496c
 8004154:	20004974 	.word	0x20004974
 8004158:	2000497c 	.word	0x2000497c
 800415c:	20004978 	.word	0x20004978
 8004160:	20004988 	.word	0x20004988

08004164 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800416c:	4b28      	ldr	r3, [pc, #160]	@ (8004210 <prvInsertBlockIntoFreeList+0xac>)
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	e002      	b.n	8004178 <prvInsertBlockIntoFreeList+0x14>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	429a      	cmp	r2, r3
 8004180:	d8f7      	bhi.n	8004172 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	4413      	add	r3, r2
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	429a      	cmp	r2, r3
 8004192:	d108      	bne.n	80041a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	441a      	add	r2, r3
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	68ba      	ldr	r2, [r7, #8]
 80041b0:	441a      	add	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d118      	bne.n	80041ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	4b15      	ldr	r3, [pc, #84]	@ (8004214 <prvInsertBlockIntoFreeList+0xb0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d00d      	beq.n	80041e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685a      	ldr	r2, [r3, #4]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	441a      	add	r2, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	e008      	b.n	80041f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80041e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <prvInsertBlockIntoFreeList+0xb0>)
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	e003      	b.n	80041f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d002      	beq.n	8004202 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004202:	bf00      	nop
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	2000496c 	.word	0x2000496c
 8004214:	20004974 	.word	0x20004974

08004218 <memset>:
 8004218:	4402      	add	r2, r0
 800421a:	4603      	mov	r3, r0
 800421c:	4293      	cmp	r3, r2
 800421e:	d100      	bne.n	8004222 <memset+0xa>
 8004220:	4770      	bx	lr
 8004222:	f803 1b01 	strb.w	r1, [r3], #1
 8004226:	e7f9      	b.n	800421c <memset+0x4>

08004228 <__libc_init_array>:
 8004228:	b570      	push	{r4, r5, r6, lr}
 800422a:	4d0d      	ldr	r5, [pc, #52]	@ (8004260 <__libc_init_array+0x38>)
 800422c:	4c0d      	ldr	r4, [pc, #52]	@ (8004264 <__libc_init_array+0x3c>)
 800422e:	1b64      	subs	r4, r4, r5
 8004230:	10a4      	asrs	r4, r4, #2
 8004232:	2600      	movs	r6, #0
 8004234:	42a6      	cmp	r6, r4
 8004236:	d109      	bne.n	800424c <__libc_init_array+0x24>
 8004238:	4d0b      	ldr	r5, [pc, #44]	@ (8004268 <__libc_init_array+0x40>)
 800423a:	4c0c      	ldr	r4, [pc, #48]	@ (800426c <__libc_init_array+0x44>)
 800423c:	f000 f826 	bl	800428c <_init>
 8004240:	1b64      	subs	r4, r4, r5
 8004242:	10a4      	asrs	r4, r4, #2
 8004244:	2600      	movs	r6, #0
 8004246:	42a6      	cmp	r6, r4
 8004248:	d105      	bne.n	8004256 <__libc_init_array+0x2e>
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004250:	4798      	blx	r3
 8004252:	3601      	adds	r6, #1
 8004254:	e7ee      	b.n	8004234 <__libc_init_array+0xc>
 8004256:	f855 3b04 	ldr.w	r3, [r5], #4
 800425a:	4798      	blx	r3
 800425c:	3601      	adds	r6, #1
 800425e:	e7f2      	b.n	8004246 <__libc_init_array+0x1e>
 8004260:	0800436c 	.word	0x0800436c
 8004264:	0800436c 	.word	0x0800436c
 8004268:	0800436c 	.word	0x0800436c
 800426c:	08004370 	.word	0x08004370

08004270 <memcpy>:
 8004270:	440a      	add	r2, r1
 8004272:	4291      	cmp	r1, r2
 8004274:	f100 33ff 	add.w	r3, r0, #4294967295
 8004278:	d100      	bne.n	800427c <memcpy+0xc>
 800427a:	4770      	bx	lr
 800427c:	b510      	push	{r4, lr}
 800427e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004282:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004286:	4291      	cmp	r1, r2
 8004288:	d1f9      	bne.n	800427e <memcpy+0xe>
 800428a:	bd10      	pop	{r4, pc}

0800428c <_init>:
 800428c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800428e:	bf00      	nop
 8004290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004292:	bc08      	pop	{r3}
 8004294:	469e      	mov	lr, r3
 8004296:	4770      	bx	lr

08004298 <_fini>:
 8004298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800429a:	bf00      	nop
 800429c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800429e:	bc08      	pop	{r3}
 80042a0:	469e      	mov	lr, r3
 80042a2:	4770      	bx	lr
