--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Counter.twx Counter.ncd -o Counter.twr Counter.pcf -ucf
pin_mappings.ucf

Design file:              Counter.ncd
Physical constraint file: Counter.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED1        |        12.771(R)|      SLOW  |         5.782(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<0>  |        13.270(R)|      SLOW  |         6.057(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<1>  |        12.454(R)|      SLOW  |         5.612(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<2>  |        12.338(R)|      SLOW  |         5.530(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<3>  |        12.338(R)|      SLOW  |         5.530(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<4>  |        11.651(R)|      SLOW  |         5.111(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<5>  |        12.027(R)|      SLOW  |         5.310(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<6>  |        12.262(R)|      SLOW  |         5.489(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
VAL_OUT<7>  |        12.377(R)|      SLOW  |         5.497(R)|      FAST  |CLK_DCM_BUFG      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.350|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 12 16:04:23 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



