==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': ip_scalaire/ip_scal.cpp:17:24
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': ip_scalaire/ip_scal.cpp:17:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.938 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 7 and bit width 32 in loop 'VITIS_LOOP_24_2'(ip_scalaire/ip_scal.cpp:24:19) has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:24:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.982 seconds; current allocated memory: 188.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 188.310 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 189.385 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 188.676 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (ip_scalaire/ip_scal.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (ip_scalaire/ip_scal.cpp:24) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 209.131 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 220.731 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 21, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 221.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 221.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 221.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 221.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 221.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 221.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 222.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.475 seconds; current allocated memory: 223.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 225.701 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 230.444 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 237.378 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.657 seconds; current allocated memory: 237.364 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.498 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 186.886 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 7 and bit width 32 in loop 'VITIS_LOOP_24_2'(ip_scalaire/ip_scal.cpp:24:19) has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:24:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.42 seconds; current allocated memory: 188.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 188.294 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 189.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 188.662 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_2' (ip_scalaire/ip_scal.cpp:24) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 209.101 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 220.701 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 20, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (4.944ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.36 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 221.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 221.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 221.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 221.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 221.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 221.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 222.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_24_2/m_axi_bus_res_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 223.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 225.678 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 230.377 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.81 seconds; current allocated memory: 237.311 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.443 seconds; current allocated memory: 237.297 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.094 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -rtl vhdl -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.833 seconds; current allocated memory: 194.099 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.44 seconds; current allocated memory: 194.084 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 186.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.212 seconds; current allocated memory: 188.317 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 188.318 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 189.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 188.667 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 209.075 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 210.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 20, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (4.944ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.36 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 211.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 211.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 211.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 211.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 212.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 214.935 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 219.654 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 226.501 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.086 seconds; current allocated memory: 226.488 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.408 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.846 seconds; current allocated memory: 194.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.864 seconds; current allocated memory: 194.540 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.388 seconds; current allocated memory: 187.014 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 7 and bit width 32 in loop 'VITIS_LOOP_23_2'(ip_scalaire/ip_scal.cpp:23:19) has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:23:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.46 seconds; current allocated memory: 188.421 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.421 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 189.506 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 188.794 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (ip_scalaire/ip_scal.cpp:23) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 209.231 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 220.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 20, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (4.944ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.36 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 221.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 221.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 221.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 221.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 221.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 222.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 222.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_23_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_23_2/m_axi_bus_res_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 223.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 225.907 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.554 seconds; current allocated memory: 230.743 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 237.774 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.744 seconds; current allocated memory: 237.760 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.407 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.811 seconds; current allocated memory: 194.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 186.999 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.449 seconds; current allocated memory: 188.436 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.437 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 189.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 188.795 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 209.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.123 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 20, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (4.944ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.36 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 211.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 211.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 211.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 212.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 212.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 215.179 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 220.008 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 226.862 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.153 seconds; current allocated memory: 226.848 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.576 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 186.999 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.451 seconds; current allocated memory: 188.436 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.437 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 189.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 188.795 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 209.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 211.123 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 21, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 211.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 211.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 211.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 212.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 212.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 215.204 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 220.033 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 226.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.741 seconds; current allocated memory: 226.873 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.154 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.669 seconds; current allocated memory: 194.557 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.313 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.489 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 211.077 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) (combination delay: 3.423 ns) to honor II constraint (II=11) in region 'loop 'VITIS_LOOP_15_1''.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 12, Depth = 22, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (5.011ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.42 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.472 seconds; current allocated memory: 211.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 211.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 211.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 212.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 212.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 215.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 220.028 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 226.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.14 seconds; current allocated memory: 226.857 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.056 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.647 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) (combination delay: 3.423 ns) to honor II constraint (II=12) in region 'loop 'VITIS_LOOP_15_1''.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 12, Depth = 22, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (5.011ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.42 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 211.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 211.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 211.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 212.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 212.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 215.198 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 220.027 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 226.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.306 seconds; current allocated memory: 226.826 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.871 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.514 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.603 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 13, Final II = 13, Depth = 23, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (4.972ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 211.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 211.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 211.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 212.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 212.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 215.216 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 220.045 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 226.844 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 201.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.35 seconds; current allocated memory: 226.830 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.723 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.642 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 14, Final II = 14, Depth = 23, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (4.972ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 211.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 211.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 211.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 212.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 212.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 215.227 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 220.055 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 226.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 201.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.297 seconds; current allocated memory: 226.841 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.789 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.692 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 211.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 212.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 215.293 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 220.093 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 226.892 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.401 seconds; current allocated memory: 226.878 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.985 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.502 seconds; current allocated memory: 186.967 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.622 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 188.420 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 211.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 212.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 215.302 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 220.102 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 226.901 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.364 seconds; current allocated memory: 226.887 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.679 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.582 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.248 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 211.077 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 17, Final II = 17, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 211.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 212.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 215.314 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 220.113 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 226.913 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 9.404 seconds; current allocated memory: 226.899 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.949 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.836 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 24, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 211.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 211.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 212.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 213.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.342 seconds; current allocated memory: 215.385 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 220.185 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 226.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.155 seconds; current allocated memory: 226.970 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.927 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.529 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 25, Final II = 25, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 211.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 211.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 211.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 212.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 212.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.35 seconds; current allocated memory: 215.219 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 220.048 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 226.847 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.49 seconds; current allocated memory: 226.833 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.292 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.033 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.797 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 189.490 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 188.775 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (ip_scalaire/ip_scal.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [27]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 211.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 211.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 211.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 212.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 212.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 215.307 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 220.107 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 226.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.338 seconds; current allocated memory: 226.877 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.351 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.854 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 211.077 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 26, Final II = 25, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 211.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.246 seconds; current allocated memory: 211.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 212.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 212.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 215.220 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 220.048 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 226.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.346 seconds; current allocated memory: 226.834 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.245 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.656 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.873 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 211.077 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.81ns, effective cycle time: 2.19ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 28, Final II = 25, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 211.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 211.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 212.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 212.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 215.220 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 220.048 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 226.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.775 seconds; current allocated memory: 226.834 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.174 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.791 seconds; current allocated memory: 188.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 188.435 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 189.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 188.793 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 211.092 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (3.38ns)  of 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) exceeds the target cycle time (target cycle time: 3.3ns, clock uncertainty: 0.891ns, effective cycle time: 2.41ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 3.3ns, clock uncertainty: 0.891ns, effective delay budget: 2.409ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 212.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 215.294 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 220.093 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 226.893 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.65 seconds; current allocated memory: 226.879 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.019 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.652 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.798 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 211.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 212.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 215.293 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 220.093 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 226.892 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.598 seconds; current allocated memory: 226.878 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.974 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.801 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) (combination delay: 3.423 ns) to honor II constraint (II=12) in region 'loop 'VITIS_LOOP_15_1''.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 12, Depth = 23, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (5.011ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.42 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 211.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 211.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 211.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 212.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 212.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 215.214 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 220.042 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 226.842 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.62 seconds; current allocated memory: 226.828 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.991 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.614 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.78 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 211.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 211.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 212.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 215.302 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 220.102 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 226.916 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.558 seconds; current allocated memory: 226.903 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.925 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.865 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 18, Final II = 18, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 211.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 212.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 215.325 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 220.124 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 226.924 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.785 seconds; current allocated memory: 226.910 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.129 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.887 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 14, Final II = 14, Depth = 24, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (4.972ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)
	'store' operation ('tmp1_write_ln19', ip_scalaire/ip_scal.cpp:19) of variable 'tmp1', ip_scalaire/ip_scal.cpp:19 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 211.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 211.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 211.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 212.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 212.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 215.241 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 220.069 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.848 seconds; current allocated memory: 226.869 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 201.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.75 seconds; current allocated memory: 226.855 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.138 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.593 seconds; current allocated memory: 186.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(ip_scalaire/ip_scal.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:19)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.822 seconds; current allocated memory: 188.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 188.419 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 189.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 209.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 211.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 211.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 212.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 215.294 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 220.093 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 226.908 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.55 seconds; current allocated memory: 226.894 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.911 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'loop_1' (ip_scalaire/ip_scal.cpp:15:9) in function 'test_scalaire' partially with a factor of 2 (ip_scalaire/ip_scal.cpp:2:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:33:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.095 seconds; current allocated memory: 188.435 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.436 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 189.529 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 188.801 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 209.185 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 211.097 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 40, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'fadd' operation ('tmp', ip_scalaire/ip_scal.cpp:20) [39]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 211.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 211.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 211.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 212.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 213.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 215.622 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.689 seconds; current allocated memory: 220.421 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 227.220 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.771 seconds; current allocated memory: 227.206 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.466 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.874 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'loop_1' (ip_scalaire/ip_scal.cpp:15:9) in function 'test_scalaire' partially with a factor of 4 (ip_scalaire/ip_scal.cpp:2:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:33:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.188 seconds; current allocated memory: 188.435 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 188.436 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 189.538 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 188.811 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (ip_scalaire/ip_scal.cpp:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 209.224 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 211.187 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 70, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'fadd' operation ('tmp3', ip_scalaire/ip_scal.cpp:20) [49]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.393 seconds; current allocated memory: 211.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 212.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 212.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 212.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 213.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 216.340 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 221.138 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 227.985 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.176 seconds; current allocated memory: 227.972 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.198 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.2 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 186.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.947 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 189.476 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 188.761 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 209.161 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 211.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4.2ns, clock uncertainty: 1.134ns, effective delay budget: 3.066ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:19) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:19) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 211.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 211.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 211.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 212.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 212.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 215.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.62 seconds; current allocated memory: 220.049 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 226.864 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.216 seconds; current allocated memory: 226.850 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.868 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.801 seconds; current allocated memory: 186.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.434 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 189.476 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 188.761 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 209.161 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 211.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 24, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 211.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.202 seconds; current allocated memory: 211.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 211.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 212.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 212.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 215.214 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 220.042 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.957 seconds; current allocated memory: 226.857 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 304.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.99 seconds; current allocated memory: 226.843 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.687 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.609 seconds; current allocated memory: 186.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:15:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:15:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:32:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.684 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 189.475 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.759 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 209.158 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 211.056 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 24, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 211.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 211.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 211.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 212.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 212.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 215.210 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 220.038 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 226.853 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 304.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.361 seconds; current allocated memory: 226.839 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.672 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.584 seconds; current allocated memory: 186.507 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.671 seconds; current allocated memory: 188.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 189.475 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 188.761 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 209.161 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 211.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 24, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 211.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 211.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 211.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 212.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 212.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 215.213 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 220.041 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 226.856 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 304.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.422 seconds; current allocated memory: 226.842 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.732 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.656 seconds; current allocated memory: 194.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.8 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 186.507 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.897 seconds; current allocated memory: 188.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 189.475 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 188.760 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 209.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 211.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 211.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 211.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 211.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 212.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 212.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 215.193 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 220.021 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 226.866 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.39 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.248 seconds; current allocated memory: 226.852 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.682 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.755 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.816 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 211.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 211.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 212.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 212.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 215.193 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 220.021 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 226.814 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.751 seconds; current allocated memory: 226.800 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.193 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 1.1 -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.386 seconds; current allocated memory: 194.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.778 seconds; current allocated memory: 186.524 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.96 seconds; current allocated memory: 188.389 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 188.390 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 189.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 188.747 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 209.162 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 211.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 211.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 211.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.228 seconds; current allocated memory: 212.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 215.224 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.425 seconds; current allocated memory: 220.053 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.221 seconds; current allocated memory: 226.878 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 16.869 seconds; current allocated memory: 226.864 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 20.119 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.979 seconds; current allocated memory: 186.524 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.999 seconds; current allocated memory: 188.389 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 188.390 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 189.462 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 188.747 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 209.163 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 14, Final II = 14, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 211.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 211.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.048 seconds; current allocated memory: 212.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.247 seconds; current allocated memory: 215.208 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.408 seconds; current allocated memory: 220.036 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.467 seconds; current allocated memory: 226.861 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 21.869 seconds; current allocated memory: 226.847 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 4 seconds. Total elapsed time: 25.058 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.33 seconds; current allocated memory: 186.524 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.901 seconds; current allocated memory: 188.389 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 188.390 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.26 seconds; current allocated memory: 189.462 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 188.747 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 209.163 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 13, Final II = 13, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 211.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 211.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 212.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 215.197 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 220.026 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.392 seconds; current allocated memory: 226.851 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 18.978 seconds; current allocated memory: 226.837 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 4 seconds. Total elapsed time: 23.32 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.521 seconds; current allocated memory: 186.524 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.374 seconds; current allocated memory: 188.388 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 188.389 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 189.459 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 188.744 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (ip_scalaire/ip_scal.cpp:10) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 209.161 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 211.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 211.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 211.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 211.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 212.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 215.232 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.898 seconds; current allocated memory: 220.002 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.176 seconds; current allocated memory: 226.843 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.076 seconds; current allocated memory: 226.829 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.606 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.662 seconds; current allocated memory: 186.524 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.613 seconds; current allocated memory: 188.388 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 188.389 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 189.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 188.747 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 209.162 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 211.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 211.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 211.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 212.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 212.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 215.176 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 220.004 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 226.829 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.05 seconds; current allocated memory: 226.815 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.226 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.634 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.652 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 188.776 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 211.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-886] Cannot meet target clock period in 'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:17) (combination delay: 3.423 ns) to honor II constraint (II=11) in region 'loop 'loop_1''.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 12, Depth = 23, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (5.011ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:17) [34]  (3.42 ns)
	'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' [36]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 211.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 211.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 211.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 212.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 212.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 215.171 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 219.984 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.143 seconds; current allocated memory: 226.792 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 11.214 seconds; current allocated memory: 226.778 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.475 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.721 seconds; current allocated memory: 186.493 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.632 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 189.490 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 188.775 MB.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (ip_scalaire/ip_scal.cpp:10) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_loop_1' (loop 'loop_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln17', ip_scalaire/ip_scal.cpp:17) of variable 'tmp1', ip_scalaire/ip_scal.cpp:17 on local variable 'tmp1' and 'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 25, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1' [27]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:17) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 211.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 211.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 211.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 212.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 212.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 215.264 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 220.048 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.289 seconds; current allocated memory: 226.843 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 13.254 seconds; current allocated memory: 226.829 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.561 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.909 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 25, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (3.384ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'load' operation ('tmp1_load', ip_scalaire/ip_scal.cpp:17) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', ip_scalaire/ip_scal.cpp:17) [34]  (3.38 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 211.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 211.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 211.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 212.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 212.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 215.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 220.049 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 226.842 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 295.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.527 seconds; current allocated memory: 226.828 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.807 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 186.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.671 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 189.476 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 188.761 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 209.161 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 211.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 24, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 211.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 211.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 211.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 212.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 212.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.607 seconds; current allocated memory: 215.214 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 220.042 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 226.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 304.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.653 seconds; current allocated memory: 226.873 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.364 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.6 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.631 seconds; current allocated memory: 186.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.95 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 189.476 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 188.761 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 209.161 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 211.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 211.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 211.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 211.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 212.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 212.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 215.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 220.024 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.216 seconds; current allocated memory: 226.853 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 297.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.155 seconds; current allocated memory: 226.839 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.533 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.6 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.691 seconds; current allocated memory: 186.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:31:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.7 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 189.485 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 188.772 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 209.202 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 211.166 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 211.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 211.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('conv', ip_scalaire/ip_scal.cpp:30) exceeds the target cycle time (target cycle time: 4.6ns, clock uncertainty: 1.24ns, effective cycle time: 3.36ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 4.6ns, clock uncertainty: 1.242ns, effective delay budget: 3.358ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire' consists of the following:	'load' operation ('incre_loc_load') on local variable 'incre_loc' [35]  (0 ns)
	'sitofp' operation ('conv', ip_scalaire/ip_scal.cpp:30) [37]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 211.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 212.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 213.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 215.673 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.063 seconds; current allocated memory: 220.519 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 227.440 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.366 seconds; current allocated memory: 227.426 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.83 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.684 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:31:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.656 seconds; current allocated memory: 188.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 188.427 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 189.509 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 188.795 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 209.226 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 211.189 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 211.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 211.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.31ns)  of 'sitofp' operation ('conv', ip_scalaire/ip_scal.cpp:30) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 1.35ns, effective cycle time: 3.65ns).

WARNING: [HLS 200-871] Estimated clock period (6.312ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire' consists of the following:	'load' operation ('incre_loc_load') on local variable 'incre_loc' [35]  (0 ns)
	'sitofp' operation ('conv', ip_scalaire/ip_scal.cpp:30) [37]  (6.31 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 211.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 212.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 213.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 215.688 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 220.487 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 227.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.228 seconds; current allocated memory: 227.396 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.425 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.6 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 186.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.233 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 189.475 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 188.761 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 209.161 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 211.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 211.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 211.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 211.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 212.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 212.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 215.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 220.023 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 226.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 297.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 9.497 seconds; current allocated memory: 226.931 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.191 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.3
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.6 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 1.1 -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 19.515 seconds; current allocated memory: 194.557 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.3
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 4.6 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 1.1 -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 24.799 seconds; current allocated memory: 194.556 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.435 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 188.404 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 188.777 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 211.076 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 211.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 211.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 211.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 212.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.981 seconds; current allocated memory: 212.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 215.193 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.922 seconds; current allocated memory: 220.021 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.686 seconds; current allocated memory: 226.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 14.698 seconds; current allocated memory: 226.877 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.946 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.903 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'loop_1'(ip_scalaire/ip_scal.cpp:13:9) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:13:9)
INFO: [HLS 214-115] Multiple burst writes of length 9 and bit width 32 has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:30:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.914 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 188.403 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 189.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 188.776 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 209.192 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 211.075 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 21, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 211.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 211.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 211.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 212.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_loop_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 212.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 215.144 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.993 seconds; current allocated memory: 219.973 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.368 seconds; current allocated memory: 226.826 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.847 seconds; current allocated memory: 226.813 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.394 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 1.1 -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 22.366 seconds; current allocated memory: 194.557 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:31:11
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:32:11
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:33:11
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:34:11
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:35:11
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:36:11
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:37:11
ERROR: [HLS 207-3691] assigning to 'float' from incompatible type 'float [16]': ip_scalaire/ip_scal.cpp:38:11
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.585 seconds; current allocated memory: 186.512 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.497 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.973 seconds; current allocated memory: 187.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_31_1'(ip_scalaire/ip_scal.cpp:31:19) has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.982 seconds; current allocated memory: 188.490 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.491 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 189.614 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 188.907 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (ip_scalaire/ip_scal.cpp:31) in function 'test_scalaire' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ip_scalaire/ip_scal.cpp:13:18) in function 'test_scalaire'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 209.462 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (ip_scalaire/ip_scal.cpp:22:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 221.288 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (4.371ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'load' operation ('cpt', ip_scalaire/ip_scal.cpp:20) on local variable 'cpt' [14]  (0 ns)
	'add' operation ('add_ln19_1', ip_scalaire/ip_scal.cpp:19) [30]  (4.37 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 221.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 221.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 222.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 222.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 222.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 222.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 223.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 224.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 226.946 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp1_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.929 seconds; current allocated memory: 231.864 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.451 seconds; current allocated memory: 238.930 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.516 seconds; current allocated memory: 238.916 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.195 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.599 seconds; current allocated memory: 187.019 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_31_1'(ip_scalaire/ip_scal.cpp:31:19) has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 188.501 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 188.501 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 189.624 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 188.902 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (ip_scalaire/ip_scal.cpp:31) in function 'test_scalaire' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ip_scalaire/ip_scal.cpp:13:18) in function 'test_scalaire'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 209.473 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (ip_scalaire/ip_scal.cpp:22:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 221.299 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 221.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 221.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 222.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 222.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 222.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 222.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 223.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 224.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 226.862 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp1_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.621 seconds; current allocated memory: 231.809 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 238.833 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 222.22 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.038 seconds; current allocated memory: 238.819 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.406 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'ip_scalaire/ip_scal.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ip_scalaire/ip_scal.cpp:7:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.578 seconds; current allocated memory: 187.019 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_31_1'(ip_scalaire/ip_scal.cpp:31:19) has been inferred on port 'bus_res'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ip_scalaire/ip_scal.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.705 seconds; current allocated memory: 188.501 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 188.502 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 189.640 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 188.918 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (ip_scalaire/ip_scal.cpp:31) in function 'test_scalaire' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ip_scalaire/ip_scal.cpp:13:18) in function 'test_scalaire'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 209.457 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (ip_scalaire/ip_scal.cpp:22:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 221.283 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'loop_1'
WARNING: [HLS 200-871] Estimated clock period (4.371ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1ns, effective delay budget: 4ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_loop_1' consists of the following:	'load' operation ('cpt', ip_scalaire/ip_scal.cpp:20) on local variable 'cpt' [14]  (0 ns)
	'add' operation ('add_ln19_1', ip_scalaire/ip_scal.cpp:19) [30]  (4.37 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 221.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 221.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 222.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 222.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 222.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 222.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 223.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_31_1/m_axi_bus_res_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 224.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 226.969 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp1_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.64 seconds; current allocated memory: 231.843 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 238.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.107 seconds; current allocated memory: 238.912 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.511 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=off
INFO: [HLS 200-1464] Running solution command: config_export -display_name=ip_scal
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=scalar_in
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: config_export -display_name ip_scal -format ip_catalog -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 -register_io scalar_in 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 1.1 -display_name ip_scal 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip_scalaire/ip_scalaire/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 16.083 seconds; current allocated memory: 194.678 MB.
