Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 17:40:48 2022
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ip_pivot_timing_summary_routed.rpt -pb ip_pivot_timing_summary_routed.pb -rpx ip_pivot_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_pivot
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (95)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (95)
--------------------------------
 There are 95 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.356        0.000                      0                12326        0.098        0.000                      0                12326        3.520        0.000                       0                  8800  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.356        0.000                      0                12326        0.098        0.000                      0                12326        3.520        0.000                       0                  8800  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 i_reg_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/m_reg_s0__1/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.431ns (21.577%)  route 5.201ns (78.423%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    clk
    SLICE_X12Y80         FDRE                                         r  i_reg_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  i_reg_reg[1]_rep__3/Q
                         net (fo=123, routed)         1.997     3.488    dsp1/m_reg_s0__0_i_198_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     3.612 r  dsp1/m_reg_s0__0_i_528/O
                         net (fo=1, routed)           0.000     3.612    dsp1/m_reg_s0__0_i_528_n_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.245     3.857 r  dsp1/m_reg_s0__0_i_259/O
                         net (fo=1, routed)           0.000     3.857    dsp1/m_reg_s0__0_i_259_n_0
    SLICE_X2Y97          MUXF8 (Prop_muxf8_I0_O)      0.104     3.961 r  dsp1/m_reg_s0__0_i_101/O
                         net (fo=1, routed)           0.985     4.946    dsp1/m_reg_s0__0_i_101_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.316     5.262 r  dsp1/m_reg_s0__0_i_34/O
                         net (fo=1, routed)           0.720     5.982    dsp1/m_reg_s0__0_i_34_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.106 r  dsp1/m_reg_s0__0_i_8/O
                         net (fo=2, routed)           1.499     7.605    dsp1/m_reg_s0__0_i_8_n_0
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/CLK
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -1.928     7.961    dsp1/m_reg_s0__1
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            newRow_reg_reg[41][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 0.456ns (5.482%)  route 7.862ns (94.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X17Y56         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/Q
                         net (fo=101, routed)         7.862     9.291    dout_tdata_s[28]
    SLICE_X43Y89         FDRE                                         r  newRow_reg_reg[41][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    clk
    SLICE_X43Y89         FDRE                                         r  newRow_reg_reg[41][28]/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)       -0.061     9.828    newRow_reg_reg[41][28]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            newRow_reg_reg[47][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 0.456ns (5.499%)  route 7.837ns (94.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X17Y56         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]/Q
                         net (fo=101, routed)         7.837     9.266    dout_tdata_s[28]
    SLICE_X39Y92         FDRE                                         r  newRow_reg_reg[47][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    clk
    SLICE_X39Y92         FDRE                                         r  newRow_reg_reg[47][28]/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)       -0.061     9.828    newRow_reg_reg[47][28]
  -------------------------------------------------------------------
                         required time                          9.828    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 i_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/m_reg_s0__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.431ns (22.289%)  route 4.989ns (77.711%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    clk
    SLICE_X12Y80         FDRE                                         r  i_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  i_reg_reg[0]/Q
                         net (fo=870, routed)         2.342     3.833    dsp1/m_reg_s0_2[0]
    SLICE_X41Y93         LUT6 (Prop_lut6_I4_O)        0.124     3.957 r  dsp1/m_reg_s0__0_i_512/O
                         net (fo=1, routed)           0.000     3.957    dsp1/m_reg_s0__0_i_512_n_0
    SLICE_X41Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     4.202 r  dsp1/m_reg_s0__0_i_251/O
                         net (fo=1, routed)           0.000     4.202    dsp1/m_reg_s0__0_i_251_n_0
    SLICE_X41Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     4.306 r  dsp1/m_reg_s0__0_i_97/O
                         net (fo=1, routed)           0.792     5.098    dsp1/m_reg_s0__0_i_97_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.316     5.414 r  dsp1/m_reg_s0__0_i_33/O
                         net (fo=1, routed)           0.684     6.098    dsp1/m_reg_s0__0_i_33_n_0
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.222 r  dsp1/m_reg_s0__0_i_7/O
                         net (fo=2, routed)           1.171     7.393    dsp1/m_reg_s0__0_i_7_n_0
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/CLK
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -1.928     7.961    dsp1/m_reg_s0__1
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 i_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/m_reg_s0__1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.424ns (22.465%)  route 4.915ns (77.535%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    clk
    SLICE_X12Y80         FDRE                                         r  i_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  i_reg_reg[1]_rep__0/Q
                         net (fo=123, routed)         2.297     3.788    dsp1/m_reg_s0_i_451_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I2_O)        0.124     3.912 r  dsp1/m_reg_s0__0_i_415/O
                         net (fo=1, routed)           0.000     3.912    dsp1/m_reg_s0__0_i_415_n_0
    SLICE_X39Y98         MUXF7 (Prop_muxf7_I0_O)      0.238     4.150 r  dsp1/m_reg_s0__0_i_203/O
                         net (fo=1, routed)           0.000     4.150    dsp1/m_reg_s0__0_i_203_n_0
    SLICE_X39Y98         MUXF8 (Prop_muxf8_I0_O)      0.104     4.254 r  dsp1/m_reg_s0__0_i_69/O
                         net (fo=1, routed)           0.871     5.124    dsp1/m_reg_s0__0_i_69_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I3_O)        0.316     5.440 r  dsp1/m_reg_s0__0_i_25/O
                         net (fo=1, routed)           0.448     5.888    dsp1/m_reg_s0__0_i_25_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.012 r  dsp1/m_reg_s0__0_i_3/O
                         net (fo=2, routed)           1.299     7.312    dsp1/m_reg_s0__0_i_3_n_0
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/CLK
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -1.928     7.961    dsp1/m_reg_s0__1
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 i_reg_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/m_reg_s0__1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.369ns (21.704%)  route 4.939ns (78.296%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    clk
    SLICE_X18Y64         FDRE                                         r  i_reg_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  i_reg_reg[1]_rep__2/Q
                         net (fo=123, routed)         1.789     3.218    dsp1/m_reg_s0__0_i_292_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.124     3.342 r  dsp1/m_reg_s0__0_i_668/O
                         net (fo=1, routed)           0.000     3.342    dsp1/m_reg_s0__0_i_668_n_0
    SLICE_X3Y61          MUXF7 (Prop_muxf7_I1_O)      0.245     3.587 r  dsp1/m_reg_s0__0_i_329/O
                         net (fo=1, routed)           0.000     3.587    dsp1/m_reg_s0__0_i_329_n_0
    SLICE_X3Y61          MUXF8 (Prop_muxf8_I0_O)      0.104     3.691 r  dsp1/m_reg_s0__0_i_142/O
                         net (fo=1, routed)           1.021     4.712    dsp1/m_reg_s0__0_i_142_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.316     5.028 r  dsp1/m_reg_s0__0_i_46/O
                         net (fo=1, routed)           0.577     5.605    dsp1/m_reg_s0__0_i_46_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.124     5.729 r  dsp1/m_reg_s0__0_i_14/O
                         net (fo=2, routed)           1.552     7.281    dsp1/m_reg_s0__0_i_14_n_0
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/CLK
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.928     7.961    dsp1/m_reg_s0__1
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/data1_out_reg[31]_i_2_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 6.696ns (83.855%)  route 1.289ns (16.145%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    dsp1/clk
    DSP48_X1Y27          DSP48E1                                      r  dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    dsp1/m_reg_s0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.699 r  dsp1/m_reg_s0__1/P[0]
                         net (fo=2, routed)           0.641     7.340    dsp1/p_1_in[17]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.464 r  dsp1/p_reg_s_reg_i_7/O
                         net (fo=1, routed)           0.000     7.464    dsp1/p_reg_s_reg_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.997 r  dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.312 r  dsp1/p_reg_s_reg_i_4/O[3]
                         net (fo=1, routed)           0.646     8.958    dsp1/A[5]
    SLICE_X33Y71         FDRE                                         r  dsp1/data1_out_reg[31]_i_2_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    SLICE_X33Y71         FDRE                                         r  dsp1/data1_out_reg[31]_i_2_psdsp_8/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X33Y71         FDRE (Setup_fdre_C_D)       -0.244     9.645    dsp1/data1_out_reg[31]_i_2_psdsp_8
  -------------------------------------------------------------------
                         required time                          9.645    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/data1_out_reg[31]_i_2_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 6.821ns (85.896%)  route 1.120ns (14.104%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    dsp1/clk
    DSP48_X1Y27          DSP48E1                                      r  dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    dsp1/m_reg_s0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.699 r  dsp1/m_reg_s0__1/P[0]
                         net (fo=2, routed)           0.641     7.340    dsp1/p_1_in[17]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.464 r  dsp1/p_reg_s_reg_i_7/O
                         net (fo=1, routed)           0.000     7.464    dsp1/p_reg_s_reg_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.997 r  dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.997    dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.114 r  dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.114    dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.437 r  dsp1/p_reg_s_reg_i_3/O[1]
                         net (fo=1, routed)           0.477     8.914    dsp1/A[7]
    SLICE_X33Y71         FDRE                                         r  dsp1/data1_out_reg[31]_i_2_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    SLICE_X33Y71         FDRE                                         r  dsp1/data1_out_reg[31]_i_2_psdsp_6/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X33Y71         FDRE (Setup_fdre_C_D)       -0.249     9.640    dsp1/data1_out_reg[31]_i_2_psdsp_6
  -------------------------------------------------------------------
                         required time                          9.640    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/p_reg_s_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 6.078ns (81.121%)  route 1.415ns (18.879%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    dsp1/clk
    DSP48_X1Y27          DSP48E1                                      r  dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    dsp1/m_reg_s0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.699 r  dsp1/m_reg_s0__1/P[0]
                         net (fo=2, routed)           0.641     7.340    dsp1/p_1_in[17]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.464 r  dsp1/p_reg_s_reg_i_7/O
                         net (fo=1, routed)           0.000     7.464    dsp1/p_reg_s_reg_i_7_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.694 r  dsp1/p_reg_s_reg_i_1/O[1]
                         net (fo=1, routed)           0.771     8.466    dsp1/p_reg_s_reg_i_1_n_6
    DSP48_X1Y29          DSP48E1                                      r  dsp1/p_reg_s_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    DSP48_X1Y29          DSP48E1                                      r  dsp1/p_reg_s_reg/CLK
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    DSP48_X1Y29          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.632     9.257    dsp1/p_reg_s_reg
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 i_reg_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            dsp1/m_reg_s0__1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.430ns (23.087%)  route 4.764ns (76.913%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.973     0.973    clk
    SLICE_X12Y80         FDRE                                         r  i_reg_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  i_reg_reg[1]_rep__3/Q
                         net (fo=123, routed)         1.797     3.288    dsp1/m_reg_s0__0_i_198_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124     3.412 r  dsp1/m_reg_s0__0_i_552/O
                         net (fo=1, routed)           0.000     3.412    dsp1/m_reg_s0__0_i_552_n_0
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I1_O)      0.247     3.659 r  dsp1/m_reg_s0__0_i_271/O
                         net (fo=1, routed)           0.000     3.659    dsp1/m_reg_s0__0_i_271_n_0
    SLICE_X4Y95          MUXF8 (Prop_muxf8_I0_O)      0.098     3.757 r  dsp1/m_reg_s0__0_i_108/O
                         net (fo=1, routed)           0.747     4.504    dsp1/m_reg_s0__0_i_108_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.319     4.823 r  dsp1/m_reg_s0__0_i_36/O
                         net (fo=1, routed)           0.589     5.411    dsp1/m_reg_s0__0_i_36_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     5.535 r  dsp1/m_reg_s0__0_i_9/O
                         net (fo=2, routed)           1.632     7.167    dsp1/m_reg_s0__0_i_9_n_0
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8802, unset)         0.924     9.924    dsp1/clk
    DSP48_X1Y28          DSP48E1                                      r  dsp1/m_reg_s0__1/CLK
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -1.928     7.961    dsp1/m_reg_s0__1
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y19         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/Q
                         net (fo=1, routed)           0.054     0.605    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/Q[21]
    SLICE_X10Y19         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X10Y19         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.076     0.508    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[14]/Q
                         net (fo=1, routed)           0.056     0.607    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/Q[14]
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.076     0.508    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/Q
                         net (fo=1, routed)           0.056     0.607    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/Q[12]
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.075     0.507    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y18         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[16]/Q
                         net (fo=1, routed)           0.056     0.607    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/Q[16]
    SLICE_X11Y18         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X11Y18         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y18         FDRE (Hold_fdre_C_D)         0.075     0.507    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y18         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[18]/Q
                         net (fo=1, routed)           0.056     0.607    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/Q[18]
    SLICE_X10Y18         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X10Y18         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.075     0.507    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=1, routed)           0.056     0.607    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/Q[13]
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X11Y17         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.071     0.503    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y42         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056     0.607    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[39]_0[9]
    SLICE_X25Y42         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y42         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.071     0.503    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y45         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.068     0.619    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[30]
    SLICE_X27Y45         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y45         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.078     0.510    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y45         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=2, routed)           0.068     0.619    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[28]
    SLICE_X27Y45         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y45         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.076     0.508    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.410     0.410    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X31Y34         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.068     0.619    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[3]
    SLICE_X31Y34         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8802, unset)         0.432     0.432    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X31Y34         FDRE                                         r  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.075     0.507    div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         9.000       6.846      DSP48_X1Y29   dsp1/p_reg_s_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X14Y53  FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X14Y53  FSM_sequential_state_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X14Y53  FSM_sequential_state_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X24Y65  FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X9Y57   FSM_sequential_state_reg_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X26Y58  FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X26Y58  FSM_sequential_state_reg_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X19Y75  addr1_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X19Y75  addr1_reg_reg[0]_rep/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.500       4.000      SLICE_X14Y53  FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.500       4.000      SLICE_X14Y53  FSM_sequential_state_reg_reg[0]_rep/C
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X16Y48  div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.500       4.000      SLICE_X14Y53  FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.500       4.000      SLICE_X14Y53  FSM_sequential_state_reg_reg[0]/C



