This repo is created because I attended a Design Verification Engineer position interview and underperformed. 
The kind interviewer suggested that I brush up my knowledge on UVM and SystemVerilog through self-implementing a DV environment for the APB bus.
Voila, let's do this!
