{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4184, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002831593854352832, "power__switching__total": 0.002852564910426736, "power__leakage__total": 2.5119216928715105e-08, "power__total": 0.005684183910489082, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.252786, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.252786, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.312669, "timing__setup__ws__corner:nom_tt_025C_1v80": 11.702045, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 117, "design__max_fanout_violation__count": 405, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.175801, "clock__skew__worst_setup": -0.175801, "timing__hold__ws": 0.101285, "timing__setup__ws": 7.245851, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 285.625 296.345", "design__core__bbox": "5.52 10.88 279.68 282.88", "design__io": 106, "design__die__area": 84643.5, "design__core__area": 74571.5, "design__instance__area": 26724.4, "design__instance__count__stdcell": 4184, "design__instance__area__stdcell": 26724.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.358372, "design__instance__utilization__stdcell": 0.358372, "floorplan__design__io": 104, "design__io__hpwl": 11464290, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 91061, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 96, "antenna__violating__nets": 7, "antenna__violating__pins": 8, "route__antenna_violations__count": 7, "route__net": 3174, "route__net__special": 2, "route__drc_errors__iter:1": 2870, "route__wirelength__iter:1": 102344, "route__drc_errors__iter:2": 1866, "route__wirelength__iter:2": 101311, "route__drc_errors__iter:3": 1810, "route__wirelength__iter:3": 101057, "route__drc_errors__iter:4": 666, "route__wirelength__iter:4": 100952, "route__drc_errors__iter:5": 157, "route__wirelength__iter:5": 100856, "route__drc_errors__iter:6": 38, "route__wirelength__iter:6": 100834, "route__drc_errors__iter:7": 15, "route__wirelength__iter:7": 100830, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 100833, "route__drc_errors": 0, "route__wirelength": 100833, "route__vias": 23251, "route__vias__singlecut": 23251, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 350.705, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 33, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.417752, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.417752, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.896197, "timing__setup__ws__corner:nom_ss_100C_1v60": 7.509578, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.18192, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.18192, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.102709, "timing__setup__ws__corner:nom_ff_n40C_1v95": 13.341986, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.244232, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.244232, "timing__hold__ws__corner:min_tt_025C_1v80": 0.309904, "timing__setup__ws__corner:min_tt_025C_1v80": 11.86325, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 19, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.403977, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.403977, "timing__hold__ws__corner:min_ss_100C_1v60": 0.89128, "timing__setup__ws__corner:min_ss_100C_1v60": 7.821644, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.175801, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.175801, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.101285, "timing__setup__ws__corner:min_ff_n40C_1v95": 13.442374, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.261152, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.261152, "timing__hold__ws__corner:max_tt_025C_1v80": 0.316166, "timing__setup__ws__corner:max_tt_025C_1v80": 11.565058, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 53, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.431358, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.431358, "timing__hold__ws__corner:max_ss_100C_1v60": 0.902383, "timing__setup__ws__corner:max_ss_100C_1v60": 7.245851, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.187731, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.187731, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.104748, "timing__setup__ws__corner:max_ff_n40C_1v95": 13.255275, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79824, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000250103, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00176166, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00025, "ir__drop__worst": 0.00176, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}