/* Module for EE/CSE371 Homework 1 Problem 1.
 * A simple synchronous signal with a DFF and fullAdder.
 */
module hw1p1 ();

	// for you to implement

endmodule  // hw1p1


/* Testbench for Homework 1 Problem 1 */
module hw1p1_testbench();

	// for you to implement

	initial begin
	
		// for you to implement
		
	end  // initial
	
endmodule  // hw1p1_testbench