<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: circt::ExportVerilog::OpLocMap Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacecirct.html">circt</a></li><li class="navelem"><a class="el" href="namespacecirct_1_1ExportVerilog.html">ExportVerilog</a></li><li class="navelem"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html">OpLocMap</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-types">Private Types</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classcirct_1_1ExportVerilog_1_1OpLocMap-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">circt::ExportVerilog::OpLocMap Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Track the output verilog line,column number information for every op.  
 <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for circt::ExportVerilog::OpLocMap:</div>
<div class="dyncontent">
<div class="center"><img src="classcirct_1_1ExportVerilog_1_1OpLocMap__coll__graph.png" border="0" usemap="#acirct_1_1ExportVerilog_1_1OpLocMap_coll__map" alt="Collaboration graph"/></div>
<map name="acirct_1_1ExportVerilog_1_1OpLocMap_coll__map" id="acirct_1_1ExportVerilog_1_1OpLocMap_coll__map">
<area shape="rect" title="Track the output verilog line,column number information for every op." alt="" coords="127,213,272,255"/>
<area shape="rect" title=" " alt="" coords="5,102,89,129"/>
<area shape="rect" title=" " alt="" coords="114,95,285,136"/>
<area shape="rect" title=" " alt="" coords="154,5,245,32"/>
<area shape="rect" title=" " alt="" coords="309,102,500,129"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LineColPair.html">LineColPair</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">LocationRange</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:abfc008f0dc2026013378b07b2779ec43"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">DataType</a> = std::pair&lt; Operation *, bool &gt;</td></tr>
<tr class="memdesc:abfc008f0dc2026013378b07b2779ec43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data that is unique to each callback.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">More...</a><br /></td></tr>
<tr class="separator:abfc008f0dc2026013378b07b2779ec43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac7f6cc68ffef1cdb7d6083bba6815b1b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ac7f6cc68ffef1cdb7d6083bba6815b1b">OpLocMap</a> (llvm::formatted_raw_ostream &amp;<a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a>)</td></tr>
<tr class="separator:ac7f6cc68ffef1cdb7d6083bba6815b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4652f4f1b752186a59a866500bf526"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aba4652f4f1b752186a59a866500bf526">OpLocMap</a> ()=default</td></tr>
<tr class="separator:aba4652f4f1b752186a59a866500bf526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a2b6cf64a8e7c29dfb3920a4ec5bf1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aa0a2b6cf64a8e7c29dfb3920a4ec5bf1">setStream</a> (llvm::formatted_raw_ostream &amp;f)</td></tr>
<tr class="memdesc:aa0a2b6cf64a8e7c29dfb3920a4ec5bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the output stream.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aa0a2b6cf64a8e7c29dfb3920a4ec5bf1">More...</a><br /></td></tr>
<tr class="separator:aa0a2b6cf64a8e7c29dfb3920a4ec5bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94e54b544af1049404af9e74783291d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab94e54b544af1049404af9e74783291d">operator()</a> (<a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">DataType</a> data)</td></tr>
<tr class="memdesc:ab94e54b544af1049404af9e74783291d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback operator, invoked on the print events indicated by <code>data</code>.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab94e54b544af1049404af9e74783291d">More...</a><br /></td></tr>
<tr class="separator:ab94e54b544af1049404af9e74783291d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb22f43e066f482740a2f29d598d2e20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#adb22f43e066f482740a2f29d598d2e20">updateIRWithLoc</a> (unsigned lineOffset, StringAttr fileName, MLIRContext *context)</td></tr>
<tr class="memdesc:adb22f43e066f482740a2f29d598d2e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called after the verilog has been exported and the corresponding locations are recorded in the map.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#adb22f43e066f482740a2f29d598d2e20">More...</a><br /></td></tr>
<tr class="separator:adb22f43e066f482740a2f29d598d2e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3888764cd6bc2c05ea2f5f74881ed16b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a3888764cd6bc2c05ea2f5f74881ed16b">clear</a> ()</td></tr>
<tr class="separator:a3888764cd6bc2c05ea2f5f74881ed16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-types"></a>
Private Types</h2></td></tr>
<tr class="memitem:ae6b83fe39e3d5f515a62fa999f22891d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ae6b83fe39e3d5f515a62fa999f22891d">Locations</a> = SmallVector&lt; <a class="el" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">LocationRange</a>, 2 &gt;</td></tr>
<tr class="separator:ae6b83fe39e3d5f515a62fa999f22891d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:aeacfaf087f8175a5aced3bf4277ce45d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aeacfaf087f8175a5aced3bf4277ce45d">addBeginLoc</a> (Operation *op)</td></tr>
<tr class="memdesc:aeacfaf087f8175a5aced3bf4277ce45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Record the output location from where the op begins to print.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#aeacfaf087f8175a5aced3bf4277ce45d">More...</a><br /></td></tr>
<tr class="separator:aeacfaf087f8175a5aced3bf4277ce45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b2c17cf5112d1c5cdefa86ba898b25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab7b2c17cf5112d1c5cdefa86ba898b25">addEndLoc</a> (Operation *op)</td></tr>
<tr class="memdesc:ab7b2c17cf5112d1c5cdefa86ba898b25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Record the output location where the op ends to print.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab7b2c17cf5112d1c5cdefa86ba898b25">More...</a><br /></td></tr>
<tr class="separator:ab7b2c17cf5112d1c5cdefa86ba898b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a8caee033829589bf3cec9c984ec94ec8"><td class="memItemLeft" align="right" valign="top">DenseMap&lt; Operation *, <a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ae6b83fe39e3d5f515a62fa999f22891d">Locations</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">map</a></td></tr>
<tr class="memdesc:a8caee033829589bf3cec9c984ec94ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map to store the verilog locations for each op.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a8caee033829589bf3cec9c984ec94ec8">More...</a><br /></td></tr>
<tr class="separator:a8caee033829589bf3cec9c984ec94ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46635bc5ac360486055723005fb56c11"><td class="memItemLeft" align="right" valign="top">llvm::formatted_raw_ostream *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">fStream</a></td></tr>
<tr class="memdesc:a46635bc5ac360486055723005fb56c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">The corresponding output stream, which provides the current print location on the stream.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#a46635bc5ac360486055723005fb56c11">More...</a><br /></td></tr>
<tr class="separator:a46635bc5ac360486055723005fb56c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab089dd14daa2021db950c2fe78402414"><td class="memItemLeft" align="right" valign="top">StringAttr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab089dd14daa2021db950c2fe78402414">verilogLineAttr</a></td></tr>
<tr class="memdesc:ab089dd14daa2021db950c2fe78402414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache to store string attributes.  <a href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ab089dd14daa2021db950c2fe78402414">More...</a><br /></td></tr>
<tr class="separator:ab089dd14daa2021db950c2fe78402414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8350bc2b0e659324c1f14f53ec13c62"><td class="memItemLeft" align="right" valign="top">StringAttr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ad8350bc2b0e659324c1f14f53ec13c62">metadataAttr</a></td></tr>
<tr class="separator:ad8350bc2b0e659324c1f14f53ec13c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Track the output verilog line,column number information for every op. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00183">183</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="abfc008f0dc2026013378b07b2779ec43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc008f0dc2026013378b07b2779ec43">&#9670;&nbsp;</a></span>DataType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">circt::ExportVerilog::OpLocMap::DataType</a> =  std::pair&lt;Operation *, bool&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data that is unique to each callback. </p>
<p>The op and whether its a begin or end location. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00199">199</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="ae6b83fe39e3d5f515a62fa999f22891d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b83fe39e3d5f515a62fa999f22891d">&#9670;&nbsp;</a></span>Locations</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ae6b83fe39e3d5f515a62fa999f22891d">circt::ExportVerilog::OpLocMap::Locations</a> =  SmallVector&lt;<a class="el" href="structcirct_1_1ExportVerilog_1_1OpLocMap_1_1LocationRange.html">LocationRange</a>, 2&gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00266">266</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac7f6cc68ffef1cdb7d6083bba6815b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f6cc68ffef1cdb7d6083bba6815b1b">&#9670;&nbsp;</a></span>OpLocMap() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">circt::ExportVerilog::OpLocMap::OpLocMap </td>
          <td>(</td>
          <td class="paramtype">llvm::formatted_raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>fStream</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00201">201</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

</div>
</div>
<a id="aba4652f4f1b752186a59a866500bf526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4652f4f1b752186a59a866500bf526">&#9670;&nbsp;</a></span>OpLocMap() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">circt::ExportVerilog::OpLocMap::OpLocMap </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aeacfaf087f8175a5aced3bf4277ce45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeacfaf087f8175a5aced3bf4277ce45d">&#9670;&nbsp;</a></span>addBeginLoc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void circt::ExportVerilog::OpLocMap::addBeginLoc </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Record the output location from where the op begins to print. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00185">185</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00271">fStream</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00268">map</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogInternals_8h_source.html#l00207">operator()()</a>.</p>

</div>
</div>
<a id="ab7b2c17cf5112d1c5cdefa86ba898b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b2c17cf5112d1c5cdefa86ba898b25">&#9670;&nbsp;</a></span>addEndLoc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void circt::ExportVerilog::OpLocMap::addEndLoc </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Record the output location where the op ends to print. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00189">189</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">References <a class="el" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert()</a>, <a class="el" href="InstanceGraph_8cpp_source.html#l00228">empty</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00271">fStream</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00268">map</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogInternals_8h_source.html#l00207">operator()()</a>.</p>

</div>
</div>
<a id="a3888764cd6bc2c05ea2f5f74881ed16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3888764cd6bc2c05ea2f5f74881ed16b">&#9670;&nbsp;</a></span>clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void circt::ExportVerilog::OpLocMap::clear </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00249">249</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00268">map</a>.</p>

</div>
</div>
<a id="ab94e54b544af1049404af9e74783291d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94e54b544af1049404af9e74783291d">&#9670;&nbsp;</a></span>operator()()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void circt::ExportVerilog::OpLocMap::operator() </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#abfc008f0dc2026013378b07b2779ec43">DataType</a>&#160;</td>
          <td class="paramname"><em>data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Callback operator, invoked on the print events indicated by <code>data</code>. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00207">207</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00185">addBeginLoc()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00189">addEndLoc()</a>, <a class="el" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert()</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00271">fStream</a>.</p>

</div>
</div>
<a id="aa0a2b6cf64a8e7c29dfb3920a4ec5bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a2b6cf64a8e7c29dfb3920a4ec5bf1">&#9670;&nbsp;</a></span>setStream()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void circt::ExportVerilog::OpLocMap::setStream </td>
          <td>(</td>
          <td class="paramtype">llvm::formatted_raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the output stream. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00205">205</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00271">fStream</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06446">circt::ExportVerilog::SharedEmitterState::emitOps()</a>.</p>

</div>
</div>
<a id="adb22f43e066f482740a2f29d598d2e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb22f43e066f482740a2f29d598d2e20">&#9670;&nbsp;</a></span>updateIRWithLoc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void circt::ExportVerilog::OpLocMap::updateIRWithLoc </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>lineOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringAttr&#160;</td>
          <td class="paramname"><em>fileName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">MLIRContext *&#160;</td>
          <td class="paramname"><em>context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Called after the verilog has been exported and the corresponding locations are recorded in the map. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00219">219</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">References <a class="el" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert()</a>, <a class="el" href="CalyxOps_8cpp_source.html#l00054">circt::calyx::direction::get()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00268">map</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00273">metadataAttr</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00273">verilogLineAttr</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a46635bc5ac360486055723005fb56c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46635bc5ac360486055723005fb56c11">&#9670;&nbsp;</a></span>fStream</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::formatted_raw_ostream* circt::ExportVerilog::OpLocMap::fStream</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The corresponding output stream, which provides the current print location on the stream. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00271">271</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogInternals_8h_source.html#l00185">addBeginLoc()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00189">addEndLoc()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00207">operator()()</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00205">setStream()</a>.</p>

</div>
</div>
<a id="a8caee033829589bf3cec9c984ec94ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8caee033829589bf3cec9c984ec94ec8">&#9670;&nbsp;</a></span>map</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">DenseMap&lt;Operation *, <a class="el" href="classcirct_1_1ExportVerilog_1_1OpLocMap.html#ae6b83fe39e3d5f515a62fa999f22891d">Locations</a>&gt; circt::ExportVerilog::OpLocMap::map</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Map to store the verilog locations for each op. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00268">268</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogInternals_8h_source.html#l00185">addBeginLoc()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00189">addEndLoc()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00249">clear()</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00219">updateIRWithLoc()</a>.</p>

</div>
</div>
<a id="ad8350bc2b0e659324c1f14f53ec13c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8350bc2b0e659324c1f14f53ec13c62">&#9670;&nbsp;</a></span>metadataAttr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">StringAttr circt::ExportVerilog::OpLocMap::metadataAttr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00273">273</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogInternals_8h_source.html#l00219">updateIRWithLoc()</a>.</p>

</div>
</div>
<a id="ab089dd14daa2021db950c2fe78402414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab089dd14daa2021db950c2fe78402414">&#9670;&nbsp;</a></span>verilogLineAttr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">StringAttr circt::ExportVerilog::OpLocMap::verilogLineAttr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Cache to store string attributes. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogInternals_8h_source.html#l00273">273</a> of file <a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogInternals_8h_source.html#l00219">updateIRWithLoc()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ExportVerilog/<a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:56 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
