#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec  8 17:43:04 2024
# Process ID: 5360
# Current directory: /home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/vivado.jou
# Running On        :eecs-digital-24
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.675 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40891 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 2
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5387
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.590 ; gain = 404.742 ; free physical = 27539 ; free virtual = 37556
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'transmit' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:61]
WARNING: [Synth 8-6901] identifier 'nn_done' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:62]
WARNING: [Synth 8-6901] identifier 'done_nn_out' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:63]
WARNING: [Synth 8-6901] identifier 'e_lsfr_simulator' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:296]
WARNING: [Synth 8-6901] identifier 'douta_pt' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:296]
WARNING: [Synth 8-6901] identifier 'done_dec_out' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:364]
WARNING: [Synth 8-6901] identifier 'done_nn_out' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:367]
WARNING: [Synth 8-6901] identifier 'addra_pt' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:635]
WARNING: [Synth 8-6901] identifier 'addra_sk' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:636]
WARNING: [Synth 8-6901] identifier 'addra_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:637]
WARNING: [Synth 8-6901] identifier 'addrb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:639]
WARNING: [Synth 8-6901] identifier 'addra_pt' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:644]
WARNING: [Synth 8-6901] identifier 'addra_sk' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:645]
WARNING: [Synth 8-6901] identifier 'addra_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:646]
WARNING: [Synth 8-6901] identifier 'addra_pt' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:650]
WARNING: [Synth 8-6901] identifier 'addra_sk' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:651]
WARNING: [Synth 8-6901] identifier 'write_b_valid' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:653]
WARNING: [Synth 8-6901] identifier 'addrb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:654]
WARNING: [Synth 8-6901] identifier 'dinb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:655]
WARNING: [Synth 8-6901] identifier 'addra_pt' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:662]
WARNING: [Synth 8-6901] identifier 'addra_sk' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:663]
WARNING: [Synth 8-6901] identifier 'addra_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:664]
WARNING: [Synth 8-6901] identifier 'addra_pt' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:668]
WARNING: [Synth 8-6901] identifier 'addra_sk' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:669]
WARNING: [Synth 8-6901] identifier 'addra_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:670]
WARNING: [Synth 8-6901] identifier 'write_b_valid' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:671]
WARNING: [Synth 8-6901] identifier 'addrb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:672]
WARNING: [Synth 8-6901] identifier 'dinb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:673]
WARNING: [Synth 8-6901] identifier 'addra_pt' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:680]
WARNING: [Synth 8-6901] identifier 'addra_sk' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:681]
WARNING: [Synth 8-6901] identifier 'addra_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:682]
WARNING: [Synth 8-6901] identifier 'write_b_valid' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:683]
WARNING: [Synth 8-6901] identifier 'addra_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:689]
WARNING: [Synth 8-6901] identifier 'addra_nn' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:690]
WARNING: [Synth 8-6901] identifier 'write_b_valid' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:691]
WARNING: [Synth 8-6901] identifier 'addrb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:692]
WARNING: [Synth 8-6901] identifier 'dinb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:693]
WARNING: [Synth 8-6901] identifier 'addra_bias' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:694]
WARNING: [Synth 8-6901] identifier 'write_b_valid' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:699]
WARNING: [Synth 8-6901] identifier 'addrb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:700]
WARNING: [Synth 8-6901] identifier 'dinb_b' is used before its declaration [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:701]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:5]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/uart_receive.sv:1]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/uart_receive.sv:1]
INFO: [Synth 8-6157] synthesizing module 'compress_4' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/compress.sv:2]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/compress.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'compress_4' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/compress.sv:2]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/seven_segment_controller.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/seven_segment_controller.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/seven_segment_controller.sv:2]
WARNING: [Synth 8-689] width (15) of port connection 'val_in' does not match port width (32) of module 'seven_segment_controller' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:121]
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/uart_transmit.sv:1]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/uart_transmit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 25251 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'enc_addr_looper' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:1]
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter K bound to: 500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (10) of port connection 'count_out' does not match port width (9) of module 'evt_counter' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:32]
INFO: [Synth 8-6157] synthesizing module 'evt_counter__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (10) of port connection 'count_out' does not match port width (8) of module 'evt_counter__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'enc_addr_looper' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'public_private_mm' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/public_private_mm.sv:1]
	Parameter DEPTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'public_private_mm' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/public_private_mm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/pipeline.sv:3]
	Parameter BITS bound to: 1 - type: integer 
	Parameter STAGES bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/pipeline.sv:3]
INFO: [Synth 8-6157] synthesizing module 'b_adder' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/b_adder.sv:1]
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter ADD bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'b_adder' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/b_adder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'enc_addr_looper__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:1]
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter K bound to: 500 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'count_out' does not match port width (9) of module 'evt_counter' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:32]
INFO: [Synth 8-6157] synthesizing module 'evt_counter__parameterized1' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter__parameterized1' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (10) of port connection 'count_out' does not match port width (5) of module 'evt_counter__parameterized1' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'enc_addr_looper__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'public_private_mm__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/public_private_mm.sv:1]
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'public_private_mm__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/public_private_mm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'b_adder__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/b_adder.sv:1]
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter ADD bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'b_adder__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/b_adder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nn_addr_looper' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_addr_looper.sv:1]
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter K bound to: 502 - type: integer 
	Parameter NN_OUT bound to: 10 - type: integer 
	Parameter BOOTSTRAP bound to: 10 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'count_out' does not match port width (5) of module 'evt_counter__parameterized1' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_addr_looper.sv:33]
INFO: [Synth 8-6157] synthesizing module 'evt_counter__parameterized2' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 251 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter__parameterized2' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (8) of port connection 'count_out' does not match port width (9) of module 'evt_counter__parameterized2' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_addr_looper.sv:39]
WARNING: [Synth 8-689] width (10) of port connection 'count_out' does not match port width (8) of module 'evt_counter__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_addr_looper.sv:45]
WARNING: [Synth 8-689] width (10) of port connection 'count_out' does not match port width (5) of module 'evt_counter__parameterized1' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_addr_looper.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'nn_addr_looper' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_addr_looper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nn_adder' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_adder.sv:1]
	Parameter K_VAL bound to: 502 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter OUT_NODES bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nn_adder' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_adder.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'idx_k_in' does not match port width (10) of module 'nn_adder' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:577]
WARNING: [Synth 8-689] width (10) of port connection 'sum_idx_w' does not match port width (6) of module 'nn_adder' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:588]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/pipeline.sv:3]
	Parameter BITS bound to: 1 - type: integer 
	Parameter STAGES bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/pipeline.sv:3]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 2 - type: integer 
	Parameter RAM_DEPTH bound to: 101 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ../data/pt.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '../data/pt.mem' is read successfully [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:51]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (7) of module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:732]
WARNING: [Synth 8-689] width (32) of port connection 'dinb' does not match port width (2) of module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:733]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 2 - type: integer 
	Parameter RAM_DEPTH bound to: 251 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ../data/s.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '../data/s.mem' is read successfully [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:51]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (8) of module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:768]
WARNING: [Synth 8-689] width (32) of port connection 'dinb' does not match port width (2) of module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:769]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized2' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 2511 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ../data/b.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '../data/b.mem' is read successfully [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:51]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized2' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized3' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 3 - type: integer 
	Parameter RAM_DEPTH bound to: 1000 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ../data/nn.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '../data/nn.mem' is read successfully [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:51]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized3' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized4' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 3 - type: integer 
	Parameter RAM_DEPTH bound to: 10 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ../data/biases.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '../data/biases.mem' is read successfully [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:51]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized4' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'evt_counter__parameterized3' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 28114 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter__parameterized3' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (15) of port connection 'count_out' does not match port width (16) of module 'evt_counter__parameterized3' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:887]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:5]
WARNING: [Synth 8-6014] Unused sequential element addr_valid_buffer_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:53]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[4] was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/pipeline.sv:18]
WARNING: [Synth 8-6014] Unused sequential element addr_valid_buffer_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/enc_addr_looper.sv:53]
WARNING: [Synth 8-6014] Unused sequential element add_bias_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/nn_adder.sv:38]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[5] was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/pipeline.sv:18]
WARNING: [Synth 8-6014] Unused sequential element s_idx_buffer_enc_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:282]
WARNING: [Synth 8-6014] Unused sequential element s_idx_enc_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:283]
WARNING: [Synth 8-6014] Unused sequential element b_addr_enc_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:288]
WARNING: [Synth 8-6014] Unused sequential element e_valid_buffer_enc_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:290]
WARNING: [Synth 8-6014] Unused sequential element e_valid_enc_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:291]
WARNING: [Synth 8-6014] Unused sequential element a_idx_dec_b0_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:481]
WARNING: [Synth 8-6014] Unused sequential element a_idx_dec_b1_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:482]
WARNING: [Synth 8-6014] Unused sequential element s_idx_buffer_dec_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:485]
WARNING: [Synth 8-6014] Unused sequential element s_idx_dec_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:481]
WARNING: [Synth 8-6014] Unused sequential element addrb_A_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:898]
WARNING: [Synth 8-6014] Unused sequential element uart_transmit_buff_reg was removed.  [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:932]
WARNING: [Synth 8-87] always_comb on 'addra_A_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:168]
WARNING: [Synth 8-87] always_comb on 'addra_pt_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:635]
WARNING: [Synth 8-87] always_comb on 'addra_sk_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:636]
WARNING: [Synth 8-87] always_comb on 'addra_b_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:637]
WARNING: [Synth 8-87] always_comb on 'addrb_b_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:639]
WARNING: [Synth 8-87] always_comb on 'write_b_valid_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:653]
WARNING: [Synth 8-87] always_comb on 'dinb_b_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:655]
WARNING: [Synth 8-87] always_comb on 'addra_nn_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:690]
WARNING: [Synth 8-87] always_comb on 'addra_bias_reg' did not result in combinational logic [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:694]
WARNING: [Synth 8-3848] Net addrb in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:159]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port e_in[31] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[30] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[29] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[28] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[27] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[26] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[25] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[24] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[23] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[22] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[21] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[20] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[19] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[18] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[17] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[16] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[15] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[14] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[13] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[12] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[11] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[10] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[9] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[8] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[7] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[6] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[5] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[4] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[3] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[2] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[1] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[0] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_valid in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[31] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[30] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[29] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[28] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[27] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[26] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[25] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[24] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[23] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[22] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[21] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[20] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[19] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[18] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[17] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[16] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_valid in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[31] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[30] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[29] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[28] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[27] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[26] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[25] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[24] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[23] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[22] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[21] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[20] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[19] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[18] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[17] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[16] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[15] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[14] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[13] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[12] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[11] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[10] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[9] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[8] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[7] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[6] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[5] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[4] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[3] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[2] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[1] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[0] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2302.871 ; gain = 541.023 ; free physical = 27374 ; free virtual = 37392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2314.746 ; gain = 552.898 ; free physical = 27374 ; free virtual = 37392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2314.746 ; gain = 552.898 ; free physical = 27374 ; free virtual = 37392
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2314.746 ; gain = 0.000 ; free physical = 27374 ; free virtual = 37392
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.508 ; gain = 0.000 ; free physical = 27374 ; free virtual = 37392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.508 ; gain = 0.000 ; free physical = 27374 ; free virtual = 37392
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27370 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27370 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27370 ; free virtual = 37388
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'count_out_reg' in module 'compress_4'
WARNING: [Synth 8-3936] Found unconnected internal register 'b_addr_dec_reg' and it is trimmed from '13' to '12' bits. [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:493]
INFO: [Synth 8-802] inferred FSM for state register 'idx_reg' in module 'top_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_out_reg' using encoding 'sequential' in module 'compress_4'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized1:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized2:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized3:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized4:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idx_reg' using encoding 'sequential' in module 'top_level'
WARNING: [Synth 8-327] inferring latch for variable 'addra_b_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:637]
WARNING: [Synth 8-327] inferring latch for variable 'addrb_b_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:639]
WARNING: [Synth 8-327] inferring latch for variable 'dinb_b_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:655]
WARNING: [Synth 8-327] inferring latch for variable 'write_b_valid_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:653]
WARNING: [Synth 8-327] inferring latch for variable 'addra_sk_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:636]
WARNING: [Synth 8-327] inferring latch for variable 'addra_pt_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:635]
WARNING: [Synth 8-327] inferring latch for variable 'addra_A_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:168]
WARNING: [Synth 8-327] inferring latch for variable 'addra_nn_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:690]
WARNING: [Synth 8-327] inferring latch for variable 'addra_bias_reg' [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:694]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27368 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 1     
	   5 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 50    
+---RAMs : 
	             789K Bit	(25251 X 32 bit)          RAMs := 1     
	              78K Bit	(2511 X 32 bit)          RAMs := 1     
	               2K Bit	(1000 X 3 bit)          RAMs := 1     
	              502 Bit	(251 X 2 bit)          RAMs := 1     
	              202 Bit	(101 X 2 bit)          RAMs := 1     
	               30 Bit	(10 X 3 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 3     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 2     
	   6 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 20    
	   4 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 41    
	   4 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'a_idx_enc_reg' and it is trimmed from '10' to '9' bits. [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:258]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_idx_buffer_enc_reg' and it is trimmed from '10' to '9' bits. [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_idx_dec_reg' and it is trimmed from '10' to '9' bits. [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:459]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_idx_buffer_dec_reg' and it is trimmed from '10' to '9' bits. [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/hdl/top_level.sv:479]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port e_in[31] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[30] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[29] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[28] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[27] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[26] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[25] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[24] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[23] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[22] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[21] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[20] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[19] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[18] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[17] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[16] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[15] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[14] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[13] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[12] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[11] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[10] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[9] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[8] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[7] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[6] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[5] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[4] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[3] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[2] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[1] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port e_in[0] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_valid in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[31] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[30] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[29] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[28] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[27] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[26] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[25] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[24] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[23] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[22] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[21] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[20] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[19] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[18] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[17] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[16] in module b_adder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_valid in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[31] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[30] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[29] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[28] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[27] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[26] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[25] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[24] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[23] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[22] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[21] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[20] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[19] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[18] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[17] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[16] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[15] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[14] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[13] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[12] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[11] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[10] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[9] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[8] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[7] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[6] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[5] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[4] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[3] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[2] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[1] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[0] in module b_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element audio_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element pt_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element sk_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element b_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element nn_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element nn_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bias_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bias_bram/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27325 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | audio_bram/BRAM_reg | 24 K x 32(READ_FIRST)  | W |   | 24 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|top_level   | b_bram/BRAM_reg     | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+-----------+----------------------+-------------------------------------------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives                                            | 
+------------+------------------+-----------+----------------------+-------------------------------------------------------+
|top_level   | pt_bram/BRAM_reg | Implied   | 128 x 2              | RAM16X1D x 2 RAM32X1D x 2 RAM64X1D x 2                | 
|top_level   | sk_bram/BRAM_reg | Implied   | 256 x 2              | RAM16X1D x 4 RAM32X1D x 2 RAM64X1D x 2 RAM128X1D x 2  | 
+------------+------------------+-----------+----------------------+-------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27325 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | audio_bram/BRAM_reg | 24 K x 32(READ_FIRST)  | W |   | 24 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|top_level   | b_bram/BRAM_reg     | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+------------------+-----------+----------------------+-------------------------------------------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives                                            | 
+------------+------------------+-----------+----------------------+-------------------------------------------------------+
|top_level   | pt_bram/BRAM_reg | Implied   | 128 x 2              | RAM16X1D x 2 RAM32X1D x 2 RAM64X1D x 2                | 
|top_level   | sk_bram/BRAM_reg | Implied   | 256 x 2              | RAM16X1D x 4 RAM32X1D x 2 RAM64X1D x 2 RAM128X1D x 2  | 
+------------+------------------+-----------+----------------------+-------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (addra_A_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | my_pub_sec_mm/h_out_reg[7]        | 3      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|top_level   | done_nn_pipeline/data_out_reg[0]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | done_enc_pipeline/data_out_reg[0] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_level   | done_dec_pipeline/data_out_reg[0] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   107|
|3     |LUT1      |    74|
|4     |LUT2      |   229|
|5     |LUT3      |    83|
|6     |LUT4      |   206|
|7     |LUT5      |   141|
|8     |LUT6      |   771|
|9     |MUXF7     |    27|
|10    |MUXF8     |    12|
|11    |RAM128X1D |     2|
|12    |RAM16X1D  |     6|
|13    |RAM32X1D  |     4|
|14    |RAM64X1D  |     4|
|15    |RAMB36E1  |    36|
|17    |SRL16E    |    11|
|18    |FDRE      |   905|
|19    |FDSE      |     1|
|20    |LD        |   566|
|21    |IBUF      |     7|
|22    |OBUF      |    45|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2413.508 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 153 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2413.508 ; gain = 552.898 ; free physical = 27326 ; free virtual = 37355
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2413.516 ; gain = 651.660 ; free physical = 27326 ; free virtual = 37355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2413.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37690
INFO: [Netlist 29-17] Analyzing 764 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/xdc/top_level.xdc]
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep/G of addra_A_reg[0]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__0/G of addra_A_reg[0]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__1/G of addra_A_reg[0]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__10/G of addra_A_reg[0]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__11/G of addra_A_reg[0]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__12/G of addra_A_reg[0]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__13/G of addra_A_reg[0]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__14/G of addra_A_reg[0]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__15/G of addra_A_reg[0]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__16/G of addra_A_reg[0]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__17/G of addra_A_reg[0]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__18/G of addra_A_reg[0]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__19/G of addra_A_reg[0]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__2/G of addra_A_reg[0]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__20/G of addra_A_reg[0]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__21/G of addra_A_reg[0]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__22/G of addra_A_reg[0]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__23/G of addra_A_reg[0]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__24/G of addra_A_reg[0]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__25/G of addra_A_reg[0]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__26/G of addra_A_reg[0]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__27/G of addra_A_reg[0]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__28/G of addra_A_reg[0]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__29/G of addra_A_reg[0]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__3/G of addra_A_reg[0]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__30/G of addra_A_reg[0]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__4/G of addra_A_reg[0]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__5/G of addra_A_reg[0]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__6/G of addra_A_reg[0]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__7/G of addra_A_reg[0]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__8/G of addra_A_reg[0]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[0]_rep__9/G of addra_A_reg[0]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep/G of addra_A_reg[10]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__0/G of addra_A_reg[10]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__1/G of addra_A_reg[10]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__10/G of addra_A_reg[10]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__11/G of addra_A_reg[10]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__12/G of addra_A_reg[10]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__13/G of addra_A_reg[10]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__14/G of addra_A_reg[10]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__15/G of addra_A_reg[10]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__16/G of addra_A_reg[10]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__17/G of addra_A_reg[10]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__18/G of addra_A_reg[10]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__19/G of addra_A_reg[10]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__2/G of addra_A_reg[10]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__20/G of addra_A_reg[10]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__21/G of addra_A_reg[10]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__22/G of addra_A_reg[10]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__23/G of addra_A_reg[10]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__24/G of addra_A_reg[10]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__25/G of addra_A_reg[10]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__26/G of addra_A_reg[10]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__27/G of addra_A_reg[10]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__28/G of addra_A_reg[10]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__29/G of addra_A_reg[10]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__3/G of addra_A_reg[10]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__30/G of addra_A_reg[10]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__4/G of addra_A_reg[10]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__5/G of addra_A_reg[10]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__6/G of addra_A_reg[10]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__7/G of addra_A_reg[10]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__8/G of addra_A_reg[10]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[10]_rep__9/G of addra_A_reg[10]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep/G of addra_A_reg[11]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__0/G of addra_A_reg[11]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__1/G of addra_A_reg[11]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__10/G of addra_A_reg[11]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__11/G of addra_A_reg[11]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__12/G of addra_A_reg[11]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__13/G of addra_A_reg[11]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__14/G of addra_A_reg[11]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__15/G of addra_A_reg[11]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__16/G of addra_A_reg[11]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__17/G of addra_A_reg[11]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__18/G of addra_A_reg[11]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__19/G of addra_A_reg[11]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__2/G of addra_A_reg[11]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__20/G of addra_A_reg[11]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__21/G of addra_A_reg[11]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__22/G of addra_A_reg[11]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__23/G of addra_A_reg[11]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__24/G of addra_A_reg[11]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__25/G of addra_A_reg[11]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__26/G of addra_A_reg[11]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__27/G of addra_A_reg[11]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__28/G of addra_A_reg[11]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__29/G of addra_A_reg[11]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__3/G of addra_A_reg[11]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__30/G of addra_A_reg[11]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__4/G of addra_A_reg[11]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__5/G of addra_A_reg[11]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__6/G of addra_A_reg[11]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__7/G of addra_A_reg[11]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__8/G of addra_A_reg[11]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[11]_rep__9/G of addra_A_reg[11]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep/G of addra_A_reg[12]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__0/G of addra_A_reg[12]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__1/G of addra_A_reg[12]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__10/G of addra_A_reg[12]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__11/G of addra_A_reg[12]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__12/G of addra_A_reg[12]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__13/G of addra_A_reg[12]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__14/G of addra_A_reg[12]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__15/G of addra_A_reg[12]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__16/G of addra_A_reg[12]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__17/G of addra_A_reg[12]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__18/G of addra_A_reg[12]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__19/G of addra_A_reg[12]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__2/G of addra_A_reg[12]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__20/G of addra_A_reg[12]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__21/G of addra_A_reg[12]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__22/G of addra_A_reg[12]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__23/G of addra_A_reg[12]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__24/G of addra_A_reg[12]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__25/G of addra_A_reg[12]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__26/G of addra_A_reg[12]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__27/G of addra_A_reg[12]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__28/G of addra_A_reg[12]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__29/G of addra_A_reg[12]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__3/G of addra_A_reg[12]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__30/G of addra_A_reg[12]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__4/G of addra_A_reg[12]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__5/G of addra_A_reg[12]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__6/G of addra_A_reg[12]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__7/G of addra_A_reg[12]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__8/G of addra_A_reg[12]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[12]_rep__9/G of addra_A_reg[12]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep/G of addra_A_reg[13]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__0/G of addra_A_reg[13]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__1/G of addra_A_reg[13]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__10/G of addra_A_reg[13]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__11/G of addra_A_reg[13]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__12/G of addra_A_reg[13]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__13/G of addra_A_reg[13]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__14/G of addra_A_reg[13]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__15/G of addra_A_reg[13]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__16/G of addra_A_reg[13]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__17/G of addra_A_reg[13]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__18/G of addra_A_reg[13]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__19/G of addra_A_reg[13]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__2/G of addra_A_reg[13]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__20/G of addra_A_reg[13]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__21/G of addra_A_reg[13]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__22/G of addra_A_reg[13]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__23/G of addra_A_reg[13]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__24/G of addra_A_reg[13]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__25/G of addra_A_reg[13]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__26/G of addra_A_reg[13]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__27/G of addra_A_reg[13]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__28/G of addra_A_reg[13]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__29/G of addra_A_reg[13]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__3/G of addra_A_reg[13]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__30/G of addra_A_reg[13]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__4/G of addra_A_reg[13]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__5/G of addra_A_reg[13]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__6/G of addra_A_reg[13]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__7/G of addra_A_reg[13]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__8/G of addra_A_reg[13]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[13]_rep__9/G of addra_A_reg[13]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep/G of addra_A_reg[14]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__0/G of addra_A_reg[14]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__1/G of addra_A_reg[14]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__10/G of addra_A_reg[14]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__11/G of addra_A_reg[14]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__12/G of addra_A_reg[14]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__13/G of addra_A_reg[14]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__14/G of addra_A_reg[14]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__15/G of addra_A_reg[14]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__16/G of addra_A_reg[14]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__17/G of addra_A_reg[14]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__18/G of addra_A_reg[14]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__19/G of addra_A_reg[14]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__2/G of addra_A_reg[14]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__20/G of addra_A_reg[14]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__21/G of addra_A_reg[14]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__22/G of addra_A_reg[14]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__23/G of addra_A_reg[14]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__24/G of addra_A_reg[14]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__25/G of addra_A_reg[14]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__26/G of addra_A_reg[14]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__27/G of addra_A_reg[14]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__28/G of addra_A_reg[14]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__29/G of addra_A_reg[14]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__3/G of addra_A_reg[14]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__30/G of addra_A_reg[14]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__4/G of addra_A_reg[14]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__5/G of addra_A_reg[14]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__6/G of addra_A_reg[14]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__7/G of addra_A_reg[14]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__8/G of addra_A_reg[14]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[14]_rep__9/G of addra_A_reg[14]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep/G of addra_A_reg[1]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__0/G of addra_A_reg[1]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__1/G of addra_A_reg[1]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__10/G of addra_A_reg[1]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__11/G of addra_A_reg[1]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__12/G of addra_A_reg[1]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__13/G of addra_A_reg[1]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__14/G of addra_A_reg[1]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__15/G of addra_A_reg[1]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__16/G of addra_A_reg[1]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__17/G of addra_A_reg[1]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__18/G of addra_A_reg[1]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__19/G of addra_A_reg[1]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__2/G of addra_A_reg[1]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__20/G of addra_A_reg[1]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__21/G of addra_A_reg[1]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__22/G of addra_A_reg[1]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__23/G of addra_A_reg[1]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__24/G of addra_A_reg[1]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__25/G of addra_A_reg[1]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__26/G of addra_A_reg[1]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__27/G of addra_A_reg[1]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__28/G of addra_A_reg[1]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__29/G of addra_A_reg[1]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__3/G of addra_A_reg[1]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__30/G of addra_A_reg[1]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__4/G of addra_A_reg[1]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__5/G of addra_A_reg[1]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__6/G of addra_A_reg[1]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__7/G of addra_A_reg[1]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__8/G of addra_A_reg[1]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[1]_rep__9/G of addra_A_reg[1]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep/G of addra_A_reg[2]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__0/G of addra_A_reg[2]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__1/G of addra_A_reg[2]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__10/G of addra_A_reg[2]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__11/G of addra_A_reg[2]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__12/G of addra_A_reg[2]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__13/G of addra_A_reg[2]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__14/G of addra_A_reg[2]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__15/G of addra_A_reg[2]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__16/G of addra_A_reg[2]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__17/G of addra_A_reg[2]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__18/G of addra_A_reg[2]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__19/G of addra_A_reg[2]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__2/G of addra_A_reg[2]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__20/G of addra_A_reg[2]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__21/G of addra_A_reg[2]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__22/G of addra_A_reg[2]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__23/G of addra_A_reg[2]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__24/G of addra_A_reg[2]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__25/G of addra_A_reg[2]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__26/G of addra_A_reg[2]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__27/G of addra_A_reg[2]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__28/G of addra_A_reg[2]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__29/G of addra_A_reg[2]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__3/G of addra_A_reg[2]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__30/G of addra_A_reg[2]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__4/G of addra_A_reg[2]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__5/G of addra_A_reg[2]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__6/G of addra_A_reg[2]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__7/G of addra_A_reg[2]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__8/G of addra_A_reg[2]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[2]_rep__9/G of addra_A_reg[2]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep/G of addra_A_reg[3]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__0/G of addra_A_reg[3]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__1/G of addra_A_reg[3]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__10/G of addra_A_reg[3]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__11/G of addra_A_reg[3]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__12/G of addra_A_reg[3]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__13/G of addra_A_reg[3]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__14/G of addra_A_reg[3]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__15/G of addra_A_reg[3]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__16/G of addra_A_reg[3]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__17/G of addra_A_reg[3]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__18/G of addra_A_reg[3]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__19/G of addra_A_reg[3]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__2/G of addra_A_reg[3]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__20/G of addra_A_reg[3]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__21/G of addra_A_reg[3]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__22/G of addra_A_reg[3]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__23/G of addra_A_reg[3]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__24/G of addra_A_reg[3]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__25/G of addra_A_reg[3]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__26/G of addra_A_reg[3]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__27/G of addra_A_reg[3]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__28/G of addra_A_reg[3]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__29/G of addra_A_reg[3]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__3/G of addra_A_reg[3]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__30/G of addra_A_reg[3]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__4/G of addra_A_reg[3]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__5/G of addra_A_reg[3]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__6/G of addra_A_reg[3]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__7/G of addra_A_reg[3]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__8/G of addra_A_reg[3]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[3]_rep__9/G of addra_A_reg[3]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep/G of addra_A_reg[4]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__0/G of addra_A_reg[4]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__1/G of addra_A_reg[4]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__10/G of addra_A_reg[4]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__11/G of addra_A_reg[4]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__12/G of addra_A_reg[4]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__13/G of addra_A_reg[4]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__14/G of addra_A_reg[4]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__15/G of addra_A_reg[4]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__16/G of addra_A_reg[4]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__17/G of addra_A_reg[4]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__18/G of addra_A_reg[4]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__19/G of addra_A_reg[4]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__2/G of addra_A_reg[4]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__20/G of addra_A_reg[4]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__21/G of addra_A_reg[4]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__22/G of addra_A_reg[4]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__23/G of addra_A_reg[4]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__24/G of addra_A_reg[4]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__25/G of addra_A_reg[4]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__26/G of addra_A_reg[4]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__27/G of addra_A_reg[4]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__28/G of addra_A_reg[4]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__29/G of addra_A_reg[4]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__3/G of addra_A_reg[4]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__30/G of addra_A_reg[4]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__4/G of addra_A_reg[4]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__5/G of addra_A_reg[4]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__6/G of addra_A_reg[4]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__7/G of addra_A_reg[4]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__8/G of addra_A_reg[4]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[4]_rep__9/G of addra_A_reg[4]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep/G of addra_A_reg[5]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__0/G of addra_A_reg[5]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__1/G of addra_A_reg[5]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__10/G of addra_A_reg[5]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__11/G of addra_A_reg[5]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__12/G of addra_A_reg[5]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__13/G of addra_A_reg[5]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__14/G of addra_A_reg[5]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__15/G of addra_A_reg[5]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__16/G of addra_A_reg[5]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__17/G of addra_A_reg[5]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__18/G of addra_A_reg[5]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__19/G of addra_A_reg[5]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__2/G of addra_A_reg[5]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__20/G of addra_A_reg[5]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__21/G of addra_A_reg[5]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__22/G of addra_A_reg[5]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__23/G of addra_A_reg[5]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__24/G of addra_A_reg[5]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__25/G of addra_A_reg[5]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__26/G of addra_A_reg[5]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__27/G of addra_A_reg[5]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__28/G of addra_A_reg[5]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__29/G of addra_A_reg[5]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__3/G of addra_A_reg[5]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__30/G of addra_A_reg[5]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__4/G of addra_A_reg[5]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__5/G of addra_A_reg[5]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__6/G of addra_A_reg[5]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__7/G of addra_A_reg[5]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__8/G of addra_A_reg[5]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[5]_rep__9/G of addra_A_reg[5]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep/G of addra_A_reg[6]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__0/G of addra_A_reg[6]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__1/G of addra_A_reg[6]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__10/G of addra_A_reg[6]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__11/G of addra_A_reg[6]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__12/G of addra_A_reg[6]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__13/G of addra_A_reg[6]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__14/G of addra_A_reg[6]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__15/G of addra_A_reg[6]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__16/G of addra_A_reg[6]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__17/G of addra_A_reg[6]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__18/G of addra_A_reg[6]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__19/G of addra_A_reg[6]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__2/G of addra_A_reg[6]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__20/G of addra_A_reg[6]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__21/G of addra_A_reg[6]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__22/G of addra_A_reg[6]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__23/G of addra_A_reg[6]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__24/G of addra_A_reg[6]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__25/G of addra_A_reg[6]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__26/G of addra_A_reg[6]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__27/G of addra_A_reg[6]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__28/G of addra_A_reg[6]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__29/G of addra_A_reg[6]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__3/G of addra_A_reg[6]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__30/G of addra_A_reg[6]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__4/G of addra_A_reg[6]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__5/G of addra_A_reg[6]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__6/G of addra_A_reg[6]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__7/G of addra_A_reg[6]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__8/G of addra_A_reg[6]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[6]_rep__9/G of addra_A_reg[6]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep/G of addra_A_reg[7]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__0/G of addra_A_reg[7]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__1/G of addra_A_reg[7]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__10/G of addra_A_reg[7]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__11/G of addra_A_reg[7]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__12/G of addra_A_reg[7]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__13/G of addra_A_reg[7]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__14/G of addra_A_reg[7]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__15/G of addra_A_reg[7]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__16/G of addra_A_reg[7]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__17/G of addra_A_reg[7]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__18/G of addra_A_reg[7]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__19/G of addra_A_reg[7]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__2/G of addra_A_reg[7]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__20/G of addra_A_reg[7]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__21/G of addra_A_reg[7]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__22/G of addra_A_reg[7]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__23/G of addra_A_reg[7]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__24/G of addra_A_reg[7]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__25/G of addra_A_reg[7]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__26/G of addra_A_reg[7]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__27/G of addra_A_reg[7]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__28/G of addra_A_reg[7]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__29/G of addra_A_reg[7]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__3/G of addra_A_reg[7]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__30/G of addra_A_reg[7]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__4/G of addra_A_reg[7]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__5/G of addra_A_reg[7]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__6/G of addra_A_reg[7]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__7/G of addra_A_reg[7]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__8/G of addra_A_reg[7]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[7]_rep__9/G of addra_A_reg[7]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep/G of addra_A_reg[8]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__0/G of addra_A_reg[8]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__1/G of addra_A_reg[8]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__10/G of addra_A_reg[8]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__11/G of addra_A_reg[8]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__12/G of addra_A_reg[8]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__13/G of addra_A_reg[8]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__14/G of addra_A_reg[8]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__15/G of addra_A_reg[8]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__16/G of addra_A_reg[8]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__17/G of addra_A_reg[8]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__18/G of addra_A_reg[8]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__19/G of addra_A_reg[8]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__2/G of addra_A_reg[8]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__20/G of addra_A_reg[8]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__21/G of addra_A_reg[8]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__22/G of addra_A_reg[8]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__23/G of addra_A_reg[8]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__24/G of addra_A_reg[8]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__25/G of addra_A_reg[8]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__26/G of addra_A_reg[8]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__27/G of addra_A_reg[8]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__28/G of addra_A_reg[8]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__29/G of addra_A_reg[8]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__3/G of addra_A_reg[8]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__30/G of addra_A_reg[8]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__4/G of addra_A_reg[8]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__5/G of addra_A_reg[8]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__6/G of addra_A_reg[8]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__7/G of addra_A_reg[8]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__8/G of addra_A_reg[8]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[8]_rep__9/G of addra_A_reg[8]_rep__9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep/G of addra_A_reg[9]_rep.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__0/G of addra_A_reg[9]_rep__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__1/G of addra_A_reg[9]_rep__1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__10/G of addra_A_reg[9]_rep__10.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__11/G of addra_A_reg[9]_rep__11.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__12/G of addra_A_reg[9]_rep__12.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__13/G of addra_A_reg[9]_rep__13.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__14/G of addra_A_reg[9]_rep__14.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__15/G of addra_A_reg[9]_rep__15.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__16/G of addra_A_reg[9]_rep__16.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__17/G of addra_A_reg[9]_rep__17.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__18/G of addra_A_reg[9]_rep__18.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__19/G of addra_A_reg[9]_rep__19.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__2/G of addra_A_reg[9]_rep__2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__20/G of addra_A_reg[9]_rep__20.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__21/G of addra_A_reg[9]_rep__21.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__22/G of addra_A_reg[9]_rep__22.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__23/G of addra_A_reg[9]_rep__23.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__24/G of addra_A_reg[9]_rep__24.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__25/G of addra_A_reg[9]_rep__25.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__26/G of addra_A_reg[9]_rep__26.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__27/G of addra_A_reg[9]_rep__27.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__28/G of addra_A_reg[9]_rep__28.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__29/G of addra_A_reg[9]_rep__29.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__3/G of addra_A_reg[9]_rep__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__30/G of addra_A_reg[9]_rep__30.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__4/G of addra_A_reg[9]_rep__4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__5/G of addra_A_reg[9]_rep__5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__6/G of addra_A_reg[9]_rep__6.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__7/G of addra_A_reg[9]_rep__7.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__8/G of addra_A_reg[9]_rep__8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell addra_A_reg[0]_rep_i_2 driving pin addra_A_reg[9]_rep__9/G of addra_A_reg[9]_rep__9.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 480 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37691
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 582 instances were transformed.
  LD => LDCE: 86 instances
  LD => LDCE (inverted pins: G): 480 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

Synth Design complete | Checksum: f567464b
INFO: [Common 17-83] Releasing license: Synthesis
566 Infos, 351 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2413.516 ; gain = 995.652 ; free physical = 27661 ; free virtual = 37691
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2222.338; main = 1883.593; forked = 491.704
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3510.355; main = 2413.512; forked = 1096.844
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37691
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37691
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37691
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37692
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37692
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2429.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37693
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2429.516 ; gain = 0.000 ; free physical = 27661 ; free virtual = 37693
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2442.391 ; gain = 12.875 ; free physical = 27637 ; free virtual = 37667

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2b4b69a7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.391 ; gain = 0.000 ; free physical = 27637 ; free virtual = 37667

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2b4b69a7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2b4b69a7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Phase 1 Initialization | Checksum: 2b4b69a7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2b4b69a7f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2b4b69a7f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Phase 2 Timer Update And Timing Data Collection | Checksum: 2b4b69a7f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 243afdd7f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Retarget | Checksum: 243afdd7f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2ad7beb66

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Constant propagation | Checksum: 2ad7beb66
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2bbcf6c3e

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Sweep | Checksum: 2bbcf6c3e
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2bbcf6c3e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
BUFG optimization | Checksum: 2bbcf6c3e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2bbcf6c3e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Shift Register Optimization | Checksum: 2bbcf6c3e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2bbcf6c3e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Post Processing Netlist | Checksum: 2bbcf6c3e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2449683c3

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2449683c3

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Phase 9 Finalization | Checksum: 2449683c3

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2449683c3

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2667.391 ; gain = 0.000 ; free physical = 27393 ; free virtual = 37423

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 2449683c3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Ending Power Optimization Task | Checksum: 2449683c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.488 ; gain = 103.098 ; free physical = 27362 ; free virtual = 37392

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2449683c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Ending Netlist Obfuscation Task | Checksum: 2449683c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37393
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ed380e85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37393
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37393

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 110d44f8f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37393

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ce4bca03

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27363 ; free virtual = 37393

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ce4bca03

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27363 ; free virtual = 37393
Phase 1 Placer Initialization | Checksum: 1ce4bca03

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27363 ; free virtual = 37393

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11a4cfe11

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27363 ; free virtual = 37393

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1559e6347

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27363 ; free virtual = 37393

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1559e6347

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27363 ; free virtual = 37393

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a249d203

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 96 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 41 nets or LUTs. Breaked 0 LUT, combined 41 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             41  |                    41  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             41  |                    41  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 113755027

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391
Phase 2.4 Global Placement Core | Checksum: e37e4ef5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391
Phase 2 Global Placement | Checksum: e37e4ef5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b1f8c70b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 248f1b0fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 232ab67a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c1f6b9d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27361 ; free virtual = 37391

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ecad1839

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e64a64be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2521392a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Phase 3 Detail Placement | Checksum: 2521392a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 331b3a40c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.489 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20b10405b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2d4e8dcb3

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Phase 4.1.1.1 BUFG Insertion | Checksum: 331b3a40c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.489. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2c98f13ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Phase 4.1 Post Commit Optimization | Checksum: 2c98f13ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c98f13ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2c98f13ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Phase 4.3 Placer Reporting | Checksum: 2c98f13ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 253f0b092

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
Ending Placer Task | Checksum: 207ec043d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27362 ; free virtual = 37392
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27359 ; free virtual = 37389
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27351 ; free virtual = 37388
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27351 ; free virtual = 37388
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27351 ; free virtual = 37388
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27351 ; free virtual = 37389
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27351 ; free virtual = 37389
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27351 ; free virtual = 37389
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d370a5b9 ConstDB: 0 ShapeSum: 89ea2b4e RouteDB: aa913336
Post Restoration Checksum: NetGraph: 822ddbe4 | NumContArr: 5ef0187a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2666fe998

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2666fe998

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2666fe998

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19c65f8bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.564  | TNS=0.000  | WHS=-0.195 | THS=-37.475|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0194531 %
  Global Horizontal Routing Utilization  = 0.0255075 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2538
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2534
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 12

Phase 2 Router Initialization | Checksum: 1b4e221af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1b4e221af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 266291609

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376
Phase 4 Initial Routing | Checksum: 266291609

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.523  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b8616aef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.523  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e1fce431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376
Phase 5 Rip-up And Reroute | Checksum: 1e1fce431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1e1fce431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e1fce431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376
Phase 6 Delay and Skew Optimization | Checksum: 1e1fce431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.531  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1a70490c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376
Phase 7 Post Hold Fix | Checksum: 1a70490c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.48936 %
  Global Horizontal Routing Utilization  = 1.44183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1a70490c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a70490c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37376

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 127970e3f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37377

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 127970e3f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37377

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.533  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 20a38f029

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37377
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 7.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13f9b0078

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37377
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13f9b0078

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37377

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37377
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37377
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37384
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37384
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37384
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27346 ; free virtual = 37384
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37384
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2770.488 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37384
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/4b54e29581364278b7bdde6d9e2e27fa/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net addra_b_reg[11]_i_2_n_1 is a gated clock net sourced by a combinational pin addra_b_reg[11]_i_2/O, cell addra_b_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net addra_bias__0 is a gated clock net sourced by a combinational pin addra_nn_reg[9]_i_1/O, cell addra_nn_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net addra_sk_reg[7]_i_2_n_1 is a gated clock net sourced by a combinational pin addra_sk_reg[7]_i_2/O, cell addra_sk_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net addrb_b_reg[11]_i_2_n_1 is a gated clock net sourced by a combinational pin addrb_b_reg[11]_i_2/O, cell addrb_b_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net write_b_valid_reg_i_2_n_1 is a gated clock net sourced by a combinational pin write_b_valid_reg_i_2/O, cell write_b_valid_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2866.809 ; gain = 96.320 ; free physical = 27243 ; free virtual = 37277
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 17:44:05 2024...
