{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 09:17:14 2019 " "Info: Processing started: Sat Apr 13 09:17:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 488 72 240 504 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 376 72 240 392 "CPR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 432 72 240 448 "CPR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 408 384 448 456 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 352 384 448 400 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 464 384 448 512 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register TheOne8:inst7\|inst5 register TheOne8:inst8\|inst 406.01 MHz 2.463 ns Internal " "Info: Clock \"CK\" has Internal fmax of 406.01 MHz between source register \"TheOne8:inst7\|inst5\" and destination register \"TheOne8:inst8\|inst\" (period= 2.463 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.393 ns + Longest register register " "Info: + Longest register to register delay is 2.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst7\|inst5 1 REG LCFF_X6_Y20_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 2; REG Node = 'TheOne8:inst7\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst7|inst5 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.225 ns) 0.896 ns ALU_2:inst\|74181:inst\|48~53 2 COMB LCCOMB_X6_Y20_N28 3 " "Info: 2: + IC(0.671 ns) + CELL(0.225 ns) = 0.896 ns; Loc. = LCCOMB_X6_Y20_N28; Fanout = 3; COMB Node = 'ALU_2:inst\|74181:inst\|48~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { TheOne8:inst7|inst5 ALU_2:inst|74181:inst|48~53 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.366 ns) 1.692 ns ALU_2:inst\|74182:inst2\|31~83 3 COMB LCCOMB_X6_Y20_N20 3 " "Info: 3: + IC(0.430 ns) + CELL(0.366 ns) = 1.692 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 3; COMB Node = 'ALU_2:inst\|74182:inst2\|31~83'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { ALU_2:inst|74181:inst|48~53 ALU_2:inst|74182:inst2|31~83 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 1.976 ns ALU_2:inst\|74181:inst1\|75~99 4 COMB LCCOMB_X6_Y20_N14 2 " "Info: 4: + IC(0.231 ns) + CELL(0.053 ns) = 1.976 ns; Loc. = LCCOMB_X6_Y20_N14; Fanout = 2; COMB Node = 'ALU_2:inst\|74181:inst1\|75~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { ALU_2:inst|74182:inst2|31~83 ALU_2:inst|74181:inst1|75~99 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 2.238 ns ALU_2:inst\|74181:inst1\|77 5 COMB LCCOMB_X6_Y20_N4 1 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 2.238 ns; Loc. = LCCOMB_X6_Y20_N4; Fanout = 1; COMB Node = 'ALU_2:inst\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { ALU_2:inst|74181:inst1|75~99 ALU_2:inst|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.393 ns TheOne8:inst8\|inst 6 REG LCFF_X6_Y20_N5 1 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 2.393 ns; Loc. = LCFF_X6_Y20_N5; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ALU_2:inst|74181:inst1|77 TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.852 ns ( 35.60 % ) " "Info: Total cell delay = 0.852 ns ( 35.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.541 ns ( 64.40 % ) " "Info: Total interconnect delay = 1.541 ns ( 64.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { TheOne8:inst7|inst5 ALU_2:inst|74181:inst|48~53 ALU_2:inst|74182:inst2|31~83 ALU_2:inst|74181:inst1|75~99 ALU_2:inst|74181:inst1|77 TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.393 ns" { TheOne8:inst7|inst5 {} ALU_2:inst|74181:inst|48~53 {} ALU_2:inst|74182:inst2|31~83 {} ALU_2:inst|74181:inst1|75~99 {} ALU_2:inst|74181:inst1|77 {} TheOne8:inst8|inst {} } { 0.000ns 0.671ns 0.430ns 0.231ns 0.209ns 0.000ns } { 0.000ns 0.225ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.114 ns - Smallest " "Info: - Smallest clock skew is 0.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.306 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 6.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.357 ns) 3.030 ns inst13 2 COMB LCCOMB_X6_Y19_N0 1 " "Info: 2: + IC(1.819 ns) + CELL(0.357 ns) = 3.030 ns; Loc. = LCCOMB_X6_Y19_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { CK inst13 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 464 384 448 512 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.000 ns) 5.038 ns inst13~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(2.008 ns) + CELL(0.000 ns) = 5.038 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 464 384 448 512 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 6.306 ns TheOne8:inst8\|inst 4 REG LCFF_X6_Y20_N5 1 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 6.306 ns; Loc. = LCFF_X6_Y20_N5; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.829 ns ( 29.00 % ) " "Info: Total cell delay = 1.829 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 71.00 % ) " "Info: Total interconnect delay = 4.477 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.819ns 2.008ns 0.650ns } { 0.000ns 0.854ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.192 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 6.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.154 ns) 2.736 ns inst11 2 COMB LCCOMB_X6_Y19_N24 1 " "Info: 2: + IC(1.728 ns) + CELL(0.154 ns) = 2.736 ns; Loc. = LCCOMB_X6_Y19_N24; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { CK inst11 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 352 384 448 400 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 4.924 ns inst11~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(2.188 ns) + CELL(0.000 ns) = 4.924 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 352 384 448 400 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 6.192 ns TheOne8:inst7\|inst5 4 REG LCFF_X6_Y20_N31 2 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 6.192 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 2; REG Node = 'TheOne8:inst7\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 26.26 % ) " "Info: Total cell delay = 1.626 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.566 ns ( 73.74 % ) " "Info: Total interconnect delay = 4.566 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst5 {} } { 0.000ns 0.000ns 1.728ns 2.188ns 0.650ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.819ns 2.008ns 0.650ns } { 0.000ns 0.854ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst5 {} } { 0.000ns 0.000ns 1.728ns 2.188ns 0.650ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { TheOne8:inst7|inst5 ALU_2:inst|74181:inst|48~53 ALU_2:inst|74182:inst2|31~83 ALU_2:inst|74181:inst1|75~99 ALU_2:inst|74181:inst1|77 TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.393 ns" { TheOne8:inst7|inst5 {} ALU_2:inst|74181:inst|48~53 {} ALU_2:inst|74182:inst2|31~83 {} ALU_2:inst|74181:inst1|75~99 {} ALU_2:inst|74181:inst1|77 {} TheOne8:inst8|inst {} } { 0.000ns 0.671ns 0.430ns 0.231ns 0.209ns 0.000ns } { 0.000ns 0.225ns 0.366ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.306 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.819ns 2.008ns 0.650ns } { 0.000ns 0.854ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst5 {} } { 0.000ns 0.000ns 1.728ns 2.188ns 0.650ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Scounter8:inst5\|Scounter2:inst6\|inst LD CK 3.035 ns register " "Info: tsu for register \"Scounter8:inst5\|Scounter2:inst6\|inst\" (data pin = \"LD\", clock pin = \"CK\") is 3.035 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.397 ns + Longest pin register " "Info: + Longest pin to register delay is 5.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns LD 1 PIN PIN_K20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 9; PIN Node = 'LD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 256 72 240 272 "LD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.054 ns) + CELL(0.378 ns) 5.242 ns Scounter8:inst5\|Scounter2:inst6\|Selector1:inst5\|inst2 2 COMB LCCOMB_X18_Y18_N14 1 " "Info: 2: + IC(4.054 ns) + CELL(0.378 ns) = 5.242 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 1; COMB Node = 'Scounter8:inst5\|Scounter2:inst6\|Selector1:inst5\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { LD Scounter8:inst5|Scounter2:inst6|Selector1:inst5|inst2 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "D:/mulingyu/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.397 ns Scounter8:inst5\|Scounter2:inst6\|inst 3 REG LCFF_X18_Y18_N15 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.397 ns; Loc. = LCFF_X18_Y18_N15; Fanout = 5; REG Node = 'Scounter8:inst5\|Scounter2:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Scounter8:inst5|Scounter2:inst6|Selector1:inst5|inst2 Scounter8:inst5|Scounter2:inst6|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "D:/mulingyu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 24.88 % ) " "Info: Total cell delay = 1.343 ns ( 24.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.054 ns ( 75.12 % ) " "Info: Total interconnect delay = 4.054 ns ( 75.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { LD Scounter8:inst5|Scounter2:inst6|Selector1:inst5|inst2 Scounter8:inst5|Scounter2:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { LD {} LD~combout {} Scounter8:inst5|Scounter2:inst6|Selector1:inst5|inst2 {} Scounter8:inst5|Scounter2:inst6|inst {} } { 0.000ns 0.000ns 4.054ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "D:/mulingyu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.452 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CK~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CK CK~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns Scounter8:inst5\|Scounter2:inst6\|inst 3 REG LCFF_X18_Y18_N15 5 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X18_Y18_N15; Fanout = 5; REG Node = 'Scounter8:inst5\|Scounter2:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { CK~clkctrl Scounter8:inst5|Scounter2:inst6|inst } "NODE_NAME" } } { "../Scounter2/Scounter2.bdf" "" { Schematic "D:/mulingyu/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CK CK~clkctrl Scounter8:inst5|Scounter2:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CK {} CK~combout {} CK~clkctrl {} Scounter8:inst5|Scounter2:inst6|inst {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { LD Scounter8:inst5|Scounter2:inst6|Selector1:inst5|inst2 Scounter8:inst5|Scounter2:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { LD {} LD~combout {} Scounter8:inst5|Scounter2:inst6|Selector1:inst5|inst2 {} Scounter8:inst5|Scounter2:inst6|inst {} } { 0.000ns 0.000ns 4.054ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { CK CK~clkctrl Scounter8:inst5|Scounter2:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { CK {} CK~combout {} CK~clkctrl {} Scounter8:inst5|Scounter2:inst6|inst {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK B1 TheOne8:inst8\|inst6 11.108 ns register " "Info: tco from clock \"CK\" to destination pin \"B1\" through register \"TheOne8:inst8\|inst6\" is 11.108 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.304 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 6.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.357 ns) 3.030 ns inst13 2 COMB LCCOMB_X6_Y19_N0 1 " "Info: 2: + IC(1.819 ns) + CELL(0.357 ns) = 3.030 ns; Loc. = LCCOMB_X6_Y19_N0; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { CK inst13 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 464 384 448 512 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.000 ns) 5.038 ns inst13~clkctrl 3 COMB CLKCTRL_G14 8 " "Info: 3: + IC(2.008 ns) + CELL(0.000 ns) = 5.038 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 464 384 448 512 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 6.304 ns TheOne8:inst8\|inst6 4 REG LCFF_X5_Y20_N1 1 " "Info: 4: + IC(0.648 ns) + CELL(0.618 ns) = 6.304 ns; Loc. = LCFF_X5_Y20_N1; Fanout = 1; REG Node = 'TheOne8:inst8\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { inst13~clkctrl TheOne8:inst8|inst6 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.829 ns ( 29.01 % ) " "Info: Total cell delay = 1.829 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.475 ns ( 70.99 % ) " "Info: Total interconnect delay = 4.475 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.304 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.304 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst6 {} } { 0.000ns 0.000ns 1.819ns 2.008ns 0.648ns } { 0.000ns 0.854ns 0.357ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.710 ns + Longest register pin " "Info: + Longest register to pin delay is 4.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst8\|inst6 1 REG LCFF_X5_Y20_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y20_N1; Fanout = 1; REG Node = 'TheOne8:inst8\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst8|inst6 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(2.154 ns) 4.710 ns B1 2 PIN PIN_G2 0 " "Info: 2: + IC(2.556 ns) + CELL(2.154 ns) = 4.710 ns; Loc. = PIN_G2; Fanout = 0; PIN Node = 'B1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.710 ns" { TheOne8:inst8|inst6 B1 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 560 1336 1512 576 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 45.73 % ) " "Info: Total cell delay = 2.154 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.556 ns ( 54.27 % ) " "Info: Total interconnect delay = 2.556 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.710 ns" { TheOne8:inst8|inst6 B1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.710 ns" { TheOne8:inst8|inst6 {} B1 {} } { 0.000ns 2.556ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.304 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.304 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst6 {} } { 0.000ns 0.000ns 1.819ns 2.008ns 0.648ns } { 0.000ns 0.854ns 0.357ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.710 ns" { TheOne8:inst8|inst6 B1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.710 ns" { TheOne8:inst8|inst6 {} B1 {} } { 0.000ns 2.556ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CK CPIR 6.620 ns Longest " "Info: Longest tpd from source pin \"CK\" to destination pin \"CPIR\" is 6.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.622 ns) + CELL(2.144 ns) 6.620 ns CPIR 2 PIN PIN_N21 0 " "Info: 2: + IC(3.622 ns) + CELL(2.144 ns) = 6.620 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'CPIR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.766 ns" { CK CPIR } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { -56 864 1040 -40 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 45.29 % ) " "Info: Total cell delay = 2.998 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.622 ns ( 54.71 % ) " "Info: Total interconnect delay = 3.622 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { CK CPIR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { CK {} CK~combout {} CPIR {} } { 0.000ns 0.000ns 3.622ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "TheOne8:inst6\|inst A7 CK 3.704 ns register " "Info: th for register \"TheOne8:inst6\|inst\" (data pin = \"A7\", clock pin = \"CK\") is 3.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.203 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 6.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CK 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 224 72 240 240 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.154 ns) 2.740 ns inst12 2 COMB LCCOMB_X6_Y19_N6 1 " "Info: 2: + IC(1.732 ns) + CELL(0.154 ns) = 2.740 ns; Loc. = LCCOMB_X6_Y19_N6; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { CK inst12 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 408 384 448 456 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.167 ns) + CELL(0.000 ns) 4.907 ns inst12~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(2.167 ns) + CELL(0.000 ns) = 4.907 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 408 384 448 456 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 6.203 ns TheOne8:inst6\|inst 4 REG LCFF_X7_Y20_N31 1 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 6.203 ns; Loc. = LCFF_X7_Y20_N31; Fanout = 1; REG Node = 'TheOne8:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { inst12~clkctrl TheOne8:inst6|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 26.21 % ) " "Info: Total cell delay = 1.626 ns ( 26.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.577 ns ( 73.79 % ) " "Info: Total interconnect delay = 4.577 ns ( 73.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.203 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.203 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst {} } { 0.000ns 0.000ns 1.732ns 2.167ns 0.678ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.648 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns A7 1 PIN PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 2; PIN Node = 'A7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } { "test.bdf" "" { Schematic "D:/mulingyu/test/test.bdf" { { 584 72 240 600 "A7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.309 ns) 2.648 ns TheOne8:inst6\|inst 2 REG LCFF_X7_Y20_N31 1 " "Info: 2: + IC(1.530 ns) + CELL(0.309 ns) = 2.648 ns; Loc. = LCFF_X7_Y20_N31; Fanout = 1; REG Node = 'TheOne8:inst6\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { A7 TheOne8:inst6|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 42.22 % ) " "Info: Total cell delay = 1.118 ns ( 42.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.530 ns ( 57.78 % ) " "Info: Total interconnect delay = 1.530 ns ( 57.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { A7 TheOne8:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { A7 {} A7~combout {} TheOne8:inst6|inst {} } { 0.000ns 0.000ns 1.530ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.203 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.203 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst {} } { 0.000ns 0.000ns 1.732ns 2.167ns 0.678ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { A7 TheOne8:inst6|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { A7 {} A7~combout {} TheOne8:inst6|inst {} } { 0.000ns 0.000ns 1.530ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 09:17:15 2019 " "Info: Processing ended: Sat Apr 13 09:17:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
