srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Applications/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Applications/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Applications/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "C:/Applications/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Applications/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Applications/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Applications/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_mgt_file.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'pkg_mgt_file'

INFO: analyzing package body 'pkg_mgt_file'

-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'bch_core_uart_wrapper_zedboard' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'bch_core_uart_wrapper_zedboard' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'core_uart' (VHDL-1012)
INFO: analyzing architecture 'schematic' of entity 'core_uart' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_core_uart_rx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'pkg_core_uart_rx'

INFO: analyzing package body 'pkg_core_uart_rx'

-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'core_uart_rx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'core_uart_rx' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_core_uart_tx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'pkg_core_uart_tx'

INFO: analyzing package body 'pkg_core_uart_tx'

-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'core_uart_tx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'core_uart_tx' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_core_uart_wrapper_zedboard.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'pkg_core_uart_wrapper_zedboard'

INFO: analyzing package body 'pkg_core_uart_wrapper_zedboard'

-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'core_uart_wrapper_zedboard' (VHDL-1012)
INFO: analyzing architecture 'schematic' of entity 'core_uart_wrapper_zedboard' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_gen_heartbeat.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'pkg_gen_heartbeat'

INFO: analyzing package body 'pkg_gen_heartbeat'

-- Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'gen_heartbeat' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gen_heartbeat' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:bch_core_uart_wrapper_zedboard arch:
VHDLTop: library:xil_defaultlib entity:bch_core_uart_wrapper_zedboard arch:
END of tops
C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd(95): INFO: processing 'bch_core_uart_wrapper_zedboard_default(behavioral)' (VHDL-1067)
C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd(47): INFO: processing 'core_uart_default(schematic)' (VHDL-1067)
C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd(53): INFO: processing 'core_uart_tx_default(rtl)' (VHDL-1067)
C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd(53): INFO: processing 'core_uart_rx_default(rtl)' (VHDL-1067)
C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd(54): INFO: processing 'core_uart_wrapper_zedboard_default(schematic)' (VHDL-1067)
C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd(205): WARNING: 'ip_mmcm' remains a black box since it has no binding entity (VHDL-1250)
C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd(53): INFO: processing '\gen_heartbeat(g_clk_o_freq=1)\(rtl)' (VHDL-1067)
srcscan exits with return value 0
