<stg><name>read_input</name>


<trans_list>

<trans id="564" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
:15  %iteration_1_load = load i8* @iteration_1, align 1

]]></Node>
<StgValue><ssdm name="iteration_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %icmp_ln12 = icmp slt i8 %iteration_1_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %icmp_ln12, label %.preheader.0, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:0  %add_ln52 = add i8 %iteration_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  %icmp_ln53 = icmp eq i8 %add_ln52, 16

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:2  %select_ln53 = select i1 %icmp_ln53, i8 0, i8 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:3  store i8 %select_ln53, i8* @iteration_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
.preheader.0:0  %col_offset_load = load i16* @col_offset, align 2

]]></Node>
<StgValue><ssdm name="col_offset_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
.preheader.0:1  %empty = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="81">
<![CDATA[
.preheader.0:2  %tmp_data_V = extractvalue { i64, i8, i8, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
.preheader.0:3  %trunc_ln681 = trunc i64 %tmp_data_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:4  %zext_ln27 = zext i16 %col_offset_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
.preheader.0:5  %row_offset_load = load i8* @row_offset, align 1

]]></Node>
<StgValue><ssdm name="row_offset_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="8">
<![CDATA[
.preheader.0:6  %trunc_ln27 = trunc i8 %row_offset_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:7  %stripes_0_0_addr = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:8  %stripes_0_1_addr = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:9  %stripes_0_2_addr = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:10  %stripes_0_3_addr = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:11  %p_Result_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:12  %stripes_1_0_addr = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:13  %stripes_1_1_addr = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:14  %stripes_1_2_addr = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:15  %stripes_1_3_addr = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:16  %p_Result_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:17  %stripes_2_0_addr = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:18  %stripes_2_1_addr = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:19  %stripes_2_2_addr = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:20  %stripes_2_3_addr = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:22  %p_Result_0_0_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:28  %p_Result_0_0_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:33  %p_Result_0_0_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:39  %p_Result_0_0_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_6"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:45  %p_Result_0_0_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_0_0_7"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader.0:144  switch i2 %trunc_ln27, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:0  store i8 %trunc_ln681, i8* %stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:1  store i8 %p_Result_0_0_1, i8* %stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:2  store i8 %p_Result_0_0_2, i8* %stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:0  store i8 %trunc_ln681, i8* %stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:1  store i8 %p_Result_0_0_1, i8* %stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:2  store i8 %p_Result_0_0_2, i8* %stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:0  store i8 %trunc_ln681, i8* %stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:1  store i8 %p_Result_0_0_1, i8* %stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:2  store i8 %p_Result_0_0_2, i8* %stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:0  store i8 %trunc_ln681, i8* %stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:1  store i8 %p_Result_0_0_1, i8* %stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:2  store i8 %p_Result_0_0_2, i8* %stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
.preheader.0265345424:0  %empty_10 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="81">
<![CDATA[
.preheader.0265345424:1  %tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_10, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="64">
<![CDATA[
.preheader.0265345424:2  %trunc_ln681_3 = trunc i64 %tmp_data_V_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:3  %p_Result_1_0_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:4  %p_Result_1_0_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:5  %p_Result_1_0_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:6  %p_Result_1_0_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:7  %p_Result_1_0_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:8  %p_Result_1_0_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:9  %p_Result_1_0_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_3, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader.0265345424:30  switch i2 %trunc_ln27, label %branch31 [
    i2 0, label %branch29
    i2 1, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:0  store i8 %trunc_ln681_3, i8* %stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:1  store i8 %p_Result_1_0_1, i8* %stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:2  store i8 %p_Result_1_0_2, i8* %stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:0  store i8 %trunc_ln681_3, i8* %stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:1  store i8 %p_Result_1_0_1, i8* %stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:2  store i8 %p_Result_1_0_2, i8* %stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0225305385:0  %add_ln40 = add i16 %col_offset_load, 8

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0225305385:1  %icmp_ln41 = icmp eq i16 %add_ln40, 513

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0225305385:2  br i1 %icmp_ln41, label %1, label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln44 = add i8 %row_offset_load, 2

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln45 = icmp eq i8 %add_ln44, 4

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln45 = select i1 %icmp_ln45, i8 0, i8 %add_ln44

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln45, i8* @row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %mergeST

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:21  %add_ln32 = add i16 1, %col_offset_load

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:23  %zext_ln27_1 = zext i16 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:24  %stripes_0_0_addr_1 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:25  %stripes_0_1_addr_1 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:26  %stripes_0_2_addr_1 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:27  %stripes_0_3_addr_1 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:29  %stripes_1_0_addr_1 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:30  %stripes_1_1_addr_1 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:31  %stripes_1_2_addr_1 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:32  %stripes_1_3_addr_1 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:34  %stripes_2_0_addr_1 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:35  %stripes_2_1_addr_1 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:36  %stripes_2_2_addr_1 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:37  %stripes_2_3_addr_1 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:3  store i8 %p_Result_0_0_3, i8* %stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:4  store i8 %p_Result_0_0_4, i8* %stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:5  store i8 %p_Result_0_0_5, i8* %stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:3  store i8 %p_Result_0_0_3, i8* %stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:4  store i8 %p_Result_0_0_4, i8* %stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:5  store i8 %p_Result_0_0_5, i8* %stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:3  store i8 %p_Result_0_0_3, i8* %stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:4  store i8 %p_Result_0_0_4, i8* %stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:5  store i8 %p_Result_0_0_5, i8* %stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:3  store i8 %p_Result_0_0_3, i8* %stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:4  store i8 %p_Result_0_0_4, i8* %stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:5  store i8 %p_Result_0_0_5, i8* %stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:3  store i8 %p_Result_1_0_3, i8* %stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:4  store i8 %p_Result_1_0_4, i8* %stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:5  store i8 %p_Result_1_0_5, i8* %stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:3  store i8 %p_Result_1_0_3, i8* %stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:4  store i8 %p_Result_1_0_4, i8* %stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:5  store i8 %p_Result_1_0_5, i8* %stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST:0  %col_offset_new_0 = phi i16 [ 1, %1 ], [ %add_ln40, %.preheader.0225305385 ]

]]></Node>
<StgValue><ssdm name="col_offset_new_0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST:1  store i16 %col_offset_new_0, i16* @col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:38  %add_ln32_1 = add i16 2, %col_offset_load

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:40  %zext_ln27_2 = zext i16 %add_ln32_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:41  %stripes_0_0_addr_2 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:42  %stripes_0_1_addr_2 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:43  %stripes_0_2_addr_2 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:44  %stripes_0_3_addr_2 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:46  %stripes_1_0_addr_2 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:47  %stripes_1_1_addr_2 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:48  %stripes_1_2_addr_2 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:49  %stripes_1_3_addr_2 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="81">
<![CDATA[
.preheader.0:50  %empty_8 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="81">
<![CDATA[
.preheader.0:51  %tmp_data_V_1 = extractvalue { i64, i8, i8, i1 } %empty_8, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="64">
<![CDATA[
.preheader.0:52  %trunc_ln681_1 = trunc i64 %tmp_data_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:53  %stripes_2_0_addr_2 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:54  %stripes_2_1_addr_2 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:55  %stripes_2_2_addr_2 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:56  %stripes_2_3_addr_2 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:58  %p_Result_0_1_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:64  %p_Result_0_1_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:69  %p_Result_0_1_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_3"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:75  %p_Result_0_1_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:81  %p_Result_0_1_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:86  %p_Result_0_1_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_6"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:92  %p_Result_0_1_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_0_1_7"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:6  store i8 %p_Result_0_0_6, i8* %stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:7  store i8 %p_Result_0_0_7, i8* %stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:8  store i8 %trunc_ln681_1, i8* %stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:6  store i8 %p_Result_0_0_6, i8* %stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:7  store i8 %p_Result_0_0_7, i8* %stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:8  store i8 %trunc_ln681_1, i8* %stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:6  store i8 %p_Result_0_0_6, i8* %stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:7  store i8 %p_Result_0_0_7, i8* %stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:8  store i8 %trunc_ln681_1, i8* %stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:6  store i8 %p_Result_0_0_6, i8* %stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:7  store i8 %p_Result_0_0_7, i8* %stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:8  store i8 %trunc_ln681_1, i8* %stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="81">
<![CDATA[
.preheader.0265345424:10  %empty_11 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="81">
<![CDATA[
.preheader.0265345424:11  %tmp_data_V_4 = extractvalue { i64, i8, i8, i1 } %empty_11, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="64">
<![CDATA[
.preheader.0265345424:12  %trunc_ln681_4 = trunc i64 %tmp_data_V_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_4"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:13  %p_Result_1_1_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:14  %p_Result_1_1_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:15  %p_Result_1_1_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_3"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:16  %p_Result_1_1_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_4"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:17  %p_Result_1_1_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_5"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:18  %p_Result_1_1_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_6"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:19  %p_Result_1_1_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_7"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:6  store i8 %p_Result_1_0_6, i8* %stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:7  store i8 %p_Result_1_0_7, i8* %stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:8  store i8 %trunc_ln681_4, i8* %stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:6  store i8 %p_Result_1_0_6, i8* %stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:7  store i8 %p_Result_1_0_7, i8* %stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:8  store i8 %trunc_ln681_4, i8* %stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="175" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:57  %add_ln32_2 = add i16 3, %col_offset_load

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:59  %zext_ln27_3 = zext i16 %add_ln32_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:60  %stripes_0_0_addr_3 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:61  %stripes_0_1_addr_3 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:62  %stripes_0_2_addr_3 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:63  %stripes_0_3_addr_3 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:65  %stripes_1_0_addr_3 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:66  %stripes_1_1_addr_3 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:67  %stripes_1_2_addr_3 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:68  %stripes_1_3_addr_3 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:70  %stripes_2_0_addr_3 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:71  %stripes_2_1_addr_3 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:72  %stripes_2_2_addr_3 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:73  %stripes_2_3_addr_3 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:9  store i8 %p_Result_0_1_1, i8* %stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:10  store i8 %p_Result_0_1_2, i8* %stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:11  store i8 %p_Result_0_1_3, i8* %stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:9  store i8 %p_Result_0_1_1, i8* %stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:10  store i8 %p_Result_0_1_2, i8* %stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:11  store i8 %p_Result_0_1_3, i8* %stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:9  store i8 %p_Result_0_1_1, i8* %stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:10  store i8 %p_Result_0_1_2, i8* %stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:11  store i8 %p_Result_0_1_3, i8* %stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:9  store i8 %p_Result_0_1_1, i8* %stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:10  store i8 %p_Result_0_1_2, i8* %stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:11  store i8 %p_Result_0_1_3, i8* %stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:9  store i8 %p_Result_1_1_1, i8* %stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:10  store i8 %p_Result_1_1_2, i8* %stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:11  store i8 %p_Result_1_1_3, i8* %stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:9  store i8 %p_Result_1_1_1, i8* %stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:10  store i8 %p_Result_1_1_2, i8* %stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:11  store i8 %p_Result_1_1_3, i8* %stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="207" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:74  %add_ln32_3 = add i16 4, %col_offset_load

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:76  %zext_ln27_4 = zext i16 %add_ln32_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:77  %stripes_0_0_addr_4 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_4"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:78  %stripes_0_1_addr_4 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_4"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:79  %stripes_0_2_addr_4 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_4"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:80  %stripes_0_3_addr_4 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_4"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:82  %stripes_1_0_addr_4 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_4"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:83  %stripes_1_1_addr_4 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:84  %stripes_1_2_addr_4 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_4"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:85  %stripes_1_3_addr_4 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_4"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:87  %stripes_2_0_addr_4 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:88  %stripes_2_1_addr_4 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:89  %stripes_2_2_addr_4 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_4"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:90  %stripes_2_3_addr_4 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:12  store i8 %p_Result_0_1_4, i8* %stripes_0_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:13  store i8 %p_Result_0_1_5, i8* %stripes_1_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:14  store i8 %p_Result_0_1_6, i8* %stripes_2_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:12  store i8 %p_Result_0_1_4, i8* %stripes_0_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:13  store i8 %p_Result_0_1_5, i8* %stripes_1_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:14  store i8 %p_Result_0_1_6, i8* %stripes_2_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:12  store i8 %p_Result_0_1_4, i8* %stripes_0_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:13  store i8 %p_Result_0_1_5, i8* %stripes_1_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:14  store i8 %p_Result_0_1_6, i8* %stripes_2_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:12  store i8 %p_Result_0_1_4, i8* %stripes_0_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:13  store i8 %p_Result_0_1_5, i8* %stripes_1_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:14  store i8 %p_Result_0_1_6, i8* %stripes_2_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:12  store i8 %p_Result_1_1_4, i8* %stripes_0_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:13  store i8 %p_Result_1_1_5, i8* %stripes_1_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:14  store i8 %p_Result_1_1_6, i8* %stripes_2_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:12  store i8 %p_Result_1_1_4, i8* %stripes_0_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:13  store i8 %p_Result_1_1_5, i8* %stripes_1_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:14  store i8 %p_Result_1_1_6, i8* %stripes_2_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="239" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:91  %add_ln32_4 = add i16 5, %col_offset_load

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:93  %zext_ln27_5 = zext i16 %add_ln32_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:94  %stripes_0_0_addr_5 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_5"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:95  %stripes_0_1_addr_5 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_5"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:96  %stripes_0_2_addr_5 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_5"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:97  %stripes_0_3_addr_5 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="81">
<![CDATA[
.preheader.0:98  %empty_9 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="81">
<![CDATA[
.preheader.0:99  %tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="64">
<![CDATA[
.preheader.0:100  %trunc_ln681_2 = trunc i64 %tmp_data_V_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_2"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:101  %stripes_1_0_addr_5 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_5"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:102  %stripes_1_1_addr_5 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_5"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:103  %stripes_1_2_addr_5 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:104  %stripes_1_3_addr_5 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:105  %p_Result_0_2_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_1"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:106  %stripes_2_0_addr_5 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_5"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:107  %stripes_2_1_addr_5 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_5"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:108  %stripes_2_2_addr_5 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_5"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:109  %stripes_2_3_addr_5 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_5"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:111  %p_Result_0_2_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_2"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:117  %p_Result_0_2_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_3"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:122  %p_Result_0_2_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_4"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:128  %p_Result_0_2_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_5"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:134  %p_Result_0_2_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_6"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:139  %p_Result_0_2_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_0_2_7"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:15  store i8 %p_Result_0_1_7, i8* %stripes_0_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:16  store i8 %trunc_ln681_2, i8* %stripes_1_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:17  store i8 %p_Result_0_2_1, i8* %stripes_2_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:15  store i8 %p_Result_0_1_7, i8* %stripes_0_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:16  store i8 %trunc_ln681_2, i8* %stripes_1_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:17  store i8 %p_Result_0_2_1, i8* %stripes_2_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:15  store i8 %p_Result_0_1_7, i8* %stripes_0_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:16  store i8 %trunc_ln681_2, i8* %stripes_1_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:17  store i8 %p_Result_0_2_1, i8* %stripes_2_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:15  store i8 %p_Result_0_1_7, i8* %stripes_0_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:16  store i8 %trunc_ln681_2, i8* %stripes_1_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:17  store i8 %p_Result_0_2_1, i8* %stripes_2_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="81">
<![CDATA[
.preheader.0265345424:20  %empty_12 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="81">
<![CDATA[
.preheader.0265345424:21  %tmp_data_V_5 = extractvalue { i64, i8, i8, i1 } %empty_12, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="64">
<![CDATA[
.preheader.0265345424:22  %trunc_ln681_5 = trunc i64 %tmp_data_V_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681_5"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:23  %p_Result_1_2_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:24  %p_Result_1_2_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_5, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_2"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:25  %p_Result_1_2_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_5, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_3"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:26  %p_Result_1_2_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_5, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_4"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:27  %p_Result_1_2_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_5, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_5"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:28  %p_Result_1_2_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_5, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_6"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0265345424:29  %p_Result_1_2_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_5, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_7"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:15  store i8 %p_Result_1_1_7, i8* %stripes_0_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:16  store i8 %trunc_ln681_5, i8* %stripes_1_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:17  store i8 %p_Result_1_2_1, i8* %stripes_2_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:15  store i8 %p_Result_1_1_7, i8* %stripes_0_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:16  store i8 %trunc_ln681_5, i8* %stripes_1_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:17  store i8 %p_Result_1_2_1, i8* %stripes_2_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="291" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:110  %add_ln32_5 = add i16 6, %col_offset_load

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:112  %zext_ln27_6 = zext i16 %add_ln32_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:113  %stripes_0_0_addr_6 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_6"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:114  %stripes_0_1_addr_6 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_6"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:115  %stripes_0_2_addr_6 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_6"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:116  %stripes_0_3_addr_6 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_6"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:118  %stripes_1_0_addr_6 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_6"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:119  %stripes_1_1_addr_6 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_6"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:120  %stripes_1_2_addr_6 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_6"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:121  %stripes_1_3_addr_6 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:123  %stripes_2_0_addr_6 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_6"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:124  %stripes_2_1_addr_6 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_6"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:125  %stripes_2_2_addr_6 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_6"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:126  %stripes_2_3_addr_6 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_6"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:18  store i8 %p_Result_0_2_2, i8* %stripes_0_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:19  store i8 %p_Result_0_2_3, i8* %stripes_1_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:20  store i8 %p_Result_0_2_4, i8* %stripes_2_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:18  store i8 %p_Result_0_2_2, i8* %stripes_0_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:19  store i8 %p_Result_0_2_3, i8* %stripes_1_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:20  store i8 %p_Result_0_2_4, i8* %stripes_2_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:18  store i8 %p_Result_0_2_2, i8* %stripes_0_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:19  store i8 %p_Result_0_2_3, i8* %stripes_1_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:20  store i8 %p_Result_0_2_4, i8* %stripes_2_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:18  store i8 %p_Result_0_2_2, i8* %stripes_0_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:19  store i8 %p_Result_0_2_3, i8* %stripes_1_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:20  store i8 %p_Result_0_2_4, i8* %stripes_2_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:18  store i8 %p_Result_1_2_2, i8* %stripes_0_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:19  store i8 %p_Result_1_2_3, i8* %stripes_1_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:20  store i8 %p_Result_1_2_4, i8* %stripes_2_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:18  store i8 %p_Result_1_2_2, i8* %stripes_0_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:19  store i8 %p_Result_1_2_3, i8* %stripes_1_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:20  store i8 %p_Result_1_2_4, i8* %stripes_2_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="323" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:127  %add_ln32_6 = add i16 7, %col_offset_load

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="16">
<![CDATA[
.preheader.0:129  %zext_ln27_7 = zext i16 %add_ln32_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:130  %stripes_0_0_addr_7 = getelementptr [514 x i8]* @stripes_0_0, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_0_0_addr_7"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:131  %stripes_0_1_addr_7 = getelementptr [514 x i8]* @stripes_0_1, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_0_1_addr_7"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:132  %stripes_0_2_addr_7 = getelementptr [514 x i8]* @stripes_0_2, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_0_2_addr_7"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:133  %stripes_0_3_addr_7 = getelementptr [514 x i8]* @stripes_0_3, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_0_3_addr_7"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:135  %stripes_1_0_addr_7 = getelementptr [514 x i8]* @stripes_1_0, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_1_0_addr_7"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:136  %stripes_1_1_addr_7 = getelementptr [514 x i8]* @stripes_1_1, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_1_1_addr_7"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:137  %stripes_1_2_addr_7 = getelementptr [514 x i8]* @stripes_1_2, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_1_2_addr_7"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:138  %stripes_1_3_addr_7 = getelementptr [514 x i8]* @stripes_1_3, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_1_3_addr_7"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:140  %stripes_2_0_addr_7 = getelementptr [514 x i8]* @stripes_2_0, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_2_0_addr_7"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:141  %stripes_2_1_addr_7 = getelementptr [514 x i8]* @stripes_2_1, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_2_1_addr_7"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:142  %stripes_2_2_addr_7 = getelementptr [514 x i8]* @stripes_2_2, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_2_2_addr_7"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:143  %stripes_2_3_addr_7 = getelementptr [514 x i8]* @stripes_2_3, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="stripes_2_3_addr_7"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:21  store i8 %p_Result_0_2_5, i8* %stripes_0_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:22  store i8 %p_Result_0_2_6, i8* %stripes_1_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch62:23  store i8 %p_Result_0_2_7, i8* %stripes_2_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:21  store i8 %p_Result_0_2_5, i8* %stripes_0_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:22  store i8 %p_Result_0_2_6, i8* %stripes_1_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch61:23  store i8 %p_Result_0_2_7, i8* %stripes_2_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:21  store i8 %p_Result_0_2_5, i8* %stripes_0_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:22  store i8 %p_Result_0_2_6, i8* %stripes_1_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch60:23  store i8 %p_Result_0_2_7, i8* %stripes_2_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:21  store i8 %p_Result_0_2_5, i8* %stripes_0_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:22  store i8 %p_Result_0_2_6, i8* %stripes_1_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch63:23  store i8 %p_Result_0_2_7, i8* %stripes_2_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:21  store i8 %p_Result_1_2_5, i8* %stripes_0_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:22  store i8 %p_Result_1_2_6, i8* %stripes_1_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:23  store i8 %p_Result_1_2_7, i8* %stripes_2_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:21  store i8 %p_Result_1_2_5, i8* %stripes_0_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:22  store i8 %p_Result_1_2_6, i8* %stripes_1_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:23  store i8 %p_Result_1_2_7, i8* %stripes_2_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="355" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:0  store i8 %trunc_ln681_3, i8* %stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:1  store i8 %p_Result_1_0_1, i8* %stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:2  store i8 %p_Result_1_0_2, i8* %stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="358" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:3  store i8 %p_Result_1_0_3, i8* %stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:4  store i8 %p_Result_1_0_4, i8* %stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:5  store i8 %p_Result_1_0_5, i8* %stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="361" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:6  store i8 %p_Result_1_0_6, i8* %stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:7  store i8 %p_Result_1_0_7, i8* %stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:8  store i8 %trunc_ln681_4, i8* %stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="364" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:9  store i8 %p_Result_1_1_1, i8* %stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:10  store i8 %p_Result_1_1_2, i8* %stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:11  store i8 %p_Result_1_1_3, i8* %stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="367" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:12  store i8 %p_Result_1_1_4, i8* %stripes_0_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:13  store i8 %p_Result_1_1_5, i8* %stripes_1_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:14  store i8 %p_Result_1_1_6, i8* %stripes_2_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="370" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:15  store i8 %p_Result_1_1_7, i8* %stripes_0_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:16  store i8 %trunc_ln681_5, i8* %stripes_1_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:17  store i8 %p_Result_1_2_1, i8* %stripes_2_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="373" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:18  store i8 %p_Result_1_2_2, i8* %stripes_0_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:19  store i8 %p_Result_1_2_3, i8* %stripes_1_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:20  store i8 %p_Result_1_2_4, i8* %stripes_2_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="376" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="32" op_14_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecReset([514 x i8]* @stripes_0_0, [514 x i8]* @stripes_0_1, [514 x i8]* @stripes_0_2, [514 x i8]* @stripes_0_3, [514 x i8]* @stripes_1_0, [514 x i8]* @stripes_1_1, [514 x i8]* @stripes_1_2, [514 x i8]* @stripes_1_3, [514 x i8]* @stripes_2_0, [514 x i8]* @stripes_2_1, [514 x i8]* @stripes_2_2, [514 x i8]* @stripes_2_3, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln188"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V, [5 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V, [5 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch62:24  br label %.preheader.0265345424

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch61:24  br label %.preheader.0265345424

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch60:24  br label %.preheader.0265345424

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch63:24  br label %.preheader.0265345424

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch30:24  br label %.preheader.0225305385

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch29:24  br label %.preheader.0225305385

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:21  store i8 %p_Result_1_2_5, i8* %stripes_0_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:22  store i8 %p_Result_1_2_6, i8* %stripes_1_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch31:23  store i8 %p_Result_1_2_7, i8* %stripes_2_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch31:24  br label %.preheader.0225305385

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
mergeST:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0">
<![CDATA[
._crit_edge:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
