
centos-preinstalled/ssh:     file format elf32-littlearm


Disassembly of section .init:

00005384 <_init@@Base>:
    5384:	push	{r3, lr}
    5388:	bl	aa2c <__read_chk@plt+0x45a8>
    538c:	pop	{r3, pc}

Disassembly of section .plt:

00005390 <DH_compute_key@plt-0x14>:
    5390:	push	{lr}		; (str lr, [sp, #-4]!)
    5394:	ldr	lr, [pc, #4]	; 53a0 <_init@@Base+0x1c>
    5398:	add	lr, pc, lr
    539c:	ldr	pc, [lr, #8]!
    53a0:	andeq	fp, fp, r4, ror #10

000053a4 <DH_compute_key@plt>:
    53a4:	add	ip, pc, #0, 12
    53a8:	add	ip, ip, #765952	; 0xbb000
    53ac:	ldr	pc, [ip, #1380]!	; 0x564

000053b0 <gss_create_empty_oid_set@plt>:
    53b0:	add	ip, pc, #0, 12
    53b4:	add	ip, ip, #765952	; 0xbb000
    53b8:	ldr	pc, [ip, #1372]!	; 0x55c

000053bc <RSA_blinding_on@plt>:
    53bc:	add	ip, pc, #0, 12
    53c0:	add	ip, ip, #765952	; 0xbb000
    53c4:	ldr	pc, [ip, #1364]!	; 0x554

000053c8 <deflateInit_@plt>:
    53c8:	add	ip, pc, #0, 12
    53cc:	add	ip, ip, #765952	; 0xbb000
    53d0:	ldr	pc, [ip, #1356]!	; 0x54c

000053d4 <EC_GROUP_cmp@plt>:
    53d4:	add	ip, pc, #0, 12
    53d8:	add	ip, ip, #765952	; 0xbb000
    53dc:	ldr	pc, [ip, #1348]!	; 0x544

000053e0 <EVP_CIPHER_CTX_free@plt>:
    53e0:	add	ip, pc, #0, 12
    53e4:	add	ip, ip, #765952	; 0xbb000
    53e8:	ldr	pc, [ip, #1340]!	; 0x53c

000053ec <getpwnam@plt>:
    53ec:	add	ip, pc, #0, 12
    53f0:	add	ip, ip, #765952	; 0xbb000
    53f4:	ldr	pc, [ip, #1332]!	; 0x534

000053f8 <seteuid@plt>:
    53f8:	add	ip, pc, #0, 12
    53fc:	add	ip, ip, #765952	; 0xbb000
    5400:	ldr	pc, [ip, #1324]!	; 0x52c

00005404 <EC_POINT_mul@plt>:
    5404:	add	ip, pc, #0, 12
    5408:	add	ip, ip, #765952	; 0xbb000
    540c:	ldr	pc, [ip, #1316]!	; 0x524

00005410 <fscanf@plt>:
    5410:	add	ip, pc, #0, 12
    5414:	add	ip, ip, #765952	; 0xbb000
    5418:	ldr	pc, [ip, #1308]!	; 0x51c

0000541c <DSA_do_sign@plt>:
    541c:	add	ip, pc, #0, 12
    5420:	add	ip, ip, #765952	; 0xbb000
    5424:	ldr	pc, [ip, #1300]!	; 0x514

00005428 <EVP_DigestInit@plt>:
    5428:	add	ip, pc, #0, 12
    542c:	add	ip, ip, #765952	; 0xbb000
    5430:	ldr	pc, [ip, #1292]!	; 0x50c

00005434 <popen@plt>:
    5434:	add	ip, pc, #0, 12
    5438:	add	ip, ip, #765952	; 0xbb000
    543c:	ldr	pc, [ip, #1284]!	; 0x504

00005440 <RSAPublicKey_dup@plt>:
    5440:	add	ip, pc, #0, 12
    5444:	add	ip, ip, #765952	; 0xbb000
    5448:	ldr	pc, [ip, #1276]!	; 0x4fc

0000544c <gss_compare_name@plt>:
    544c:	add	ip, pc, #0, 12
    5450:	add	ip, ip, #765952	; 0xbb000
    5454:	ldr	pc, [ip, #1268]!	; 0x4f4

00005458 <getpid@plt>:
    5458:	add	ip, pc, #0, 12
    545c:	add	ip, ip, #765952	; 0xbb000
    5460:	ldr	pc, [ip, #1260]!	; 0x4ec

00005464 <BIO_ctrl@plt>:
    5464:	add	ip, pc, #0, 12
    5468:	add	ip, ip, #765952	; 0xbb000
    546c:	ldr	pc, [ip, #1252]!	; 0x4e4

00005470 <EVP_PKEY_free@plt>:
    5470:	add	ip, pc, #0, 12
    5474:	add	ip, ip, #765952	; 0xbb000
    5478:	ldr	pc, [ip, #1244]!	; 0x4dc

0000547c <__memcpy_chk@plt>:
    547c:	add	ip, pc, #0, 12
    5480:	add	ip, ip, #765952	; 0xbb000
    5484:	ldr	pc, [ip, #1236]!	; 0x4d4

00005488 <EVP_DigestFinal_ex@plt>:
    5488:	add	ip, pc, #0, 12
    548c:	add	ip, ip, #765952	; 0xbb000
    5490:	ldr	pc, [ip, #1228]!	; 0x4cc

00005494 <dirfd@plt>:
    5494:	add	ip, pc, #0, 12
    5498:	add	ip, ip, #765952	; 0xbb000
    549c:	ldr	pc, [ip, #1220]!	; 0x4c4

000054a0 <dlerror@plt>:
    54a0:	add	ip, pc, #0, 12
    54a4:	add	ip, ip, #765952	; 0xbb000
    54a8:	ldr	pc, [ip, #1212]!	; 0x4bc

000054ac <gettimeofday@plt>:
    54ac:	add	ip, pc, #0, 12
    54b0:	add	ip, ip, #765952	; 0xbb000
    54b4:	ldr	pc, [ip, #1204]!	; 0x4b4

000054b8 <setegid@plt>:
    54b8:	add	ip, pc, #0, 12
    54bc:	add	ip, ip, #765952	; 0xbb000
    54c0:	ldr	pc, [ip, #1196]!	; 0x4ac

000054c4 <EC_KEY_set_asn1_flag@plt>:
    54c4:	add	ip, pc, #0, 12
    54c8:	add	ip, ip, #765952	; 0xbb000
    54cc:	ldr	pc, [ip, #1188]!	; 0x4a4

000054d0 <BN_print_fp@plt>:
    54d0:	add	ip, pc, #0, 12
    54d4:	add	ip, ip, #765952	; 0xbb000
    54d8:	ldr	pc, [ip, #1180]!	; 0x49c

000054dc <EVP_CipherInit@plt>:
    54dc:	add	ip, pc, #0, 12
    54e0:	add	ip, ip, #765952	; 0xbb000
    54e4:	ldr	pc, [ip, #1172]!	; 0x494

000054e8 <EC_POINT_is_at_infinity@plt>:
    54e8:	add	ip, pc, #0, 12
    54ec:	add	ip, ip, #765952	; 0xbb000
    54f0:	ldr	pc, [ip, #1164]!	; 0x48c

000054f4 <cfsetospeed@plt>:
    54f4:	add	ip, pc, #0, 12
    54f8:	add	ip, ip, #765952	; 0xbb000
    54fc:	ldr	pc, [ip, #1156]!	; 0x484

00005500 <setresgid@plt>:
    5500:	add	ip, pc, #0, 12
    5504:	add	ip, ip, #765952	; 0xbb000
    5508:	ldr	pc, [ip, #1148]!	; 0x47c

0000550c <matchpathcon@plt>:
    550c:	add	ip, pc, #0, 12
    5510:	add	ip, ip, #765952	; 0xbb000
    5514:	ldr	pc, [ip, #1140]!	; 0x474

00005518 <OPENSSL_add_all_algorithms_noconf@plt>:
    5518:	add	ip, pc, #0, 12
    551c:	add	ip, ip, #765952	; 0xbb000
    5520:	ldr	pc, [ip, #1132]!	; 0x46c

00005524 <socketpair@plt>:
    5524:	add	ip, pc, #0, 12
    5528:	add	ip, ip, #765952	; 0xbb000
    552c:	ldr	pc, [ip, #1124]!	; 0x464

00005530 <getsockopt@plt>:
    5530:	add	ip, pc, #0, 12
    5534:	add	ip, ip, #765952	; 0xbb000
    5538:	ldr	pc, [ip, #1116]!	; 0x45c

0000553c <DH_generate_key@plt>:
    553c:	add	ip, pc, #0, 12
    5540:	add	ip, ip, #765952	; 0xbb000
    5544:	ldr	pc, [ip, #1108]!	; 0x454

00005548 <strcasecmp@plt>:
    5548:	add	ip, pc, #0, 12
    554c:	add	ip, ip, #765952	; 0xbb000
    5550:	ldr	pc, [ip, #1100]!	; 0x44c

00005554 <strnlen@plt>:
    5554:	add	ip, pc, #0, 12
    5558:	add	ip, ip, #765952	; 0xbb000
    555c:	ldr	pc, [ip, #1092]!	; 0x444

00005560 <BIO_write@plt>:
    5560:	add	ip, pc, #0, 12
    5564:	add	ip, ip, #765952	; 0xbb000
    5568:	ldr	pc, [ip, #1084]!	; 0x43c

0000556c <fdopen@plt>:
    556c:	add	ip, pc, #0, 12
    5570:	add	ip, ip, #765952	; 0xbb000
    5574:	ldr	pc, [ip, #1076]!	; 0x434

00005578 <getsid@plt>:
    5578:	add	ip, pc, #0, 12
    557c:	add	ip, ip, #765952	; 0xbb000
    5580:	ldr	pc, [ip, #1068]!	; 0x42c

00005584 <freeaddrinfo@plt>:
    5584:	add	ip, pc, #0, 12
    5588:	add	ip, ip, #765952	; 0xbb000
    558c:	ldr	pc, [ip, #1060]!	; 0x424

00005590 <EC_KEY_set_private_key@plt>:
    5590:	add	ip, pc, #0, 12
    5594:	add	ip, ip, #765952	; 0xbb000
    5598:	ldr	pc, [ip, #1052]!	; 0x41c

0000559c <strtol@plt>:
    559c:	add	ip, pc, #0, 12
    55a0:	add	ip, ip, #765952	; 0xbb000
    55a4:	ldr	pc, [ip, #1044]!	; 0x414

000055a8 <free@plt>:
    55a8:	add	ip, pc, #0, 12
    55ac:	add	ip, ip, #765952	; 0xbb000
    55b0:	ldr	pc, [ip, #1036]!	; 0x40c

000055b4 <EVP_md5@plt>:
    55b4:	add	ip, pc, #0, 12
    55b8:	add	ip, ip, #765952	; 0xbb000
    55bc:	ldr	pc, [ip, #1028]!	; 0x404

000055c0 <EVP_aes_128_cbc@plt>:
    55c0:	add	ip, pc, #0, 12
    55c4:	add	ip, ip, #765952	; 0xbb000
    55c8:	ldr	pc, [ip, #1020]!	; 0x3fc

000055cc <getaddrinfo@plt>:
    55cc:	add	ip, pc, #0, 12
    55d0:	add	ip, ip, #765952	; 0xbb000
    55d4:	ldr	pc, [ip, #1012]!	; 0x3f4

000055d8 <EVP_CIPHER_CTX_iv_length@plt>:
    55d8:	add	ip, pc, #0, 12
    55dc:	add	ip, ip, #765952	; 0xbb000
    55e0:	ldr	pc, [ip, #1004]!	; 0x3ec

000055e4 <RAND_load_file@plt>:
    55e4:	add	ip, pc, #0, 12
    55e8:	add	ip, ip, #765952	; 0xbb000
    55ec:	ldr	pc, [ip, #996]!	; 0x3e4

000055f0 <BN_hex2bn@plt>:
    55f0:	add	ip, pc, #0, 12
    55f4:	add	ip, ip, #765952	; 0xbb000
    55f8:	ldr	pc, [ip, #988]!	; 0x3dc

000055fc <BN_dup@plt>:
    55fc:	add	ip, pc, #0, 12
    5600:	add	ip, ip, #765952	; 0xbb000
    5604:	ldr	pc, [ip, #980]!	; 0x3d4

00005608 <__res_state@plt>:
    5608:	add	ip, pc, #0, 12
    560c:	add	ip, ip, #765952	; 0xbb000
    5610:	ldr	pc, [ip, #972]!	; 0x3cc

00005614 <EVP_MD_block_size@plt>:
    5614:	add	ip, pc, #0, 12
    5618:	add	ip, ip, #765952	; 0xbb000
    561c:	ldr	pc, [ip, #964]!	; 0x3c4

00005620 <EC_KEY_set_public_key@plt>:
    5620:	add	ip, pc, #0, 12
    5624:	add	ip, ip, #765952	; 0xbb000
    5628:	ldr	pc, [ip, #956]!	; 0x3bc

0000562c <__xstat64@plt>:
    562c:	add	ip, pc, #0, 12
    5630:	add	ip, ip, #765952	; 0xbb000
    5634:	ldr	pc, [ip, #948]!	; 0x3b4

00005638 <qsort@plt>:
    5638:	add	ip, pc, #0, 12
    563c:	add	ip, ip, #765952	; 0xbb000
    5640:	ldr	pc, [ip, #940]!	; 0x3ac

00005644 <EC_KEY_generate_key@plt>:
    5644:	add	ip, pc, #0, 12
    5648:	add	ip, ip, #765952	; 0xbb000
    564c:	ldr	pc, [ip, #932]!	; 0x3a4

00005650 <EVP_CIPHER_CTX_ctrl@plt>:
    5650:	add	ip, pc, #0, 12
    5654:	add	ip, ip, #765952	; 0xbb000
    5658:	ldr	pc, [ip, #924]!	; 0x39c

0000565c <EC_POINT_get_affine_coordinates_GFp@plt>:
    565c:	add	ip, pc, #0, 12
    5660:	add	ip, ip, #765952	; 0xbb000
    5664:	ldr	pc, [ip, #916]!	; 0x394

00005668 <getcon@plt>:
    5668:	add	ip, pc, #0, 12
    566c:	add	ip, ip, #765952	; 0xbb000
    5670:	ldr	pc, [ip, #908]!	; 0x38c

00005674 <ECDH_compute_key@plt>:
    5674:	add	ip, pc, #0, 12
    5678:	add	ip, ip, #765952	; 0xbb000
    567c:	ldr	pc, [ip, #900]!	; 0x384

00005680 <strncmp@plt>:
    5680:	add	ip, pc, #0, 12
    5684:	add	ip, ip, #765952	; 0xbb000
    5688:	ldr	pc, [ip, #892]!	; 0x37c

0000568c <mbtowc@plt>:
    568c:	add	ip, pc, #0, 12
    5690:	add	ip, ip, #765952	; 0xbb000
    5694:	ldr	pc, [ip, #884]!	; 0x374

00005698 <getppid@plt>:
    5698:	add	ip, pc, #0, 12
    569c:	add	ip, ip, #765952	; 0xbb000
    56a0:	ldr	pc, [ip, #876]!	; 0x36c

000056a4 <BN_bn2bin@plt>:
    56a4:	add	ip, pc, #0, 12
    56a8:	add	ip, ip, #765952	; 0xbb000
    56ac:	ldr	pc, [ip, #868]!	; 0x364

000056b0 <fgetc@plt>:
    56b0:	add	ip, pc, #0, 12
    56b4:	add	ip, ip, #765952	; 0xbb000
    56b8:	ldr	pc, [ip, #860]!	; 0x35c

000056bc <BN_CTX_get@plt>:
    56bc:	add	ip, pc, #0, 12
    56c0:	add	ip, ip, #765952	; 0xbb000
    56c4:	ldr	pc, [ip, #852]!	; 0x354

000056c8 <_getlong@plt>:
    56c8:	add	ip, pc, #0, 12
    56cc:	add	ip, ip, #765952	; 0xbb000
    56d0:	ldr	pc, [ip, #844]!	; 0x34c

000056d4 <RSA_get_ex_data@plt>:
    56d4:	add	ip, pc, #0, 12
    56d8:	add	ip, ip, #765952	; 0xbb000
    56dc:	ldr	pc, [ip, #836]!	; 0x344

000056e0 <ENGINE_register_all_complete@plt>:
    56e0:	add	ip, pc, #0, 12
    56e4:	add	ip, ip, #765952	; 0xbb000
    56e8:	ldr	pc, [ip, #828]!	; 0x33c

000056ec <deflate@plt>:
    56ec:	add	ip, pc, #0, 12
    56f0:	add	ip, ip, #765952	; 0xbb000
    56f4:	ldr	pc, [ip, #820]!	; 0x334

000056f8 <closedir@plt>:
    56f8:	add	ip, pc, #0, 12
    56fc:	add	ip, ip, #765952	; 0xbb000
    5700:	ldr	pc, [ip, #812]!	; 0x32c

00005704 <EC_POINT_free@plt>:
    5704:	add	ip, pc, #0, 12
    5708:	add	ip, ip, #765952	; 0xbb000
    570c:	ldr	pc, [ip, #804]!	; 0x324

00005710 <inet_ntop@plt>:
    5710:	add	ip, pc, #0, 12
    5714:	add	ip, ip, #765952	; 0xbb000
    5718:	ldr	pc, [ip, #796]!	; 0x31c

0000571c <RSA_public_encrypt@plt>:
    571c:	add	ip, pc, #0, 12
    5720:	add	ip, ip, #765952	; 0xbb000
    5724:	ldr	pc, [ip, #788]!	; 0x314

00005728 <exit@plt>:
    5728:	add	ip, pc, #0, 12
    572c:	add	ip, ip, #765952	; 0xbb000
    5730:	ldr	pc, [ip, #780]!	; 0x30c

00005734 <getegid@plt>:
    5734:	add	ip, pc, #0, 12
    5738:	add	ip, ip, #765952	; 0xbb000
    573c:	ldr	pc, [ip, #772]!	; 0x304

00005740 <strerror@plt>:
    5740:	add	ip, pc, #0, 12
    5744:	add	ip, ip, #765952	; 0xbb000
    5748:	ldr	pc, [ip, #764]!	; 0x2fc

0000574c <initgroups@plt>:
    574c:	add	ip, pc, #0, 12
    5750:	add	ip, ip, #765952	; 0xbb000
    5754:	ldr	pc, [ip, #756]!	; 0x2f4

00005758 <DH_new@plt>:
    5758:	add	ip, pc, #0, 12
    575c:	add	ip, ip, #765952	; 0xbb000
    5760:	ldr	pc, [ip, #748]!	; 0x2ec

00005764 <RSA_private_decrypt@plt>:
    5764:	add	ip, pc, #0, 12
    5768:	add	ip, ip, #765952	; 0xbb000
    576c:	ldr	pc, [ip, #740]!	; 0x2e4

00005770 <cfgetispeed@plt>:
    5770:	add	ip, pc, #0, 12
    5774:	add	ip, ip, #765952	; 0xbb000
    5778:	ldr	pc, [ip, #732]!	; 0x2dc

0000577c <gss_release_buffer@plt>:
    577c:	add	ip, pc, #0, 12
    5780:	add	ip, ip, #765952	; 0xbb000
    5784:	ldr	pc, [ip, #724]!	; 0x2d4

00005788 <__vsnprintf_chk@plt>:
    5788:	add	ip, pc, #0, 12
    578c:	add	ip, ip, #765952	; 0xbb000
    5790:	ldr	pc, [ip, #716]!	; 0x2cc

00005794 <dlclose@plt>:
    5794:	add	ip, pc, #0, 12
    5798:	add	ip, ip, #765952	; 0xbb000
    579c:	ldr	pc, [ip, #708]!	; 0x2c4

000057a0 <EC_KEY_get0_public_key@plt>:
    57a0:	add	ip, pc, #0, 12
    57a4:	add	ip, ip, #765952	; 0xbb000
    57a8:	ldr	pc, [ip, #700]!	; 0x2bc

000057ac <BN_free@plt>:
    57ac:	add	ip, pc, #0, 12
    57b0:	add	ip, ip, #765952	; 0xbb000
    57b4:	ldr	pc, [ip, #692]!	; 0x2b4

000057b8 <getpeername@plt>:
    57b8:	add	ip, pc, #0, 12
    57bc:	add	ip, ip, #765952	; 0xbb000
    57c0:	ldr	pc, [ip, #684]!	; 0x2ac

000057c4 <BIO_free@plt>:
    57c4:	add	ip, pc, #0, 12
    57c8:	add	ip, ip, #765952	; 0xbb000
    57cc:	ldr	pc, [ip, #676]!	; 0x2a4

000057d0 <BN_bn2dec@plt>:
    57d0:	add	ip, pc, #0, 12
    57d4:	add	ip, ip, #765952	; 0xbb000
    57d8:	ldr	pc, [ip, #668]!	; 0x29c

000057dc <feof@plt>:
    57dc:	add	ip, pc, #0, 12
    57e0:	add	ip, ip, #765952	; 0xbb000
    57e4:	ldr	pc, [ip, #660]!	; 0x294

000057e8 <puts@plt>:
    57e8:	add	ip, pc, #0, 12
    57ec:	add	ip, ip, #765952	; 0xbb000
    57f0:	ldr	pc, [ip, #652]!	; 0x28c

000057f4 <perror@plt>:
    57f4:	add	ip, pc, #0, 12
    57f8:	add	ip, ip, #765952	; 0xbb000
    57fc:	ldr	pc, [ip, #644]!	; 0x284

00005800 <strtoll@plt>:
    5800:	add	ip, pc, #0, 12
    5804:	add	ip, ip, #765952	; 0xbb000
    5808:	ldr	pc, [ip, #636]!	; 0x27c

0000580c <nl_langinfo@plt>:
    580c:	add	ip, pc, #0, 12
    5810:	add	ip, ip, #765952	; 0xbb000
    5814:	ldr	pc, [ip, #628]!	; 0x274

00005818 <security_compute_relabel@plt>:
    5818:	add	ip, pc, #0, 12
    581c:	add	ip, ip, #765952	; 0xbb000
    5820:	ldr	pc, [ip, #620]!	; 0x26c

00005824 <EVP_PKEY_get1_RSA@plt>:
    5824:	add	ip, pc, #0, 12
    5828:	add	ip, ip, #765952	; 0xbb000
    582c:	ldr	pc, [ip, #612]!	; 0x264

00005830 <getpwuid@plt>:
    5830:	add	ip, pc, #0, 12
    5834:	add	ip, ip, #765952	; 0xbb000
    5838:	ldr	pc, [ip, #604]!	; 0x25c

0000583c <AES_encrypt@plt>:
    583c:	add	ip, pc, #0, 12
    5840:	add	ip, ip, #765952	; 0xbb000
    5844:	ldr	pc, [ip, #596]!	; 0x254

00005848 <gss_display_status@plt>:
    5848:	add	ip, pc, #0, 12
    584c:	add	ip, ip, #765952	; 0xbb000
    5850:	ldr	pc, [ip, #588]!	; 0x24c

00005854 <setfscreatecon@plt>:
    5854:	add	ip, pc, #0, 12
    5858:	add	ip, ip, #765952	; 0xbb000
    585c:	ldr	pc, [ip, #580]!	; 0x244

00005860 <deflateEnd@plt>:
    5860:	add	ip, pc, #0, 12
    5864:	add	ip, ip, #765952	; 0xbb000
    5868:	ldr	pc, [ip, #572]!	; 0x23c

0000586c <gss_init_sec_context@plt>:
    586c:	add	ip, pc, #0, 12
    5870:	add	ip, ip, #765952	; 0xbb000
    5874:	ldr	pc, [ip, #564]!	; 0x234

00005878 <readdir64@plt>:
    5878:	add	ip, pc, #0, 12
    587c:	add	ip, ip, #765952	; 0xbb000
    5880:	ldr	pc, [ip, #556]!	; 0x22c

00005884 <setfilecon@plt>:
    5884:	add	ip, pc, #0, 12
    5888:	add	ip, ip, #765952	; 0xbb000
    588c:	ldr	pc, [ip, #548]!	; 0x224

00005890 <gss_verify_mic@plt>:
    5890:	add	ip, pc, #0, 12
    5894:	add	ip, ip, #765952	; 0xbb000
    5898:	ldr	pc, [ip, #540]!	; 0x21c

0000589c <gss_acquire_cred@plt>:
    589c:	add	ip, pc, #0, 12
    58a0:	add	ip, ip, #765952	; 0xbb000
    58a4:	ldr	pc, [ip, #532]!	; 0x214

000058a8 <__fprintf_chk@plt>:
    58a8:	add	ip, pc, #0, 12
    58ac:	add	ip, ip, #765952	; 0xbb000
    58b0:	ldr	pc, [ip, #524]!	; 0x20c

000058b4 <ECDSA_do_sign@plt>:
    58b4:	add	ip, pc, #0, 12
    58b8:	add	ip, ip, #765952	; 0xbb000
    58bc:	ldr	pc, [ip, #516]!	; 0x204

000058c0 <setrlimit64@plt>:
    58c0:	add	ip, pc, #0, 12
    58c4:	add	ip, ip, #765952	; 0xbb000
    58c8:	ldr	pc, [ip, #508]!	; 0x1fc

000058cc <execl@plt>:
    58cc:	add	ip, pc, #0, 12
    58d0:	add	ip, ip, #765952	; 0xbb000
    58d4:	ldr	pc, [ip, #500]!	; 0x1f4

000058d8 <EVP_CIPHER_CTX_set_app_data@plt>:
    58d8:	add	ip, pc, #0, 12
    58dc:	add	ip, ip, #765952	; 0xbb000
    58e0:	ldr	pc, [ip, #492]!	; 0x1ec

000058e4 <link@plt>:
    58e4:	add	ip, pc, #0, 12
    58e8:	add	ip, ip, #765952	; 0xbb000
    58ec:	ldr	pc, [ip, #484]!	; 0x1e4

000058f0 <DH_free@plt>:
    58f0:	add	ip, pc, #0, 12
    58f4:	add	ip, ip, #765952	; 0xbb000
    58f8:	ldr	pc, [ip, #476]!	; 0x1dc

000058fc <strtoul@plt>:
    58fc:	add	ip, pc, #0, 12
    5900:	add	ip, ip, #765952	; 0xbb000
    5904:	ldr	pc, [ip, #468]!	; 0x1d4

00005908 <nanosleep@plt>:
    5908:	add	ip, pc, #0, 12
    590c:	add	ip, ip, #765952	; 0xbb000
    5910:	ldr	pc, [ip, #460]!	; 0x1cc

00005914 <ECDSA_SIG_free@plt>:
    5914:	add	ip, pc, #0, 12
    5918:	add	ip, ip, #765952	; 0xbb000
    591c:	ldr	pc, [ip, #452]!	; 0x1c4

00005920 <strftime@plt>:
    5920:	add	ip, pc, #0, 12
    5924:	add	ip, ip, #765952	; 0xbb000
    5928:	ldr	pc, [ip, #444]!	; 0x1bc

0000592c <putchar@plt>:
    592c:	add	ip, pc, #0, 12
    5930:	add	ip, ip, #765952	; 0xbb000
    5934:	ldr	pc, [ip, #436]!	; 0x1b4

00005938 <EVP_CIPHER_CTX_get_app_data@plt>:
    5938:	add	ip, pc, #0, 12
    593c:	add	ip, ip, #765952	; 0xbb000
    5940:	ldr	pc, [ip, #428]!	; 0x1ac

00005944 <memset@plt>:
    5944:	add	ip, pc, #0, 12
    5948:	add	ip, ip, #765952	; 0xbb000
    594c:	ldr	pc, [ip, #420]!	; 0x1a4

00005950 <__res_init@plt>:
    5950:	add	ip, pc, #0, 12
    5954:	add	ip, ip, #765952	; 0xbb000
    5958:	ldr	pc, [ip, #412]!	; 0x19c

0000595c <__fxstat64@plt>:
    595c:	add	ip, pc, #0, 12
    5960:	add	ip, ip, #765952	; 0xbb000
    5964:	ldr	pc, [ip, #404]!	; 0x194

00005968 <closelog@plt>:
    5968:	add	ip, pc, #0, 12
    596c:	add	ip, ip, #765952	; 0xbb000
    5970:	ldr	pc, [ip, #396]!	; 0x18c

00005974 <strspn@plt>:
    5974:	add	ip, pc, #0, 12
    5978:	add	ip, ip, #765952	; 0xbb000
    597c:	ldr	pc, [ip, #388]!	; 0x184

00005980 <opendir@plt>:
    5980:	add	ip, pc, #0, 12
    5984:	add	ip, ip, #765952	; 0xbb000
    5988:	ldr	pc, [ip, #380]!	; 0x17c

0000598c <X509_new@plt>:
    598c:	add	ip, pc, #0, 12
    5990:	add	ip, ip, #765952	; 0xbb000
    5994:	ldr	pc, [ip, #372]!	; 0x174

00005998 <DSA_SIG_free@plt>:
    5998:	add	ip, pc, #0, 12
    599c:	add	ip, ip, #765952	; 0xbb000
    59a0:	ldr	pc, [ip, #364]!	; 0x16c

000059a4 <EVP_MD_CTX_md@plt>:
    59a4:	add	ip, pc, #0, 12
    59a8:	add	ip, ip, #765952	; 0xbb000
    59ac:	ldr	pc, [ip, #356]!	; 0x164

000059b0 <fcntl@plt>:
    59b0:	add	ip, pc, #0, 12
    59b4:	add	ip, ip, #765952	; 0xbb000
    59b8:	ldr	pc, [ip, #348]!	; 0x15c

000059bc <EC_GROUP_get_curve_name@plt>:
    59bc:	add	ip, pc, #0, 12
    59c0:	add	ip, ip, #765952	; 0xbb000
    59c4:	ldr	pc, [ip, #340]!	; 0x154

000059c8 <getgroups@plt>:
    59c8:	add	ip, pc, #0, 12
    59cc:	add	ip, ip, #765952	; 0xbb000
    59d0:	ldr	pc, [ip, #332]!	; 0x14c

000059d4 <cfsetispeed@plt>:
    59d4:	add	ip, pc, #0, 12
    59d8:	add	ip, ip, #765952	; 0xbb000
    59dc:	ldr	pc, [ip, #324]!	; 0x144

000059e0 <listen@plt>:
    59e0:	add	ip, pc, #0, 12
    59e4:	add	ip, ip, #765952	; 0xbb000
    59e8:	ldr	pc, [ip, #316]!	; 0x13c

000059ec <snprintf@plt>:
    59ec:	add	ip, pc, #0, 12
    59f0:	add	ip, ip, #765952	; 0xbb000
    59f4:	ldr	pc, [ip, #308]!	; 0x134

000059f8 <getservbyname@plt>:
    59f8:	add	ip, pc, #0, 12
    59fc:	add	ip, ip, #765952	; 0xbb000
    5a00:	ldr	pc, [ip, #300]!	; 0x12c

00005a04 <EVP_CIPHER_CTX_init@plt>:
    5a04:	add	ip, pc, #0, 12
    5a08:	add	ip, ip, #765952	; 0xbb000
    5a0c:	ldr	pc, [ip, #292]!	; 0x124

00005a10 <__strdup@plt>:
    5a10:	add	ip, pc, #0, 12
    5a14:	add	ip, ip, #765952	; 0xbb000
    5a18:	ldr	pc, [ip, #284]!	; 0x11c

00005a1c <close@plt>:
    5a1c:	add	ip, pc, #0, 12
    5a20:	add	ip, ip, #765952	; 0xbb000
    5a24:	ldr	pc, [ip, #276]!	; 0x114

00005a28 <ECDSA_SIG_new@plt>:
    5a28:	add	ip, pc, #0, 12
    5a2c:	add	ip, ip, #765952	; 0xbb000
    5a30:	ldr	pc, [ip, #268]!	; 0x10c

00005a34 <is_selinux_enabled@plt>:
    5a34:	add	ip, pc, #0, 12
    5a38:	add	ip, ip, #765952	; 0xbb000
    5a3c:	ldr	pc, [ip, #260]!	; 0x104

00005a40 <EC_KEY_get0_private_key@plt>:
    5a40:	add	ip, pc, #0, 12
    5a44:	add	ip, ip, #765952	; 0xbb000
    5a48:	ldr	pc, [ip, #252]!	; 0xfc

00005a4c <inflate@plt>:
    5a4c:	add	ip, pc, #0, 12
    5a50:	add	ip, ip, #765952	; 0xbb000
    5a54:	ldr	pc, [ip, #244]!	; 0xf4

00005a58 <read@plt>:
    5a58:	add	ip, pc, #0, 12
    5a5c:	add	ip, ip, #765952	; 0xbb000
    5a60:	ldr	pc, [ip, #236]!	; 0xec

00005a64 <BN_sub@plt>:
    5a64:	add	ip, pc, #0, 12
    5a68:	add	ip, ip, #765952	; 0xbb000
    5a6c:	ldr	pc, [ip, #228]!	; 0xe4

00005a70 <abort@plt>:
    5a70:	add	ip, pc, #0, 12
    5a74:	add	ip, ip, #765952	; 0xbb000
    5a78:	ldr	pc, [ip, #220]!	; 0xdc

00005a7c <EC_KEY_set_group@plt>:
    5a7c:	add	ip, pc, #0, 12
    5a80:	add	ip, ip, #765952	; 0xbb000
    5a84:	ldr	pc, [ip, #212]!	; 0xd4

00005a88 <poll@plt>:
    5a88:	add	ip, pc, #0, 12
    5a8c:	add	ip, ip, #765952	; 0xbb000
    5a90:	ldr	pc, [ip, #204]!	; 0xcc

00005a94 <BN_add_word@plt>:
    5a94:	add	ip, pc, #0, 12
    5a98:	add	ip, ip, #765952	; 0xbb000
    5a9c:	ldr	pc, [ip, #196]!	; 0xc4

00005aa0 <RSA_set_ex_data@plt>:
    5aa0:	add	ip, pc, #0, 12
    5aa4:	add	ip, ip, #765952	; 0xbb000
    5aa8:	ldr	pc, [ip, #188]!	; 0xbc

00005aac <EVP_des_cbc@plt>:
    5aac:	add	ip, pc, #0, 12
    5ab0:	add	ip, ip, #765952	; 0xbb000
    5ab4:	ldr	pc, [ip, #180]!	; 0xb4

00005ab8 <BN_div@plt>:
    5ab8:	add	ip, pc, #0, 12
    5abc:	add	ip, ip, #765952	; 0xbb000
    5ac0:	ldr	pc, [ip, #172]!	; 0xac

00005ac4 <_getshort@plt>:
    5ac4:	add	ip, pc, #0, 12
    5ac8:	add	ip, ip, #765952	; 0xbb000
    5acc:	ldr	pc, [ip, #164]!	; 0xa4

00005ad0 <__ctype_toupper_loc@plt>:
    5ad0:	add	ip, pc, #0, 12
    5ad4:	add	ip, ip, #765952	; 0xbb000
    5ad8:	ldr	pc, [ip, #156]!	; 0x9c

00005adc <recvmsg@plt>:
    5adc:	add	ip, pc, #0, 12
    5ae0:	add	ip, ip, #765952	; 0xbb000
    5ae4:	ldr	pc, [ip, #148]!	; 0x94

00005ae8 <memmove@plt>:
    5ae8:	add	ip, pc, #0, 12
    5aec:	add	ip, ip, #765952	; 0xbb000
    5af0:	ldr	pc, [ip, #140]!	; 0x8c

00005af4 <EVP_CIPHER_CTX_set_key_length@plt>:
    5af4:	add	ip, pc, #0, 12
    5af8:	add	ip, ip, #765952	; 0xbb000
    5afc:	ldr	pc, [ip, #132]!	; 0x84

00005b00 <wcwidth@plt>:
    5b00:	add	ip, pc, #0, 12
    5b04:	add	ip, ip, #765952	; 0xbb000
    5b08:	ldr	pc, [ip, #124]!	; 0x7c

00005b0c <EVP_MD_size@plt>:
    5b0c:	add	ip, pc, #0, 12
    5b10:	add	ip, ip, #765952	; 0xbb000
    5b14:	ldr	pc, [ip, #116]!	; 0x74

00005b18 <strpbrk@plt>:
    5b18:	add	ip, pc, #0, 12
    5b1c:	add	ip, ip, #765952	; 0xbb000
    5b20:	ldr	pc, [ip, #108]!	; 0x6c

00005b24 <BN_CTX_new@plt>:
    5b24:	add	ip, pc, #0, 12
    5b28:	add	ip, ip, #765952	; 0xbb000
    5b2c:	ldr	pc, [ip, #100]!	; 0x64

00005b30 <rmdir@plt>:
    5b30:	add	ip, pc, #0, 12
    5b34:	add	ip, ip, #765952	; 0xbb000
    5b38:	ldr	pc, [ip, #92]!	; 0x5c

00005b3c <unlink@plt>:
    5b3c:	add	ip, pc, #0, 12
    5b40:	add	ip, ip, #765952	; 0xbb000
    5b44:	ldr	pc, [ip, #84]!	; 0x54

00005b48 <EC_GROUP_get_degree@plt>:
    5b48:	add	ip, pc, #0, 12
    5b4c:	add	ip, ip, #765952	; 0xbb000
    5b50:	ldr	pc, [ip, #76]!	; 0x4c

00005b54 <gss_inquire_cred@plt>:
    5b54:	add	ip, pc, #0, 12
    5b58:	add	ip, ip, #765952	; 0xbb000
    5b5c:	ldr	pc, [ip, #68]!	; 0x44

00005b60 <inflateInit_@plt>:
    5b60:	add	ip, pc, #0, 12
    5b64:	add	ip, ip, #765952	; 0xbb000
    5b68:	ldr	pc, [ip, #60]!	; 0x3c

00005b6c <RSA_set_method@plt>:
    5b6c:	add	ip, pc, #0, 12
    5b70:	add	ip, ip, #765952	; 0xbb000
    5b74:	ldr	pc, [ip, #52]!	; 0x34

00005b78 <PEM_write_bio_RSAPrivateKey@plt>:
    5b78:	add	ip, pc, #0, 12
    5b7c:	add	ip, ip, #765952	; 0xbb000
    5b80:	ldr	pc, [ip, #44]!	; 0x2c

00005b84 <RSA_new@plt>:
    5b84:	add	ip, pc, #0, 12
    5b88:	add	ip, ip, #765952	; 0xbb000
    5b8c:	ldr	pc, [ip, #36]!	; 0x24

00005b90 <gss_release_cred@plt>:
    5b90:	add	ip, pc, #0, 12
    5b94:	add	ip, ip, #765952	; 0xbb000
    5b98:	ldr	pc, [ip, #28]!

00005b9c <dlopen@plt>:
    5b9c:	add	ip, pc, #0, 12
    5ba0:	add	ip, ip, #765952	; 0xbb000
    5ba4:	ldr	pc, [ip, #20]!

00005ba8 <kill@plt>:
    5ba8:	add	ip, pc, #0, 12
    5bac:	add	ip, ip, #765952	; 0xbb000
    5bb0:	ldr	pc, [ip, #12]!

00005bb4 <ioctl@plt>:
    5bb4:	add	ip, pc, #0, 12
    5bb8:	add	ip, ip, #765952	; 0xbb000
    5bbc:	ldr	pc, [ip, #4]!

00005bc0 <unsetenv@plt>:
    5bc0:	add	ip, pc, #0, 12
    5bc4:	add	ip, ip, #761856	; 0xba000
    5bc8:	ldr	pc, [ip, #4092]!	; 0xffc

00005bcc <dup2@plt>:
    5bcc:	add	ip, pc, #0, 12
    5bd0:	add	ip, ip, #761856	; 0xba000
    5bd4:	ldr	pc, [ip, #4084]!	; 0xff4

00005bd8 <localtime@plt>:
    5bd8:	add	ip, pc, #0, 12
    5bdc:	add	ip, ip, #761856	; 0xba000
    5be0:	ldr	pc, [ip, #4076]!	; 0xfec

00005be4 <EVP_PKEY_get1_DSA@plt>:
    5be4:	add	ip, pc, #0, 12
    5be8:	add	ip, ip, #761856	; 0xba000
    5bec:	ldr	pc, [ip, #4068]!	; 0xfe4

00005bf0 <clock_gettime@plt>:
    5bf0:	add	ip, pc, #0, 12
    5bf4:	add	ip, ip, #761856	; 0xba000
    5bf8:	ldr	pc, [ip, #4060]!	; 0xfdc

00005bfc <system@plt>:
    5bfc:	add	ip, pc, #0, 12
    5c00:	add	ip, ip, #761856	; 0xba000
    5c04:	ldr	pc, [ip, #4052]!	; 0xfd4

00005c08 <setcon@plt>:
    5c08:	add	ip, pc, #0, 12
    5c0c:	add	ip, ip, #761856	; 0xba000
    5c10:	ldr	pc, [ip, #4044]!	; 0xfcc

00005c14 <inet_ntoa@plt>:
    5c14:	add	ip, pc, #0, 12
    5c18:	add	ip, ip, #761856	; 0xba000
    5c1c:	ldr	pc, [ip, #4036]!	; 0xfc4

00005c20 <realloc@plt>:
    5c20:	add	ip, pc, #0, 12
    5c24:	add	ip, ip, #761856	; 0xba000
    5c28:	ldr	pc, [ip, #4028]!	; 0xfbc

00005c2c <setresuid@plt>:
    5c2c:	add	ip, pc, #0, 12
    5c30:	add	ip, ip, #761856	; 0xba000
    5c34:	ldr	pc, [ip, #4020]!	; 0xfb4

00005c38 <BN_dec2bn@plt>:
    5c38:	add	ip, pc, #0, 12
    5c3c:	add	ip, ip, #761856	; 0xba000
    5c40:	ldr	pc, [ip, #4012]!	; 0xfac

00005c44 <open64@plt>:
    5c44:	add	ip, pc, #0, 12
    5c48:	add	ip, ip, #761856	; 0xba000
    5c4c:	ldr	pc, [ip, #4004]!	; 0xfa4

00005c50 <BN_clear_free@plt>:
    5c50:	add	ip, pc, #0, 12
    5c54:	add	ip, ip, #761856	; 0xba000
    5c58:	ldr	pc, [ip, #3996]!	; 0xf9c

00005c5c <EC_GROUP_method_of@plt>:
    5c5c:	add	ip, pc, #0, 12
    5c60:	add	ip, ip, #761856	; 0xba000
    5c64:	ldr	pc, [ip, #3988]!	; 0xf94

00005c68 <EVP_CIPHER_CTX_cleanup@plt>:
    5c68:	add	ip, pc, #0, 12
    5c6c:	add	ip, ip, #761856	; 0xba000
    5c70:	ldr	pc, [ip, #3980]!	; 0xf8c

00005c74 <bind@plt>:
    5c74:	add	ip, pc, #0, 12
    5c78:	add	ip, ip, #761856	; 0xba000
    5c7c:	ldr	pc, [ip, #3972]!	; 0xf84

00005c80 <waitpid@plt>:
    5c80:	add	ip, pc, #0, 12
    5c84:	add	ip, ip, #761856	; 0xba000
    5c88:	ldr	pc, [ip, #3964]!	; 0xf7c

00005c8c <RSA_free@plt>:
    5c8c:	add	ip, pc, #0, 12
    5c90:	add	ip, ip, #761856	; 0xba000
    5c94:	ldr	pc, [ip, #3956]!	; 0xf74

00005c98 <inflateEnd@plt>:
    5c98:	add	ip, pc, #0, 12
    5c9c:	add	ip, ip, #761856	; 0xba000
    5ca0:	ldr	pc, [ip, #3948]!	; 0xf6c

00005ca4 <ECDSA_do_verify@plt>:
    5ca4:	add	ip, pc, #0, 12
    5ca8:	add	ip, ip, #761856	; 0xba000
    5cac:	ldr	pc, [ip, #3940]!	; 0xf64

00005cb0 <BIO_new@plt>:
    5cb0:	add	ip, pc, #0, 12
    5cb4:	add	ip, ip, #761856	; 0xba000
    5cb8:	ldr	pc, [ip, #3932]!	; 0xf5c

00005cbc <rewind@plt>:
    5cbc:	add	ip, pc, #0, 12
    5cc0:	add	ip, ip, #761856	; 0xba000
    5cc4:	ldr	pc, [ip, #3924]!	; 0xf54

00005cc8 <index@plt>:
    5cc8:	add	ip, pc, #0, 12
    5ccc:	add	ip, ip, #761856	; 0xba000
    5cd0:	ldr	pc, [ip, #3916]!	; 0xf4c

00005cd4 <EVP_Cipher@plt>:
    5cd4:	add	ip, pc, #0, 12
    5cd8:	add	ip, ip, #761856	; 0xba000
    5cdc:	ldr	pc, [ip, #3908]!	; 0xf44

00005ce0 <tcsetattr@plt>:
    5ce0:	add	ip, pc, #0, 12
    5ce4:	add	ip, ip, #761856	; 0xba000
    5ce8:	ldr	pc, [ip, #3900]!	; 0xf3c

00005cec <gss_add_oid_set_member@plt>:
    5cec:	add	ip, pc, #0, 12
    5cf0:	add	ip, ip, #761856	; 0xba000
    5cf4:	ldr	pc, [ip, #3892]!	; 0xf34

00005cf8 <BN_bin2bn@plt>:
    5cf8:	add	ip, pc, #0, 12
    5cfc:	add	ip, ip, #761856	; 0xba000
    5d00:	ldr	pc, [ip, #3884]!	; 0xf2c

00005d04 <strcasestr@plt>:
    5d04:	add	ip, pc, #0, 12
    5d08:	add	ip, ip, #761856	; 0xba000
    5d0c:	ldr	pc, [ip, #3876]!	; 0xf24

00005d10 <FIPSCHECK_verify@plt>:
    5d10:	add	ip, pc, #0, 12
    5d14:	add	ip, ip, #761856	; 0xba000
    5d18:	ldr	pc, [ip, #3868]!	; 0xf1c

00005d1c <setgroups@plt>:
    5d1c:	add	ip, pc, #0, 12
    5d20:	add	ip, ip, #761856	; 0xba000
    5d24:	ldr	pc, [ip, #3860]!	; 0xf14

00005d28 <gss_import_name@plt>:
    5d28:	add	ip, pc, #0, 12
    5d2c:	add	ip, ip, #761856	; 0xba000
    5d30:	ldr	pc, [ip, #3852]!	; 0xf0c

00005d34 <fileno@plt>:
    5d34:	add	ip, pc, #0, 12
    5d38:	add	ip, ip, #761856	; 0xba000
    5d3c:	ldr	pc, [ip, #3844]!	; 0xf04

00005d40 <DSA_generate_key@plt>:
    5d40:	add	ip, pc, #0, 12
    5d44:	add	ip, ip, #761856	; 0xba000
    5d48:	ldr	pc, [ip, #3836]!	; 0xefc

00005d4c <setgid@plt>:
    5d4c:	add	ip, pc, #0, 12
    5d50:	add	ip, ip, #761856	; 0xba000
    5d54:	ldr	pc, [ip, #3828]!	; 0xef4

00005d58 <__syslog_chk@plt>:
    5d58:	add	ip, pc, #0, 12
    5d5c:	add	ip, ip, #761856	; 0xba000
    5d60:	ldr	pc, [ip, #3820]!	; 0xeec

00005d64 <__stack_chk_fail@plt>:
    5d64:	add	ip, pc, #0, 12
    5d68:	add	ip, ip, #761856	; 0xba000
    5d6c:	ldr	pc, [ip, #3812]!	; 0xee4

00005d70 <EC_GROUP_get_order@plt>:
    5d70:	add	ip, pc, #0, 12
    5d74:	add	ip, ip, #761856	; 0xba000
    5d78:	ldr	pc, [ip, #3804]!	; 0xedc

00005d7c <DSA_generate_parameters_ex@plt>:
    5d7c:	add	ip, pc, #0, 12
    5d80:	add	ip, ip, #761856	; 0xba000
    5d84:	ldr	pc, [ip, #3796]!	; 0xed4

00005d88 <fork@plt>:
    5d88:	add	ip, pc, #0, 12
    5d8c:	add	ip, ip, #761856	; 0xba000
    5d90:	ldr	pc, [ip, #3788]!	; 0xecc

00005d94 <socket@plt>:
    5d94:	add	ip, pc, #0, 12
    5d98:	add	ip, ip, #761856	; 0xba000
    5d9c:	ldr	pc, [ip, #3780]!	; 0xec4

00005da0 <EC_METHOD_get_field_type@plt>:
    5da0:	add	ip, pc, #0, 12
    5da4:	add	ip, ip, #761856	; 0xba000
    5da8:	ldr	pc, [ip, #3772]!	; 0xebc

00005dac <BN_set_word@plt>:
    5dac:	add	ip, pc, #0, 12
    5db0:	add	ip, ip, #761856	; 0xba000
    5db4:	ldr	pc, [ip, #3764]!	; 0xeb4

00005db8 <access@plt>:
    5db8:	add	ip, pc, #0, 12
    5dbc:	add	ip, ip, #761856	; 0xba000
    5dc0:	ldr	pc, [ip, #3756]!	; 0xeac

00005dc4 <setenv@plt>:
    5dc4:	add	ip, pc, #0, 12
    5dc8:	add	ip, ip, #761856	; 0xba000
    5dcc:	ldr	pc, [ip, #3748]!	; 0xea4

00005dd0 <isatty@plt>:
    5dd0:	add	ip, pc, #0, 12
    5dd4:	add	ip, ip, #761856	; 0xba000
    5dd8:	ldr	pc, [ip, #3740]!	; 0xe9c

00005ddc <__h_errno_location@plt>:
    5ddc:	add	ip, pc, #0, 12
    5de0:	add	ip, ip, #761856	; 0xba000
    5de4:	ldr	pc, [ip, #3732]!	; 0xe94

00005de8 <EC_GROUP_free@plt>:
    5de8:	add	ip, pc, #0, 12
    5dec:	add	ip, ip, #761856	; 0xba000
    5df0:	ldr	pc, [ip, #3724]!	; 0xe8c

00005df4 <mkdir@plt>:
    5df4:	add	ip, pc, #0, 12
    5df8:	add	ip, ip, #761856	; 0xba000
    5dfc:	ldr	pc, [ip, #3716]!	; 0xe84

00005e00 <EC_POINT_clear_free@plt>:
    5e00:	add	ip, pc, #0, 12
    5e04:	add	ip, ip, #761856	; 0xba000
    5e08:	ldr	pc, [ip, #3708]!	; 0xe7c

00005e0c <__cxa_atexit@plt>:
    5e0c:	add	ip, pc, #0, 12
    5e10:	add	ip, ip, #761856	; 0xba000
    5e14:	ldr	pc, [ip, #3700]!	; 0xe74

00005e18 <EC_GROUP_set_asn1_flag@plt>:
    5e18:	add	ip, pc, #0, 12
    5e1c:	add	ip, ip, #761856	; 0xba000
    5e20:	ldr	pc, [ip, #3692]!	; 0xe6c

00005e24 <PEM_write_bio_DSAPrivateKey@plt>:
    5e24:	add	ip, pc, #0, 12
    5e28:	add	ip, ip, #761856	; 0xba000
    5e2c:	ldr	pc, [ip, #3684]!	; 0xe64

00005e30 <OPENSSL_config@plt>:
    5e30:	add	ip, pc, #0, 12
    5e34:	add	ip, ip, #761856	; 0xba000
    5e38:	ldr	pc, [ip, #3676]!	; 0xe5c

00005e3c <CRYPTO_free@plt>:
    5e3c:	add	ip, pc, #0, 12
    5e40:	add	ip, ip, #761856	; 0xba000
    5e44:	ldr	pc, [ip, #3668]!	; 0xe54

00005e48 <FIPS_mode@plt>:
    5e48:	add	ip, pc, #0, 12
    5e4c:	add	ip, ip, #761856	; 0xba000
    5e50:	ldr	pc, [ip, #3660]!	; 0xe4c

00005e54 <EC_POINT_point2oct@plt>:
    5e54:	add	ip, pc, #0, 12
    5e58:	add	ip, ip, #761856	; 0xba000
    5e5c:	ldr	pc, [ip, #3652]!	; 0xe44

00005e60 <EVP_MD_CTX_cleanup@plt>:
    5e60:	add	ip, pc, #0, 12
    5e64:	add	ip, ip, #761856	; 0xba000
    5e68:	ldr	pc, [ip, #3644]!	; 0xe3c

00005e6c <getnameinfo@plt>:
    5e6c:	add	ip, pc, #0, 12
    5e70:	add	ip, ip, #761856	; 0xba000
    5e74:	ldr	pc, [ip, #3636]!	; 0xe34

00005e78 <strncasecmp@plt>:
    5e78:	add	ip, pc, #0, 12
    5e7c:	add	ip, ip, #761856	; 0xba000
    5e80:	ldr	pc, [ip, #3628]!	; 0xe2c

00005e84 <ERR_get_error@plt>:
    5e84:	add	ip, pc, #0, 12
    5e88:	add	ip, ip, #761856	; 0xba000
    5e8c:	ldr	pc, [ip, #3620]!	; 0xe24

00005e90 <__asprintf_chk@plt>:
    5e90:	add	ip, pc, #0, 12
    5e94:	add	ip, ip, #761856	; 0xba000
    5e98:	ldr	pc, [ip, #3612]!	; 0xe1c

00005e9c <pclose@plt>:
    5e9c:	add	ip, pc, #0, 12
    5ea0:	add	ip, ip, #761856	; 0xba000
    5ea4:	ldr	pc, [ip, #3604]!	; 0xe14

00005ea8 <SSLeay@plt>:
    5ea8:	add	ip, pc, #0, 12
    5eac:	add	ip, ip, #761856	; 0xba000
    5eb0:	ldr	pc, [ip, #3596]!	; 0xe0c

00005eb4 <SSLeay_version@plt>:
    5eb4:	add	ip, pc, #0, 12
    5eb8:	add	ip, ip, #761856	; 0xba000
    5ebc:	ldr	pc, [ip, #3588]!	; 0xe04

00005ec0 <setsockopt@plt>:
    5ec0:	add	ip, pc, #0, 12
    5ec4:	add	ip, ip, #761856	; 0xba000
    5ec8:	ldr	pc, [ip, #3580]!	; 0xdfc

00005ecc <select@plt>:
    5ecc:	add	ip, pc, #0, 12
    5ed0:	add	ip, ip, #761856	; 0xba000
    5ed4:	ldr	pc, [ip, #3572]!	; 0xdf4

00005ed8 <gethostname@plt>:
    5ed8:	add	ip, pc, #0, 12
    5edc:	add	ip, ip, #761856	; 0xba000
    5ee0:	ldr	pc, [ip, #3564]!	; 0xdec

00005ee4 <EC_KEY_get0_group@plt>:
    5ee4:	add	ip, pc, #0, 12
    5ee8:	add	ip, ip, #761856	; 0xba000
    5eec:	ldr	pc, [ip, #3556]!	; 0xde4

00005ef0 <shutdown@plt>:
    5ef0:	add	ip, pc, #0, 12
    5ef4:	add	ip, ip, #761856	; 0xba000
    5ef8:	ldr	pc, [ip, #3548]!	; 0xddc

00005efc <sleep@plt>:
    5efc:	add	ip, pc, #0, 12
    5f00:	add	ip, ip, #761856	; 0xba000
    5f04:	ldr	pc, [ip, #3540]!	; 0xdd4

00005f08 <raise@plt>:
    5f08:	add	ip, pc, #0, 12
    5f0c:	add	ip, ip, #761856	; 0xba000
    5f10:	ldr	pc, [ip, #3532]!	; 0xdcc

00005f14 <setuid@plt>:
    5f14:	add	ip, pc, #0, 12
    5f18:	add	ip, ip, #761856	; 0xba000
    5f1c:	ldr	pc, [ip, #3524]!	; 0xdc4

00005f20 <__ctype_b_loc@plt>:
    5f20:	add	ip, pc, #0, 12
    5f24:	add	ip, ip, #761856	; 0xba000
    5f28:	ldr	pc, [ip, #3516]!	; 0xdbc

00005f2c <RAND_bytes@plt>:
    5f2c:	add	ip, pc, #0, 12
    5f30:	add	ip, ip, #761856	; 0xba000
    5f34:	ldr	pc, [ip, #3508]!	; 0xdb4

00005f38 <getuid@plt>:
    5f38:	add	ip, pc, #0, 12
    5f3c:	add	ip, ip, #761856	; 0xba000
    5f40:	ldr	pc, [ip, #3500]!	; 0xdac

00005f44 <X509_free@plt>:
    5f44:	add	ip, pc, #0, 12
    5f48:	add	ip, ip, #761856	; 0xba000
    5f4c:	ldr	pc, [ip, #3492]!	; 0xda4

00005f50 <connect@plt>:
    5f50:	add	ip, pc, #0, 12
    5f54:	add	ip, ip, #761856	; 0xba000
    5f58:	ldr	pc, [ip, #3484]!	; 0xd9c

00005f5c <execlp@plt>:
    5f5c:	add	ip, pc, #0, 12
    5f60:	add	ip, ip, #761856	; 0xba000
    5f64:	ldr	pc, [ip, #3476]!	; 0xd94

00005f68 <sigaction@plt>:
    5f68:	add	ip, pc, #0, 12
    5f6c:	add	ip, ip, #761856	; 0xba000
    5f70:	ldr	pc, [ip, #3468]!	; 0xd8c

00005f74 <sysconf@plt>:
    5f74:	add	ip, pc, #0, 12
    5f78:	add	ip, ip, #761856	; 0xba000
    5f7c:	ldr	pc, [ip, #3460]!	; 0xd84

00005f80 <calloc@plt>:
    5f80:	add	ip, pc, #0, 12
    5f84:	add	ip, ip, #761856	; 0xba000
    5f88:	ldr	pc, [ip, #3452]!	; 0xd7c

00005f8c <gss_delete_sec_context@plt>:
    5f8c:	add	ip, pc, #0, 12
    5f90:	add	ip, ip, #761856	; 0xba000
    5f94:	ldr	pc, [ip, #3444]!	; 0xd74

00005f98 <setlocale@plt>:
    5f98:	add	ip, pc, #0, 12
    5f9c:	add	ip, ip, #761856	; 0xba000
    5fa0:	ldr	pc, [ip, #3436]!	; 0xd6c

00005fa4 <daemon@plt>:
    5fa4:	add	ip, pc, #0, 12
    5fa8:	add	ip, ip, #761856	; 0xba000
    5fac:	ldr	pc, [ip, #3428]!	; 0xd64

00005fb0 <EVP_DigestFinal@plt>:
    5fb0:	add	ip, pc, #0, 12
    5fb4:	add	ip, ip, #761856	; 0xba000
    5fb8:	ldr	pc, [ip, #3420]!	; 0xd5c

00005fbc <fgets@plt>:
    5fbc:	add	ip, pc, #0, 12
    5fc0:	add	ip, ip, #761856	; 0xba000
    5fc4:	ldr	pc, [ip, #3412]!	; 0xd54

00005fc8 <RSA_public_decrypt@plt>:
    5fc8:	add	ip, pc, #0, 12
    5fcc:	add	ip, ip, #761856	; 0xba000
    5fd0:	ldr	pc, [ip, #3404]!	; 0xd4c

00005fd4 <BN_cmp@plt>:
    5fd4:	add	ip, pc, #0, 12
    5fd8:	add	ip, ip, #761856	; 0xba000
    5fdc:	ldr	pc, [ip, #3396]!	; 0xd44

00005fe0 <fputc@plt>:
    5fe0:	add	ip, pc, #0, 12
    5fe4:	add	ip, ip, #761856	; 0xba000
    5fe8:	ldr	pc, [ip, #3388]!	; 0xd3c

00005fec <fwrite@plt>:
    5fec:	add	ip, pc, #0, 12
    5ff0:	add	ip, ip, #761856	; 0xba000
    5ff4:	ldr	pc, [ip, #3380]!	; 0xd34

00005ff8 <BN_num_bits@plt>:
    5ff8:	add	ip, pc, #0, 12
    5ffc:	add	ip, ip, #761856	; 0xba000
    6000:	ldr	pc, [ip, #3372]!	; 0xd2c

00006004 <EVP_CIPHER_CTX_new@plt>:
    6004:	add	ip, pc, #0, 12
    6008:	add	ip, ip, #761856	; 0xba000
    600c:	ldr	pc, [ip, #3364]!	; 0xd24

00006010 <memcpy@plt>:
    6010:	add	ip, pc, #0, 12
    6014:	add	ip, ip, #761856	; 0xba000
    6018:	ldr	pc, [ip, #3356]!	; 0xd1c

0000601c <umask@plt>:
    601c:	add	ip, pc, #0, 12
    6020:	add	ip, ip, #761856	; 0xba000
    6024:	ldr	pc, [ip, #3348]!	; 0xd14

00006028 <d2i_X509@plt>:
    6028:	add	ip, pc, #0, 12
    602c:	add	ip, ip, #761856	; 0xba000
    6030:	ldr	pc, [ip, #3340]!	; 0xd0c

00006034 <DH_size@plt>:
    6034:	add	ip, pc, #0, 12
    6038:	add	ip, ip, #761856	; 0xba000
    603c:	ldr	pc, [ip, #3332]!	; 0xd04

00006040 <BN_CTX_start@plt>:
    6040:	add	ip, pc, #0, 12
    6044:	add	ip, ip, #761856	; 0xba000
    6048:	ldr	pc, [ip, #3324]!	; 0xcfc

0000604c <geteuid@plt>:
    604c:	add	ip, pc, #0, 12
    6050:	add	ip, ip, #761856	; 0xba000
    6054:	ldr	pc, [ip, #3316]!	; 0xcf4

00006058 <getgid@plt>:
    6058:	add	ip, pc, #0, 12
    605c:	add	ip, ip, #761856	; 0xba000
    6060:	ldr	pc, [ip, #3308]!	; 0xcec

00006064 <AES_set_encrypt_key@plt>:
    6064:	add	ip, pc, #0, 12
    6068:	add	ip, ip, #761856	; 0xba000
    606c:	ldr	pc, [ip, #3300]!	; 0xce4

00006070 <malloc@plt>:
    6070:	add	ip, pc, #0, 12
    6074:	add	ip, ip, #761856	; 0xba000
    6078:	ldr	pc, [ip, #3292]!	; 0xcdc

0000607c <DSA_free@plt>:
    607c:	add	ip, pc, #0, 12
    6080:	add	ip, ip, #761856	; 0xba000
    6084:	ldr	pc, [ip, #3284]!	; 0xcd4

00006088 <strlen@plt>:
    6088:	add	ip, pc, #0, 12
    608c:	add	ip, ip, #761856	; 0xba000
    6090:	ldr	pc, [ip, #3276]!	; 0xccc

00006094 <freecon@plt>:
    6094:	add	ip, pc, #0, 12
    6098:	add	ip, ip, #761856	; 0xba000
    609c:	ldr	pc, [ip, #3268]!	; 0xcc4

000060a0 <PEM_read_bio_PrivateKey@plt>:
    60a0:	add	ip, pc, #0, 12
    60a4:	add	ip, ip, #761856	; 0xba000
    60a8:	ldr	pc, [ip, #3260]!	; 0xcbc

000060ac <gss_release_oid_set@plt>:
    60ac:	add	ip, pc, #0, 12
    60b0:	add	ip, ip, #761856	; 0xba000
    60b4:	ldr	pc, [ip, #3252]!	; 0xcb4

000060b8 <__snprintf_chk@plt>:
    60b8:	add	ip, pc, #0, 12
    60bc:	add	ip, ip, #761856	; 0xba000
    60c0:	ldr	pc, [ip, #3244]!	; 0xcac

000060c4 <__memmove_chk@plt>:
    60c4:	add	ip, pc, #0, 12
    60c8:	add	ip, ip, #761856	; 0xba000
    60cc:	ldr	pc, [ip, #3236]!	; 0xca4

000060d0 <EVP_bf_cbc@plt>:
    60d0:	add	ip, pc, #0, 12
    60d4:	add	ip, ip, #761856	; 0xba000
    60d8:	ldr	pc, [ip, #3228]!	; 0xc9c

000060dc <getfilecon@plt>:
    60dc:	add	ip, pc, #0, 12
    60e0:	add	ip, ip, #761856	; 0xba000
    60e4:	ldr	pc, [ip, #3220]!	; 0xc94

000060e8 <__memset_chk@plt>:
    60e8:	add	ip, pc, #0, 12
    60ec:	add	ip, ip, #761856	; 0xba000
    60f0:	ldr	pc, [ip, #3212]!	; 0xc8c

000060f4 <accept@plt>:
    60f4:	add	ip, pc, #0, 12
    60f8:	add	ip, ip, #761856	; 0xba000
    60fc:	ldr	pc, [ip, #3204]!	; 0xc84

00006100 <fclose@plt>:
    6100:	add	ip, pc, #0, 12
    6104:	add	ip, ip, #761856	; 0xba000
    6108:	ldr	pc, [ip, #3196]!	; 0xc7c

0000610c <write@plt>:
    610c:	add	ip, pc, #0, 12
    6110:	add	ip, ip, #761856	; 0xba000
    6114:	ldr	pc, [ip, #3188]!	; 0xc74

00006118 <RSA_get_default_method@plt>:
    6118:	add	ip, pc, #0, 12
    611c:	add	ip, ip, #761856	; 0xba000
    6120:	ldr	pc, [ip, #3180]!	; 0xc6c

00006124 <EC_KEY_free@plt>:
    6124:	add	ip, pc, #0, 12
    6128:	add	ip, ip, #761856	; 0xba000
    612c:	ldr	pc, [ip, #3172]!	; 0xc64

00006130 <RSA_sign@plt>:
    6130:	add	ip, pc, #0, 12
    6134:	add	ip, ip, #761856	; 0xba000
    6138:	ldr	pc, [ip, #3164]!	; 0xc5c

0000613c <DSA_SIG_new@plt>:
    613c:	add	ip, pc, #0, 12
    6140:	add	ip, ip, #761856	; 0xba000
    6144:	ldr	pc, [ip, #3156]!	; 0xc54

00006148 <PEM_write_bio_ECPrivateKey@plt>:
    6148:	add	ip, pc, #0, 12
    614c:	add	ip, ip, #761856	; 0xba000
    6150:	ldr	pc, [ip, #3148]!	; 0xc4c

00006154 <EC_POINT_oct2point@plt>:
    6154:	add	ip, pc, #0, 12
    6158:	add	ip, ip, #761856	; 0xba000
    615c:	ldr	pc, [ip, #3140]!	; 0xc44

00006160 <execv@plt>:
    6160:	add	ip, pc, #0, 12
    6164:	add	ip, ip, #761856	; 0xba000
    6168:	ldr	pc, [ip, #3132]!	; 0xc3c

0000616c <ENGINE_load_builtin_engines@plt>:
    616c:	add	ip, pc, #0, 12
    6170:	add	ip, ip, #761856	; 0xba000
    6174:	ldr	pc, [ip, #3124]!	; 0xc34

00006178 <__ctype_get_mb_cur_max@plt>:
    6178:	add	ip, pc, #0, 12
    617c:	add	ip, ip, #761856	; 0xba000
    6180:	ldr	pc, [ip, #3116]!	; 0xc2c

00006184 <_exit@plt>:
    6184:	add	ip, pc, #0, 12
    6188:	add	ip, ip, #761856	; 0xba000
    618c:	ldr	pc, [ip, #3108]!	; 0xc24

00006190 <EVP_DigestUpdate@plt>:
    6190:	add	ip, pc, #0, 12
    6194:	add	ip, ip, #761856	; 0xba000
    6198:	ldr	pc, [ip, #3100]!	; 0xc1c

0000619c <EVP_Digest@plt>:
    619c:	add	ip, pc, #0, 12
    61a0:	add	ip, ip, #761856	; 0xba000
    61a4:	ldr	pc, [ip, #3092]!	; 0xc14

000061a8 <EC_POINT_new@plt>:
    61a8:	add	ip, pc, #0, 12
    61ac:	add	ip, ip, #761856	; 0xba000
    61b0:	ldr	pc, [ip, #3084]!	; 0xc0c

000061b4 <EC_GROUP_new_by_curve_name@plt>:
    61b4:	add	ip, pc, #0, 12
    61b8:	add	ip, ip, #761856	; 0xba000
    61bc:	ldr	pc, [ip, #3076]!	; 0xc04

000061c0 <EC_KEY_new_by_curve_name@plt>:
    61c0:	add	ip, pc, #0, 12
    61c4:	add	ip, ip, #761856	; 0xba000
    61c8:	ldr	pc, [ip, #3068]!	; 0xbfc

000061cc <RSA_generate_key_ex@plt>:
    61cc:	add	ip, pc, #0, 12
    61d0:	add	ip, ip, #761856	; 0xba000
    61d4:	ldr	pc, [ip, #3060]!	; 0xbf4

000061d8 <strcmp@plt>:
    61d8:	add	ip, pc, #0, 12
    61dc:	add	ip, ip, #761856	; 0xba000
    61e0:	ldr	pc, [ip, #3052]!	; 0xbec

000061e4 <BN_value_one@plt>:
    61e4:	add	ip, pc, #0, 12
    61e8:	add	ip, ip, #761856	; 0xba000
    61ec:	ldr	pc, [ip, #3044]!	; 0xbe4

000061f0 <time@plt>:
    61f0:	add	ip, pc, #0, 12
    61f4:	add	ip, ip, #761856	; 0xba000
    61f8:	ldr	pc, [ip, #3036]!	; 0xbdc

000061fc <EVP_MD_CTX_init@plt>:
    61fc:	add	ip, pc, #0, 12
    6200:	add	ip, ip, #761856	; 0xba000
    6204:	ldr	pc, [ip, #3028]!	; 0xbd4

00006208 <tcgetattr@plt>:
    6208:	add	ip, pc, #0, 12
    620c:	add	ip, ip, #761856	; 0xba000
    6210:	ldr	pc, [ip, #3020]!	; 0xbcc

00006214 <__errno_location@plt>:
    6214:	add	ip, pc, #0, 12
    6218:	add	ip, ip, #761856	; 0xba000
    621c:	ldr	pc, [ip, #3012]!	; 0xbc4

00006220 <memchr@plt>:
    6220:	add	ip, pc, #0, 12
    6224:	add	ip, ip, #761856	; 0xba000
    6228:	ldr	pc, [ip, #3004]!	; 0xbbc

0000622c <sscanf@plt>:
    622c:	add	ip, pc, #0, 12
    6230:	add	ip, ip, #761856	; 0xba000
    6234:	ldr	pc, [ip, #2996]!	; 0xbb4

00006238 <X509_get_pubkey@plt>:
    6238:	add	ip, pc, #0, 12
    623c:	add	ip, ip, #761856	; 0xba000
    6240:	ldr	pc, [ip, #2988]!	; 0xbac

00006244 <EVP_PKEY_get1_EC_KEY@plt>:
    6244:	add	ip, pc, #0, 12
    6248:	add	ip, ip, #761856	; 0xba000
    624c:	ldr	pc, [ip, #2980]!	; 0xba4

00006250 <__lxstat64@plt>:
    6250:	add	ip, pc, #0, 12
    6254:	add	ip, ip, #761856	; 0xba000
    6258:	ldr	pc, [ip, #2972]!	; 0xb9c

0000625c <strncpy@plt>:
    625c:	add	ip, pc, #0, 12
    6260:	add	ip, ip, #761856	; 0xba000
    6264:	ldr	pc, [ip, #2964]!	; 0xb94

00006268 <fflush@plt>:
    6268:	add	ip, pc, #0, 12
    626c:	add	ip, ip, #761856	; 0xba000
    6270:	ldr	pc, [ip, #2956]!	; 0xb8c

00006274 <__dn_expand@plt>:
    6274:	add	ip, pc, #0, 12
    6278:	add	ip, ip, #761856	; 0xba000
    627c:	ldr	pc, [ip, #2948]!	; 0xb84

00006280 <EVP_CIPHER_CTX_key_length@plt>:
    6280:	add	ip, pc, #0, 12
    6284:	add	ip, ip, #761856	; 0xba000
    6288:	ldr	pc, [ip, #2940]!	; 0xb7c

0000628c <fopen64@plt>:
    628c:	add	ip, pc, #0, 12
    6290:	add	ip, ip, #761856	; 0xba000
    6294:	ldr	pc, [ip, #2932]!	; 0xb74

00006298 <memcmp@plt>:
    6298:	add	ip, pc, #0, 12
    629c:	add	ip, ip, #761856	; 0xba000
    62a0:	ldr	pc, [ip, #2924]!	; 0xb6c

000062a4 <gss_release_name@plt>:
    62a4:	add	ip, pc, #0, 12
    62a8:	add	ip, ip, #761856	; 0xba000
    62ac:	ldr	pc, [ip, #2916]!	; 0xb64

000062b0 <gai_strerror@plt>:
    62b0:	add	ip, pc, #0, 12
    62b4:	add	ip, ip, #761856	; 0xba000
    62b8:	ldr	pc, [ip, #2908]!	; 0xb5c

000062bc <BN_CTX_free@plt>:
    62bc:	add	ip, pc, #0, 12
    62c0:	add	ip, ip, #761856	; 0xba000
    62c4:	ldr	pc, [ip, #2900]!	; 0xb54

000062c8 <sendmsg@plt>:
    62c8:	add	ip, pc, #0, 12
    62cc:	add	ip, ip, #761856	; 0xba000
    62d0:	ldr	pc, [ip, #2892]!	; 0xb4c

000062d4 <cfgetospeed@plt>:
    62d4:	add	ip, pc, #0, 12
    62d8:	add	ip, ip, #761856	; 0xba000
    62dc:	ldr	pc, [ip, #2884]!	; 0xb44

000062e0 <RAND_status@plt>:
    62e0:	add	ip, pc, #0, 12
    62e4:	add	ip, ip, #761856	; 0xba000
    62e8:	ldr	pc, [ip, #2876]!	; 0xb3c

000062ec <sigemptyset@plt>:
    62ec:	add	ip, pc, #0, 12
    62f0:	add	ip, ip, #761856	; 0xba000
    62f4:	ldr	pc, [ip, #2868]!	; 0xb34

000062f8 <strrchr@plt>:
    62f8:	add	ip, pc, #0, 12
    62fc:	add	ip, ip, #761856	; 0xba000
    6300:	ldr	pc, [ip, #2860]!	; 0xb2c

00006304 <RSA_size@plt>:
    6304:	add	ip, pc, #0, 12
    6308:	add	ip, ip, #761856	; 0xba000
    630c:	ldr	pc, [ip, #2852]!	; 0xb24

00006310 <__vasprintf_chk@plt>:
    6310:	add	ip, pc, #0, 12
    6314:	add	ip, ip, #761856	; 0xba000
    6318:	ldr	pc, [ip, #2844]!	; 0xb1c

0000631c <__res_query@plt>:
    631c:	add	ip, pc, #0, 12
    6320:	add	ip, ip, #761856	; 0xba000
    6324:	ldr	pc, [ip, #2836]!	; 0xb14

00006328 <__ctype_tolower_loc@plt>:
    6328:	add	ip, pc, #0, 12
    632c:	add	ip, ip, #761856	; 0xba000
    6330:	ldr	pc, [ip, #2828]!	; 0xb0c

00006334 <getexeccon@plt>:
    6334:	add	ip, pc, #0, 12
    6338:	add	ip, ip, #761856	; 0xba000
    633c:	ldr	pc, [ip, #2820]!	; 0xb04

00006340 <getsockname@plt>:
    6340:	add	ip, pc, #0, 12
    6344:	add	ip, ip, #761856	; 0xba000
    6348:	ldr	pc, [ip, #2812]!	; 0xafc

0000634c <BN_copy@plt>:
    634c:	add	ip, pc, #0, 12
    6350:	add	ip, ip, #761856	; 0xba000
    6354:	ldr	pc, [ip, #2804]!	; 0xaf4

00006358 <openlog@plt>:
    6358:	add	ip, pc, #0, 12
    635c:	add	ip, ip, #761856	; 0xba000
    6360:	ldr	pc, [ip, #2796]!	; 0xaec

00006364 <gss_get_mic@plt>:
    6364:	add	ip, pc, #0, 12
    6368:	add	ip, ip, #761856	; 0xba000
    636c:	ldr	pc, [ip, #2788]!	; 0xae4

00006370 <DSA_new@plt>:
    6370:	add	ip, pc, #0, 12
    6374:	add	ip, ip, #761856	; 0xba000
    6378:	ldr	pc, [ip, #2780]!	; 0xadc

0000637c <fputs@plt>:
    637c:	add	ip, pc, #0, 12
    6380:	add	ip, ip, #761856	; 0xba000
    6384:	ldr	pc, [ip, #2772]!	; 0xad4

00006388 <getenv@plt>:
    6388:	add	ip, pc, #0, 12
    638c:	add	ip, ip, #761856	; 0xba000
    6390:	ldr	pc, [ip, #2764]!	; 0xacc

00006394 <__libc_start_main@plt>:
    6394:	add	ip, pc, #0, 12
    6398:	add	ip, ip, #761856	; 0xba000
    639c:	ldr	pc, [ip, #2756]!	; 0xac4

000063a0 <dlsym@plt>:
    63a0:	add	ip, pc, #0, 12
    63a4:	add	ip, ip, #761856	; 0xba000
    63a8:	ldr	pc, [ip, #2748]!	; 0xabc

000063ac <dup@plt>:
    63ac:	add	ip, pc, #0, 12
    63b0:	add	ip, ip, #761856	; 0xba000
    63b4:	ldr	pc, [ip, #2740]!	; 0xab4

000063b8 <__gmon_start__@plt>:
    63b8:	add	ip, pc, #0, 12
    63bc:	add	ip, ip, #761856	; 0xba000
    63c0:	ldr	pc, [ip, #2732]!	; 0xaac

000063c4 <EVP_MD_CTX_copy_ex@plt>:
    63c4:	add	ip, pc, #0, 12
    63c8:	add	ip, ip, #761856	; 0xba000
    63cc:	ldr	pc, [ip, #2724]!	; 0xaa4

000063d0 <EC_POINT_cmp@plt>:
    63d0:	add	ip, pc, #0, 12
    63d4:	add	ip, ip, #761856	; 0xba000
    63d8:	ldr	pc, [ip, #2716]!	; 0xa9c

000063dc <rename@plt>:
    63dc:	add	ip, pc, #0, 12
    63e0:	add	ip, ip, #761856	; 0xba000
    63e4:	ldr	pc, [ip, #2708]!	; 0xa94

000063e8 <BN_is_bit_set@plt>:
    63e8:	add	ip, pc, #0, 12
    63ec:	add	ip, ip, #761856	; 0xba000
    63f0:	ldr	pc, [ip, #2700]!	; 0xa8c

000063f4 <getgrnam@plt>:
    63f4:	add	ip, pc, #0, 12
    63f8:	add	ip, ip, #761856	; 0xba000
    63fc:	ldr	pc, [ip, #2692]!	; 0xa84

00006400 <BN_new@plt>:
    6400:	add	ip, pc, #0, 12
    6404:	add	ip, ip, #761856	; 0xba000
    6408:	ldr	pc, [ip, #2684]!	; 0xa7c

0000640c <strchr@plt>:
    640c:	add	ip, pc, #0, 12
    6410:	add	ip, ip, #761856	; 0xba000
    6414:	ldr	pc, [ip, #2676]!	; 0xa74

00006418 <__cxa_finalize@plt>:
    6418:	add	ip, pc, #0, 12
    641c:	add	ip, ip, #761856	; 0xba000
    6420:	ldr	pc, [ip, #2668]!	; 0xa6c

00006424 <EVP_DigestInit_ex@plt>:
    6424:	add	ip, pc, #0, 12
    6428:	add	ip, ip, #761856	; 0xba000
    642c:	ldr	pc, [ip, #2660]!	; 0xa64

00006430 <BN_lshift@plt>:
    6430:	add	ip, pc, #0, 12
    6434:	add	ip, ip, #761856	; 0xba000
    6438:	ldr	pc, [ip, #2652]!	; 0xa5c

0000643c <gss_indicate_mechs@plt>:
    643c:	add	ip, pc, #0, 12
    6440:	add	ip, ip, #761856	; 0xba000
    6444:	ldr	pc, [ip, #2644]!	; 0xa54

00006448 <DSA_do_verify@plt>:
    6448:	add	ip, pc, #0, 12
    644c:	add	ip, ip, #761856	; 0xba000
    6450:	ldr	pc, [ip, #2636]!	; 0xa4c

00006454 <BIO_s_mem@plt>:
    6454:	add	ip, pc, #0, 12
    6458:	add	ip, ip, #761856	; 0xba000
    645c:	ldr	pc, [ip, #2628]!	; 0xa44

00006460 <pipe@plt>:
    6460:	add	ip, pc, #0, 12
    6464:	add	ip, ip, #761856	; 0xba000
    6468:	ldr	pc, [ip, #2620]!	; 0xa3c

0000646c <__printf_chk@plt>:
    646c:	add	ip, pc, #0, 12
    6470:	add	ip, ip, #761856	; 0xba000
    6474:	ldr	pc, [ip, #2612]!	; 0xa34

00006478 <ERR_load_crypto_strings@plt>:
    6478:	add	ip, pc, #0, 12
    647c:	add	ip, ip, #761856	; 0xba000
    6480:	ldr	pc, [ip, #2604]!	; 0xa2c

00006484 <__read_chk@plt>:
    6484:	stmia	r6!, {}
    6486:	b.n	69a8 <__read_chk@plt+0x524>
    6488:	ldmia	r2!, {r1, r3, r4, r5, r7}
    648a:	b.n	69a6 <__read_chk@plt+0x522>
    648c:			; <UNDEFINED> instruction: 0xfa24e5bc

Disassembly of section .text:

00006490 <__libc_csu_init@@Base-0x77774>:
    6490:	push	{r3, lr}
    6494:	mov	r1, #0
    6498:	mov	r0, #11
    649c:	bl	74abc <__read_chk@plt+0x6e638>
    64a0:	mov	r0, #11
    64a4:	bl	5f08 <raise@plt>
    64a8:	mvn	r0, #0
    64ac:	pop	{r3, pc}
    64b0:	ldr	r3, [pc, #316]	; 65f4 <__read_chk@plt+0x170>
    64b4:	push	{r4, r5, r6, r7, r8, r9, lr}
    64b8:	mov	r4, r0
    64bc:	ldr	r0, [pc, #308]	; 65f8 <__read_chk@plt+0x174>
    64c0:	add	r3, pc, r3
    64c4:	ldr	r5, [r4]
    64c8:	sub	sp, sp, #4096	; 0x1000
    64cc:	mov	r6, r1
    64d0:	sub	sp, sp, #12
    64d4:	ldr	r3, [r3, r0]
    64d8:	mov	r7, r2
    64dc:	ldr	r1, [r5, #152]	; 0x98
    64e0:	ldr	r2, [r3]
    64e4:	mov	r8, r3
    64e8:	cmp	r1, #1
    64ec:	add	r3, sp, #8192	; 0x2000
    64f0:	str	r2, [r3, #-4092]	; 0xfffff004
    64f4:	beq	6500 <__read_chk@plt+0x7c>
    64f8:	mvn	r2, #0
    64fc:	b	65cc <__read_chk@plt+0x148>
    6500:	mov	r0, r6
    6504:	bl	26838 <__read_chk@plt+0x203b4>
    6508:	cmp	r0, #0
    650c:	str	r0, [r5, #40]	; 0x28
    6510:	beq	64f8 <__read_chk@plt+0x74>
    6514:	mov	r0, r6
    6518:	ldr	r9, [r4]
    651c:	bl	265d8 <__read_chk@plt+0x20154>
    6520:	add	r5, sp, #4
    6524:	mov	r6, #4096	; 0x1000
    6528:	str	r0, [r9, #44]	; 0x2c
    652c:	ldr	r3, [r4]
    6530:	mov	r1, #1
    6534:	str	r5, [r3, #52]	; 0x34
    6538:	ldr	r3, [r4]
    653c:	str	r6, [r3, #56]	; 0x38
    6540:	ldr	r0, [r4]
    6544:	add	r0, r0, #40	; 0x28
    6548:	bl	5a4c <inflate@plt>
    654c:	add	r0, r0, #5
    6550:	cmp	r0, #5
    6554:	addls	pc, pc, r0, lsl #2
    6558:	b	65ac <__read_chk@plt+0x128>
    655c:	b	6574 <__read_chk@plt+0xf0>
    6560:	b	65a4 <__read_chk@plt+0x120>
    6564:	b	65c8 <__read_chk@plt+0x144>
    6568:	b	65ac <__read_chk@plt+0x128>
    656c:	b	65ac <__read_chk@plt+0x128>
    6570:	b	657c <__read_chk@plt+0xf8>
    6574:	mov	r2, #0
    6578:	b	65cc <__read_chk@plt+0x148>
    657c:	ldr	r3, [r4]
    6580:	mov	r0, r7
    6584:	mov	r1, r5
    6588:	ldr	r2, [r3, #56]	; 0x38
    658c:	rsb	r2, r2, #4096	; 0x1000
    6590:	bl	2e828 <__read_chk@plt+0x283a4>
    6594:	cmp	r0, #0
    6598:	beq	652c <__read_chk@plt+0xa8>
    659c:	mov	r2, r0
    65a0:	b	65cc <__read_chk@plt+0x148>
    65a4:	mvn	r2, #1
    65a8:	b	65cc <__read_chk@plt+0x148>
    65ac:	ldr	r4, [r4]
    65b0:	mov	r1, #1
    65b4:	ldr	r0, [r4, #160]	; 0xa0
    65b8:	bl	7cfd8 <__read_chk@plt+0x76b54>
    65bc:	mvn	r2, #0
    65c0:	str	r0, [r4, #160]	; 0xa0
    65c4:	b	65cc <__read_chk@plt+0x148>
    65c8:	mvn	r2, #3
    65cc:	add	r3, sp, #8192	; 0x2000
    65d0:	mov	r0, r2
    65d4:	ldr	r1, [r3, #-4092]	; 0xfffff004
    65d8:	ldr	r3, [r8]
    65dc:	cmp	r1, r3
    65e0:	beq	65e8 <__read_chk@plt+0x164>
    65e4:	bl	5d64 <__stack_chk_fail@plt>
    65e8:	add	sp, sp, #4096	; 0x1000
    65ec:	add	sp, sp, #12
    65f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    65f4:	andeq	sl, fp, ip, lsr r4
    65f8:	andeq	r0, r0, r8, asr #11
    65fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6600:	sub	sp, sp, #10240	; 0x2800
    6604:	ldr	fp, [pc, #2464]	; 6fac <__read_chk@plt+0xb28>
    6608:	sub	sp, sp, #44	; 0x2c
    660c:	ldr	r3, [pc, #2460]	; 6fb0 <__read_chk@plt+0xb2c>
    6610:	mov	r4, r0
    6614:	add	fp, pc, fp
    6618:	add	r0, sp, #8192	; 0x2000
    661c:	mov	r7, r1
    6620:	ldr	r3, [fp, r3]
    6624:	str	r3, [sp, #112]	; 0x70
    6628:	ldr	r3, [r3]
    662c:	str	r3, [r0, #2084]	; 0x824
    6630:	bl	4931c <__read_chk@plt+0x42e98>
    6634:	bl	4d600 <__read_chk@plt+0x4717c>
    6638:	ldr	r0, [r7]
    663c:	bl	74a70 <__read_chk@plt+0x6e5ec>
    6640:	ldr	r3, [pc, #2412]	; 6fb4 <__read_chk@plt+0xb30>
    6644:	ldr	r3, [fp, r3]
    6648:	str	r3, [sp, #76]	; 0x4c
    664c:	str	r0, [r3]
    6650:	bl	74be4 <__read_chk@plt+0x6e760>
    6654:	ldr	r0, [pc, #2396]	; 6fb8 <__read_chk@plt+0xb34>
    6658:	mov	r1, #0
    665c:	add	r0, pc, r0
    6660:	bl	5db8 <access@plt>
    6664:	subs	r1, r0, #0
    6668:	bne	6678 <__read_chk@plt+0x1f4>
    666c:	bl	5d10 <FIPSCHECK_verify@plt>
    6670:	cmp	r0, #0
    6674:	beq	8218 <__read_chk@plt+0x1d94>
    6678:	mov	r1, #1
    667c:	mov	r0, r4
    6680:	bl	7cfd8 <__read_chk@plt+0x76b54>
    6684:	mov	r1, #4
    6688:	bl	4935c <__read_chk@plt+0x42ed8>
    668c:	ldr	r3, [pc, #2344]	; 6fbc <__read_chk@plt+0xb38>
    6690:	cmp	r4, #0
    6694:	add	r3, pc, r3
    6698:	str	r0, [r3, #32]
    669c:	ble	97fc <__read_chk@plt+0x3378>
    66a0:	ldr	r8, [pc, #2328]	; 6fc0 <__read_chk@plt+0xb3c>
    66a4:	mov	r5, #0
    66a8:	mov	r9, r0
    66ac:	mov	r6, r5
    66b0:	add	r8, pc, r8
    66b4:	b	66bc <__read_chk@plt+0x238>
    66b8:	ldr	r9, [r8, #32]
    66bc:	ldr	r0, [r7, r5]
    66c0:	bl	49400 <__read_chk@plt+0x42f7c>
    66c4:	mov	r1, #1
    66c8:	str	r0, [r9, r5]
    66cc:	mov	r0, r6
    66d0:	bl	7cfd8 <__read_chk@plt+0x76b54>
    66d4:	add	r5, r5, #4
    66d8:	cmp	r0, r4
    66dc:	mov	r6, r0
    66e0:	bne	66b8 <__read_chk@plt+0x234>
    66e4:	mov	r2, r4
    66e8:	ldr	r5, [pc, #2260]	; 6fc4 <__read_chk@plt+0xb40>
    66ec:	mov	r1, r7
    66f0:	mov	ip, #0
    66f4:	mov	r0, r4
    66f8:	add	r5, pc, r5
    66fc:	ldr	r6, [pc, #2244]	; 6fc8 <__read_chk@plt+0xb44>
    6700:	ldr	r7, [pc, #2244]	; 6fcc <__read_chk@plt+0xb48>
    6704:	ldr	r3, [r5, #32]
    6708:	add	r6, pc, r6
    670c:	add	r7, pc, r7
    6710:	str	ip, [r3, r2, lsl #2]
    6714:	bl	7aa2c <__read_chk@plt+0x745a8>
    6718:	mov	r0, #3
    671c:	ldr	r5, [r5, #32]
    6720:	bl	7485c <__read_chk@plt+0x6e3d8>
    6724:	bl	5f38 <getuid@plt>
    6728:	str	r0, [r6]
    672c:	bl	604c <geteuid@plt>
    6730:	str	r0, [r7]
    6734:	bl	6214 <__errno_location@plt>
    6738:	str	r0, [sp, #68]	; 0x44
    673c:	ldr	ip, [sp, #68]	; 0x44
    6740:	ldr	r0, [r6]
    6744:	ldr	r8, [ip]
    6748:	bl	53f8 <seteuid@plt>
    674c:	cmp	r0, #0
    6750:	bne	a784 <__read_chk@plt+0x4300>
    6754:	ldr	ip, [sp, #68]	; 0x44
    6758:	str	r8, [ip]
    675c:	ldr	r2, [r6]
    6760:	ldr	r3, [r7]
    6764:	cmp	r2, r3
    6768:	beq	67a4 <__read_chk@plt+0x320>
    676c:	add	ip, sp, #232	; 0xe8
    6770:	add	r6, sp, #10240	; 0x2800
    6774:	movw	lr, #55488	; 0xd8c0
    6778:	add	r6, r6, #40	; 0x28
    677c:	movt	lr, #65535	; 0xffff
    6780:	mov	r0, #4
    6784:	mov	r1, ip
    6788:	mov	r2, #0
    678c:	mov	r3, #0
    6790:	strd	r2, [r6, lr]
    6794:	strd	r2, [sp, #240]	; 0xf0
    6798:	bl	58c0 <setrlimit64@plt>
    679c:	cmp	r0, #0
    67a0:	blt	a580 <__read_chk@plt+0x40fc>
    67a4:	ldr	r6, [pc, #2084]	; 6fd0 <__read_chk@plt+0xb4c>
    67a8:	add	r6, pc, r6
    67ac:	ldr	r0, [r6]
    67b0:	bl	5830 <getpwuid@plt>
    67b4:	cmp	r0, #0
    67b8:	beq	a7a0 <__read_chk@plt+0x431c>
    67bc:	bl	4c748 <__read_chk@plt+0x462c4>
    67c0:	ldr	r6, [pc, #2060]	; 6fd4 <__read_chk@plt+0xb50>
    67c4:	ldr	ip, [pc, #2060]	; 6fd8 <__read_chk@plt+0xb54>
    67c8:	add	r6, pc, r6
    67cc:	add	ip, pc, ip
    67d0:	str	ip, [sp, #72]	; 0x48
    67d4:	str	r0, [sp, #104]	; 0x68
    67d8:	mov	r0, #18
    67dc:	bl	601c <umask@plt>
    67e0:	str	r6, [sp, #96]	; 0x60
    67e4:	bl	4ecd4 <__read_chk@plt+0x48850>
    67e8:	ldr	r0, [pc, #2028]	; 6fdc <__read_chk@plt+0xb58>
    67ec:	ldr	r6, [pc, #2028]	; 6fe0 <__read_chk@plt+0xb5c>
    67f0:	add	r0, pc, r0
    67f4:	bl	ca48 <__read_chk@plt+0x65c4>
    67f8:	ldr	r2, [pc, #2020]	; 6fe4 <__read_chk@plt+0xb60>
    67fc:	mov	r3, #0
    6800:	ldr	r8, [sp, #72]	; 0x48
    6804:	add	r2, pc, r2
    6808:	add	r6, pc, r6
    680c:	add	r9, r8, #4016	; 0xfb0
    6810:	str	r6, [sp, #92]	; 0x5c
    6814:	str	r3, [r2]
    6818:	add	r9, r9, #4
    681c:	ldr	ip, [r5]
    6820:	mov	r8, r3
    6824:	ldr	r6, [pc, #1980]	; 6fe8 <__read_chk@plt+0xb64>
    6828:	str	r3, [sp, #84]	; 0x54
    682c:	str	ip, [sp, #88]	; 0x58
    6830:	add	r6, pc, r6
    6834:	ldr	ip, [pc, #1968]	; 6fec <__read_chk@plt+0xb68>
    6838:	str	r3, [sp, #80]	; 0x50
    683c:	add	ip, pc, ip
    6840:	str	r6, [sp, #108]	; 0x6c
    6844:	str	ip, [sp, #100]	; 0x64
    6848:	ldr	r2, [pc, #1952]	; 6ff0 <__read_chk@plt+0xb6c>
    684c:	mov	r0, r4
    6850:	mov	r1, r5
    6854:	add	r2, pc, r2
    6858:	bl	775e8 <__read_chk@plt+0x71164>
    685c:	cmn	r0, #1
    6860:	beq	6998 <__read_chk@plt+0x514>
    6864:	sub	r3, r0, #49	; 0x31
    6868:	cmp	r3, #72	; 0x48
    686c:	addls	pc, pc, r3, lsl #2
    6870:	b	81d0 <__read_chk@plt+0x1d4c>
    6874:	b	79f0 <__read_chk@plt+0x156c>
    6878:	b	79dc <__read_chk@plt+0x1558>
    687c:	b	81d0 <__read_chk@plt+0x1d4c>
    6880:	b	79c8 <__read_chk@plt+0x1544>
    6884:	b	81d0 <__read_chk@plt+0x1d4c>
    6888:	b	79b4 <__read_chk@plt+0x1530>
    688c:	b	81d0 <__read_chk@plt+0x1d4c>
    6890:	b	81d0 <__read_chk@plt+0x1d4c>
    6894:	b	81d0 <__read_chk@plt+0x1d4c>
    6898:	b	81d0 <__read_chk@plt+0x1d4c>
    689c:	b	81d0 <__read_chk@plt+0x1d4c>
    68a0:	b	81d0 <__read_chk@plt+0x1d4c>
    68a4:	b	81d0 <__read_chk@plt+0x1d4c>
    68a8:	b	81d0 <__read_chk@plt+0x1d4c>
    68ac:	b	81d0 <__read_chk@plt+0x1d4c>
    68b0:	b	81d0 <__read_chk@plt+0x1d4c>
    68b4:	b	79a0 <__read_chk@plt+0x151c>
    68b8:	b	81d0 <__read_chk@plt+0x1d4c>
    68bc:	b	798c <__read_chk@plt+0x1508>
    68c0:	b	7950 <__read_chk@plt+0x14cc>
    68c4:	b	7940 <__read_chk@plt+0x14bc>
    68c8:	b	7924 <__read_chk@plt+0x14a0>
    68cc:	b	7918 <__read_chk@plt+0x1494>
    68d0:	b	81d0 <__read_chk@plt+0x1d4c>
    68d4:	b	8188 <__read_chk@plt+0x1d04>
    68d8:	b	8130 <__read_chk@plt+0x1cac>
    68dc:	b	8118 <__read_chk@plt+0x1c94>
    68e0:	b	80dc <__read_chk@plt+0x1c58>
    68e4:	b	80bc <__read_chk@plt+0x1c38>
    68e8:	b	809c <__read_chk@plt+0x1c18>
    68ec:	b	7fa4 <__read_chk@plt+0x1b20>
    68f0:	b	7f90 <__read_chk@plt+0x1b0c>
    68f4:	b	7f00 <__read_chk@plt+0x1a7c>
    68f8:	b	7ec4 <__read_chk@plt+0x1a40>
    68fc:	b	7ea0 <__read_chk@plt+0x1a1c>
    6900:	b	7e8c <__read_chk@plt+0x1a08>
    6904:	b	81d0 <__read_chk@plt+0x1d4c>
    6908:	b	7e50 <__read_chk@plt+0x19cc>
    690c:	b	7dc4 <__read_chk@plt+0x1940>
    6910:	b	7db0 <__read_chk@plt+0x192c>
    6914:	b	7d98 <__read_chk@plt+0x1914>
    6918:	b	81d0 <__read_chk@plt+0x1d4c>
    691c:	b	81d0 <__read_chk@plt+0x1d4c>
    6920:	b	81d0 <__read_chk@plt+0x1d4c>
    6924:	b	81d0 <__read_chk@plt+0x1d4c>
    6928:	b	81d0 <__read_chk@plt+0x1d4c>
    692c:	b	81d0 <__read_chk@plt+0x1d4c>
    6930:	b	81d0 <__read_chk@plt+0x1d4c>
    6934:	b	7d84 <__read_chk@plt+0x1900>
    6938:	b	7d6c <__read_chk@plt+0x18e8>
    693c:	b	7d08 <__read_chk@plt+0x1884>
    6940:	b	81d0 <__read_chk@plt+0x1d4c>
    6944:	b	7cb4 <__read_chk@plt+0x1830>
    6948:	b	7c9c <__read_chk@plt+0x1818>
    694c:	b	7c88 <__read_chk@plt+0x1804>
    6950:	b	81d0 <__read_chk@plt+0x1d4c>
    6954:	b	7c34 <__read_chk@plt+0x17b0>
    6958:	b	81d0 <__read_chk@plt+0x1d4c>
    695c:	b	7c20 <__read_chk@plt+0x179c>
    6960:	b	7c04 <__read_chk@plt+0x1780>
    6964:	b	7bcc <__read_chk@plt+0x1748>
    6968:	b	7bb8 <__read_chk@plt+0x1734>
    696c:	b	7b50 <__read_chk@plt+0x16cc>
    6970:	b	7b14 <__read_chk@plt+0x1690>
    6974:	b	7b00 <__read_chk@plt+0x167c>
    6978:	b	81d0 <__read_chk@plt+0x1d4c>
    697c:	b	7aec <__read_chk@plt+0x1668>
    6980:	b	7acc <__read_chk@plt+0x1648>
    6984:	b	81d0 <__read_chk@plt+0x1d4c>
    6988:	b	7a84 <__read_chk@plt+0x1600>
    698c:	b	7a30 <__read_chk@plt+0x15ac>
    6990:	b	7a1c <__read_chk@plt+0x1598>
    6994:	b	7a10 <__read_chk@plt+0x158c>
    6998:	ldr	r3, [pc, #1620]	; 6ff4 <__read_chk@plt+0xb70>
    699c:	mov	r0, r4
    69a0:	ldr	r6, [fp, r3]
    69a4:	ldr	r3, [r6]
    69a8:	mov	r1, r3
    69ac:	add	r5, r5, r3, lsl #2
    69b0:	bl	7d06c <__read_chk@plt+0x76be8>
    69b4:	subs	r4, r0, #0
    69b8:	ble	6a60 <__read_chk@plt+0x5dc>
    69bc:	ldr	r7, [pc, #1588]	; 6ff8 <__read_chk@plt+0xb74>
    69c0:	add	r7, pc, r7
    69c4:	ldr	r0, [r7]
    69c8:	cmp	r0, #0
    69cc:	bne	91e8 <__read_chk@plt+0x2d64>
    69d0:	ldr	sl, [r5]
    69d4:	mov	r1, #64	; 0x40
    69d8:	mov	r0, sl
    69dc:	bl	62f8 <strrchr@plt>
    69e0:	cmp	r0, #0
    69e4:	mov	r0, sl
    69e8:	beq	6a48 <__read_chk@plt+0x5c4>
    69ec:	bl	49400 <__read_chk@plt+0x42f7c>
    69f0:	mov	r1, #64	; 0x40
    69f4:	mov	sl, r0
    69f8:	bl	62f8 <strrchr@plt>
    69fc:	cmp	r0, #0
    6a00:	cmpne	sl, r0
    6a04:	movne	r3, #0
    6a08:	moveq	r3, #1
    6a0c:	beq	81d0 <__read_chk@plt+0x1d4c>
    6a10:	ldr	r2, [pc, #1508]	; 6ffc <__read_chk@plt+0xb78>
    6a14:	add	r2, pc, r2
    6a18:	str	sl, [r2, #196]	; 0xc4
    6a1c:	strb	r3, [r0], #1
    6a20:	bl	49400 <__read_chk@plt+0x42f7c>
    6a24:	cmp	r4, #1
    6a28:	str	r0, [r7]
    6a2c:	beq	6a58 <__read_chk@plt+0x5d4>
    6a30:	ldr	r2, [pc, #1480]	; 7000 <__read_chk@plt+0xb7c>
    6a34:	mov	r3, #1
    6a38:	ldr	r2, [fp, r2]
    6a3c:	str	r3, [r6]
    6a40:	str	r3, [r2]
    6a44:	b	6848 <__read_chk@plt+0x3c4>
    6a48:	bl	49400 <__read_chk@plt+0x42f7c>
    6a4c:	cmp	r4, #1
    6a50:	str	r0, [r7]
    6a54:	bne	6a30 <__read_chk@plt+0x5ac>
    6a58:	add	r5, r5, #4
    6a5c:	mov	r4, #0
    6a60:	ldr	r3, [pc, #1436]	; 7004 <__read_chk@plt+0xb80>
    6a64:	ldr	r0, [pc, r3]
    6a68:	cmp	r0, #0
    6a6c:	beq	81d0 <__read_chk@plt+0x1d4c>
    6a70:	bl	49400 <__read_chk@plt+0x42f7c>
    6a74:	str	r0, [sp, #72]	; 0x48
    6a78:	bl	6478 <ERR_load_crypto_strings@plt>
    6a7c:	ldr	r0, [pc, #1412]	; 7008 <__read_chk@plt+0xb84>
    6a80:	add	r0, pc, r0
    6a84:	bl	25f94 <__read_chk@plt+0x1fb10>
    6a88:	cmp	r4, #0
    6a8c:	bne	8264 <__read_chk@plt+0x1de0>
    6a90:	ldr	r3, [pc, #1396]	; 700c <__read_chk@plt+0xb88>
    6a94:	add	r3, pc, r3
    6a98:	ldr	r3, [r3, #8]
    6a9c:	cmp	r3, #0
    6aa0:	bne	81b0 <__read_chk@plt+0x1d2c>
    6aa4:	ldr	r4, [pc, #1380]	; 7010 <__read_chk@plt+0xb8c>
    6aa8:	add	r4, pc, r4
    6aac:	ldr	r3, [r4, #24]
    6ab0:	cmp	r3, #0
    6ab4:	bne	97ac <__read_chk@plt+0x3328>
    6ab8:	adds	r3, r8, #0
    6abc:	ldr	r4, [sp, #80]	; 0x50
    6ac0:	movne	r3, #1
    6ac4:	tst	r3, r4
    6ac8:	bne	a778 <__read_chk@plt+0x42f4>
    6acc:	cmp	r3, #0
    6ad0:	beq	6adc <__read_chk@plt+0x658>
    6ad4:	mov	r0, r8
    6ad8:	bl	3fc90 <__read_chk@plt+0x3980c>
    6adc:	ldr	r1, [pc, #1328]	; 7014 <__read_chk@plt+0xb90>
    6ae0:	mov	r2, #1
    6ae4:	ldr	r6, [sp, #80]	; 0x50
    6ae8:	add	r1, pc, r1
    6aec:	ldr	r0, [sp, #88]	; 0x58
    6af0:	eor	r6, r6, #1
    6af4:	str	r6, [sp, #92]	; 0x5c
    6af8:	ldr	r1, [r1, #136]	; 0x88
    6afc:	mov	r3, r6
    6b00:	cmn	r1, #1
    6b04:	moveq	r1, #3
    6b08:	bl	3fbf8 <__read_chk@plt+0x39774>
    6b0c:	ldr	r3, [pc, #1284]	; 7018 <__read_chk@plt+0xb94>
    6b10:	add	r3, pc, r3
    6b14:	ldr	r3, [r3, #20]
    6b18:	cmp	r3, #0
    6b1c:	bne	9788 <__read_chk@plt+0x3304>
    6b20:	ldr	r4, [pc, #1268]	; 701c <__read_chk@plt+0xb98>
    6b24:	mov	r2, #0
    6b28:	ldr	r0, [sp, #72]	; 0x48
    6b2c:	add	r4, pc, r4
    6b30:	ldr	r1, [sp, #104]	; 0x68
    6b34:	bl	b370 <__read_chk@plt+0x4eec>
    6b38:	mov	r0, r4
    6b3c:	bl	cc4c <__read_chk@plt+0x67c8>
    6b40:	ldr	r0, [r4, #184]	; 0xb8
    6b44:	cmp	r0, #0
    6b48:	beq	6b8c <__read_chk@plt+0x708>
    6b4c:	ldr	r5, [pc, #1228]	; 7020 <__read_chk@plt+0xb9c>
    6b50:	mov	r3, #0
    6b54:	ldr	r1, [pc, #1224]	; 7024 <__read_chk@plt+0xba0>
    6b58:	add	r5, pc, r5
    6b5c:	add	r1, pc, r1
    6b60:	ldr	r2, [r5]
    6b64:	bl	4d288 <__read_chk@plt+0x46e04>
    6b68:	mov	r6, r0
    6b6c:	ldr	r0, [r5]
    6b70:	bl	55a8 <free@plt>
    6b74:	ldr	r0, [r4, #184]	; 0xb8
    6b78:	str	r6, [r5]
    6b7c:	bl	55a8 <free@plt>
    6b80:	ldr	r0, [r5]
    6b84:	bl	49400 <__read_chk@plt+0x42f7c>
    6b88:	str	r0, [r4, #184]	; 0xb8
    6b8c:	ldr	r3, [pc, #1172]	; 7028 <__read_chk@plt+0xba4>
    6b90:	ldr	r4, [pc, #1172]	; 702c <__read_chk@plt+0xba8>
    6b94:	add	r3, pc, r3
    6b98:	add	r4, pc, r4
    6b9c:	ldr	r0, [r3]
    6ba0:	bl	4e1cc <__read_chk@plt+0x47d48>
    6ba4:	movw	r3, #4176	; 0x1050
    6ba8:	ldr	sl, [r4, r3]
    6bac:	cmp	sl, #0
    6bb0:	bne	9594 <__read_chk@plt+0x3110>
    6bb4:	ldr	r5, [pc, #1140]	; 7030 <__read_chk@plt+0xbac>
    6bb8:	add	r5, pc, r5
    6bbc:	ldr	r0, [r5, #192]	; 0xc0
    6bc0:	bl	ca18 <__read_chk@plt+0x6594>
    6bc4:	cmp	r0, #0
    6bc8:	moveq	r4, r0
    6bcc:	beq	6be0 <__read_chk@plt+0x75c>
    6bd0:	movw	r3, #4504	; 0x1198
    6bd4:	ldr	r4, [r5, r3]
    6bd8:	rsbs	r4, r4, #1
    6bdc:	movcc	r4, #0
    6be0:	cmp	sl, #0
    6be4:	beq	9ad0 <__read_chk@plt+0x364c>
    6be8:	ldr	r4, [pc, #1092]	; 7034 <__read_chk@plt+0xbb0>
    6bec:	movw	r3, #4176	; 0x1050
    6bf0:	add	r4, pc, r4
    6bf4:	ldr	r3, [r4, r3]
    6bf8:	cmp	r3, #0
    6bfc:	bne	9218 <__read_chk@plt+0x2d94>
    6c00:	ldr	r5, [pc, #1072]	; 7038 <__read_chk@plt+0xbb4>
    6c04:	add	r5, pc, r5
    6c08:	mov	r0, r5
    6c0c:	bl	cc8c <__read_chk@plt+0x6808>
    6c10:	movw	r3, #4504	; 0x1198
    6c14:	ldr	r3, [r5, r3]
    6c18:	cmp	r3, #0
    6c1c:	beq	6d54 <__read_chk@plt+0x8d0>
    6c20:	ldr	ip, [r5, #192]	; 0xc0
    6c24:	cmp	ip, #0
    6c28:	bne	a76c <__read_chk@plt+0x42e8>
    6c2c:	movw	r3, #4508	; 0x119c
    6c30:	add	r4, sp, #6144	; 0x1800
    6c34:	ldr	r3, [r5, r3]
    6c38:	add	r4, r4, #36	; 0x24
    6c3c:	ldr	r0, [pc, #1016]	; 703c <__read_chk@plt+0xbb8>
    6c40:	mov	r1, #8
    6c44:	mov	r2, #1
    6c48:	str	r3, [sp, #4]
    6c4c:	add	r0, pc, r0
    6c50:	mov	r3, r1
    6c54:	str	r0, [sp]
    6c58:	mov	r0, r4
    6c5c:	str	ip, [r5, #4040]	; 0xfc8
    6c60:	bl	60b8 <__snprintf_chk@plt>
    6c64:	movw	r3, #4500	; 0x1194
    6c68:	ldr	r3, [r5, r3]
    6c6c:	cmp	r3, #0
    6c70:	beq	9e70 <__read_chk@plt+0x39ec>
    6c74:	ldr	r2, [pc, #964]	; 7040 <__read_chk@plt+0xbbc>
    6c78:	add	r2, pc, r2
    6c7c:	ldr	r0, [pc, #960]	; 7044 <__read_chk@plt+0xbc0>
    6c80:	movw	r1, #4508	; 0x119c
    6c84:	add	r0, pc, r0
    6c88:	ldr	r1, [r0, r1]
    6c8c:	cmp	r1, #0
    6c90:	ble	98ac <__read_chk@plt+0x3428>
    6c94:	ldr	r9, [pc, #940]	; 7048 <__read_chk@plt+0xbc4>
    6c98:	mov	r0, r4
    6c9c:	add	r9, pc, r9
    6ca0:	ldr	ip, [pc, #932]	; 704c <__read_chk@plt+0xbc8>
    6ca4:	movw	r1, #4512	; 0x11a0
    6ca8:	add	ip, pc, ip
    6cac:	ldr	r6, [ip, r1]
    6cb0:	cmp	r6, #0
    6cb4:	beq	9e60 <__read_chk@plt+0x39dc>
    6cb8:	ldr	lr, [pc, #912]	; 7050 <__read_chk@plt+0xbcc>
    6cbc:	add	lr, pc, lr
    6cc0:	ldr	r1, [pc, #908]	; 7054 <__read_chk@plt+0xbd0>
    6cc4:	ldr	r5, [pc, r1]
    6cc8:	cmp	r5, #0
    6ccc:	beq	9e50 <__read_chk@plt+0x39cc>
    6cd0:	ldr	ip, [pc, #896]	; 7058 <__read_chk@plt+0xbd4>
    6cd4:	add	ip, pc, ip
    6cd8:	ldr	r1, [pc, #892]	; 705c <__read_chk@plt+0xbd8>
    6cdc:	add	r1, pc, r1
    6ce0:	ldr	r1, [r1, #20]
    6ce4:	cmp	r1, #0
    6ce8:	beq	91dc <__read_chk@plt+0x2d58>
    6cec:	ldr	r8, [pc, #876]	; 7060 <__read_chk@plt+0xbdc>
    6cf0:	add	r8, pc, r8
    6cf4:	ldr	r4, [pc, #872]	; 7064 <__read_chk@plt+0xbe0>
    6cf8:	movw	r7, #4504	; 0x1198
    6cfc:	str	r0, [sp, #4]
    6d00:	add	r4, pc, r4
    6d04:	str	r9, [sp]
    6d08:	add	r0, r4, #192	; 0xc0
    6d0c:	ldr	r9, [r4, r7]
    6d10:	str	r1, [sp, #28]
    6d14:	ldr	r7, [pc, #844]	; 7068 <__read_chk@plt+0xbe4>
    6d18:	ldr	r1, [pc, #844]	; 706c <__read_chk@plt+0xbe8>
    6d1c:	add	r7, pc, r7
    6d20:	str	lr, [sp, #8]
    6d24:	add	r1, pc, r1
    6d28:	str	r6, [sp, #12]
    6d2c:	str	ip, [sp, #16]
    6d30:	str	r5, [sp, #20]
    6d34:	str	r8, [sp, #24]
    6d38:	str	r9, [sp, #36]	; 0x24
    6d3c:	str	r7, [sp, #32]
    6d40:	bl	49430 <__read_chk@plt+0x42fac>
    6d44:	ldr	r0, [pc, #804]	; 7070 <__read_chk@plt+0xbec>
    6d48:	ldr	r1, [r4, #192]	; 0xc0
    6d4c:	add	r0, pc, r0
    6d50:	bl	401e0 <__read_chk@plt+0x39d5c>
    6d54:	ldr	r4, [pc, #792]	; 7074 <__read_chk@plt+0xbf0>
    6d58:	add	r4, pc, r4
    6d5c:	ldr	r3, [r4, #140]	; 0x8c
    6d60:	cmp	r3, #0
    6d64:	beq	929c <__read_chk@plt+0x2e18>
    6d68:	ldr	r4, [pc, #776]	; 7078 <__read_chk@plt+0xbf4>
    6d6c:	add	r4, pc, r4
    6d70:	ldr	r0, [r4, #144]	; 0x90
    6d74:	bl	3a078 <__read_chk@plt+0x33bf4>
    6d78:	ldr	r0, [r4, #188]	; 0xbc
    6d7c:	cmp	r0, #0
    6d80:	beq	6d88 <__read_chk@plt+0x904>
    6d84:	bl	4e1cc <__read_chk@plt+0x47d48>
    6d88:	ldr	r2, [pc, #748]	; 707c <__read_chk@plt+0xbf8>
    6d8c:	add	r2, pc, r2
    6d90:	ldr	r3, [r2, #192]	; 0xc0
    6d94:	cmp	r3, #0
    6d98:	beq	6dc0 <__read_chk@plt+0x93c>
    6d9c:	ldrb	r1, [r3]
    6da0:	cmp	r1, #45	; 0x2d
    6da4:	bne	6dc0 <__read_chk@plt+0x93c>
    6da8:	ldrb	r3, [r3, #1]
    6dac:	cmp	r3, #0
    6db0:	bne	6dc0 <__read_chk@plt+0x93c>
    6db4:	ldr	r3, [r2, #4040]	; 0xfc8
    6db8:	cmp	r3, #0
    6dbc:	bne	a568 <__read_chk@plt+0x40e4>
    6dc0:	ldr	r4, [pc, #696]	; 7080 <__read_chk@plt+0xbfc>
    6dc4:	add	r4, pc, r4
    6dc8:	ldr	r3, [r4, #4000]	; 0xfa0
    6dcc:	cmp	r3, #0
    6dd0:	beq	6de4 <__read_chk@plt+0x960>
    6dd4:	movw	r5, #4488	; 0x1188
    6dd8:	ldr	r3, [r4, r5]
    6ddc:	cmp	r3, #2
    6de0:	beq	a0c0 <__read_chk@plt+0x3c3c>
    6de4:	ldr	r3, [pc, #664]	; 7084 <__read_chk@plt+0xc00>
    6de8:	add	r3, pc, r3
    6dec:	ldr	r2, [r3, #148]	; 0x94
    6df0:	cmp	r2, #0
    6df4:	ble	a7e0 <__read_chk@plt+0x435c>
    6df8:	ldr	r2, [pc, #648]	; 7088 <__read_chk@plt+0xc04>
    6dfc:	ldr	r4, [pc, #648]	; 708c <__read_chk@plt+0xc08>
    6e00:	add	r2, pc, r2
    6e04:	ldr	r0, [sp, #88]	; 0x58
    6e08:	add	r4, pc, r4
    6e0c:	ldr	r2, [r2]
    6e10:	ldr	r1, [r4, #136]	; 0x88
    6e14:	cmp	r2, #0
    6e18:	movne	r2, #0
    6e1c:	strne	r2, [r3, #36]	; 0x24
    6e20:	ldr	r3, [sp, #92]	; 0x5c
    6e24:	mov	r2, #1
    6e28:	bl	3fbf8 <__read_chk@plt+0x39774>
    6e2c:	ldr	r3, [r4, #4036]	; 0xfc4
    6e30:	sub	r3, r3, #2
    6e34:	cmp	r3, #1
    6e38:	bls	97e8 <__read_chk@plt+0x3364>
    6e3c:	ldr	r0, [pc, #588]	; 7090 <__read_chk@plt+0xc0c>
    6e40:	add	r0, pc, r0
    6e44:	bl	265d8 <__read_chk@plt+0x20154>
    6e48:	cmp	r0, #0
    6e4c:	bne	6e70 <__read_chk@plt+0x9ec>
    6e50:	ldr	r2, [pc, #572]	; 7094 <__read_chk@plt+0xc10>
    6e54:	ldr	r3, [pc, #572]	; 7098 <__read_chk@plt+0xc14>
    6e58:	add	r2, pc, r2
    6e5c:	add	r3, pc, r3
    6e60:	ldr	r2, [r2, #4036]	; 0xfc4
    6e64:	subs	r2, r2, #1
    6e68:	movne	r2, #1
    6e6c:	str	r2, [r3, #4]
    6e70:	ldr	r3, [pc, #548]	; 709c <__read_chk@plt+0xc18>
    6e74:	add	r3, pc, r3
    6e78:	ldr	r3, [r3, #4036]	; 0xfc4
    6e7c:	cmp	r3, #1
    6e80:	beq	6e98 <__read_chk@plt+0xa14>
    6e84:	ldr	r3, [pc, #944]	; 723c <__read_chk@plt+0xdb8>
    6e88:	ldr	r3, [fp, r3]
    6e8c:	ldr	r3, [r3]
    6e90:	bics	ip, r3, #8
    6e94:	beq	6ea8 <__read_chk@plt+0xa24>
    6e98:	ldr	r3, [pc, #512]	; 70a0 <__read_chk@plt+0xc1c>
    6e9c:	mov	r2, #0
    6ea0:	add	r3, pc, r3
    6ea4:	str	r2, [r3, #4]
    6ea8:	ldr	r3, [pc, #500]	; 70a4 <__read_chk@plt+0xc20>
    6eac:	ldr	r3, [fp, r3]
    6eb0:	ldr	r0, [r3]
    6eb4:	str	r3, [sp, #120]	; 0x78
    6eb8:	bl	5d34 <fileno@plt>
    6ebc:	bl	5dd0 <isatty@plt>
    6ec0:	cmp	r0, #0
    6ec4:	beq	6edc <__read_chk@plt+0xa58>
    6ec8:	ldr	r3, [pc, #472]	; 70a8 <__read_chk@plt+0xc24>
    6ecc:	add	r3, pc, r3
    6ed0:	ldr	r3, [r3, #16]
    6ed4:	cmp	r3, #0
    6ed8:	beq	6f14 <__read_chk@plt+0xa90>
    6edc:	ldr	r3, [pc, #456]	; 70ac <__read_chk@plt+0xc28>
    6ee0:	add	r3, pc, r3
    6ee4:	ldr	r3, [r3, #4036]	; 0xfc4
    6ee8:	cmp	r3, #3
    6eec:	beq	6f14 <__read_chk@plt+0xa90>
    6ef0:	ldr	r3, [pc, #440]	; 70b0 <__read_chk@plt+0xc2c>
    6ef4:	add	r3, pc, r3
    6ef8:	ldr	r3, [r3, #4]
    6efc:	cmp	r3, #0
    6f00:	bne	9a0c <__read_chk@plt+0x3588>
    6f04:	ldr	r3, [pc, #424]	; 70b4 <__read_chk@plt+0xc30>
    6f08:	mov	r2, #0
    6f0c:	add	r3, pc, r3
    6f10:	str	r2, [r3, #4]
    6f14:	bl	516b8 <__read_chk@plt+0x4b234>
    6f18:	bl	5e48 <FIPS_mode@plt>
    6f1c:	cmp	r0, #0
    6f20:	bne	92a8 <__read_chk@plt+0x2e24>
    6f24:	ldr	r4, [pc, #396]	; 70b8 <__read_chk@plt+0xc34>
    6f28:	add	r4, pc, r4
    6f2c:	ldr	r3, [r4, #196]	; 0xc4
    6f30:	cmp	r3, #0
    6f34:	beq	a0ac <__read_chk@plt+0x3c28>
    6f38:	add	r8, sp, #2064	; 0x810
    6f3c:	movw	r1, #1025	; 0x401
    6f40:	add	r8, r8, #4
    6f44:	str	r8, [sp, #100]	; 0x64
    6f48:	mov	r0, r8
    6f4c:	bl	5ed8 <gethostname@plt>
    6f50:	cmn	r0, #1
    6f54:	beq	a72c <__read_chk@plt+0x42a8>
    6f58:	add	r7, sp, #3088	; 0xc10
    6f5c:	add	r1, sp, #2064	; 0x810
    6f60:	add	r7, r7, #8
    6f64:	add	r1, r1, #4
    6f68:	movw	r2, #1025	; 0x401
    6f6c:	mov	r0, r7
    6f70:	bl	7ae18 <__read_chk@plt+0x74994>
    6f74:	add	lr, sp, #10240	; 0x2800
    6f78:	movw	r3, #57324	; 0xdfec
    6f7c:	add	lr, lr, #40	; 0x28
    6f80:	movt	r3, #65535	; 0xffff
    6f84:	ldrb	r3, [lr, r3]
    6f88:	uxtb	ip, r3
    6f8c:	cmp	ip, #0
    6f90:	beq	72b0 <__read_chk@plt+0xe2c>
    6f94:	cmp	ip, #46	; 0x2e
    6f98:	mov	ip, #0
    6f9c:	beq	72b0 <__read_chk@plt+0xe2c>
    6fa0:	add	r2, sp, #2064	; 0x810
    6fa4:	add	r2, r2, #4
    6fa8:	b	72a0 <__read_chk@plt+0xe1c>
    6fac:	andeq	sl, fp, r8, ror #5
    6fb0:	andeq	r0, r0, r8, asr #11
    6fb4:	ldrdeq	r0, [r0], -r4
    6fb8:	andeq	r7, r7, r0, lsl #30
    6fbc:	andeq	sl, fp, r0, asr #22
    6fc0:	andeq	sl, fp, r4, lsr #22
    6fc4:	ldrdeq	sl, [fp], -ip
    6fc8:			; <UNDEFINED> instruction: 0x000bbbbc
    6fcc:	andeq	ip, fp, r4, ror #26
    6fd0:	andeq	fp, fp, ip, lsl fp
    6fd4:	andeq	fp, fp, r0, lsl #22
    6fd8:	strdeq	fp, [fp], -ip
    6fdc:	ldrdeq	fp, [fp], -r8
    6fe0:	andeq	fp, fp, r0, asr #21
    6fe4:	andeq	ip, fp, r8, ror ip
    6fe8:	muleq	fp, r8, sl
    6fec:	andeq	ip, fp, r0, asr #24
    6ff0:	andeq	r8, r7, r8, ror r1
    6ff4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6ff8:			; <UNDEFINED> instruction: 0x000bcabc
    6ffc:			; <UNDEFINED> instruction: 0x000bb8b4
    7000:			; <UNDEFINED> instruction: 0x000005bc
    7004:	andeq	ip, fp, r8, lsl sl
    7008:	andeq	fp, fp, ip, lsl r8
    700c:	andeq	sl, fp, r0, asr #14
    7010:	andeq	sl, fp, ip, lsr #14
    7014:	andeq	fp, fp, r0, ror #15
    7018:	andeq	sl, fp, r4, asr #13
    701c:	muleq	fp, ip, r7
    7020:	andeq	ip, fp, r4, lsr #18
    7024:	andeq	r9, r7, r4, ror #19
    7028:	andeq	ip, fp, r8, ror #17
    702c:	andeq	fp, fp, r0, lsr r7
    7030:	andeq	fp, fp, r0, lsl r7
    7034:	ldrdeq	fp, [fp], -r8
    7038:	andeq	fp, fp, r4, asr #13
    703c:	andeq	r5, r8, ip, ror r0
    7040:	andeq	r7, r7, r0, asr #17
    7044:	andeq	fp, fp, r4, asr #12
    7048:	andeq	r7, r7, r4, lsr #17
    704c:	andeq	fp, fp, r0, lsr #12
    7050:	andeq	r7, r7, ip, lsl #17
    7054:	andeq	sl, fp, r0, lsl r5
    7058:	andeq	r7, r7, ip, ror r8
    705c:	strdeq	sl, [fp], -r8
    7060:	andeq	r7, r7, r8, ror #16
    7064:	andeq	fp, fp, r8, asr #11
    7068:	andeq	r8, r7, r4, lsr r0
    706c:	andeq	r8, r7, r4
    7070:	andeq	r8, r7, r8
    7074:	andeq	fp, fp, r0, ror r5
    7078:	andeq	fp, fp, ip, asr r5
    707c:	andeq	fp, fp, ip, lsr r5
    7080:	andeq	fp, fp, r4, lsl #10
    7084:	andeq	fp, fp, r0, ror #9
    7088:	andeq	ip, fp, r0, ror r6
    708c:	andeq	fp, fp, r0, asr #9
    7090:	andeq	fp, fp, ip, asr r4
    7094:	andeq	fp, fp, r0, ror r4
    7098:	andeq	sl, fp, r8, ror r3
    709c:	andeq	fp, fp, r4, asr r4
    70a0:	andeq	sl, fp, r4, lsr r3
    70a4:			; <UNDEFINED> instruction: 0x000005b0
    70a8:	andeq	sl, fp, r8, lsl #6
    70ac:	andeq	fp, fp, r8, ror #7
    70b0:	andeq	sl, fp, r0, ror #5
    70b4:	andeq	sl, fp, r8, asr #5
    70b8:	andeq	fp, fp, r0, lsr #7
    70bc:	andeq	fp, fp, r8
    70c0:	andeq	r4, r8, r0, lsl #20
    70c4:	andeq	ip, fp, r8, lsl r1
    70c8:	andeq	r7, r7, ip, ror sl
    70cc:	andeq	fp, r7, r8, asr pc
    70d0:	ldrdeq	r9, [r7], -r4
    70d4:	andeq	r6, r8, ip, lsl sp
    70d8:	andeq	r8, r7, r0, ror #29
    70dc:	andeq	r2, r8, r0, asr r0
    70e0:	andeq	r0, r8, ip, lsl #6
    70e4:	andeq	pc, r7, ip, lsl #21
    70e8:	andeq	r7, r7, r4, ror #19
    70ec:	andeq	r3, r8, r8, asr #27
    70f0:	andeq	r7, r7, r4, asr #19
    70f4:			; <UNDEFINED> instruction: 0x000badb8
    70f8:	andeq	sl, fp, r0, lsr #27
    70fc:	andeq	fp, fp, r8, lsr pc
    7100:	andeq	r8, r7, r0, ror #31
    7104:	ldrdeq	r8, [r7], -r4
    7108:	andeq	r1, r8, r4, ror #30
    710c:	andeq	r6, r8, ip, ror #23
    7110:	andeq	r0, r8, ip, lsl #4
    7114:	andeq	pc, r7, ip, lsl #19
    7118:	andeq	r7, r7, r4, lsl #18
    711c:	andeq	r7, r7, ip, asr #17
    7120:			; <UNDEFINED> instruction: 0x00083cb8
    7124:	muleq	fp, r4, ip
    7128:	muleq	r0, ip, r6
    712c:	andeq	r0, r0, ip, ror #12
    7130:	andeq	sl, fp, r4, asr #24
    7134:	andeq	sl, fp, r8, lsl ip
    7138:			; <UNDEFINED> instruction: 0x000006b4
    713c:	strdeq	r9, [fp], -r0
    7140:	andeq	sl, fp, r0, lsr #23
    7144:	andeq	fp, fp, ip, ror sp
    7148:	andeq	sl, fp, r0, ror fp
    714c:	andeq	fp, fp, r4, asr #26
    7150:	muleq	fp, ip, sl
    7154:	andeq	r9, fp, r4, lsl #21
    7158:	andeq	r9, fp, ip, asr sl
    715c:	andeq	r6, r7, ip, asr fp
    7160:	ldrdeq	r9, [fp], -r0
    7164:			; <UNDEFINED> instruction: 0x000779b4
    7168:	andeq	r7, r7, ip, ror r9
    716c:	andeq	r7, r7, r0, lsl #19
    7170:	andeq	r3, r0, r0, lsl #24
    7174:	andeq	sl, fp, r8, lsr sl
    7178:	andeq	r0, r0, ip, lsr #12
    717c:	andeq	sl, fp, r0, lsl sl
    7180:	strdeq	r9, [fp], -ip
    7184:	ldrdeq	sl, [fp], -ip
    7188:	andeq	r7, r7, ip, lsr r9
    718c:	andeq	r9, fp, r4, lsr #17
    7190:	andeq	sl, fp, r8, asr #18
    7194:	andeq	sl, fp, r4, lsr r9
    7198:	andeq	sl, fp, r0, lsr #18
    719c:	andeq	sl, fp, ip, lsl #18
    71a0:	strdeq	sl, [fp], -r8
    71a4:	andeq	sl, fp, r4, ror #17
    71a8:	andeq	sl, fp, r4, asr #17
    71ac:	andeq	sl, fp, r4, lsr #17
    71b0:	muleq	fp, r0, r8
    71b4:	andeq	r6, r7, r4, lsr #26
    71b8:	andeq	r9, fp, ip, asr #14
    71bc:	andeq	sl, fp, ip, lsr #16
    71c0:	strdeq	sl, [fp], -r8
    71c4:	andeq	r9, fp, r0, ror #13
    71c8:	andeq	sl, fp, r0, asr #15
    71cc:	andeq	sl, fp, r0, lsr #15
    71d0:	andeq	r6, r7, r0, ror #27
    71d4:	andeq	r6, r7, r8, lsr lr
    71d8:	andeq	r9, fp, r4, lsl r6
    71dc:	andeq	sl, fp, r0, ror #13
    71e0:			; <UNDEFINED> instruction: 0x000ba6b8
    71e4:	andeq	sl, fp, r0, lsr #13
    71e8:	andeq	sl, fp, r4, lsl #13
    71ec:	andeq	sl, fp, ip, asr #12
    71f0:	andeq	sl, fp, r8, lsr r6
    71f4:	andeq	r9, fp, r0, lsr r5
    71f8:	muleq	r7, r8, r4
    71fc:	andeq	sl, fp, ip, asr #11
    7200:	muleq	fp, r0, r5
    7204:	andeq	r6, r7, r4, lsr #22
    7208:	andeq	sl, fp, ip, lsr r5
    720c:	andeq	sl, fp, r8, lsr #10
    7210:	andeq	sl, fp, r0, lsl r5
    7214:	andeq	sl, fp, r0, lsl #10
    7218:	muleq	fp, r0, r3
    721c:	andeq	r6, r7, r8, lsl r9
    7220:	andeq	r6, r7, ip, lsl r9
    7224:	andeq	sl, fp, r4, lsr r4
    7228:	ldrdeq	sl, [fp], -r4
    722c:			; <UNDEFINED> instruction: 0x0007f7b4
    7230:	andeq	r6, r7, ip, ror r7
    7234:	andeq	sl, fp, r0, lsr r3
    7238:	andeq	sl, fp, r0, lsr #6
    723c:	andeq	r0, r0, r8, ror #12
    7240:	muleq	r7, r4, r6
    7244:	andeq	r9, r7, r0, ror #24
    7248:	andeq	r6, r7, r4, asr r6
    724c:	andeq	r6, r7, ip, lsr r6
    7250:	andeq	r6, r7, r4, lsr #12
    7254:	andeq	r1, r8, r0, ror #14
    7258:	andeq	r9, fp, ip, lsr #2
    725c:	andeq	sl, fp, ip, lsl r2
    7260:	andeq	sl, fp, r8, lsl #4
    7264:			; <UNDEFINED> instruction: 0x000ba1bc
    7268:	andeq	sl, fp, r8, lsr #3
    726c:	muleq	fp, r0, r1
    7270:	andeq	r6, r7, r4
    7274:	andeq	sl, fp, ip, lsr r1
    7278:	andeq	r0, r0, r8, ror #13
    727c:	andeq	r0, r0, r4, asr #12
    7280:	andeq	r6, r7, ip, asr #16
    7284:	andeq	sl, fp, r4, ror #1
    7288:	ldrdeq	sl, [fp], -r4
    728c:	andeq	r6, r7, r8, asr #6
    7290:	andeq	sl, fp, r4, lsr #32
    7294:	andeq	ip, r7, r0, lsl #21
    7298:	cmp	r3, #46	; 0x2e
    729c:	beq	72b0 <__read_chk@plt+0xe2c>
    72a0:	add	ip, ip, #1
    72a4:	ldrb	r3, [r2, ip]
    72a8:	cmp	r3, #0
    72ac:	bne	7298 <__read_chk@plt+0xe14>
    72b0:	ldr	r5, [pc, #-508]	; 70bc <__read_chk@plt+0xc38>
    72b4:	add	r6, sp, #1936	; 0x790
    72b8:	ldr	r4, [pc, #-512]	; 70c0 <__read_chk@plt+0xc3c>
    72bc:	add	r6, r6, #4
    72c0:	add	r5, pc, r5
    72c4:	mov	r1, #32
    72c8:	add	r4, pc, r4
    72cc:	mov	r8, #0
    72d0:	ldr	lr, [r5, #140]	; 0x8c
    72d4:	mov	r3, r1
    72d8:	str	r4, [sp]
    72dc:	mov	r2, #1
    72e0:	strb	r8, [r7, ip]
    72e4:	add	r8, sp, #2016	; 0x7e0
    72e8:	str	lr, [sp, #4]
    72ec:	mov	r0, r6
    72f0:	add	r8, r8, #8
    72f4:	sub	ip, r8, #52	; 0x34
    72f8:	str	ip, [sp, #76]	; 0x4c
    72fc:	bl	60b8 <__snprintf_chk@plt>
    7300:	str	r4, [sp]
    7304:	ldr	r4, [sp, #104]	; 0x68
    7308:	mov	r1, #32
    730c:	add	r0, sp, #1968	; 0x7b0
    7310:	mov	r3, r1
    7314:	mov	r2, #1
    7318:	add	r0, r0, #4
    731c:	ldr	ip, [r4, #8]
    7320:	str	ip, [sp, #4]
    7324:	bl	60b8 <__snprintf_chk@plt>
    7328:	mov	r0, #2
    732c:	bl	56b1c <__read_chk@plt+0x50698>
    7330:	subs	r4, r0, #0
    7334:	beq	a6fc <__read_chk@plt+0x4278>
    7338:	add	r0, sp, #2064	; 0x810
    733c:	add	r0, r0, #4
    7340:	bl	6088 <strlen@plt>
    7344:	add	r1, sp, #2064	; 0x810
    7348:	add	r1, r1, #4
    734c:	mov	r2, r0
    7350:	mov	r0, r4
    7354:	bl	56be8 <__read_chk@plt+0x50764>
    7358:	cmp	r0, #0
    735c:	blt	a6fc <__read_chk@plt+0x4278>
    7360:	ldr	r9, [pc, #-676]	; 70c4 <__read_chk@plt+0xc40>
    7364:	add	r9, pc, r9
    7368:	ldr	r1, [r9]
    736c:	mov	r0, r1
    7370:	str	r1, [sp, #64]	; 0x40
    7374:	bl	6088 <strlen@plt>
    7378:	ldr	r1, [sp, #64]	; 0x40
    737c:	mov	r2, r0
    7380:	mov	r0, r4
    7384:	bl	56be8 <__read_chk@plt+0x50764>
    7388:	cmp	r0, #0
    738c:	blt	a6fc <__read_chk@plt+0x4278>
    7390:	mov	r0, r6
    7394:	bl	6088 <strlen@plt>
    7398:	mov	r1, r6
    739c:	mov	r2, r0
    73a0:	mov	r0, r4
    73a4:	bl	56be8 <__read_chk@plt+0x50764>
    73a8:	cmp	r0, #0
    73ac:	blt	a6fc <__read_chk@plt+0x4278>
    73b0:	ldr	r1, [r5, #196]	; 0xc4
    73b4:	mov	r0, r1
    73b8:	str	r1, [sp, #64]	; 0x40
    73bc:	bl	6088 <strlen@plt>
    73c0:	ldr	r1, [sp, #64]	; 0x40
    73c4:	mov	r2, r0
    73c8:	mov	r0, r4
    73cc:	bl	56be8 <__read_chk@plt+0x50764>
    73d0:	cmp	r0, #0
    73d4:	blt	a6fc <__read_chk@plt+0x4278>
    73d8:	sub	r8, r8, #20
    73dc:	mov	r0, r4
    73e0:	mov	r2, #64	; 0x40
    73e4:	mov	r1, r8
    73e8:	bl	56c44 <__read_chk@plt+0x507c0>
    73ec:	cmp	r0, #0
    73f0:	blt	a6fc <__read_chk@plt+0x4278>
    73f4:	mov	r0, r4
    73f8:	bl	56d04 <__read_chk@plt+0x50880>
    73fc:	mov	r0, #2
    7400:	bl	56acc <__read_chk@plt+0x50648>
    7404:	mov	r1, r0
    7408:	mov	r0, r8
    740c:	bl	4d710 <__read_chk@plt+0x4728c>
    7410:	ldr	r1, [r5, #4024]	; 0xfb8
    7414:	cmp	r1, #0
    7418:	mov	r4, r0
    741c:	beq	750c <__read_chk@plt+0x1088>
    7420:	ldr	r0, [pc, #-864]	; 70c8 <__read_chk@plt+0xc44>
    7424:	add	r0, pc, r0
    7428:	bl	402b0 <__read_chk@plt+0x39e2c>
    742c:	ldr	r8, [sp, #104]	; 0x68
    7430:	ldr	r3, [pc, #-876]	; 70cc <__read_chk@plt+0xc48>
    7434:	mov	r2, r4
    7438:	str	r7, [sp]
    743c:	ldr	ip, [r9]
    7440:	add	r3, pc, r3
    7444:	str	r3, [sp, #4]
    7448:	ldr	r0, [r8, #20]
    744c:	add	r8, sp, #2064	; 0x810
    7450:	add	r8, r8, #4
    7454:	str	r8, [sp, #24]
    7458:	ldr	r8, [sp, #72]	; 0x48
    745c:	str	ip, [sp, #16]
    7460:	ldr	r1, [pc, #-920]	; 70d0 <__read_chk@plt+0xc4c>
    7464:	ldr	ip, [pc, #-920]	; 70d4 <__read_chk@plt+0xc50>
    7468:	ldr	r3, [pc, #-920]	; 70d8 <__read_chk@plt+0xc54>
    746c:	add	r1, pc, r1
    7470:	str	r0, [sp, #8]
    7474:	add	ip, pc, ip
    7478:	str	r8, [sp, #32]
    747c:	add	r3, pc, r3
    7480:	str	r6, [sp, #40]	; 0x28
    7484:	str	r1, [sp, #12]
    7488:	ldr	r1, [r5, #196]	; 0xc4
    748c:	str	ip, [sp, #36]	; 0x24
    7490:	ldr	ip, [sp, #104]	; 0x68
    7494:	str	r3, [sp, #20]
    7498:	ldr	lr, [pc, #-964]	; 70dc <__read_chk@plt+0xc58>
    749c:	ldr	r0, [pc, #-964]	; 70e0 <__read_chk@plt+0xc5c>
    74a0:	ldr	r3, [pc, #-964]	; 70e4 <__read_chk@plt+0xc60>
    74a4:	add	lr, pc, lr
    74a8:	str	r1, [sp, #48]	; 0x30
    74ac:	add	r0, pc, r0
    74b0:	str	lr, [sp, #28]
    74b4:	add	r3, pc, r3
    74b8:	str	r0, [sp, #44]	; 0x2c
    74bc:	mov	lr, #0
    74c0:	str	r3, [sp, #52]	; 0x34
    74c4:	ldr	r3, [ip]
    74c8:	ldr	r8, [r5, #4024]	; 0xfb8
    74cc:	ldr	r1, [pc, #-1004]	; 70e8 <__read_chk@plt+0xc64>
    74d0:	str	r3, [sp, #56]	; 0x38
    74d4:	ldr	r3, [pc, #-1008]	; 70ec <__read_chk@plt+0xc68>
    74d8:	add	r1, pc, r1
    74dc:	str	lr, [sp, #60]	; 0x3c
    74e0:	mov	r0, r8
    74e4:	add	r3, pc, r3
    74e8:	bl	4d288 <__read_chk@plt+0x46e04>
    74ec:	mov	r3, r0
    74f0:	mov	r1, r0
    74f4:	ldr	r0, [pc, #-1036]	; 70f0 <__read_chk@plt+0xc6c>
    74f8:	str	r3, [r5, #4024]	; 0xfb8
    74fc:	add	r0, pc, r0
    7500:	bl	402b0 <__read_chk@plt+0x39e2c>
    7504:	mov	r0, r8
    7508:	bl	55a8 <free@plt>
    750c:	ldr	r8, [pc, #-1056]	; 70f4 <__read_chk@plt+0xc70>
    7510:	add	r8, pc, r8
    7514:	ldr	r0, [r8, #3992]	; 0xf98
    7518:	cmp	r0, #0
    751c:	beq	7608 <__read_chk@plt+0x1184>
    7520:	ldr	r3, [pc, #-1072]	; 70f8 <__read_chk@plt+0xc74>
    7524:	ldr	r1, [pc, r3]
    7528:	bl	4d0e0 <__read_chk@plt+0x46c5c>
    752c:	mov	r5, r0
    7530:	ldr	r0, [r8, #3992]	; 0xf98
    7534:	bl	55a8 <free@plt>
    7538:	ldr	r3, [pc, #-1092]	; 70fc <__read_chk@plt+0xc78>
    753c:	str	r7, [sp]
    7540:	add	r2, sp, #2064	; 0x810
    7544:	add	r3, pc, r3
    7548:	ldr	lr, [sp, #72]	; 0x48
    754c:	ldr	ip, [pc, #-1108]	; 7100 <__read_chk@plt+0xc7c>
    7550:	add	r2, r2, #4
    7554:	ldr	r3, [r3]
    7558:	mov	r0, r5
    755c:	str	r2, [sp, #16]
    7560:	add	ip, pc, ip
    7564:	str	lr, [sp, #24]
    7568:	str	r3, [sp, #8]
    756c:	str	ip, [sp, #4]
    7570:	mov	ip, #0
    7574:	str	r6, [sp, #32]
    7578:	ldr	r6, [r8, #196]	; 0xc4
    757c:	ldr	r1, [pc, #-1152]	; 7104 <__read_chk@plt+0xc80>
    7580:	ldr	r2, [pc, #-1152]	; 7108 <__read_chk@plt+0xc84>
    7584:	str	r6, [sp, #40]	; 0x28
    7588:	add	r1, pc, r1
    758c:	ldr	r6, [sp, #104]	; 0x68
    7590:	add	r2, pc, r2
    7594:	str	r1, [sp, #12]
    7598:	ldr	lr, [pc, #-1172]	; 710c <__read_chk@plt+0xc88>
    759c:	ldr	r3, [pc, #-1172]	; 7110 <__read_chk@plt+0xc8c>
    75a0:	ldr	r1, [pc, #-1172]	; 7114 <__read_chk@plt+0xc90>
    75a4:	add	lr, pc, lr
    75a8:	str	r2, [sp, #20]
    75ac:	add	r3, pc, r3
    75b0:	str	lr, [sp, #28]
    75b4:	add	r1, pc, r1
    75b8:	str	r3, [sp, #36]	; 0x24
    75bc:	add	lr, sp, #1968	; 0x7b0
    75c0:	str	r1, [sp, #44]	; 0x2c
    75c4:	add	lr, lr, #4
    75c8:	ldr	r1, [r6]
    75cc:	mov	r2, r4
    75d0:	ldr	r3, [pc, #-1216]	; 7118 <__read_chk@plt+0xc94>
    75d4:	str	lr, [sp, #56]	; 0x38
    75d8:	add	r3, pc, r3
    75dc:	str	r1, [sp, #48]	; 0x30
    75e0:	str	r3, [sp, #52]	; 0x34
    75e4:	ldr	r1, [pc, #-1232]	; 711c <__read_chk@plt+0xc98>
    75e8:	ldr	r3, [pc, #-1232]	; 7120 <__read_chk@plt+0xc9c>
    75ec:	str	ip, [sp, #60]	; 0x3c
    75f0:	add	r1, pc, r1
    75f4:	add	r3, pc, r3
    75f8:	bl	4d288 <__read_chk@plt+0x46e04>
    75fc:	str	r0, [r8, #3992]	; 0xf98
    7600:	mov	r0, r5
    7604:	bl	55a8 <free@plt>
    7608:	mov	r0, r4
    760c:	bl	55a8 <free@plt>
    7610:	ldr	r4, [sp, #84]	; 0x54
    7614:	cmp	r4, #0
    7618:	bne	a6dc <__read_chk@plt+0x4258>
    761c:	ldr	r3, [pc, #-1000]	; 723c <__read_chk@plt+0xdb8>
    7620:	ldr	r3, [fp, r3]
    7624:	ldr	r3, [r3]
    7628:	cmp	r3, #0
    762c:	beq	83c8 <__read_chk@plt+0x1f44>
    7630:	ldr	r3, [pc, #-1300]	; 7124 <__read_chk@plt+0xca0>
    7634:	add	r3, pc, r3
    7638:	ldr	r0, [r3, #3992]	; 0xf98
    763c:	cmp	r0, #0
    7640:	beq	a574 <__read_chk@plt+0x40f0>
    7644:	bl	24278 <__read_chk@plt+0x1ddf4>
    7648:	subs	r1, r0, #0
    764c:	blt	83dc <__read_chk@plt+0x1f58>
    7650:	bl	46f4c <__read_chk@plt+0x40ac8>
    7654:	bl	3d6ac <__read_chk@plt+0x37228>
    7658:	ldr	r3, [pc, #-1336]	; 7128 <__read_chk@plt+0xca4>
    765c:	ldr	r3, [fp, r3]
    7660:	ldr	r0, [r3]
    7664:	str	r3, [sp, #96]	; 0x60
    7668:	bl	4219c <__read_chk@plt+0x3bd18>
    766c:	ldr	r3, [pc, #-1352]	; 712c <__read_chk@plt+0xca8>
    7670:	ldr	r3, [fp, r3]
    7674:	ldr	r3, [r3]
    7678:	cmp	r3, #0
    767c:	beq	8ee8 <__read_chk@plt+0x2a64>
    7680:	ldr	r3, [pc, #-1368]	; 7130 <__read_chk@plt+0xcac>
    7684:	add	r3, pc, r3
    7688:	ldr	r3, [r3, #4000]	; 0xfa0
    768c:	cmp	r3, #0
    7690:	beq	9b90 <__read_chk@plt+0x370c>
    7694:	bl	ad08 <__read_chk@plt+0x4884>
    7698:	ldr	r4, [sp, #96]	; 0x60
    769c:	ldr	r0, [r4]
    76a0:	bl	421b8 <__read_chk@plt+0x3bd34>
    76a4:	cmp	r0, #0
    76a8:	beq	9b88 <__read_chk@plt+0x3704>
    76ac:	ldr	r2, [pc, #-1408]	; 7134 <__read_chk@plt+0xcb0>
    76b0:	add	r2, pc, r2
    76b4:	ldr	r3, [r2, #4000]	; 0xfa0
    76b8:	cmp	r3, #0
    76bc:	beq	774c <__read_chk@plt+0x12c8>
    76c0:	ldr	r3, [pc, #-1424]	; 7138 <__read_chk@plt+0xcb4>
    76c4:	ldr	r3, [fp, r3]
    76c8:	ldr	r3, [r3]
    76cc:	cmn	r3, #1
    76d0:	beq	a0d8 <__read_chk@plt+0x3c54>
    76d4:	ldr	r3, [pc, #-1440]	; 713c <__read_chk@plt+0xcb8>
    76d8:	mov	r6, #0
    76dc:	ldr	r8, [r2, #4036]	; 0xfc4
    76e0:	mov	r2, #1
    76e4:	add	r3, pc, r3
    76e8:	ldr	r7, [pc, #-1456]	; 7140 <__read_chk@plt+0xcbc>
    76ec:	ldr	r4, [pc, #-1456]	; 7144 <__read_chk@plt+0xcc0>
    76f0:	ldr	r1, [r3, #24]
    76f4:	add	r7, pc, r7
    76f8:	ldr	r5, [r3, #4]
    76fc:	add	r4, pc, r4
    7700:	ldr	lr, [r3, #16]
    7704:	cmp	r1, r6
    7708:	ldr	r0, [r3, #36]	; 0x24
    770c:	str	r2, [r3, #16]
    7710:	str	r2, [r3, #36]	; 0x24
    7714:	streq	r2, [r3, #12]
    7718:	mov	r2, #1
    771c:	ldr	ip, [pc, #-1500]	; 7148 <__read_chk@plt+0xcc4>
    7720:	ldr	r1, [pc, #-1500]	; 714c <__read_chk@plt+0xcc8>
    7724:	str	r6, [r3, #4]
    7728:	add	ip, pc, ip
    772c:	ldr	r3, [pc, #-1508]	; 7150 <__read_chk@plt+0xccc>
    7730:	add	r1, pc, r1
    7734:	str	r8, [r7]
    7738:	add	r3, pc, r3
    773c:	str	r5, [r4]
    7740:	str	lr, [ip]
    7744:	str	r0, [r1]
    7748:	str	r2, [r3, #24]
    774c:	ldr	r3, [pc, #-1536]	; 7154 <__read_chk@plt+0xcd0>
    7750:	add	r3, pc, r3
    7754:	ldr	r3, [r3, #36]	; 0x24
    7758:	cmp	r3, #0
    775c:	beq	7774 <__read_chk@plt+0x12f0>
    7760:	ldr	r3, [pc, #-1520]	; 7178 <__read_chk@plt+0xcf4>
    7764:	ldr	r3, [fp, r3]
    7768:	ldr	r3, [r3]
    776c:	tst	r3, #1048576	; 0x100000
    7770:	beq	9f9c <__read_chk@plt+0x3b18>
    7774:	ldr	r3, [pc, #-1572]	; 7158 <__read_chk@plt+0xcd4>
    7778:	add	r3, pc, r3
    777c:	ldr	r0, [r3, #16]
    7780:	cmp	r0, #0
    7784:	beq	98bc <__read_chk@plt+0x3438>
    7788:	ldr	r0, [pc, #-1588]	; 715c <__read_chk@plt+0xcd8>
    778c:	mov	r1, #0
    7790:	add	r0, pc, r0
    7794:	bl	5c44 <open64@plt>
    7798:	mov	r6, r0
    779c:	mov	r0, #1
    77a0:	bl	63ac <dup@plt>
    77a4:	mov	r5, r0
    77a8:	mov	r0, #2
    77ac:	bl	63ac <dup@plt>
    77b0:	orrs	r8, r6, r5
    77b4:	mov	r4, r0
    77b8:	bmi	a820 <__read_chk@plt+0x439c>
    77bc:	cmp	r0, #0
    77c0:	blt	a820 <__read_chk@plt+0x439c>
    77c4:	mov	r0, r6
    77c8:	bl	5dd0 <isatty@plt>
    77cc:	cmp	r0, #0
    77d0:	beq	9ea8 <__read_chk@plt+0x3a24>
    77d4:	mov	r0, r5
    77d8:	bl	5dd0 <isatty@plt>
    77dc:	cmp	r0, #0
    77e0:	beq	9e9c <__read_chk@plt+0x3a18>
    77e4:	mov	r0, r4
    77e8:	bl	5dd0 <isatty@plt>
    77ec:	cmp	r0, #0
    77f0:	beq	9e90 <__read_chk@plt+0x3a0c>
    77f4:	ldr	r7, [pc, #-1692]	; 7160 <__read_chk@plt+0xcdc>
    77f8:	mov	r0, #0
    77fc:	str	r4, [sp]
    7800:	mov	ip, #2
    7804:	add	r7, pc, r7
    7808:	ldr	r1, [pc, #-1708]	; 7164 <__read_chk@plt+0xce0>
    780c:	mov	r2, r6
    7810:	mov	r3, r5
    7814:	ldr	lr, [r7, #4]
    7818:	add	r1, pc, r1
    781c:	str	ip, [sp, #12]
    7820:	cmp	lr, r0
    7824:	str	r0, [sp, #20]
    7828:	str	r1, [sp, #16]
    782c:	mov	r1, #3
    7830:	movne	r0, #1048576	; 0x100000
    7834:	moveq	r0, #2097152	; 0x200000
    7838:	movne	ip, #16384	; 0x4000
    783c:	moveq	ip, #32768	; 0x8000
    7840:	stmib	sp, {r0, ip}
    7844:	ldr	r0, [pc, #-1764]	; 7168 <__read_chk@plt+0xce4>
    7848:	add	r0, pc, r0
    784c:	bl	350e4 <__read_chk@plt+0x2ec60>
    7850:	ldr	r1, [r0, #4]
    7854:	mov	r4, r0
    7858:	ldr	r0, [pc, #-1780]	; 716c <__read_chk@plt+0xce8>
    785c:	add	r0, pc, r0
    7860:	bl	402b0 <__read_chk@plt+0x39e2c>
    7864:	ldr	r0, [r4, #4]
    7868:	bl	37da0 <__read_chk@plt+0x3191c>
    786c:	ldr	r2, [r7, #36]	; 0x24
    7870:	cmp	r2, #0
    7874:	bne	7888 <__read_chk@plt+0x1404>
    7878:	ldr	r1, [pc, #-1808]	; 7170 <__read_chk@plt+0xcec>
    787c:	ldr	r0, [r4, #4]
    7880:	add	r1, pc, r1
    7884:	bl	37f40 <__read_chk@plt+0x31abc>
    7888:	ldr	r5, [r4, #4]
    788c:	ldr	r3, [pc, #-1824]	; 7174 <__read_chk@plt+0xcf0>
    7890:	add	r3, pc, r3
    7894:	ldr	r4, [r3, #3996]	; 0xf9c
    7898:	cmp	r4, #0
    789c:	bne	78b4 <__read_chk@plt+0x1430>
    78a0:	ldr	r3, [pc, #-1840]	; 7178 <__read_chk@plt+0xcf4>
    78a4:	ldr	r3, [fp, r3]
    78a8:	ldr	r3, [r3]
    78ac:	tst	r3, #67108864	; 0x4000000
    78b0:	bne	a14c <__read_chk@plt+0x3cc8>
    78b4:	ldr	r3, [pc, #-1856]	; 717c <__read_chk@plt+0xcf8>
    78b8:	add	r3, pc, r3
    78bc:	ldr	r0, [r3, #4024]	; 0xfb8
    78c0:	cmp	r0, #0
    78c4:	beq	78d4 <__read_chk@plt+0x1450>
    78c8:	ldr	r3, [r3, #4028]	; 0xfbc
    78cc:	cmp	r3, #0
    78d0:	bne	9e80 <__read_chk@plt+0x39fc>
    78d4:	ldr	r3, [pc, #-1884]	; 7180 <__read_chk@plt+0xcfc>
    78d8:	add	r3, pc, r3
    78dc:	ldr	r3, [r3, #24]
    78e0:	cmp	r3, #0
    78e4:	beq	8340 <__read_chk@plt+0x1ebc>
    78e8:	ldr	r3, [pc, #-1900]	; 7184 <__read_chk@plt+0xd00>
    78ec:	add	r3, pc, r3
    78f0:	ldr	r2, [r3, #16]
    78f4:	cmp	r2, #0
    78f8:	beq	833c <__read_chk@plt+0x1eb8>
    78fc:	ldr	r3, [r3, #2908]	; 0xb5c
    7900:	cmp	r3, #0
    7904:	ble	833c <__read_chk@plt+0x1eb8>
    7908:	ldr	r0, [pc, #-1928]	; 7188 <__read_chk@plt+0xd04>
    790c:	add	r0, pc, r0
    7910:	bl	401e0 <__read_chk@plt+0x39d5c>
    7914:	b	8340 <__read_chk@plt+0x1ebc>
    7918:	mov	ip, #1
    791c:	str	ip, [sp, #84]	; 0x54
    7920:	b	6848 <__read_chk@plt+0x3c4>
    7924:	ldr	r2, [pc, #-1716]	; 7278 <__read_chk@plt+0xdf4>
    7928:	ldr	r3, [pc, #-1956]	; 718c <__read_chk@plt+0xd08>
    792c:	ldr	r2, [fp, r2]
    7930:	add	r3, pc, r3
    7934:	ldr	r2, [r2]
    7938:	str	r2, [r3]
    793c:	b	6848 <__read_chk@plt+0x3c4>
    7940:	ldr	r3, [pc, #-1744]	; 7278 <__read_chk@plt+0xdf4>
    7944:	ldr	r3, [fp, r3]
    7948:	ldr	r8, [r3]
    794c:	b	6848 <__read_chk@plt+0x3c4>
    7950:	ldr	r1, [pc, #-1760]	; 7278 <__read_chk@plt+0xdf4>
    7954:	add	r7, sp, #168	; 0xa8
    7958:	mov	r2, #1
    795c:	mov	r3, #0
    7960:	mov	r0, r7
    7964:	ldr	r6, [fp, r1]
    7968:	ldr	r1, [r6]
    796c:	bl	d618 <__read_chk@plt+0x7194>
    7970:	cmp	r0, #0
    7974:	beq	a59c <__read_chk@plt+0x4118>
    7978:	ldr	r0, [pc, #-2032]	; 7190 <__read_chk@plt+0xd0c>
    797c:	mov	r1, r7
    7980:	add	r0, pc, r0
    7984:	bl	c5d0 <__read_chk@plt+0x614c>
    7988:	b	6848 <__read_chk@plt+0x3c4>
    798c:	ldr	r3, [pc, #-2048]	; 7194 <__read_chk@plt+0xd10>
    7990:	mov	r2, #1
    7994:	add	r3, pc, r3
    7998:	str	r2, [r3, #116]	; 0x74
    799c:	b	6848 <__read_chk@plt+0x3c4>
    79a0:	ldr	r3, [pc, #-2064]	; 7198 <__read_chk@plt+0xd14>
    79a4:	mov	r2, #1
    79a8:	add	r3, pc, r3
    79ac:	str	r2, [r3]
    79b0:	b	6848 <__read_chk@plt+0x3c4>
    79b4:	ldr	r3, [pc, #-2080]	; 719c <__read_chk@plt+0xd18>
    79b8:	mov	r2, #10
    79bc:	add	r3, pc, r3
    79c0:	str	r2, [r3, #144]	; 0x90
    79c4:	b	6848 <__read_chk@plt+0x3c4>
    79c8:	ldr	r3, [pc, #-2096]	; 71a0 <__read_chk@plt+0xd1c>
    79cc:	mov	r2, #2
    79d0:	add	r3, pc, r3
    79d4:	str	r2, [r3, #144]	; 0x90
    79d8:	b	6848 <__read_chk@plt+0x3c4>
    79dc:	ldr	r3, [pc, #-2112]	; 71a4 <__read_chk@plt+0xd20>
    79e0:	mov	r2, #4
    79e4:	add	r3, pc, r3
    79e8:	str	r2, [r3, #180]	; 0xb4
    79ec:	b	6848 <__read_chk@plt+0x3c4>
    79f0:	bl	5e48 <FIPS_mode@plt>
    79f4:	cmp	r0, #0
    79f8:	bne	a60c <__read_chk@plt+0x4188>
    79fc:	ldr	r3, [pc, #-2140]	; 71a8 <__read_chk@plt+0xd24>
    7a00:	mov	r2, #1
    7a04:	add	r3, pc, r3
    7a08:	str	r2, [r3, #180]	; 0xb4
    7a0c:	b	6848 <__read_chk@plt+0x3c4>
    7a10:	mov	r6, #1
    7a14:	str	r6, [sp, #80]	; 0x50
    7a18:	b	6848 <__read_chk@plt+0x3c4>
    7a1c:	ldr	r3, [pc, #-2168]	; 71ac <__read_chk@plt+0xd28>
    7a20:	mov	r2, #0
    7a24:	add	r3, pc, r3
    7a28:	str	r2, [r3, #4]
    7a2c:	b	6848 <__read_chk@plt+0x3c4>
    7a30:	ldr	r3, [pc, #-2184]	; 71b0 <__read_chk@plt+0xd2c>
    7a34:	mov	r1, r9
    7a38:	add	r3, pc, r3
    7a3c:	ldr	r2, [r3, #4012]	; 0xfac
    7a40:	cmn	r2, #1
    7a44:	moveq	r2, #1
    7a48:	streq	r2, [r3, #4012]	; 0xfac
    7a4c:	ldr	r3, [pc, #-2012]	; 7278 <__read_chk@plt+0xdf4>
    7a50:	ldr	r6, [fp, r3]
    7a54:	ldr	r0, [r6]
    7a58:	bl	4c824 <__read_chk@plt+0x463a0>
    7a5c:	ldr	ip, [sp, #72]	; 0x48
    7a60:	cmn	r0, #-2147483646	; 0x80000002
    7a64:	str	r0, [ip, #4016]	; 0xfb0
    7a68:	bne	6848 <__read_chk@plt+0x3c4>
    7a6c:	ldr	r2, [pc, #-2240]	; 71b4 <__read_chk@plt+0xd30>
    7a70:	mov	r1, #1
    7a74:	ldr	r0, [pc, #-2048]	; 727c <__read_chk@plt+0xdf8>
    7a78:	ldr	r3, [r6]
    7a7c:	add	r2, pc, r2
    7a80:	b	a5b0 <__read_chk@plt+0x412c>
    7a84:	ldr	r6, [pc, #-2260]	; 71b8 <__read_chk@plt+0xd34>
    7a88:	add	r6, pc, r6
    7a8c:	ldr	r0, [r6, #20]
    7a90:	cmp	r0, #0
    7a94:	beq	81d4 <__read_chk@plt+0x1d50>
    7a98:	ldr	r7, [pc, #-2276]	; 71bc <__read_chk@plt+0xd38>
    7a9c:	add	r7, pc, r7
    7aa0:	ldr	sl, [r7, #136]	; 0x88
    7aa4:	cmp	sl, #6
    7aa8:	bgt	6848 <__read_chk@plt+0x3c4>
    7aac:	mov	r1, #1
    7ab0:	bl	7cfd8 <__read_chk@plt+0x76b54>
    7ab4:	mov	r1, #1
    7ab8:	str	r0, [r6, #20]
    7abc:	mov	r0, sl
    7ac0:	bl	7cfd8 <__read_chk@plt+0x76b54>
    7ac4:	str	r0, [r7, #136]	; 0x88
    7ac8:	b	6848 <__read_chk@plt+0x3c4>
    7acc:	ldr	r3, [pc, #-2324]	; 71c0 <__read_chk@plt+0xd3c>
    7ad0:	add	r3, pc, r3
    7ad4:	ldr	r2, [r3, #4036]	; 0xfc4
    7ad8:	cmp	r2, #2
    7adc:	moveq	r2, #3
    7ae0:	movne	r2, #2
    7ae4:	str	r2, [r3, #4036]	; 0xfc4
    7ae8:	b	6848 <__read_chk@plt+0x3c4>
    7aec:	ldr	r3, [pc, #-2352]	; 71c4 <__read_chk@plt+0xd40>
    7af0:	mov	r2, #1
    7af4:	add	r3, pc, r3
    7af8:	str	r2, [r3, #8]
    7afc:	b	6848 <__read_chk@plt+0x3c4>
    7b00:	ldr	r3, [pc, #-2368]	; 71c8 <__read_chk@plt+0xd44>
    7b04:	mov	r2, #0
    7b08:	add	r3, pc, r3
    7b0c:	str	r2, [r3, #136]	; 0x88
    7b10:	b	6848 <__read_chk@plt+0x3c4>
    7b14:	ldr	r3, [pc, #-2212]	; 7278 <__read_chk@plt+0xdf4>
    7b18:	ldr	r6, [fp, r3]
    7b1c:	ldr	r0, [r6]
    7b20:	bl	4c7b4 <__read_chk@plt+0x46330>
    7b24:	ldr	r3, [pc, #-2400]	; 71cc <__read_chk@plt+0xd48>
    7b28:	add	r3, pc, r3
    7b2c:	cmp	r0, #0
    7b30:	str	r0, [r3, #140]	; 0x8c
    7b34:	bgt	6848 <__read_chk@plt+0x3c4>
    7b38:	ldr	r2, [pc, #-2416]	; 71d0 <__read_chk@plt+0xd4c>
    7b3c:	mov	r1, #1
    7b40:	ldr	r0, [pc, #-2252]	; 727c <__read_chk@plt+0xdf8>
    7b44:	ldr	r3, [r6]
    7b48:	add	r2, pc, r2
    7b4c:	b	a5b0 <__read_chk@plt+0x412c>
    7b50:	ldr	r3, [pc, #-2272]	; 7278 <__read_chk@plt+0xdf4>
    7b54:	ldr	r3, [fp, r3]
    7b58:	ldr	r0, [r3]
    7b5c:	bl	49400 <__read_chk@plt+0x42f7c>
    7b60:	ldr	ip, [sp, #100]	; 0x64
    7b64:	ldr	r2, [ip]
    7b68:	cmp	r2, #0
    7b6c:	mov	r6, r0
    7b70:	beq	9c70 <__read_chk@plt+0x37ec>
    7b74:	ldr	r0, [pc, #-2472]	; 71d4 <__read_chk@plt+0xd50>
    7b78:	mov	r1, #0
    7b7c:	mov	ip, #2
    7b80:	str	r1, [sp, #12]
    7b84:	add	r0, pc, r0
    7b88:	str	r6, [sp]
    7b8c:	stmib	sp, {r0, r1}
    7b90:	mov	r3, r2
    7b94:	ldr	r0, [sp, #108]	; 0x6c
    7b98:	str	ip, [sp, #16]
    7b9c:	ldr	r1, [sp, #104]	; 0x68
    7ba0:	bl	10614 <__read_chk@plt+0xa190>
    7ba4:	cmp	r0, #0
    7ba8:	bne	a5bc <__read_chk@plt+0x4138>
    7bac:	mov	r0, r6
    7bb0:	bl	55a8 <free@plt>
    7bb4:	b	6848 <__read_chk@plt+0x3c4>
    7bb8:	ldr	r3, [pc, #-2536]	; 71d8 <__read_chk@plt+0xd54>
    7bbc:	mov	r2, #1
    7bc0:	add	r3, pc, r3
    7bc4:	str	r2, [r3, #16]
    7bc8:	b	6848 <__read_chk@plt+0x3c4>
    7bcc:	ldr	r3, [pc, #-2396]	; 7278 <__read_chk@plt+0xdf4>
    7bd0:	ldr	r6, [fp, r3]
    7bd4:	ldr	r0, [r6]
    7bd8:	bl	4ba44 <__read_chk@plt+0x455c0>
    7bdc:	cmp	r0, #0
    7be0:	beq	a5c4 <__read_chk@plt+0x4140>
    7be4:	ldr	r7, [pc, #-2576]	; 71dc <__read_chk@plt+0xd58>
    7be8:	add	r7, pc, r7
    7bec:	ldr	r0, [r7, #168]	; 0xa8
    7bf0:	bl	55a8 <free@plt>
    7bf4:	ldr	r0, [r6]
    7bf8:	bl	49400 <__read_chk@plt+0x42f7c>
    7bfc:	str	r0, [r7, #168]	; 0xa8
    7c00:	b	6848 <__read_chk@plt+0x3c4>
    7c04:	ldr	r2, [pc, #-2452]	; 7278 <__read_chk@plt+0xdf4>
    7c08:	ldr	r3, [pc, #-2608]	; 71e0 <__read_chk@plt+0xd5c>
    7c0c:	ldr	r2, [fp, r2]
    7c10:	add	r3, pc, r3
    7c14:	ldr	r2, [r2]
    7c18:	str	r2, [r3, #196]	; 0xc4
    7c1c:	b	6848 <__read_chk@plt+0x3c4>
    7c20:	ldr	r3, [pc, #-2628]	; 71e4 <__read_chk@plt+0xd60>
    7c24:	mov	r2, #0
    7c28:	add	r3, pc, r3
    7c2c:	str	r2, [r3, #68]	; 0x44
    7c30:	b	6848 <__read_chk@plt+0x3c4>
    7c34:	ldr	r3, [pc, #-2500]	; 7278 <__read_chk@plt+0xdf4>
    7c38:	ldr	r2, [pc, #-2648]	; 71e8 <__read_chk@plt+0xd64>
    7c3c:	ldr	r3, [fp, r3]
    7c40:	add	r2, pc, r2
    7c44:	ldr	r1, [r2]
    7c48:	ldr	r0, [r3]
    7c4c:	bl	4d0e0 <__read_chk@plt+0x46c5c>
    7c50:	add	r2, sp, #232	; 0xe8
    7c54:	mov	r1, r0
    7c58:	mov	r6, r0
    7c5c:	mov	r0, #3
    7c60:	bl	562c <__xstat64@plt>
    7c64:	cmp	r0, #0
    7c68:	blt	9834 <__read_chk@plt+0x33b0>
    7c6c:	ldr	r0, [pc, #-2696]	; 71ec <__read_chk@plt+0xd68>
    7c70:	mov	r1, #0
    7c74:	mov	r2, r6
    7c78:	mov	r3, #1
    7c7c:	add	r0, pc, r0
    7c80:	bl	c870 <__read_chk@plt+0x63ec>
    7c84:	b	7bac <__read_chk@plt+0x1728>
    7c88:	ldr	r3, [pc, #-2720]	; 71f0 <__read_chk@plt+0xd6c>
    7c8c:	mov	r2, #1
    7c90:	add	r3, pc, r3
    7c94:	str	r2, [r3, #24]
    7c98:	b	6848 <__read_chk@plt+0x3c4>
    7c9c:	ldr	r3, [pc, #-2736]	; 71f4 <__read_chk@plt+0xd70>
    7ca0:	mov	r2, #1
    7ca4:	add	r3, pc, r3
    7ca8:	str	r2, [r3, #24]
    7cac:	str	r2, [r3, #16]
    7cb0:	b	6848 <__read_chk@plt+0x3c4>
    7cb4:	ldr	r3, [pc, #-2628]	; 7278 <__read_chk@plt+0xdf4>
    7cb8:	ldr	r3, [fp, r3]
    7cbc:	ldr	r6, [r3]
    7cc0:	ldrb	r7, [r6]
    7cc4:	cmp	r7, #94	; 0x5e
    7cc8:	beq	9804 <__read_chk@plt+0x3380>
    7ccc:	mov	r0, r6
    7cd0:	bl	6088 <strlen@plt>
    7cd4:	cmp	r0, #1
    7cd8:	beq	989c <__read_chk@plt+0x3418>
    7cdc:	ldr	r1, [pc, #-2796]	; 71f8 <__read_chk@plt+0xd74>
    7ce0:	mov	r0, r6
    7ce4:	add	r1, pc, r1
    7ce8:	bl	61d8 <strcmp@plt>
    7cec:	cmp	r0, #0
    7cf0:	bne	a624 <__read_chk@plt+0x41a0>
    7cf4:	ldr	r3, [pc, #-2816]	; 71fc <__read_chk@plt+0xd78>
    7cf8:	mvn	r2, #1
    7cfc:	add	r3, pc, r3
    7d00:	str	r2, [r3, #200]	; 0xc8
    7d04:	b	6848 <__read_chk@plt+0x3c4>
    7d08:	ldr	r3, [pc, #-2712]	; 7278 <__read_chk@plt+0xdf4>
    7d0c:	ldr	r6, [fp, r3]
    7d10:	ldr	r0, [r6]
    7d14:	ldrb	r3, [r0]
    7d18:	cmp	r3, #43	; 0x2b
    7d1c:	addeq	r0, r0, #1
    7d20:	bl	3c5e4 <__read_chk@plt+0x36160>
    7d24:	cmp	r0, #0
    7d28:	bne	81f0 <__read_chk@plt+0x1d6c>
    7d2c:	ldr	r0, [r6]
    7d30:	bl	3c6c0 <__read_chk@plt+0x3623c>
    7d34:	ldr	r7, [pc, #-2876]	; 7200 <__read_chk@plt+0xd7c>
    7d38:	add	r7, pc, r7
    7d3c:	cmn	r0, #1
    7d40:	str	r0, [r7, #160]	; 0xa0
    7d44:	beq	a878 <__read_chk@plt+0x43f4>
    7d48:	cmp	r0, #3
    7d4c:	beq	a190 <__read_chk@plt+0x3d0c>
    7d50:	cmp	r0, #6
    7d54:	beq	9eb4 <__read_chk@plt+0x3a30>
    7d58:	ldr	r0, [pc, #-2908]	; 7204 <__read_chk@plt+0xd80>
    7d5c:	add	r0, pc, r0
    7d60:	bl	49400 <__read_chk@plt+0x42f7c>
    7d64:	str	r0, [r7, #164]	; 0xa4
    7d68:	b	6848 <__read_chk@plt+0x3c4>
    7d6c:	ldr	r3, [pc, #-2812]	; 7278 <__read_chk@plt+0xdf4>
    7d70:	ldr	ip, [sp, #96]	; 0x60
    7d74:	ldr	r3, [fp, r3]
    7d78:	ldr	r3, [r3]
    7d7c:	str	r3, [ip, #472]	; 0x1d8
    7d80:	b	6848 <__read_chk@plt+0x3c4>
    7d84:	ldr	r3, [pc, #-2948]	; 7208 <__read_chk@plt+0xd84>
    7d88:	mov	r2, #0
    7d8c:	add	r3, pc, r3
    7d90:	str	r2, [r3]
    7d94:	b	6848 <__read_chk@plt+0x3c4>
    7d98:	ldr	r3, [pc, #-2964]	; 720c <__read_chk@plt+0xd88>
    7d9c:	mov	r2, #1
    7da0:	add	r3, pc, r3
    7da4:	str	r2, [r3, #4]
    7da8:	str	r2, [r3, #12]
    7dac:	b	6848 <__read_chk@plt+0x3c4>
    7db0:	ldr	r3, [pc, #-2984]	; 7210 <__read_chk@plt+0xd8c>
    7db4:	mov	r2, #1
    7db8:	add	r3, pc, r3
    7dbc:	str	r2, [r3, #4]
    7dc0:	b	6848 <__read_chk@plt+0x3c4>
    7dc4:	ldr	r6, [pc, #-3000]	; 7214 <__read_chk@plt+0xd90>
    7dc8:	add	r6, pc, r6
    7dcc:	ldr	r3, [r6, #2920]	; 0xb68
    7dd0:	cmp	r3, #0
    7dd4:	bne	a63c <__read_chk@plt+0x41b8>
    7dd8:	ldr	r3, [pc, #-2980]	; 723c <__read_chk@plt+0xdb8>
    7ddc:	ldr	r3, [fp, r3]
    7de0:	ldr	r3, [r3]
    7de4:	cmp	r3, #0
    7de8:	bne	a648 <__read_chk@plt+0x41c4>
    7dec:	ldr	r1, [pc, #-2940]	; 7278 <__read_chk@plt+0xdf4>
    7df0:	add	sl, sp, #168	; 0xa8
    7df4:	mov	r2, #1
    7df8:	mov	r0, sl
    7dfc:	ldr	r7, [fp, r1]
    7e00:	ldr	r1, [r7]
    7e04:	bl	d618 <__read_chk@plt+0x7194>
    7e08:	cmp	r0, #0
    7e0c:	beq	a5dc <__read_chk@plt+0x4158>
    7e10:	add	lr, sp, #10240	; 0x2800
    7e14:	movw	r3, #55424	; 0xd880
    7e18:	add	lr, lr, #40	; 0x28
    7e1c:	movt	r3, #65535	; 0xffff
    7e20:	ldr	r2, [sl, #4]
    7e24:	ldr	r3, [lr, r3]
    7e28:	ldr	r0, [sl, #12]
    7e2c:	str	r2, [r6, #2924]	; 0xb6c
    7e30:	str	r3, [r6, #2920]	; 0xb68
    7e34:	bl	55a8 <free@plt>
    7e38:	ldr	r2, [pc, #-3112]	; 7218 <__read_chk@plt+0xd94>
    7e3c:	mov	r3, #1
    7e40:	str	r3, [r6, #4036]	; 0xfc4
    7e44:	add	r2, pc, r2
    7e48:	str	r3, [r2, #36]	; 0x24
    7e4c:	b	6848 <__read_chk@plt+0x3c4>
    7e50:	ldr	r3, [pc, #-3036]	; 727c <__read_chk@plt+0xdf8>
    7e54:	mov	r0, #0
    7e58:	ldr	r3, [fp, r3]
    7e5c:	ldr	r4, [r3]
    7e60:	bl	5eb4 <SSLeay_version@plt>
    7e64:	ldr	r2, [pc, #-3152]	; 721c <__read_chk@plt+0xd98>
    7e68:	mov	r1, #1
    7e6c:	ldr	r3, [pc, #-3156]	; 7220 <__read_chk@plt+0xd9c>
    7e70:	add	r2, pc, r2
    7e74:	add	r3, pc, r3
    7e78:	str	r0, [sp]
    7e7c:	mov	r0, r4
    7e80:	bl	58a8 <__fprintf_chk@plt>
    7e84:	mov	r0, #0
    7e88:	bl	5728 <exit@plt>
    7e8c:	ldr	r3, [pc, #-3184]	; 7224 <__read_chk@plt+0xda0>
    7e90:	mov	r2, #1
    7e94:	add	r3, pc, r3
    7e98:	str	r2, [r3, #4036]	; 0xfc4
    7e9c:	b	6848 <__read_chk@plt+0x3c4>
    7ea0:	ldr	r6, [sp, #92]	; 0x5c
    7ea4:	ldr	r0, [r6, #3992]	; 0xf98
    7ea8:	bl	55a8 <free@plt>
    7eac:	ldr	r3, [pc, #-3132]	; 7278 <__read_chk@plt+0xdf4>
    7eb0:	ldr	r3, [fp, r3]
    7eb4:	ldr	r0, [r3]
    7eb8:	bl	49400 <__read_chk@plt+0x42f7c>
    7ebc:	str	r0, [r6, #3992]	; 0xf98
    7ec0:	b	6848 <__read_chk@plt+0x3c4>
    7ec4:	ldr	r1, [pc, #-3156]	; 7278 <__read_chk@plt+0xdf4>
    7ec8:	add	r7, sp, #168	; 0xa8
    7ecc:	mov	r2, #0
    7ed0:	mov	r3, #1
    7ed4:	mov	r0, r7
    7ed8:	ldr	r6, [fp, r1]
    7edc:	ldr	r1, [r6]
    7ee0:	bl	d618 <__read_chk@plt+0x7194>
    7ee4:	cmp	r0, #0
    7ee8:	beq	a5f4 <__read_chk@plt+0x4170>
    7eec:	ldr	r0, [pc, #-3276]	; 7228 <__read_chk@plt+0xda4>
    7ef0:	mov	r1, r7
    7ef4:	add	r0, pc, r0
    7ef8:	bl	c6d8 <__read_chk@plt+0x6254>
    7efc:	b	6848 <__read_chk@plt+0x3c4>
    7f00:	ldr	r3, [pc, #-3216]	; 7278 <__read_chk@plt+0xdf4>
    7f04:	ldr	r1, [pc, #-3296]	; 722c <__read_chk@plt+0xda8>
    7f08:	ldr	r6, [fp, r3]
    7f0c:	add	r1, pc, r1
    7f10:	ldr	r4, [r6]
    7f14:	mov	r0, r4
    7f18:	bl	61d8 <strcmp@plt>
    7f1c:	subs	r1, r0, #0
    7f20:	beq	97d8 <__read_chk@plt+0x3354>
    7f24:	ldr	r1, [pc, #-3324]	; 7230 <__read_chk@plt+0xdac>
    7f28:	mov	r0, r4
    7f2c:	add	r1, pc, r1
    7f30:	bl	61d8 <strcmp@plt>
    7f34:	cmp	r0, #0
    7f38:	beq	8234 <__read_chk@plt+0x1db0>
    7f3c:	ldrb	r3, [r4]
    7f40:	cmp	r3, #109	; 0x6d
    7f44:	beq	82d4 <__read_chk@plt+0x1e50>
    7f48:	cmp	r3, #107	; 0x6b
    7f4c:	bne	82e0 <__read_chk@plt+0x1e5c>
    7f50:	ldrb	r3, [r4, #1]
    7f54:	cmp	r3, #101	; 0x65
    7f58:	bne	82e0 <__read_chk@plt+0x1e5c>
    7f5c:	ldrb	r3, [r4, #2]
    7f60:	cmp	r3, #120	; 0x78
    7f64:	beq	a34c <__read_chk@plt+0x3ec8>
    7f68:	cmp	r3, #121	; 0x79
    7f6c:	bne	82e0 <__read_chk@plt+0x1e5c>
    7f70:	ldrb	r0, [r4, #3]
    7f74:	cmp	r0, #0
    7f78:	bne	82e0 <__read_chk@plt+0x1e5c>
    7f7c:	mov	r2, #10
    7f80:	mov	r1, r0
    7f84:	bl	277ac <__read_chk@plt+0x21328>
    7f88:	mov	r4, r0
    7f8c:	b	8244 <__read_chk@plt+0x1dc0>
    7f90:	ldr	r3, [pc, #-3428]	; 7234 <__read_chk@plt+0xdb0>
    7f94:	mov	r2, #0
    7f98:	add	r3, pc, r3
    7f9c:	str	r2, [r3, #36]	; 0x24
    7fa0:	b	6848 <__read_chk@plt+0x3c4>
    7fa4:	ldr	r3, [pc, #-3444]	; 7238 <__read_chk@plt+0xdb4>
    7fa8:	add	r3, pc, r3
    7fac:	ldr	r3, [r3, #2920]	; 0xb68
    7fb0:	cmp	r3, #0
    7fb4:	bne	a618 <__read_chk@plt+0x4194>
    7fb8:	ldr	r3, [pc, #-3460]	; 723c <__read_chk@plt+0xdb8>
    7fbc:	ldr	r6, [fp, r3]
    7fc0:	ldr	r3, [r6]
    7fc4:	cmp	r3, #0
    7fc8:	bne	a654 <__read_chk@plt+0x41d0>
    7fcc:	ldr	r3, [pc, #-3420]	; 7278 <__read_chk@plt+0xdf4>
    7fd0:	ldr	r1, [pc, #-3480]	; 7240 <__read_chk@plt+0xdbc>
    7fd4:	ldr	r3, [fp, r3]
    7fd8:	add	r1, pc, r1
    7fdc:	ldr	r7, [r3]
    7fe0:	mov	r0, r7
    7fe4:	bl	61d8 <strcmp@plt>
    7fe8:	cmp	r0, #0
    7fec:	moveq	r3, #2
    7ff0:	streq	r3, [r6]
    7ff4:	beq	6848 <__read_chk@plt+0x3c4>
    7ff8:	ldr	r1, [pc, #-3516]	; 7244 <__read_chk@plt+0xdc0>
    7ffc:	mov	r0, r7
    8000:	add	r1, pc, r1
    8004:	bl	61d8 <strcmp@plt>
    8008:	cmp	r0, #0
    800c:	moveq	r3, #5
    8010:	streq	r3, [r6]
    8014:	beq	6848 <__read_chk@plt+0x3c4>
    8018:	ldr	r1, [pc, #-3544]	; 7248 <__read_chk@plt+0xdc4>
    801c:	mov	r0, r7
    8020:	add	r1, pc, r1
    8024:	bl	61d8 <strcmp@plt>
    8028:	cmp	r0, #0
    802c:	moveq	r3, #3
    8030:	streq	r3, [r6]
    8034:	beq	6848 <__read_chk@plt+0x3c4>
    8038:	ldr	r1, [pc, #-3572]	; 724c <__read_chk@plt+0xdc8>
    803c:	mov	r0, r7
    8040:	add	r1, pc, r1
    8044:	bl	61d8 <strcmp@plt>
    8048:	cmp	r0, #0
    804c:	moveq	r3, #6
    8050:	streq	r3, [r6]
    8054:	beq	6848 <__read_chk@plt+0x3c4>
    8058:	ldr	r1, [pc, #-3600]	; 7250 <__read_chk@plt+0xdcc>
    805c:	mov	r0, r7
    8060:	add	r1, pc, r1
    8064:	bl	61d8 <strcmp@plt>
    8068:	cmp	r0, #0
    806c:	moveq	r3, #7
    8070:	streq	r3, [r6]
    8074:	beq	6848 <__read_chk@plt+0x3c4>
    8078:	ldr	r1, [pc, #-3628]	; 7254 <__read_chk@plt+0xdd0>
    807c:	mov	r0, r7
    8080:	add	r1, pc, r1
    8084:	bl	61d8 <strcmp@plt>
    8088:	cmp	r0, #0
    808c:	bne	a854 <__read_chk@plt+0x43d0>
    8090:	mov	r3, #8
    8094:	str	r3, [r6]
    8098:	b	6848 <__read_chk@plt+0x3c4>
    809c:	ldr	r1, [pc, #-3660]	; 7258 <__read_chk@plt+0xdd4>
    80a0:	mov	r3, #1
    80a4:	ldr	r2, [pc, #-3664]	; 725c <__read_chk@plt+0xdd8>
    80a8:	add	r1, pc, r1
    80ac:	add	r2, pc, r2
    80b0:	str	r3, [r1, #36]	; 0x24
    80b4:	str	r3, [r2, #4036]	; 0xfc4
    80b8:	b	6848 <__read_chk@plt+0x3c4>
    80bc:	ldr	r3, [pc, #-3684]	; 7260 <__read_chk@plt+0xddc>
    80c0:	add	r3, pc, r3
    80c4:	ldr	r2, [r3, #3996]	; 0xf9c
    80c8:	cmp	r2, #1
    80cc:	moveq	r2, #3
    80d0:	movne	r2, #1
    80d4:	str	r2, [r3, #3996]	; 0xf9c
    80d8:	b	6848 <__read_chk@plt+0x3c4>
    80dc:	ldr	r1, [pc, #-3692]	; 7278 <__read_chk@plt+0xdf4>
    80e0:	add	r7, sp, #168	; 0xa8
    80e4:	mov	r2, #0
    80e8:	mov	r0, r7
    80ec:	mov	r3, r2
    80f0:	ldr	r6, [fp, r1]
    80f4:	ldr	r1, [r6]
    80f8:	bl	d618 <__read_chk@plt+0x7194>
    80fc:	cmp	r0, #0
    8100:	beq	a660 <__read_chk@plt+0x41dc>
    8104:	ldr	r0, [pc, #-3752]	; 7264 <__read_chk@plt+0xde0>
    8108:	mov	r1, r7
    810c:	add	r0, pc, r0
    8110:	bl	c5d0 <__read_chk@plt+0x614c>
    8114:	b	6848 <__read_chk@plt+0x3c4>
    8118:	ldr	r3, [pc, #-3768]	; 7268 <__read_chk@plt+0xde4>
    811c:	mov	r2, #1
    8120:	add	r3, pc, r3
    8124:	str	r2, [r3, #60]	; 0x3c
    8128:	str	r2, [r3, #68]	; 0x44
    812c:	b	6848 <__read_chk@plt+0x3c4>
    8130:	ldr	r6, [pc, #-3788]	; 726c <__read_chk@plt+0xde8>
    8134:	movw	r3, #4504	; 0x1198
    8138:	add	r6, pc, r6
    813c:	ldr	r3, [r6, r3]
    8140:	cmp	r3, #0
    8144:	bne	a678 <__read_chk@plt+0x41f4>
    8148:	ldr	r3, [r6, #192]	; 0xc0
    814c:	cmp	r3, #0
    8150:	bne	a860 <__read_chk@plt+0x43dc>
    8154:	ldr	r3, [pc, #-3812]	; 7278 <__read_chk@plt+0xdf4>
    8158:	mov	r1, r6
    815c:	mov	r2, #1
    8160:	ldr	r3, [fp, r3]
    8164:	ldr	r0, [r3]
    8168:	bl	dbc0 <__read_chk@plt+0x773c>
    816c:	cmn	r0, #1
    8170:	beq	a86c <__read_chk@plt+0x43e8>
    8174:	ldr	r0, [pc, #-3852]	; 7270 <__read_chk@plt+0xdec>
    8178:	add	r0, pc, r0
    817c:	bl	49400 <__read_chk@plt+0x42f7c>
    8180:	str	r0, [r6, #192]	; 0xc0
    8184:	b	6848 <__read_chk@plt+0x3c4>
    8188:	ldr	r6, [pc, #-3868]	; 7274 <__read_chk@plt+0xdf0>
    818c:	add	r6, pc, r6
    8190:	ldr	r0, [r6, #476]	; 0x1dc
    8194:	bl	55a8 <free@plt>
    8198:	ldr	r3, [pc, #-3880]	; 7278 <__read_chk@plt+0xdf4>
    819c:	ldr	r3, [fp, r3]
    81a0:	ldr	r0, [r3]
    81a4:	bl	49400 <__read_chk@plt+0x42f7c>
    81a8:	str	r0, [r6, #476]	; 0x1dc
    81ac:	b	6848 <__read_chk@plt+0x3c4>
    81b0:	ldr	r3, [pc, #-3900]	; 727c <__read_chk@plt+0xdf8>
    81b4:	mov	r1, #1
    81b8:	ldr	r0, [pc, #-3904]	; 7280 <__read_chk@plt+0xdfc>
    81bc:	mov	r2, #40	; 0x28
    81c0:	ldr	r3, [fp, r3]
    81c4:	add	r0, pc, r0
    81c8:	ldr	r3, [r3]
    81cc:	bl	5fec <fwrite@plt>
    81d0:	bl	acc8 <__read_chk@plt+0x4844>
    81d4:	ldr	r3, [pc, #-3928]	; 7284 <__read_chk@plt+0xe00>
    81d8:	mov	r2, #5
    81dc:	mov	r1, #1
    81e0:	str	r1, [r6, #20]
    81e4:	add	r3, pc, r3
    81e8:	str	r2, [r3, #136]	; 0x88
    81ec:	b	6848 <__read_chk@plt+0x3c4>
    81f0:	ldr	r7, [pc, #-3952]	; 7288 <__read_chk@plt+0xe04>
    81f4:	add	r7, pc, r7
    81f8:	ldr	r0, [r7, #164]	; 0xa4
    81fc:	bl	55a8 <free@plt>
    8200:	ldr	r0, [r6]
    8204:	bl	49400 <__read_chk@plt+0x42f7c>
    8208:	mvn	r3, #1
    820c:	str	r3, [r7, #160]	; 0xa0
    8210:	str	r0, [r7, #164]	; 0xa4
    8214:	b	6848 <__read_chk@plt+0x3c4>
    8218:	bl	5e48 <FIPS_mode@plt>
    821c:	cmp	r0, #0
    8220:	bne	a748 <__read_chk@plt+0x42c4>
    8224:	ldr	r0, [pc, #-4000]	; 728c <__read_chk@plt+0xe08>
    8228:	add	r0, pc, r0
    822c:	bl	40110 <__read_chk@plt+0x39c8c>
    8230:	b	6678 <__read_chk@plt+0x1f4>
    8234:	mov	r0, #10
    8238:	mov	r1, #1
    823c:	bl	3c378 <__read_chk@plt+0x35ef4>
    8240:	mov	r4, r0
    8244:	cmp	r4, #0
    8248:	beq	9c60 <__read_chk@plt+0x37dc>
    824c:	mov	r0, r4
    8250:	bl	57e8 <puts@plt>
    8254:	mov	r0, r4
    8258:	bl	55a8 <free@plt>
    825c:	mov	r0, #0
    8260:	bl	5728 <exit@plt>
    8264:	ble	6aa4 <__read_chk@plt+0x620>
    8268:	ldr	r6, [pc, #-4064]	; 7290 <__read_chk@plt+0xe0c>
    826c:	sub	r5, r5, #4
    8270:	ldr	r7, [pc, #-4068]	; 7294 <__read_chk@plt+0xe10>
    8274:	mov	r9, #0
    8278:	add	r6, pc, r6
    827c:	add	r7, pc, r7
    8280:	b	829c <__read_chk@plt+0x1e18>
    8284:	cmp	r9, #0
    8288:	beq	829c <__read_chk@plt+0x1e18>
    828c:	mov	r0, r6
    8290:	mov	r1, r7
    8294:	mov	r2, #1
    8298:	bl	324d8 <__read_chk@plt+0x2c054>
    829c:	ldr	sl, [r5, #4]!
    82a0:	mov	r0, sl
    82a4:	bl	6088 <strlen@plt>
    82a8:	mov	r1, sl
    82ac:	mov	r2, r0
    82b0:	mov	r0, r6
    82b4:	bl	324d8 <__read_chk@plt+0x2c054>
    82b8:	mov	r0, r9
    82bc:	mov	r1, #1
    82c0:	bl	7cfd8 <__read_chk@plt+0x76b54>
    82c4:	cmp	r0, r4
    82c8:	mov	r9, r0
    82cc:	bne	8284 <__read_chk@plt+0x1e00>
    82d0:	b	6aa4 <__read_chk@plt+0x620>
    82d4:	ldrb	r3, [r4, #1]
    82d8:	cmp	r3, #97	; 0x61
    82dc:	beq	9d30 <__read_chk@plt+0x38ac>
    82e0:	ldr	r1, [pc, #4048]	; 92b8 <__read_chk@plt+0x2e34>
    82e4:	mov	r0, r4
    82e8:	add	r1, pc, r1
    82ec:	bl	61d8 <strcmp@plt>
    82f0:	subs	r1, r0, #0
    82f4:	beq	9e20 <__read_chk@plt+0x399c>
    82f8:	ldr	r1, [pc, #4028]	; 92bc <__read_chk@plt+0x2e38>
    82fc:	mov	r0, r4
    8300:	add	r1, pc, r1
    8304:	bl	61d8 <strcmp@plt>
    8308:	cmp	r0, #0
    830c:	beq	a374 <__read_chk@plt+0x3ef0>
    8310:	ldr	r1, [pc, #4008]	; 92c0 <__read_chk@plt+0x2e3c>
    8314:	mov	r0, r4
    8318:	add	r1, pc, r1
    831c:	bl	61d8 <strcmp@plt>
    8320:	cmp	r0, #0
    8324:	bne	9c60 <__read_chk@plt+0x37dc>
    8328:	ldr	r0, [pc, #3988]	; 92c4 <__read_chk@plt+0x2e40>
    832c:	add	r0, pc, r0
    8330:	bl	49400 <__read_chk@plt+0x42f7c>
    8334:	mov	r4, r0
    8338:	b	8244 <__read_chk@plt+0x1dc0>
    833c:	bl	b6d8 <__read_chk@plt+0x5254>
    8340:	ldr	r3, [pc, #3968]	; 92c8 <__read_chk@plt+0x2e44>
    8344:	add	r3, pc, r3
    8348:	ldr	r0, [r3, #4]
    834c:	cmp	r0, #0
    8350:	mvneq	r1, #1
    8354:	ldrne	r3, [pc, #3952]	; 92cc <__read_chk@plt+0x2e48>
    8358:	addne	r3, pc, r3
    835c:	ldrne	r1, [r3, #200]	; 0xc8
    8360:	mov	r2, r5
    8364:	bl	1578c <__read_chk@plt+0xf308>
    8368:	mov	r4, r0
    836c:	bl	470c0 <__read_chk@plt+0x40c3c>
    8370:	ldr	r3, [pc, #3928]	; 92d0 <__read_chk@plt+0x2e4c>
    8374:	add	r3, pc, r3
    8378:	ldr	r0, [r3, #3992]	; 0xf98
    837c:	cmp	r0, #0
    8380:	beq	839c <__read_chk@plt+0x1f18>
    8384:	ldr	r2, [pc, #3912]	; 92d4 <__read_chk@plt+0x2e50>
    8388:	ldr	r2, [fp, r2]
    838c:	ldr	r2, [r2]
    8390:	cmn	r2, #1
    8394:	beq	839c <__read_chk@plt+0x1f18>
    8398:	bl	5b3c <unlink@plt>
    839c:	bl	17cc8 <__read_chk@plt+0x11844>
    83a0:	ldr	r8, [sp, #112]	; 0x70
    83a4:	add	r6, sp, #8192	; 0x2000
    83a8:	mov	r0, r4
    83ac:	ldr	r2, [r6, #2084]	; 0x824
    83b0:	ldr	r3, [r8]
    83b4:	cmp	r2, r3
    83b8:	bne	a8bc <__read_chk@plt+0x4438>
    83bc:	add	sp, sp, #10240	; 0x2800
    83c0:	add	sp, sp, #44	; 0x2c
    83c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    83c8:	ldr	r3, [pc, #3848]	; 92d8 <__read_chk@plt+0x2e54>
    83cc:	add	r3, pc, r3
    83d0:	ldr	r0, [r3, #3992]	; 0xf98
    83d4:	cmp	r0, #0
    83d8:	bne	7644 <__read_chk@plt+0x11c0>
    83dc:	cmp	sl, #0
    83e0:	beq	998c <__read_chk@plt+0x3508>
    83e4:	ldr	r4, [pc, #3824]	; 92dc <__read_chk@plt+0x2e58>
    83e8:	mov	r1, #1000	; 0x3e8
    83ec:	add	r6, sp, #10240	; 0x2800
    83f0:	movw	r5, #55412	; 0xd874
    83f4:	add	r4, pc, r4
    83f8:	movt	r5, #65535	; 0xffff
    83fc:	add	r6, r6, #40	; 0x28
    8400:	ldr	r0, [r4, #152]	; 0x98
    8404:	bl	7d108 <__read_chk@plt+0x76c84>
    8408:	str	r0, [r6, r5]
    840c:	bl	5e48 <FIPS_mode@plt>
    8410:	cmp	r0, #0
    8414:	beq	842c <__read_chk@plt+0x1fa8>
    8418:	ldr	r3, [r4, #180]	; 0xb4
    841c:	and	r3, r3, #4
    8420:	str	r3, [r4, #180]	; 0xb4
    8424:	cmp	r3, #0
    8428:	beq	a6d0 <__read_chk@plt+0x424c>
    842c:	ldr	r2, [pc, #3756]	; 92e0 <__read_chk@plt+0x2e5c>
    8430:	add	r3, sp, #156	; 0x9c
    8434:	str	r3, [sp, #8]
    8438:	mov	r1, sl
    843c:	add	r2, pc, r2
    8440:	ldr	r0, [pc, #3740]	; 92e4 <__read_chk@plt+0x2e60>
    8444:	add	r8, sp, #168	; 0xa8
    8448:	str	r8, [sp, #140]	; 0x8c
    844c:	ldrh	r3, [r2, #140]	; 0x8c
    8450:	add	r0, pc, r0
    8454:	ldr	lr, [r2, #144]	; 0x90
    8458:	ldr	ip, [r2, #148]	; 0x94
    845c:	ldr	r4, [r2, #124]	; 0x7c
    8460:	ldr	r2, [r2, #36]	; 0x24
    8464:	str	lr, [sp]
    8468:	str	ip, [sp, #4]
    846c:	str	r2, [sp, #16]
    8470:	ldr	r2, [pc, #3696]	; 92e8 <__read_chk@plt+0x2e64>
    8474:	str	r4, [sp, #12]
    8478:	add	r2, pc, r2
    847c:	ldr	r0, [r0]
    8480:	bl	17ce8 <__read_chk@plt+0x11864>
    8484:	cmp	r0, #0
    8488:	bne	a5bc <__read_chk@plt+0x4138>
    848c:	cmp	sl, #0
    8490:	beq	849c <__read_chk@plt+0x2018>
    8494:	mov	r0, sl
    8498:	bl	5584 <freeaddrinfo@plt>
    849c:	ldr	r2, [pc, #3656]	; 92ec <__read_chk@plt+0x2e68>
    84a0:	add	r6, sp, #10240	; 0x2800
    84a4:	ldr	r3, [pc, #3652]	; 92f0 <__read_chk@plt+0x2e6c>
    84a8:	add	r6, r6, #40	; 0x28
    84ac:	ldr	r2, [fp, r2]
    84b0:	add	r3, pc, r3
    84b4:	ldr	r1, [r3, #2956]	; 0xb8c
    84b8:	str	r2, [sp, #96]	; 0x60
    84bc:	ldr	ip, [sp, #96]	; 0x60
    84c0:	ldr	r2, [r3, #2960]	; 0xb90
    84c4:	ldr	r0, [ip]
    84c8:	bl	4213c <__read_chk@plt+0x3bcb8>
    84cc:	movw	r3, #55412	; 0xd874
    84d0:	ldr	r4, [sp, #96]	; 0x60
    84d4:	movt	r3, #65535	; 0xffff
    84d8:	ldr	r1, [r6, r3]
    84dc:	ldr	r4, [r4]
    84e0:	cmp	r1, #0
    84e4:	str	r4, [sp, #144]	; 0x90
    84e8:	ble	84f8 <__read_chk@plt+0x2074>
    84ec:	ldr	r0, [pc, #3584]	; 92f4 <__read_chk@plt+0x2e70>
    84f0:	add	r0, pc, r0
    84f4:	bl	402b0 <__read_chk@plt+0x39e2c>
    84f8:	ldr	r1, [pc, #3576]	; 92f8 <__read_chk@plt+0x2e74>
    84fc:	mov	r2, #0
    8500:	ldr	r3, [pc, #3572]	; 92fc <__read_chk@plt+0x2e78>
    8504:	add	r1, pc, r1
    8508:	add	r3, pc, r3
    850c:	ldr	r0, [r1, #40]	; 0x28
    8510:	str	r2, [r3, #4]
    8514:	cmp	r0, r2
    8518:	str	r2, [r3]
    851c:	str	r2, [r3, #8]
    8520:	bne	8530 <__read_chk@plt+0x20ac>
    8524:	ldr	r3, [r1, #52]	; 0x34
    8528:	cmp	r3, r2
    852c:	beq	8734 <__read_chk@plt+0x22b0>
    8530:	ldr	r5, [pc, #3528]	; 9300 <__read_chk@plt+0x2e7c>
    8534:	mov	r3, #9
    8538:	mov	r0, r3
    853c:	mov	r1, #36	; 0x24
    8540:	add	r5, pc, r5
    8544:	str	r3, [r5, #4]
    8548:	bl	4935c <__read_chk@plt+0x42ed8>
    854c:	ldr	r3, [r5, #4]
    8550:	cmp	r3, #0
    8554:	movgt	r3, #0
    8558:	movgt	r4, r3
    855c:	str	r0, [r5]
    8560:	ble	8588 <__read_chk@plt+0x2104>
    8564:	ldr	r2, [r5]
    8568:	mov	r0, r3
    856c:	mov	r1, #1
    8570:	str	r4, [r2, r3, lsl #2]
    8574:	bl	7cfd8 <__read_chk@plt+0x76b54>
    8578:	ldr	r2, [r5, #4]
    857c:	cmp	r2, r0
    8580:	mov	r3, r0
    8584:	bgt	8564 <__read_chk@plt+0x20e0>
    8588:	ldr	r3, [pc, #3444]	; 9304 <__read_chk@plt+0x2e80>
    858c:	ldr	r8, [sp, #68]	; 0x44
    8590:	add	r3, pc, r3
    8594:	ldr	r0, [r3]
    8598:	ldr	r7, [r8]
    859c:	bl	53f8 <seteuid@plt>
    85a0:	subs	r4, r0, #0
    85a4:	bne	a6b4 <__read_chk@plt+0x4230>
    85a8:	ldr	r6, [pc, #3416]	; 9308 <__read_chk@plt+0x2e84>
    85ac:	mov	r3, r4
    85b0:	ldr	r8, [sp, #68]	; 0x44
    85b4:	ldr	r5, [pc, #3408]	; 930c <__read_chk@plt+0x2e88>
    85b8:	add	r6, pc, r6
    85bc:	ldr	r1, [pc, #3404]	; 9310 <__read_chk@plt+0x2e8c>
    85c0:	add	r5, pc, r5
    85c4:	str	r7, [r8]
    85c8:	mov	r2, r6
    85cc:	str	r4, [sp]
    85d0:	add	r1, pc, r1
    85d4:	ldr	r7, [r5]
    85d8:	bl	4b118 <__read_chk@plt+0x44c94>
    85dc:	ldr	r9, [pc, #3376]	; 9314 <__read_chk@plt+0x2e90>
    85e0:	ldr	ip, [pc, #3376]	; 9318 <__read_chk@plt+0x2e94>
    85e4:	mov	r2, r6
    85e8:	add	r9, pc, r9
    85ec:	ldr	r8, [pc, #3368]	; 931c <__read_chk@plt+0x2e98>
    85f0:	mov	r3, r4
    85f4:	add	ip, pc, ip
    85f8:	mov	r1, r9
    85fc:	str	ip, [sp, #72]	; 0x48
    8600:	add	r8, pc, r8
    8604:	str	r8, [sp, #76]	; 0x4c
    8608:	ldr	sl, [pc, #3344]	; 9320 <__read_chk@plt+0x2e9c>
    860c:	add	sl, pc, sl
    8610:	str	r0, [r7]
    8614:	mov	r0, #3
    8618:	ldr	r7, [r5]
    861c:	bl	4b034 <__read_chk@plt+0x44bb0>
    8620:	mov	r2, r6
    8624:	mov	r3, r4
    8628:	mov	r1, sl
    862c:	ldr	r8, [r5]
    8630:	str	r0, [r7, #4]
    8634:	mov	r0, #4
    8638:	bl	4b034 <__read_chk@plt+0x44bb0>
    863c:	mov	r2, r6
    8640:	mov	r3, r4
    8644:	ldr	r1, [sp, #72]	; 0x48
    8648:	ldr	r7, [r5]
    864c:	str	r0, [r8, #8]
    8650:	mov	r0, #1
    8654:	bl	4b034 <__read_chk@plt+0x44bb0>
    8658:	mov	r2, r6
    865c:	mov	r3, r4
    8660:	ldr	r1, [sp, #76]	; 0x4c
    8664:	ldr	r8, [r5]
    8668:	str	r0, [r7, #12]
    866c:	mov	r0, #2
    8670:	bl	4b034 <__read_chk@plt+0x44bb0>
    8674:	ldr	r7, [r5]
    8678:	mov	r2, r6
    867c:	mov	r3, r4
    8680:	mov	r1, r9
    8684:	str	r0, [r8, #16]
    8688:	mov	r0, #3
    868c:	str	r4, [sp]
    8690:	bl	4b118 <__read_chk@plt+0x44c94>
    8694:	mov	r2, r6
    8698:	mov	r3, r4
    869c:	ldr	r8, [r5]
    86a0:	mov	r1, sl
    86a4:	str	r0, [r7, #20]
    86a8:	mov	r0, #4
    86ac:	str	r4, [sp]
    86b0:	bl	4b118 <__read_chk@plt+0x44c94>
    86b4:	mov	r2, r6
    86b8:	mov	r3, r4
    86bc:	ldr	r7, [r5]
    86c0:	ldr	r1, [sp, #72]	; 0x48
    86c4:	str	r0, [r8, #24]
    86c8:	mov	r0, #1
    86cc:	str	r4, [sp]
    86d0:	bl	4b118 <__read_chk@plt+0x44c94>
    86d4:	mov	r2, r6
    86d8:	mov	r3, r4
    86dc:	ldr	r6, [r5]
    86e0:	ldr	r1, [sp, #76]	; 0x4c
    86e4:	str	r0, [r7, #28]
    86e8:	mov	r0, #2
    86ec:	str	r4, [sp]
    86f0:	bl	4b118 <__read_chk@plt+0x44c94>
    86f4:	ldr	r3, [pc, #3112]	; 9324 <__read_chk@plt+0x2ea0>
    86f8:	ldr	ip, [sp, #68]	; 0x44
    86fc:	add	r3, pc, r3
    8700:	str	r0, [r6, #32]
    8704:	ldr	r0, [r3]
    8708:	ldr	r4, [ip]
    870c:	bl	53f8 <seteuid@plt>
    8710:	cmp	r0, #0
    8714:	bne	a838 <__read_chk@plt+0x43b4>
    8718:	ldr	r3, [pc, #3080]	; 9328 <__read_chk@plt+0x2ea4>
    871c:	ldr	r6, [sp, #68]	; 0x44
    8720:	add	r3, pc, r3
    8724:	str	r4, [r6]
    8728:	ldr	r6, [r3, #52]	; 0x34
    872c:	cmp	r6, #1
    8730:	beq	9ec8 <__read_chk@plt+0x3a44>
    8734:	ldr	r3, [pc, #3056]	; 932c <__read_chk@plt+0x2ea8>
    8738:	ldr	r0, [pc, r3]
    873c:	cmp	r0, #0
    8740:	beq	99e4 <__read_chk@plt+0x3560>
    8744:	ldr	r3, [pc, #3044]	; 9330 <__read_chk@plt+0x2eac>
    8748:	add	r3, pc, r3
    874c:	ldr	r3, [r3]
    8750:	cmp	r3, #0
    8754:	beq	9fcc <__read_chk@plt+0x3b48>
    8758:	add	r6, sp, #340	; 0x154
    875c:	mov	r1, #0
    8760:	mov	r2, #400	; 0x190
    8764:	add	ip, sp, #1136	; 0x470
    8768:	mov	r0, r6
    876c:	add	ip, ip, #4
    8770:	str	r6, [sp, #136]	; 0x88
    8774:	add	r8, sp, #740	; 0x2e4
    8778:	str	ip, [sp, #132]	; 0x84
    877c:	add	r4, sp, #1536	; 0x600
    8780:	str	r8, [sp, #124]	; 0x7c
    8784:	bl	5944 <memset@plt>
    8788:	mov	r1, #0
    878c:	mov	r2, #400	; 0x190
    8790:	add	r0, sp, #740	; 0x2e4
    8794:	add	r4, r4, #4
    8798:	str	r4, [sp, #128]	; 0x80
    879c:	bl	5944 <memset@plt>
    87a0:	ldr	r4, [pc, #2956]	; 9334 <__read_chk@plt+0x2eb0>
    87a4:	add	r0, sp, #1136	; 0x470
    87a8:	mov	r1, #0
    87ac:	mov	r2, #400	; 0x190
    87b0:	add	r0, r0, #4
    87b4:	add	r4, pc, r4
    87b8:	bl	5944 <memset@plt>
    87bc:	add	r0, sp, #1536	; 0x600
    87c0:	add	r0, r0, #4
    87c4:	mov	r1, #0
    87c8:	mov	r2, #400	; 0x190
    87cc:	bl	5944 <memset@plt>
    87d0:	ldr	r3, [r4, #476]	; 0x1dc
    87d4:	cmp	r3, #0
    87d8:	beq	87e8 <__read_chk@plt+0x2364>
    87dc:	ldr	r3, [r4, #484]	; 0x1e4
    87e0:	cmp	r3, #99	; 0x63
    87e4:	ble	9a1c <__read_chk@plt+0x3598>
    87e8:	mov	r6, #0
    87ec:	str	r6, [sp, #108]	; 0x6c
    87f0:	ldr	r3, [pc, #2880]	; 9338 <__read_chk@plt+0x2eb4>
    87f4:	ldr	r0, [pc, r3]
    87f8:	bl	5830 <getpwuid@plt>
    87fc:	subs	r4, r0, #0
    8800:	beq	a82c <__read_chk@plt+0x43a8>
    8804:	ldr	r0, [r4]
    8808:	add	r6, sp, #5120	; 0x1400
    880c:	add	r6, r6, #32
    8810:	str	r6, [sp, #80]	; 0x50
    8814:	bl	49400 <__read_chk@plt+0x42f7c>
    8818:	str	r0, [sp, #72]	; 0x48
    881c:	ldr	r0, [r4, #20]
    8820:	bl	49400 <__read_chk@plt+0x42f7c>
    8824:	movw	r1, #1025	; 0x401
    8828:	str	r0, [sp, #76]	; 0x4c
    882c:	ldr	r0, [sp, #80]	; 0x50
    8830:	bl	5ed8 <gethostname@plt>
    8834:	cmn	r0, #1
    8838:	beq	a804 <__read_chk@plt+0x4380>
    883c:	ldr	r4, [pc, #2808]	; 933c <__read_chk@plt+0x2eb8>
    8840:	add	r4, pc, r4
    8844:	ldr	r3, [r4, #484]	; 0x1e4
    8848:	cmp	r3, #0
    884c:	ble	8a14 <__read_chk@plt+0x2590>
    8850:	ldr	ip, [pc, #2792]	; 9340 <__read_chk@plt+0x2ebc>
    8854:	mov	sl, #0
    8858:	ldr	r6, [pc, #2788]	; 9344 <__read_chk@plt+0x2ec0>
    885c:	add	ip, pc, ip
    8860:	ldr	r8, [pc, #2784]	; 9348 <__read_chk@plt+0x2ec4>
    8864:	add	r6, pc, r6
    8868:	str	ip, [sp, #68]	; 0x44
    886c:	str	r6, [sp, #84]	; 0x54
    8870:	add	r8, pc, r8
    8874:	ldr	ip, [pc, #2768]	; 934c <__read_chk@plt+0x2ec8>
    8878:	ldr	r6, [pc, #2768]	; 9350 <__read_chk@plt+0x2ecc>
    887c:	ldr	r9, [pc, #2768]	; 9354 <__read_chk@plt+0x2ed0>
    8880:	add	ip, pc, ip
    8884:	add	r6, pc, r6
    8888:	str	r8, [sp, #88]	; 0x58
    888c:	str	ip, [sp, #92]	; 0x5c
    8890:	add	r9, pc, r9
    8894:	str	r6, [sp, #116]	; 0x74
    8898:	ldr	r5, [sp, #108]	; 0x6c
    889c:	str	fp, [sp, #148]	; 0x94
    88a0:	b	88dc <__read_chk@plt+0x2458>
    88a4:	mov	r0, r6
    88a8:	bl	55a8 <free@plt>
    88ac:	mov	r3, #0
    88b0:	str	r3, [r4, #488]	; 0x1e8
    88b4:	mov	r0, sl
    88b8:	mov	r1, #1
    88bc:	bl	7cfd8 <__read_chk@plt+0x76b54>
    88c0:	ldr	r3, [pc, #2704]	; 9358 <__read_chk@plt+0x2ed4>
    88c4:	add	r4, r4, #4
    88c8:	add	r3, pc, r3
    88cc:	ldr	r3, [r3, #484]	; 0x1e4
    88d0:	cmp	r0, r3
    88d4:	mov	sl, r0
    88d8:	bge	8a0c <__read_chk@plt+0x2588>
    88dc:	cmp	r5, #99	; 0x63
    88e0:	ldr	r6, [r4, #488]	; 0x1e8
    88e4:	bhi	88a4 <__read_chk@plt+0x2420>
    88e8:	ldr	r1, [pc, #2668]	; 935c <__read_chk@plt+0x2ed8>
    88ec:	mov	r0, r6
    88f0:	add	r1, pc, r1
    88f4:	bl	5548 <strcasecmp@plt>
    88f8:	cmp	r0, #0
    88fc:	beq	88a4 <__read_chk@plt+0x2420>
    8900:	ldr	r8, [sp, #68]	; 0x44
    8904:	mov	r0, r6
    8908:	movw	r7, #55420	; 0xd87c
    890c:	movt	r7, #65535	; 0xffff
    8910:	ldr	r1, [r8]
    8914:	mov	r8, #0
    8918:	bl	4d0e0 <__read_chk@plt+0x46c5c>
    891c:	ldr	ip, [sp, #72]	; 0x48
    8920:	ldr	r3, [pc, #2616]	; 9360 <__read_chk@plt+0x2edc>
    8924:	add	lr, sp, #10240	; 0x2800
    8928:	ldr	r6, [sp, #88]	; 0x58
    892c:	add	lr, lr, #40	; 0x28
    8930:	str	ip, [sp]
    8934:	add	r3, pc, r3
    8938:	ldr	ip, [sp, #80]	; 0x50
    893c:	str	r6, [sp, #4]
    8940:	ldr	r6, [sp, #92]	; 0x5c
    8944:	ldr	r1, [r3]
    8948:	str	ip, [sp, #8]
    894c:	ldr	ip, [sp, #116]	; 0x74
    8950:	str	r6, [sp, #12]
    8954:	str	r1, [sp, #16]
    8958:	str	ip, [sp, #20]
    895c:	ldr	ip, [r9, #196]	; 0xc4
    8960:	ldr	r1, [pc, #2556]	; 9364 <__read_chk@plt+0x2ee0>
    8964:	ldr	r2, [sp, #76]	; 0x4c
    8968:	ldr	r3, [sp, #84]	; 0x54
    896c:	add	r1, pc, r1
    8970:	str	ip, [sp, #24]
    8974:	str	r8, [sp, #28]
    8978:	str	r0, [lr, r7]
    897c:	bl	4d288 <__read_chk@plt+0x46e04>
    8980:	add	r1, sp, #10240	; 0x2800
    8984:	add	r1, r1, #40	; 0x28
    8988:	mov	r6, r0
    898c:	ldr	r0, [r1, r7]
    8990:	bl	55a8 <free@plt>
    8994:	mov	r1, r8
    8998:	mov	r0, r6
    899c:	ldr	r8, [pc, #2500]	; 9368 <__read_chk@plt+0x2ee4>
    89a0:	bl	4ae74 <__read_chk@plt+0x449f0>
    89a4:	mov	r1, r6
    89a8:	add	r8, pc, r8
    89ac:	add	r7, r5, #1
    89b0:	subs	fp, r0, #0
    89b4:	mov	r0, r8
    89b8:	ldrne	r2, [fp]
    89bc:	mvneq	r2, #0
    89c0:	bl	401e0 <__read_chk@plt+0x39d5c>
    89c4:	ldr	r0, [r4, #488]	; 0x1e8
    89c8:	bl	55a8 <free@plt>
    89cc:	add	r3, sp, #10240	; 0x2800
    89d0:	add	r3, r3, #40	; 0x28
    89d4:	cmp	r7, #100	; 0x64
    89d8:	add	r2, r3, r5, lsl #2
    89dc:	sub	r1, r2, #9920	; 0x26c0
    89e0:	sub	r2, r2, #9536	; 0x2540
    89e4:	str	r6, [r1, #-20]	; 0xffffffec
    89e8:	str	fp, [r2, #-4]
    89ec:	beq	8a04 <__read_chk@plt+0x2580>
    89f0:	ldr	r3, [pc, #2420]	; 936c <__read_chk@plt+0x2ee8>
    89f4:	add	r3, pc, r3
    89f8:	ldr	r3, [r3, #1688]	; 0x698
    89fc:	cmp	r3, #0
    8a00:	beq	98c8 <__read_chk@plt+0x3444>
    8a04:	mov	r5, r7
    8a08:	b	88b4 <__read_chk@plt+0x2430>
    8a0c:	ldr	fp, [sp, #148]	; 0x94
    8a10:	str	r5, [sp, #108]	; 0x6c
    8a14:	ldr	r5, [pc, #2388]	; 9370 <__read_chk@plt+0x2eec>
    8a18:	add	r5, pc, r5
    8a1c:	ldr	r3, [r5, #1688]	; 0x698
    8a20:	cmp	r3, #100	; 0x64
    8a24:	bgt	a7ec <__read_chk@plt+0x4368>
    8a28:	cmp	r3, #0
    8a2c:	movle	r9, #0
    8a30:	ble	8c0c <__read_chk@plt+0x2788>
    8a34:	ldr	ip, [pc, #2360]	; 9374 <__read_chk@plt+0x2ef0>
    8a38:	add	r5, r5, #1680	; 0x690
    8a3c:	ldr	r3, [pc, #2356]	; 9378 <__read_chk@plt+0x2ef4>
    8a40:	mov	r9, #0
    8a44:	add	ip, pc, ip
    8a48:	str	ip, [sp, #88]	; 0x58
    8a4c:	ldr	ip, [pc, #2344]	; 937c <__read_chk@plt+0x2ef8>
    8a50:	add	r3, pc, r3
    8a54:	ldr	r8, [pc, #2340]	; 9380 <__read_chk@plt+0x2efc>
    8a58:	add	r3, r3, #136	; 0x88
    8a5c:	add	ip, pc, ip
    8a60:	ldr	sl, [pc, #2332]	; 9384 <__read_chk@plt+0x2f00>
    8a64:	add	r8, pc, r8
    8a68:	str	fp, [sp, #116]	; 0x74
    8a6c:	str	r8, [sp, #84]	; 0x54
    8a70:	add	r5, r5, #12
    8a74:	str	r3, [sp, #92]	; 0x5c
    8a78:	add	sl, pc, sl
    8a7c:	mov	r8, r9
    8a80:	mov	fp, ip
    8a84:	b	8acc <__read_chk@plt+0x2648>
    8a88:	add	r0, sp, #10240	; 0x2800
    8a8c:	add	r0, r0, #40	; 0x28
    8a90:	add	r3, r0, r9, lsl #2
    8a94:	add	r9, r9, #1
    8a98:	sub	r2, r3, #9088	; 0x2380
    8a9c:	sub	r3, r3, #8704	; 0x2200
    8aa0:	str	r4, [r2, #-52]	; 0xffffffcc
    8aa4:	str	r6, [r3, #-36]	; 0xffffffdc
    8aa8:	mov	r0, r8
    8aac:	mov	r1, #1
    8ab0:	bl	7cfd8 <__read_chk@plt+0x76b54>
    8ab4:	ldr	r3, [pc, #2252]	; 9388 <__read_chk@plt+0x2f04>
    8ab8:	add	r3, pc, r3
    8abc:	ldr	r3, [r3, #1688]	; 0x698
    8ac0:	cmp	r0, r3
    8ac4:	mov	r8, r0
    8ac8:	bge	8c08 <__read_chk@plt+0x2784>
    8acc:	ldr	r4, [sp, #84]	; 0x54
    8ad0:	movw	r6, #55420	; 0xd87c
    8ad4:	ldr	r0, [r5], #4
    8ad8:	movt	r6, #65535	; 0xffff
    8adc:	mov	r7, #0
    8ae0:	ldr	r1, [r4]
    8ae4:	bl	4d0e0 <__read_chk@plt+0x46c5c>
    8ae8:	ldr	ip, [pc, #2204]	; 938c <__read_chk@plt+0x2f08>
    8aec:	ldr	r2, [pc, #2204]	; 9390 <__read_chk@plt+0x2f0c>
    8af0:	add	ip, pc, ip
    8af4:	ldr	r4, [sp, #72]	; 0x48
    8af8:	add	r2, pc, r2
    8afc:	ldr	r3, [pc, #2192]	; 9394 <__read_chk@plt+0x2f10>
    8b00:	ldr	lr, [ip, #196]	; 0xc4
    8b04:	ldr	ip, [pc, #2188]	; 9398 <__read_chk@plt+0x2f14>
    8b08:	add	r3, pc, r3
    8b0c:	ldr	r2, [r2]
    8b10:	add	ip, pc, ip
    8b14:	stm	sp, {r4, sl}
    8b18:	str	ip, [sp, #20]
    8b1c:	add	ip, sp, #10240	; 0x2800
    8b20:	ldr	r4, [sp, #80]	; 0x50
    8b24:	add	ip, ip, #40	; 0x28
    8b28:	ldr	r1, [sp, #88]	; 0x58
    8b2c:	str	r2, [sp, #16]
    8b30:	str	r4, [sp, #8]
    8b34:	str	lr, [sp, #24]
    8b38:	ldr	r2, [sp, #76]	; 0x4c
    8b3c:	str	r3, [sp, #12]
    8b40:	mov	r3, fp
    8b44:	str	r7, [sp, #28]
    8b48:	str	r0, [ip, r6]
    8b4c:	bl	4d288 <__read_chk@plt+0x46e04>
    8b50:	add	lr, sp, #10240	; 0x2800
    8b54:	add	lr, lr, #40	; 0x28
    8b58:	mov	r4, r0
    8b5c:	ldr	r0, [lr, r6]
    8b60:	bl	55a8 <free@plt>
    8b64:	mov	r0, r4
    8b68:	mov	r1, r7
    8b6c:	bl	4ae74 <__read_chk@plt+0x449f0>
    8b70:	subs	r6, r0, #0
    8b74:	beq	8bdc <__read_chk@plt+0x2758>
    8b78:	ldr	r0, [pc, #2076]	; 939c <__read_chk@plt+0x2f18>
    8b7c:	mov	r1, r4
    8b80:	ldr	r2, [r6]
    8b84:	add	r0, pc, r0
    8b88:	bl	401e0 <__read_chk@plt+0x39d5c>
    8b8c:	ldr	r0, [r5, #-4]
    8b90:	bl	55a8 <free@plt>
    8b94:	str	r7, [r5, #-4]
    8b98:	mov	r0, r6
    8b9c:	bl	27ae8 <__read_chk@plt+0x21664>
    8ba0:	cmp	r0, r7
    8ba4:	bne	8a88 <__read_chk@plt+0x2604>
    8ba8:	mov	r0, r6
    8bac:	bl	2751c <__read_chk@plt+0x21098>
    8bb0:	ldr	r1, [sp, #92]	; 0x5c
    8bb4:	mov	r2, r4
    8bb8:	mov	r3, r0
    8bbc:	ldr	r0, [pc, #2012]	; 93a0 <__read_chk@plt+0x2f1c>
    8bc0:	add	r0, pc, r0
    8bc4:	bl	401e0 <__read_chk@plt+0x39d5c>
    8bc8:	mov	r0, r6
    8bcc:	bl	27e40 <__read_chk@plt+0x219bc>
    8bd0:	mov	r0, r4
    8bd4:	bl	55a8 <free@plt>
    8bd8:	b	8aa8 <__read_chk@plt+0x2624>
    8bdc:	ldr	r0, [pc, #1984]	; 93a4 <__read_chk@plt+0x2f20>
    8be0:	mov	r1, r4
    8be4:	mvn	r2, #0
    8be8:	add	r0, pc, r0
    8bec:	bl	401e0 <__read_chk@plt+0x39d5c>
    8bf0:	ldr	r0, [r5, #-4]
    8bf4:	bl	55a8 <free@plt>
    8bf8:	str	r6, [r5, #-4]
    8bfc:	mov	r0, r4
    8c00:	bl	55a8 <free@plt>
    8c04:	b	8aa8 <__read_chk@plt+0x2624>
    8c08:	ldr	fp, [sp, #116]	; 0x74
    8c0c:	ldr	r4, [pc, #1940]	; 93a8 <__read_chk@plt+0x2f24>
    8c10:	add	r1, sp, #340	; 0x154
    8c14:	ldr	r6, [sp, #108]	; 0x6c
    8c18:	mov	r2, #400	; 0x190
    8c1c:	add	r4, pc, r4
    8c20:	add	r0, r4, #488	; 0x1e8
    8c24:	str	r6, [r4, #484]	; 0x1e4
    8c28:	bl	6010 <memcpy@plt>
    8c2c:	add	r0, r4, #1280	; 0x500
    8c30:	add	r1, sp, #740	; 0x2e4
    8c34:	mov	r2, #400	; 0x190
    8c38:	add	r0, r0, #8
    8c3c:	bl	6010 <memcpy@plt>
    8c40:	add	r0, r4, #1680	; 0x690
    8c44:	add	r1, sp, #1136	; 0x470
    8c48:	mov	r2, #400	; 0x190
    8c4c:	add	r1, r1, #4
    8c50:	add	r0, r0, #12
    8c54:	str	r9, [r4, #1688]	; 0x698
    8c58:	bl	6010 <memcpy@plt>
    8c5c:	add	r0, r4, #2480	; 0x9b0
    8c60:	add	r1, sp, #1536	; 0x600
    8c64:	mov	r2, #400	; 0x190
    8c68:	add	r1, r1, #4
    8c6c:	add	r0, r0, #12
    8c70:	bl	6010 <memcpy@plt>
    8c74:	ldr	r0, [sp, #72]	; 0x48
    8c78:	bl	6088 <strlen@plt>
    8c7c:	mov	r1, r0
    8c80:	ldr	r0, [sp, #72]	; 0x48
    8c84:	bl	7b7fc <__read_chk@plt+0x75378>
    8c88:	ldr	r0, [sp, #72]	; 0x48
    8c8c:	bl	55a8 <free@plt>
    8c90:	ldr	r0, [sp, #76]	; 0x4c
    8c94:	bl	6088 <strlen@plt>
    8c98:	mov	r1, r0
    8c9c:	ldr	r0, [sp, #76]	; 0x4c
    8ca0:	bl	7b7fc <__read_chk@plt+0x75378>
    8ca4:	ldr	r0, [sp, #76]	; 0x4c
    8ca8:	bl	55a8 <free@plt>
    8cac:	ldr	r6, [r4, #2896]	; 0xb50
    8cb0:	cmp	r6, #0
    8cb4:	beq	8cf4 <__read_chk@plt+0x2870>
    8cb8:	ldr	r5, [pc, #1772]	; 93ac <__read_chk@plt+0x2f28>
    8cbc:	mov	r0, r6
    8cc0:	add	r5, pc, r5
    8cc4:	mov	r1, r5
    8cc8:	bl	61d8 <strcmp@plt>
    8ccc:	cmp	r0, #0
    8cd0:	beq	8cf4 <__read_chk@plt+0x2870>
    8cd4:	ldr	r1, [pc, #1748]	; 93b0 <__read_chk@plt+0x2f2c>
    8cd8:	mov	r0, r6
    8cdc:	add	r1, pc, r1
    8ce0:	bl	61d8 <strcmp@plt>
    8ce4:	cmp	r0, #0
    8ce8:	bne	9c7c <__read_chk@plt+0x37f8>
    8cec:	mov	r0, r5
    8cf0:	bl	5bc0 <unsetenv@plt>
    8cf4:	ldr	r4, [pc, #1720]	; 93b4 <__read_chk@plt+0x2f30>
    8cf8:	add	r8, sp, #10240	; 0x2800
    8cfc:	add	r8, r8, #40	; 0x28
    8d00:	ldr	r5, [pc, #1712]	; 93b8 <__read_chk@plt+0x2f34>
    8d04:	add	r4, pc, r4
    8d08:	add	r0, r4, #208	; 0xd0
    8d0c:	add	r5, pc, r5
    8d10:	ldr	r1, [r4, #204]	; 0xcc
    8d14:	bl	abcc <__read_chk@plt+0x4748>
    8d18:	add	r0, r4, #340	; 0x154
    8d1c:	ldr	r1, [r4, #336]	; 0x150
    8d20:	bl	abcc <__read_chk@plt+0x4748>
    8d24:	mov	r1, #1
    8d28:	mov	r0, #13
    8d2c:	bl	74abc <__read_chk@plt+0x6e638>
    8d30:	ldr	r1, [pc, #1668]	; 93bc <__read_chk@plt+0x2f38>
    8d34:	mov	r0, #17
    8d38:	add	r1, pc, r1
    8d3c:	bl	74abc <__read_chk@plt+0x6e638>
    8d40:	ldr	r6, [sp, #104]	; 0x68
    8d44:	movw	r2, #55412	; 0xd874
    8d48:	movt	r2, #65535	; 0xffff
    8d4c:	ldrh	r3, [r4, #140]	; 0x8c
    8d50:	str	r6, [sp]
    8d54:	ldr	r2, [r8, r2]
    8d58:	ldr	r1, [r5]
    8d5c:	ldr	r0, [pc, #1628]	; 93c0 <__read_chk@plt+0x2f3c>
    8d60:	str	r2, [sp, #4]
    8d64:	ldr	r2, [pc, #1624]	; 93c4 <__read_chk@plt+0x2f40>
    8d68:	add	r0, pc, r0
    8d6c:	add	r2, pc, r2
    8d70:	bl	1a2dc <__read_chk@plt+0x13e58>
    8d74:	ldr	ip, [sp, #96]	; 0x60
    8d78:	ldr	r0, [ip]
    8d7c:	bl	421c4 <__read_chk@plt+0x3bd40>
    8d80:	cmp	r0, #0
    8d84:	beq	9204 <__read_chk@plt+0x2d80>
    8d88:	ldr	r0, [sp, #144]	; 0x90
    8d8c:	ldr	r5, [r5]
    8d90:	bl	42418 <__read_chk@plt+0x3bf94>
    8d94:	mov	r4, r0
    8d98:	ldr	r0, [sp, #144]	; 0x90
    8d9c:	bl	42748 <__read_chk@plt+0x3c2c4>
    8da0:	mov	r1, r5
    8da4:	mov	r2, r4
    8da8:	mov	r3, r0
    8dac:	ldr	r0, [pc, #1556]	; 93c8 <__read_chk@plt+0x2f44>
    8db0:	add	r0, pc, r0
    8db4:	bl	40178 <__read_chk@plt+0x39cf4>
    8db8:	ldr	r8, [pc, #1548]	; 93cc <__read_chk@plt+0x2f48>
    8dbc:	add	r8, pc, r8
    8dc0:	ldr	r3, [r8, #4]
    8dc4:	cmp	r3, #0
    8dc8:	beq	8e3c <__read_chk@plt+0x29b8>
    8dcc:	ble	8e30 <__read_chk@plt+0x29ac>
    8dd0:	ldr	r7, [pc, #1528]	; 93d0 <__read_chk@plt+0x2f4c>
    8dd4:	mov	r4, #0
    8dd8:	mov	r5, r8
    8ddc:	mov	r6, r4
    8de0:	add	r7, pc, r7
    8de4:	ldr	r3, [r8]
    8de8:	ldr	r3, [r3, r4, lsl #2]
    8dec:	cmp	r3, #0
    8df0:	beq	8e14 <__read_chk@plt+0x2990>
    8df4:	mov	r0, r7
    8df8:	mov	r1, r4
    8dfc:	bl	402b0 <__read_chk@plt+0x39e2c>
    8e00:	ldr	r3, [r8]
    8e04:	ldr	r0, [r3, r4, lsl #2]
    8e08:	bl	27e40 <__read_chk@plt+0x219bc>
    8e0c:	ldr	r3, [r8]
    8e10:	str	r6, [r3, r4, lsl #2]
    8e14:	mov	r0, r4
    8e18:	mov	r1, #1
    8e1c:	bl	7cfd8 <__read_chk@plt+0x76b54>
    8e20:	ldr	r3, [r5, #4]
    8e24:	cmp	r3, r0
    8e28:	mov	r4, r0
    8e2c:	bgt	8de4 <__read_chk@plt+0x2960>
    8e30:	ldr	r3, [pc, #1436]	; 93d4 <__read_chk@plt+0x2f50>
    8e34:	ldr	r0, [pc, r3]
    8e38:	bl	55a8 <free@plt>
    8e3c:	ldr	r7, [pc, #1428]	; 93d8 <__read_chk@plt+0x2f54>
    8e40:	add	r7, pc, r7
    8e44:	ldr	r3, [r7, #484]	; 0x1e4
    8e48:	cmp	r3, #0
    8e4c:	addgt	r4, r7, #488	; 0x1e8
    8e50:	movgt	r5, #0
    8e54:	movgt	r6, r5
    8e58:	ble	8e98 <__read_chk@plt+0x2a14>
    8e5c:	ldr	r0, [r4]
    8e60:	bl	55a8 <free@plt>
    8e64:	str	r6, [r4], #4
    8e68:	ldr	r0, [r4, #796]	; 0x31c
    8e6c:	cmp	r0, #0
    8e70:	beq	8e7c <__read_chk@plt+0x29f8>
    8e74:	bl	27e40 <__read_chk@plt+0x219bc>
    8e78:	str	r6, [r4, #796]	; 0x31c
    8e7c:	mov	r0, r5
    8e80:	mov	r1, #1
    8e84:	bl	7cfd8 <__read_chk@plt+0x76b54>
    8e88:	ldr	r3, [r7, #484]	; 0x1e4
    8e8c:	cmp	r3, r0
    8e90:	mov	r5, r0
    8e94:	bgt	8e5c <__read_chk@plt+0x29d8>
    8e98:	ldr	r7, [pc, #1340]	; 93dc <__read_chk@plt+0x2f58>
    8e9c:	add	r7, pc, r7
    8ea0:	ldr	r3, [r7, #1688]	; 0x698
    8ea4:	cmp	r3, #0
    8ea8:	addgt	r4, r7, #1680	; 0x690
    8eac:	movgt	r5, #0
    8eb0:	addgt	r4, r4, #12
    8eb4:	movgt	r6, r5
    8eb8:	ble	766c <__read_chk@plt+0x11e8>
    8ebc:	ldr	r0, [r4]
    8ec0:	bl	55a8 <free@plt>
    8ec4:	mov	r0, r5
    8ec8:	str	r6, [r4], #4
    8ecc:	mov	r1, #1
    8ed0:	bl	7cfd8 <__read_chk@plt+0x76b54>
    8ed4:	ldr	r3, [r7, #1688]	; 0x698
    8ed8:	cmp	r3, r0
    8edc:	mov	r5, r0
    8ee0:	bgt	8ebc <__read_chk@plt+0x2a38>
    8ee4:	b	766c <__read_chk@plt+0x11e8>
    8ee8:	ldr	r4, [pc, #1264]	; 93e0 <__read_chk@plt+0x2f5c>
    8eec:	add	r8, sp, #10240	; 0x2800
    8ef0:	add	r8, r8, #40	; 0x28
    8ef4:	movw	r1, #55416	; 0xd878
    8ef8:	add	r4, pc, r4
    8efc:	movw	r2, #55420	; 0xd87c
    8f00:	movt	r1, #65535	; 0xffff
    8f04:	movt	r2, #65535	; 0xffff
    8f08:	ldr	r0, [r4, #116]	; 0x74
    8f0c:	str	r3, [r8, r1]
    8f10:	cmp	r0, #0
    8f14:	str	r3, [r8, r2]
    8f18:	bne	9bec <__read_chk@plt+0x3768>
    8f1c:	ldr	r3, [pc, #1216]	; 93e4 <__read_chk@plt+0x2f60>
    8f20:	add	r3, pc, r3
    8f24:	ldr	r5, [r3, #4]
    8f28:	cmp	r5, #0
    8f2c:	beq	9030 <__read_chk@plt+0x2bac>
    8f30:	ldr	r0, [pc, #1200]	; 93e8 <__read_chk@plt+0x2f64>
    8f34:	add	r0, pc, r0
    8f38:	bl	401e0 <__read_chk@plt+0x39d5c>
    8f3c:	ldr	r8, [sp, #96]	; 0x60
    8f40:	mov	r1, #10
    8f44:	ldr	r0, [r8]
    8f48:	bl	468e8 <__read_chk@plt+0x40464>
    8f4c:	ldr	r0, [pc, #1176]	; 93ec <__read_chk@plt+0x2f68>
    8f50:	add	r0, pc, r0
    8f54:	bl	6388 <getenv@plt>
    8f58:	subs	r1, r0, #0
    8f5c:	beq	a368 <__read_chk@plt+0x3ee4>
    8f60:	ldr	ip, [sp, #96]	; 0x60
    8f64:	add	r6, sp, #200	; 0xc8
    8f68:	add	r4, sp, #232	; 0xe8
    8f6c:	ldr	r0, [ip]
    8f70:	bl	46a00 <__read_chk@plt+0x4057c>
    8f74:	ldr	r8, [sp, #120]	; 0x78
    8f78:	ldr	r0, [r8]
    8f7c:	bl	5d34 <fileno@plt>
    8f80:	mov	r2, r6
    8f84:	movw	r1, #21523	; 0x5413
    8f88:	bl	5bb4 <ioctl@plt>
    8f8c:	add	lr, sp, #10240	; 0x2800
    8f90:	add	lr, lr, #40	; 0x28
    8f94:	ldr	ip, [sp, #96]	; 0x60
    8f98:	cmp	r0, #0
    8f9c:	ldr	r0, [ip]
    8fa0:	movlt	r3, #0
    8fa4:	strlt	r3, [r4, #-32]	; 0xffffffe0
    8fa8:	strlt	r3, [r4, #-28]	; 0xffffffe4
    8fac:	movw	r3, #55456	; 0xd8a0
    8fb0:	movt	r3, #65535	; 0xffff
    8fb4:	ldrh	r3, [lr, r3]
    8fb8:	uxth	r1, r3
    8fbc:	bl	46958 <__read_chk@plt+0x404d4>
    8fc0:	ldr	r4, [sp, #96]	; 0x60
    8fc4:	ldrh	r1, [r6, #2]
    8fc8:	ldr	r0, [r4]
    8fcc:	bl	46958 <__read_chk@plt+0x404d4>
    8fd0:	ldrh	r1, [r6, #4]
    8fd4:	ldr	r0, [r4]
    8fd8:	bl	46958 <__read_chk@plt+0x404d4>
    8fdc:	ldrh	r1, [r6, #6]
    8fe0:	ldr	r0, [r4]
    8fe4:	bl	46958 <__read_chk@plt+0x404d4>
    8fe8:	ldr	r6, [sp, #120]	; 0x78
    8fec:	ldr	r0, [r6]
    8ff0:	bl	5d34 <fileno@plt>
    8ff4:	mov	r1, #0
    8ff8:	bl	47e3c <__read_chk@plt+0x419b8>
    8ffc:	ldr	r0, [r4]
    9000:	bl	46b24 <__read_chk@plt+0x406a0>
    9004:	bl	47128 <__read_chk@plt+0x40ca4>
    9008:	ldr	r0, [r4]
    900c:	bl	466b0 <__read_chk@plt+0x4022c>
    9010:	cmp	r0, #14
    9014:	beq	a0a4 <__read_chk@plt+0x3c20>
    9018:	cmp	r0, #15
    901c:	bne	a89c <__read_chk@plt+0x4418>
    9020:	ldr	r0, [pc, #968]	; 93f0 <__read_chk@plt+0x2f6c>
    9024:	mov	r5, #0
    9028:	add	r0, pc, r0
    902c:	bl	40110 <__read_chk@plt+0x39c8c>
    9030:	ldr	r0, [pc, #956]	; 93f4 <__read_chk@plt+0x2f70>
    9034:	add	r0, pc, r0
    9038:	bl	6388 <getenv@plt>
    903c:	subs	r4, r0, #0
    9040:	beq	a080 <__read_chk@plt+0x3bfc>
    9044:	ldr	r3, [pc, #940]	; 93f8 <__read_chk@plt+0x2f74>
    9048:	add	r3, pc, r3
    904c:	ldr	r2, [r3, #4]
    9050:	cmp	r2, #0
    9054:	beq	9080 <__read_chk@plt+0x2bfc>
    9058:	add	r1, sp, #160	; 0xa0
    905c:	add	r2, sp, #164	; 0xa4
    9060:	mov	r0, r4
    9064:	stm	sp, {r1, r2}
    9068:	ldr	r1, [r3, #20]
    906c:	ldr	r2, [r3, #12]
    9070:	ldr	r3, [r3, #8]
    9074:	bl	14228 <__read_chk@plt+0xdda4>
    9078:	subs	r6, r0, #0
    907c:	beq	a0e0 <__read_chk@plt+0x3c5c>
    9080:	mov	r1, r5
    9084:	ldr	r4, [pc, #880]	; 93fc <__read_chk@plt+0x2f78>
    9088:	ldr	r6, [sp, #96]	; 0x60
    908c:	add	r4, pc, r4
    9090:	ldr	r0, [r6]
    9094:	ldr	r3, [r4, #132]	; 0x84
    9098:	ldr	r2, [r4, #128]	; 0x80
    909c:	bl	43fb4 <__read_chk@plt+0x3db30>
    90a0:	ldr	r3, [r4]
    90a4:	cmp	r3, #0
    90a8:	bne	9b98 <__read_chk@plt+0x3714>
    90ac:	bl	afe8 <__read_chk@plt+0x4b64>
    90b0:	bl	ad08 <__read_chk@plt+0x4884>
    90b4:	ldr	r3, [pc, #836]	; 9400 <__read_chk@plt+0x2f7c>
    90b8:	add	r3, pc, r3
    90bc:	ldr	r0, [r3, #4024]	; 0xfb8
    90c0:	cmp	r0, #0
    90c4:	beq	90d4 <__read_chk@plt+0x2c50>
    90c8:	ldr	r3, [r3, #4028]	; 0xfbc
    90cc:	cmp	r3, #0
    90d0:	bne	9e88 <__read_chk@plt+0x3a04>
    90d4:	ldr	r3, [pc, #808]	; 9404 <__read_chk@plt+0x2f80>
    90d8:	add	r3, pc, r3
    90dc:	ldr	r3, [r3, #24]
    90e0:	cmp	r3, #0
    90e4:	beq	911c <__read_chk@plt+0x2c98>
    90e8:	ldr	r3, [pc, #792]	; 9408 <__read_chk@plt+0x2f84>
    90ec:	add	r3, pc, r3
    90f0:	ldr	r2, [r3, #16]
    90f4:	cmp	r2, #0
    90f8:	beq	9118 <__read_chk@plt+0x2c94>
    90fc:	ldr	r3, [r3, #2908]	; 0xb5c
    9100:	cmp	r3, #0
    9104:	ble	9118 <__read_chk@plt+0x2c94>
    9108:	ldr	r0, [pc, #764]	; 940c <__read_chk@plt+0x2f88>
    910c:	add	r0, pc, r0
    9110:	bl	401e0 <__read_chk@plt+0x39d5c>
    9114:	b	911c <__read_chk@plt+0x2c98>
    9118:	bl	b6d8 <__read_chk@plt+0x5254>
    911c:	ldr	r4, [pc, #748]	; 9410 <__read_chk@plt+0x2f8c>
    9120:	add	r4, pc, r4
    9124:	mov	r0, r4
    9128:	bl	265d8 <__read_chk@plt+0x20154>
    912c:	cmp	r0, #0
    9130:	beq	986c <__read_chk@plt+0x33e8>
    9134:	mov	r0, r4
    9138:	bl	265d8 <__read_chk@plt+0x20154>
    913c:	mov	r6, r0
    9140:	mov	r0, r4
    9144:	bl	26838 <__read_chk@plt+0x203b4>
    9148:	cmp	r6, #900	; 0x384
    914c:	movlt	r1, r6
    9150:	movge	r1, #900	; 0x384
    9154:	mov	r2, r0
    9158:	ldr	r0, [pc, #692]	; 9414 <__read_chk@plt+0x2f90>
    915c:	add	r0, pc, r0
    9160:	bl	401e0 <__read_chk@plt+0x39d5c>
    9164:	ldr	r8, [sp, #96]	; 0x60
    9168:	mov	r1, #13
    916c:	ldr	r0, [r8]
    9170:	bl	468e8 <__read_chk@plt+0x40464>
    9174:	mov	r0, r4
    9178:	ldr	r7, [r8]
    917c:	bl	26838 <__read_chk@plt+0x203b4>
    9180:	mov	r6, r0
    9184:	mov	r0, r4
    9188:	bl	265d8 <__read_chk@plt+0x20154>
    918c:	mov	r1, r6
    9190:	mov	r2, r0
    9194:	mov	r0, r7
    9198:	bl	469c8 <__read_chk@plt+0x40544>
    919c:	ldr	r0, [r8]
    91a0:	bl	46b24 <__read_chk@plt+0x406a0>
    91a4:	bl	47128 <__read_chk@plt+0x40ca4>
    91a8:	ldr	r3, [pc, #616]	; 9418 <__read_chk@plt+0x2f94>
    91ac:	add	r3, pc, r3
    91b0:	ldr	r3, [r3, #4]
    91b4:	cmp	r3, #0
    91b8:	mvneq	r1, #1
    91bc:	ldrne	r3, [pc, #600]	; 941c <__read_chk@plt+0x2f98>
    91c0:	addne	r3, pc, r3
    91c4:	ldrne	r1, [r3, #200]	; 0xc8
    91c8:	mov	r0, r5
    91cc:	mov	r2, #0
    91d0:	bl	1578c <__read_chk@plt+0xf308>
    91d4:	mov	r4, r0
    91d8:	b	836c <__read_chk@plt+0x1ee8>
    91dc:	ldr	r8, [pc, #572]	; 9420 <__read_chk@plt+0x2f9c>
    91e0:	add	r8, pc, r8
    91e4:	b	6cf4 <__read_chk@plt+0x870>
    91e8:	bl	49400 <__read_chk@plt+0x42f7c>
    91ec:	str	r0, [sp, #72]	; 0x48
    91f0:	bl	6478 <ERR_load_crypto_strings@plt>
    91f4:	ldr	r0, [pc, #552]	; 9424 <__read_chk@plt+0x2fa0>
    91f8:	add	r0, pc, r0
    91fc:	bl	25f94 <__read_chk@plt+0x1fb10>
    9200:	b	8268 <__read_chk@plt+0x1de4>
    9204:	ldr	r0, [pc, #540]	; 9428 <__read_chk@plt+0x2fa4>
    9208:	ldr	r1, [r5]
    920c:	add	r0, pc, r0
    9210:	bl	40178 <__read_chk@plt+0x39cf4>
    9214:	b	8db8 <__read_chk@plt+0x2934>
    9218:	ldr	r0, [pc, #524]	; 942c <__read_chk@plt+0x2fa8>
    921c:	add	r0, pc, r0
    9220:	bl	401e0 <__read_chk@plt+0x39d5c>
    9224:	ldr	r0, [r4, #184]	; 0xb8
    9228:	bl	55a8 <free@plt>
    922c:	ldr	r3, [pc, #508]	; 9430 <__read_chk@plt+0x2fac>
    9230:	ldr	r0, [pc, r3]
    9234:	bl	49400 <__read_chk@plt+0x42f7c>
    9238:	ldr	r1, [sp, #104]	; 0x68
    923c:	mov	r2, #1
    9240:	str	r0, [r4, #184]	; 0xb8
    9244:	ldr	r0, [sp, #72]	; 0x48
    9248:	bl	b370 <__read_chk@plt+0x4eec>
    924c:	cmp	sl, #0
    9250:	beq	6c00 <__read_chk@plt+0x77c>
    9254:	ldr	r2, [r4, #140]	; 0x8c
    9258:	cmp	r2, #0
    925c:	ble	6c00 <__read_chk@plt+0x77c>
    9260:	ubfx	r1, r2, #8, #8
    9264:	mov	r3, sl
    9268:	orr	r2, r1, r2, lsl #8
    926c:	uxth	r1, r2
    9270:	ldr	r2, [r3, #4]
    9274:	cmp	r2, #2
    9278:	beq	9284 <__read_chk@plt+0x2e00>
    927c:	cmp	r2, #10
    9280:	bne	928c <__read_chk@plt+0x2e08>
    9284:	ldr	r2, [r3, #20]
    9288:	strh	r1, [r2, #2]
    928c:	ldr	r3, [r3, #28]
    9290:	cmp	r3, #0
    9294:	bne	9270 <__read_chk@plt+0x2dec>
    9298:	b	6c00 <__read_chk@plt+0x77c>
    929c:	bl	c9b4 <__read_chk@plt+0x6530>
    92a0:	str	r0, [r4, #140]	; 0x8c
    92a4:	b	6d68 <__read_chk@plt+0x8e4>
    92a8:	ldr	r0, [pc, #388]	; 9434 <__read_chk@plt+0x2fb0>
    92ac:	add	r0, pc, r0
    92b0:	bl	40110 <__read_chk@plt+0x39c8c>
    92b4:	b	6f24 <__read_chk@plt+0xaa0>
    92b8:	andeq	r6, r7, ip, asr #7
    92bc:	andeq	r6, r7, r0, asr #7
    92c0:			; <UNDEFINED> instruction: 0x000763b4
    92c4:	andeq	r6, r7, ip, asr #7
    92c8:	muleq	fp, r0, lr
    92cc:	andeq	r9, fp, r0, ror pc
    92d0:	andeq	r9, fp, r4, asr pc
    92d4:			; <UNDEFINED> instruction: 0x000006b4
    92d8:	strdeq	r9, [fp], -ip
    92dc:	ldrdeq	r9, [fp], -r4
    92e0:	andeq	r9, fp, ip, lsl #29
    92e4:	andeq	fp, fp, ip, lsr #32
    92e8:	muleq	fp, ip, sp
    92ec:	muleq	r0, ip, r6
    92f0:	andeq	r9, fp, r8, lsl lr
    92f4:	andeq	r6, r7, r8, ror sl
    92f8:	andeq	r9, fp, r4, asr #27
    92fc:	andeq	r9, fp, r0, lsl #26
    9300:	andeq	r9, fp, r8, asr #25
    9304:	andeq	sl, fp, r0, ror #29
    9308:	andeq	r7, r7, r4, asr r8
    930c:	andeq	r9, fp, r8, asr #24
    9310:	ldrdeq	r6, [r7], -r4
    9314:	ldrdeq	r6, [r7], -r4
    9318:	andeq	r6, r7, r4, lsl #20
    931c:	andeq	r6, r7, r4, lsl sl
    9320:	andeq	r6, r7, ip, asr #19
    9324:	andeq	r9, fp, r8, asr #23
    9328:	andeq	r9, fp, r8, lsr #23
    932c:	andeq	sl, fp, r8, lsr sp
    9330:	andeq	r8, fp, ip, lsl #21
    9334:	andeq	r9, fp, r4, lsl fp
    9338:	ldrdeq	r9, [fp], -r0
    933c:	andeq	r9, fp, r8, lsl #21
    9340:	andeq	r9, fp, r8, ror #20
    9344:	ldrdeq	lr, [r7], -ip
    9348:	andeq	r7, r7, ip, ror #21
    934c:	andeq	r7, r7, r0, asr #25
    9350:	andeq	lr, r7, r4, lsr pc
    9354:	andeq	r9, fp, r8, lsr sl
    9358:	andeq	r9, fp, r0, lsl #20
    935c:	andeq	r5, r7, ip, lsl #17
    9360:	andeq	sl, fp, r8, asr #22
    9364:	andeq	sl, r7, ip, lsr #20
    9368:	andeq	r6, r7, r8, lsl r7
    936c:	ldrdeq	r9, [fp], -r4
    9370:			; <UNDEFINED> instruction: 0x000b98b0
    9374:	andeq	sl, r7, r4, asr r9
    9378:	andeq	r5, r7, ip, asr #4
    937c:	andeq	lr, r7, r4, ror #9
    9380:	andeq	r9, fp, r0, ror #16
    9384:	andeq	r7, r7, r4, ror #17
    9388:	andeq	r9, fp, r0, lsl r8
    938c:	ldrdeq	r9, [fp], -r8
    9390:	andeq	sl, fp, r4, lsl #19
    9394:	andeq	r7, r7, r8, lsr sl
    9398:	andeq	lr, r7, r8, lsr #25
    939c:	andeq	r6, r7, r4, lsr #11
    93a0:	andeq	r6, r7, r4, lsr #10
    93a4:	andeq	r6, r7, r0, asr #10
    93a8:	andeq	r9, fp, ip, lsr #13
    93ac:	andeq	r6, r7, r4, lsl #9
    93b0:	andeq	r5, r7, r0, lsr #9
    93b4:	andeq	r9, fp, r4, asr #11
    93b8:	andeq	sl, fp, r0, ror r7
    93bc:	strdeq	r1, [r0], -r4
    93c0:	andeq	r9, fp, r0, lsr #9
    93c4:	andeq	r9, fp, r8, lsr #9
    93c8:	andeq	r6, r7, r4, lsr #7
    93cc:	andeq	r9, fp, ip, asr #8
    93d0:			; <UNDEFINED> instruction: 0x000763b8
    93d4:	ldrdeq	r9, [fp], -r4
    93d8:	andeq	r9, fp, r8, lsl #9
    93dc:	andeq	r9, fp, ip, lsr #8
    93e0:	ldrdeq	r9, [fp], -r0
    93e4:			; <UNDEFINED> instruction: 0x000b82b4
    93e8:	andeq	r6, r7, r8, lsl r4
    93ec:	andeq	r5, r7, r8, lsl r3
    93f0:	andeq	r6, r7, r4, lsr r3
    93f4:	andeq	r5, r7, ip, ror r1
    93f8:	andeq	r9, fp, r0, lsl #5
    93fc:	andeq	r9, fp, ip, lsr r2
    9400:	andeq	r9, fp, r0, lsl r2
    9404:	strdeq	r8, [fp], -ip
    9408:	ldrdeq	r9, [fp], -ip
    940c:	andeq	r6, r7, ip, lsr r1
    9410:	andeq	r9, fp, ip, ror r1
    9414:	andeq	r6, r7, r8, ror #6
    9418:	andeq	r8, fp, r8, lsr #32
    941c:	andeq	r9, fp, r8, lsl #2
    9420:	andeq	r6, r7, ip, lsr #24
    9424:	andeq	r9, fp, r4, lsr #1
    9428:	andeq	r5, r7, r8, ror #30
    942c:	andeq	r5, r7, r0, lsr #21
    9430:	andeq	sl, fp, ip, asr #4
    9434:	andeq	r5, r7, r4, asr #23
    9438:	andeq	r8, fp, r8, lsl #26
    943c:	muleq	fp, ip, lr
    9440:	ldrdeq	r2, [r8], -r0
    9444:	andeq	r8, fp, r8, lsl #25
    9448:	andeq	r4, r7, ip, ror r5
    944c:	andeq	r9, fp, r4, asr sp
    9450:	andeq	r5, r7, r8, ror #8
    9454:	andeq	r5, r7, r0, asr r4
    9458:	strdeq	r4, [r7], -ip
    945c:	strdeq	r5, [r7], -r8
    9460:	andeq	r8, fp, ip, ror #21
    9464:	andeq	r5, r7, ip, ror #4
    9468:	andeq	r7, fp, r4, ror #19
    946c:	andeq	r8, fp, r0, lsr #21
    9470:	andeq	r0, r0, r4, asr #12
    9474:	andeq	r4, r7, r4, lsr #29
    9478:	andeq	r5, r7, ip, ror #24
    947c:	andeq	r8, fp, r8, lsr #20
    9480:	andeq	r6, r7, ip, asr r5
    9484:	andeq	r5, r7, r4, lsl #16
    9488:	andeq	r4, r7, ip, asr #6
    948c:	andeq	r5, r7, ip, ror r7
    9490:	andeq	r8, fp, r8, lsr r9
    9494:	ldrdeq	r9, [fp], -r4
    9498:	andeq	r5, r7, ip, asr r5
    949c:	andeq	r5, r7, r8, lsl r4
    94a0:	andeq	r8, fp, ip, ror #16
    94a4:	strdeq	r8, [fp], -r0
    94a8:			; <UNDEFINED> instruction: 0x000b87b8
    94ac:	andeq	r9, fp, r8, ror #18
    94b0:	andeq	r4, r7, r4, ror r6
    94b4:	andeq	r5, r7, r4, lsr #17
    94b8:	muleq	r7, r8, r6
    94bc:	muleq	r7, r8, r6
    94c0:	andeq	r4, r7, r8, ror sl
    94c4:	muleq	r7, r8, r1
    94c8:	andeq	r8, fp, r0, asr #12
    94cc:	ldrdeq	r9, [fp], -r8
    94d0:	andeq	r6, r7, ip, ror r8
    94d4:	andeq	r6, r7, r8, lsl #13
    94d8:	ldrdeq	sp, [r7], -r8
    94dc:			; <UNDEFINED> instruction: 0x000796b0
    94e0:	andeq	sp, r7, r0, asr r2
    94e4:	strdeq	r3, [r7], -r0
    94e8:	andeq	r4, r7, r4, asr sp
    94ec:	andeq	r9, fp, r4, lsr #13
    94f0:			; <UNDEFINED> instruction: 0x00075fb8
    94f4:	andeq	r5, r7, r8, lsr #31
    94f8:	muleq	r7, r8, pc	; <UNPREDICTABLE>
    94fc:			; <UNDEFINED> instruction: 0x000749b8
    9500:	andeq	r8, fp, r0, lsr #6
    9504:	andeq	r5, r7, ip, lsl lr
    9508:	andeq	r5, r7, r8, lsr #32
    950c:	andeq	r5, r7, ip, lsr #32
    9510:	andeq	r8, fp, r4, asr #4
    9514:	andeq	r4, r7, r0, lsr #2
    9518:	strdeq	r4, [r7], -r8
    951c:	strdeq	r4, [r7], -ip
    9520:	muleq	r7, r8, r2
    9524:	strheq	r5, [r7], -r0
    9528:	strheq	r5, [r7], -r8
    952c:	ldrdeq	r4, [r7], -r0
    9530:	andeq	r2, r8, r0, lsr #16
    9534:	andeq	r8, fp, r8, lsl #2
    9538:	andeq	r4, r7, r0, asr sl
    953c:			; <UNDEFINED> instruction: 0x00073ab0
    9540:	andeq	r9, fp, r4, lsl #5
    9544:	andeq	r4, r7, r8, lsr sl
    9548:	ldrdeq	r7, [fp], -r0
    954c:	andeq	r9, fp, r0, asr r1
    9550:	andeq	r5, r7, r0, lsr #21
    9554:	andeq	r9, fp, r4, asr #1
    9558:	andeq	r4, r7, ip, lsl #17
    955c:	andeq	r3, r7, r8, lsl #17
    9560:	andeq	r4, r7, r4, lsl r7
    9564:	andeq	r3, r7, ip, asr r8
    9568:	andeq	r4, r7, r0, lsr #14
    956c:	strdeq	r3, [r7], -r8
    9570:	andeq	r4, r7, r0, lsr r7
    9574:	andeq	r7, fp, r4, asr #27
    9578:	andeq	r8, fp, ip, asr pc
    957c:	andeq	r3, r7, r4, ror r7
    9580:	andeq	r4, r7, ip, ror #14
    9584:	andeq	r3, r7, r0, asr r7
    9588:	andeq	r4, r7, r4, asr #10
    958c:	andeq	r4, r7, ip, lsl r8
    9590:	andeq	r4, r7, r8, ror #18
    9594:	ldr	r0, [r4, #192]	; 0xc0
    9598:	ldr	r7, [r4, #140]	; 0x8c
    959c:	bl	ca18 <__read_chk@plt+0x6594>
    95a0:	cmp	r0, #0
    95a4:	beq	95b8 <__read_chk@plt+0x3134>
    95a8:	movw	r3, #4504	; 0x1198
    95ac:	ldr	r3, [r4, r3]
    95b0:	cmp	r3, #0
    95b4:	beq	9e34 <__read_chk@plt+0x39b0>
    95b8:	ldr	r2, [pc, #-392]	; 9438 <__read_chk@plt+0x2fb4>
    95bc:	movw	r3, #4176	; 0x1050
    95c0:	add	r2, pc, r2
    95c4:	ldr	r3, [r2, r3]
    95c8:	cmp	r3, #2
    95cc:	bne	a1b0 <__read_chk@plt+0x3d2c>
    95d0:	mov	ip, #0
    95d4:	str	ip, [sp, #96]	; 0x60
    95d8:	ldr	r3, [pc, #-420]	; 943c <__read_chk@plt+0x2fb8>
    95dc:	cmp	r7, #0
    95e0:	add	r3, pc, r3
    95e4:	movgt	r0, r7
    95e8:	ldr	r4, [r3]
    95ec:	ble	a3f8 <__read_chk@plt+0x3f74>
    95f0:	add	r8, sp, #4096	; 0x1000
    95f4:	ldr	r3, [pc, #-444]	; 9440 <__read_chk@plt+0x2fbc>
    95f8:	add	r8, r8, #28
    95fc:	add	r6, sp, #200	; 0xc8
    9600:	mov	r1, #32
    9604:	mov	r2, #1
    9608:	add	r3, pc, r3
    960c:	str	r0, [sp, #4]
    9610:	str	r3, [sp]
    9614:	mov	r0, r8
    9618:	mov	r3, r1
    961c:	mov	r5, r2
    9620:	bl	60b8 <__snprintf_chk@plt>
    9624:	mov	r1, #0
    9628:	mov	r2, #32
    962c:	mov	r0, r6
    9630:	bl	5944 <memset@plt>
    9634:	ldr	r3, [pc, #-504]	; 9444 <__read_chk@plt+0x2fc0>
    9638:	mov	r1, r8
    963c:	add	r8, sp, #10240	; 0x2800
    9640:	add	r3, pc, r3
    9644:	movw	ip, #55456	; 0xd8a0
    9648:	add	r8, r8, #40	; 0x28
    964c:	movt	ip, #65535	; 0xffff
    9650:	ldr	lr, [r3, #144]	; 0x90
    9654:	mov	r2, r6
    9658:	mov	r0, r4
    965c:	add	r3, sp, #164	; 0xa4
    9660:	cmn	lr, #1
    9664:	str	r5, [r6, #8]
    9668:	moveq	lr, #0
    966c:	str	lr, [r6, #4]
    9670:	movw	lr, #1028	; 0x404
    9674:	str	lr, [r8, ip]
    9678:	bl	55cc <getaddrinfo@plt>
    967c:	cmp	r0, #0
    9680:	bne	a540 <__read_chk@plt+0x40bc>
    9684:	add	ip, sp, #10240	; 0x2800
    9688:	movw	r8, #55420	; 0xd87c
    968c:	add	ip, ip, #40	; 0x28
    9690:	movt	r8, #65535	; 0xffff
    9694:	ldr	r1, [ip, r8]
    9698:	cmp	r1, #0
    969c:	beq	a8c0 <__read_chk@plt+0x443c>
    96a0:	ldr	r2, [r1, #28]
    96a4:	cmp	r2, #0
    96a8:	bne	9da0 <__read_chk@plt+0x391c>
    96ac:	add	r9, sp, #6144	; 0x1800
    96b0:	movw	sl, #1025	; 0x401
    96b4:	add	r9, r9, #36	; 0x24
    96b8:	str	r2, [sp]
    96bc:	str	r2, [sp, #4]
    96c0:	mov	r3, sl
    96c4:	str	r5, [sp, #8]
    96c8:	mov	r2, r9
    96cc:	ldr	r0, [r1, #20]
    96d0:	ldr	r1, [r1, #16]
    96d4:	bl	5e6c <getnameinfo@plt>
    96d8:	subs	ip, r0, #0
    96dc:	str	ip, [sp, #80]	; 0x50
    96e0:	bne	a408 <__read_chk@plt+0x3f84>
    96e4:	add	r5, sp, #5120	; 0x1400
    96e8:	mov	r1, r9
    96ec:	add	r5, r5, #32
    96f0:	mov	r2, sl
    96f4:	mov	r0, r5
    96f8:	bl	7ae18 <__read_chk@plt+0x74994>
    96fc:	cmp	r0, #1024	; 0x400
    9700:	bhi	a430 <__read_chk@plt+0x3fac>
    9704:	add	lr, sp, #10240	; 0x2800
    9708:	add	lr, lr, #40	; 0x28
    970c:	ldr	sl, [lr, r8]
    9710:	cmp	sl, #0
    9714:	beq	9dd4 <__read_chk@plt+0x3950>
    9718:	ldr	r6, [pc, #-728]	; 9448 <__read_chk@plt+0x2fc4>
    971c:	ldr	r4, [pc, #-728]	; 944c <__read_chk@plt+0x2fc8>
    9720:	add	r6, pc, r6
    9724:	ldr	r0, [pc, #-732]	; 9450 <__read_chk@plt+0x2fcc>
    9728:	add	r4, pc, r4
    972c:	add	r6, r6, #104	; 0x68
    9730:	add	r0, pc, r0
    9734:	mov	r1, r6
    9738:	ldr	r2, [r4]
    973c:	bl	40248 <__read_chk@plt+0x39dc4>
    9740:	ldr	r7, [r4]
    9744:	mov	r1, r5
    9748:	mov	r0, r7
    974c:	bl	5548 <strcasecmp@plt>
    9750:	cmp	r0, #0
    9754:	beq	6bb4 <__read_chk@plt+0x730>
    9758:	ldr	r0, [pc, #-780]	; 9454 <__read_chk@plt+0x2fd0>
    975c:	mov	r1, r6
    9760:	mov	r2, r7
    9764:	mov	r3, r5
    9768:	add	r0, pc, r0
    976c:	bl	40248 <__read_chk@plt+0x39dc4>
    9770:	ldr	r0, [r4]
    9774:	bl	55a8 <free@plt>
    9778:	mov	r0, r5
    977c:	bl	49400 <__read_chk@plt+0x42f7c>
    9780:	str	r0, [r4]
    9784:	b	6bb4 <__read_chk@plt+0x730>
    9788:	mov	r0, #0
    978c:	bl	5eb4 <SSLeay_version@plt>
    9790:	ldr	r1, [pc, #-832]	; 9458 <__read_chk@plt+0x2fd4>
    9794:	add	r1, pc, r1
    9798:	mov	r2, r0
    979c:	ldr	r0, [pc, #-840]	; 945c <__read_chk@plt+0x2fd8>
    97a0:	add	r0, pc, r0
    97a4:	bl	40110 <__read_chk@plt+0x39c8c>
    97a8:	b	6b20 <__read_chk@plt+0x69c>
    97ac:	ldr	r0, [pc, #-852]	; 9460 <__read_chk@plt+0x2fdc>
    97b0:	add	r0, pc, r0
    97b4:	bl	265d8 <__read_chk@plt+0x20154>
    97b8:	cmp	r0, #0
    97bc:	bne	6ab8 <__read_chk@plt+0x634>
    97c0:	ldr	r3, [r4, #36]	; 0x24
    97c4:	cmp	r3, #0
    97c8:	bne	6ab8 <__read_chk@plt+0x634>
    97cc:	ldr	r0, [pc, #-880]	; 9464 <__read_chk@plt+0x2fe0>
    97d0:	add	r0, pc, r0
    97d4:	bl	3dae8 <__read_chk@plt+0x37664>
    97d8:	mov	r0, #10
    97dc:	bl	3c378 <__read_chk@plt+0x35ef4>
    97e0:	mov	r4, r0
    97e4:	b	8244 <__read_chk@plt+0x1dc0>
    97e8:	ldr	r3, [pc, #-904]	; 9468 <__read_chk@plt+0x2fe4>
    97ec:	mov	r2, #1
    97f0:	add	r3, pc, r3
    97f4:	str	r2, [r3, #4]
    97f8:	b	6e3c <__read_chk@plt+0x9b8>
    97fc:	mov	r2, #0
    9800:	b	66e8 <__read_chk@plt+0x264>
    9804:	ldrb	r3, [r6, #2]
    9808:	cmp	r3, #0
    980c:	bne	7ccc <__read_chk@plt+0x1848>
    9810:	ldrb	r3, [r6, #1]
    9814:	sub	r2, r3, #64	; 0x40
    9818:	cmp	r2, #63	; 0x3f
    981c:	bhi	7ccc <__read_chk@plt+0x1848>
    9820:	ldr	r2, [pc, #-956]	; 946c <__read_chk@plt+0x2fe8>
    9824:	and	r3, r3, #31
    9828:	add	r2, pc, r2
    982c:	str	r3, [r2, #200]	; 0xc8
    9830:	b	6848 <__read_chk@plt+0x3c4>
    9834:	ldr	r3, [pc, #-972]	; 9470 <__read_chk@plt+0x2fec>
    9838:	ldr	ip, [sp, #68]	; 0x44
    983c:	ldr	r3, [fp, r3]
    9840:	ldr	r0, [ip]
    9844:	ldr	r7, [r3]
    9848:	bl	5740 <strerror@plt>
    984c:	ldr	r2, [pc, #-992]	; 9474 <__read_chk@plt+0x2ff0>
    9850:	mov	r1, #1
    9854:	mov	r3, r6
    9858:	add	r2, pc, r2
    985c:	str	r0, [sp]
    9860:	mov	r0, r7
    9864:	bl	58a8 <__fprintf_chk@plt>
    9868:	b	7bac <__read_chk@plt+0x1728>
    986c:	ldr	r0, [pc, #-1020]	; 9478 <__read_chk@plt+0x2ff4>
    9870:	add	r0, pc, r0
    9874:	bl	401e0 <__read_chk@plt+0x39d5c>
    9878:	ldr	ip, [sp, #96]	; 0x60
    987c:	mov	r1, #12
    9880:	ldr	r0, [ip]
    9884:	bl	468e8 <__read_chk@plt+0x40464>
    9888:	ldr	r4, [sp, #96]	; 0x60
    988c:	ldr	r0, [r4]
    9890:	bl	46b24 <__read_chk@plt+0x406a0>
    9894:	bl	47128 <__read_chk@plt+0x40ca4>
    9898:	b	91a8 <__read_chk@plt+0x2d24>
    989c:	ldr	r3, [pc, #-1064]	; 947c <__read_chk@plt+0x2ff8>
    98a0:	add	r3, pc, r3
    98a4:	str	r7, [r3, #200]	; 0xc8
    98a8:	b	6848 <__read_chk@plt+0x3c4>
    98ac:	ldr	r9, [pc, #-1076]	; 9480 <__read_chk@plt+0x2ffc>
    98b0:	add	r9, pc, r9
    98b4:	mov	r0, r9
    98b8:	b	6ca0 <__read_chk@plt+0x81c>
    98bc:	bl	63ac <dup@plt>
    98c0:	mov	r6, r0
    98c4:	b	779c <__read_chk@plt+0x1318>
    98c8:	ldr	r1, [pc, #-1100]	; 9484 <__read_chk@plt+0x3000>
    98cc:	mov	r2, r6
    98d0:	add	r0, sp, #164	; 0xa4
    98d4:	str	r3, [sp, #64]	; 0x40
    98d8:	add	r1, pc, r1
    98dc:	movw	fp, #55420	; 0xd87c
    98e0:	bl	49430 <__read_chk@plt+0x42fac>
    98e4:	ldr	r3, [sp, #64]	; 0x40
    98e8:	add	lr, sp, #10240	; 0x2800
    98ec:	movt	fp, #65535	; 0xffff
    98f0:	add	lr, lr, #40	; 0x28
    98f4:	mov	r1, r3
    98f8:	ldr	r0, [lr, fp]
    98fc:	bl	4ae74 <__read_chk@plt+0x449f0>
    9900:	add	r2, sp, #10240	; 0x2800
    9904:	add	r2, r2, #40	; 0x28
    9908:	ldr	r1, [r2, fp]
    990c:	cmp	r0, #0
    9910:	str	r0, [sp, #108]	; 0x6c
    9914:	mov	r0, r8
    9918:	beq	a388 <__read_chk@plt+0x3f04>
    991c:	ldr	r8, [sp, #108]	; 0x6c
    9920:	ldr	r2, [r8]
    9924:	bl	401e0 <__read_chk@plt+0x39d5c>
    9928:	ldr	r0, [sp, #108]	; 0x6c
    992c:	bl	27ae8 <__read_chk@plt+0x21664>
    9930:	cmp	r0, #0
    9934:	bne	9d58 <__read_chk@plt+0x38d4>
    9938:	add	ip, sp, #10240	; 0x2800
    993c:	ldr	r0, [sp, #108]	; 0x6c
    9940:	add	ip, ip, #40	; 0x28
    9944:	ldr	r5, [ip, fp]
    9948:	bl	2751c <__read_chk@plt+0x21098>
    994c:	ldr	r1, [pc, #-1228]	; 9488 <__read_chk@plt+0x3004>
    9950:	add	r1, pc, r1
    9954:	mov	r2, r5
    9958:	add	r1, r1, #136	; 0x88
    995c:	mov	r5, r7
    9960:	mov	r3, r0
    9964:	ldr	r0, [pc, #-1248]	; 948c <__read_chk@plt+0x3008>
    9968:	add	r0, pc, r0
    996c:	bl	401e0 <__read_chk@plt+0x39d5c>
    9970:	ldr	r0, [sp, #108]	; 0x6c
    9974:	bl	27e40 <__read_chk@plt+0x219bc>
    9978:	add	lr, sp, #10240	; 0x2800
    997c:	add	lr, lr, #40	; 0x28
    9980:	ldr	r0, [lr, fp]
    9984:	bl	55a8 <free@plt>
    9988:	b	88b4 <__read_chk@plt+0x2430>
    998c:	ldr	r4, [pc, #-1284]	; 9490 <__read_chk@plt+0x300c>
    9990:	add	r4, pc, r4
    9994:	ldr	r3, [r4, #192]	; 0xc0
    9998:	cmp	r3, #0
    999c:	bne	83e4 <__read_chk@plt+0x1f60>
    99a0:	ldr	r5, [pc, #-1300]	; 9494 <__read_chk@plt+0x3010>
    99a4:	ldr	r0, [pc, #-1300]	; 9498 <__read_chk@plt+0x3014>
    99a8:	add	r5, pc, r5
    99ac:	ldr	r2, [r4, #140]	; 0x8c
    99b0:	add	r0, pc, r0
    99b4:	ldr	r1, [r5]
    99b8:	bl	40248 <__read_chk@plt+0x39dc4>
    99bc:	add	r3, sp, #4096	; 0x1000
    99c0:	ldr	r0, [r5]
    99c4:	mov	r2, #1
    99c8:	ldr	r1, [r4, #140]	; 0x8c
    99cc:	add	r3, r3, #28
    99d0:	bl	bb60 <__read_chk@plt+0x56dc>
    99d4:	subs	sl, r0, #0
    99d8:	bne	83e4 <__read_chk@plt+0x1f60>
    99dc:	mov	r0, #255	; 0xff
    99e0:	bl	15704 <__read_chk@plt+0xf280>
    99e4:	ldr	r8, [sp, #68]	; 0x44
    99e8:	ldr	r4, [r8]
    99ec:	bl	53f8 <seteuid@plt>
    99f0:	cmp	r0, #0
    99f4:	bne	a754 <__read_chk@plt+0x42d0>
    99f8:	ldr	ip, [sp, #68]	; 0x44
    99fc:	ldr	r0, [sp, #104]	; 0x68
    9a00:	str	r4, [ip]
    9a04:	bl	4c030 <__read_chk@plt+0x45bac>
    9a08:	b	8744 <__read_chk@plt+0x22c0>
    9a0c:	ldr	r0, [pc, #-1400]	; 949c <__read_chk@plt+0x3018>
    9a10:	add	r0, pc, r0
    9a14:	bl	40110 <__read_chk@plt+0x39c8c>
    9a18:	b	6f04 <__read_chk@plt+0xa80>
    9a1c:	ldr	r0, [r4, #104]	; 0x68
    9a20:	rsbs	r0, r0, #1
    9a24:	movcc	r0, #0
    9a28:	bl	55ab4 <__read_chk@plt+0x4f630>
    9a2c:	subs	r7, r0, #0
    9a30:	bne	87e8 <__read_chk@plt+0x2364>
    9a34:	ldr	r0, [r4, #476]	; 0x1dc
    9a38:	mov	r1, r7
    9a3c:	add	r2, sp, #200	; 0xc8
    9a40:	bl	55bac <__read_chk@plt+0x4f728>
    9a44:	subs	r5, r0, #0
    9a48:	ble	87e8 <__read_chk@plt+0x2364>
    9a4c:	ldr	r6, [pc, #-1460]	; 94a0 <__read_chk@plt+0x301c>
    9a50:	movw	r4, #55456	; 0xd8a0
    9a54:	str	r7, [sp, #108]	; 0x6c
    9a58:	movt	r4, #65535	; 0xffff
    9a5c:	add	r6, pc, r6
    9a60:	mov	r8, r7
    9a64:	b	9a94 <__read_chk@plt+0x3610>
    9a68:	add	ip, sp, #10240	; 0x2800
    9a6c:	add	ip, ip, #40	; 0x28
    9a70:	ldr	r3, [ip, r4]
    9a74:	ldr	r0, [r3, r7, lsl #2]
    9a78:	bl	27e40 <__read_chk@plt+0x219bc>
    9a7c:	mov	r0, r7
    9a80:	mov	r1, #1
    9a84:	bl	7cfd8 <__read_chk@plt+0x76b54>
    9a88:	cmp	r0, r5
    9a8c:	mov	r7, r0
    9a90:	beq	a3d8 <__read_chk@plt+0x3f54>
    9a94:	cmp	r8, #99	; 0x63
    9a98:	bhi	9a68 <__read_chk@plt+0x35e4>
    9a9c:	add	lr, sp, #10240	; 0x2800
    9aa0:	ldr	r0, [r6, #476]	; 0x1dc
    9aa4:	add	lr, lr, #40	; 0x28
    9aa8:	add	r9, lr, r8, lsl #2
    9aac:	add	r8, r8, #1
    9ab0:	ldr	r3, [lr, r4]
    9ab4:	sub	r2, r9, #9536	; 0x2540
    9ab8:	ldr	r3, [r3, r7, lsl #2]
    9abc:	str	r3, [r2, #-4]
    9ac0:	bl	49400 <__read_chk@plt+0x42f7c>
    9ac4:	sub	r3, r9, #9920	; 0x26c0
    9ac8:	str	r0, [r3, #-20]	; 0xffffffec
    9acc:	b	9a7c <__read_chk@plt+0x35f8>
    9ad0:	ldr	r3, [pc, #-1588]	; 94a4 <__read_chk@plt+0x3020>
    9ad4:	movw	r2, #4188	; 0x105c
    9ad8:	add	r3, pc, r3
    9adc:	ldr	r2, [r3, r2]
    9ae0:	cmp	r2, #0
    9ae4:	beq	9d98 <__read_chk@plt+0x3914>
    9ae8:	cmp	r4, #0
    9aec:	bne	9b00 <__read_chk@plt+0x367c>
    9af0:	movw	r2, #4176	; 0x1050
    9af4:	ldr	r3, [r3, r2]
    9af8:	cmp	r3, #2
    9afc:	bne	9d98 <__read_chk@plt+0x3914>
    9b00:	ldr	r5, [pc, #-1632]	; 94a8 <__read_chk@plt+0x3024>
    9b04:	add	r6, sp, #4096	; 0x1000
    9b08:	ldr	r7, [pc, #-1636]	; 94ac <__read_chk@plt+0x3028>
    9b0c:	add	r6, r6, #28
    9b10:	add	r5, pc, r5
    9b14:	add	r7, pc, r7
    9b18:	ldr	r0, [r5, #192]	; 0xc0
    9b1c:	ldr	r8, [r7]
    9b20:	ldr	r9, [r5, #140]	; 0x8c
    9b24:	bl	ca18 <__read_chk@plt+0x6594>
    9b28:	mov	r3, r6
    9b2c:	mov	r1, r9
    9b30:	mov	r2, r0
    9b34:	mov	r0, r8
    9b38:	bl	bb60 <__read_chk@plt+0x56dc>
    9b3c:	subs	sl, r0, #0
    9b40:	beq	9d88 <__read_chk@plt+0x3904>
    9b44:	add	r8, sp, #10240	; 0x2800
    9b48:	movw	r3, #59380	; 0xe7f4
    9b4c:	add	r8, r8, #40	; 0x28
    9b50:	movt	r3, #65535	; 0xffff
    9b54:	ldrb	r3, [r8, r3]
    9b58:	uxtb	r3, r3
    9b5c:	cmp	r3, #0
    9b60:	beq	6be8 <__read_chk@plt+0x764>
    9b64:	movw	r3, #4188	; 0x105c
    9b68:	ldr	r3, [r5, r3]
    9b6c:	cmp	r3, #0
    9b70:	beq	6be8 <__read_chk@plt+0x764>
    9b74:	mov	r0, r4
    9b78:	mov	r1, r7
    9b7c:	mov	r2, r6
    9b80:	bl	b0f0 <__read_chk@plt+0x4c6c>
    9b84:	b	6be8 <__read_chk@plt+0x764>
    9b88:	bl	23f8c <__read_chk@plt+0x1db08>
    9b8c:	b	76ac <__read_chk@plt+0x1228>
    9b90:	bl	afe8 <__read_chk@plt+0x4b64>
    9b94:	b	7694 <__read_chk@plt+0x1210>
    9b98:	bl	b43c <__read_chk@plt+0x4fb8>
    9b9c:	ldr	r3, [r4]
    9ba0:	cmp	r3, #0
    9ba4:	beq	90ac <__read_chk@plt+0x2c28>
    9ba8:	ldr	r0, [pc, #-1792]	; 94b0 <__read_chk@plt+0x302c>
    9bac:	add	r0, pc, r0
    9bb0:	bl	401e0 <__read_chk@plt+0x39d5c>
    9bb4:	bl	3c340 <__read_chk@plt+0x35ebc>
    9bb8:	ldr	r0, [r6]
    9bbc:	bl	466b0 <__read_chk@plt+0x4022c>
    9bc0:	mov	r4, r0
    9bc4:	ldr	r0, [r6]
    9bc8:	bl	43938 <__read_chk@plt+0x3d4b4>
    9bcc:	subs	r1, r0, #0
    9bd0:	bgt	a7b8 <__read_chk@plt+0x4334>
    9bd4:	cmp	r4, #14
    9bd8:	beq	90ac <__read_chk@plt+0x2c28>
    9bdc:	ldr	r0, [pc, #-1840]	; 94b4 <__read_chk@plt+0x3030>
    9be0:	add	r0, pc, r0
    9be4:	bl	40110 <__read_chk@plt+0x39c8c>
    9be8:	b	90ac <__read_chk@plt+0x2c28>
    9bec:	ldr	r0, [pc, #-1852]	; 94b8 <__read_chk@plt+0x3034>
    9bf0:	ldr	r1, [r4, #120]	; 0x78
    9bf4:	add	r0, pc, r0
    9bf8:	bl	401e0 <__read_chk@plt+0x39d5c>
    9bfc:	ldr	r3, [r4, #120]	; 0x78
    9c00:	sub	r3, r3, #1
    9c04:	cmp	r3, #8
    9c08:	bhi	a714 <__read_chk@plt+0x4290>
    9c0c:	ldr	ip, [sp, #96]	; 0x60
    9c10:	mov	r1, #37	; 0x25
    9c14:	ldr	r0, [ip]
    9c18:	bl	468e8 <__read_chk@plt+0x40464>
    9c1c:	ldr	r6, [sp, #96]	; 0x60
    9c20:	ldr	r1, [r4, #120]	; 0x78
    9c24:	ldr	r0, [r6]
    9c28:	bl	46958 <__read_chk@plt+0x404d4>
    9c2c:	ldr	r0, [r6]
    9c30:	bl	46b24 <__read_chk@plt+0x406a0>
    9c34:	bl	47128 <__read_chk@plt+0x40ca4>
    9c38:	ldr	r0, [r6]
    9c3c:	bl	466b0 <__read_chk@plt+0x4022c>
    9c40:	cmp	r0, #14
    9c44:	beq	9e40 <__read_chk@plt+0x39bc>
    9c48:	cmp	r0, #15
    9c4c:	bne	a720 <__read_chk@plt+0x429c>
    9c50:	ldr	r0, [pc, #-1948]	; 94bc <__read_chk@plt+0x3038>
    9c54:	add	r0, pc, r0
    9c58:	bl	40110 <__read_chk@plt+0x39c8c>
    9c5c:	b	8f1c <__read_chk@plt+0x2a98>
    9c60:	ldr	r0, [pc, #-1960]	; 94c0 <__read_chk@plt+0x303c>
    9c64:	ldr	r1, [r6]
    9c68:	add	r0, pc, r0
    9c6c:	bl	3dae8 <__read_chk@plt+0x37664>
    9c70:	ldr	r2, [pc, #-1972]	; 94c4 <__read_chk@plt+0x3040>
    9c74:	add	r2, pc, r2
    9c78:	b	7b74 <__read_chk@plt+0x16f0>
    9c7c:	ldr	r3, [pc, #-1980]	; 94c8 <__read_chk@plt+0x3044>
    9c80:	mov	r0, r6
    9c84:	add	r3, pc, r3
    9c88:	ldr	r1, [r3]
    9c8c:	bl	4d0e0 <__read_chk@plt+0x46c5c>
    9c90:	ldr	r8, [sp, #104]	; 0x68
    9c94:	ldr	ip, [pc, #-2000]	; 94cc <__read_chk@plt+0x3048>
    9c98:	mov	r3, #0
    9c9c:	ldr	r1, [r4, #196]	; 0xc4
    9ca0:	add	r4, sp, #2064	; 0x810
    9ca4:	add	ip, pc, ip
    9ca8:	ldr	r2, [r8]
    9cac:	add	r4, r4, #4
    9cb0:	ldr	lr, [ip]
    9cb4:	str	r1, [sp, #24]
    9cb8:	ldr	r1, [pc, #-2032]	; 94d0 <__read_chk@plt+0x304c>
    9cbc:	str	r2, [sp]
    9cc0:	str	r3, [sp, #28]
    9cc4:	add	r1, pc, r1
    9cc8:	ldr	ip, [pc, #-2044]	; 94d4 <__read_chk@plt+0x3050>
    9ccc:	str	r1, [sp, #12]
    9cd0:	ldr	r2, [pc, #-2048]	; 94d8 <__read_chk@plt+0x3054>
    9cd4:	add	ip, pc, ip
    9cd8:	ldr	r1, [pc, #-2052]	; 94dc <__read_chk@plt+0x3058>
    9cdc:	ldr	r3, [pc, #-2052]	; 94e0 <__read_chk@plt+0x305c>
    9ce0:	add	r2, pc, r2
    9ce4:	str	lr, [sp, #16]
    9ce8:	add	r1, pc, r1
    9cec:	str	ip, [sp, #4]
    9cf0:	add	r3, pc, r3
    9cf4:	str	r4, [sp, #8]
    9cf8:	str	r2, [sp, #20]
    9cfc:	ldr	r2, [r8, #20]
    9d00:	mov	r6, r0
    9d04:	bl	4d288 <__read_chk@plt+0x46e04>
    9d08:	mov	r2, #1
    9d0c:	mov	r4, r0
    9d10:	mov	r0, r5
    9d14:	mov	r1, r4
    9d18:	bl	5dc4 <setenv@plt>
    9d1c:	mov	r0, r4
    9d20:	bl	55a8 <free@plt>
    9d24:	mov	r0, r6
    9d28:	bl	55a8 <free@plt>
    9d2c:	b	8cf4 <__read_chk@plt+0x2870>
    9d30:	ldrb	r3, [r4, #2]
    9d34:	cmp	r3, #99	; 0x63
    9d38:	bne	82e0 <__read_chk@plt+0x1e5c>
    9d3c:	ldrb	r3, [r4, #3]
    9d40:	cmp	r3, #0
    9d44:	bne	82e0 <__read_chk@plt+0x1e5c>
    9d48:	mov	r0, #10
    9d4c:	bl	4b4dc <__read_chk@plt+0x45058>
    9d50:	mov	r4, r0
    9d54:	b	8244 <__read_chk@plt+0x1dc0>
    9d58:	mov	r0, r6
    9d5c:	add	r5, r5, #2
    9d60:	bl	49400 <__read_chk@plt+0x42f7c>
    9d64:	add	r1, sp, #10240	; 0x2800
    9d68:	add	r1, r1, #40	; 0x28
    9d6c:	ldr	r6, [sp, #108]	; 0x6c
    9d70:	add	r2, r1, r7, lsl #2
    9d74:	sub	r3, r2, #9920	; 0x26c0
    9d78:	sub	r2, r2, #9536	; 0x2540
    9d7c:	str	r6, [r2, #-4]
    9d80:	str	r0, [r3, #-20]	; 0xffffffec
    9d84:	b	88b4 <__read_chk@plt+0x2430>
    9d88:	ldr	r0, [r5, #192]	; 0xc0
    9d8c:	bl	ca18 <__read_chk@plt+0x6594>
    9d90:	cmp	r0, #0
    9d94:	bne	99dc <__read_chk@plt+0x3558>
    9d98:	mov	sl, #0
    9d9c:	b	6be8 <__read_chk@plt+0x764>
    9da0:	ldr	r1, [pc, #-2244]	; 94e4 <__read_chk@plt+0x3060>
    9da4:	mov	r2, r4
    9da8:	ldr	r0, [pc, #-2248]	; 94e8 <__read_chk@plt+0x3064>
    9dac:	add	r1, pc, r1
    9db0:	add	r0, pc, r0
    9db4:	add	r1, r1, #88	; 0x58
    9db8:	bl	401e0 <__read_chk@plt+0x39d5c>
    9dbc:	add	ip, sp, #10240	; 0x2800
    9dc0:	movw	r3, #55420	; 0xd87c
    9dc4:	add	ip, ip, #40	; 0x28
    9dc8:	movt	r3, #65535	; 0xffff
    9dcc:	ldr	r0, [ip, r3]
    9dd0:	bl	5584 <freeaddrinfo@plt>
    9dd4:	ldr	r4, [pc, #-2288]	; 94ec <__read_chk@plt+0x3068>
    9dd8:	add	r4, pc, r4
    9ddc:	ldr	r5, [r4]
    9de0:	mov	r0, r5
    9de4:	bl	6088 <strlen@plt>
    9de8:	add	r0, r5, r0
    9dec:	ldrb	r3, [r0, #-1]
    9df0:	cmp	r3, #46	; 0x2e
    9df4:	beq	a494 <__read_chk@plt+0x4010>
    9df8:	sub	r4, r5, #1
    9dfc:	mov	r0, #0
    9e00:	ldrb	r9, [r4, #1]!
    9e04:	cmp	r9, #0
    9e08:	beq	a1b8 <__read_chk@plt+0x3d34>
    9e0c:	cmp	r9, #46	; 0x2e
    9e10:	bne	9e00 <__read_chk@plt+0x397c>
    9e14:	mov	r1, #1
    9e18:	bl	7cfd8 <__read_chk@plt+0x76b54>
    9e1c:	b	9e00 <__read_chk@plt+0x397c>
    9e20:	mov	r0, #1
    9e24:	mov	r2, #10
    9e28:	bl	277ac <__read_chk@plt+0x21328>
    9e2c:	mov	r4, r0
    9e30:	b	8244 <__read_chk@plt+0x1dc0>
    9e34:	mov	r8, #1
    9e38:	str	r8, [sp, #96]	; 0x60
    9e3c:	b	95d8 <__read_chk@plt+0x3154>
    9e40:	ldr	r1, [r4, #120]	; 0x78
    9e44:	ldr	r0, [r6]
    9e48:	bl	42978 <__read_chk@plt+0x3c4f4>
    9e4c:	b	8f1c <__read_chk@plt+0x2a98>
    9e50:	ldr	ip, [pc, #-2408]	; 94f0 <__read_chk@plt+0x306c>
    9e54:	add	ip, pc, ip
    9e58:	mov	r5, ip
    9e5c:	b	6cd8 <__read_chk@plt+0x854>
    9e60:	ldr	lr, [pc, #-2420]	; 94f4 <__read_chk@plt+0x3070>
    9e64:	add	lr, pc, lr
    9e68:	mov	r6, lr
    9e6c:	b	6cc0 <__read_chk@plt+0x83c>
    9e70:	ldr	r2, [pc, #-2432]	; 94f8 <__read_chk@plt+0x3074>
    9e74:	add	r2, pc, r2
    9e78:	mov	r3, r2
    9e7c:	b	6c7c <__read_chk@plt+0x7f8>
    9e80:	bl	1a480 <__read_chk@plt+0x13ffc>
    9e84:	b	78d4 <__read_chk@plt+0x1450>
    9e88:	bl	1a480 <__read_chk@plt+0x13ffc>
    9e8c:	b	90d4 <__read_chk@plt+0x2c50>
    9e90:	mov	r0, r4
    9e94:	bl	4c340 <__read_chk@plt+0x45ebc>
    9e98:	b	77f4 <__read_chk@plt+0x1370>
    9e9c:	mov	r0, r5
    9ea0:	bl	4c340 <__read_chk@plt+0x45ebc>
    9ea4:	b	77e4 <__read_chk@plt+0x1360>
    9ea8:	mov	r0, r6
    9eac:	bl	4c340 <__read_chk@plt+0x45ebc>
    9eb0:	b	77d4 <__read_chk@plt+0x1350>
    9eb4:	ldr	r0, [pc, #-2496]	; 94fc <__read_chk@plt+0x3078>
    9eb8:	add	r0, pc, r0
    9ebc:	bl	49400 <__read_chk@plt+0x42f7c>
    9ec0:	str	r0, [r7, #164]	; 0xa4
    9ec4:	b	6848 <__read_chk@plt+0x3c4>
    9ec8:	ldr	r7, [r5]
    9ecc:	ldr	r3, [r7]
    9ed0:	cmp	r3, #0
    9ed4:	bne	8734 <__read_chk@plt+0x22b0>
    9ed8:	ldr	r3, [r7, #20]
    9edc:	cmp	r3, #0
    9ee0:	bne	8734 <__read_chk@plt+0x22b0>
    9ee4:	ldr	r3, [r7, #24]
    9ee8:	cmp	r3, #0
    9eec:	bne	8734 <__read_chk@plt+0x22b0>
    9ef0:	ldr	r3, [r7, #28]
    9ef4:	cmp	r3, #0
    9ef8:	bne	8734 <__read_chk@plt+0x22b0>
    9efc:	ldr	r4, [r7, #32]
    9f00:	cmp	r4, #0
    9f04:	bne	8734 <__read_chk@plt+0x22b0>
    9f08:	mov	r0, r9
    9f0c:	bl	4ada0 <__read_chk@plt+0x4491c>
    9f10:	ldr	r8, [r5]
    9f14:	str	r0, [r7, #4]
    9f18:	mov	r0, sl
    9f1c:	bl	4ada0 <__read_chk@plt+0x4491c>
    9f20:	ldr	r7, [r5]
    9f24:	str	r0, [r8, #8]
    9f28:	ldr	r0, [sp, #72]	; 0x48
    9f2c:	bl	4ada0 <__read_chk@plt+0x4491c>
    9f30:	ldr	r8, [r5]
    9f34:	str	r0, [r7, #12]
    9f38:	ldr	r0, [sp, #76]	; 0x4c
    9f3c:	bl	4ada0 <__read_chk@plt+0x4491c>
    9f40:	mov	r1, r4
    9f44:	ldr	r7, [r5]
    9f48:	str	r0, [r8, #16]
    9f4c:	mov	r0, r9
    9f50:	bl	4ae74 <__read_chk@plt+0x449f0>
    9f54:	mov	r1, r4
    9f58:	ldr	r8, [r5]
    9f5c:	str	r0, [r7, #20]
    9f60:	mov	r0, sl
    9f64:	bl	4ae74 <__read_chk@plt+0x449f0>
    9f68:	mov	r1, r4
    9f6c:	ldr	r7, [r5]
    9f70:	str	r0, [r8, #24]
    9f74:	ldr	r0, [sp, #72]	; 0x48
    9f78:	bl	4ae74 <__read_chk@plt+0x449f0>
    9f7c:	mov	r1, r4
    9f80:	ldr	r4, [r5]
    9f84:	str	r0, [r7, #28]
    9f88:	ldr	r0, [sp, #76]	; 0x4c
    9f8c:	bl	4ae74 <__read_chk@plt+0x449f0>
    9f90:	str	r6, [r5, #8]
    9f94:	str	r0, [r4, #32]
    9f98:	b	8734 <__read_chk@plt+0x22b0>
    9f9c:	ldr	r3, [pc, #-2724]	; 9500 <__read_chk@plt+0x307c>
    9fa0:	mvn	r5, #0
    9fa4:	ldr	ip, [sp, #96]	; 0x60
    9fa8:	add	r3, pc, r3
    9fac:	ldr	r1, [r3, #3996]	; 0xf9c
    9fb0:	ldr	r2, [r3, #128]	; 0x80
    9fb4:	rsbs	r1, r1, #1
    9fb8:	ldr	r0, [ip]
    9fbc:	ldr	r3, [r3, #132]	; 0x84
    9fc0:	movcc	r1, #0
    9fc4:	bl	43fb4 <__read_chk@plt+0x3db30>
    9fc8:	b	788c <__read_chk@plt+0x1408>
    9fcc:	ldr	r4, [sp, #104]	; 0x68
    9fd0:	ldr	r0, [r4, #20]
    9fd4:	ldrb	r3, [r0]
    9fd8:	cmp	r3, #47	; 0x2f
    9fdc:	bne	a1a4 <__read_chk@plt+0x3d20>
    9fe0:	ldrb	r3, [r0, #1]
    9fe4:	cmp	r3, #0
    9fe8:	bne	a890 <__read_chk@plt+0x440c>
    9fec:	ldr	r3, [pc, #-2800]	; 9504 <__read_chk@plt+0x3080>
    9ff0:	add	r3, pc, r3
    9ff4:	add	r4, sp, #6144	; 0x1800
    9ff8:	ldr	r2, [pc, #-2808]	; 9508 <__read_chk@plt+0x3084>
    9ffc:	add	r4, r4, #36	; 0x24
    a000:	ldr	ip, [pc, #-2812]	; 950c <__read_chk@plt+0x3088>
    a004:	mov	r1, #4096	; 0x1000
    a008:	add	r2, pc, r2
    a00c:	add	ip, pc, ip
    a010:	str	r0, [sp, #4]
    a014:	str	r3, [sp, #8]
    a018:	mov	r0, r4
    a01c:	mov	r3, r1
    a020:	str	r2, [sp]
    a024:	str	ip, [sp, #12]
    a028:	mov	r2, #1
    a02c:	bl	60b8 <__snprintf_chk@plt>
    a030:	movw	r3, #4094	; 0xffe
    a034:	sub	r0, r0, #1
    a038:	cmp	r0, r3
    a03c:	bhi	8758 <__read_chk@plt+0x22d4>
    a040:	mov	r0, #3
    a044:	mov	r1, r4
    a048:	add	r2, sp, #232	; 0xe8
    a04c:	bl	562c <__xstat64@plt>
    a050:	cmp	r0, #0
    a054:	bge	8758 <__read_chk@plt+0x22d4>
    a058:	mov	r0, r4
    a05c:	bl	7bc88 <__read_chk@plt+0x75804>
    a060:	mov	r0, r4
    a064:	mov	r1, #448	; 0x1c0
    a068:	bl	5df4 <mkdir@plt>
    a06c:	cmp	r0, #0
    a070:	blt	a8a8 <__read_chk@plt+0x4424>
    a074:	mov	r0, #0
    a078:	bl	7bc88 <__read_chk@plt+0x75804>
    a07c:	b	8758 <__read_chk@plt+0x22d4>
    a080:	ldr	r3, [pc, #-2936]	; 9510 <__read_chk@plt+0x308c>
    a084:	add	r3, pc, r3
    a088:	ldr	r3, [r3, #4]
    a08c:	cmp	r3, #0
    a090:	beq	9080 <__read_chk@plt+0x2bfc>
    a094:	ldr	r0, [pc, #-2952]	; 9514 <__read_chk@plt+0x3090>
    a098:	add	r0, pc, r0
    a09c:	bl	401e0 <__read_chk@plt+0x39d5c>
    a0a0:	b	9044 <__read_chk@plt+0x2bc0>
    a0a4:	mov	r5, #1
    a0a8:	b	9030 <__read_chk@plt+0x2bac>
    a0ac:	ldr	r6, [sp, #104]	; 0x68
    a0b0:	ldr	r0, [r6]
    a0b4:	bl	49400 <__read_chk@plt+0x42f7c>
    a0b8:	str	r0, [r4, #196]	; 0xc4
    a0bc:	b	6f38 <__read_chk@plt+0xab4>
    a0c0:	ldr	r0, [pc, #-2992]	; 9518 <__read_chk@plt+0x3094>
    a0c4:	add	r0, pc, r0
    a0c8:	bl	401e0 <__read_chk@plt+0x39d5c>
    a0cc:	mov	r3, #0
    a0d0:	str	r3, [r4, r5]
    a0d4:	b	6de4 <__read_chk@plt+0x960>
    a0d8:	bl	afe8 <__read_chk@plt+0x4b64>
    a0dc:	b	774c <__read_chk@plt+0x12c8>
    a0e0:	ldr	r0, [pc, #-3020]	; 951c <__read_chk@plt+0x3098>
    a0e4:	add	r8, sp, #10240	; 0x2800
    a0e8:	add	r8, r8, #40	; 0x28
    a0ec:	add	r0, pc, r0
    a0f0:	bl	401e0 <__read_chk@plt+0x39d5c>
    a0f4:	movw	r2, #55416	; 0xd878
    a0f8:	movw	r3, #55420	; 0xd87c
    a0fc:	movt	r2, #65535	; 0xffff
    a100:	movt	r3, #65535	; 0xffff
    a104:	str	r6, [sp]
    a108:	mov	r0, r6
    a10c:	mov	r1, r4
    a110:	ldr	r2, [r8, r2]
    a114:	ldr	r3, [r8, r3]
    a118:	bl	3c0c8 <__read_chk@plt+0x35c44>
    a11c:	ldr	ip, [sp, #96]	; 0x60
    a120:	ldr	r0, [ip]
    a124:	bl	466b0 <__read_chk@plt+0x4022c>
    a128:	cmp	r0, #14
    a12c:	beq	a400 <__read_chk@plt+0x3f7c>
    a130:	cmp	r0, #15
    a134:	bne	a6a8 <__read_chk@plt+0x4224>
    a138:	ldr	r0, [pc, #-3104]	; 9520 <__read_chk@plt+0x309c>
    a13c:	add	r0, pc, r0
    a140:	bl	40110 <__read_chk@plt+0x39c8c>
    a144:	mov	r1, r5
    a148:	b	9084 <__read_chk@plt+0x2c00>
    a14c:	ldr	r0, [pc, #-3120]	; 9524 <__read_chk@plt+0x30a0>
    a150:	add	r0, pc, r0
    a154:	bl	401e0 <__read_chk@plt+0x39d5c>
    a158:	ldr	r6, [sp, #96]	; 0x60
    a15c:	mov	r1, #80	; 0x50
    a160:	ldr	r0, [r6]
    a164:	bl	468e8 <__read_chk@plt+0x40464>
    a168:	ldr	r1, [pc, #-3144]	; 9528 <__read_chk@plt+0x30a4>
    a16c:	ldr	r0, [r6]
    a170:	add	r1, pc, r1
    a174:	bl	46a00 <__read_chk@plt+0x4057c>
    a178:	ldr	r0, [r6]
    a17c:	mov	r1, r4
    a180:	bl	4691c <__read_chk@plt+0x40498>
    a184:	ldr	r0, [r6]
    a188:	bl	46b24 <__read_chk@plt+0x406a0>
    a18c:	b	78b4 <__read_chk@plt+0x1430>
    a190:	ldr	r0, [pc, #-3180]	; 952c <__read_chk@plt+0x30a8>
    a194:	add	r0, pc, r0
    a198:	bl	49400 <__read_chk@plt+0x42f7c>
    a19c:	str	r0, [r7, #164]	; 0xa4
    a1a0:	b	6848 <__read_chk@plt+0x3c4>
    a1a4:	ldr	r3, [pc, #-3196]	; 9530 <__read_chk@plt+0x30ac>
    a1a8:	add	r3, pc, r3
    a1ac:	b	9ff4 <__read_chk@plt+0x3b70>
    a1b0:	mov	sl, #0
    a1b4:	b	6bb4 <__read_chk@plt+0x730>
    a1b8:	ldr	r2, [pc, #-3212]	; 9534 <__read_chk@plt+0x30b0>
    a1bc:	movw	r3, #4180	; 0x1054
    a1c0:	add	r2, pc, r2
    a1c4:	ldr	r3, [r2, r3]
    a1c8:	cmp	r0, r3
    a1cc:	bgt	a684 <__read_chk@plt+0x4200>
    a1d0:	ldr	ip, [pc, #-3232]	; 9538 <__read_chk@plt+0x30b4>
    a1d4:	add	r8, r2, #4032	; 0xfc0
    a1d8:	ldr	r3, [pc, #-3236]	; 953c <__read_chk@plt+0x30b8>
    a1dc:	add	r8, r8, #12
    a1e0:	add	ip, pc, ip
    a1e4:	ldr	r4, [pc, #-3244]	; 9540 <__read_chk@plt+0x30bc>
    a1e8:	str	ip, [sp, #108]	; 0x6c
    a1ec:	add	r3, pc, r3
    a1f0:	ldr	ip, [pc, #-3252]	; 9544 <__read_chk@plt+0x30c0>
    a1f4:	mov	sl, r2
    a1f8:	add	r4, pc, r4
    a1fc:	add	r3, r3, #104	; 0x68
    a200:	add	ip, pc, ip
    a204:	str	r4, [sp, #100]	; 0x64
    a208:	str	r3, [sp, #124]	; 0x7c
    a20c:	str	ip, [sp, #120]	; 0x78
    a210:	ldr	r3, [sl, #4044]	; 0xfcc
    a214:	cmp	r9, r3
    a218:	bge	a4fc <__read_chk@plt+0x4078>
    a21c:	ldr	ip, [sp, #100]	; 0x64
    a220:	add	lr, sp, #10240	; 0x2800
    a224:	add	lr, lr, #40	; 0x28
    a228:	movw	r3, #60408	; 0xebf8
    a22c:	movt	r3, #65535	; 0xffff
    a230:	ldr	r1, [sp, #108]	; 0x6c
    a234:	ldr	r2, [ip]
    a238:	mov	r5, #0
    a23c:	mov	r0, r6
    a240:	strb	r5, [lr, r3]
    a244:	add	ip, sp, #5120	; 0x1400
    a248:	ldr	r3, [r8, #4]!
    a24c:	add	ip, ip, #32
    a250:	str	ip, [sp, #80]	; 0x50
    a254:	bl	49430 <__read_chk@plt+0x42fac>
    a258:	ldr	ip, [sp, #100]	; 0x64
    a25c:	add	r0, sp, #10240	; 0x2800
    a260:	movw	r4, #55456	; 0xd8a0
    a264:	add	r0, r0, #40	; 0x28
    a268:	movt	r4, #65535	; 0xffff
    a26c:	ldr	r2, [ip]
    a270:	ldr	r3, [r0, r4]
    a274:	ldr	r1, [sp, #124]	; 0x7c
    a278:	ldr	r0, [sp, #120]	; 0x78
    a27c:	bl	402b0 <__read_chk@plt+0x39e2c>
    a280:	add	lr, sp, #10240	; 0x2800
    a284:	add	lr, lr, #40	; 0x28
    a288:	mov	r2, r5
    a28c:	ldr	r3, [sp, #80]	; 0x50
    a290:	mov	r1, r7
    a294:	ldr	r0, [lr, r4]
    a298:	bl	bb60 <__read_chk@plt+0x56dc>
    a29c:	cmp	r0, #0
    a2a0:	beq	a470 <__read_chk@plt+0x3fec>
    a2a4:	mov	sl, r0
    a2a8:	add	r2, sp, #10240	; 0x2800
    a2ac:	movw	r3, #55456	; 0xd8a0
    a2b0:	add	r2, r2, #40	; 0x28
    a2b4:	movt	r3, #65535	; 0xffff
    a2b8:	ldr	r4, [r2, r3]
    a2bc:	mov	r0, r4
    a2c0:	bl	6088 <strlen@plt>
    a2c4:	movw	r3, #60408	; 0xebf8
    a2c8:	movt	r3, #65535	; 0xffff
    a2cc:	mov	r2, #0
    a2d0:	add	r0, r4, r0
    a2d4:	add	r4, sp, #10240	; 0x2800
    a2d8:	add	r4, r4, #40	; 0x28
    a2dc:	strb	r2, [r0, #-1]
    a2e0:	ldrb	r3, [r4, r3]
    a2e4:	uxtb	r3, r3
    a2e8:	cmp	r3, r2
    a2ec:	beq	a3a8 <__read_chk@plt+0x3f24>
    a2f0:	ldr	r2, [pc, #-3504]	; 9548 <__read_chk@plt+0x30c4>
    a2f4:	movw	r3, #4188	; 0x105c
    a2f8:	add	r2, pc, r2
    a2fc:	ldr	r3, [r2, r3]
    a300:	cmp	r3, #0
    a304:	beq	a3a8 <__read_chk@plt+0x3f24>
    a308:	ldr	r0, [sp, #96]	; 0x60
    a30c:	mov	r1, r6
    a310:	ldr	r2, [sp, #80]	; 0x50
    a314:	bl	b0f0 <__read_chk@plt+0x4c6c>
    a318:	cmp	r0, #0
    a31c:	beq	a3a8 <__read_chk@plt+0x3f24>
    a320:	ldr	r4, [pc, #-3548]	; 954c <__read_chk@plt+0x30c8>
    a324:	add	r8, sp, #10240	; 0x2800
    a328:	add	r8, r8, #40	; 0x28
    a32c:	add	r4, pc, r4
    a330:	ldr	r0, [r4]
    a334:	bl	55a8 <free@plt>
    a338:	movw	r3, #55456	; 0xd8a0
    a33c:	movt	r3, #65535	; 0xffff
    a340:	ldr	r3, [r8, r3]
    a344:	str	r3, [r4]
    a348:	b	6bb4 <__read_chk@plt+0x730>
    a34c:	ldrb	r3, [r4, #3]
    a350:	cmp	r3, #0
    a354:	bne	82e0 <__read_chk@plt+0x1e5c>
    a358:	mov	r0, #10
    a35c:	bl	665f4 <__read_chk@plt+0x60170>
    a360:	mov	r4, r0
    a364:	b	8244 <__read_chk@plt+0x1dc0>
    a368:	ldr	r1, [pc, #-3616]	; 9550 <__read_chk@plt+0x30cc>
    a36c:	add	r1, pc, r1
    a370:	b	8f60 <__read_chk@plt+0x2adc>
    a374:	mov	r1, #1
    a378:	mov	r2, #10
    a37c:	bl	277ac <__read_chk@plt+0x21328>
    a380:	mov	r4, r0
    a384:	b	8244 <__read_chk@plt+0x1dc0>
    a388:	mvn	r2, #0
    a38c:	mov	r5, r7
    a390:	bl	401e0 <__read_chk@plt+0x39d5c>
    a394:	add	lr, sp, #10240	; 0x2800
    a398:	add	lr, lr, #40	; 0x28
    a39c:	ldr	r0, [lr, fp]
    a3a0:	bl	55a8 <free@plt>
    a3a4:	b	88b4 <__read_chk@plt+0x2430>
    a3a8:	ldr	r1, [pc, #-3676]	; 9554 <__read_chk@plt+0x30d0>
    a3ac:	add	r6, sp, #10240	; 0x2800
    a3b0:	add	r6, r6, #40	; 0x28
    a3b4:	movw	r3, #55456	; 0xd8a0
    a3b8:	add	r1, pc, r1
    a3bc:	movt	r3, #65535	; 0xffff
    a3c0:	ldr	r0, [pc, #-3696]	; 9558 <__read_chk@plt+0x30d4>
    a3c4:	ldr	r2, [r6, r3]
    a3c8:	add	r0, pc, r0
    a3cc:	ldr	r1, [r1]
    a3d0:	bl	401e0 <__read_chk@plt+0x39d5c>
    a3d4:	b	a320 <__read_chk@plt+0x3e9c>
    a3d8:	add	r1, sp, #10240	; 0x2800
    a3dc:	movw	r3, #55456	; 0xd8a0
    a3e0:	add	r1, r1, #40	; 0x28
    a3e4:	movt	r3, #65535	; 0xffff
    a3e8:	str	r8, [sp, #108]	; 0x6c
    a3ec:	ldr	r0, [r1, r3]
    a3f0:	bl	55a8 <free@plt>
    a3f4:	b	87f0 <__read_chk@plt+0x236c>
    a3f8:	bl	c9b4 <__read_chk@plt+0x6530>
    a3fc:	b	95f0 <__read_chk@plt+0x316c>
    a400:	mov	r1, #1
    a404:	b	9084 <__read_chk@plt+0x2c00>
    a408:	bl	4c4dc <__read_chk@plt+0x46058>
    a40c:	ldr	r1, [pc, #-3768]	; 955c <__read_chk@plt+0x30d8>
    a410:	mov	r2, r4
    a414:	add	r1, pc, r1
    a418:	add	r1, r1, #88	; 0x58
    a41c:	mov	r3, r0
    a420:	ldr	r0, [pc, #-3784]	; 9560 <__read_chk@plt+0x30dc>
    a424:	add	r0, pc, r0
    a428:	bl	401e0 <__read_chk@plt+0x39d5c>
    a42c:	b	9dbc <__read_chk@plt+0x3938>
    a430:	ldr	r1, [pc, #-3796]	; 9564 <__read_chk@plt+0x30e0>
    a434:	mov	r2, r4
    a438:	ldr	r0, [pc, #-3800]	; 9568 <__read_chk@plt+0x30e4>
    a43c:	mov	r3, r9
    a440:	add	r1, pc, r1
    a444:	str	sl, [sp]
    a448:	add	r1, r1, #88	; 0x58
    a44c:	add	r0, pc, r0
    a450:	bl	4005c <__read_chk@plt+0x39bd8>
    a454:	add	r8, sp, #10240	; 0x2800
    a458:	ldr	r4, [sp, #80]	; 0x50
    a45c:	movw	r3, #60408	; 0xebf8
    a460:	add	r8, r8, #40	; 0x28
    a464:	movt	r3, #65535	; 0xffff
    a468:	strb	r4, [r8, r3]
    a46c:	b	9dbc <__read_chk@plt+0x3938>
    a470:	add	r1, sp, #10240	; 0x2800
    a474:	add	r1, r1, #40	; 0x28
    a478:	ldr	r0, [r1, r4]
    a47c:	bl	55a8 <free@plt>
    a480:	mov	r0, r9
    a484:	mov	r1, #1
    a488:	bl	7cfd8 <__read_chk@plt+0x76b54>
    a48c:	mov	r9, r0
    a490:	b	a210 <__read_chk@plt+0x3d8c>
    a494:	ldr	r1, [pc, #-3888]	; 956c <__read_chk@plt+0x30e8>
    a498:	add	r8, sp, #5120	; 0x1400
    a49c:	ldr	r0, [pc, #-3892]	; 9570 <__read_chk@plt+0x30ec>
    a4a0:	add	r8, r8, #32
    a4a4:	add	r1, pc, r1
    a4a8:	str	r8, [sp, #80]	; 0x50
    a4ac:	add	r1, r1, #104	; 0x68
    a4b0:	add	r0, pc, r0
    a4b4:	bl	402b0 <__read_chk@plt+0x39e2c>
    a4b8:	ldr	r0, [r4]
    a4bc:	bl	49400 <__read_chk@plt+0x42f7c>
    a4c0:	add	ip, sp, #10240	; 0x2800
    a4c4:	add	ip, ip, #40	; 0x28
    a4c8:	movw	r5, #55456	; 0xd8a0
    a4cc:	movt	r5, #65535	; 0xffff
    a4d0:	mov	r1, r7
    a4d4:	ldr	r3, [sp, #80]	; 0x50
    a4d8:	mov	r2, #0
    a4dc:	str	r0, [ip, r5]
    a4e0:	bl	bb60 <__read_chk@plt+0x56dc>
    a4e4:	subs	sl, r0, #0
    a4e8:	bne	a2a8 <__read_chk@plt+0x3e24>
    a4ec:	add	lr, sp, #10240	; 0x2800
    a4f0:	add	lr, lr, #40	; 0x28
    a4f4:	ldr	r0, [lr, r5]
    a4f8:	bl	55a8 <free@plt>
    a4fc:	ldr	r2, [pc, #-3984]	; 9574 <__read_chk@plt+0x30f0>
    a500:	movw	r3, #4184	; 0x1058
    a504:	add	r2, pc, r2
    a508:	ldr	r3, [r2, r3]
    a50c:	cmp	r3, #0
    a510:	beq	a8e0 <__read_chk@plt+0x445c>
    a514:	ldr	r3, [pc, #-4004]	; 9578 <__read_chk@plt+0x30f4>
    a518:	mov	sl, #0
    a51c:	ldr	r1, [pc, #-4008]	; 957c <__read_chk@plt+0x30f8>
    a520:	add	r3, pc, r3
    a524:	ldr	r0, [pc, #-4012]	; 9580 <__read_chk@plt+0x30fc>
    a528:	add	r1, pc, r1
    a52c:	add	r0, pc, r0
    a530:	ldr	r2, [r3]
    a534:	add	r1, r1, #104	; 0x68
    a538:	bl	40248 <__read_chk@plt+0x39dc4>
    a53c:	b	6bb4 <__read_chk@plt+0x730>
    a540:	bl	4c4dc <__read_chk@plt+0x46058>
    a544:	ldr	r1, [pc, #-4040]	; 9584 <__read_chk@plt+0x3100>
    a548:	mov	r2, r4
    a54c:	add	r1, pc, r1
    a550:	add	r1, r1, #88	; 0x58
    a554:	mov	r3, r0
    a558:	ldr	r0, [pc, #-4056]	; 9588 <__read_chk@plt+0x3104>
    a55c:	add	r0, pc, r0
    a560:	bl	40248 <__read_chk@plt+0x39dc4>
    a564:	b	9dd4 <__read_chk@plt+0x3950>
    a568:	ldr	r0, [pc, #-4068]	; 958c <__read_chk@plt+0x3108>
    a56c:	add	r0, pc, r0
    a570:	bl	3dae8 <__read_chk@plt+0x37664>
    a574:	ldr	r0, [pc, #-4076]	; 9590 <__read_chk@plt+0x310c>
    a578:	add	r0, pc, r0
    a57c:	bl	3dae8 <__read_chk@plt+0x37664>
    a580:	ldr	r8, [sp, #68]	; 0x44
    a584:	ldr	r0, [r8]
    a588:	bl	5740 <strerror@plt>
    a58c:	mov	r1, r0
    a590:	ldr	r0, [pc, #872]	; a900 <__read_chk@plt+0x447c>
    a594:	add	r0, pc, r0
    a598:	bl	3dae8 <__read_chk@plt+0x37664>
    a59c:	ldr	r2, [pc, #864]	; a904 <__read_chk@plt+0x4480>
    a5a0:	mov	r1, #1
    a5a4:	ldr	r0, [pc, #860]	; a908 <__read_chk@plt+0x4484>
    a5a8:	ldr	r3, [r6]
    a5ac:	add	r2, pc, r2
    a5b0:	ldr	r0, [fp, r0]
    a5b4:	ldr	r0, [r0]
    a5b8:	bl	58a8 <__fprintf_chk@plt>
    a5bc:	mov	r0, #255	; 0xff
    a5c0:	bl	5728 <exit@plt>
    a5c4:	ldr	r2, [pc, #832]	; a90c <__read_chk@plt+0x4488>
    a5c8:	mov	r1, #1
    a5cc:	ldr	r0, [pc, #820]	; a908 <__read_chk@plt+0x4484>
    a5d0:	ldr	r3, [r6]
    a5d4:	add	r2, pc, r2
    a5d8:	b	a5b0 <__read_chk@plt+0x412c>
    a5dc:	ldr	r2, [pc, #812]	; a910 <__read_chk@plt+0x448c>
    a5e0:	mov	r1, #1
    a5e4:	ldr	r0, [pc, #796]	; a908 <__read_chk@plt+0x4484>
    a5e8:	ldr	r3, [r7]
    a5ec:	add	r2, pc, r2
    a5f0:	b	a5b0 <__read_chk@plt+0x412c>
    a5f4:	ldr	r2, [pc, #792]	; a914 <__read_chk@plt+0x4490>
    a5f8:	mov	r1, #1
    a5fc:	ldr	r0, [pc, #772]	; a908 <__read_chk@plt+0x4484>
    a600:	ldr	r3, [r6]
    a604:	add	r2, pc, r2
    a608:	b	a5b0 <__read_chk@plt+0x412c>
    a60c:	ldr	r0, [pc, #772]	; a918 <__read_chk@plt+0x4494>
    a610:	add	r0, pc, r0
    a614:	bl	3dae8 <__read_chk@plt+0x37664>
    a618:	ldr	r0, [pc, #764]	; a91c <__read_chk@plt+0x4498>
    a61c:	add	r0, pc, r0
    a620:	bl	3dae8 <__read_chk@plt+0x37664>
    a624:	ldr	r2, [pc, #756]	; a920 <__read_chk@plt+0x449c>
    a628:	mov	r3, r6
    a62c:	ldr	r0, [pc, #724]	; a908 <__read_chk@plt+0x4484>
    a630:	mov	r1, #1
    a634:	add	r2, pc, r2
    a638:	b	a5b0 <__read_chk@plt+0x412c>
    a63c:	ldr	r0, [pc, #736]	; a924 <__read_chk@plt+0x44a0>
    a640:	add	r0, pc, r0
    a644:	bl	3dae8 <__read_chk@plt+0x37664>
    a648:	ldr	r0, [pc, #728]	; a928 <__read_chk@plt+0x44a4>
    a64c:	add	r0, pc, r0
    a650:	bl	3dae8 <__read_chk@plt+0x37664>
    a654:	ldr	r0, [pc, #720]	; a92c <__read_chk@plt+0x44a8>
    a658:	add	r0, pc, r0
    a65c:	bl	3dae8 <__read_chk@plt+0x37664>
    a660:	ldr	r2, [pc, #712]	; a930 <__read_chk@plt+0x44ac>
    a664:	mov	r1, #1
    a668:	ldr	r0, [pc, #664]	; a908 <__read_chk@plt+0x4484>
    a66c:	ldr	r3, [r6]
    a670:	add	r2, pc, r2
    a674:	b	a5b0 <__read_chk@plt+0x412c>
    a678:	ldr	r0, [pc, #692]	; a934 <__read_chk@plt+0x44b0>
    a67c:	add	r0, pc, r0
    a680:	bl	3dae8 <__read_chk@plt+0x37664>
    a684:	ldr	r1, [pc, #684]	; a938 <__read_chk@plt+0x44b4>
    a688:	mov	r2, r5
    a68c:	ldr	r0, [pc, #680]	; a93c <__read_chk@plt+0x44b8>
    a690:	mov	sl, r9
    a694:	add	r1, pc, r1
    a698:	add	r0, pc, r0
    a69c:	add	r1, r1, #104	; 0x68
    a6a0:	bl	402b0 <__read_chk@plt+0x39e2c>
    a6a4:	b	6bb4 <__read_chk@plt+0x730>
    a6a8:	ldr	r0, [pc, #656]	; a940 <__read_chk@plt+0x44bc>
    a6ac:	add	r0, pc, r0
    a6b0:	bl	471e0 <__read_chk@plt+0x40d5c>
    a6b4:	ldr	ip, [sp, #68]	; 0x44
    a6b8:	ldr	r0, [ip]
    a6bc:	bl	5740 <strerror@plt>
    a6c0:	mov	r1, r0
    a6c4:	ldr	r0, [pc, #632]	; a944 <__read_chk@plt+0x44c0>
    a6c8:	add	r0, pc, r0
    a6cc:	bl	3dae8 <__read_chk@plt+0x37664>
    a6d0:	ldr	r0, [pc, #624]	; a948 <__read_chk@plt+0x44c4>
    a6d4:	add	r0, pc, r0
    a6d8:	bl	3dae8 <__read_chk@plt+0x37664>
    a6dc:	ldr	r3, [pc, #616]	; a94c <__read_chk@plt+0x44c8>
    a6e0:	ldr	r0, [pc, #616]	; a950 <__read_chk@plt+0x44cc>
    a6e4:	add	r3, pc, r3
    a6e8:	add	r0, pc, r0
    a6ec:	ldr	r1, [r3]
    a6f0:	bl	108c0 <__read_chk@plt+0xa43c>
    a6f4:	mov	r0, #0
    a6f8:	bl	5728 <exit@plt>
    a6fc:	ldr	r1, [pc, #592]	; a954 <__read_chk@plt+0x44d0>
    a700:	ldr	r0, [pc, #592]	; a958 <__read_chk@plt+0x44d4>
    a704:	add	r1, pc, r1
    a708:	add	r0, pc, r0
    a70c:	add	r1, r1, #128	; 0x80
    a710:	bl	3dae8 <__read_chk@plt+0x37664>
    a714:	ldr	r0, [pc, #576]	; a95c <__read_chk@plt+0x44d8>
    a718:	add	r0, pc, r0
    a71c:	bl	3dae8 <__read_chk@plt+0x37664>
    a720:	ldr	r0, [pc, #568]	; a960 <__read_chk@plt+0x44dc>
    a724:	add	r0, pc, r0
    a728:	bl	471e0 <__read_chk@plt+0x40d5c>
    a72c:	ldr	ip, [sp, #68]	; 0x44
    a730:	ldr	r0, [ip]
    a734:	bl	5740 <strerror@plt>
    a738:	mov	r1, r0
    a73c:	ldr	r0, [pc, #544]	; a964 <__read_chk@plt+0x44e0>
    a740:	add	r0, pc, r0
    a744:	bl	3dae8 <__read_chk@plt+0x37664>
    a748:	ldr	r0, [pc, #536]	; a968 <__read_chk@plt+0x44e4>
    a74c:	add	r0, pc, r0
    a750:	bl	3dae8 <__read_chk@plt+0x37664>
    a754:	ldr	r0, [r8]
    a758:	bl	5740 <strerror@plt>
    a75c:	mov	r1, r0
    a760:	ldr	r0, [pc, #516]	; a96c <__read_chk@plt+0x44e8>
    a764:	add	r0, pc, r0
    a768:	bl	3dae8 <__read_chk@plt+0x37664>
    a76c:	ldr	r0, [pc, #508]	; a970 <__read_chk@plt+0x44ec>
    a770:	add	r0, pc, r0
    a774:	bl	3dae8 <__read_chk@plt+0x37664>
    a778:	ldr	r0, [pc, #500]	; a974 <__read_chk@plt+0x44f0>
    a77c:	add	r0, pc, r0
    a780:	bl	3dae8 <__read_chk@plt+0x37664>
    a784:	ldr	r4, [sp, #68]	; 0x44
    a788:	ldr	r0, [r4]
    a78c:	bl	5740 <strerror@plt>
    a790:	mov	r1, r0
    a794:	ldr	r0, [pc, #476]	; a978 <__read_chk@plt+0x44f4>
    a798:	add	r0, pc, r0
    a79c:	bl	3dae8 <__read_chk@plt+0x37664>
    a7a0:	ldr	r0, [pc, #468]	; a97c <__read_chk@plt+0x44f8>
    a7a4:	ldr	r1, [r6]
    a7a8:	add	r0, pc, r0
    a7ac:	bl	40110 <__read_chk@plt+0x39c8c>
    a7b0:	mov	r0, #255	; 0xff
    a7b4:	bl	5728 <exit@plt>
    a7b8:	ldr	r0, [pc, #448]	; a980 <__read_chk@plt+0x44fc>
    a7bc:	movw	r3, #1833	; 0x729
    a7c0:	ldr	r2, [pc, #444]	; a984 <__read_chk@plt+0x4500>
    a7c4:	add	r0, pc, r0
    a7c8:	add	r2, pc, r2
    a7cc:	bl	40110 <__read_chk@plt+0x39c8c>
    a7d0:	ldr	r1, [pc, #432]	; a988 <__read_chk@plt+0x4504>
    a7d4:	ldr	r0, [r6]
    a7d8:	add	r1, pc, r1
    a7dc:	bl	467c0 <__read_chk@plt+0x4033c>
    a7e0:	ldr	r0, [pc, #420]	; a98c <__read_chk@plt+0x4508>
    a7e4:	add	r0, pc, r0
    a7e8:	bl	3dae8 <__read_chk@plt+0x37664>
    a7ec:	ldr	r1, [pc, #412]	; a990 <__read_chk@plt+0x450c>
    a7f0:	ldr	r0, [pc, #412]	; a994 <__read_chk@plt+0x4510>
    a7f4:	add	r1, pc, r1
    a7f8:	add	r0, pc, r0
    a7fc:	add	r1, r1, #136	; 0x88
    a800:	bl	3dae8 <__read_chk@plt+0x37664>
    a804:	ldr	r8, [sp, #68]	; 0x44
    a808:	ldr	r0, [r8]
    a80c:	bl	5740 <strerror@plt>
    a810:	mov	r1, r0
    a814:	ldr	r0, [pc, #380]	; a998 <__read_chk@plt+0x4514>
    a818:	add	r0, pc, r0
    a81c:	bl	3dae8 <__read_chk@plt+0x37664>
    a820:	ldr	r0, [pc, #372]	; a99c <__read_chk@plt+0x4518>
    a824:	add	r0, pc, r0
    a828:	bl	3dae8 <__read_chk@plt+0x37664>
    a82c:	ldr	r0, [pc, #364]	; a9a0 <__read_chk@plt+0x451c>
    a830:	add	r0, pc, r0
    a834:	bl	3dae8 <__read_chk@plt+0x37664>
    a838:	ldr	r4, [sp, #68]	; 0x44
    a83c:	ldr	r0, [r4]
    a840:	bl	5740 <strerror@plt>
    a844:	mov	r1, r0
    a848:	ldr	r0, [pc, #340]	; a9a4 <__read_chk@plt+0x4520>
    a84c:	add	r0, pc, r0
    a850:	bl	3dae8 <__read_chk@plt+0x37664>
    a854:	ldr	r0, [pc, #332]	; a9a8 <__read_chk@plt+0x4524>
    a858:	add	r0, pc, r0
    a85c:	bl	3dae8 <__read_chk@plt+0x37664>
    a860:	ldr	r0, [pc, #324]	; a9ac <__read_chk@plt+0x4528>
    a864:	add	r0, pc, r0
    a868:	bl	3dae8 <__read_chk@plt+0x37664>
    a86c:	ldr	r0, [pc, #316]	; a9b0 <__read_chk@plt+0x452c>
    a870:	add	r0, pc, r0
    a874:	bl	3dae8 <__read_chk@plt+0x37664>
    a878:	ldr	r2, [pc, #308]	; a9b4 <__read_chk@plt+0x4530>
    a87c:	mov	r1, #1
    a880:	ldr	r0, [pc, #128]	; a908 <__read_chk@plt+0x4484>
    a884:	ldr	r3, [r6]
    a888:	add	r2, pc, r2
    a88c:	b	a5b0 <__read_chk@plt+0x412c>
    a890:	ldr	r3, [pc, #288]	; a9b8 <__read_chk@plt+0x4534>
    a894:	add	r3, pc, r3
    a898:	b	9ff4 <__read_chk@plt+0x3b70>
    a89c:	ldr	r0, [pc, #280]	; a9bc <__read_chk@plt+0x4538>
    a8a0:	add	r0, pc, r0
    a8a4:	bl	471e0 <__read_chk@plt+0x40d5c>
    a8a8:	ldr	r0, [pc, #272]	; a9c0 <__read_chk@plt+0x453c>
    a8ac:	mov	r1, r4
    a8b0:	add	r0, pc, r0
    a8b4:	bl	4005c <__read_chk@plt+0x39bd8>
    a8b8:	b	a074 <__read_chk@plt+0x3bf0>
    a8bc:	bl	5d64 <__stack_chk_fail@plt>
    a8c0:	ldr	r1, [pc, #252]	; a9c4 <__read_chk@plt+0x4540>
    a8c4:	mov	r2, r4
    a8c8:	ldr	r0, [pc, #248]	; a9c8 <__read_chk@plt+0x4544>
    a8cc:	add	r1, pc, r1
    a8d0:	add	r0, pc, r0
    a8d4:	add	r1, r1, #88	; 0x58
    a8d8:	bl	401e0 <__read_chk@plt+0x39d5c>
    a8dc:	b	9dd4 <__read_chk@plt+0x3950>
    a8e0:	ldr	r3, [pc, #228]	; a9cc <__read_chk@plt+0x4548>
    a8e4:	ldr	r4, [sp, #76]	; 0x4c
    a8e8:	add	r3, pc, r3
    a8ec:	ldr	r0, [pc, #220]	; a9d0 <__read_chk@plt+0x454c>
    a8f0:	ldr	r1, [r4]
    a8f4:	add	r0, pc, r0
    a8f8:	ldr	r2, [r3]
    a8fc:	bl	3dae8 <__read_chk@plt+0x37664>
    a900:	andeq	r4, r7, r0, lsr #32
    a904:	andeq	r4, r7, r4, ror #7
    a908:	andeq	r0, r0, r4, asr #12
    a90c:	andeq	r4, r7, ip, lsr r3
    a910:	andeq	r4, r7, r4, lsl r2
    a914:	andeq	r4, r7, r0, ror #6
    a918:	ldrdeq	r3, [r7], -ip
    a91c:	strdeq	r3, [r7], -ip
    a920:	strdeq	r4, [r7], -r8
    a924:	andeq	r4, r7, r8, ror r1
    a928:	andeq	r4, r7, ip, lsl #3
    a92c:	andeq	r3, r7, ip, ror #31
    a930:	andeq	r4, r7, r8, asr #5
    a934:	strheq	r4, [r7], -r0
    a938:	andeq	r3, r7, r8, lsl #12
    a93c:	andeq	r4, r7, r4, ror #10
    a940:	andeq	r4, r7, r4, asr sp
    a944:	andeq	r4, r7, r4, asr #17
    a948:	andeq	r4, r7, r0, asr r8
    a94c:	muleq	fp, r8, sp
    a950:	andeq	r7, fp, r0, ror #23
    a954:	muleq	r7, r8, r5
    a958:	andeq	r4, r7, r0, lsl #15
    a95c:	muleq	r7, r8, fp
    a960:	strdeq	r4, [r7], -r4	; <UNPREDICTABLE>
    a964:	andeq	sp, r7, ip, lsr #22
    a968:	andeq	r3, r7, r4, lsr #28
    a96c:	andeq	r4, r7, r8, lsr #16
    a970:	andeq	r4, r7, r8, lsl #11
    a974:	strdeq	r4, [r7], -ip
    a978:	andeq	r3, r7, r4, lsl #28
    a97c:	andeq	r3, r7, r8, lsr #28
    a980:	andeq	r4, r7, r8, ror #24
    a984:	muleq	r7, ip, ip
    a988:	muleq	r7, r4, ip
    a98c:	andeq	r4, r7, ip, lsl r6
    a990:	andeq	r3, r7, r8, lsr #9
    a994:	andeq	r4, r7, r4, lsl r9
    a998:	andeq	r4, r7, ip, ror r8
    a99c:	andeq	r4, r7, r8, lsl #19
    a9a0:	andeq	r4, r7, r8, lsr r8
    a9a4:	andeq	r3, r7, r0, asr sp
    a9a8:	andeq	r3, r7, r4, lsr lr
    a9ac:	andeq	r3, r7, ip, ror #29
    a9b0:	andeq	r3, r7, r4, lsl #30
    a9b4:	andeq	r3, r7, r0, asr #31
    a9b8:	andeq	r2, r8, r4, lsr r1
    a9bc:	andeq	r4, r7, r0, lsl #22
    a9c0:	muleq	r7, r0, r7
    a9c4:	ldrdeq	r3, [r7], -r0
    a9c8:	andeq	r4, r7, r4, lsl #4
    a9cc:	muleq	fp, r4, fp
    a9d0:	andeq	r4, r7, r4, lsl #7
    a9d4:	mov	fp, #0
    a9d8:	mov	lr, #0
    a9dc:	pop	{r1}		; (ldr r1, [sp], #4)
    a9e0:	mov	r2, sp
    a9e4:	push	{r2}		; (str r2, [sp, #-4]!)
    a9e8:	push	{r0}		; (str r0, [sp, #-4]!)
    a9ec:	ldr	sl, [pc, #40]	; aa1c <__read_chk@plt+0x4598>
    a9f0:	add	r3, pc, #36	; 0x24
    a9f4:	add	sl, sl, r3
    a9f8:	ldr	ip, [pc, #32]	; aa20 <__read_chk@plt+0x459c>
    a9fc:	ldr	ip, [sl, ip]
    aa00:	push	{ip}		; (str ip, [sp, #-4]!)
    aa04:	ldr	r3, [pc, #24]	; aa24 <__read_chk@plt+0x45a0>
    aa08:	ldr	r3, [sl, r3]
    aa0c:	ldr	r0, [pc, #20]	; aa28 <__read_chk@plt+0x45a4>
    aa10:	ldr	r0, [sl, r0]
    aa14:	bl	6394 <__libc_start_main@plt>
    aa18:	bl	5a70 <abort@plt>
    aa1c:	andeq	r5, fp, r8, ror #29
    aa20:	ldrdeq	r0, [r0], -ip
    aa24:	andeq	r0, r0, ip, lsr #13
    aa28:	ldrdeq	r0, [r0], -r8
    aa2c:	ldr	r3, [pc, #20]	; aa48 <__read_chk@plt+0x45c4>
    aa30:	ldr	r2, [pc, #20]	; aa4c <__read_chk@plt+0x45c8>
    aa34:	add	r3, pc, r3
    aa38:	ldr	r2, [r3, r2]
    aa3c:	cmp	r2, #0
    aa40:	bxeq	lr
    aa44:	b	63b8 <__gmon_start__@plt>
    aa48:	andeq	r5, fp, r8, asr #29
    aa4c:	andeq	r0, r0, r4, ror #13
    aa50:	ldr	r2, [pc, #60]	; aa94 <__read_chk@plt+0x4610>
    aa54:	ldr	r0, [pc, #60]	; aa98 <__read_chk@plt+0x4614>
    aa58:	add	r2, pc, r2
    aa5c:	add	r0, pc, r0
    aa60:	add	r2, r2, #3
    aa64:	rsb	r2, r0, r2
    aa68:	push	{r3, lr}
    aa6c:	cmp	r2, #6
    aa70:	ldr	r3, [pc, #36]	; aa9c <__read_chk@plt+0x4618>
    aa74:	add	r3, pc, r3
    aa78:	popls	{r3, pc}
    aa7c:	ldr	r2, [pc, #28]	; aaa0 <__read_chk@plt+0x461c>
    aa80:	ldr	r3, [r3, r2]
    aa84:	cmp	r3, #0
    aa88:	popeq	{r3, pc}
    aa8c:	blx	r3
    aa90:	pop	{r3, pc}
    aa94:	andeq	r6, fp, r8, ror r7
    aa98:	andeq	r6, fp, r4, ror r7
    aa9c:	andeq	r5, fp, r8, lsl #29
    aaa0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    aaa4:	push	{r3, lr}
    aaa8:	ldr	r0, [pc, #64]	; aaf0 <__read_chk@plt+0x466c>
    aaac:	ldr	r3, [pc, #64]	; aaf4 <__read_chk@plt+0x4670>
    aab0:	add	r0, pc, r0
    aab4:	ldr	r2, [pc, #60]	; aaf8 <__read_chk@plt+0x4674>
    aab8:	add	r3, pc, r3
    aabc:	rsb	r3, r0, r3
    aac0:	add	r2, pc, r2
    aac4:	asr	r3, r3, #2
    aac8:	add	r3, r3, r3, lsr #31
    aacc:	asrs	r3, r3, #1
    aad0:	popeq	{r3, pc}
    aad4:	ldr	r1, [pc, #32]	; aafc <__read_chk@plt+0x4678>
    aad8:	ldr	r2, [r2, r1]
    aadc:	cmp	r2, #0
    aae0:	popeq	{r3, pc}
    aae4:	mov	r1, r3
    aae8:	blx	r2
    aaec:	pop	{r3, pc}
    aaf0:	andeq	r6, fp, r0, lsr #14
    aaf4:	andeq	r6, fp, r8, lsl r7
    aaf8:	andeq	r5, fp, ip, lsr lr
    aafc:	andeq	r0, r0, ip, ror #13
    ab00:	ldr	r2, [pc, #76]	; ab54 <__read_chk@plt+0x46d0>
    ab04:	push	{r3, lr}
    ab08:	add	r2, pc, r2
    ab0c:	ldr	r3, [pc, #68]	; ab58 <__read_chk@plt+0x46d4>
    ab10:	ldrb	r2, [r2]
    ab14:	add	r3, pc, r3
    ab18:	cmp	r2, #0
    ab1c:	popne	{r3, pc}
    ab20:	ldr	r2, [pc, #52]	; ab5c <__read_chk@plt+0x46d8>
    ab24:	ldr	r3, [r3, r2]
    ab28:	cmp	r3, #0
    ab2c:	beq	ab3c <__read_chk@plt+0x46b8>
    ab30:	ldr	r0, [pc, #40]	; ab60 <__read_chk@plt+0x46dc>
    ab34:	add	r0, pc, r0
    ab38:	bl	6418 <__cxa_finalize@plt>
    ab3c:	bl	aa50 <__read_chk@plt+0x45cc>
    ab40:	ldr	r3, [pc, #28]	; ab64 <__read_chk@plt+0x46e0>
    ab44:	mov	r2, #1
    ab48:	add	r3, pc, r3
    ab4c:	strb	r2, [r3]
    ab50:	pop	{r3, pc}
    ab54:	andeq	r6, fp, r8, asr #13
    ab58:	andeq	r5, fp, r8, ror #27
    ab5c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ab60:	andeq	r5, fp, r8, lsr r7
    ab64:	andeq	r6, fp, r8, lsl #13
    ab68:	ldr	r0, [pc, #52]	; aba4 <__read_chk@plt+0x4720>
    ab6c:	push	{r3, lr}
    ab70:	add	r0, pc, r0
    ab74:	ldr	r3, [pc, #44]	; aba8 <__read_chk@plt+0x4724>
    ab78:	ldr	r2, [r0]
    ab7c:	add	r3, pc, r3
    ab80:	cmp	r2, #0
    ab84:	beq	ab9c <__read_chk@plt+0x4718>
    ab88:	ldr	r2, [pc, #28]	; abac <__read_chk@plt+0x4728>
    ab8c:	ldr	r3, [r3, r2]
    ab90:	cmp	r3, #0
    ab94:	beq	ab9c <__read_chk@plt+0x4718>
    ab98:	blx	r3
    ab9c:	pop	{r3, lr}
    aba0:	b	aaa4 <__read_chk@plt+0x4620>
    aba4:	andeq	r4, fp, ip, ror #15
    aba8:	andeq	r5, fp, r0, lsl #27
    abac:	andeq	r0, r0, r0, ror #12
    abb0:	cmp	r1, #0
    abb4:	push	{r3, lr}
    abb8:	popne	{r3, pc}
    abbc:	ldr	r0, [pc, #4]	; abc8 <__read_chk@plt+0x4744>
    abc0:	add	r0, pc, r0
    abc4:	bl	3dae8 <__read_chk@plt+0x37664>
    abc8:	andeq	r3, r7, r0, lsl #3
    abcc:	push	{r4, r5, r6, r7, r8, lr}
    abd0:	subs	r7, r1, #0
    abd4:	popeq	{r4, r5, r6, r7, r8, pc}
    abd8:	ldr	r8, [pc, #52]	; ac14 <__read_chk@plt+0x4790>
    abdc:	mov	r4, r0
    abe0:	mov	r5, #0
    abe4:	add	r8, pc, r8
    abe8:	ldr	r0, [r4]
    abec:	add	r5, r5, #1
    abf0:	ldr	r1, [r8]
    abf4:	bl	4d0e0 <__read_chk@plt+0x46c5c>
    abf8:	mov	r6, r0
    abfc:	ldr	r0, [r4], #4
    ac00:	bl	55a8 <free@plt>
    ac04:	cmp	r5, r7
    ac08:	str	r6, [r4, #-4]
    ac0c:	bne	abe8 <__read_chk@plt+0x4764>
    ac10:	pop	{r4, r5, r6, r7, r8, pc}
    ac14:	andeq	r7, fp, r0, ror #13
    ac18:	ldr	r0, [pc, #16]	; ac30 <__read_chk@plt+0x47ac>
    ac1c:	push	{r3, lr}
    ac20:	add	r0, pc, r0
    ac24:	bl	401e0 <__read_chk@plt+0x39d5c>
    ac28:	mov	r0, #0
    ac2c:	bl	15704 <__read_chk@plt+0xf280>
    ac30:	andeq	r3, r7, r8, lsr r1
    ac34:	ldr	r3, [pc, #128]	; acbc <__read_chk@plt+0x4838>
    ac38:	ldr	r2, [pc, #128]	; acc0 <__read_chk@plt+0x483c>
    ac3c:	add	r3, pc, r3
    ac40:	push	{r4, r5, r6, r7, r8, lr}
    ac44:	sub	sp, sp, #8
    ac48:	ldr	r6, [r3, r2]
    ac4c:	mov	r8, r0
    ac50:	ldr	r3, [r6]
    ac54:	str	r3, [sp, #4]
    ac58:	bl	6214 <__errno_location@plt>
    ac5c:	ldr	r7, [r0]
    ac60:	mov	r5, r0
    ac64:	mvn	r0, #0
    ac68:	mov	r1, sp
    ac6c:	mov	r2, #1
    ac70:	bl	5c80 <waitpid@plt>
    ac74:	cmp	r0, #0
    ac78:	bgt	ac64 <__read_chk@plt+0x47e0>
    ac7c:	beq	ac8c <__read_chk@plt+0x4808>
    ac80:	ldr	r3, [r5]
    ac84:	cmp	r3, #4
    ac88:	beq	ac64 <__read_chk@plt+0x47e0>
    ac8c:	ldr	r1, [pc, #48]	; acc4 <__read_chk@plt+0x4840>
    ac90:	mov	r0, r8
    ac94:	add	r1, pc, r1
    ac98:	bl	74abc <__read_chk@plt+0x6e638>
    ac9c:	ldr	r2, [sp, #4]
    aca0:	str	r7, [r5]
    aca4:	ldr	r3, [r6]
    aca8:	cmp	r2, r3
    acac:	bne	acb8 <__read_chk@plt+0x4834>
    acb0:	add	sp, sp, #8
    acb4:	pop	{r4, r5, r6, r7, r8, pc}
    acb8:	bl	5d64 <__stack_chk_fail@plt>
    acbc:	andeq	r5, fp, r0, asr #25
    acc0:	andeq	r0, r0, r8, asr #11
    acc4:			; <UNDEFINED> instruction: 0xffffff98
    acc8:	push	{r3, lr}
    accc:	mov	r1, #1
    acd0:	ldr	r3, [pc, #36]	; acfc <__read_chk@plt+0x4878>
    acd4:	mov	r2, #460	; 0x1cc
    acd8:	ldr	ip, [pc, #32]	; ad00 <__read_chk@plt+0x487c>
    acdc:	add	r3, pc, r3
    ace0:	ldr	r0, [pc, #28]	; ad04 <__read_chk@plt+0x4880>
    ace4:	ldr	r3, [r3, ip]
    ace8:	add	r0, pc, r0
    acec:	ldr	r3, [r3]
    acf0:	bl	5fec <fwrite@plt>
    acf4:	mov	r0, #255	; 0xff
    acf8:	bl	5728 <exit@plt>
    acfc:	andeq	r5, fp, r0, lsr #24
    ad00:	andeq	r0, r0, r4, asr #12
    ad04:	andeq	r3, r7, r8, lsl #1
    ad08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ad0c:	sub	sp, sp, #20
    ad10:	ldr	r7, [pc, #656]	; afa8 <__read_chk@plt+0x4b24>
    ad14:	add	r7, pc, r7
    ad18:	ldr	r3, [r7, #2900]	; 0xb54
    ad1c:	cmp	r3, #0
    ad20:	ble	ae38 <__read_chk@plt+0x49b4>
    ad24:	ldr	fp, [pc, #640]	; afac <__read_chk@plt+0x4b28>
    ad28:	mov	r4, #0
    ad2c:	ldr	r3, [pc, #636]	; afb0 <__read_chk@plt+0x4b2c>
    ad30:	add	r9, r7, #24
    ad34:	ldr	r8, [pc, #632]	; afb4 <__read_chk@plt+0x4b30>
    ad38:	add	fp, pc, fp
    ad3c:	add	r3, pc, r3
    ad40:	mov	sl, r7
    ad44:	str	r3, [sp, #12]
    ad48:	add	r8, pc, r8
    ad4c:	mov	r6, r4
    ad50:	b	adb0 <__read_chk@plt+0x492c>
    ad54:	ldr	r3, [r0, #20]
    ad58:	ldr	lr, [r0, #16]
    ad5c:	cmp	r3, #0
    ad60:	ldr	r2, [r0, #4]
    ad64:	ldreq	r3, [r0, #12]
    ad68:	mov	r0, r8
    ad6c:	str	lr, [sp]
    ad70:	bl	401e0 <__read_chk@plt+0x39d5c>
    ad74:	ldr	r0, [sl, #2904]	; 0xb58
    ad78:	mov	r1, r9
    ad7c:	add	r0, r0, r5
    ad80:	bl	3a438 <__read_chk@plt+0x33fb4>
    ad84:	mov	r1, r0
    ad88:	mov	r0, r6
    ad8c:	bl	7cfd8 <__read_chk@plt+0x76b54>
    ad90:	mov	r1, #1
    ad94:	mov	r6, r0
    ad98:	mov	r0, r4
    ad9c:	bl	7cfd8 <__read_chk@plt+0x76b54>
    ada0:	ldr	r3, [sl, #2900]	; 0xb54
    ada4:	cmp	r3, r0
    ada8:	mov	r4, r0
    adac:	ble	ade8 <__read_chk@plt+0x4964>
    adb0:	ldr	r3, [r7, #2904]	; 0xb58
    adb4:	lsl	r5, r4, #5
    adb8:	add	r0, r3, r5
    adbc:	ldr	r1, [r0, #8]
    adc0:	cmp	r1, #0
    adc4:	bne	ad54 <__read_chk@plt+0x48d0>
    adc8:	ldr	r1, [r3, r4, lsl #5]
    adcc:	cmp	r1, #0
    add0:	bne	ad54 <__read_chk@plt+0x48d0>
    add4:	ldr	r3, [r7, #24]
    add8:	ldr	r1, [sp, #12]
    addc:	cmp	r3, #0
    ade0:	moveq	r1, fp
    ade4:	b	ad54 <__read_chk@plt+0x48d0>
    ade8:	cmp	r0, #0
    adec:	movle	r3, #0
    adf0:	movgt	r3, #1
    adf4:	cmp	r6, r0
    adf8:	moveq	r4, #0
    adfc:	andne	r4, r3, #1
    ae00:	cmp	r4, #0
    ae04:	beq	ae18 <__read_chk@plt+0x4994>
    ae08:	ldr	r3, [sl, #16]
    ae0c:	cmp	r3, #0
    ae10:	moveq	r3, r4
    ae14:	bne	af9c <__read_chk@plt+0x4b18>
    ae18:	cmp	r6, #0
    ae1c:	movne	r3, #0
    ae20:	andeq	r3, r3, #1
    ae24:	cmp	r3, #0
    ae28:	beq	ae38 <__read_chk@plt+0x49b4>
    ae2c:	ldr	r0, [pc, #388]	; afb8 <__read_chk@plt+0x4b34>
    ae30:	add	r0, pc, r0
    ae34:	bl	4005c <__read_chk@plt+0x39bd8>
    ae38:	ldr	r6, [pc, #380]	; afbc <__read_chk@plt+0x4b38>
    ae3c:	add	r6, pc, r6
    ae40:	ldr	r3, [r6, #2908]	; 0xb5c
    ae44:	cmp	r3, #0
    ae48:	ble	af34 <__read_chk@plt+0x4ab0>
    ae4c:	ldr	r3, [pc, #364]	; afc0 <__read_chk@plt+0x4b3c>
    ae50:	mov	r5, r6
    ae54:	ldr	r7, [pc, #360]	; afc4 <__read_chk@plt+0x4b40>
    ae58:	mov	r4, #0
    ae5c:	ldr	r8, [pc, #356]	; afc8 <__read_chk@plt+0x4b44>
    ae60:	add	r3, pc, r3
    ae64:	ldr	r9, [pc, #352]	; afcc <__read_chk@plt+0x4b48>
    ae68:	add	r7, pc, r7
    ae6c:	str	r3, [sp, #12]
    ae70:	add	r8, pc, r8
    ae74:	add	r9, pc, r9
    ae78:	b	aea8 <__read_chk@plt+0x4a24>
    ae7c:	mov	r0, r8
    ae80:	bl	14878 <__read_chk@plt+0xe3f4>
    ae84:	mov	r0, r4
    ae88:	mov	r1, #1
    ae8c:	bl	7cfd8 <__read_chk@plt+0x76b54>
    ae90:	ldr	r3, [pc, #312]	; afd0 <__read_chk@plt+0x4b4c>
    ae94:	add	r3, pc, r3
    ae98:	ldr	r3, [r3, #2908]	; 0xb5c
    ae9c:	cmp	r3, r0
    aea0:	mov	r4, r0
    aea4:	ble	af34 <__read_chk@plt+0x4ab0>
    aea8:	ldr	r3, [r6, #2912]	; 0xb60
    aeac:	lsl	fp, r4, #5
    aeb0:	add	ip, r3, fp
    aeb4:	ldr	r1, [ip, #8]
    aeb8:	cmp	r1, #0
    aebc:	beq	af20 <__read_chk@plt+0x4a9c>
    aec0:	ldr	r3, [ip, #20]
    aec4:	mov	r0, r7
    aec8:	ldr	r2, [ip, #4]
    aecc:	cmp	r3, #0
    aed0:	ldreq	r3, [ip, #12]
    aed4:	ldr	ip, [ip, #16]
    aed8:	str	ip, [sp]
    aedc:	bl	401e0 <__read_chk@plt+0x39d5c>
    aee0:	ldr	r3, [r5, #2912]	; 0xb60
    aee4:	add	sl, r3, fp
    aee8:	mov	r0, sl
    aeec:	bl	3a4a4 <__read_chk@plt+0x34020>
    aef0:	str	r0, [sl, #28]
    aef4:	ldr	r1, [r5, #2912]	; 0xb60
    aef8:	add	r1, r1, fp
    aefc:	ldr	r3, [r1, #28]
    af00:	cmp	r3, #0
    af04:	bge	ae7c <__read_chk@plt+0x49f8>
    af08:	ldr	r3, [r5, #16]
    af0c:	cmp	r3, #0
    af10:	bne	af84 <__read_chk@plt+0x4b00>
    af14:	mov	r0, r9
    af18:	bl	40110 <__read_chk@plt+0x39c8c>
    af1c:	b	ae84 <__read_chk@plt+0x4a00>
    af20:	ldr	r1, [r3, r4, lsl #5]
    af24:	ldr	r3, [sp, #12]
    af28:	cmp	r1, #0
    af2c:	moveq	r1, r3
    af30:	b	aec0 <__read_chk@plt+0x4a3c>
    af34:	ldr	r4, [pc, #152]	; afd4 <__read_chk@plt+0x4b50>
    af38:	add	r4, pc, r4
    af3c:	ldr	r0, [r4, #4012]	; 0xfac
    af40:	cmp	r0, #0
    af44:	bne	af50 <__read_chk@plt+0x4acc>
    af48:	add	sp, sp, #20
    af4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    af50:	ldr	r1, [r4, #4016]	; 0xfb0
    af54:	ldr	r2, [r4, #4020]	; 0xfb4
    af58:	bl	150c8 <__read_chk@plt+0xec44>
    af5c:	cmn	r0, #1
    af60:	bne	af48 <__read_chk@plt+0x4ac4>
    af64:	ldr	r3, [r4, #16]
    af68:	cmp	r3, #0
    af6c:	bne	af90 <__read_chk@plt+0x4b0c>
    af70:	ldr	r0, [pc, #96]	; afd8 <__read_chk@plt+0x4b54>
    af74:	add	r0, pc, r0
    af78:	add	sp, sp, #20
    af7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    af80:	b	4005c <__read_chk@plt+0x39bd8>
    af84:	ldr	r0, [pc, #80]	; afdc <__read_chk@plt+0x4b58>
    af88:	add	r0, pc, r0
    af8c:	bl	3dae8 <__read_chk@plt+0x37664>
    af90:	ldr	r0, [pc, #72]	; afe0 <__read_chk@plt+0x4b5c>
    af94:	add	r0, pc, r0
    af98:	bl	3dae8 <__read_chk@plt+0x37664>
    af9c:	ldr	r0, [pc, #64]	; afe4 <__read_chk@plt+0x4b60>
    afa0:	add	r0, pc, r0
    afa4:	bl	3dae8 <__read_chk@plt+0x37664>
    afa8:			; <UNDEFINED> instruction: 0x000b75b4
    afac:	andeq	r3, r7, r8, lsl #4
    afb0:	andeq	pc, r7, r0, asr ip	; <UNPREDICTABLE>
    afb4:	andeq	r3, r7, r4, lsl #4
    afb8:	andeq	r3, r7, r4, ror #2
    afbc:	andeq	r7, fp, ip, lsl #9
    afc0:	andeq	r3, r7, r0, ror #1
    afc4:	andeq	r3, r7, r0, asr r1
    afc8:	strdeq	r0, [r0], -r8
    afcc:			; <UNDEFINED> instruction: 0x000731b4
    afd0:	andeq	r7, fp, r4, lsr r4
    afd4:	muleq	fp, r0, r3
    afd8:	andeq	r3, r7, r4, ror #1
    afdc:	andeq	r3, r7, r8, ror r0
    afe0:	andeq	r3, r7, r4, asr #1
    afe4:	strdeq	r2, [r7], -r4
    afe8:	push	{r4, r5, r6, lr}
    afec:	ldr	r4, [pc, #212]	; b0c8 <__read_chk@plt+0x4c44>
    aff0:	ldr	r3, [pc, #212]	; b0cc <__read_chk@plt+0x4c48>
    aff4:	add	r4, pc, r4
    aff8:	add	r3, pc, r3
    affc:	ldr	r2, [r4, #2920]	; 0xb68
    b000:	cmp	r2, #0
    b004:	popeq	{r4, r5, r6, pc}
    b008:	ldr	r1, [pc, #192]	; b0d0 <__read_chk@plt+0x4c4c>
    b00c:	ldr	r3, [r3, r1]
    b010:	ldr	r3, [r3]
    b014:	cmp	r3, #0
    b018:	beq	b0ac <__read_chk@plt+0x4c28>
    b01c:	ldr	r5, [pc, #176]	; b0d4 <__read_chk@plt+0x4c50>
    b020:	ldr	r0, [pc, #176]	; b0d8 <__read_chk@plt+0x4c54>
    b024:	add	r5, pc, r5
    b028:	ldr	r3, [r4, #2924]	; 0xb6c
    b02c:	add	r0, pc, r0
    b030:	mov	r1, r5
    b034:	bl	402b0 <__read_chk@plt+0x39e2c>
    b038:	mov	r0, #0
    b03c:	bl	63ac <dup@plt>
    b040:	subs	r6, r0, #0
    b044:	blt	b0a0 <__read_chk@plt+0x4c1c>
    b048:	mov	r0, #1
    b04c:	bl	63ac <dup@plt>
    b050:	subs	r3, r0, #0
    b054:	blt	b0a0 <__read_chk@plt+0x4c1c>
    b058:	ldr	r1, [r4, #2924]	; 0xb6c
    b05c:	mov	r2, r6
    b060:	ldr	r0, [r4, #2920]	; 0xb68
    b064:	uxth	r1, r1
    b068:	bl	38108 <__read_chk@plt+0x31c84>
    b06c:	subs	r4, r0, #0
    b070:	beq	b0b8 <__read_chk@plt+0x4c34>
    b074:	ldr	r1, [pc, #96]	; b0dc <__read_chk@plt+0x4c58>
    b078:	mov	r2, #0
    b07c:	ldr	r0, [r4, #4]
    b080:	add	r1, pc, r1
    b084:	bl	37f7c <__read_chk@plt+0x31af8>
    b088:	ldr	r1, [pc, #80]	; b0e0 <__read_chk@plt+0x4c5c>
    b08c:	ldr	r0, [r4, #4]
    b090:	mov	r2, #0
    b094:	add	r1, pc, r1
    b098:	pop	{r4, r5, r6, lr}
    b09c:	b	37f40 <__read_chk@plt+0x31abc>
    b0a0:	ldr	r0, [pc, #60]	; b0e4 <__read_chk@plt+0x4c60>
    b0a4:	add	r0, pc, r0
    b0a8:	bl	3dae8 <__read_chk@plt+0x37664>
    b0ac:	ldr	r0, [pc, #52]	; b0e8 <__read_chk@plt+0x4c64>
    b0b0:	add	r0, pc, r0
    b0b4:	bl	3dae8 <__read_chk@plt+0x37664>
    b0b8:	ldr	r0, [pc, #44]	; b0ec <__read_chk@plt+0x4c68>
    b0bc:	mov	r1, r5
    b0c0:	add	r0, pc, r0
    b0c4:	bl	3dae8 <__read_chk@plt+0x37664>
    b0c8:	ldrdeq	r7, [fp], -r4
    b0cc:	andeq	r5, fp, r4, lsl #18
    b0d0:	andeq	r0, r0, ip, ror #12
    b0d4:	andeq	r2, r7, r8, ror ip
    b0d8:	andeq	r3, r7, r8, ror r0
    b0dc:			; <UNDEFINED> instruction: 0xfffffb90
    b0e0:			; <UNDEFINED> instruction: 0xfffffb14
    b0e4:	andeq	r3, r7, ip
    b0e8:	ldrdeq	r2, [r7], -r0
    b0ec:	andeq	r3, r7, r0, lsr #32
    b0f0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b0f4:	mov	r7, r1
    b0f8:	ldr	r4, [r1]
    b0fc:	mov	r5, r0
    b100:	mov	r1, r2
    b104:	mov	fp, r2
    b108:	mov	r0, r4
    b10c:	bl	61d8 <strcmp@plt>
    b110:	cmp	r0, #0
    b114:	beq	b140 <__read_chk@plt+0x4cbc>
    b118:	ldr	r2, [pc, #256]	; b220 <__read_chk@plt+0x4d9c>
    b11c:	movw	r3, #4176	; 0x1050
    b120:	add	r2, pc, r2
    b124:	ldr	r3, [r2, r3]
    b128:	cmp	r3, #0
    b12c:	beq	b140 <__read_chk@plt+0x4cbc>
    b130:	cmp	r5, #0
    b134:	bne	b14c <__read_chk@plt+0x4cc8>
    b138:	cmp	r3, #2
    b13c:	beq	b14c <__read_chk@plt+0x4cc8>
    b140:	mov	r6, #0
    b144:	mov	r0, r6
    b148:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b14c:	ldr	r1, [pc, #208]	; b224 <__read_chk@plt+0x4da0>
    b150:	mov	r3, fp
    b154:	ldr	r8, [pc, #204]	; b228 <__read_chk@plt+0x4da4>
    b158:	mov	r2, r4
    b15c:	ldr	r0, [pc, #200]	; b22c <__read_chk@plt+0x4da8>
    b160:	add	r1, pc, r1
    b164:	add	r8, pc, r8
    b168:	add	r1, r1, #28
    b16c:	add	r0, pc, r0
    b170:	movw	r9, #4188	; 0x105c
    b174:	bl	402b0 <__read_chk@plt+0x39e2c>
    b178:	ldr	r3, [r8, r9]
    b17c:	cmp	r3, #0
    b180:	ble	b140 <__read_chk@plt+0x4cbc>
    b184:	ldr	sl, [pc, #164]	; b230 <__read_chk@plt+0x4dac>
    b188:	mov	r4, #0
    b18c:	mov	r5, r4
    b190:	add	sl, pc, sl
    b194:	b	b1b4 <__read_chk@plt+0x4d30>
    b198:	mov	r0, r5
    b19c:	mov	r1, #1
    b1a0:	bl	7cfd8 <__read_chk@plt+0x76b54>
    b1a4:	ldr	r3, [sl, r9]
    b1a8:	cmp	r0, r3
    b1ac:	mov	r5, r0
    b1b0:	bge	b140 <__read_chk@plt+0x4cbc>
    b1b4:	add	r6, r4, r8
    b1b8:	ldr	r0, [r7]
    b1bc:	add	r6, r6, #4160	; 0x1040
    b1c0:	mov	r2, #1
    b1c4:	add	r4, r4, #8
    b1c8:	ldr	r1, [r6, #32]
    b1cc:	bl	404b4 <__read_chk@plt+0x3a030>
    b1d0:	cmp	r0, #1
    b1d4:	bne	b198 <__read_chk@plt+0x4d14>
    b1d8:	ldr	r1, [r6, #36]	; 0x24
    b1dc:	mov	r2, r0
    b1e0:	mov	r0, fp
    b1e4:	bl	404b4 <__read_chk@plt+0x3a030>
    b1e8:	cmp	r0, #1
    b1ec:	mov	r6, r0
    b1f0:	bne	b198 <__read_chk@plt+0x4d14>
    b1f4:	ldr	r0, [pc, #56]	; b234 <__read_chk@plt+0x4db0>
    b1f8:	mov	r2, fp
    b1fc:	ldr	r1, [r7]
    b200:	add	r0, pc, r0
    b204:	bl	40178 <__read_chk@plt+0x39cf4>
    b208:	ldr	r0, [r7]
    b20c:	bl	55a8 <free@plt>
    b210:	mov	r0, fp
    b214:	bl	49400 <__read_chk@plt+0x42f7c>
    b218:	str	r0, [r7]
    b21c:	b	b144 <__read_chk@plt+0x4cc0>
    b220:	andeq	r7, fp, r8, lsr #3
    b224:	andeq	r2, r7, ip, lsr fp
    b228:	andeq	r7, fp, r4, ror #2
    b22c:	muleq	r7, ip, pc	; <UNPREDICTABLE>
    b230:	andeq	r7, fp, r8, lsr r1
    b234:	andeq	r2, r7, r4, lsr #30
    b238:	ldr	ip, [pc, #268]	; b34c <__read_chk@plt+0x4ec8>
    b23c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    b240:	add	ip, pc, ip
    b244:	ldr	lr, [pc, #260]	; b350 <__read_chk@plt+0x4ecc>
    b248:	sub	sp, sp, #4096	; 0x1000
    b24c:	sub	sp, sp, #24
    b250:	ldr	r3, [pc, #252]	; b354 <__read_chk@plt+0x4ed0>
    b254:	mov	r4, r1
    b258:	add	r8, sp, #20
    b25c:	ldr	r5, [ip, lr]
    b260:	add	r3, pc, r3
    b264:	str	r3, [sp]
    b268:	add	ip, sp, #8192	; 0x2000
    b26c:	ldr	r9, [r4, #20]
    b270:	mov	r1, #4096	; 0x1000
    b274:	ldr	lr, [r5]
    b278:	mov	r3, r1
    b27c:	ldr	sl, [pc, #212]	; b358 <__read_chk@plt+0x4ed4>
    b280:	mov	r6, r0
    b284:	str	r9, [sp, #4]
    b288:	mov	r7, r2
    b28c:	add	sl, pc, sl
    b290:	mov	r0, r8
    b294:	str	sl, [sp, #8]
    b298:	mov	r2, #1
    b29c:	str	lr, [ip, #-4076]	; 0xfffff014
    b2a0:	bl	60b8 <__snprintf_chk@plt>
    b2a4:	movw	r3, #4094	; 0xffe
    b2a8:	sub	r0, r0, #1
    b2ac:	cmp	r0, r3
    b2b0:	bhi	b2ec <__read_chk@plt+0x4e68>
    b2b4:	ldr	r3, [pc, #160]	; b35c <__read_chk@plt+0x4ed8>
    b2b8:	cmp	r7, #0
    b2bc:	ldr	ip, [pc, #156]	; b360 <__read_chk@plt+0x4edc>
    b2c0:	mov	r0, r8
    b2c4:	add	r3, pc, r3
    b2c8:	moveq	r2, #3
    b2cc:	movne	r2, #7
    b2d0:	add	ip, pc, ip
    b2d4:	str	r2, [sp, #4]
    b2d8:	mov	r1, r4
    b2dc:	ldr	r2, [r3]
    b2e0:	mov	r3, r6
    b2e4:	str	ip, [sp]
    b2e8:	bl	10854 <__read_chk@plt+0xa3d0>
    b2ec:	ldr	r2, [pc, #112]	; b364 <__read_chk@plt+0x4ee0>
    b2f0:	cmp	r7, #0
    b2f4:	ldr	r0, [pc, #108]	; b368 <__read_chk@plt+0x4ee4>
    b2f8:	mov	r3, r6
    b2fc:	add	r2, pc, r2
    b300:	movne	r7, #4
    b304:	moveq	r7, #0
    b308:	add	r0, pc, r0
    b30c:	str	r7, [sp, #4]
    b310:	mov	r1, r4
    b314:	ldr	r2, [r2]
    b318:	str	r0, [sp]
    b31c:	ldr	r0, [pc, #72]	; b36c <__read_chk@plt+0x4ee8>
    b320:	add	r0, pc, r0
    b324:	bl	10854 <__read_chk@plt+0xa3d0>
    b328:	add	r3, sp, #8192	; 0x2000
    b32c:	ldr	r2, [r3, #-4076]	; 0xfffff014
    b330:	ldr	r3, [r5]
    b334:	cmp	r2, r3
    b338:	bne	b348 <__read_chk@plt+0x4ec4>
    b33c:	add	sp, sp, #4096	; 0x1000
    b340:	add	sp, sp, #24
    b344:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    b348:	bl	5d64 <__stack_chk_fail@plt>
    b34c:			; <UNDEFINED> instruction: 0x000b56bc
    b350:	andeq	r0, r0, r8, asr #11
    b354:	strdeq	r2, [r7], -r4
    b358:	ldrdeq	r2, [r7], -r0
    b35c:			; <UNDEFINED> instruction: 0x000b81b8
    b360:	strdeq	r6, [fp], -r8
    b364:	andeq	r8, fp, r0, lsl #3
    b368:	andeq	r6, fp, r0, asr #31
    b36c:	andeq	r2, r7, r8, asr #28
    b370:	push	{r4, r5, r6, r7, r8, lr}
    b374:	mov	r6, r0
    b378:	ldr	r5, [pc, #168]	; b428 <__read_chk@plt+0x4fa4>
    b37c:	sub	sp, sp, #8
    b380:	mov	r7, r1
    b384:	mov	r8, r2
    b388:	add	r5, pc, r5
    b38c:	ldr	r4, [r5]
    b390:	cmp	r4, #0
    b394:	beq	b3f8 <__read_chk@plt+0x4f74>
    b398:	ldr	r1, [pc, #140]	; b42c <__read_chk@plt+0x4fa8>
    b39c:	mov	r0, r4
    b3a0:	add	r1, pc, r1
    b3a4:	bl	5548 <strcasecmp@plt>
    b3a8:	cmp	r0, #0
    b3ac:	beq	b3f0 <__read_chk@plt+0x4f6c>
    b3b0:	ldr	r3, [pc, #120]	; b430 <__read_chk@plt+0x4fac>
    b3b4:	cmp	r8, #0
    b3b8:	ldr	ip, [pc, #116]	; b434 <__read_chk@plt+0x4fb0>
    b3bc:	mov	r0, r4
    b3c0:	add	r3, pc, r3
    b3c4:	moveq	r8, #2
    b3c8:	movne	r8, #6
    b3cc:	add	ip, pc, ip
    b3d0:	str	r8, [sp, #4]
    b3d4:	mov	r1, r7
    b3d8:	ldr	r2, [r3]
    b3dc:	mov	r3, r6
    b3e0:	str	ip, [sp]
    b3e4:	bl	10854 <__read_chk@plt+0xa3d0>
    b3e8:	cmp	r0, #0
    b3ec:	beq	b404 <__read_chk@plt+0x4f80>
    b3f0:	add	sp, sp, #8
    b3f4:	pop	{r4, r5, r6, r7, r8, pc}
    b3f8:	add	sp, sp, #8
    b3fc:	pop	{r4, r5, r6, r7, r8, lr}
    b400:	b	b238 <__read_chk@plt+0x4db4>
    b404:	bl	6214 <__errno_location@plt>
    b408:	ldr	r4, [r5]
    b40c:	ldr	r0, [r0]
    b410:	bl	5740 <strerror@plt>
    b414:	mov	r1, r4
    b418:	mov	r2, r0
    b41c:	ldr	r0, [pc, #20]	; b438 <__read_chk@plt+0x4fb4>
    b420:	add	r0, pc, r0
    b424:	bl	3dae8 <__read_chk@plt+0x37664>
    b428:	andeq	r5, fp, ip, asr #28
    b42c:	ldrdeq	r2, [r7], -ip
    b430:	strheq	r8, [fp], -ip
    b434:	strdeq	r6, [fp], -ip
    b438:	andeq	r2, r7, r4, ror #26
    b43c:	push	{r3, lr}
    b440:	mov	r0, #0
    b444:	bl	2fe08 <__read_chk@plt+0x29984>
    b448:	subs	r3, r0, #0
    b44c:	popeq	{r3, pc}
    b450:	ldr	r1, [pc, #40]	; b480 <__read_chk@plt+0x4ffc>
    b454:	cmn	r3, #47	; 0x2f
    b458:	mov	r2, #0
    b45c:	add	r1, pc, r1
    b460:	str	r2, [r1]
    b464:	popeq	{r3, pc}
    b468:	bl	25854 <__read_chk@plt+0x1f3d0>
    b46c:	pop	{r3, lr}
    b470:	mov	r1, r0
    b474:	ldr	r0, [pc, #8]	; b484 <__read_chk@plt+0x5000>
    b478:	add	r0, pc, r0
    b47c:	b	401e0 <__read_chk@plt+0x39d5c>
    b480:	andeq	r6, fp, ip, ror #28
    b484:	andeq	r6, r7, ip, lsl #8
    b488:	push	{r4, r5, r6, r7, r8, r9, lr}
    b48c:	cmp	r1, #0
    b490:	ldr	r4, [pc, #500]	; b68c <__read_chk@plt+0x5208>
    b494:	sub	sp, sp, #36	; 0x24
    b498:	ldr	r2, [pc, #496]	; b690 <__read_chk@plt+0x520c>
    b49c:	mov	r3, #0
    b4a0:	add	r4, pc, r4
    b4a4:	ldr	r1, [pc, #488]	; b694 <__read_chk@plt+0x5210>
    b4a8:	mov	r6, r0
    b4ac:	ldr	r5, [r4, r2]
    b4b0:	add	r1, pc, r1
    b4b4:	str	r3, [sp, #20]
    b4b8:	ldr	r7, [r1, #4]
    b4bc:	ldr	r2, [r5]
    b4c0:	str	r3, [sp, #24]
    b4c4:	str	r2, [sp, #28]
    b4c8:	bne	b4e4 <__read_chk@plt+0x5060>
    b4cc:	ldr	r2, [sp, #28]
    b4d0:	ldr	r3, [r5]
    b4d4:	cmp	r2, r3
    b4d8:	bne	b688 <__read_chk@plt+0x5204>
    b4dc:	add	sp, sp, #36	; 0x24
    b4e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    b4e4:	ldr	r0, [pc, #428]	; b698 <__read_chk@plt+0x5214>
    b4e8:	add	r0, pc, r0
    b4ec:	bl	6388 <getenv@plt>
    b4f0:	subs	r8, r0, #0
    b4f4:	beq	b664 <__read_chk@plt+0x51e0>
    b4f8:	ldr	r3, [pc, #412]	; b69c <__read_chk@plt+0x5218>
    b4fc:	add	r3, pc, r3
    b500:	ldr	r2, [r3, #4]
    b504:	cmp	r2, #0
    b508:	bne	b5b4 <__read_chk@plt+0x5130>
    b50c:	ldr	r8, [pc, #396]	; b6a0 <__read_chk@plt+0x521c>
    b510:	add	r8, pc, r8
    b514:	ldr	r3, [r8]
    b518:	cmp	r3, #0
    b51c:	bne	b620 <__read_chk@plt+0x519c>
    b520:	ldr	r3, [pc, #380]	; b6a4 <__read_chk@plt+0x5220>
    b524:	ldr	r8, [r4, r3]
    b528:	ldr	r3, [pc, #376]	; b6a8 <__read_chk@plt+0x5224>
    b52c:	mov	r1, r7
    b530:	ldr	r0, [r8]
    b534:	add	r3, pc, r3
    b538:	ldr	r2, [r3, #128]	; 0x80
    b53c:	ldr	r3, [r3, #132]	; 0x84
    b540:	bl	43fb4 <__read_chk@plt+0x3db30>
    b544:	ldr	r3, [pc, #352]	; b6ac <__read_chk@plt+0x5228>
    b548:	ldr	r0, [pc, #352]	; b6b0 <__read_chk@plt+0x522c>
    b54c:	add	r3, pc, r3
    b550:	add	r0, pc, r0
    b554:	ldr	r9, [r3, #4]
    b558:	ldr	r8, [r3, #8]
    b55c:	bl	6388 <getenv@plt>
    b560:	ldr	r3, [pc, #332]	; b6b4 <__read_chk@plt+0x5230>
    b564:	ldr	r3, [r4, r3]
    b568:	mov	r7, r0
    b56c:	ldr	r0, [r3]
    b570:	bl	5d34 <fileno@plt>
    b574:	ldr	ip, [pc, #316]	; b6b8 <__read_chk@plt+0x5234>
    b578:	ldr	r3, [pc, #316]	; b6bc <__read_chk@plt+0x5238>
    b57c:	mov	r2, #0
    b580:	str	r2, [sp]
    b584:	mov	r1, r9
    b588:	add	r3, pc, r3
    b58c:	str	r3, [sp, #8]
    b590:	mov	r2, r8
    b594:	mov	r3, r7
    b598:	str	r0, [sp, #4]
    b59c:	mov	r0, r6
    b5a0:	ldr	ip, [r4, ip]
    b5a4:	ldr	ip, [ip]
    b5a8:	str	ip, [sp, #12]
    b5ac:	bl	15278 <__read_chk@plt+0xedf4>
    b5b0:	b	b4cc <__read_chk@plt+0x5048>
    b5b4:	ldr	r1, [r3, #20]
    b5b8:	add	ip, sp, #20
    b5bc:	ldr	r2, [r3, #12]
    b5c0:	mov	r0, r8
    b5c4:	ldr	r3, [r3, #8]
    b5c8:	str	ip, [sp]
    b5cc:	add	ip, sp, #24
    b5d0:	str	ip, [sp, #4]
    b5d4:	bl	14228 <__read_chk@plt+0xdda4>
    b5d8:	subs	r9, r0, #0
    b5dc:	bne	b50c <__read_chk@plt+0x5088>
    b5e0:	ldr	r0, [pc, #216]	; b6c0 <__read_chk@plt+0x523c>
    b5e4:	mov	r7, #1
    b5e8:	add	r0, pc, r0
    b5ec:	bl	401e0 <__read_chk@plt+0x39d5c>
    b5f0:	ldr	r2, [sp, #20]
    b5f4:	mov	r1, r8
    b5f8:	mov	r0, r6
    b5fc:	ldr	r3, [sp, #24]
    b600:	str	r7, [sp]
    b604:	bl	3c0c8 <__read_chk@plt+0x35c44>
    b608:	ldr	r1, [pc, #180]	; b6c4 <__read_chk@plt+0x5240>
    b60c:	mov	r0, r6
    b610:	mov	r2, r9
    b614:	add	r1, pc, r1
    b618:	bl	14828 <__read_chk@plt+0xe3a4>
    b61c:	b	b50c <__read_chk@plt+0x5088>
    b620:	bl	b43c <__read_chk@plt+0x4fb8>
    b624:	ldr	r3, [r8]
    b628:	cmp	r3, #0
    b62c:	beq	b520 <__read_chk@plt+0x509c>
    b630:	ldr	r0, [pc, #144]	; b6c8 <__read_chk@plt+0x5244>
    b634:	add	r0, pc, r0
    b638:	bl	401e0 <__read_chk@plt+0x39d5c>
    b63c:	ldr	r1, [pc, #136]	; b6cc <__read_chk@plt+0x5248>
    b640:	mov	r0, r6
    b644:	mov	r2, #0
    b648:	add	r1, pc, r1
    b64c:	bl	37e3c <__read_chk@plt+0x319b8>
    b650:	ldr	r3, [pc, #76]	; b6a4 <__read_chk@plt+0x5220>
    b654:	ldr	r8, [r4, r3]
    b658:	ldr	r0, [r8]
    b65c:	bl	46b24 <__read_chk@plt+0x406a0>
    b660:	b	b528 <__read_chk@plt+0x50a4>
    b664:	ldr	r3, [pc, #100]	; b6d0 <__read_chk@plt+0x524c>
    b668:	add	r3, pc, r3
    b66c:	ldr	r3, [r3, #4]
    b670:	cmp	r3, #0
    b674:	beq	b50c <__read_chk@plt+0x5088>
    b678:	ldr	r0, [pc, #84]	; b6d4 <__read_chk@plt+0x5250>
    b67c:	add	r0, pc, r0
    b680:	bl	401e0 <__read_chk@plt+0x39d5c>
    b684:	b	b4f8 <__read_chk@plt+0x5074>
    b688:	bl	5d64 <__stack_chk_fail@plt>
    b68c:	andeq	r5, fp, ip, asr r4
    b690:	andeq	r0, r0, r8, asr #11
    b694:	andeq	r5, fp, r4, lsr #26
    b698:	andeq	r2, r7, r8, asr #25
    b69c:	andeq	r6, fp, ip, asr #27
    b6a0:			; <UNDEFINED> instruction: 0x000b6db8
    b6a4:	muleq	r0, ip, r6
    b6a8:	muleq	fp, r4, sp
    b6ac:	andeq	r5, fp, r8, lsl #25
    b6b0:	andeq	r2, r7, r8, lsl sp
    b6b4:			; <UNDEFINED> instruction: 0x000005b0
    b6b8:	andeq	r0, r0, ip, ror r6
    b6bc:	andeq	r6, fp, r4, lsl sp
    b6c0:	andeq	r2, r7, r0, lsl #24
    b6c4:	ldrdeq	r6, [r7], -r0
    b6c8:	andeq	r2, r7, ip, ror #23
    b6cc:	andeq	r2, r7, r4, lsl #24
    b6d0:	andeq	r6, fp, r0, ror #24
    b6d4:	andeq	r2, r7, ip, lsr fp
    b6d8:	push	{r4, r5, r6, lr}
    b6dc:	ldr	r4, [pc, #568]	; b91c <__read_chk@plt+0x5498>
    b6e0:	ldr	r5, [pc, #568]	; b920 <__read_chk@plt+0x549c>
    b6e4:	add	r4, pc, r4
    b6e8:	add	r5, pc, r5
    b6ec:	ldr	r3, [r4, #12]
    b6f0:	cmp	r3, #0
    b6f4:	bne	b744 <__read_chk@plt+0x52c0>
    b6f8:	ldr	r0, [pc, #548]	; b924 <__read_chk@plt+0x54a0>
    b6fc:	add	r0, pc, r0
    b700:	bl	401e0 <__read_chk@plt+0x39d5c>
    b704:	ldr	r3, [pc, #540]	; b928 <__read_chk@plt+0x54a4>
    b708:	mov	r0, #1
    b70c:	mov	r2, #0
    b710:	add	r3, pc, r3
    b714:	mov	r1, r0
    b718:	str	r2, [r3, #24]
    b71c:	bl	5fa4 <daemon@plt>
    b720:	cmp	r0, #0
    b724:	popge	{r4, r5, r6, pc}
    b728:	bl	6214 <__errno_location@plt>
    b72c:	ldr	r0, [r0]
    b730:	bl	5740 <strerror@plt>
    b734:	mov	r1, r0
    b738:	ldr	r0, [pc, #492]	; b92c <__read_chk@plt+0x54a8>
    b73c:	add	r0, pc, r0
    b740:	bl	3dae8 <__read_chk@plt+0x37664>
    b744:	ldr	r6, [pc, #484]	; b930 <__read_chk@plt+0x54ac>
    b748:	ldr	r0, [pc, #484]	; b934 <__read_chk@plt+0x54b0>
    b74c:	add	r6, pc, r6
    b750:	add	r6, r6, #48	; 0x30
    b754:	add	r0, pc, r0
    b758:	mov	r1, r6
    b75c:	bl	401e0 <__read_chk@plt+0x39d5c>
    b760:	bl	5d88 <fork@plt>
    b764:	cmn	r0, #1
    b768:	beq	b808 <__read_chk@plt+0x5384>
    b76c:	cmp	r0, #0
    b770:	bne	b828 <__read_chk@plt+0x53a4>
    b774:	ldr	r0, [pc, #444]	; b938 <__read_chk@plt+0x54b4>
    b778:	mov	r1, #2
    b77c:	add	r0, pc, r0
    b780:	bl	5c44 <open64@plt>
    b784:	cmn	r0, #1
    b788:	mov	r5, r0
    b78c:	beq	b8f8 <__read_chk@plt+0x5474>
    b790:	bl	3fc64 <__read_chk@plt+0x397e0>
    b794:	cmp	r0, #0
    b798:	moveq	r4, r0
    b79c:	bne	b8a8 <__read_chk@plt+0x5424>
    b7a0:	mov	r0, r5
    b7a4:	mov	r1, #0
    b7a8:	bl	5bcc <dup2@plt>
    b7ac:	cmn	r0, #1
    b7b0:	beq	b8cc <__read_chk@plt+0x5448>
    b7b4:	mov	r0, r5
    b7b8:	mov	r1, #1
    b7bc:	bl	5bcc <dup2@plt>
    b7c0:	cmn	r0, #1
    b7c4:	beq	b8cc <__read_chk@plt+0x5448>
    b7c8:	cmp	r4, #0
    b7cc:	beq	b8b8 <__read_chk@plt+0x5434>
    b7d0:	cmp	r5, #2
    b7d4:	ble	b7e0 <__read_chk@plt+0x535c>
    b7d8:	mov	r0, r5
    b7dc:	bl	5a1c <close@plt>
    b7e0:	mov	r0, #1
    b7e4:	mov	r1, r0
    b7e8:	bl	5fa4 <daemon@plt>
    b7ec:	ldr	r3, [pc, #328]	; b93c <__read_chk@plt+0x54b8>
    b7f0:	ldr	r0, [pc, #328]	; b940 <__read_chk@plt+0x54bc>
    b7f4:	add	r3, pc, r3
    b7f8:	add	r0, pc, r0
    b7fc:	ldr	r1, [r3, #3992]	; 0xf98
    b800:	bl	7abfc <__read_chk@plt+0x74778>
    b804:	b	b6f8 <__read_chk@plt+0x5274>
    b808:	bl	6214 <__errno_location@plt>
    b80c:	ldr	r0, [r0]
    b810:	bl	5740 <strerror@plt>
    b814:	mov	r1, r6
    b818:	mov	r2, r0
    b81c:	ldr	r0, [pc, #288]	; b944 <__read_chk@plt+0x54c0>
    b820:	add	r0, pc, r0
    b824:	bl	3dae8 <__read_chk@plt+0x37664>
    b828:	mov	r2, r0
    b82c:	ldr	r0, [pc, #276]	; b948 <__read_chk@plt+0x54c4>
    b830:	mov	r1, r6
    b834:	ldr	r6, [pc, #272]	; b94c <__read_chk@plt+0x54c8>
    b838:	add	r0, pc, r0
    b83c:	bl	40248 <__read_chk@plt+0x39dc4>
    b840:	ldr	r1, [pc, #264]	; b950 <__read_chk@plt+0x54cc>
    b844:	ldr	r2, [pc, #264]	; b954 <__read_chk@plt+0x54d0>
    b848:	add	r6, pc, r6
    b84c:	ldr	r3, [pc, #260]	; b958 <__read_chk@plt+0x54d4>
    b850:	add	r1, pc, r1
    b854:	add	r2, pc, r2
    b858:	add	r3, pc, r3
    b85c:	ldr	r0, [r1]
    b860:	ldr	r1, [r2]
    b864:	ldr	r2, [r3]
    b868:	ldr	r3, [pc, #236]	; b95c <__read_chk@plt+0x54d8>
    b86c:	str	r0, [r4, #16]
    b870:	str	r1, [r6, #4036]	; 0xfc4
    b874:	str	r2, [r4, #4]
    b878:	ldr	r4, [r5, r3]
    b87c:	ldr	r0, [r4]
    b880:	bl	5a1c <close@plt>
    b884:	ldr	r0, [r6, #3992]	; 0xf98
    b888:	mvn	r2, #0
    b88c:	mov	r3, #0
    b890:	str	r2, [r4]
    b894:	str	r3, [r6, #3996]	; 0xf9c
    b898:	bl	24278 <__read_chk@plt+0x1ddf4>
    b89c:	ldr	r0, [pc, #188]	; b960 <__read_chk@plt+0x54dc>
    b8a0:	add	r0, pc, r0
    b8a4:	bl	3dae8 <__read_chk@plt+0x37664>
    b8a8:	ldr	r4, [r4, #20]
    b8ac:	adds	r4, r4, #0
    b8b0:	movne	r4, #1
    b8b4:	b	b7a0 <__read_chk@plt+0x531c>
    b8b8:	mov	r0, r5
    b8bc:	mov	r1, #2
    b8c0:	bl	5bcc <dup2@plt>
    b8c4:	cmn	r0, #1
    b8c8:	bne	b7d0 <__read_chk@plt+0x534c>
    b8cc:	bl	6214 <__errno_location@plt>
    b8d0:	ldr	r0, [r0]
    b8d4:	bl	5740 <strerror@plt>
    b8d8:	ldr	r1, [pc, #132]	; b964 <__read_chk@plt+0x54e0>
    b8dc:	add	r1, pc, r1
    b8e0:	add	r1, r1, #48	; 0x30
    b8e4:	mov	r2, r0
    b8e8:	ldr	r0, [pc, #120]	; b968 <__read_chk@plt+0x54e4>
    b8ec:	add	r0, pc, r0
    b8f0:	bl	4005c <__read_chk@plt+0x39bd8>
    b8f4:	b	b7d0 <__read_chk@plt+0x534c>
    b8f8:	bl	6214 <__errno_location@plt>
    b8fc:	ldr	r0, [r0]
    b900:	bl	5740 <strerror@plt>
    b904:	mov	r1, r6
    b908:	mov	r2, r0
    b90c:	ldr	r0, [pc, #88]	; b96c <__read_chk@plt+0x54e8>
    b910:	add	r0, pc, r0
    b914:	bl	4005c <__read_chk@plt+0x39bd8>
    b918:	b	b7e0 <__read_chk@plt+0x535c>
    b91c:	strdeq	r5, [fp], -r0
    b920:	andeq	r5, fp, r4, lsl r2
    b924:	andeq	r2, r7, r4, lsr ip
    b928:	andeq	r5, fp, r4, asr #21
    b92c:	andeq	r2, r7, ip, lsl #24
    b930:	andeq	r2, r7, r0, asr r5
    b934:	andeq	r2, r7, ip, lsl fp
    b938:	andeq	r2, r7, r0, ror fp
    b93c:	ldrdeq	r6, [fp], -r4
    b940:	andeq	r2, r7, ip, lsr #22
    b944:	andeq	r2, r7, r4, ror sl
    b948:	andeq	r2, r7, ip, ror #20
    b94c:	andeq	r6, fp, r0, lsl #21
    b950:	andeq	r6, fp, r8, asr #20
    b954:	andeq	r6, fp, r0, asr #20
    b958:	andeq	r7, fp, r0, lsr #24
    b95c:			; <UNDEFINED> instruction: 0x000006b4
    b960:	andeq	r2, r7, r4, lsr #20
    b964:	andeq	r2, r7, r0, asr #7
    b968:	andeq	r2, r7, r8, lsr #20
    b96c:	andeq	r2, r7, r8, ror #19
    b970:	ldr	r1, [pc, #428]	; bb24 <__read_chk@plt+0x56a0>
    b974:	cmp	r0, #81	; 0x51
    b978:	push	{r4, r5, lr}
    b97c:	add	r1, pc, r1
    b980:	sub	sp, sp, #20
    b984:	mov	r5, r0
    b988:	mov	r4, r2
    b98c:	ldrne	r1, [pc, #404]	; bb28 <__read_chk@plt+0x56a4>
    b990:	addne	r1, pc, r1
    b994:	ldr	r2, [r4, #8]
    b998:	ldr	r3, [pc, #396]	; bb2c <__read_chk@plt+0x56a8>
    b99c:	cmp	r2, #0
    b9a0:	add	r3, pc, r3
    b9a4:	beq	ba84 <__read_chk@plt+0x5600>
    b9a8:	ldr	r0, [r4, #20]
    b9ac:	ldr	ip, [r4, #4]
    b9b0:	cmp	r0, #0
    b9b4:	ldreq	r0, [r4, #12]
    b9b8:	str	ip, [sp]
    b9bc:	str	r0, [sp, #4]
    b9c0:	ldr	ip, [r4, #16]
    b9c4:	ldr	r0, [pc, #356]	; bb30 <__read_chk@plt+0x56ac>
    b9c8:	str	ip, [sp, #8]
    b9cc:	add	r0, pc, r0
    b9d0:	bl	401e0 <__read_chk@plt+0x39d5c>
    b9d4:	ldr	r3, [r4, #8]
    b9d8:	cmp	r3, #0
    b9dc:	beq	ba9c <__read_chk@plt+0x5618>
    b9e0:	cmp	r5, #82	; 0x52
    b9e4:	beq	ba1c <__read_chk@plt+0x5598>
    b9e8:	ldr	r4, [pc, #324]	; bb34 <__read_chk@plt+0x56b0>
    b9ec:	mov	r1, #1
    b9f0:	add	r4, pc, r4
    b9f4:	ldr	r0, [r4, #28]
    b9f8:	bl	7cfd8 <__read_chk@plt+0x76b54>
    b9fc:	ldr	r3, [pc, #308]	; bb38 <__read_chk@plt+0x56b4>
    ba00:	add	r3, pc, r3
    ba04:	ldr	r3, [r3, #2908]	; 0xb5c
    ba08:	cmp	r0, r3
    ba0c:	str	r0, [r4, #28]
    ba10:	beq	ba60 <__read_chk@plt+0x55dc>
    ba14:	add	sp, sp, #20
    ba18:	pop	{r4, r5, pc}
    ba1c:	ldr	r3, [pc, #280]	; bb3c <__read_chk@plt+0x56b8>
    ba20:	ldr	r1, [r4, #8]
    ba24:	add	r3, pc, r3
    ba28:	ldr	r3, [r3, #16]
    ba2c:	cmp	r3, #0
    ba30:	beq	ba48 <__read_chk@plt+0x55c4>
    ba34:	cmp	r1, #0
    ba38:	beq	bac0 <__read_chk@plt+0x563c>
    ba3c:	ldr	r0, [pc, #252]	; bb40 <__read_chk@plt+0x56bc>
    ba40:	add	r0, pc, r0
    ba44:	bl	3dae8 <__read_chk@plt+0x37664>
    ba48:	cmp	r1, #0
    ba4c:	beq	bae0 <__read_chk@plt+0x565c>
    ba50:	ldr	r0, [pc, #236]	; bb44 <__read_chk@plt+0x56c0>
    ba54:	add	r0, pc, r0
    ba58:	bl	40110 <__read_chk@plt+0x39c8c>
    ba5c:	b	b9e8 <__read_chk@plt+0x5564>
    ba60:	ldr	r0, [pc, #224]	; bb48 <__read_chk@plt+0x56c4>
    ba64:	add	r0, pc, r0
    ba68:	bl	401e0 <__read_chk@plt+0x39d5c>
    ba6c:	ldr	r3, [r4, #24]
    ba70:	cmp	r3, #0
    ba74:	beq	ba14 <__read_chk@plt+0x5590>
    ba78:	add	sp, sp, #20
    ba7c:	pop	{r4, r5, lr}
    ba80:	b	b6d8 <__read_chk@plt+0x5254>
    ba84:	ldr	r2, [r4]
    ba88:	cmp	r2, #0
    ba8c:	beq	bad0 <__read_chk@plt+0x564c>
    ba90:	ldr	r3, [pc, #180]	; bb4c <__read_chk@plt+0x56c8>
    ba94:	add	r3, pc, r3
    ba98:	b	b9a8 <__read_chk@plt+0x5524>
    ba9c:	ldr	r3, [r4, #4]
    baa0:	cmp	r3, #0
    baa4:	bne	b9e0 <__read_chk@plt+0x555c>
    baa8:	cmp	r5, #81	; 0x51
    baac:	beq	baf4 <__read_chk@plt+0x5670>
    bab0:	ldr	r0, [r4, #28]
    bab4:	mvn	r1, #0
    bab8:	bl	3ab14 <__read_chk@plt+0x34690>
    babc:	b	b9e0 <__read_chk@plt+0x555c>
    bac0:	ldr	r0, [pc, #136]	; bb50 <__read_chk@plt+0x56cc>
    bac4:	ldr	r1, [r4, #4]
    bac8:	add	r0, pc, r0
    bacc:	bl	3dae8 <__read_chk@plt+0x37664>
    bad0:	ldr	r2, [pc, #124]	; bb54 <__read_chk@plt+0x56d0>
    bad4:	add	r2, pc, r2
    bad8:	mov	r3, r2
    badc:	b	b9a8 <__read_chk@plt+0x5524>
    bae0:	ldr	r0, [pc, #112]	; bb58 <__read_chk@plt+0x56d4>
    bae4:	ldr	r1, [r4, #4]
    bae8:	add	r0, pc, r0
    baec:	bl	40110 <__read_chk@plt+0x39c8c>
    baf0:	b	b9e8 <__read_chk@plt+0x5564>
    baf4:	bl	46fa8 <__read_chk@plt+0x40b24>
    baf8:	ldr	r2, [r4, #12]
    bafc:	ldr	r3, [r4, #16]
    bb00:	mov	r1, r0
    bb04:	str	r0, [r4, #24]
    bb08:	ldr	r0, [pc, #76]	; bb5c <__read_chk@plt+0x56d8>
    bb0c:	add	r0, pc, r0
    bb10:	bl	40110 <__read_chk@plt+0x39c8c>
    bb14:	ldr	r0, [r4, #28]
    bb18:	ldr	r1, [r4, #24]
    bb1c:	bl	3ab14 <__read_chk@plt+0x34690>
    bb20:	b	b9e8 <__read_chk@plt+0x5564>
    bb24:	andeq	r2, r7, r4, ror #19
    bb28:	andeq	r2, r8, r0, lsl #7
    bb2c:	andeq	r0, r8, r4, ror r5
    bb30:	muleq	r7, ip, r9
    bb34:	andeq	r5, fp, r4, ror #15
    bb38:	andeq	r6, fp, r8, asr #17
    bb3c:	andeq	r6, fp, r4, lsr #17
    bb40:	andeq	r2, r7, ip, lsl #19
    bb44:	andeq	r2, r7, r8, ror #19
    bb48:	andeq	r2, r7, r0, asr sl
    bb4c:	andeq	r0, r8, r0, lsl #9
    bb50:	andeq	r2, r7, ip, lsr r9
    bb54:	andeq	r4, r7, r8, lsr r3
    bb58:	muleq	r7, r0, r9
    bb5c:	muleq	r7, r0, r8
    bb60:	push	{r4, r5, r6, r7, r8, r9, lr}
    bb64:	subs	ip, r1, #0
    bb68:	ldr	r4, [pc, #428]	; bd1c <__read_chk@plt+0x5898>
    bb6c:	mov	r6, r3
    bb70:	ldr	r1, [pc, #424]	; bd20 <__read_chk@plt+0x589c>
    bb74:	sub	sp, sp, #84	; 0x54
    bb78:	add	r4, pc, r4
    bb7c:	mov	r7, r0
    bb80:	mov	r8, r2
    bb84:	ldr	r5, [r4, r1]
    bb88:	ldr	r3, [r5]
    bb8c:	str	r3, [sp, #76]	; 0x4c
    bb90:	ble	bc9c <__read_chk@plt+0x5818>
    bb94:	ldr	r2, [pc, #392]	; bd24 <__read_chk@plt+0x58a0>
    bb98:	add	r9, sp, #44	; 0x2c
    bb9c:	mov	r1, #32
    bba0:	str	ip, [sp, #4]
    bba4:	add	r2, pc, r2
    bba8:	mov	r3, r1
    bbac:	str	r2, [sp]
    bbb0:	mov	r0, r9
    bbb4:	mov	r2, #1
    bbb8:	bl	60b8 <__snprintf_chk@plt>
    bbbc:	ldr	r2, [pc, #356]	; bd28 <__read_chk@plt+0x58a4>
    bbc0:	mov	ip, #0
    bbc4:	mov	r3, #1
    bbc8:	add	r2, pc, r2
    bbcc:	str	ip, [sp, #12]
    bbd0:	str	ip, [sp, #24]
    bbd4:	ldr	lr, [r2, #144]	; 0x90
    bbd8:	str	ip, [sp, #28]
    bbdc:	cmn	lr, #1
    bbe0:	str	ip, [sp, #32]
    bbe4:	str	ip, [sp, #36]	; 0x24
    bbe8:	moveq	lr, ip
    bbec:	cmp	r6, ip
    bbf0:	str	lr, [sp, #16]
    bbf4:	str	ip, [sp, #40]	; 0x28
    bbf8:	str	r3, [sp, #20]
    bbfc:	beq	bca8 <__read_chk@plt+0x5824>
    bc00:	add	r2, sp, #80	; 0x50
    bc04:	mov	r1, r9
    bc08:	mov	r3, #2
    bc0c:	mov	r0, r7
    bc10:	str	r3, [r2, #-68]!	; 0xffffffbc
    bc14:	add	r3, sp, #8
    bc18:	bl	55cc <getaddrinfo@plt>
    bc1c:	subs	r9, r0, #0
    bc20:	bne	bcc4 <__read_chk@plt+0x5840>
    bc24:	ldr	r3, [sp, #8]
    bc28:	ldr	r1, [r3, #24]
    bc2c:	cmp	r1, #0
    bc30:	moveq	r0, r3
    bc34:	beq	bc50 <__read_chk@plt+0x57cc>
    bc38:	mov	r0, r6
    bc3c:	movw	r2, #1025	; 0x401
    bc40:	bl	7ae18 <__read_chk@plt+0x74994>
    bc44:	cmp	r0, #1024	; 0x400
    bc48:	bhi	bc68 <__read_chk@plt+0x57e4>
    bc4c:	ldr	r0, [sp, #8]
    bc50:	ldr	r2, [sp, #76]	; 0x4c
    bc54:	ldr	r3, [r5]
    bc58:	cmp	r2, r3
    bc5c:	bne	bd18 <__read_chk@plt+0x5894>
    bc60:	add	sp, sp, #84	; 0x54
    bc64:	pop	{r4, r5, r6, r7, r8, r9, pc}
    bc68:	ldr	r3, [sp, #8]
    bc6c:	movw	ip, #1025	; 0x401
    bc70:	ldr	r1, [pc, #180]	; bd2c <__read_chk@plt+0x58a8>
    bc74:	mov	r2, r7
    bc78:	ldr	r0, [pc, #176]	; bd30 <__read_chk@plt+0x58ac>
    bc7c:	add	r1, pc, r1
    bc80:	ldr	r3, [r3, #24]
    bc84:	add	r0, pc, r0
    bc88:	add	r1, r1, #72	; 0x48
    bc8c:	str	ip, [sp]
    bc90:	bl	4005c <__read_chk@plt+0x39bd8>
    bc94:	strb	r9, [r6]
    bc98:	b	bc4c <__read_chk@plt+0x57c8>
    bc9c:	bl	c9b4 <__read_chk@plt+0x6530>
    bca0:	mov	ip, r0
    bca4:	b	bb94 <__read_chk@plt+0x5710>
    bca8:	mov	r1, r9
    bcac:	mov	r0, r7
    bcb0:	add	r2, sp, #12
    bcb4:	add	r3, sp, #8
    bcb8:	bl	55cc <getaddrinfo@plt>
    bcbc:	subs	r9, r0, #0
    bcc0:	beq	bc4c <__read_chk@plt+0x57c8>
    bcc4:	cmp	r8, #0
    bcc8:	movne	r6, #2
    bccc:	bne	bce0 <__read_chk@plt+0x585c>
    bcd0:	cmn	r9, #2
    bcd4:	cmnne	r9, #5
    bcd8:	moveq	r6, #5
    bcdc:	movne	r6, #2
    bce0:	ldr	r3, [pc, #76]	; bd34 <__read_chk@plt+0x58b0>
    bce4:	mov	r0, r9
    bce8:	ldr	r3, [r4, r3]
    bcec:	ldr	r4, [r3]
    bcf0:	bl	4c4dc <__read_chk@plt+0x46058>
    bcf4:	ldr	r1, [pc, #60]	; bd38 <__read_chk@plt+0x58b4>
    bcf8:	mov	r3, r7
    bcfc:	add	r1, pc, r1
    bd00:	mov	r2, r4
    bd04:	str	r0, [sp]
    bd08:	mov	r0, r6
    bd0c:	bl	40318 <__read_chk@plt+0x39e94>
    bd10:	mov	r0, #0
    bd14:	b	bc50 <__read_chk@plt+0x57cc>
    bd18:	bl	5d64 <__stack_chk_fail@plt>
    bd1c:	andeq	r4, fp, r4, lsl #27
    bd20:	andeq	r0, r0, r8, asr #11
    bd24:	andeq	r0, r8, r4, lsr #2
    bd28:	andeq	r6, fp, r0, lsl #14
    bd2c:	andeq	r2, r7, r0, lsr #32
    bd30:	andeq	r2, r7, r8, lsl #17
    bd34:	ldrdeq	r0, [r0], -r4
    bd38:	andeq	r2, r7, r4, ror #15
    bd3c:	cmp	r0, #4
    bd40:	mov	r3, r1
    bd44:	push	{r4}		; (str r4, [sp, #-4]!)
    bd48:	beq	bd90 <__read_chk@plt+0x590c>
    bd4c:	ldr	ip, [pc, #72]	; bd9c <__read_chk@plt+0x5918>
    bd50:	add	ip, pc, ip
    bd54:	b	bd64 <__read_chk@plt+0x58e0>
    bd58:	ldr	r4, [ip, #4]
    bd5c:	cmp	r0, r4
    bd60:	beq	bd7c <__read_chk@plt+0x58f8>
    bd64:	ldr	r2, [ip, #8]
    bd68:	add	ip, ip, #8
    bd6c:	cmp	r2, #0
    bd70:	bne	bd58 <__read_chk@plt+0x58d4>
    bd74:	ldr	r2, [pc, #36]	; bda0 <__read_chk@plt+0x591c>
    bd78:	add	r2, pc, r2
    bd7c:	ldr	r1, [pc, #32]	; bda4 <__read_chk@plt+0x5920>
    bd80:	mov	r0, #1
    bd84:	pop	{r4}		; (ldr r4, [sp], #4)
    bd88:	add	r1, pc, r1
    bd8c:	b	646c <__printf_chk@plt>
    bd90:	ldr	r2, [pc, #16]	; bda8 <__read_chk@plt+0x5924>
    bd94:	add	r2, pc, r2
    bd98:	b	bd7c <__read_chk@plt+0x58f8>
    bd9c:	andeq	r3, fp, r0, lsl r6
    bda0:	andeq	r3, r7, r0, lsl #16
    bda4:	andeq	r3, r7, r8, lsl #16
    bda8:	andeq	r3, r7, ip, ror #15
    bdac:	subs	r3, r1, #0
    bdb0:	push	{r4}		; (str r4, [sp, #-4]!)
    bdb4:	beq	be04 <__read_chk@plt+0x5980>
    bdb8:	cmp	r0, #4
    bdbc:	beq	be0c <__read_chk@plt+0x5988>
    bdc0:	ldr	ip, [pc, #80]	; be18 <__read_chk@plt+0x5994>
    bdc4:	add	ip, pc, ip
    bdc8:	b	bdd8 <__read_chk@plt+0x5954>
    bdcc:	ldr	r4, [ip, #4]
    bdd0:	cmp	r0, r4
    bdd4:	beq	bdf0 <__read_chk@plt+0x596c>
    bdd8:	ldr	r2, [ip, #8]
    bddc:	add	ip, ip, #8
    bde0:	cmp	r2, #0
    bde4:	bne	bdcc <__read_chk@plt+0x5948>
    bde8:	ldr	r2, [pc, #44]	; be1c <__read_chk@plt+0x5998>
    bdec:	add	r2, pc, r2
    bdf0:	ldr	r1, [pc, #40]	; be20 <__read_chk@plt+0x599c>
    bdf4:	mov	r0, #1
    bdf8:	pop	{r4}		; (ldr r4, [sp], #4)
    bdfc:	add	r1, pc, r1
    be00:	b	646c <__printf_chk@plt>
    be04:	pop	{r4}		; (ldr r4, [sp], #4)
    be08:	bx	lr
    be0c:	ldr	r2, [pc, #16]	; be24 <__read_chk@plt+0x59a0>
    be10:	add	r2, pc, r2
    be14:	b	bdf0 <__read_chk@plt+0x596c>
    be18:	muleq	fp, ip, r5
    be1c:	andeq	r3, r7, ip, lsl #15
    be20:	muleq	r7, ip, r7
    be24:	andeq	r3, r7, r0, ror r7
    be28:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    be2c:	subs	r6, r1, #0
    be30:	mov	r4, r0
    be34:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    be38:	ldr	r8, [pc, #124]	; bebc <__read_chk@plt+0x5a38>
    be3c:	cmp	r4, #4
    be40:	ldr	r9, [pc, #120]	; bec0 <__read_chk@plt+0x5a3c>
    be44:	sub	fp, r2, #4
    be48:	ldr	sl, [pc, #116]	; bec4 <__read_chk@plt+0x5a40>
    be4c:	mov	r5, #0
    be50:	ldr	r7, [pc, #112]	; bec8 <__read_chk@plt+0x5a44>
    be54:	add	r8, pc, r8
    be58:	add	r9, pc, r9
    be5c:	add	sl, pc, sl
    be60:	add	r7, pc, r7
    be64:	beq	beb4 <__read_chk@plt+0x5a30>
    be68:	mov	r3, r8
    be6c:	b	be7c <__read_chk@plt+0x59f8>
    be70:	ldr	r1, [r3, #4]
    be74:	cmp	r4, r1
    be78:	beq	be90 <__read_chk@plt+0x5a0c>
    be7c:	ldr	r2, [r3, #8]
    be80:	add	r3, r3, #8
    be84:	cmp	r2, #0
    be88:	bne	be70 <__read_chk@plt+0x59ec>
    be8c:	mov	r2, r9
    be90:	add	r5, r5, #1
    be94:	mov	r0, #1
    be98:	mov	r1, r7
    be9c:	ldr	r3, [fp, #4]!
    bea0:	bl	646c <__printf_chk@plt>
    bea4:	cmp	r5, r6
    bea8:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    beac:	cmp	r4, #4
    beb0:	bne	be68 <__read_chk@plt+0x59e4>
    beb4:	mov	r2, sl
    beb8:	b	be90 <__read_chk@plt+0x5a0c>
    bebc:	andeq	r3, fp, ip, lsl #10
    bec0:	andeq	r3, r7, r0, lsr #14
    bec4:	andeq	r3, r7, r4, lsr #14
    bec8:	andeq	r3, r7, r8, lsr r7
    becc:	cmp	r0, #4
    bed0:	push	{r3, r4, r5, r6, r7, lr}
    bed4:	mov	r6, r1
    bed8:	mov	r5, r2
    bedc:	beq	bf60 <__read_chk@plt+0x5adc>
    bee0:	ldr	r3, [pc, #132]	; bf6c <__read_chk@plt+0x5ae8>
    bee4:	add	r3, pc, r3
    bee8:	b	bef8 <__read_chk@plt+0x5a74>
    beec:	ldr	lr, [r3, #4]
    bef0:	cmp	r0, lr
    bef4:	beq	bf10 <__read_chk@plt+0x5a8c>
    bef8:	ldr	r2, [r3, #8]
    befc:	add	r3, r3, #8
    bf00:	cmp	r2, #0
    bf04:	bne	beec <__read_chk@plt+0x5a68>
    bf08:	ldr	r2, [pc, #96]	; bf70 <__read_chk@plt+0x5aec>
    bf0c:	add	r2, pc, r2
    bf10:	ldr	r1, [pc, #92]	; bf74 <__read_chk@plt+0x5af0>
    bf14:	mov	r0, #1
    bf18:	ldr	r7, [pc, #88]	; bf78 <__read_chk@plt+0x5af4>
    bf1c:	sub	r5, r5, #4
    bf20:	add	r1, pc, r1
    bf24:	mov	r4, #0
    bf28:	bl	646c <__printf_chk@plt>
    bf2c:	cmp	r6, #0
    bf30:	add	r7, pc, r7
    bf34:	beq	bf54 <__read_chk@plt+0x5ad0>
    bf38:	add	r4, r4, #1
    bf3c:	mov	r0, #1
    bf40:	mov	r1, r7
    bf44:	ldr	r2, [r5, #4]!
    bf48:	bl	646c <__printf_chk@plt>
    bf4c:	cmp	r4, r6
    bf50:	bne	bf38 <__read_chk@plt+0x5ab4>
    bf54:	mov	r0, #10
    bf58:	pop	{r3, r4, r5, r6, r7, lr}
    bf5c:	b	592c <putchar@plt>
    bf60:	ldr	r2, [pc, #20]	; bf7c <__read_chk@plt+0x5af8>
    bf64:	add	r2, pc, r2
    bf68:	b	bf10 <__read_chk@plt+0x5a8c>
    bf6c:	andeq	r3, fp, ip, ror r4
    bf70:	andeq	r3, r7, ip, ror #12
    bf74:	andeq	r2, r7, ip, ror fp
    bf78:	andeq	r0, sl, r4, lsr ip
    bf7c:	andeq	r3, r7, ip, lsl r6
    bf80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bf84:	subs	r6, r1, #0
    bf88:	sub	sp, sp, #12
    bf8c:	mov	fp, r0
    bf90:	beq	c090 <__read_chk@plt+0x5c0c>
    bf94:	ldr	r7, [pc, #404]	; c130 <__read_chk@plt+0x5cac>
    bf98:	mov	r4, r2
    bf9c:	ldr	r9, [pc, #400]	; c134 <__read_chk@plt+0x5cb0>
    bfa0:	mov	r5, #0
    bfa4:	ldr	r3, [pc, #396]	; c138 <__read_chk@plt+0x5cb4>
    bfa8:	add	r7, pc, r7
    bfac:	ldr	r8, [pc, #392]	; c13c <__read_chk@plt+0x5cb8>
    bfb0:	add	r9, pc, r9
    bfb4:	ldr	sl, [pc, #388]	; c140 <__read_chk@plt+0x5cbc>
    bfb8:	add	r3, pc, r3
    bfbc:	add	r8, pc, r8
    bfc0:	str	r3, [sp]
    bfc4:	add	sl, pc, sl
    bfc8:	ldr	r3, [pc, #372]	; c144 <__read_chk@plt+0x5cc0>
    bfcc:	add	r3, pc, r3
    bfd0:	str	r3, [sp, #4]
    bfd4:	cmp	fp, #46	; 0x2e
    bfd8:	beq	c098 <__read_chk@plt+0x5c14>
    bfdc:	cmp	fp, #19
    bfe0:	beq	c0b4 <__read_chk@plt+0x5c30>
    bfe4:	cmp	fp, #4
    bfe8:	beq	c124 <__read_chk@plt+0x5ca0>
    bfec:	ldr	r3, [pc, #340]	; c148 <__read_chk@plt+0x5cc4>
    bff0:	add	r3, pc, r3
    bff4:	b	c004 <__read_chk@plt+0x5b80>
    bff8:	ldr	r1, [r3, #4]
    bffc:	cmp	fp, r1
    c000:	beq	c01c <__read_chk@plt+0x5b98>
    c004:	ldr	r2, [r3, #8]
    c008:	add	r3, r3, #8
    c00c:	cmp	r2, #0
    c010:	bne	bff8 <__read_chk@plt+0x5b74>
    c014:	ldr	r2, [pc, #304]	; c14c <__read_chk@plt+0x5cc8>
    c018:	add	r2, pc, r2
    c01c:	mov	r0, #1
    c020:	mov	r1, r7
    c024:	bl	646c <__printf_chk@plt>
    c028:	ldr	r3, [r4, #4]
    c02c:	cmn	r3, #2
    c030:	beq	c0d0 <__read_chk@plt+0x5c4c>
    c034:	ldr	r2, [r4]
    c038:	cmp	r2, #0
    c03c:	beq	c0e8 <__read_chk@plt+0x5c64>
    c040:	mov	r0, #1
    c044:	mov	r1, r8
    c048:	bl	646c <__printf_chk@plt>
    c04c:	cmp	fp, #46	; 0x2e
    c050:	beq	c078 <__read_chk@plt+0x5bf4>
    c054:	ldr	r3, [r4, #16]
    c058:	cmn	r3, #2
    c05c:	beq	c0fc <__read_chk@plt+0x5c78>
    c060:	ldr	r2, [r4, #12]
    c064:	cmp	r2, #0
    c068:	beq	c110 <__read_chk@plt+0x5c8c>
    c06c:	mov	r0, #1
    c070:	mov	r1, r9
    c074:	bl	646c <__printf_chk@plt>
    c078:	mov	r0, #10
    c07c:	bl	592c <putchar@plt>
    c080:	add	r5, r5, #1
    c084:	add	r4, r4, #32
    c088:	cmp	r5, r6
    c08c:	bne	bfd4 <__read_chk@plt+0x5b50>
    c090:	add	sp, sp, #12
    c094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c098:	ldr	r1, [pc, #176]	; c150 <__read_chk@plt+0x5ccc>
    c09c:	ldr	r0, [r4, #12]
    c0a0:	add	r1, pc, r1
    c0a4:	bl	61d8 <strcmp@plt>
    c0a8:	cmp	r0, #0
    c0ac:	bne	c080 <__read_chk@plt+0x5bfc>
    c0b0:	b	bfec <__read_chk@plt+0x5b68>
    c0b4:	ldr	r1, [pc, #152]	; c154 <__read_chk@plt+0x5cd0>
    c0b8:	ldr	r0, [r4, #12]
    c0bc:	add	r1, pc, r1
    c0c0:	bl	61d8 <strcmp@plt>
    c0c4:	cmp	r0, #0
    c0c8:	beq	c080 <__read_chk@plt+0x5bfc>
    c0cc:	b	bfec <__read_chk@plt+0x5b68>
    c0d0:	ldr	r1, [pc, #128]	; c158 <__read_chk@plt+0x5cd4>
    c0d4:	mov	r0, #1
    c0d8:	ldr	r2, [r4, #8]
    c0dc:	add	r1, pc, r1
    c0e0:	bl	646c <__printf_chk@plt>
    c0e4:	b	c04c <__read_chk@plt+0x5bc8>
    c0e8:	mov	r2, r3
    c0ec:	mov	r1, sl
    c0f0:	mov	r0, #1
    c0f4:	bl	646c <__printf_chk@plt>
    c0f8:	b	c04c <__read_chk@plt+0x5bc8>
    c0fc:	ldr	r1, [sp, #4]
    c100:	mov	r0, #1
    c104:	ldr	r2, [r4, #20]
    c108:	bl	646c <__printf_chk@plt>
    c10c:	b	c078 <__read_chk@plt+0x5bf4>
    c110:	mov	r2, r3
    c114:	ldr	r1, [sp]
    c118:	mov	r0, #1
    c11c:	bl	646c <__printf_chk@plt>
    c120:	b	c078 <__read_chk@plt+0x5bf4>
    c124:	ldr	r2, [pc, #48]	; c15c <__read_chk@plt+0x5cd8>
    c128:	add	r2, pc, r2
    c12c:	b	c01c <__read_chk@plt+0x5b98>
    c130:	strdeq	r2, [r7], -r4
    c134:	strdeq	r3, [r7], -r8
    c138:	andeq	r2, r8, r0, asr #14
    c13c:	andeq	r3, r7, ip, ror #11
    c140:	andeq	r2, r8, r4, lsr r7
    c144:	muleq	sl, r8, fp
    c148:	andeq	r3, fp, r0, ror r3
    c14c:	andeq	r3, r7, r0, ror #10
    c150:	andeq	r3, r7, r0, lsl #10
    c154:	andeq	r3, r7, r4, ror #9
    c158:	andeq	r0, sl, r8, lsl #21
    c15c:	andeq	r3, r7, r8, asr r4
    c160:	cmp	r0, #4
    c164:	push	{lr}		; (str lr, [sp, #-4]!)
    c168:	sub	sp, sp, #12
    c16c:	beq	c494 <__read_chk@plt+0x6010>
    c170:	ldr	r3, [pc, #984]	; c550 <__read_chk@plt+0x60cc>
    c174:	add	r3, pc, r3
    c178:	b	c188 <__read_chk@plt+0x5d04>
    c17c:	ldr	ip, [r3, #4]
    c180:	cmp	r0, ip
    c184:	beq	c1a0 <__read_chk@plt+0x5d1c>
    c188:	ldr	r2, [r3, #8]
    c18c:	add	r3, r3, #8
    c190:	cmp	r2, #0
    c194:	bne	c17c <__read_chk@plt+0x5cf8>
    c198:	ldr	r2, [pc, #948]	; c554 <__read_chk@plt+0x60d0>
    c19c:	add	r2, pc, r2
    c1a0:	cmn	r1, #1
    c1a4:	beq	c4c4 <__read_chk@plt+0x6040>
    c1a8:	sub	r0, r0, #32
    c1ac:	cmp	r0, #62	; 0x3e
    c1b0:	addls	pc, pc, r0, lsl #2
    c1b4:	b	c4a4 <__read_chk@plt+0x6020>
    c1b8:	b	c2e0 <__read_chk@plt+0x5e5c>
    c1bc:	b	c4a4 <__read_chk@plt+0x6020>
    c1c0:	b	c4a4 <__read_chk@plt+0x6020>
    c1c4:	b	c4a4 <__read_chk@plt+0x6020>
    c1c8:	b	c4a4 <__read_chk@plt+0x6020>
    c1cc:	b	c4a4 <__read_chk@plt+0x6020>
    c1d0:	b	c4a4 <__read_chk@plt+0x6020>
    c1d4:	b	c4a4 <__read_chk@plt+0x6020>
    c1d8:	b	c324 <__read_chk@plt+0x5ea0>
    c1dc:	b	c4a4 <__read_chk@plt+0x6020>
    c1e0:	b	c4a4 <__read_chk@plt+0x6020>
    c1e4:	b	c4a4 <__read_chk@plt+0x6020>
    c1e8:	b	c4a4 <__read_chk@plt+0x6020>
    c1ec:	b	c4a4 <__read_chk@plt+0x6020>
    c1f0:	b	c4a4 <__read_chk@plt+0x6020>
    c1f4:	b	c4a4 <__read_chk@plt+0x6020>
    c1f8:	b	c4a4 <__read_chk@plt+0x6020>
    c1fc:	b	c4a4 <__read_chk@plt+0x6020>
    c200:	b	c4a4 <__read_chk@plt+0x6020>
    c204:	b	c4a4 <__read_chk@plt+0x6020>
    c208:	b	c4a4 <__read_chk@plt+0x6020>
    c20c:	b	c4a4 <__read_chk@plt+0x6020>
    c210:	b	c4a4 <__read_chk@plt+0x6020>
    c214:	b	c4a4 <__read_chk@plt+0x6020>
    c218:	b	c2e0 <__read_chk@plt+0x5e5c>
    c21c:	b	c4a4 <__read_chk@plt+0x6020>
    c220:	b	c34c <__read_chk@plt+0x5ec8>
    c224:	b	c4a4 <__read_chk@plt+0x6020>
    c228:	b	c4a4 <__read_chk@plt+0x6020>
    c22c:	b	c4a4 <__read_chk@plt+0x6020>
    c230:	b	c4a4 <__read_chk@plt+0x6020>
    c234:	b	c4a4 <__read_chk@plt+0x6020>
    c238:	b	c4a4 <__read_chk@plt+0x6020>
    c23c:	b	c4a4 <__read_chk@plt+0x6020>
    c240:	b	c4a4 <__read_chk@plt+0x6020>
    c244:	b	c4a4 <__read_chk@plt+0x6020>
    c248:	b	c4a4 <__read_chk@plt+0x6020>
    c24c:	b	c4a4 <__read_chk@plt+0x6020>
    c250:	b	c4a4 <__read_chk@plt+0x6020>
    c254:	b	c4a4 <__read_chk@plt+0x6020>
    c258:	b	c390 <__read_chk@plt+0x5f0c>
    c25c:	b	c4a4 <__read_chk@plt+0x6020>
    c260:	b	c4a4 <__read_chk@plt+0x6020>
    c264:	b	c3d4 <__read_chk@plt+0x5f50>
    c268:	b	c4a4 <__read_chk@plt+0x6020>
    c26c:	b	c4a4 <__read_chk@plt+0x6020>
    c270:	b	c4a4 <__read_chk@plt+0x6020>
    c274:	b	c4a4 <__read_chk@plt+0x6020>
    c278:	b	c4a4 <__read_chk@plt+0x6020>
    c27c:	b	c4a4 <__read_chk@plt+0x6020>
    c280:	b	c414 <__read_chk@plt+0x5f90>
    c284:	b	c4a4 <__read_chk@plt+0x6020>
    c288:	b	c4a4 <__read_chk@plt+0x6020>
    c28c:	b	c4a4 <__read_chk@plt+0x6020>
    c290:	b	c454 <__read_chk@plt+0x5fd0>
    c294:	b	c4a4 <__read_chk@plt+0x6020>
    c298:	b	c4a4 <__read_chk@plt+0x6020>
    c29c:	b	c4a4 <__read_chk@plt+0x6020>
    c2a0:	b	c4a4 <__read_chk@plt+0x6020>
    c2a4:	b	c4a4 <__read_chk@plt+0x6020>
    c2a8:	b	c4a4 <__read_chk@plt+0x6020>
    c2ac:	b	c2b4 <__read_chk@plt+0x5e30>
    c2b0:	b	c2e0 <__read_chk@plt+0x5e5c>
    c2b4:	mov	r0, r1
    c2b8:	str	r2, [sp, #4]
    c2bc:	bl	56a90 <__read_chk@plt+0x5060c>
    c2c0:	ldr	r2, [sp, #4]
    c2c4:	mov	r3, r0
    c2c8:	ldr	r1, [pc, #648]	; c558 <__read_chk@plt+0x60d4>
    c2cc:	mov	r0, #1
    c2d0:	add	r1, pc, r1
    c2d4:	add	sp, sp, #12
    c2d8:	pop	{lr}		; (ldr lr, [sp], #4)
    c2dc:	b	646c <__printf_chk@plt>
    c2e0:	cmp	r1, #1
    c2e4:	beq	c530 <__read_chk@plt+0x60ac>
    c2e8:	ldr	r0, [pc, #620]	; c55c <__read_chk@plt+0x60d8>
    c2ec:	add	r0, pc, r0
    c2f0:	add	r0, r0, #1152	; 0x480
    c2f4:	add	r0, r0, #8
    c2f8:	b	c308 <__read_chk@plt+0x5e84>
    c2fc:	ldr	ip, [r0, #4]
    c300:	cmp	r1, ip
    c304:	beq	c2c8 <__read_chk@plt+0x5e44>
    c308:	ldr	r3, [r0, #8]
    c30c:	add	r0, r0, #8
    c310:	cmp	r3, #0
    c314:	bne	c2fc <__read_chk@plt+0x5e78>
    c318:	ldr	r3, [pc, #576]	; c560 <__read_chk@plt+0x60dc>
    c31c:	add	r3, pc, r3
    c320:	b	c2c8 <__read_chk@plt+0x5e44>
    c324:	cmp	r1, #4
    c328:	beq	c4e8 <__read_chk@plt+0x6064>
    c32c:	cmp	r1, #5
    c330:	beq	c4d0 <__read_chk@plt+0x604c>
    c334:	ldr	r3, [pc, #552]	; c564 <__read_chk@plt+0x60e0>
    c338:	cmp	r1, #1
    c33c:	add	r3, pc, r3
    c340:	ldrne	r3, [pc, #544]	; c568 <__read_chk@plt+0x60e4>
    c344:	addne	r3, pc, r3
    c348:	b	c2c8 <__read_chk@plt+0x5e44>
    c34c:	cmp	r1, #2
    c350:	beq	c4f4 <__read_chk@plt+0x6070>
    c354:	ldr	r0, [pc, #528]	; c56c <__read_chk@plt+0x60e8>
    c358:	add	r0, pc, r0
    c35c:	add	r0, r0, #1120	; 0x460
    c360:	add	r0, r0, #8
    c364:	b	c374 <__read_chk@plt+0x5ef0>
    c368:	ldr	ip, [r0, #4]
    c36c:	cmp	r1, ip
    c370:	beq	c2c8 <__read_chk@plt+0x5e44>
    c374:	ldr	r3, [r0, #8]
    c378:	add	r0, r0, #8
    c37c:	cmp	r3, #0
    c380:	bne	c368 <__read_chk@plt+0x5ee4>
    c384:	ldr	r3, [pc, #484]	; c570 <__read_chk@plt+0x60ec>
    c388:	add	r3, pc, r3
    c38c:	b	c2c8 <__read_chk@plt+0x5e44>
    c390:	cmp	r1, #1
    c394:	beq	c524 <__read_chk@plt+0x60a0>
    c398:	ldr	r0, [pc, #468]	; c574 <__read_chk@plt+0x60f0>
    c39c:	add	r0, pc, r0
    c3a0:	add	r0, r0, #1056	; 0x420
    c3a4:	add	r0, r0, #8
    c3a8:	b	c3b8 <__read_chk@plt+0x5f34>
    c3ac:	ldr	ip, [r0, #4]
    c3b0:	cmp	r1, ip
    c3b4:	beq	c2c8 <__read_chk@plt+0x5e44>
    c3b8:	ldr	r3, [r0, #8]
    c3bc:	add	r0, r0, #8
    c3c0:	cmp	r3, #0
    c3c4:	bne	c3ac <__read_chk@plt+0x5f28>
    c3c8:	ldr	r3, [pc, #424]	; c578 <__read_chk@plt+0x60f4>
    c3cc:	add	r3, pc, r3
    c3d0:	b	c2c8 <__read_chk@plt+0x5e44>
    c3d4:	cmp	r1, #2
    c3d8:	beq	c518 <__read_chk@plt+0x6094>
    c3dc:	ldr	r0, [pc, #408]	; c57c <__read_chk@plt+0x60f8>
    c3e0:	add	r0, pc, r0
    c3e4:	add	r0, r0, #1008	; 0x3f0
    c3e8:	b	c3f8 <__read_chk@plt+0x5f74>
    c3ec:	ldr	ip, [r0, #4]
    c3f0:	cmp	r1, ip
    c3f4:	beq	c2c8 <__read_chk@plt+0x5e44>
    c3f8:	ldr	r3, [r0, #8]
    c3fc:	add	r0, r0, #8
    c400:	cmp	r3, #0
    c404:	bne	c3ec <__read_chk@plt+0x5f68>
    c408:	ldr	r3, [pc, #368]	; c580 <__read_chk@plt+0x60fc>
    c40c:	add	r3, pc, r3
    c410:	b	c2c8 <__read_chk@plt+0x5e44>
    c414:	cmp	r1, #2
    c418:	beq	c50c <__read_chk@plt+0x6088>
    c41c:	ldr	r0, [pc, #352]	; c584 <__read_chk@plt+0x6100>
    c420:	add	r0, pc, r0
    c424:	add	r0, r0, #952	; 0x3b8
    c428:	b	c438 <__read_chk@plt+0x5fb4>
    c42c:	ldr	ip, [r0, #4]
    c430:	cmp	r1, ip
    c434:	beq	c2c8 <__read_chk@plt+0x5e44>
    c438:	ldr	r3, [r0, #8]
    c43c:	add	r0, r0, #8
    c440:	cmp	r3, #0
    c444:	bne	c42c <__read_chk@plt+0x5fa8>
    c448:	ldr	r3, [pc, #312]	; c588 <__read_chk@plt+0x6104>
    c44c:	add	r3, pc, r3
    c450:	b	c2c8 <__read_chk@plt+0x5e44>
    c454:	cmp	r1, #1
    c458:	beq	c500 <__read_chk@plt+0x607c>
    c45c:	ldr	r0, [pc, #296]	; c58c <__read_chk@plt+0x6108>
    c460:	add	r0, pc, r0
    c464:	add	r0, r0, #904	; 0x388
    c468:	b	c478 <__read_chk@plt+0x5ff4>
    c46c:	ldr	ip, [r0, #4]
    c470:	cmp	r1, ip
    c474:	beq	c2c8 <__read_chk@plt+0x5e44>
    c478:	ldr	r3, [r0, #8]
    c47c:	add	r0, r0, #8
    c480:	cmp	r3, #0
    c484:	bne	c46c <__read_chk@plt+0x5fe8>
    c488:	ldr	r3, [pc, #256]	; c590 <__read_chk@plt+0x610c>
    c48c:	add	r3, pc, r3
    c490:	b	c2c8 <__read_chk@plt+0x5e44>
    c494:	cmn	r1, #1
    c498:	beq	c53c <__read_chk@plt+0x60b8>
    c49c:	ldr	r2, [pc, #240]	; c594 <__read_chk@plt+0x6110>
    c4a0:	add	r2, pc, r2
    c4a4:	cmp	r1, #0
    c4a8:	beq	c4dc <__read_chk@plt+0x6058>
    c4ac:	ldr	r3, [pc, #228]	; c598 <__read_chk@plt+0x6114>
    c4b0:	cmp	r1, #1
    c4b4:	add	r3, pc, r3
    c4b8:	ldrne	r3, [pc, #220]	; c59c <__read_chk@plt+0x6118>
    c4bc:	addne	r3, pc, r3
    c4c0:	b	c2c8 <__read_chk@plt+0x5e44>
    c4c4:	ldr	r3, [pc, #212]	; c5a0 <__read_chk@plt+0x611c>
    c4c8:	add	r3, pc, r3
    c4cc:	b	c2c8 <__read_chk@plt+0x5e44>
    c4d0:	ldr	r3, [pc, #204]	; c5a4 <__read_chk@plt+0x6120>
    c4d4:	add	r3, pc, r3
    c4d8:	b	c2c8 <__read_chk@plt+0x5e44>
    c4dc:	ldr	r3, [pc, #196]	; c5a8 <__read_chk@plt+0x6124>
    c4e0:	add	r3, pc, r3
    c4e4:	b	c2c8 <__read_chk@plt+0x5e44>
    c4e8:	ldr	r3, [pc, #188]	; c5ac <__read_chk@plt+0x6128>
    c4ec:	add	r3, pc, r3
    c4f0:	b	c2c8 <__read_chk@plt+0x5e44>
    c4f4:	ldr	r3, [pc, #180]	; c5b0 <__read_chk@plt+0x612c>
    c4f8:	add	r3, pc, r3
    c4fc:	b	c2c8 <__read_chk@plt+0x5e44>
    c500:	ldr	r3, [pc, #172]	; c5b4 <__read_chk@plt+0x6130>
    c504:	add	r3, pc, r3
    c508:	b	c2c8 <__read_chk@plt+0x5e44>
    c50c:	ldr	r3, [pc, #164]	; c5b8 <__read_chk@plt+0x6134>
    c510:	add	r3, pc, r3
    c514:	b	c2c8 <__read_chk@plt+0x5e44>
    c518:	ldr	r3, [pc, #156]	; c5bc <__read_chk@plt+0x6138>
    c51c:	add	r3, pc, r3
    c520:	b	c2c8 <__read_chk@plt+0x5e44>
    c524:	ldr	r3, [pc, #148]	; c5c0 <__read_chk@plt+0x613c>
    c528:	add	r3, pc, r3
    c52c:	b	c2c8 <__read_chk@plt+0x5e44>
    c530:	ldr	r3, [pc, #140]	; c5c4 <__read_chk@plt+0x6140>
    c534:	add	r3, pc, r3
    c538:	b	c2c8 <__read_chk@plt+0x5e44>
    c53c:	ldr	r2, [pc, #132]	; c5c8 <__read_chk@plt+0x6144>
    c540:	ldr	r3, [pc, #132]	; c5cc <__read_chk@plt+0x6148>
    c544:	add	r2, pc, r2
    c548:	add	r3, pc, r3
    c54c:	b	c2c8 <__read_chk@plt+0x5e44>
    c550:	andeq	r3, fp, ip, ror #3
    c554:	ldrdeq	r3, [r7], -ip
    c558:	andeq	r3, r7, r8, asr #5
    c55c:	andeq	r3, fp, r4, ror r0
    c560:	andeq	r3, r7, ip, asr r2
    c564:	strdeq	r3, [r8], -r8
    c568:	andeq	r3, r7, r4, lsr r2
    c56c:	andeq	r3, fp, r8
    c570:	strdeq	r3, [r7], -r0
    c574:	andeq	r2, fp, r4, asr #31
    c578:	andeq	r3, r7, ip, lsr #3
    c57c:	andeq	r2, fp, r0, lsl #31
    c580:	andeq	r3, r7, ip, ror #2
    c584:	andeq	r2, fp, r0, asr #30
    c588:	andeq	r3, r7, ip, lsr #2
    c58c:	andeq	r2, fp, r0, lsl #30
    c590:	andeq	r3, r7, ip, ror #1
    c594:	andeq	r3, r7, r0, ror #1
    c598:	andeq	r3, r7, r0, lsl r1
    c59c:	strheq	r3, [r7], -ip
    c5a0:	andeq	r3, r7, ip, ror #1
    c5a4:	andeq	r3, r7, r8, ror #1
    c5a8:	andeq	r3, r7, r0, ror #1
    c5ac:	ldrdeq	r2, [r8], -r4
    c5b0:	andeq	r3, r7, r4, ror #1
    c5b4:	ldrdeq	r3, [r7], -r0
    c5b8:	andeq	r3, r7, r4, asr #1
    c5bc:	andeq	r3, r7, ip, lsr #1
    c5c0:	andeq	r3, r7, ip, lsr #1
    c5c4:	andeq	r3, r7, r0, lsr #1
    c5c8:	andeq	r3, r7, ip, lsr r0
    c5cc:	andeq	r3, r7, ip, rrx
    c5d0:	push	{r3, r4, r5, r6, r7, lr}
    c5d4:	mov	r6, r1
    c5d8:	ldr	r3, [pc, #236]	; c6cc <__read_chk@plt+0x6248>
    c5dc:	mov	r5, r0
    c5e0:	ldr	r2, [pc, #232]	; c6d0 <__read_chk@plt+0x624c>
    c5e4:	add	r3, pc, r3
    c5e8:	ldr	r0, [r1, #4]
    c5ec:	ldr	r3, [r3, r2]
    c5f0:	ldr	r1, [r3]
    c5f4:	bl	4e594 <__read_chk@plt+0x48110>
    c5f8:	cmp	r0, #0
    c5fc:	bne	c60c <__read_chk@plt+0x6188>
    c600:	ldr	r3, [r6, #8]
    c604:	cmp	r3, #0
    c608:	beq	c6c0 <__read_chk@plt+0x623c>
    c60c:	ldr	r0, [r5, #2900]	; 0xb54
    c610:	cmp	r0, #0
    c614:	movgt	r4, #0
    c618:	ble	c650 <__read_chk@plt+0x61cc>
    c61c:	ldr	r1, [r5, #2904]	; 0xb58
    c620:	mov	r0, r6
    c624:	add	r1, r1, r4, lsl #5
    c628:	bl	4e50c <__read_chk@plt+0x48088>
    c62c:	cmp	r0, #0
    c630:	popne	{r3, r4, r5, r6, r7, pc}
    c634:	mov	r0, r4
    c638:	mov	r1, #1
    c63c:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c640:	mov	r4, r0
    c644:	ldr	r0, [r5, #2900]	; 0xb54
    c648:	cmp	r0, r4
    c64c:	bgt	c61c <__read_chk@plt+0x6198>
    c650:	mov	r1, #1
    c654:	ldr	r4, [r5, #2904]	; 0xb58
    c658:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c65c:	mov	r2, #32
    c660:	mov	r1, r0
    c664:	mov	r0, r4
    c668:	bl	493d0 <__read_chk@plt+0x42f4c>
    c66c:	ldr	r7, [r5, #2900]	; 0xb54
    c670:	mov	r1, #1
    c674:	mov	r4, r0
    c678:	str	r0, [r5, #2904]	; 0xb58
    c67c:	mov	r0, r7
    c680:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c684:	add	r3, r4, r7, lsl #5
    c688:	str	r0, [r5, #2900]	; 0xb54
    c68c:	ldr	r2, [r6]
    c690:	str	r2, [r4, r7, lsl #5]
    c694:	ldr	r2, [r6, #4]
    c698:	str	r2, [r3, #4]
    c69c:	ldr	r2, [r6, #8]
    c6a0:	str	r2, [r3, #8]
    c6a4:	ldr	r2, [r6, #12]
    c6a8:	str	r2, [r3, #12]
    c6ac:	ldr	r2, [r6, #16]
    c6b0:	str	r2, [r3, #16]
    c6b4:	ldr	r2, [r6, #20]
    c6b8:	str	r2, [r3, #20]
    c6bc:	pop	{r3, r4, r5, r6, r7, pc}
    c6c0:	ldr	r0, [pc, #12]	; c6d4 <__read_chk@plt+0x6250>
    c6c4:	add	r0, pc, r0
    c6c8:	bl	3dae8 <__read_chk@plt+0x37664>
    c6cc:	andeq	r4, fp, r8, lsl r3
    c6d0:	andeq	r0, r0, ip, asr r6
    c6d4:	andeq	r2, r7, r0, lsr #30
    c6d8:	push	{r3, r4, r5, r6, r7, lr}
    c6dc:	mov	r5, r0
    c6e0:	ldr	r0, [r0, #2908]	; 0xb5c
    c6e4:	mov	r6, r1
    c6e8:	cmp	r0, #0
    c6ec:	ble	c728 <__read_chk@plt+0x62a4>
    c6f0:	mov	r4, #0
    c6f4:	ldr	r1, [r5, #2912]	; 0xb60
    c6f8:	mov	r0, r6
    c6fc:	add	r1, r1, r4, lsl #5
    c700:	bl	4e50c <__read_chk@plt+0x48088>
    c704:	mov	r1, #1
    c708:	cmp	r0, #0
    c70c:	mov	r0, r4
    c710:	popne	{r3, r4, r5, r6, r7, pc}
    c714:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c718:	mov	r4, r0
    c71c:	ldr	r0, [r5, #2908]	; 0xb5c
    c720:	cmp	r0, r4
    c724:	bgt	c6f4 <__read_chk@plt+0x6270>
    c728:	mov	r1, #1
    c72c:	ldr	r4, [r5, #2912]	; 0xb60
    c730:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c734:	mov	r2, #32
    c738:	mov	r1, r0
    c73c:	mov	r0, r4
    c740:	bl	493d0 <__read_chk@plt+0x42f4c>
    c744:	ldr	r7, [r5, #2908]	; 0xb5c
    c748:	mov	r1, #1
    c74c:	mov	r4, r0
    c750:	str	r0, [r5, #2912]	; 0xb60
    c754:	mov	r0, r7
    c758:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c75c:	add	r3, r4, r7, lsl #5
    c760:	mov	r2, #0
    c764:	str	r0, [r5, #2908]	; 0xb5c
    c768:	ldr	r1, [r6]
    c76c:	str	r1, [r4, r7, lsl #5]
    c770:	ldr	r1, [r6, #4]
    c774:	str	r1, [r3, #4]
    c778:	ldr	r1, [r6, #8]
    c77c:	str	r1, [r3, #8]
    c780:	ldr	r1, [r6, #12]
    c784:	str	r1, [r3, #12]
    c788:	ldr	r1, [r6, #16]
    c78c:	str	r1, [r3, #16]
    c790:	ldr	r1, [r6, #20]
    c794:	str	r1, [r3, #20]
    c798:	ldr	r1, [r6, #28]
    c79c:	str	r2, [r3, #24]
    c7a0:	str	r1, [r3, #28]
    c7a4:	pop	{r3, r4, r5, r6, r7, pc}
    c7a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    c7ac:	mov	r8, r0
    c7b0:	ldr	r9, [r0, #1688]	; 0x698
    c7b4:	mov	r7, r1
    c7b8:	mov	r5, r2
    c7bc:	cmp	r9, #99	; 0x63
    c7c0:	bgt	c854 <__read_chk@plt+0x63d0>
    c7c4:	cmp	r9, #0
    c7c8:	lsl	sl, r9, #2
    c7cc:	ble	c82c <__read_chk@plt+0x63a8>
    c7d0:	add	r6, sl, #2080	; 0x820
    c7d4:	add	r4, r0, #2080	; 0x820
    c7d8:	add	r6, r6, #8
    c7dc:	add	r4, r4, #8
    c7e0:	add	r6, r0, r6
    c7e4:	b	c7f0 <__read_chk@plt+0x636c>
    c7e8:	cmp	r4, r6
    c7ec:	beq	c82c <__read_chk@plt+0x63a8>
    c7f0:	ldr	r3, [r4, #4]!
    c7f4:	cmp	r3, r5
    c7f8:	bne	c7e8 <__read_chk@plt+0x6364>
    c7fc:	ldr	r0, [r4, #-400]	; 0xfffffe70
    c800:	mov	r1, r7
    c804:	bl	61d8 <strcmp@plt>
    c808:	cmp	r0, #0
    c80c:	bne	c7e8 <__read_chk@plt+0x6364>
    c810:	ldr	r0, [pc, #76]	; c864 <__read_chk@plt+0x63e0>
    c814:	mov	r2, r7
    c818:	ldr	r1, [pc, #72]	; c868 <__read_chk@plt+0x63e4>
    c81c:	add	r0, pc, r0
    c820:	add	r1, pc, r1
    c824:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    c828:	b	40248 <__read_chk@plt+0x39dc4>
    c82c:	add	sl, r8, sl
    c830:	mov	r1, #1
    c834:	mov	r0, r9
    c838:	str	r5, [sl, #2092]	; 0x82c
    c83c:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c840:	str	r0, [r8, #1688]	; 0x698
    c844:	mov	r0, r7
    c848:	bl	49400 <__read_chk@plt+0x42f7c>
    c84c:	str	r0, [sl, #1692]	; 0x69c
    c850:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c854:	ldr	r0, [pc, #16]	; c86c <__read_chk@plt+0x63e8>
    c858:	mov	r1, #100	; 0x64
    c85c:	add	r0, pc, r0
    c860:	bl	3dae8 <__read_chk@plt+0x37664>
    c864:	andeq	r2, r7, r8, lsr #28
    c868:	ldrdeq	r2, [r7], -r0
    c86c:			; <UNDEFINED> instruction: 0x00072db8
    c870:	ldr	ip, [pc, #292]	; c99c <__read_chk@plt+0x6518>
    c874:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    c878:	add	ip, pc, ip
    c87c:	ldr	lr, [pc, #284]	; c9a0 <__read_chk@plt+0x651c>
    c880:	sub	sp, sp, #8
    c884:	ldr	r4, [r0, #484]	; 0x1e4
    c888:	mov	r9, r0
    c88c:	mov	r7, r3
    c890:	mov	r0, r2
    c894:	ldr	sl, [ip, lr]
    c898:	cmp	r4, #99	; 0x63
    c89c:	ldr	ip, [sl]
    c8a0:	str	ip, [sp, #4]
    c8a4:	bgt	c98c <__read_chk@plt+0x6508>
    c8a8:	cmp	r1, #0
    c8ac:	beq	c978 <__read_chk@plt+0x64f4>
    c8b0:	mov	r2, r1
    c8b4:	ldr	r1, [pc, #232]	; c9a4 <__read_chk@plt+0x6520>
    c8b8:	mov	r3, r0
    c8bc:	mov	r0, sp
    c8c0:	add	r1, pc, r1
    c8c4:	bl	49430 <__read_chk@plt+0x42fac>
    c8c8:	ldr	r8, [sp]
    c8cc:	ldr	r6, [r9, #484]	; 0x1e4
    c8d0:	cmp	r6, #0
    c8d4:	ble	c944 <__read_chk@plt+0x64c0>
    c8d8:	add	r5, r9, #884	; 0x374
    c8dc:	mov	r4, #0
    c8e0:	b	c8fc <__read_chk@plt+0x6478>
    c8e4:	mov	r0, r4
    c8e8:	mov	r1, #1
    c8ec:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c8f0:	cmp	r0, r6
    c8f4:	mov	r4, r0
    c8f8:	beq	c944 <__read_chk@plt+0x64c0>
    c8fc:	ldr	ip, [r5, #4]!
    c900:	cmp	ip, r7
    c904:	bne	c8e4 <__read_chk@plt+0x6460>
    c908:	ldr	r0, [r5, #-400]	; 0xfffffe70
    c90c:	mov	r1, r8
    c910:	bl	61d8 <strcmp@plt>
    c914:	cmp	r0, #0
    c918:	bne	c8e4 <__read_chk@plt+0x6460>
    c91c:	ldr	r1, [pc, #132]	; c9a8 <__read_chk@plt+0x6524>
    c920:	mov	r2, r8
    c924:	ldr	r0, [pc, #128]	; c9ac <__read_chk@plt+0x6528>
    c928:	add	r1, pc, r1
    c92c:	add	r0, pc, r0
    c930:	add	r1, r1, #24
    c934:	bl	40248 <__read_chk@plt+0x39dc4>
    c938:	ldr	r0, [sp]
    c93c:	bl	55a8 <free@plt>
    c940:	b	c960 <__read_chk@plt+0x64dc>
    c944:	add	r4, r9, r6, lsl #2
    c948:	mov	r0, r6
    c94c:	mov	r1, #1
    c950:	str	r7, [r4, #888]	; 0x378
    c954:	bl	7cfd8 <__read_chk@plt+0x76b54>
    c958:	str	r0, [r9, #484]	; 0x1e4
    c95c:	str	r8, [r4, #488]	; 0x1e8
    c960:	ldr	r2, [sp, #4]
    c964:	ldr	r3, [sl]
    c968:	cmp	r2, r3
    c96c:	bne	c988 <__read_chk@plt+0x6504>
    c970:	add	sp, sp, #8
    c974:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c978:	bl	49400 <__read_chk@plt+0x42f7c>
    c97c:	mov	r8, r0
    c980:	str	r0, [sp]
    c984:	b	c8cc <__read_chk@plt+0x6448>
    c988:	bl	5d64 <__stack_chk_fail@plt>
    c98c:	ldr	r0, [pc, #28]	; c9b0 <__read_chk@plt+0x652c>
    c990:	mov	r1, #100	; 0x64
    c994:	add	r0, pc, r0
    c998:	bl	3dae8 <__read_chk@plt+0x37664>
    c99c:	andeq	r4, fp, r4, lsl #1
    c9a0:	andeq	r0, r0, r8, asr #11
    c9a4:	ldrdeq	r2, [r7], -r0
    c9a8:	andeq	r2, r7, r8, asr #23
    c9ac:	andeq	r2, r7, r8, lsl sp
    c9b0:	ldrdeq	r2, [r7], -r0
    c9b4:	push	{r3, lr}
    c9b8:	ldr	r3, [pc, #72]	; ca08 <__read_chk@plt+0x6584>
    c9bc:	ldr	r0, [pc, r3]
    c9c0:	cmp	r0, #0
    c9c4:	popne	{r3, pc}
    c9c8:	ldr	r0, [pc, #60]	; ca0c <__read_chk@plt+0x6588>
    c9cc:	ldr	r1, [pc, #60]	; ca10 <__read_chk@plt+0x658c>
    c9d0:	add	r0, pc, r0
    c9d4:	add	r1, pc, r1
    c9d8:	bl	59f8 <getservbyname@plt>
    c9dc:	cmp	r0, #0
    c9e0:	ldrne	r3, [r0, #8]
    c9e4:	moveq	r3, #22
    c9e8:	ubfxne	r2, r3, #8, #8
    c9ec:	orrne	r3, r2, r3, lsl #8
    c9f0:	ldr	r2, [pc, #28]	; ca14 <__read_chk@plt+0x6590>
    c9f4:	uxthne	r3, r3
    c9f8:	add	r2, pc, r2
    c9fc:	mov	r0, r3
    ca00:	str	r3, [r2]
    ca04:	pop	{r3, pc}
    ca08:	andeq	r4, fp, r0, asr #16
    ca0c:	andeq	r6, r7, r0, ror #2
    ca10:	andeq	r2, r7, ip, asr #25
    ca14:	andeq	r4, fp, r4, lsl #16
    ca18:	cmp	r0, #0
    ca1c:	push	{r3, lr}
    ca20:	beq	ca3c <__read_chk@plt+0x65b8>
    ca24:	ldr	r1, [pc, #24]	; ca44 <__read_chk@plt+0x65c0>
    ca28:	add	r1, pc, r1
    ca2c:	bl	5548 <strcasecmp@plt>
    ca30:	rsbs	r0, r0, #1
    ca34:	movcc	r0, #0
    ca38:	pop	{r3, pc}
    ca3c:	mov	r0, #1
    ca40:	pop	{r3, pc}
    ca44:	andeq	r1, r7, r4, asr r7
    ca48:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ca4c:	mov	r1, #88	; 0x58
    ca50:	movw	r2, #4520	; 0x11a8
    ca54:	movw	fp, #4508	; 0x119c
    ca58:	bl	5944 <memset@plt>
    ca5c:	movw	sl, #4512	; 0x11a0
    ca60:	movw	ip, #4500	; 0x1194
    ca64:	movw	r9, #2936	; 0xb78
    ca68:	movw	r5, #4184	; 0x1058
    ca6c:	movw	r8, #4516	; 0x11a4
    ca70:	movw	r7, #4188	; 0x105c
    ca74:	movw	r6, #4180	; 0x1054
    ca78:	mvn	r2, #0
    ca7c:	mov	r1, #0
    ca80:	movw	r4, #4452	; 0x1164
    ca84:	mov	r3, r0
    ca88:	movw	r0, #4504	; 0x1198
    ca8c:	str	r1, [r3, #2920]	; 0xb68
    ca90:	str	r1, [r3, #2924]	; 0xb6c
    ca94:	str	r1, [r3, #20]
    ca98:	str	r1, [r3, #80]	; 0x50
    ca9c:	str	r1, [r3, #84]	; 0x54
    caa0:	str	r1, [r3, #88]	; 0x58
    caa4:	str	r1, [r3, #100]	; 0x64
    caa8:	str	r2, [r3]
    caac:	str	r2, [r3, #4]
    cab0:	str	r2, [r3, #12]
    cab4:	str	r2, [r3, #8]
    cab8:	str	r2, [r3, #2916]	; 0xb64
    cabc:	str	r2, [r3, #16]
    cac0:	str	r2, [r3, #24]
    cac4:	str	r2, [r3, #28]
    cac8:	str	r2, [r3, #32]
    cacc:	str	r2, [r3, #36]	; 0x24
    cad0:	str	r2, [r3, #44]	; 0x2c
    cad4:	str	r2, [r3, #48]	; 0x30
    cad8:	str	r2, [r3, #56]	; 0x38
    cadc:	str	r2, [r3, #60]	; 0x3c
    cae0:	str	r2, [r3, #64]	; 0x40
    cae4:	str	r2, [r3, #68]	; 0x44
    cae8:	str	r2, [r3, #72]	; 0x48
    caec:	str	r2, [r3, #76]	; 0x4c
    caf0:	str	r2, [r3, #92]	; 0x5c
    caf4:	str	r2, [r3, #96]	; 0x60
    caf8:	str	r2, [r3, #40]	; 0x28
    cafc:	str	r2, [r3, #52]	; 0x34
    cb00:	str	r2, [r3, #104]	; 0x68
    cb04:	str	r2, [r3, #108]	; 0x6c
    cb08:	str	r2, [r3, #112]	; 0x70
    cb0c:	str	r2, [r3, #116]	; 0x74
    cb10:	str	r2, [r3, #124]	; 0x7c
    cb14:	str	r2, [r3, #120]	; 0x78
    cb18:	str	r2, [r3, #140]	; 0x8c
    cb1c:	str	r2, [r3, #144]	; 0x90
    cb20:	str	r2, [r3, #148]	; 0x94
    cb24:	str	r2, [r3, #152]	; 0x98
    cb28:	str	r2, [r3, #156]	; 0x9c
    cb2c:	str	r2, [r3, #160]	; 0xa0
    cb30:	str	r1, [r3, #164]	; 0xa4
    cb34:	str	r1, [r3, #168]	; 0xa8
    cb38:	str	r1, [r3, #176]	; 0xb0
    cb3c:	str	r1, [r3, #172]	; 0xac
    cb40:	str	r1, [r3, #180]	; 0xb4
    cb44:	str	r1, [r3, #484]	; 0x1e4
    cb48:	str	r1, [r3, #1688]	; 0x698
    cb4c:	str	r1, [r3, #184]	; 0xb8
    cb50:	str	r1, [r3, #188]	; 0xbc
    cb54:	str	r1, [r3, #192]	; 0xc0
    cb58:	str	r1, [r3, #196]	; 0xc4
    cb5c:	str	r2, [r3, #200]	; 0xc8
    cb60:	str	r1, [r3, #204]	; 0xcc
    cb64:	str	r1, [r3, #336]	; 0x150
    cb68:	str	r1, [r3, #2904]	; 0xb58
    cb6c:	str	r1, [r3, #2900]	; 0xb54
    cb70:	str	r1, [r3, #2912]	; 0xb60
    cb74:	str	r1, [r3, #2908]	; 0xb5c
    cb78:	str	r2, [r3, #136]	; 0x88
    cb7c:	str	r1, [r3, #468]	; 0x1d4
    cb80:	str	r1, [r3, #472]	; 0x1d8
    cb84:	str	r1, [r3, #476]	; 0x1dc
    cb88:	str	r1, [r3, ip]
    cb8c:	movw	ip, #4488	; 0x1188
    cb90:	str	r1, [r3, r0]
    cb94:	movw	r0, #4492	; 0x118c
    cb98:	str	r2, [r3, fp]
    cb9c:	mvn	fp, #0
    cba0:	str	r1, [r3, sl]
    cba4:	mvn	sl, #0
    cba8:	str	r2, [r3, #2928]	; 0xb70
    cbac:	str	r2, [r3, #2948]	; 0xb84
    cbb0:	str	r2, [r3, #2952]	; 0xb88
    cbb4:	str	r2, [r3, #2944]	; 0xb80
    cbb8:	str	r2, [r3, #480]	; 0x1e0
    cbbc:	str	r2, [r3, #2956]	; 0xb8c
    cbc0:	str	r2, [r3, #2960]	; 0xb90
    cbc4:	str	r1, [r3, #2964]	; 0xb94
    cbc8:	str	r1, [r3, #3992]	; 0xf98
    cbcc:	str	r2, [r3, #3996]	; 0xf9c
    cbd0:	str	r2, [r3, #4000]	; 0xfa0
    cbd4:	str	r1, [r3, #4004]	; 0xfa4
    cbd8:	str	r2, [r3, #4008]	; 0xfa8
    cbdc:	str	r2, [r3, #4012]	; 0xfac
    cbe0:	str	r2, [r3, #4016]	; 0xfb0
    cbe4:	str	r2, [r3, #4020]	; 0xfb4
    cbe8:	str	r1, [r3, #4024]	; 0xfb8
    cbec:	str	r2, [r3, #4028]	; 0xfbc
    cbf0:	str	r2, [r3, #2892]	; 0xb4c
    cbf4:	str	r1, [r3, #2896]	; 0xb50
    cbf8:	str	r2, [r3, #4032]	; 0xfc0
    cbfc:	str	r2, [r3, #128]	; 0x80
    cc00:	str	r2, [r3, #132]	; 0x84
    cc04:	str	r2, [r3, #4036]	; 0xfc4
    cc08:	str	r2, [r3, #4040]	; 0xfc8
    cc0c:	str	r1, [r3, #4044]	; 0xfcc
    cc10:	strd	sl, [r3, r9]
    cc14:	movw	r9, #4496	; 0x1190
    cc18:	str	r1, [r3, r8]
    cc1c:	str	r1, [r3, r7]
    cc20:	str	r2, [r3, r6]
    cc24:	str	r2, [r3, r5]
    cc28:	movw	r5, #4176	; 0x1050
    cc2c:	str	r2, [r3, r5]
    cc30:	add	r5, r5, #272	; 0x110
    cc34:	str	r1, [r3, r5]
    cc38:	str	r1, [r3, r4]
    cc3c:	str	r2, [r3, ip]
    cc40:	str	r1, [r3, r0]
    cc44:	str	r1, [r3, r9]
    cc48:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cc4c:	movw	r3, #4180	; 0x1054
    cc50:	ldr	r2, [r0, r3]
    cc54:	cmn	r2, #1
    cc58:	moveq	r2, #1
    cc5c:	streq	r2, [r0, r3]
    cc60:	movw	r3, #4184	; 0x1058
    cc64:	ldr	r2, [r0, r3]
    cc68:	cmn	r2, #1
    cc6c:	moveq	r2, #1
    cc70:	streq	r2, [r0, r3]
    cc74:	movw	r3, #4176	; 0x1050
    cc78:	ldr	r2, [r0, r3]
    cc7c:	cmn	r2, #1
    cc80:	moveq	r2, #0
    cc84:	streq	r2, [r0, r3]
    cc88:	bx	lr
    cc8c:	push	{r4, r5, r6, lr}
    cc90:	mov	r6, r0
    cc94:	ldr	r3, [r0]
    cc98:	cmn	r3, #1
    cc9c:	moveq	r3, #0
    cca0:	streq	r3, [r0]
    cca4:	ldr	r3, [r0, #4]
    cca8:	cmn	r3, #1
    ccac:	moveq	r3, #0
    ccb0:	streq	r3, [r0, #4]
    ccb4:	ldr	r3, [r0, #12]
    ccb8:	cmn	r3, #1
    ccbc:	moveq	r3, #0
    ccc0:	streq	r3, [r0, #12]
    ccc4:	ldr	r3, [r0, #8]
    ccc8:	cmn	r3, #1
    cccc:	moveq	r3, #1200	; 0x4b0
    ccd0:	streq	r3, [r0, #8]
    ccd4:	ldr	r3, [r0, #16]
    ccd8:	cmn	r3, #1
    ccdc:	beq	d4a0 <__read_chk@plt+0x701c>
    cce0:	ldr	r3, [r6, #2916]	; 0xb64
    cce4:	cmn	r3, #1
    cce8:	beq	d354 <__read_chk@plt+0x6ed0>
    ccec:	cmp	r3, #1
    ccf0:	beq	d36c <__read_chk@plt+0x6ee8>
    ccf4:	ldr	r3, [r6, #20]
    ccf8:	cmp	r3, #0
    ccfc:	beq	d490 <__read_chk@plt+0x700c>
    cd00:	ldr	r3, [r6, #24]
    cd04:	cmn	r3, #1
    cd08:	moveq	r3, #0
    cd0c:	streq	r3, [r6, #24]
    cd10:	ldr	r3, [r6, #28]
    cd14:	cmn	r3, #1
    cd18:	moveq	r3, #127	; 0x7f
    cd1c:	streq	r3, [r6, #28]
    cd20:	ldr	r3, [r6, #32]
    cd24:	cmn	r3, #1
    cd28:	moveq	r3, #0
    cd2c:	streq	r3, [r6, #32]
    cd30:	ldr	r3, [r6, #36]	; 0x24
    cd34:	cmn	r3, #1
    cd38:	moveq	r3, #0
    cd3c:	streq	r3, [r6, #36]	; 0x24
    cd40:	ldr	r3, [r6, #44]	; 0x2c
    cd44:	cmn	r3, #1
    cd48:	moveq	r3, #1
    cd4c:	streq	r3, [r6, #44]	; 0x2c
    cd50:	ldr	r3, [r6, #48]	; 0x30
    cd54:	cmn	r3, #1
    cd58:	moveq	r3, #1
    cd5c:	streq	r3, [r6, #48]	; 0x30
    cd60:	ldr	r3, [r6, #56]	; 0x38
    cd64:	cmn	r3, #1
    cd68:	moveq	r3, #1
    cd6c:	streq	r3, [r6, #56]	; 0x38
    cd70:	ldr	r3, [r6, #60]	; 0x3c
    cd74:	cmn	r3, #1
    cd78:	moveq	r3, #0
    cd7c:	streq	r3, [r6, #60]	; 0x3c
    cd80:	ldr	r3, [r6, #64]	; 0x40
    cd84:	cmn	r3, #1
    cd88:	moveq	r3, #0
    cd8c:	streq	r3, [r6, #64]	; 0x40
    cd90:	ldr	r3, [r6, #68]	; 0x44
    cd94:	cmn	r3, #1
    cd98:	moveq	r3, #0
    cd9c:	streq	r3, [r6, #68]	; 0x44
    cda0:	ldr	r3, [r6, #72]	; 0x48
    cda4:	cmn	r3, #1
    cda8:	moveq	r3, #0
    cdac:	streq	r3, [r6, #72]	; 0x48
    cdb0:	ldr	r3, [r6, #76]	; 0x4c
    cdb4:	cmn	r3, #1
    cdb8:	moveq	r3, #0
    cdbc:	streq	r3, [r6, #76]	; 0x4c
    cdc0:	ldr	r3, [r6, #88]	; 0x58
    cdc4:	cmp	r3, #0
    cdc8:	beq	d548 <__read_chk@plt+0x70c4>
    cdcc:	ldr	r3, [r6, #92]	; 0x5c
    cdd0:	cmn	r3, #1
    cdd4:	moveq	r3, #1
    cdd8:	streq	r3, [r6, #92]	; 0x5c
    cddc:	ldr	r3, [r6, #96]	; 0x60
    cde0:	cmn	r3, #1
    cde4:	moveq	r3, #1
    cde8:	streq	r3, [r6, #96]	; 0x60
    cdec:	ldr	r3, [r6, #40]	; 0x28
    cdf0:	cmn	r3, #1
    cdf4:	moveq	r3, #0
    cdf8:	streq	r3, [r6, #40]	; 0x28
    cdfc:	ldr	r3, [r6, #52]	; 0x34
    ce00:	cmn	r3, #1
    ce04:	moveq	r3, #0
    ce08:	streq	r3, [r6, #52]	; 0x34
    ce0c:	ldr	r3, [r6, #104]	; 0x68
    ce10:	cmn	r3, #1
    ce14:	moveq	r3, #0
    ce18:	streq	r3, [r6, #104]	; 0x68
    ce1c:	ldr	r3, [r6, #108]	; 0x6c
    ce20:	cmn	r3, #1
    ce24:	moveq	r3, #1
    ce28:	streq	r3, [r6, #108]	; 0x6c
    ce2c:	ldr	r3, [r6, #112]	; 0x70
    ce30:	cmn	r3, #1
    ce34:	moveq	r3, #2
    ce38:	streq	r3, [r6, #112]	; 0x70
    ce3c:	ldr	r3, [r6, #116]	; 0x74
    ce40:	cmn	r3, #1
    ce44:	moveq	r3, #0
    ce48:	streq	r3, [r6, #116]	; 0x74
    ce4c:	ldr	r3, [r6, #124]	; 0x7c
    ce50:	cmn	r3, #1
    ce54:	moveq	r3, #1
    ce58:	streq	r3, [r6, #124]	; 0x7c
    ce5c:	ldr	r3, [r6, #120]	; 0x78
    ce60:	cmn	r3, #1
    ce64:	moveq	r3, #6
    ce68:	streq	r3, [r6, #120]	; 0x78
    ce6c:	ldr	r3, [r6, #140]	; 0x8c
    ce70:	cmn	r3, #1
    ce74:	moveq	r3, #0
    ce78:	streq	r3, [r6, #140]	; 0x8c
    ce7c:	ldr	r3, [r6, #144]	; 0x90
    ce80:	cmn	r3, #1
    ce84:	moveq	r3, #0
    ce88:	streq	r3, [r6, #144]	; 0x90
    ce8c:	ldr	r3, [r6, #148]	; 0x94
    ce90:	cmn	r3, #1
    ce94:	moveq	r3, #1
    ce98:	streq	r3, [r6, #148]	; 0x94
    ce9c:	ldr	r3, [r6, #156]	; 0x9c
    cea0:	cmn	r3, #1
    cea4:	moveq	r3, #3
    cea8:	streq	r3, [r6, #156]	; 0x9c
    ceac:	ldr	r3, [r6, #180]	; 0xb4
    ceb0:	cmp	r3, #0
    ceb4:	moveq	r3, #4
    ceb8:	streq	r3, [r6, #180]	; 0xb4
    cebc:	ldr	r3, [r6, #2892]	; 0xb4c
    cec0:	cmn	r3, #1
    cec4:	moveq	r3, #0
    cec8:	streq	r3, [r6, #2892]	; 0xb4c
    cecc:	ldr	r3, [r6, #484]	; 0x1e4
    ced0:	cmp	r3, #0
    ced4:	bne	ceec <__read_chk@plt+0x6a68>
    ced8:	ldr	r2, [r6, #180]	; 0xb4
    cedc:	tst	r2, #1
    cee0:	bne	d520 <__read_chk@plt+0x709c>
    cee4:	tst	r2, #4
    cee8:	bne	d4b4 <__read_chk@plt+0x7030>
    ceec:	ldr	r3, [r6, #200]	; 0xc8
    cef0:	cmn	r3, #1
    cef4:	moveq	r3, #126	; 0x7e
    cef8:	streq	r3, [r6, #200]	; 0xc8
    cefc:	ldr	r3, [r6, #204]	; 0xcc
    cf00:	cmp	r3, #0
    cf04:	beq	d318 <__read_chk@plt+0x6e94>
    cf08:	ldr	r3, [r6, #336]	; 0x150
    cf0c:	cmp	r3, #0
    cf10:	beq	d2dc <__read_chk@plt+0x6e58>
    cf14:	ldr	r3, [r6, #136]	; 0x88
    cf18:	movw	r1, #2936	; 0xb78
    cf1c:	mvn	r4, #0
    cf20:	mvn	r5, #0
    cf24:	cmn	r3, #1
    cf28:	moveq	r3, #3
    cf2c:	streq	r3, [r6, #136]	; 0x88
    cf30:	ldr	r3, [r6, #2948]	; 0xb84
    cf34:	cmn	r3, #1
    cf38:	moveq	r3, #0
    cf3c:	streq	r3, [r6, #2948]	; 0xb84
    cf40:	ldr	r3, [r6, #2952]	; 0xb88
    cf44:	cmn	r3, #1
    cf48:	moveq	r3, #0
    cf4c:	streq	r3, [r6, #2952]	; 0xb88
    cf50:	ldr	r3, [r6, #2928]	; 0xb70
    cf54:	cmn	r3, #1
    cf58:	moveq	r3, #0
    cf5c:	streq	r3, [r6, #2928]	; 0xb70
    cf60:	ldrd	r2, [r6, r1]
    cf64:	cmp	r3, r5
    cf68:	cmpeq	r2, r4
    cf6c:	moveq	r2, #0
    cf70:	moveq	r3, #0
    cf74:	strdeq	r2, [r6, r1]
    cf78:	ldr	r3, [r6, #2944]	; 0xb80
    cf7c:	cmn	r3, #1
    cf80:	moveq	r3, #0
    cf84:	streq	r3, [r6, #2944]	; 0xb80
    cf88:	ldr	r3, [r6, #480]	; 0x1e0
    cf8c:	cmn	r3, #1
    cf90:	moveq	r3, #0
    cf94:	streq	r3, [r6, #480]	; 0x1e0
    cf98:	ldr	r3, [r6, #2956]	; 0xb8c
    cf9c:	cmn	r3, #1
    cfa0:	moveq	r3, #0
    cfa4:	streq	r3, [r6, #2956]	; 0xb8c
    cfa8:	ldr	r3, [r6, #2960]	; 0xb90
    cfac:	cmn	r3, #1
    cfb0:	moveq	r3, #3
    cfb4:	streq	r3, [r6, #2960]	; 0xb90
    cfb8:	ldr	r3, [r6, #3996]	; 0xf9c
    cfbc:	cmn	r3, #1
    cfc0:	moveq	r3, #0
    cfc4:	streq	r3, [r6, #3996]	; 0xf9c
    cfc8:	ldr	r3, [r6, #4000]	; 0xfa0
    cfcc:	cmn	r3, #1
    cfd0:	moveq	r3, #0
    cfd4:	streq	r3, [r6, #4000]	; 0xfa0
    cfd8:	streq	r3, [r6, #4004]	; 0xfa4
    cfdc:	ldr	r3, [r6, #4008]	; 0xfa8
    cfe0:	cmn	r3, #1
    cfe4:	moveq	r3, #0
    cfe8:	streq	r3, [r6, #4008]	; 0xfa8
    cfec:	ldr	r3, [r6, #4012]	; 0xfac
    cff0:	cmn	r3, #1
    cff4:	moveq	r3, #0
    cff8:	streq	r3, [r6, #4012]	; 0xfac
    cffc:	ldr	r3, [r6, #4016]	; 0xfb0
    d000:	cmn	r3, #1
    d004:	mvneq	r3, #-2147483648	; 0x80000000
    d008:	streq	r3, [r6, #4016]	; 0xfb0
    d00c:	ldr	r3, [r6, #4020]	; 0xfb4
    d010:	cmn	r3, #1
    d014:	mvneq	r3, #-2147483648	; 0x80000000
    d018:	streq	r3, [r6, #4020]	; 0xfb4
    d01c:	ldr	r3, [r6, #4028]	; 0xfbc
    d020:	cmn	r3, #1
    d024:	moveq	r3, #0
    d028:	streq	r3, [r6, #4028]	; 0xfbc
    d02c:	ldr	r3, [r6, #4032]	; 0xfc0
    d030:	cmn	r3, #1
    d034:	moveq	r3, #0
    d038:	streq	r3, [r6, #4032]	; 0xfc0
    d03c:	ldr	r3, [r6, #128]	; 0x80
    d040:	cmn	r3, #1
    d044:	moveq	r3, #16
    d048:	streq	r3, [r6, #128]	; 0x80
    d04c:	ldr	r3, [r6, #132]	; 0x84
    d050:	cmn	r3, #1
    d054:	moveq	r3, #8
    d058:	streq	r3, [r6, #132]	; 0x84
    d05c:	ldr	r3, [r6, #4036]	; 0xfc4
    d060:	cmn	r3, #1
    d064:	moveq	r3, #0
    d068:	streq	r3, [r6, #4036]	; 0xfc4
    d06c:	ldr	r3, [r6, #4040]	; 0xfc8
    d070:	cmn	r3, #1
    d074:	moveq	r3, #0
    d078:	streq	r3, [r6, #4040]	; 0xfc8
    d07c:	movw	r3, #4180	; 0x1054
    d080:	ldr	r2, [r6, r3]
    d084:	cmn	r2, #1
    d088:	moveq	r2, #1
    d08c:	streq	r2, [r6, r3]
    d090:	movw	r3, #4184	; 0x1058
    d094:	ldr	r2, [r6, r3]
    d098:	cmn	r2, #1
    d09c:	moveq	r2, #1
    d0a0:	streq	r2, [r6, r3]
    d0a4:	movw	r3, #4176	; 0x1050
    d0a8:	ldr	r2, [r6, r3]
    d0ac:	cmn	r2, #1
    d0b0:	moveq	r2, #0
    d0b4:	streq	r2, [r6, r3]
    d0b8:	movw	r3, #4452	; 0x1164
    d0bc:	ldr	r2, [r6, r3]
    d0c0:	cmp	r2, #0
    d0c4:	beq	d2ac <__read_chk@plt+0x6e28>
    d0c8:	movw	r3, #4488	; 0x1188
    d0cc:	ldr	r2, [r6, r3]
    d0d0:	cmn	r2, #1
    d0d4:	moveq	r2, #0
    d0d8:	streq	r2, [r6, r3]
    d0dc:	bl	5e48 <FIPS_mode@plt>
    d0e0:	cmp	r0, #0
    d0e4:	beq	d270 <__read_chk@plt+0x6dec>
    d0e8:	ldr	r0, [pc, #1204]	; d5a4 <__read_chk@plt+0x7120>
    d0ec:	add	r0, pc, r0
    d0f0:	add	r1, r6, #164	; 0xa4
    d0f4:	bl	66930 <__read_chk@plt+0x604ac>
    d0f8:	cmp	r0, #0
    d0fc:	bne	d58c <__read_chk@plt+0x7108>
    d100:	bl	5e48 <FIPS_mode@plt>
    d104:	cmp	r0, #0
    d108:	bne	d27c <__read_chk@plt+0x6df8>
    d10c:	ldr	r0, [pc, #1172]	; d5a8 <__read_chk@plt+0x7124>
    d110:	add	r0, pc, r0
    d114:	add	r1, r6, #168	; 0xa8
    d118:	bl	66930 <__read_chk@plt+0x604ac>
    d11c:	cmp	r0, #0
    d120:	bne	d58c <__read_chk@plt+0x7108>
    d124:	bl	5e48 <FIPS_mode@plt>
    d128:	cmp	r0, #0
    d12c:	beq	d288 <__read_chk@plt+0x6e04>
    d130:	ldr	r0, [pc, #1140]	; d5ac <__read_chk@plt+0x7128>
    d134:	add	r0, pc, r0
    d138:	add	r1, r6, #176	; 0xb0
    d13c:	bl	66930 <__read_chk@plt+0x604ac>
    d140:	cmp	r0, #0
    d144:	bne	d58c <__read_chk@plt+0x7108>
    d148:	bl	5e48 <FIPS_mode@plt>
    d14c:	cmp	r0, #0
    d150:	beq	d294 <__read_chk@plt+0x6e10>
    d154:	ldr	r0, [pc, #1108]	; d5b0 <__read_chk@plt+0x712c>
    d158:	add	r0, pc, r0
    d15c:	add	r4, r6, #4480	; 0x1180
    d160:	add	r1, r4, #12
    d164:	bl	66930 <__read_chk@plt+0x604ac>
    d168:	cmp	r0, #0
    d16c:	bne	d58c <__read_chk@plt+0x7108>
    d170:	bl	5e48 <FIPS_mode@plt>
    d174:	cmp	r0, #0
    d178:	beq	d2a0 <__read_chk@plt+0x6e1c>
    d17c:	ldr	r0, [pc, #1072]	; d5b4 <__read_chk@plt+0x7130>
    d180:	add	r0, pc, r0
    d184:	add	r1, r4, #16
    d188:	bl	66930 <__read_chk@plt+0x604ac>
    d18c:	cmp	r0, #0
    d190:	bne	d58c <__read_chk@plt+0x7108>
    d194:	ldr	r4, [r6, #4024]	; 0xfb8
    d198:	cmp	r4, #0
    d19c:	beq	d1b8 <__read_chk@plt+0x6d34>
    d1a0:	ldr	r1, [pc, #1040]	; d5b8 <__read_chk@plt+0x7134>
    d1a4:	mov	r0, r4
    d1a8:	add	r1, pc, r1
    d1ac:	bl	5548 <strcasecmp@plt>
    d1b0:	cmp	r0, #0
    d1b4:	bne	d1c8 <__read_chk@plt+0x6d44>
    d1b8:	mov	r0, r4
    d1bc:	bl	55a8 <free@plt>
    d1c0:	mov	r3, #0
    d1c4:	str	r3, [r6, #4024]	; 0xfb8
    d1c8:	ldr	r4, [r6, #192]	; 0xc0
    d1cc:	cmp	r4, #0
    d1d0:	beq	d1ec <__read_chk@plt+0x6d68>
    d1d4:	ldr	r1, [pc, #992]	; d5bc <__read_chk@plt+0x7138>
    d1d8:	mov	r0, r4
    d1dc:	add	r1, pc, r1
    d1e0:	bl	5548 <strcasecmp@plt>
    d1e4:	cmp	r0, #0
    d1e8:	bne	d1fc <__read_chk@plt+0x6d78>
    d1ec:	mov	r0, r4
    d1f0:	bl	55a8 <free@plt>
    d1f4:	mov	r3, #0
    d1f8:	str	r3, [r6, #192]	; 0xc0
    d1fc:	ldr	r4, [r6, #3992]	; 0xf98
    d200:	cmp	r4, #0
    d204:	beq	d220 <__read_chk@plt+0x6d9c>
    d208:	ldr	r1, [pc, #944]	; d5c0 <__read_chk@plt+0x713c>
    d20c:	mov	r0, r4
    d210:	add	r1, pc, r1
    d214:	bl	5548 <strcasecmp@plt>
    d218:	cmp	r0, #0
    d21c:	bne	d230 <__read_chk@plt+0x6dac>
    d220:	mov	r0, r4
    d224:	bl	55a8 <free@plt>
    d228:	mov	r3, #0
    d22c:	str	r3, [r6, #3992]	; 0xf98
    d230:	movw	r3, #4448	; 0x1160
    d234:	ldr	r4, [r6, r3]
    d238:	cmp	r4, #0
    d23c:	beq	d258 <__read_chk@plt+0x6dd4>
    d240:	ldr	r1, [pc, #892]	; d5c4 <__read_chk@plt+0x7140>
    d244:	mov	r0, r4
    d248:	add	r1, pc, r1
    d24c:	bl	5548 <strcasecmp@plt>
    d250:	cmp	r0, #0
    d254:	popne	{r4, r5, r6, pc}
    d258:	mov	r0, r4
    d25c:	bl	55a8 <free@plt>
    d260:	movw	r3, #4448	; 0x1160
    d264:	mov	r2, #0
    d268:	str	r2, [r6, r3]
    d26c:	pop	{r4, r5, r6, pc}
    d270:	ldr	r0, [pc, #848]	; d5c8 <__read_chk@plt+0x7144>
    d274:	add	r0, pc, r0
    d278:	b	d0f0 <__read_chk@plt+0x6c6c>
    d27c:	ldr	r0, [pc, #840]	; d5cc <__read_chk@plt+0x7148>
    d280:	add	r0, pc, r0
    d284:	b	d114 <__read_chk@plt+0x6c90>
    d288:	ldr	r0, [pc, #832]	; d5d0 <__read_chk@plt+0x714c>
    d28c:	add	r0, pc, r0
    d290:	b	d138 <__read_chk@plt+0x6cb4>
    d294:	ldr	r0, [pc, #824]	; d5d4 <__read_chk@plt+0x7150>
    d298:	add	r0, pc, r0
    d29c:	b	d15c <__read_chk@plt+0x6cd8>
    d2a0:	ldr	r0, [pc, #816]	; d5d8 <__read_chk@plt+0x7154>
    d2a4:	add	r0, pc, r0
    d2a8:	b	d184 <__read_chk@plt+0x6d00>
    d2ac:	movw	r1, #4456	; 0x1168
    d2b0:	mov	r0, #3
    d2b4:	mov	r2, #2
    d2b8:	str	r0, [r6, r1]
    d2bc:	str	r2, [r6, r3]
    d2c0:	bl	5e48 <FIPS_mode@plt>
    d2c4:	movw	r3, #4460	; 0x116c
    d2c8:	cmp	r0, #0
    d2cc:	movne	r0, #2
    d2d0:	moveq	r0, #0
    d2d4:	str	r0, [r6, r3]
    d2d8:	b	d0c8 <__read_chk@plt+0x6c44>
    d2dc:	ldr	r0, [pc, #760]	; d5dc <__read_chk@plt+0x7158>
    d2e0:	mov	r3, #1
    d2e4:	str	r3, [r6, #336]	; 0x150
    d2e8:	add	r0, pc, r0
    d2ec:	bl	49400 <__read_chk@plt+0x42f7c>
    d2f0:	ldr	r4, [r6, #336]	; 0x150
    d2f4:	add	r3, r4, #1
    d2f8:	str	r3, [r6, #336]	; 0x150
    d2fc:	add	r4, r6, r4, lsl #2
    d300:	str	r0, [r6, #340]	; 0x154
    d304:	ldr	r0, [pc, #724]	; d5e0 <__read_chk@plt+0x715c>
    d308:	add	r0, pc, r0
    d30c:	bl	49400 <__read_chk@plt+0x42f7c>
    d310:	str	r0, [r4, #340]	; 0x154
    d314:	b	cf14 <__read_chk@plt+0x6a90>
    d318:	ldr	r0, [pc, #708]	; d5e4 <__read_chk@plt+0x7160>
    d31c:	mov	r3, #1
    d320:	str	r3, [r6, #204]	; 0xcc
    d324:	add	r0, pc, r0
    d328:	bl	49400 <__read_chk@plt+0x42f7c>
    d32c:	ldr	r4, [r6, #204]	; 0xcc
    d330:	add	r3, r4, #1
    d334:	str	r3, [r6, #204]	; 0xcc
    d338:	add	r4, r4, #52	; 0x34
    d33c:	str	r0, [r6, #208]	; 0xd0
    d340:	ldr	r0, [pc, #672]	; d5e8 <__read_chk@plt+0x7164>
    d344:	add	r0, pc, r0
    d348:	bl	49400 <__read_chk@plt+0x42f7c>
    d34c:	str	r0, [r6, r4, lsl #2]
    d350:	b	cf08 <__read_chk@plt+0x6a84>
    d354:	ldr	r3, [r6, #2920]	; 0xb68
    d358:	adds	r3, r3, #0
    d35c:	movne	r3, #1
    d360:	cmp	r3, #1
    d364:	str	r3, [r6, #2916]	; 0xb64
    d368:	bne	ccf4 <__read_chk@plt+0x6870>
    d36c:	ldr	r3, [r6, #2900]	; 0xb54
    d370:	cmp	r3, #0
    d374:	ble	d3f0 <__read_chk@plt+0x6f6c>
    d378:	mov	r4, #0
    d37c:	ldr	r3, [r6, #2904]	; 0xb58
    d380:	lsl	r5, r4, #5
    d384:	ldr	r0, [r3, r4, lsl #5]
    d388:	bl	55a8 <free@plt>
    d38c:	ldr	r3, [r6, #2904]	; 0xb58
    d390:	add	r3, r3, r5
    d394:	ldr	r0, [r3, #8]
    d398:	bl	55a8 <free@plt>
    d39c:	ldr	r3, [r6, #2904]	; 0xb58
    d3a0:	add	r3, r3, r5
    d3a4:	ldr	r0, [r3, #12]
    d3a8:	bl	55a8 <free@plt>
    d3ac:	ldr	r3, [r6, #2904]	; 0xb58
    d3b0:	add	r5, r3, r5
    d3b4:	ldr	r0, [r5, #20]
    d3b8:	bl	55a8 <free@plt>
    d3bc:	mov	r0, r4
    d3c0:	mov	r1, #1
    d3c4:	bl	7cfd8 <__read_chk@plt+0x76b54>
    d3c8:	ldr	r3, [r6, #2900]	; 0xb54
    d3cc:	cmp	r0, r3
    d3d0:	mov	r4, r0
    d3d4:	blt	d37c <__read_chk@plt+0x6ef8>
    d3d8:	cmp	r3, #0
    d3dc:	ble	d3f0 <__read_chk@plt+0x6f6c>
    d3e0:	ldr	r0, [r6, #2904]	; 0xb58
    d3e4:	bl	55a8 <free@plt>
    d3e8:	mov	r3, #0
    d3ec:	str	r3, [r6, #2904]	; 0xb58
    d3f0:	ldr	r3, [r6, #2908]	; 0xb5c
    d3f4:	mov	r4, #0
    d3f8:	str	r4, [r6, #2900]	; 0xb54
    d3fc:	cmp	r3, r4
    d400:	ble	d478 <__read_chk@plt+0x6ff4>
    d404:	ldr	r3, [r6, #2912]	; 0xb60
    d408:	lsl	r5, r4, #5
    d40c:	ldr	r0, [r3, r4, lsl #5]
    d410:	bl	55a8 <free@plt>
    d414:	ldr	r3, [r6, #2912]	; 0xb60
    d418:	add	r3, r3, r5
    d41c:	ldr	r0, [r3, #8]
    d420:	bl	55a8 <free@plt>
    d424:	ldr	r3, [r6, #2912]	; 0xb60
    d428:	add	r3, r3, r5
    d42c:	ldr	r0, [r3, #12]
    d430:	bl	55a8 <free@plt>
    d434:	ldr	r3, [r6, #2912]	; 0xb60
    d438:	add	r5, r3, r5
    d43c:	ldr	r0, [r5, #20]
    d440:	bl	55a8 <free@plt>
    d444:	mov	r0, r4
    d448:	mov	r1, #1
    d44c:	bl	7cfd8 <__read_chk@plt+0x76b54>
    d450:	ldr	r3, [r6, #2908]	; 0xb5c
    d454:	cmp	r0, r3
    d458:	mov	r4, r0
    d45c:	blt	d404 <__read_chk@plt+0x6f80>
    d460:	cmp	r3, #0
    d464:	ble	d478 <__read_chk@plt+0x6ff4>
    d468:	ldr	r0, [r6, #2912]	; 0xb60
    d46c:	bl	55a8 <free@plt>
    d470:	mov	r3, #0
    d474:	str	r3, [r6, #2912]	; 0xb60
    d478:	mov	r3, #0
    d47c:	str	r3, [r6, #2908]	; 0xb5c
    d480:	str	r3, [r6, #4012]	; 0xfac
    d484:	ldr	r3, [r6, #20]
    d488:	cmp	r3, #0
    d48c:	bne	cd00 <__read_chk@plt+0x687c>
    d490:	ldr	r3, [pc, #340]	; d5ec <__read_chk@plt+0x7168>
    d494:	add	r3, pc, r3
    d498:	str	r3, [r6, #20]
    d49c:	b	cd00 <__read_chk@plt+0x687c>
    d4a0:	ldr	r3, [r0, #2920]	; 0xb68
    d4a4:	adds	r3, r3, #0
    d4a8:	movne	r3, #1
    d4ac:	str	r3, [r0, #16]
    d4b0:	b	cce0 <__read_chk@plt+0x685c>
    d4b4:	ldr	r4, [pc, #308]	; d5f0 <__read_chk@plt+0x716c>
    d4b8:	mov	r0, r6
    d4bc:	ldr	r2, [pc, #304]	; d5f4 <__read_chk@plt+0x7170>
    d4c0:	mov	r3, #0
    d4c4:	add	r4, pc, r4
    d4c8:	add	r2, pc, r2
    d4cc:	mov	r1, r4
    d4d0:	bl	c870 <__read_chk@plt+0x63ec>
    d4d4:	ldr	r2, [pc, #284]	; d5f8 <__read_chk@plt+0x7174>
    d4d8:	mov	r0, r6
    d4dc:	mov	r1, r4
    d4e0:	add	r2, pc, r2
    d4e4:	mov	r3, #0
    d4e8:	bl	c870 <__read_chk@plt+0x63ec>
    d4ec:	ldr	r2, [pc, #264]	; d5fc <__read_chk@plt+0x7178>
    d4f0:	mov	r0, r6
    d4f4:	mov	r1, r4
    d4f8:	add	r2, pc, r2
    d4fc:	mov	r3, #0
    d500:	bl	c870 <__read_chk@plt+0x63ec>
    d504:	ldr	r2, [pc, #244]	; d600 <__read_chk@plt+0x717c>
    d508:	mov	r0, r6
    d50c:	mov	r1, r4
    d510:	add	r2, pc, r2
    d514:	mov	r3, #0
    d518:	bl	c870 <__read_chk@plt+0x63ec>
    d51c:	b	ceec <__read_chk@plt+0x6a68>
    d520:	ldr	r1, [pc, #220]	; d604 <__read_chk@plt+0x7180>
    d524:	mov	r0, r6
    d528:	ldr	r2, [pc, #216]	; d608 <__read_chk@plt+0x7184>
    d52c:	add	r1, pc, r1
    d530:	add	r2, pc, r2
    d534:	bl	c870 <__read_chk@plt+0x63ec>
    d538:	ldr	r2, [r6, #180]	; 0xb4
    d53c:	tst	r2, #4
    d540:	beq	ceec <__read_chk@plt+0x6a68>
    d544:	b	d4b4 <__read_chk@plt+0x7030>
    d548:	mov	r0, #49	; 0x31
    d54c:	bl	6070 <malloc@plt>
    d550:	subs	r4, r0, #0
    d554:	beq	d584 <__read_chk@plt+0x7100>
    d558:	ldr	lr, [pc, #172]	; d60c <__read_chk@plt+0x7188>
    d55c:	mov	ip, r4
    d560:	add	lr, pc, lr
    d564:	ldm	lr!, {r0, r1, r2, r3}
    d568:	stmia	ip!, {r0, r1, r2, r3}
    d56c:	ldm	lr!, {r0, r1, r2, r3}
    d570:	stmia	ip!, {r0, r1, r2, r3}
    d574:	ldm	lr!, {r0, r1, r2, r3}
    d578:	ldr	lr, [lr]
    d57c:	stmia	ip!, {r0, r1, r2, r3}
    d580:	strb	lr, [ip]
    d584:	str	r4, [r6, #88]	; 0x58
    d588:	b	cdcc <__read_chk@plt+0x6948>
    d58c:	ldr	r1, [pc, #124]	; d610 <__read_chk@plt+0x718c>
    d590:	ldr	r0, [pc, #124]	; d614 <__read_chk@plt+0x7190>
    d594:	add	r1, pc, r1
    d598:	add	r0, pc, r0
    d59c:	add	r1, r1, #44	; 0x2c
    d5a0:	bl	3dae8 <__read_chk@plt+0x37664>
    d5a4:			; <UNDEFINED> instruction: 0x000725b8
    d5a8:	andeq	r2, r7, r8, lsr #13
    d5ac:	andeq	r2, r7, ip, asr r7
    d5b0:	andeq	r2, r7, r4, lsr r9
    d5b4:	andeq	r2, r7, ip, lsl #18
    d5b8:	ldrdeq	r0, [r7], -r4
    d5bc:	andeq	r0, r7, r0, lsr #31
    d5c0:	andeq	r0, r7, ip, ror #30
    d5c4:	andeq	r0, r7, r4, lsr pc
    d5c8:	andeq	r1, r7, ip, lsl #12
    d5cc:			; <UNDEFINED> instruction: 0x000724bc
    d5d0:			; <UNDEFINED> instruction: 0x000726bc
    d5d4:	andeq	r2, r7, ip, ror #17
    d5d8:	andeq	r2, r7, r0, ror #17
    d5dc:	andeq	r2, r7, ip, lsr #21
    d5e0:	andeq	r2, r7, r0, lsr #21
    d5e4:	andeq	r2, r7, r8, lsr sl
    d5e8:	andeq	r2, r7, r4, lsr sl
    d5ec:	andeq	r2, r7, r8, lsr r8
    d5f0:	andeq	r2, r7, ip, asr #16
    d5f4:	andeq	r2, r7, ip, asr r8
    d5f8:	andeq	r2, r7, r0, asr r8
    d5fc:	andeq	r2, r7, r4, asr #16
    d600:	andeq	r2, r7, ip, lsr r8
    d604:	andeq	r2, r7, r4, ror #15
    d608:	andeq	r2, r7, r4, ror #15
    d60c:	andeq	r2, r7, ip, ror r7
    d610:	andeq	r1, r7, ip, asr pc
    d614:	andeq	r2, r7, r4, lsr #16
    d618:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d61c:	sub	sp, sp, #68	; 0x44
    d620:	ldr	lr, [pc, #1416]	; dbb0 <__read_chk@plt+0x772c>
    d624:	mov	r4, r1
    d628:	ldr	ip, [pc, #1412]	; dbb4 <__read_chk@plt+0x7730>
    d62c:	mov	r1, #0
    d630:	add	lr, pc, lr
    d634:	str	r2, [sp, #16]
    d638:	str	r3, [sp, #20]
    d63c:	mov	r2, #32
    d640:	ldr	ip, [lr, ip]
    d644:	mov	r3, lr
    d648:	mov	r7, r0
    d64c:	ldr	r3, [ip]
    d650:	str	ip, [sp, #8]
    d654:	str	r3, [sp, #60]	; 0x3c
    d658:	bl	5944 <memset@plt>
    d65c:	mov	r0, r4
    d660:	mov	r3, #0
    d664:	str	r3, [sp, #28]
    d668:	str	r3, [sp, #32]
    d66c:	str	r3, [sp, #36]	; 0x24
    d670:	str	r3, [sp, #40]	; 0x28
    d674:	str	r3, [sp, #44]	; 0x2c
    d678:	str	r3, [sp, #48]	; 0x30
    d67c:	str	r3, [sp, #52]	; 0x34
    d680:	str	r3, [sp, #56]	; 0x38
    d684:	bl	49400 <__read_chk@plt+0x42f7c>
    d688:	str	r0, [sp, #4]
    d68c:	bl	5f20 <__ctype_b_loc@plt>
    d690:	ldr	r3, [sp, #4]
    d694:	ldr	r0, [r0]
    d698:	mov	r4, r3
    d69c:	add	r3, r3, #1
    d6a0:	ldrb	r1, [r4]
    d6a4:	lsl	r2, r1, #1
    d6a8:	ldrh	ip, [r0, r2]
    d6ac:	and	ip, ip, #8192	; 0x2000
    d6b0:	uxth	ip, ip
    d6b4:	cmp	ip, #0
    d6b8:	bne	d698 <__read_chk@plt+0x7214>
    d6bc:	mov	r3, r1
    d6c0:	cmp	r3, #0
    d6c4:	mov	sl, ip
    d6c8:	add	r9, sp, #28
    d6cc:	mov	fp, ip
    d6d0:	str	r7, [sp, #12]
    d6d4:	beq	d74c <__read_chk@plt+0x72c8>
    d6d8:	cmp	r3, #91	; 0x5b
    d6dc:	addne	r5, r4, #1
    d6e0:	movne	r8, #0
    d6e4:	beq	d794 <__read_chk@plt+0x7310>
    d6e8:	cmp	r3, #58	; 0x3a
    d6ec:	sub	r7, r5, #1
    d6f0:	beq	d784 <__read_chk@plt+0x7300>
    d6f4:	cmp	r3, #92	; 0x5c
    d6f8:	beq	d758 <__read_chk@plt+0x72d4>
    d6fc:	cmp	r3, #47	; 0x2f
    d700:	mov	r6, r5
    d704:	moveq	r8, #1
    d708:	ldrb	r3, [r5], #1
    d70c:	cmp	r3, #0
    d710:	bne	d6e8 <__read_chk@plt+0x7264>
    d714:	mov	r3, r9
    d718:	str	r4, [r3, sl]!
    d71c:	str	r8, [r3, #4]
    d720:	mov	r0, fp
    d724:	mov	r1, #1
    d728:	bl	7cfd8 <__read_chk@plt+0x76b54>
    d72c:	add	sl, sl, #8
    d730:	cmp	r0, #4
    d734:	mov	fp, r0
    d738:	beq	d820 <__read_chk@plt+0x739c>
    d73c:	ldrb	r3, [r6]
    d740:	mov	r4, r6
    d744:	cmp	r3, #0
    d748:	bne	d6d8 <__read_chk@plt+0x7254>
    d74c:	ldr	r7, [sp, #12]
    d750:	mov	r4, r3
    d754:	b	db3c <__read_chk@plt+0x76b8>
    d758:	mov	r0, r5
    d75c:	bl	6088 <strlen@plt>
    d760:	mov	r1, r5
    d764:	add	r2, r0, #1
    d768:	mov	r0, r7
    d76c:	bl	5ae8 <memmove@plt>
    d770:	ldrb	r3, [r5, #-1]
    d774:	cmp	r3, #0
    d778:	beq	db38 <__read_chk@plt+0x76b4>
    d77c:	mov	r6, r5
    d780:	b	d708 <__read_chk@plt+0x7284>
    d784:	mov	r1, #0
    d788:	mov	r6, r5
    d78c:	strb	r1, [r7]
    d790:	b	d714 <__read_chk@plt+0x7290>
    d794:	ldrb	r3, [r4, #1]
    d798:	add	ip, r4, #1
    d79c:	cmp	r3, #93	; 0x5d
    d7a0:	cmpne	r3, #0
    d7a4:	moveq	r1, #0
    d7a8:	movne	r1, #1
    d7ac:	beq	db44 <__read_chk@plt+0x76c0>
    d7b0:	add	r2, r4, #2
    d7b4:	mov	r1, #0
    d7b8:	cmp	r3, #47	; 0x2f
    d7bc:	mov	r0, r2
    d7c0:	ldrb	r3, [r2], #1
    d7c4:	moveq	r1, #1
    d7c8:	cmp	r3, #0
    d7cc:	cmpne	r3, #93	; 0x5d
    d7d0:	bne	d7b8 <__read_chk@plt+0x7334>
    d7d4:	cmp	r3, #93	; 0x5d
    d7d8:	bne	db38 <__read_chk@plt+0x76b4>
    d7dc:	ldrb	r3, [r0, #1]
    d7e0:	adds	r2, r3, #0
    d7e4:	movne	r2, #1
    d7e8:	cmp	r3, #58	; 0x3a
    d7ec:	moveq	r3, #0
    d7f0:	andne	r3, r2, #1
    d7f4:	cmp	r3, #0
    d7f8:	bne	db38 <__read_chk@plt+0x76b4>
    d7fc:	cmp	r2, #0
    d800:	strb	r3, [r0]
    d804:	strbne	r3, [r0, #1]
    d808:	mov	r3, r9
    d80c:	str	ip, [r3, sl]!
    d810:	addeq	r6, r0, #1
    d814:	addne	r6, r0, #2
    d818:	str	r1, [r3, #4]
    d81c:	b	d720 <__read_chk@plt+0x729c>
    d820:	ldr	r7, [sp, #12]
    d824:	cmp	r6, #0
    d828:	beq	d8b8 <__read_chk@plt+0x7434>
    d82c:	ldrb	r2, [r6]
    d830:	cmp	r2, #0
    d834:	movne	fp, #0
    d838:	movne	r4, fp
    d83c:	beq	d8b8 <__read_chk@plt+0x7434>
    d840:	ldr	r0, [sp, #4]
    d844:	bl	55a8 <free@plt>
    d848:	ldr	ip, [sp, #16]
    d84c:	cmp	ip, #0
    d850:	beq	d8d8 <__read_chk@plt+0x7454>
    d854:	sub	r4, r4, #1
    d858:	cmp	r4, #1
    d85c:	bls	d908 <__read_chk@plt+0x7484>
    d860:	ldr	r4, [r7, #12]
    d864:	mov	r0, r4
    d868:	mov	r4, #0
    d86c:	bl	55a8 <free@plt>
    d870:	ldr	r0, [r7, #20]
    d874:	str	r4, [r7, #12]
    d878:	bl	55a8 <free@plt>
    d87c:	ldr	r0, [r7]
    d880:	str	r4, [r7, #20]
    d884:	bl	55a8 <free@plt>
    d888:	ldr	r0, [r7, #8]
    d88c:	str	r4, [r7]
    d890:	bl	55a8 <free@plt>
    d894:	mov	r0, r4
    d898:	str	r4, [r7, #8]
    d89c:	ldr	ip, [sp, #8]
    d8a0:	ldr	r2, [sp, #60]	; 0x3c
    d8a4:	ldr	r3, [ip]
    d8a8:	cmp	r2, r3
    d8ac:	bne	dba0 <__read_chk@plt+0x771c>
    d8b0:	add	sp, sp, #68	; 0x44
    d8b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d8b8:	sub	r2, fp, #1
    d8bc:	cmp	r2, #3
    d8c0:	addls	pc, pc, r2, lsl #2
    d8c4:	b	dba4 <__read_chk@plt+0x7720>
    d8c8:	b	da64 <__read_chk@plt+0x75e0>
    d8cc:	b	da1c <__read_chk@plt+0x7598>
    d8d0:	b	d9d0 <__read_chk@plt+0x754c>
    d8d4:	b	d998 <__read_chk@plt+0x7514>
    d8d8:	sub	r4, r4, #3
    d8dc:	cmp	r4, #1
    d8e0:	bls	d8f0 <__read_chk@plt+0x746c>
    d8e4:	ldr	r2, [r7, #20]
    d8e8:	cmp	r2, #0
    d8ec:	beq	db64 <__read_chk@plt+0x76e0>
    d8f0:	ldr	r2, [r7, #16]
    d8f4:	cmp	r2, #0
    d8f8:	bgt	d908 <__read_chk@plt+0x7484>
    d8fc:	ldr	r2, [r7, #20]
    d900:	cmp	r2, #0
    d904:	beq	d860 <__read_chk@plt+0x73dc>
    d908:	ldr	r2, [r7, #4]
    d90c:	cmp	r2, #0
    d910:	blt	da98 <__read_chk@plt+0x7614>
    d914:	ldr	r3, [sp, #20]
    d918:	cmp	r3, #0
    d91c:	beq	d98c <__read_chk@plt+0x7508>
    d920:	ldr	r4, [r7, #12]
    d924:	cmp	r4, #0
    d928:	beq	d93c <__read_chk@plt+0x74b8>
    d92c:	mov	r0, r4
    d930:	bl	6088 <strlen@plt>
    d934:	cmp	r0, #1024	; 0x400
    d938:	bhi	d864 <__read_chk@plt+0x73e0>
    d93c:	ldr	r0, [r7, #20]
    d940:	cmp	r0, #0
    d944:	beq	d954 <__read_chk@plt+0x74d0>
    d948:	bl	6088 <strlen@plt>
    d94c:	cmp	r0, #107	; 0x6b
    d950:	bhi	d864 <__read_chk@plt+0x73e0>
    d954:	ldr	r0, [r7]
    d958:	cmp	r0, #0
    d95c:	beq	d96c <__read_chk@plt+0x74e8>
    d960:	bl	6088 <strlen@plt>
    d964:	cmp	r0, #1024	; 0x400
    d968:	bhi	d864 <__read_chk@plt+0x73e0>
    d96c:	ldr	r0, [r7, #8]
    d970:	cmp	r0, #0
    d974:	beq	d984 <__read_chk@plt+0x7500>
    d978:	bl	6088 <strlen@plt>
    d97c:	cmp	r0, #107	; 0x6b
    d980:	bhi	d864 <__read_chk@plt+0x73e0>
    d984:	mov	r0, fp
    d988:	b	d89c <__read_chk@plt+0x7418>
    d98c:	cmp	r2, #0
    d990:	beq	d860 <__read_chk@plt+0x73dc>
    d994:	b	d920 <__read_chk@plt+0x749c>
    d998:	ldr	r0, [sp, #28]
    d99c:	mov	r4, #4
    d9a0:	bl	49400 <__read_chk@plt+0x42f7c>
    d9a4:	str	r0, [r7]
    d9a8:	ldr	r0, [sp, #36]	; 0x24
    d9ac:	bl	4c7b4 <__read_chk@plt+0x46330>
    d9b0:	str	r0, [r7, #4]
    d9b4:	ldr	r0, [sp, #44]	; 0x2c
    d9b8:	bl	49400 <__read_chk@plt+0x42f7c>
    d9bc:	str	r0, [r7, #12]
    d9c0:	ldr	r0, [sp, #52]	; 0x34
    d9c4:	bl	4c7b4 <__read_chk@plt+0x46330>
    d9c8:	str	r0, [r7, #16]
    d9cc:	b	d840 <__read_chk@plt+0x73bc>
    d9d0:	ldr	r2, [sp, #32]
    d9d4:	cmp	r2, #0
    d9d8:	bne	db04 <__read_chk@plt+0x7680>
    d9dc:	ldr	r2, [sp, #48]	; 0x30
    d9e0:	cmp	r2, #0
    d9e4:	beq	db4c <__read_chk@plt+0x76c8>
    d9e8:	ldr	r0, [sp, #28]
    d9ec:	mov	r4, #3
    d9f0:	bl	49400 <__read_chk@plt+0x42f7c>
    d9f4:	str	r0, [r7]
    d9f8:	ldr	r0, [sp, #36]	; 0x24
    d9fc:	bl	4c7b4 <__read_chk@plt+0x46330>
    da00:	str	r0, [r7, #4]
    da04:	ldr	r0, [sp, #44]	; 0x2c
    da08:	bl	49400 <__read_chk@plt+0x42f7c>
    da0c:	mvn	r2, #1
    da10:	str	r2, [r7, #16]
    da14:	str	r0, [r7, #20]
    da18:	b	d840 <__read_chk@plt+0x73bc>
    da1c:	ldr	r2, [sp, #32]
    da20:	cmp	r2, #0
    da24:	beq	dab4 <__read_chk@plt+0x7630>
    da28:	ldr	r2, [sp, #40]	; 0x28
    da2c:	cmp	r2, #0
    da30:	bne	db74 <__read_chk@plt+0x76f0>
    da34:	ldr	r0, [sp, #28]
    da38:	mov	r4, #2
    da3c:	bl	49400 <__read_chk@plt+0x42f7c>
    da40:	str	r0, [r7]
    da44:	ldr	r0, [sp, #36]	; 0x24
    da48:	bl	4c7b4 <__read_chk@plt+0x46330>
    da4c:	str	r0, [r7, #4]
    da50:	ldr	r0, [pc, #352]	; dbb8 <__read_chk@plt+0x7734>
    da54:	add	r0, pc, r0
    da58:	bl	49400 <__read_chk@plt+0x42f7c>
    da5c:	str	r0, [r7, #12]
    da60:	b	d840 <__read_chk@plt+0x73bc>
    da64:	ldr	r2, [sp, #32]
    da68:	cmp	r2, #0
    da6c:	bne	daec <__read_chk@plt+0x7668>
    da70:	str	r2, [r7]
    da74:	ldr	r0, [sp, #28]
    da78:	bl	4c7b4 <__read_chk@plt+0x46330>
    da7c:	str	r0, [r7, #4]
    da80:	ldr	r0, [pc, #308]	; dbbc <__read_chk@plt+0x7738>
    da84:	mov	r4, #1
    da88:	add	r0, pc, r0
    da8c:	bl	49400 <__read_chk@plt+0x42f7c>
    da90:	str	r0, [r7, #12]
    da94:	b	d840 <__read_chk@plt+0x73bc>
    da98:	ldr	r1, [r7, #8]
    da9c:	cmp	r1, #0
    daa0:	beq	d860 <__read_chk@plt+0x73dc>
    daa4:	ldr	r3, [sp, #20]
    daa8:	cmp	r3, #0
    daac:	bne	d920 <__read_chk@plt+0x749c>
    dab0:	b	d98c <__read_chk@plt+0x7508>
    dab4:	ldr	r1, [sp, #40]	; 0x28
    dab8:	cmp	r1, #0
    dabc:	beq	da34 <__read_chk@plt+0x75b0>
    dac0:	str	r2, [r7]
    dac4:	mov	r4, #2
    dac8:	ldr	r0, [sp, #28]
    dacc:	bl	4c7b4 <__read_chk@plt+0x46330>
    dad0:	str	r0, [r7, #4]
    dad4:	ldr	r0, [sp, #36]	; 0x24
    dad8:	bl	49400 <__read_chk@plt+0x42f7c>
    dadc:	mvn	r2, #1
    dae0:	str	r2, [r7, #16]
    dae4:	str	r0, [r7, #20]
    dae8:	b	d840 <__read_chk@plt+0x73bc>
    daec:	ldr	r0, [sp, #28]
    daf0:	bl	49400 <__read_chk@plt+0x42f7c>
    daf4:	mvn	r2, #1
    daf8:	str	r2, [r7, #4]
    dafc:	str	r0, [r7, #8]
    db00:	b	da80 <__read_chk@plt+0x75fc>
    db04:	ldr	r0, [sp, #28]
    db08:	mov	r4, #3
    db0c:	bl	49400 <__read_chk@plt+0x42f7c>
    db10:	mvn	r2, #1
    db14:	str	r2, [r7, #4]
    db18:	str	r0, [r7, #8]
    db1c:	ldr	r0, [sp, #36]	; 0x24
    db20:	bl	49400 <__read_chk@plt+0x42f7c>
    db24:	str	r0, [r7, #12]
    db28:	ldr	r0, [sp, #44]	; 0x2c
    db2c:	bl	4c7b4 <__read_chk@plt+0x46330>
    db30:	str	r0, [r7, #16]
    db34:	b	d840 <__read_chk@plt+0x73bc>
    db38:	ldr	r7, [sp, #12]
    db3c:	mov	r6, r4
    db40:	b	d824 <__read_chk@plt+0x73a0>
    db44:	mov	r0, ip
    db48:	b	d7d4 <__read_chk@plt+0x7350>
    db4c:	str	r2, [r7]
    db50:	mov	r4, #3
    db54:	ldr	r0, [sp, #28]
    db58:	bl	4c7b4 <__read_chk@plt+0x46330>
    db5c:	str	r0, [r7, #4]
    db60:	b	db1c <__read_chk@plt+0x7698>
    db64:	ldr	r2, [r7, #8]
    db68:	cmp	r2, #0
    db6c:	bne	d8f0 <__read_chk@plt+0x746c>
    db70:	b	d860 <__read_chk@plt+0x73dc>
    db74:	ldr	r0, [sp, #28]
    db78:	mvn	r5, #1
    db7c:	bl	49400 <__read_chk@plt+0x42f7c>
    db80:	str	r5, [r7, #4]
    db84:	mov	r4, #2
    db88:	str	r0, [r7, #8]
    db8c:	ldr	r0, [sp, #36]	; 0x24
    db90:	bl	49400 <__read_chk@plt+0x42f7c>
    db94:	str	r5, [r7, #16]
    db98:	str	r0, [r7, #20]
    db9c:	b	d840 <__read_chk@plt+0x73bc>
    dba0:	bl	5d64 <__stack_chk_fail@plt>
    dba4:	mov	r4, #0
    dba8:	mov	fp, r4
    dbac:	b	d840 <__read_chk@plt+0x73bc>
    dbb0:	andeq	r3, fp, ip, asr #5
    dbb4:	andeq	r0, r0, r8, asr #11
    dbb8:	andeq	r1, r7, ip, asr #22
    dbbc:	andeq	r1, r7, r8, lsl fp
    dbc0:	ldr	r3, [pc, #464]	; dd98 <__read_chk@plt+0x7914>
    dbc4:	ldr	ip, [pc, #464]	; dd9c <__read_chk@plt+0x7918>
    dbc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dbcc:	add	r3, pc, r3
    dbd0:	sub	sp, sp, #36	; 0x24
    dbd4:	mov	r9, r1
    dbd8:	ldr	r1, [r1, #192]	; 0xc0
    dbdc:	mov	fp, #0
    dbe0:	str	r0, [sp, #8]
    dbe4:	mvn	r0, #0
    dbe8:	ldr	ip, [r3, ip]
    dbec:	cmp	r1, fp
    dbf0:	str	fp, [sp, #16]
    dbf4:	str	fp, [sp, #20]
    dbf8:	ldr	r3, [ip]
    dbfc:	str	ip, [sp, #4]
    dc00:	str	r0, [sp, #24]
    dc04:	str	r3, [sp, #28]
    dc08:	strne	fp, [sp, #12]
    dc0c:	beq	dd78 <__read_chk@plt+0x78f4>
    dc10:	ldr	r0, [sp, #8]
    dc14:	add	r8, sp, #20
    dc18:	bl	49400 <__read_chk@plt+0x42f7c>
    dc1c:	add	r7, sp, #16
    dc20:	add	r6, sp, #24
    dc24:	ldr	fp, [sp, #12]
    dc28:	mov	r5, #0
    dc2c:	mov	r4, r0
    dc30:	b	dc5c <__read_chk@plt+0x77d8>
    dc34:	mov	r0, sl
    dc38:	mov	r1, r8
    dc3c:	mov	r2, r7
    dc40:	mov	r3, r6
    dc44:	bl	4cd68 <__read_chk@plt+0x468e4>
    dc48:	cmp	r0, #0
    dc4c:	bne	dc9c <__read_chk@plt+0x7818>
    dc50:	cmp	sl, r4
    dc54:	beq	dcd8 <__read_chk@plt+0x7854>
    dc58:	mov	fp, #0
    dc5c:	mov	r0, r4
    dc60:	mov	r1, #44	; 0x2c
    dc64:	bl	62f8 <strrchr@plt>
    dc68:	cmp	r0, #0
    dc6c:	strbne	r5, [r0]
    dc70:	addne	sl, r0, #1
    dc74:	moveq	sl, r4
    dc78:	cmp	fp, #0
    dc7c:	bne	dc34 <__read_chk@plt+0x77b0>
    dc80:	mov	r1, fp
    dc84:	mov	r0, sl
    dc88:	mov	r2, fp
    dc8c:	mov	r3, fp
    dc90:	bl	4cd68 <__read_chk@plt+0x468e4>
    dc94:	cmp	r0, #0
    dc98:	beq	dc50 <__read_chk@plt+0x77cc>
    dc9c:	mvn	r5, #0
    dca0:	mov	r0, r4
    dca4:	bl	55a8 <free@plt>
    dca8:	ldr	r0, [sp, #20]
    dcac:	bl	55a8 <free@plt>
    dcb0:	ldr	r0, [sp, #16]
    dcb4:	bl	55a8 <free@plt>
    dcb8:	ldr	ip, [sp, #4]
    dcbc:	ldr	r2, [sp, #28]
    dcc0:	mov	r0, r5
    dcc4:	ldr	r3, [ip]
    dcc8:	cmp	r2, r3
    dccc:	bne	dd94 <__read_chk@plt+0x7910>
    dcd0:	add	sp, sp, #36	; 0x24
    dcd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dcd8:	ldr	ip, [sp, #12]
    dcdc:	cmp	ip, #0
    dce0:	bne	dcec <__read_chk@plt+0x7868>
    dce4:	mov	r5, #0
    dce8:	b	dca0 <__read_chk@plt+0x781c>
    dcec:	ldr	lr, [sp, #20]
    dcf0:	movw	ip, #4500	; 0x1194
    dcf4:	ldr	r0, [sp, #16]
    dcf8:	movw	r1, #4504	; 0x1198
    dcfc:	ldr	r2, [sp, #24]
    dd00:	movw	r3, #4508	; 0x119c
    dd04:	str	lr, [r9, ip]
    dd08:	mov	r6, #0
    dd0c:	str	r0, [r9, r1]
    dd10:	ldr	r0, [pc, #136]	; dda0 <__read_chk@plt+0x791c>
    dd14:	str	r2, [r9, r3]
    dd18:	add	r0, pc, r0
    dd1c:	bl	49400 <__read_chk@plt+0x42f7c>
    dd20:	mov	r1, #44	; 0x2c
    dd24:	str	r6, [sp, #16]
    dd28:	str	r6, [sp, #20]
    dd2c:	str	r0, [r9, #192]	; 0xc0
    dd30:	ldr	r0, [sp, #8]
    dd34:	bl	62f8 <strrchr@plt>
    dd38:	subs	r7, r0, #0
    dd3c:	beq	dce4 <__read_chk@plt+0x7860>
    dd40:	ldr	ip, [sp, #8]
    dd44:	cmp	r7, ip
    dd48:	beq	dce4 <__read_chk@plt+0x7860>
    dd4c:	mov	r0, ip
    dd50:	mov	r5, r6
    dd54:	bl	49400 <__read_chk@plt+0x42f7c>
    dd58:	movw	r3, #4512	; 0x11a0
    dd5c:	ldr	r1, [sp, #8]
    dd60:	mov	r8, r0
    dd64:	mov	r0, r7
    dd68:	str	r8, [r9, r3]
    dd6c:	bl	7d06c <__read_chk@plt+0x76be8>
    dd70:	strb	r6, [r8, r0]
    dd74:	b	dca0 <__read_chk@plt+0x781c>
    dd78:	movw	r3, #4504	; 0x1198
    dd7c:	ldr	r3, [r9, r3]
    dd80:	cmp	r3, fp
    dd84:	strne	r1, [sp, #12]
    dd88:	andeq	r2, r2, #1
    dd8c:	streq	r2, [sp, #12]
    dd90:	b	dc10 <__read_chk@plt+0x778c>
    dd94:	bl	5d64 <__stack_chk_fail@plt>
    dd98:	andeq	r2, fp, r0, lsr sp
    dd9c:	andeq	r0, r0, r8, asr #11
    dda0:	andeq	r0, r7, r4, ror #8
    dda4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dda8:	mov	fp, r0
    ddac:	ldr	r6, [pc, #4064]	; ed94 <__read_chk@plt+0x8910>
    ddb0:	sub	sp, sp, #2352	; 0x930
    ddb4:	ldr	r0, [pc, #4060]	; ed98 <__read_chk@plt+0x8914>
    ddb8:	sub	sp, sp, #12
    ddbc:	add	r6, pc, r6
    ddc0:	str	r2, [sp, #76]	; 0x4c
    ddc4:	mov	r2, #0
    ddc8:	str	r3, [sp, #84]	; 0x54
    ddcc:	str	r1, [sp, #80]	; 0x50
    ddd0:	ldr	r0, [r6, r0]
    ddd4:	ldr	sl, [sp, #2412]	; 0x96c
    ddd8:	ldr	r5, [sp, #2400]	; 0x960
    dddc:	ldr	r3, [r0]
    dde0:	cmp	sl, #0
    dde4:	ldr	ip, [sp, #2404]	; 0x964
    dde8:	addeq	sl, sp, #156	; 0x9c
    ddec:	str	r0, [sp, #60]	; 0x3c
    ddf0:	mov	r0, r5
    ddf4:	str	r2, [sp, #156]	; 0x9c
    ddf8:	str	r3, [sp, #2356]	; 0x934
    ddfc:	moveq	r3, #1
    de00:	str	ip, [sp, #72]	; 0x48
    de04:	streq	r3, [sp, #156]	; 0x9c
    de08:	bl	6088 <strlen@plt>
    de0c:	cmp	r0, #0
    de10:	beq	e0b0 <__read_chk@plt+0x7c2c>
    de14:	ldr	r4, [pc, #3968]	; ed9c <__read_chk@plt+0x8918>
    de18:	subs	r9, r0, #1
    de1c:	add	r8, r5, r0
    de20:	mov	r7, #0
    de24:	add	r4, pc, r4
    de28:	bne	de3c <__read_chk@plt+0x79b8>
    de2c:	b	de50 <__read_chk@plt+0x79cc>
    de30:	subs	r9, r9, #1
    de34:	strb	r7, [r8, #-1]!
    de38:	beq	de50 <__read_chk@plt+0x79cc>
    de3c:	mov	r0, r4
    de40:	ldrb	r1, [r8, #-1]
    de44:	bl	640c <strchr@plt>
    de48:	cmp	r0, #0
    de4c:	bne	de30 <__read_chk@plt+0x79ac>
    de50:	add	r7, sp, #152	; 0x98
    de54:	add	r0, sp, #140	; 0x8c
    de58:	sub	ip, r7, #12
    de5c:	str	r5, [sp, #140]	; 0x8c
    de60:	str	ip, [sp, #64]	; 0x40
    de64:	bl	4c62c <__read_chk@plt+0x461a8>
    de68:	subs	r4, r0, #0
    de6c:	beq	e0b0 <__read_chk@plt+0x7c2c>
    de70:	ldrb	r3, [r4]
    de74:	cmp	r3, #0
    de78:	beq	e094 <__read_chk@plt+0x7c10>
    de7c:	cmp	r3, #10
    de80:	beq	e0b0 <__read_chk@plt+0x7c2c>
    de84:	cmp	r3, #35	; 0x23
    de88:	beq	e0b0 <__read_chk@plt+0x7c2c>
    de8c:	mov	r0, r4
    de90:	ldr	r5, [pc, #3848]	; eda0 <__read_chk@plt+0x891c>
    de94:	bl	4e1cc <__read_chk@plt+0x47d48>
    de98:	ldr	r1, [pc, #3844]	; eda4 <__read_chk@plt+0x8920>
    de9c:	movw	r3, #4516	; 0x11a4
    dea0:	add	r5, pc, r5
    dea4:	ldr	r8, [fp, r3]
    dea8:	mov	r9, #0
    deac:	add	r1, pc, r1
    deb0:	b	ded0 <__read_chk@plt+0x7a4c>
    deb4:	mov	r0, r9
    deb8:	mov	r1, #1
    debc:	bl	7cfd8 <__read_chk@plt+0x76b54>
    dec0:	ldr	r1, [r5, #8]!
    dec4:	cmp	r1, #0
    dec8:	mov	r9, r0
    decc:	beq	e0d8 <__read_chk@plt+0x7c54>
    ded0:	mov	r0, r4
    ded4:	bl	61d8 <strcmp@plt>
    ded8:	cmp	r0, #0
    dedc:	bne	deb4 <__read_chk@plt+0x7a30>
    dee0:	ldr	r3, [pc, #3776]	; eda8 <__read_chk@plt+0x8924>
    dee4:	mov	r8, r0
    dee8:	add	r3, pc, r3
    deec:	add	r9, r3, r9, lsl #3
    def0:	ldr	r5, [r9, #4]
    def4:	cmp	r5, #100	; 0x64
    def8:	addls	pc, pc, r5, lsl #2
    defc:	b	fb84 <__read_chk@plt+0x9700>
    df00:	b	104f0 <__read_chk@plt+0xa06c>
    df04:	b	f498 <__read_chk@plt+0x9014>
    df08:	b	f294 <__read_chk@plt+0x8e10>
    df0c:	b	f050 <__read_chk@plt+0x8bcc>
    df10:	b	f038 <__read_chk@plt+0x8bb4>
    df14:	b	f020 <__read_chk@plt+0x8b9c>
    df18:	b	f008 <__read_chk@plt+0x8b84>
    df1c:	b	f000 <__read_chk@plt+0x8b7c>
    df20:	b	efe8 <__read_chk@plt+0x8b64>
    df24:	b	efd0 <__read_chk@plt+0x8b4c>
    df28:	b	efb8 <__read_chk@plt+0x8b34>
    df2c:	b	efa0 <__read_chk@plt+0x8b1c>
    df30:	b	ef88 <__read_chk@plt+0x8b04>
    df34:	b	ef80 <__read_chk@plt+0x8afc>
    df38:	b	f6f4 <__read_chk@plt+0x9270>
    df3c:	b	f6e4 <__read_chk@plt+0x9260>
    df40:	b	f6ec <__read_chk@plt+0x9268>
    df44:	b	f6a0 <__read_chk@plt+0x921c>
    df48:	b	f5fc <__read_chk@plt+0x9178>
    df4c:	b	f5fc <__read_chk@plt+0x9178>
    df50:	b	f5b4 <__read_chk@plt+0x9130>
    df54:	b	f59c <__read_chk@plt+0x9118>
    df58:	b	f594 <__read_chk@plt+0x9110>
    df5c:	b	f8b8 <__read_chk@plt+0x9434>
    df60:	b	f83c <__read_chk@plt+0x93b8>
    df64:	b	f8c0 <__read_chk@plt+0x943c>
    df68:	b	f740 <__read_chk@plt+0x92bc>
    df6c:	b	f828 <__read_chk@plt+0x93a4>
    df70:	b	f7c4 <__read_chk@plt+0x9340>
    df74:	b	f834 <__read_chk@plt+0x93b0>
    df78:	b	ed48 <__read_chk@plt+0x88c4>
    df7c:	b	f794 <__read_chk@plt+0x9310>
    df80:	b	f77c <__read_chk@plt+0x92f8>
    df84:	b	f7ac <__read_chk@plt+0x9328>
    df88:	b	f58c <__read_chk@plt+0x9108>
    df8c:	b	f764 <__read_chk@plt+0x92e0>
    df90:	b	f75c <__read_chk@plt+0x92d8>
    df94:	b	ef68 <__read_chk@plt+0x8ae4>
    df98:	b	ed60 <__read_chk@plt+0x88dc>
    df9c:	b	f530 <__read_chk@plt+0x90ac>
    dfa0:	b	ed04 <__read_chk@plt+0x8880>
    dfa4:	b	eca8 <__read_chk@plt+0x8824>
    dfa8:	b	ec90 <__read_chk@plt+0x880c>
    dfac:	b	ec78 <__read_chk@plt+0x87f4>
    dfb0:	b	ec70 <__read_chk@plt+0x87ec>
    dfb4:	b	ec68 <__read_chk@plt+0x87e4>
    dfb8:	b	f5fc <__read_chk@plt+0x9178>
    dfbc:	b	ec60 <__read_chk@plt+0x87dc>
    dfc0:	b	ec48 <__read_chk@plt+0x87c4>
    dfc4:	b	ec40 <__read_chk@plt+0x87bc>
    dfc8:	b	ec38 <__read_chk@plt+0x87b4>
    dfcc:	b	ec30 <__read_chk@plt+0x87ac>
    dfd0:	b	ec14 <__read_chk@plt+0x8790>
    dfd4:	b	ebf8 <__read_chk@plt+0x8774>
    dfd8:	b	ebe0 <__read_chk@plt+0x875c>
    dfdc:	b	eb3c <__read_chk@plt+0x86b8>
    dfe0:	b	eb24 <__read_chk@plt+0x86a0>
    dfe4:	b	eb1c <__read_chk@plt+0x8698>
    dfe8:	b	eb04 <__read_chk@plt+0x8680>
    dfec:	b	eaec <__read_chk@plt+0x8668>
    dff0:	b	ead4 <__read_chk@plt+0x8650>
    dff4:	b	eabc <__read_chk@plt+0x8638>
    dff8:	b	eaa4 <__read_chk@plt+0x8620>
    dffc:	b	ea9c <__read_chk@plt+0x8618>
    e000:	b	e7e8 <__read_chk@plt+0x8364>
    e004:	b	e7e0 <__read_chk@plt+0x835c>
    e008:	b	e630 <__read_chk@plt+0x81ac>
    e00c:	b	e5d0 <__read_chk@plt+0x814c>
    e010:	b	e2b8 <__read_chk@plt+0x7e34>
    e014:	b	e228 <__read_chk@plt+0x7da4>
    e018:	b	e138 <__read_chk@plt+0x7cb4>
    e01c:	b	e1e0 <__read_chk@plt+0x7d5c>
    e020:	b	e72c <__read_chk@plt+0x82a8>
    e024:	b	e698 <__read_chk@plt+0x8214>
    e028:	b	e748 <__read_chk@plt+0x82c4>
    e02c:	b	e474 <__read_chk@plt+0x7ff0>
    e030:	b	e430 <__read_chk@plt+0x7fac>
    e034:	b	e3e4 <__read_chk@plt+0x7f60>
    e038:	b	e3c8 <__read_chk@plt+0x7f44>
    e03c:	b	e3b0 <__read_chk@plt+0x7f2c>
    e040:	b	e87c <__read_chk@plt+0x83f8>
    e044:	b	e824 <__read_chk@plt+0x83a0>
    e048:	b	e80c <__read_chk@plt+0x8388>
    e04c:	b	e800 <__read_chk@plt+0x837c>
    e050:	b	e5b4 <__read_chk@plt+0x8130>
    e054:	b	e4b0 <__read_chk@plt+0x802c>
    e058:	b	e498 <__read_chk@plt+0x8014>
    e05c:	b	e48c <__read_chk@plt+0x8008>
    e060:	b	ea20 <__read_chk@plt+0x859c>
    e064:	b	e950 <__read_chk@plt+0x84cc>
    e068:	b	ea48 <__read_chk@plt+0x85c4>
    e06c:	b	e680 <__read_chk@plt+0x81fc>
    e070:	b	ea3c <__read_chk@plt+0x85b8>
    e074:	b	e8d8 <__read_chk@plt+0x8454>
    e078:	b	e394 <__read_chk@plt+0x7f10>
    e07c:	b	e334 <__read_chk@plt+0x7eb0>
    e080:	b	e7b8 <__read_chk@plt+0x8334>
    e084:	b	e764 <__read_chk@plt+0x82e0>
    e088:	b	e118 <__read_chk@plt+0x7c94>
    e08c:	b	e7c4 <__read_chk@plt+0x8340>
    e090:	b	e318 <__read_chk@plt+0x7e94>
    e094:	add	r0, sp, #140	; 0x8c
    e098:	bl	4c62c <__read_chk@plt+0x461a8>
    e09c:	subs	r4, r0, #0
    e0a0:	beq	e0b0 <__read_chk@plt+0x7c2c>
    e0a4:	ldrb	r3, [r4]
    e0a8:	cmp	r3, #0
    e0ac:	bne	de7c <__read_chk@plt+0x79f8>
    e0b0:	mov	r8, #0
    e0b4:	ldr	ip, [sp, #60]	; 0x3c
    e0b8:	mov	r0, r8
    e0bc:	ldr	r2, [sp, #2356]	; 0x934
    e0c0:	ldr	r3, [ip]
    e0c4:	cmp	r2, r3
    e0c8:	bne	fe00 <__read_chk@plt+0x997c>
    e0cc:	add	sp, sp, #2352	; 0x930
    e0d0:	add	sp, sp, #12
    e0d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e0d8:	cmp	r8, #0
    e0dc:	beq	e0f8 <__read_chk@plt+0x7c74>
    e0e0:	mov	r1, r8
    e0e4:	mov	r0, r4
    e0e8:	mov	r2, #1
    e0ec:	bl	404b4 <__read_chk@plt+0x3a030>
    e0f0:	cmp	r0, #1
    e0f4:	beq	e118 <__read_chk@plt+0x7c94>
    e0f8:	ldr	r0, [pc, #3244]	; edac <__read_chk@plt+0x8928>
    e0fc:	mov	r3, r4
    e100:	ldr	r1, [sp, #72]	; 0x48
    e104:	mvn	r8, #0
    e108:	add	r0, pc, r0
    e10c:	ldr	r2, [sp, #2408]	; 0x968
    e110:	bl	4005c <__read_chk@plt+0x39bd8>
    e114:	b	e0b4 <__read_chk@plt+0x7c30>
    e118:	ldr	r0, [pc, #3216]	; edb0 <__read_chk@plt+0x892c>
    e11c:	mov	r3, r4
    e120:	ldr	r1, [sp, #72]	; 0x48
    e124:	mov	r8, #0
    e128:	add	r0, pc, r0
    e12c:	ldr	r2, [sp, #2408]	; 0x968
    e130:	bl	401e0 <__read_chk@plt+0x39d5c>
    e134:	b	e0b4 <__read_chk@plt+0x7c30>
    e138:	add	r0, sp, #140	; 0x8c
    e13c:	bl	4c62c <__read_chk@plt+0x461a8>
    e140:	subs	r4, r0, #0
    e144:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e148:	ldrb	r3, [r4]
    e14c:	cmp	r3, #0
    e150:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e154:	mov	r1, #61	; 0x3d
    e158:	bl	640c <strchr@plt>
    e15c:	cmp	r0, #0
    e160:	bne	ff84 <__read_chk@plt+0x9b00>
    e164:	ldr	r3, [sl]
    e168:	cmp	r3, #0
    e16c:	beq	e138 <__read_chk@plt+0x7cb4>
    e170:	ldr	r5, [fp, #2964]	; 0xb94
    e174:	cmp	r5, #255	; 0xff
    e178:	bgt	ff70 <__read_chk@plt+0x9aec>
    e17c:	mov	r1, #1
    e180:	mov	r0, r5
    e184:	bl	7cfd8 <__read_chk@plt+0x76b54>
    e188:	add	r5, r5, #740	; 0x2e4
    e18c:	add	r5, r5, #2
    e190:	str	r0, [fp, #2964]	; 0xb94
    e194:	mov	r0, r4
    e198:	bl	49400 <__read_chk@plt+0x42f7c>
    e19c:	str	r0, [fp, r5, lsl #2]
    e1a0:	add	r0, sp, #140	; 0x8c
    e1a4:	bl	4c62c <__read_chk@plt+0x461a8>
    e1a8:	subs	r4, r0, #0
    e1ac:	bne	e148 <__read_chk@plt+0x7cc4>
    e1b0:	add	r0, sp, #140	; 0x8c
    e1b4:	bl	4c62c <__read_chk@plt+0x461a8>
    e1b8:	subs	r3, r0, #0
    e1bc:	beq	e0b0 <__read_chk@plt+0x7c2c>
    e1c0:	ldrb	r2, [r3]
    e1c4:	cmp	r2, #0
    e1c8:	beq	e0b0 <__read_chk@plt+0x7c2c>
    e1cc:	ldr	r0, [pc, #3040]	; edb4 <__read_chk@plt+0x8930>
    e1d0:	ldr	r1, [sp, #72]	; 0x48
    e1d4:	add	r0, pc, r0
    e1d8:	ldr	r2, [sp, #2408]	; 0x968
    e1dc:	bl	3dae8 <__read_chk@plt+0x37664>
    e1e0:	add	r4, fp, #3984	; 0xf90
    e1e4:	add	r4, r4, #8
    e1e8:	add	r0, sp, #140	; 0x8c
    e1ec:	bl	4c62c <__read_chk@plt+0x461a8>
    e1f0:	subs	r3, r0, #0
    e1f4:	beq	1037c <__read_chk@plt+0x9ef8>
    e1f8:	ldrb	r3, [r3]
    e1fc:	cmp	r3, #0
    e200:	beq	1037c <__read_chk@plt+0x9ef8>
    e204:	ldr	r3, [sl]
    e208:	cmp	r3, #0
    e20c:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e210:	ldr	r3, [r4]
    e214:	cmp	r3, #0
    e218:	bne	e1b0 <__read_chk@plt+0x7d2c>
    e21c:	bl	49400 <__read_chk@plt+0x42f7c>
    e220:	str	r0, [r4]
    e224:	b	e1b0 <__read_chk@plt+0x7d2c>
    e228:	ldr	r5, [pc, #2952]	; edb8 <__read_chk@plt+0x8934>
    e22c:	add	r6, fp, #2944	; 0xb80
    e230:	add	r6, r6, #8
    e234:	add	r5, pc, r5
    e238:	add	r5, r5, #1200	; 0x4b0
    e23c:	add	r5, r5, #8
    e240:	add	r0, sp, #140	; 0x8c
    e244:	bl	4c62c <__read_chk@plt+0x461a8>
    e248:	subs	r4, r0, #0
    e24c:	beq	ff5c <__read_chk@plt+0x9ad8>
    e250:	ldrb	r3, [r4]
    e254:	cmp	r3, #0
    e258:	beq	ff5c <__read_chk@plt+0x9ad8>
    e25c:	ldr	r1, [r5]
    e260:	cmp	r1, #0
    e264:	addne	r7, r5, #8
    e268:	bne	e280 <__read_chk@plt+0x7dfc>
    e26c:	b	ff44 <__read_chk@plt+0x9ac0>
    e270:	mov	r5, r7
    e274:	ldr	r1, [r7], #8
    e278:	cmp	r1, #0
    e27c:	beq	ff44 <__read_chk@plt+0x9ac0>
    e280:	mov	r0, r4
    e284:	bl	5548 <strcasecmp@plt>
    e288:	cmp	r0, #0
    e28c:	bne	e270 <__read_chk@plt+0x7dec>
    e290:	ldr	r2, [r5, #4]
    e294:	cmn	r2, #1
    e298:	beq	ff44 <__read_chk@plt+0x9ac0>
    e29c:	ldr	r3, [sl]
    e2a0:	cmp	r3, #0
    e2a4:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e2a8:	ldr	r3, [r6]
    e2ac:	cmn	r3, #1
    e2b0:	streq	r2, [r6]
    e2b4:	b	e1b0 <__read_chk@plt+0x7d2c>
    e2b8:	add	r4, fp, #2960	; 0xb90
    e2bc:	add	r0, sp, #140	; 0x8c
    e2c0:	bl	4c62c <__read_chk@plt+0x461a8>
    e2c4:	subs	r5, r0, #0
    e2c8:	beq	1037c <__read_chk@plt+0x9ef8>
    e2cc:	ldrb	r3, [r5]
    e2d0:	cmp	r3, #0
    e2d4:	beq	1037c <__read_chk@plt+0x9ef8>
    e2d8:	sub	r3, r3, #48	; 0x30
    e2dc:	cmp	r3, #9
    e2e0:	bhi	103a8 <__read_chk@plt+0x9f24>
    e2e4:	sub	r1, r7, #8
    e2e8:	mov	r2, #0
    e2ec:	bl	559c <strtol@plt>
    e2f0:	ldr	r3, [sp, #144]	; 0x90
    e2f4:	cmp	r5, r3
    e2f8:	beq	103a8 <__read_chk@plt+0x9f24>
    e2fc:	ldr	r3, [sl]
    e300:	cmp	r3, #0
    e304:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e308:	ldr	r3, [r4]
    e30c:	cmn	r3, #1
    e310:	bne	e1b0 <__read_chk@plt+0x7d2c>
    e314:	b	e220 <__read_chk@plt+0x7d9c>
    e318:	ldr	r0, [pc, #2716]	; edbc <__read_chk@plt+0x8938>
    e31c:	mov	r3, r4
    e320:	ldr	r1, [sp, #72]	; 0x48
    e324:	add	r0, pc, r0
    e328:	ldr	r2, [sp, #2408]	; 0x968
    e32c:	bl	4005c <__read_chk@plt+0x39bd8>
    e330:	b	e0b4 <__read_chk@plt+0x7c30>
    e334:	add	r4, fp, #4480	; 0x1180
    e338:	add	r4, r4, #12
    e33c:	add	r0, sp, #140	; 0x8c
    e340:	bl	4c62c <__read_chk@plt+0x461a8>
    e344:	subs	r5, r0, #0
    e348:	beq	1037c <__read_chk@plt+0x9ef8>
    e34c:	ldrb	r3, [r5]
    e350:	cmp	r3, #0
    e354:	beq	1037c <__read_chk@plt+0x9ef8>
    e358:	cmp	r3, #43	; 0x2b
    e35c:	mov	r1, #1
    e360:	addeq	r0, r5, #1
    e364:	movne	r0, r5
    e368:	bl	27898 <__read_chk@plt+0x21414>
    e36c:	cmp	r0, #0
    e370:	beq	10390 <__read_chk@plt+0x9f0c>
    e374:	ldr	r3, [sl]
    e378:	cmp	r3, #0
    e37c:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e380:	ldr	r3, [r4]
    e384:	cmp	r3, #0
    e388:	bne	e1b0 <__read_chk@plt+0x7d2c>
    e38c:	mov	r0, r5
    e390:	b	e21c <__read_chk@plt+0x7d98>
    e394:	ldr	r5, [pc, #2596]	; edc0 <__read_chk@plt+0x893c>
    e398:	add	r6, fp, #4480	; 0x1180
    e39c:	add	r6, r6, #8
    e3a0:	add	r5, pc, r5
    e3a4:	add	r5, r5, #1152	; 0x480
    e3a8:	add	r5, r5, #8
    e3ac:	b	e240 <__read_chk@plt+0x7dbc>
    e3b0:	ldr	r5, [pc, #2572]	; edc4 <__read_chk@plt+0x8940>
    e3b4:	add	r6, fp, #4032	; 0xfc0
    e3b8:	add	r5, pc, r5
    e3bc:	add	r5, r5, #1200	; 0x4b0
    e3c0:	add	r5, r5, #8
    e3c4:	b	e240 <__read_chk@plt+0x7dbc>
    e3c8:	ldr	r5, [pc, #2552]	; edc8 <__read_chk@plt+0x8944>
    e3cc:	add	r6, fp, #4016	; 0xfb0
    e3d0:	add	r6, r6, #12
    e3d4:	add	r5, pc, r5
    e3d8:	add	r5, r5, #1200	; 0x4b0
    e3dc:	add	r5, r5, #8
    e3e0:	b	e240 <__read_chk@plt+0x7dbc>
    e3e4:	add	r4, fp, #4016	; 0xfb0
    e3e8:	add	r4, r4, #8
    e3ec:	ldr	r5, [sp, #140]	; 0x8c
    e3f0:	cmp	r5, #0
    e3f4:	beq	1037c <__read_chk@plt+0x9ef8>
    e3f8:	ldr	r1, [pc, #2508]	; edcc <__read_chk@plt+0x8948>
    e3fc:	mov	r0, r5
    e400:	add	r1, pc, r1
    e404:	bl	5974 <strspn@plt>
    e408:	ldr	r3, [sl]
    e40c:	cmp	r3, #0
    e410:	beq	e0b0 <__read_chk@plt+0x7c2c>
    e414:	ldr	r3, [r4]
    e418:	cmp	r3, #0
    e41c:	bne	e0b0 <__read_chk@plt+0x7c2c>
    e420:	add	r0, r5, r0
    e424:	bl	49400 <__read_chk@plt+0x42f7c>
    e428:	str	r0, [r4]
    e42c:	b	e0b4 <__read_chk@plt+0x7c30>
    e430:	add	r0, sp, #140	; 0x8c
    e434:	bl	4c62c <__read_chk@plt+0x461a8>
    e438:	subs	r3, r0, #0
    e43c:	beq	1037c <__read_chk@plt+0x9ef8>
    e440:	ldrb	r3, [r3]
    e444:	cmp	r3, #0
    e448:	beq	1037c <__read_chk@plt+0x9ef8>
    e44c:	mov	r1, r7
    e450:	bl	4c824 <__read_chk@plt+0x463a0>
    e454:	cmn	r0, #-2147483646	; 0x80000002
    e458:	beq	ff30 <__read_chk@plt+0x9aac>
    e45c:	ldr	r3, [sl]
    e460:	cmp	r3, #0
    e464:	ldrne	r3, [sp, #152]	; 0x98
    e468:	strne	r0, [fp, #4016]	; 0xfb0
    e46c:	strne	r3, [fp, #4020]	; 0xfb4
    e470:	b	e1b0 <__read_chk@plt+0x7d2c>
    e474:	ldr	r5, [pc, #2388]	; edd0 <__read_chk@plt+0x894c>
    e478:	add	r6, fp, #4000	; 0xfa0
    e47c:	add	r6, r6, #12
    e480:	add	r5, pc, r5
    e484:	add	r5, r5, #1008	; 0x3f0
    e488:	b	e240 <__read_chk@plt+0x7dbc>
    e48c:	add	r4, fp, #4160	; 0x1040
    e490:	add	r4, r4, #20
    e494:	b	e2bc <__read_chk@plt+0x7e38>
    e498:	ldr	r5, [pc, #2356]	; edd4 <__read_chk@plt+0x8950>
    e49c:	add	r6, fp, #4160	; 0x1040
    e4a0:	add	r6, r6, #16
    e4a4:	add	r5, pc, r5
    e4a8:	add	r5, r5, #904	; 0x388
    e4ac:	b	e240 <__read_chk@plt+0x7dbc>
    e4b0:	ldr	r8, [fp, #4044]	; 0xfcc
    e4b4:	mov	r9, #0
    e4b8:	add	r0, sp, #140	; 0x8c
    e4bc:	bl	4c62c <__read_chk@plt+0x461a8>
    e4c0:	subs	r5, r0, #0
    e4c4:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e4c8:	ldrb	r7, [r5]
    e4cc:	cmp	r7, #0
    e4d0:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e4d4:	bl	6088 <strlen@plt>
    e4d8:	subs	r4, r0, #0
    e4dc:	beq	102b0 <__read_chk@plt+0x9e2c>
    e4e0:	bl	5f20 <__ctype_b_loc@plt>
    e4e4:	lsl	r7, r7, #1
    e4e8:	ldr	r3, [r0]
    e4ec:	mov	r6, r0
    e4f0:	ldrh	r3, [r3, r7]
    e4f4:	tst	r3, #3072	; 0xc00
    e4f8:	beq	10298 <__read_chk@plt+0x9e14>
    e4fc:	bl	6328 <__ctype_tolower_loc@plt>
    e500:	add	ip, r5, r4
    e504:	mov	r2, r5
    e508:	mov	r1, #0
    e50c:	b	e514 <__read_chk@plt+0x8090>
    e510:	mov	r1, r3
    e514:	ldrb	lr, [r2]
    e518:	ldr	r3, [r0]
    e51c:	ldrb	r3, [r3, lr, lsl #2]
    e520:	cmp	r3, #46	; 0x2e
    e524:	cmpeq	r1, #46	; 0x2e
    e528:	strb	r3, [r2], #1
    e52c:	beq	1026c <__read_chk@plt+0x9de8>
    e530:	sub	r1, r3, #45	; 0x2d
    e534:	cmp	r1, #1
    e538:	bls	e558 <__read_chk@plt+0x80d4>
    e53c:	ldr	lr, [r6]
    e540:	lsl	r1, r3, #1
    e544:	ldrh	r1, [lr, r1]
    e548:	tst	r1, #8
    e54c:	bne	e558 <__read_chk@plt+0x80d4>
    e550:	cmp	r3, #95	; 0x5f
    e554:	bne	102c4 <__read_chk@plt+0x9e40>
    e558:	cmp	r2, ip
    e55c:	bne	e510 <__read_chk@plt+0x808c>
    e560:	sub	r4, r4, #1
    e564:	ldrb	r3, [r5, r4]
    e568:	cmp	r3, #46	; 0x2e
    e56c:	strbeq	r9, [r5, r4]
    e570:	ldr	r3, [sl]
    e574:	cmp	r3, #0
    e578:	beq	e4b8 <__read_chk@plt+0x8034>
    e57c:	cmp	r8, #0
    e580:	bne	e4b8 <__read_chk@plt+0x8034>
    e584:	ldr	r4, [fp, #4044]	; 0xfcc
    e588:	cmp	r4, #31
    e58c:	bgt	102dc <__read_chk@plt+0x9e58>
    e590:	mov	r0, r4
    e594:	mov	r1, #1
    e598:	bl	7cfd8 <__read_chk@plt+0x76b54>
    e59c:	add	r4, r4, #1012	; 0x3f4
    e5a0:	str	r0, [fp, #4044]	; 0xfcc
    e5a4:	mov	r0, r5
    e5a8:	bl	49400 <__read_chk@plt+0x42f7c>
    e5ac:	str	r0, [fp, r4, lsl #2]
    e5b0:	b	e4b8 <__read_chk@plt+0x8034>
    e5b4:	ldr	r5, [pc, #2076]	; edd8 <__read_chk@plt+0x8954>
    e5b8:	add	r6, fp, #4032	; 0xfc0
    e5bc:	add	r6, r6, #8
    e5c0:	add	r5, pc, r5
    e5c4:	add	r5, r5, #1200	; 0x4b0
    e5c8:	add	r5, r5, #8
    e5cc:	b	e240 <__read_chk@plt+0x7dbc>
    e5d0:	add	r4, fp, #2944	; 0xb80
    e5d4:	add	r4, r4, #12
    e5d8:	add	r0, sp, #140	; 0x8c
    e5dc:	bl	4c62c <__read_chk@plt+0x461a8>
    e5e0:	subs	r5, r0, #0
    e5e4:	beq	10284 <__read_chk@plt+0x9e00>
    e5e8:	ldrb	r3, [r5]
    e5ec:	cmp	r3, #0
    e5f0:	beq	10284 <__read_chk@plt+0x9e00>
    e5f4:	ldr	r1, [pc, #2016]	; eddc <__read_chk@plt+0x8958>
    e5f8:	add	r1, pc, r1
    e5fc:	bl	61d8 <strcmp@plt>
    e600:	cmp	r0, #0
    e604:	mvneq	r0, #0
    e608:	beq	e2fc <__read_chk@plt+0x7e78>
    e60c:	mov	r0, r5
    e610:	bl	4c93c <__read_chk@plt+0x464b8>
    e614:	cmn	r0, #1
    e618:	bne	e2fc <__read_chk@plt+0x7e78>
    e61c:	ldr	r0, [pc, #1980]	; ede0 <__read_chk@plt+0x895c>
    e620:	ldr	r1, [sp, #72]	; 0x48
    e624:	add	r0, pc, r0
    e628:	ldr	r2, [sp, #2408]	; 0x968
    e62c:	bl	3dae8 <__read_chk@plt+0x37664>
    e630:	add	r0, sp, #140	; 0x8c
    e634:	bl	4c62c <__read_chk@plt+0x461a8>
    e638:	subs	r4, r0, #0
    e63c:	beq	1037c <__read_chk@plt+0x9ef8>
    e640:	ldrb	r3, [r4]
    e644:	cmp	r3, #0
    e648:	beq	1037c <__read_chk@plt+0x9ef8>
    e64c:	bl	669b4 <__read_chk@plt+0x60530>
    e650:	cmp	r0, #0
    e654:	beq	10308 <__read_chk@plt+0x9e84>
    e658:	ldr	r3, [sl]
    e65c:	cmp	r3, #0
    e660:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e664:	ldr	r3, [fp, #88]	; 0x58
    e668:	cmp	r3, #0
    e66c:	bne	e1b0 <__read_chk@plt+0x7d2c>
    e670:	mov	r0, r4
    e674:	bl	5a10 <__strdup@plt>
    e678:	str	r0, [fp, #88]	; 0x58
    e67c:	b	e1b0 <__read_chk@plt+0x7d2c>
    e680:	ldr	r5, [pc, #1884]	; ede4 <__read_chk@plt+0x8960>
    e684:	add	r6, fp, #32
    e688:	add	r5, pc, r5
    e68c:	add	r5, r5, #1200	; 0x4b0
    e690:	add	r5, r5, #8
    e694:	b	e240 <__read_chk@plt+0x7dbc>
    e698:	add	r0, sp, #140	; 0x8c
    e69c:	bl	4c62c <__read_chk@plt+0x461a8>
    e6a0:	subs	r4, r0, #0
    e6a4:	beq	fef4 <__read_chk@plt+0x9a70>
    e6a8:	ldrb	r3, [r4]
    e6ac:	cmp	r3, #0
    e6b0:	beq	fef4 <__read_chk@plt+0x9a70>
    e6b4:	mov	r3, #0
    e6b8:	str	r3, [sp, #152]	; 0x98
    e6bc:	ldrb	r5, [r4]
    e6c0:	cmp	r5, #110	; 0x6e
    e6c4:	bne	fccc <__read_chk@plt+0x9848>
    e6c8:	ldrb	r3, [r4, #1]
    e6cc:	cmp	r3, #111	; 0x6f
    e6d0:	beq	fe0c <__read_chk@plt+0x9988>
    e6d4:	ldr	r1, [pc, #1804]	; ede8 <__read_chk@plt+0x8964>
    e6d8:	mov	r0, r4
    e6dc:	add	r1, pc, r1
    e6e0:	bl	61d8 <strcmp@plt>
    e6e4:	cmp	r0, #0
    e6e8:	beq	fe04 <__read_chk@plt+0x9980>
    e6ec:	ldr	r1, [pc, #1784]	; edec <__read_chk@plt+0x8968>
    e6f0:	mov	r0, r4
    e6f4:	add	r1, pc, r1
    e6f8:	bl	61d8 <strcmp@plt>
    e6fc:	cmp	r0, #0
    e700:	bne	ff08 <__read_chk@plt+0x9a84>
    e704:	mov	r3, #1
    e708:	ldr	r2, [sl]
    e70c:	cmp	r2, #0
    e710:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e714:	ldr	r2, [fp, #4000]	; 0xfa0
    e718:	cmn	r2, #1
    e71c:	streq	r3, [fp, #4000]	; 0xfa0
    e720:	ldreq	r2, [sp, #152]	; 0x98
    e724:	streq	r2, [fp, #4004]	; 0xfa4
    e728:	b	e1b0 <__read_chk@plt+0x7d2c>
    e72c:	ldr	r5, [pc, #1724]	; edf0 <__read_chk@plt+0x896c>
    e730:	add	r6, fp, #3984	; 0xf90
    e734:	add	r6, r6, #12
    e738:	add	r5, pc, r5
    e73c:	add	r5, r5, #1056	; 0x420
    e740:	add	r5, r5, #8
    e744:	b	e240 <__read_chk@plt+0x7dbc>
    e748:	ldr	r5, [pc, #1700]	; edf4 <__read_chk@plt+0x8970>
    e74c:	add	r6, fp, #4000	; 0xfa0
    e750:	add	r6, r6, #8
    e754:	add	r5, pc, r5
    e758:	add	r5, r5, #1200	; 0x4b0
    e75c:	add	r5, r5, #8
    e760:	b	e240 <__read_chk@plt+0x7dbc>
    e764:	ldr	r4, [sp, #140]	; 0x8c
    e768:	cmp	r4, #0
    e76c:	beq	1037c <__read_chk@plt+0x9ef8>
    e770:	ldr	r1, [pc, #1664]	; edf8 <__read_chk@plt+0x8974>
    e774:	mov	r0, r4
    e778:	add	r1, pc, r1
    e77c:	bl	5974 <strspn@plt>
    e780:	mov	r1, fp
    e784:	ldr	r2, [sl]
    e788:	mov	r5, r0
    e78c:	add	r0, r4, r0
    e790:	bl	dbc0 <__read_chk@plt+0x773c>
    e794:	cmn	r0, #1
    e798:	bne	e0b0 <__read_chk@plt+0x7c2c>
    e79c:	ldr	r3, [sp, #140]	; 0x8c
    e7a0:	ldr	r0, [pc, #1620]	; edfc <__read_chk@plt+0x8978>
    e7a4:	ldr	r1, [sp, #72]	; 0x48
    e7a8:	add	r3, r3, r5
    e7ac:	add	r0, pc, r0
    e7b0:	ldr	r2, [sp, #2408]	; 0x968
    e7b4:	bl	3dae8 <__read_chk@plt+0x37664>
    e7b8:	add	r4, fp, #4480	; 0x1180
    e7bc:	add	r4, r4, #16
    e7c0:	b	e33c <__read_chk@plt+0x7eb8>
    e7c4:	ldr	r0, [pc, #1588]	; ee00 <__read_chk@plt+0x897c>
    e7c8:	mov	r3, r4
    e7cc:	ldr	r1, [sp, #72]	; 0x48
    e7d0:	add	r0, pc, r0
    e7d4:	ldr	r2, [sp, #2408]	; 0x968
    e7d8:	bl	401e0 <__read_chk@plt+0x39d5c>
    e7dc:	b	e0b4 <__read_chk@plt+0x7c30>
    e7e0:	add	r4, fp, #84	; 0x54
    e7e4:	b	e1e8 <__read_chk@plt+0x7d64>
    e7e8:	ldr	r5, [pc, #1556]	; ee04 <__read_chk@plt+0x8980>
    e7ec:	add	r6, fp, #76	; 0x4c
    e7f0:	add	r5, pc, r5
    e7f4:	add	r5, r5, #1200	; 0x4b0
    e7f8:	add	r5, r5, #8
    e7fc:	b	e240 <__read_chk@plt+0x7dbc>
    e800:	add	r4, fp, #4480	; 0x1180
    e804:	add	r4, r4, #36	; 0x24
    e808:	b	e1e8 <__read_chk@plt+0x7d64>
    e80c:	ldr	r5, [pc, #1524]	; ee08 <__read_chk@plt+0x8984>
    e810:	add	r6, fp, #4032	; 0xfc0
    e814:	add	r6, r6, #4
    e818:	add	r5, pc, r5
    e81c:	add	r5, r5, #952	; 0x3b8
    e820:	b	e240 <__read_chk@plt+0x7dbc>
    e824:	add	r0, sp, #140	; 0x8c
    e828:	bl	4c62c <__read_chk@plt+0x461a8>
    e82c:	mov	r5, r0
    e830:	bl	4e058 <__read_chk@plt+0x47bd4>
    e834:	cmn	r0, #1
    e838:	mov	r4, r0
    e83c:	beq	1034c <__read_chk@plt+0x9ec8>
    e840:	add	r0, sp, #140	; 0x8c
    e844:	bl	4c62c <__read_chk@plt+0x461a8>
    e848:	subs	r5, r0, #0
    e84c:	streq	r4, [sp, #152]	; 0x98
    e850:	beq	e864 <__read_chk@plt+0x83e0>
    e854:	bl	4e058 <__read_chk@plt+0x47bd4>
    e858:	cmn	r0, #1
    e85c:	str	r0, [sp, #152]	; 0x98
    e860:	beq	10364 <__read_chk@plt+0x9ee0>
    e864:	ldr	r3, [sl]
    e868:	cmp	r3, #0
    e86c:	ldrne	r3, [sp, #152]	; 0x98
    e870:	strne	r4, [fp, #128]	; 0x80
    e874:	strne	r3, [fp, #132]	; 0x84
    e878:	b	e1b0 <__read_chk@plt+0x7d2c>
    e87c:	add	r0, sp, #140	; 0x8c
    e880:	bl	4c62c <__read_chk@plt+0x461a8>
    e884:	subs	r4, r0, #0
    e888:	beq	1037c <__read_chk@plt+0x9ef8>
    e88c:	ldrb	r3, [r4]
    e890:	cmp	r3, #0
    e894:	beq	1037c <__read_chk@plt+0x9ef8>
    e898:	cmp	r3, #43	; 0x2b
    e89c:	addeq	r0, r4, #1
    e8a0:	movne	r0, r4
    e8a4:	bl	6667c <__read_chk@plt+0x601f8>
    e8a8:	cmp	r0, #0
    e8ac:	beq	102f0 <__read_chk@plt+0x9e6c>
    e8b0:	ldr	r3, [sl]
    e8b4:	cmp	r3, #0
    e8b8:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e8bc:	ldr	r3, [fp, #176]	; 0xb0
    e8c0:	cmp	r3, #0
    e8c4:	bne	e1b0 <__read_chk@plt+0x7d2c>
    e8c8:	mov	r0, r4
    e8cc:	bl	49400 <__read_chk@plt+0x42f7c>
    e8d0:	str	r0, [fp, #176]	; 0xb0
    e8d4:	b	e1b0 <__read_chk@plt+0x7d2c>
    e8d8:	ldr	r3, [sl]
    e8dc:	cmp	r3, #0
    e8e0:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e8e4:	movw	r5, #4452	; 0x1164
    e8e8:	ldr	r3, [fp, r5]
    e8ec:	cmp	r3, #0
    e8f0:	bne	e1b0 <__read_chk@plt+0x7d2c>
    e8f4:	b	e93c <__read_chk@plt+0x84b8>
    e8f8:	ldrb	r3, [r4]
    e8fc:	cmp	r3, #0
    e900:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e904:	bl	56a44 <__read_chk@plt+0x505c0>
    e908:	cmn	r0, #1
    e90c:	mov	r6, r0
    e910:	beq	10334 <__read_chk@plt+0x9eb0>
    e914:	ldr	r4, [fp, r5]
    e918:	cmp	r4, #5
    e91c:	bgt	10320 <__read_chk@plt+0x9e9c>
    e920:	mov	r0, r4
    e924:	mov	r1, #1
    e928:	bl	7cfd8 <__read_chk@plt+0x76b54>
    e92c:	add	r4, r4, #1104	; 0x450
    e930:	add	r4, r4, #10
    e934:	str	r0, [fp, r5]
    e938:	str	r6, [fp, r4, lsl #2]
    e93c:	add	r0, sp, #140	; 0x8c
    e940:	bl	4c62c <__read_chk@plt+0x461a8>
    e944:	subs	r4, r0, #0
    e948:	bne	e8f8 <__read_chk@plt+0x8474>
    e94c:	b	e1b0 <__read_chk@plt+0x7d2c>
    e950:	movw	r4, #4188	; 0x105c
    e954:	mov	r6, #0
    e958:	ldr	r5, [fp, r4]
    e95c:	add	r0, sp, #140	; 0x8c
    e960:	bl	4c62c <__read_chk@plt+0x461a8>
    e964:	subs	r7, r0, #0
    e968:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e96c:	ldrb	r3, [r7]
    e970:	cmp	r3, #0
    e974:	beq	e1b0 <__read_chk@plt+0x7d2c>
    e978:	cmp	r3, #42	; 0x2a
    e97c:	beq	f8e4 <__read_chk@plt+0x9460>
    e980:	mov	r0, r7
    e984:	bl	4e1cc <__read_chk@plt+0x47d48>
    e988:	mov	r0, r7
    e98c:	mov	r1, #58	; 0x3a
    e990:	bl	640c <strchr@plt>
    e994:	cmp	r0, #0
    e998:	str	r0, [sp, #148]	; 0x94
    e99c:	beq	10254 <__read_chk@plt+0x9dd0>
    e9a0:	ldrb	r3, [r0, #1]
    e9a4:	cmp	r3, #0
    e9a8:	beq	10254 <__read_chk@plt+0x9dd0>
    e9ac:	strb	r6, [r0]
    e9b0:	ldr	r3, [sp, #148]	; 0x94
    e9b4:	add	r3, r3, #1
    e9b8:	str	r3, [sp, #148]	; 0x94
    e9bc:	ldr	r3, [sl]
    e9c0:	cmp	r3, #0
    e9c4:	beq	e95c <__read_chk@plt+0x84d8>
    e9c8:	cmp	r5, #0
    e9cc:	bne	e95c <__read_chk@plt+0x84d8>
    e9d0:	ldr	r8, [fp, r4]
    e9d4:	cmp	r8, #31
    e9d8:	bgt	103bc <__read_chk@plt+0x9f38>
    e9dc:	mov	r1, #1
    e9e0:	mov	r0, r8
    e9e4:	bl	7cfd8 <__read_chk@plt+0x76b54>
    e9e8:	add	r8, r8, #524	; 0x20c
    e9ec:	add	r9, fp, r8, lsl #3
    e9f0:	str	r0, [fp, r4]
    e9f4:	mov	r0, r7
    e9f8:	bl	49400 <__read_chk@plt+0x42f7c>
    e9fc:	str	r0, [fp, r8, lsl #3]
    ea00:	ldr	r0, [sp, #148]	; 0x94
    ea04:	bl	49400 <__read_chk@plt+0x42f7c>
    ea08:	str	r0, [r9, #4]
    ea0c:	add	r0, sp, #140	; 0x8c
    ea10:	bl	4c62c <__read_chk@plt+0x461a8>
    ea14:	subs	r7, r0, #0
    ea18:	bne	e96c <__read_chk@plt+0x84e8>
    ea1c:	b	e1b0 <__read_chk@plt+0x7d2c>
    ea20:	ldr	r5, [pc, #996]	; ee0c <__read_chk@plt+0x8988>
    ea24:	add	r6, fp, #4160	; 0x1040
    ea28:	add	r6, r6, #24
    ea2c:	add	r5, pc, r5
    ea30:	add	r5, r5, #1200	; 0x4b0
    ea34:	add	r5, r5, #8
    ea38:	b	e240 <__read_chk@plt+0x7dbc>
    ea3c:	add	r4, fp, #4416	; 0x1140
    ea40:	add	r4, r4, #32
    ea44:	b	e1e8 <__read_chk@plt+0x7d64>
    ea48:	add	r0, sp, #140	; 0x8c
    ea4c:	bl	4c62c <__read_chk@plt+0x461a8>
    ea50:	subs	r4, r0, #0
    ea54:	beq	1000c <__read_chk@plt+0x9b88>
    ea58:	ldrb	r3, [r4]
    ea5c:	cmp	r3, #0
    ea60:	beq	1000c <__read_chk@plt+0x9b88>
    ea64:	sub	r1, r7, #8
    ea68:	mov	r2, #8
    ea6c:	bl	559c <strtol@plt>
    ea70:	ldr	r3, [sp, #144]	; 0x90
    ea74:	cmp	r4, r3
    ea78:	beq	ea88 <__read_chk@plt+0x8604>
    ea7c:	cmp	r0, #512	; 0x200
    ea80:	strcc	r0, [fp, #28]
    ea84:	bcc	e1b0 <__read_chk@plt+0x7d2c>
    ea88:	ldr	r0, [pc, #896]	; ee10 <__read_chk@plt+0x898c>
    ea8c:	ldr	r1, [sp, #72]	; 0x48
    ea90:	add	r0, pc, r0
    ea94:	ldr	r2, [sp, #2408]	; 0x968
    ea98:	bl	3dae8 <__read_chk@plt+0x37664>
    ea9c:	add	r4, fp, #80	; 0x50
    eaa0:	b	e1e8 <__read_chk@plt+0x7d64>
    eaa4:	ldr	r5, [pc, #872]	; ee14 <__read_chk@plt+0x8990>
    eaa8:	add	r6, fp, #64	; 0x40
    eaac:	add	r5, pc, r5
    eab0:	add	r5, r5, #1200	; 0x4b0
    eab4:	add	r5, r5, #8
    eab8:	b	e240 <__read_chk@plt+0x7dbc>
    eabc:	ldr	r5, [pc, #852]	; ee18 <__read_chk@plt+0x8994>
    eac0:	add	r6, fp, #72	; 0x48
    eac4:	add	r5, pc, r5
    eac8:	add	r5, r5, #1200	; 0x4b0
    eacc:	add	r5, r5, #8
    ead0:	b	e240 <__read_chk@plt+0x7dbc>
    ead4:	ldr	r5, [pc, #832]	; ee1c <__read_chk@plt+0x8998>
    ead8:	add	r6, fp, #68	; 0x44
    eadc:	add	r5, pc, r5
    eae0:	add	r5, r5, #1200	; 0x4b0
    eae4:	add	r5, r5, #8
    eae8:	b	e240 <__read_chk@plt+0x7dbc>
    eaec:	ldr	r5, [pc, #812]	; ee20 <__read_chk@plt+0x899c>
    eaf0:	add	r6, fp, #60	; 0x3c
    eaf4:	add	r5, pc, r5
    eaf8:	add	r5, r5, #1200	; 0x4b0
    eafc:	add	r5, r5, #8
    eb00:	b	e240 <__read_chk@plt+0x7dbc>
    eb04:	ldr	r5, [pc, #792]	; ee24 <__read_chk@plt+0x89a0>
    eb08:	add	r6, fp, #144	; 0x90
    eb0c:	add	r5, pc, r5
    eb10:	add	r5, r5, #1120	; 0x460
    eb14:	add	r5, r5, #8
    eb18:	b	e240 <__read_chk@plt+0x7dbc>
    eb1c:	add	r4, fp, #152	; 0x98
    eb20:	b	e5d8 <__read_chk@plt+0x8154>
    eb24:	ldr	r5, [pc, #764]	; ee28 <__read_chk@plt+0x89a4>
    eb28:	add	r6, fp, #480	; 0x1e0
    eb2c:	add	r5, pc, r5
    eb30:	add	r5, r5, #1152	; 0x480
    eb34:	add	r5, r5, #8
    eb38:	b	e240 <__read_chk@plt+0x7dbc>
    eb3c:	add	r0, sp, #140	; 0x8c
    eb40:	bl	4c62c <__read_chk@plt+0x461a8>
    eb44:	subs	r4, r0, #0
    eb48:	beq	1037c <__read_chk@plt+0x9ef8>
    eb4c:	ldrb	r3, [r4]
    eb50:	cmp	r3, #0
    eb54:	beq	1037c <__read_chk@plt+0x9ef8>
    eb58:	ldr	r1, [pc, #716]	; ee2c <__read_chk@plt+0x89a8>
    eb5c:	add	r1, pc, r1
    eb60:	bl	61d8 <strcmp@plt>
    eb64:	cmp	r0, #0
    eb68:	bne	fe38 <__read_chk@plt+0x99b4>
    eb6c:	add	r0, sp, #2352	; 0x930
    eb70:	movw	r1, #63336	; 0xf768
    eb74:	add	r0, r0, #8
    eb78:	movt	r1, #65535	; 0xffff
    eb7c:	mov	r2, #0
    eb80:	mov	r3, #0
    eb84:	strd	r2, [r0, r1]
    eb88:	ldr	r3, [sl]
    eb8c:	cmp	r3, #0
    eb90:	beq	ebb0 <__read_chk@plt+0x872c>
    eb94:	movw	ip, #2936	; 0xb78
    eb98:	mvn	r0, #0
    eb9c:	ldrd	r2, [fp, ip]
    eba0:	mvn	r1, #0
    eba4:	cmp	r3, r1
    eba8:	cmpeq	r2, r0
    ebac:	beq	feb0 <__read_chk@plt+0x9a2c>
    ebb0:	ldr	r0, [sp, #140]	; 0x8c
    ebb4:	cmp	r0, #0
    ebb8:	beq	e1b0 <__read_chk@plt+0x7d2c>
    ebbc:	ldr	r1, [pc, #620]	; ee30 <__read_chk@plt+0x89ac>
    ebc0:	add	r1, pc, r1
    ebc4:	bl	61d8 <strcmp@plt>
    ebc8:	cmp	r0, #0
    ebcc:	addne	r4, fp, #2944	; 0xb80
    ebd0:	bne	e5d8 <__read_chk@plt+0x8154>
    ebd4:	add	r0, sp, #140	; 0x8c
    ebd8:	bl	4c62c <__read_chk@plt+0x461a8>
    ebdc:	b	e1b0 <__read_chk@plt+0x7d2c>
    ebe0:	ldr	r5, [pc, #588]	; ee34 <__read_chk@plt+0x89b0>
    ebe4:	add	r6, fp, #2928	; 0xb70
    ebe8:	add	r5, pc, r5
    ebec:	add	r5, r5, #1200	; 0x4b0
    ebf0:	add	r5, r5, #8
    ebf4:	b	e240 <__read_chk@plt+0x7dbc>
    ebf8:	ldr	r5, [pc, #568]	; ee38 <__read_chk@plt+0x89b4>
    ebfc:	add	r6, fp, #2944	; 0xb80
    ec00:	add	r6, r6, #4
    ec04:	add	r5, pc, r5
    ec08:	add	r5, r5, #1200	; 0x4b0
    ec0c:	add	r5, r5, #8
    ec10:	b	e240 <__read_chk@plt+0x7dbc>
    ec14:	ldr	r5, [pc, #544]	; ee3c <__read_chk@plt+0x89b8>
    ec18:	add	r6, fp, #2912	; 0xb60
    ec1c:	add	r6, r6, #4
    ec20:	add	r5, pc, r5
    ec24:	add	r5, r5, #1200	; 0x4b0
    ec28:	add	r5, r5, #8
    ec2c:	b	e240 <__read_chk@plt+0x7dbc>
    ec30:	add	r4, fp, #476	; 0x1dc
    ec34:	b	e1e8 <__read_chk@plt+0x7d64>
    ec38:	add	r4, fp, #472	; 0x1d8
    ec3c:	b	e1e8 <__read_chk@plt+0x7d64>
    ec40:	add	r4, fp, #172	; 0xac
    ec44:	b	e33c <__read_chk@plt+0x7eb8>
    ec48:	ldr	r5, [pc, #496]	; ee40 <__read_chk@plt+0x89bc>
    ec4c:	add	r6, fp, #52	; 0x34
    ec50:	add	r5, pc, r5
    ec54:	add	r5, r5, #1200	; 0x4b0
    ec58:	add	r5, r5, #8
    ec5c:	b	e240 <__read_chk@plt+0x7dbc>
    ec60:	add	r4, fp, #468	; 0x1d4
    ec64:	b	e1e8 <__read_chk@plt+0x7d64>
    ec68:	add	r4, fp, #188	; 0xbc
    ec6c:	b	e1e8 <__read_chk@plt+0x7d64>
    ec70:	add	r4, fp, #100	; 0x64
    ec74:	b	e1e8 <__read_chk@plt+0x7d64>
    ec78:	ldr	r5, [pc, #452]	; ee44 <__read_chk@plt+0x89c0>
    ec7c:	add	r6, fp, #96	; 0x60
    ec80:	add	r5, pc, r5
    ec84:	add	r5, r5, #1200	; 0x4b0
    ec88:	add	r5, r5, #8
    ec8c:	b	e240 <__read_chk@plt+0x7dbc>
    ec90:	ldr	r5, [pc, #432]	; ee48 <__read_chk@plt+0x89c4>
    ec94:	add	r6, fp, #48	; 0x30
    ec98:	add	r5, pc, r5
    ec9c:	add	r5, r5, #1200	; 0x4b0
    eca0:	add	r5, r5, #8
    eca4:	b	e240 <__read_chk@plt+0x7dbc>
    eca8:	add	r0, sp, #140	; 0x8c
    ecac:	bl	4c62c <__read_chk@plt+0x461a8>
    ecb0:	subs	r4, r0, #0
    ecb4:	beq	1037c <__read_chk@plt+0x9ef8>
    ecb8:	ldrb	r3, [r4]
    ecbc:	cmp	r3, #0
    ecc0:	beq	1037c <__read_chk@plt+0x9ef8>
    ecc4:	cmp	r3, #43	; 0x2b
    ecc8:	addeq	r0, r4, #1
    eccc:	movne	r0, r4
    ecd0:	bl	4ba44 <__read_chk@plt+0x455c0>
    ecd4:	cmp	r0, #0
    ecd8:	beq	fe98 <__read_chk@plt+0x9a14>
    ecdc:	ldr	r3, [sl]
    ece0:	cmp	r3, #0
    ece4:	beq	e1b0 <__read_chk@plt+0x7d2c>
    ece8:	ldr	r3, [fp, #168]	; 0xa8
    ecec:	cmp	r3, #0
    ecf0:	bne	e1b0 <__read_chk@plt+0x7d2c>
    ecf4:	mov	r0, r4
    ecf8:	bl	49400 <__read_chk@plt+0x42f7c>
    ecfc:	str	r0, [fp, #168]	; 0xa8
    ed00:	b	e1b0 <__read_chk@plt+0x7d2c>
    ed04:	add	r0, sp, #140	; 0x8c
    ed08:	bl	4c62c <__read_chk@plt+0x461a8>
    ed0c:	subs	r4, r0, #0
    ed10:	beq	1037c <__read_chk@plt+0x9ef8>
    ed14:	ldrb	r3, [r4]
    ed18:	cmp	r3, #0
    ed1c:	beq	1037c <__read_chk@plt+0x9ef8>
    ed20:	bl	3d7d0 <__read_chk@plt+0x3734c>
    ed24:	cmp	r0, #0
    ed28:	beq	ffc4 <__read_chk@plt+0x9b40>
    ed2c:	ldr	r3, [sl]
    ed30:	cmp	r3, #0
    ed34:	beq	e1b0 <__read_chk@plt+0x7d2c>
    ed38:	ldr	r3, [fp, #180]	; 0xb4
    ed3c:	cmp	r3, #0
    ed40:	streq	r0, [fp, #180]	; 0xb4
    ed44:	b	e1b0 <__read_chk@plt+0x7d2c>
    ed48:	ldr	r5, [pc, #252]	; ee4c <__read_chk@plt+0x89c8>
    ed4c:	add	r6, fp, #104	; 0x68
    ed50:	add	r5, pc, r5
    ed54:	add	r5, r5, #1200	; 0x4b0
    ed58:	add	r5, r5, #8
    ed5c:	b	e240 <__read_chk@plt+0x7dbc>
    ed60:	add	r0, sp, #140	; 0x8c
    ed64:	bl	4c62c <__read_chk@plt+0x461a8>
    ed68:	mov	r4, r0
    ed6c:	bl	3f8b0 <__read_chk@plt+0x3942c>
    ed70:	cmn	r0, #1
    ed74:	beq	10020 <__read_chk@plt+0x9b9c>
    ed78:	ldr	r3, [sl]
    ed7c:	cmp	r3, #0
    ed80:	beq	e1b0 <__read_chk@plt+0x7d2c>
    ed84:	ldr	r3, [fp, #136]	; 0x88
    ed88:	cmn	r3, #1
    ed8c:	streq	r0, [fp, #136]	; 0x88
    ed90:	b	e1b0 <__read_chk@plt+0x7d2c>
    ed94:	andeq	r2, fp, r0, asr #22
    ed98:	andeq	r0, r0, r8, asr #11
    ed9c:	andeq	r1, r7, r4, ror #31
    eda0:	andeq	r1, fp, r0, asr #9
    eda4:	ldrdeq	r1, [r7], -r4
    eda8:	andeq	r1, fp, r8, ror r4
    edac:	andeq	r1, r7, r8, lsl #26
    edb0:	andeq	r1, r7, r4, lsl sp
    edb4:	andeq	r2, r7, r8, lsl #16
    edb8:	andeq	r1, fp, ip, lsr #2
    edbc:	andeq	r2, r7, r8, ror r6
    edc0:	andeq	r0, fp, r0, asr #31
    edc4:	andeq	r0, fp, r8, lsr #31
    edc8:	andeq	r0, fp, ip, lsl #31
    edcc:	andeq	r1, r7, ip, lsr ip
    edd0:	andeq	r0, fp, r0, ror #29
    edd4:			; <UNDEFINED> instruction: 0x000b0ebc
    edd8:	andeq	r0, fp, r0, lsr #27
    eddc:	andeq	pc, r6, r4, lsl #23
    ede0:	andeq	r1, r7, r0, ror #16
    ede4:	ldrdeq	r0, [fp], -r8
    ede8:	andeq	r1, r7, r0, asr #30
    edec:	andeq	r0, r7, r0, ror #29
    edf0:	andeq	r0, fp, r8, lsr #24
    edf4:	andeq	r0, fp, ip, lsl #24
    edf8:	andeq	r1, r7, r4, asr #17
    edfc:	muleq	r7, r8, r8
    ee00:	andeq	r2, r7, r8, lsr #3
    ee04:	andeq	r0, fp, r0, ror fp
    ee08:	andeq	r0, fp, r8, asr #22
    ee0c:	andeq	r0, fp, r4, lsr r9
    ee10:	andeq	r1, r7, r0, ror #28
    ee14:			; <UNDEFINED> instruction: 0x000b08b4
    ee18:	muleq	fp, ip, r8
    ee1c:	andeq	r0, fp, r4, lsl #17
    ee20:	andeq	r0, fp, ip, ror #16
    ee24:	andeq	r0, fp, r4, asr r8
    ee28:	andeq	r0, fp, r4, lsr r8
    ee2c:	andeq	r1, r7, r4, ror #7
    ee30:			; <UNDEFINED> instruction: 0x0006f5bc
    ee34:	andeq	r0, fp, r8, ror r7
    ee38:	andeq	r0, fp, ip, asr r7
    ee3c:	andeq	r0, fp, r0, asr #14
    ee40:	andeq	r0, fp, r0, lsl r7
    ee44:	andeq	r0, fp, r0, ror #13
    ee48:	andeq	r0, fp, r8, asr #13
    ee4c:	andeq	r0, fp, r0, lsl r6
    ee50:	strdeq	r0, [fp], -r0	; <UNPREDICTABLE>
    ee54:	ldrdeq	r0, [fp], -r0	; <UNPREDICTABLE>
    ee58:			; <UNDEFINED> instruction: 0x000b03b8
    ee5c:	andeq	r0, fp, r0, lsr #7
    ee60:	andeq	r0, fp, r8, lsl #7
    ee64:	andeq	r0, fp, r0, ror r3
    ee68:	andeq	r0, fp, r0, asr r3
    ee6c:	andeq	r0, fp, r8, lsr r3
    ee70:	andeq	r0, fp, r0, lsr #6
    ee74:	andeq	r0, r7, r4, lsr #26
    ee78:	andeq	r0, r7, r4, lsr #26
    ee7c:	andeq	pc, r6, ip, rrx
    ee80:	andeq	r1, r7, ip, ror #16
    ee84:	andeq	r1, r7, ip, lsl #17
    ee88:	andeq	r1, r7, r0, asr r8
    ee8c:	andeq	r0, r7, r0, asr #24
    ee90:	andeq	r1, r7, r0, asr #4
    ee94:			; <UNDEFINED> instruction: 0x00070fbc
    ee98:	andeq	r0, r7, r4, asr #31
    ee9c:	strdeq	r0, [r7], -r8
    eea0:	andeq	r4, r7, r4, ror #24
    eea4:	andeq	r1, r7, ip, lsr r1
    eea8:	andeq	r0, r7, ip, ror #20
    eeac:	andeq	r0, r7, r0, lsl #20
    eeb0:	andeq	r0, r7, r8, asr #30
    eeb4:	andeq	r1, r7, ip, ror #1
    eeb8:			; <UNDEFINED> instruction: 0x000709b0
    eebc:	muleq	r7, r4, sp
    eec0:			; <UNDEFINED> instruction: 0x000afdb8
    eec4:	strdeq	pc, [sl], -r4
    eec8:	ldrdeq	pc, [sl], -ip
    eecc:	andeq	pc, sl, r4, asr #23
    eed0:	andeq	pc, sl, ip, lsr #23
    eed4:	andeq	lr, r6, r0, lsr #18
    eed8:	muleq	sl, r8, sl
    eedc:	muleq	r7, r4, sp
    eee0:	andeq	r0, r7, r0, asr #20
    eee4:	andeq	r2, r7, r4, ror #31
    eee8:	andeq	r0, r7, r0, lsr #20
    eeec:	andeq	r2, r7, ip, ror #26
    eef0:	muleq	r7, r0, r2
    eef4:	andeq	lr, r7, r4, lsl r7
    eef8:			; <UNDEFINED> instruction: 0x000774b8
    eefc:			; <UNDEFINED> instruction: 0x000708bc
    ef00:	muleq	r7, r8, sl
    ef04:	andeq	r7, r7, r0, lsl #26
    ef08:	andeq	r9, r7, ip, lsl sl
    ef0c:	andeq	fp, r7, ip, asr #15
    ef10:	andeq	r3, r7, r8, lsr #17
    ef14:	muleq	r7, r8, r8
    ef18:	andeq	r0, r7, ip, lsl #23
    ef1c:	andeq	r0, r7, r8, ror r2
    ef20:	andeq	pc, r6, r0, ror #18
    ef24:	andeq	r0, r7, ip, lsr #28
    ef28:	andeq	r0, r7, ip, lsr r2
    ef2c:	andeq	r0, r7, ip, lsl #18
    ef30:	andeq	r0, r7, ip, asr #17
    ef34:	andeq	r0, r7, r8, ror #2
    ef38:	andeq	r0, r7, ip, asr #18
    ef3c:	andeq	r0, r7, r8, asr #13
    ef40:			; <UNDEFINED> instruction: 0x0006e5b8
    ef44:	andeq	r0, r7, r8, lsr #13
    ef48:	andeq	pc, r6, ip, ror #31
    ef4c:	andeq	r0, r7, r0, ror #1
    ef50:	andeq	r0, r7, r4, lsr r2
    ef54:	muleq	r7, r0, r3
    ef58:	andeq	r0, r7, ip, ror #13
    ef5c:	andeq	r0, r7, r0, lsl #14
    ef60:	andeq	r0, r7, ip, lsl r7
    ef64:	andeq	pc, r6, r4, ror pc	; <UNPREDICTABLE>
    ef68:	ldr	r5, [pc, #-288]	; ee50 <__read_chk@plt+0x89cc>
    ef6c:	add	r6, fp, #36	; 0x24
    ef70:	add	r5, pc, r5
    ef74:	add	r5, r5, #1200	; 0x4b0
    ef78:	add	r5, r5, #8
    ef7c:	b	e240 <__read_chk@plt+0x7dbc>
    ef80:	add	r4, fp, #20
    ef84:	b	e1e8 <__read_chk@plt+0x7d64>
    ef88:	ldr	r5, [pc, #-316]	; ee54 <__read_chk@plt+0x89d0>
    ef8c:	add	r6, fp, #56	; 0x38
    ef90:	add	r5, pc, r5
    ef94:	add	r5, r5, #1200	; 0x4b0
    ef98:	add	r5, r5, #8
    ef9c:	b	e240 <__read_chk@plt+0x7dbc>
    efa0:	ldr	r5, [pc, #-336]	; ee58 <__read_chk@plt+0x89d4>
    efa4:	add	r6, fp, #44	; 0x2c
    efa8:	add	r5, pc, r5
    efac:	add	r5, r5, #1200	; 0x4b0
    efb0:	add	r5, r5, #8
    efb4:	b	e240 <__read_chk@plt+0x7dbc>
    efb8:	ldr	r5, [pc, #-356]	; ee5c <__read_chk@plt+0x89d8>
    efbc:	add	r6, fp, #92	; 0x5c
    efc0:	add	r5, pc, r5
    efc4:	add	r5, r5, #1200	; 0x4b0
    efc8:	add	r5, r5, #8
    efcc:	b	e240 <__read_chk@plt+0x7dbc>
    efd0:	ldr	r5, [pc, #-376]	; ee60 <__read_chk@plt+0x89dc>
    efd4:	add	r6, fp, #16
    efd8:	add	r5, pc, r5
    efdc:	add	r5, r5, #1200	; 0x4b0
    efe0:	add	r5, r5, #8
    efe4:	b	e240 <__read_chk@plt+0x7dbc>
    efe8:	ldr	r5, [pc, #-396]	; ee64 <__read_chk@plt+0x89e0>
    efec:	add	r6, fp, #24
    eff0:	add	r5, pc, r5
    eff4:	add	r5, r5, #1200	; 0x4b0
    eff8:	add	r5, r5, #8
    effc:	b	e240 <__read_chk@plt+0x7dbc>
    f000:	add	r4, fp, #8
    f004:	b	e5d8 <__read_chk@plt+0x8154>
    f008:	ldr	r5, [pc, #-424]	; ee68 <__read_chk@plt+0x89e4>
    f00c:	add	r6, fp, #12
    f010:	add	r5, pc, r5
    f014:	add	r5, r5, #1200	; 0x4b0
    f018:	add	r5, r5, #8
    f01c:	b	e240 <__read_chk@plt+0x7dbc>
    f020:	ldr	r5, [pc, #-444]	; ee6c <__read_chk@plt+0x89e8>
    f024:	add	r6, fp, #4
    f028:	add	r5, pc, r5
    f02c:	add	r5, r5, #1200	; 0x4b0
    f030:	add	r5, r5, #8
    f034:	b	e240 <__read_chk@plt+0x7dbc>
    f038:	ldr	r5, [pc, #-464]	; ee70 <__read_chk@plt+0x89ec>
    f03c:	mov	r6, fp
    f040:	add	r5, pc, r5
    f044:	add	r5, r5, #1200	; 0x4b0
    f048:	add	r5, r5, #8
    f04c:	b	e240 <__read_chk@plt+0x7dbc>
    f050:	ldr	r3, [sp, #156]	; 0x9c
    f054:	cmp	r3, #0
    f058:	bne	104e4 <__read_chk@plt+0xa060>
    f05c:	add	r8, sp, #232	; 0xe8
    f060:	add	ip, sp, #236	; 0xec
    f064:	str	r8, [sp, #104]	; 0x68
    f068:	mov	r6, r3
    f06c:	str	ip, [sp, #116]	; 0x74
    f070:	add	ip, sp, #240	; 0xf0
    f074:	ldr	r8, [sp, #72]	; 0x48
    f078:	str	ip, [sp, #120]	; 0x78
    f07c:	add	ip, ip, #4
    f080:	str	ip, [sp, #124]	; 0x7c
    f084:	add	ip, ip, #4
    f088:	str	r7, [sp, #132]	; 0x84
    f08c:	str	ip, [sp, #128]	; 0x80
    f090:	add	ip, ip, #4
    f094:	str	ip, [sp, #108]	; 0x6c
    f098:	add	r0, sp, #140	; 0x8c
    f09c:	bl	4c62c <__read_chk@plt+0x461a8>
    f0a0:	subs	r3, r0, #0
    f0a4:	beq	fb74 <__read_chk@plt+0x96f0>
    f0a8:	ldrb	r2, [r3]
    f0ac:	cmp	r2, #0
    f0b0:	beq	fb74 <__read_chk@plt+0x96f0>
    f0b4:	cmp	r2, #126	; 0x7e
    f0b8:	beq	f908 <__read_chk@plt+0x9484>
    f0bc:	cmp	r2, #47	; 0x2f
    f0c0:	beq	f8f8 <__read_chk@plt+0x9474>
    f0c4:	ldr	r1, [sp, #2416]	; 0x970
    f0c8:	ldr	r2, [pc, #-604]	; ee74 <__read_chk@plt+0x89f0>
    f0cc:	tst	r1, #2
    f0d0:	add	r2, pc, r2
    f0d4:	ldreq	r2, [pc, #-612]	; ee78 <__read_chk@plt+0x89f4>
    f0d8:	addeq	r2, pc, r2
    f0dc:	ldr	ip, [sp, #132]	; 0x84
    f0e0:	ldr	r1, [pc, #-620]	; ee7c <__read_chk@plt+0x89f8>
    f0e4:	sub	r0, ip, #4
    f0e8:	add	r1, pc, r1
    f0ec:	bl	49430 <__read_chk@plt+0x42fac>
    f0f0:	ldr	r0, [sp, #148]	; 0x94
    f0f4:	ldr	r1, [sp, #104]	; 0x68
    f0f8:	add	r3, sp, #220	; 0xdc
    f0fc:	ldr	ip, [sp, #104]	; 0x68
    f100:	ldr	lr, [sp, #108]	; 0x6c
    f104:	sub	ip, ip, #12
    f108:	str	ip, [sp, #112]	; 0x70
    f10c:	mov	ip, #0
    f110:	str	ip, [r1]
    f114:	str	ip, [r1, #-12]
    f118:	mov	r2, ip
    f11c:	str	ip, [r1, #-8]
    f120:	str	ip, [r1, #-4]
    f124:	ldr	r1, [sp, #116]	; 0x74
    f128:	str	ip, [r1]
    f12c:	ldr	r1, [sp, #120]	; 0x78
    f130:	str	ip, [r1]
    f134:	ldr	r1, [sp, #124]	; 0x7c
    f138:	str	ip, [r1]
    f13c:	ldr	r1, [sp, #128]	; 0x80
    f140:	str	ip, [r1]
    f144:	ldr	r1, [sp, #108]	; 0x6c
    f148:	str	ip, [lr], #4
    f14c:	add	lr, lr, #4
    f150:	str	ip, [r1, #4]
    f154:	mov	r1, #2048	; 0x800
    f158:	str	ip, [lr], #4
    f15c:	str	ip, [lr]
    f160:	bl	79df0 <__read_chk@plt+0x7396c>
    f164:	cmn	r0, #3
    f168:	mov	r4, r0
    f16c:	beq	fb40 <__read_chk@plt+0x96bc>
    f170:	cmp	r0, #0
    f174:	bne	1005c <__read_chk@plt+0x9bd8>
    f178:	ldr	r3, [sp, #220]	; 0xdc
    f17c:	cmp	r3, #0
    f180:	blt	1005c <__read_chk@plt+0x9bd8>
    f184:	ldr	r0, [sp, #148]	; 0x94
    f188:	bl	55a8 <free@plt>
    f18c:	ldr	r3, [sp, #220]	; 0xdc
    f190:	ldr	r5, [sl]
    f194:	cmp	r3, #0
    f198:	beq	f8d8 <__read_chk@plt+0x9454>
    f19c:	ldr	ip, [pc, #-804]	; ee80 <__read_chk@plt+0x89fc>
    f1a0:	ldr	r0, [sp, #2416]	; 0x970
    f1a4:	add	ip, pc, ip
    f1a8:	str	ip, [sp, #88]	; 0x58
    f1ac:	ldr	ip, [pc, #-816]	; ee84 <__read_chk@plt+0x8a00>
    f1b0:	orr	r7, r0, #1
    f1b4:	add	ip, pc, ip
    f1b8:	str	ip, [sp, #92]	; 0x5c
    f1bc:	ldr	ip, [pc, #-828]	; ee88 <__read_chk@plt+0x8a04>
    f1c0:	add	ip, pc, ip
    f1c4:	str	ip, [sp, #96]	; 0x60
    f1c8:	ldr	ip, [pc, #-836]	; ee8c <__read_chk@plt+0x8a08>
    f1cc:	add	ip, pc, ip
    f1d0:	str	ip, [sp, #100]	; 0x64
    f1d4:	b	f254 <__read_chk@plt+0x8dd0>
    f1d8:	ldr	r0, [sp, #2420]	; 0x974
    f1dc:	mov	r1, r8
    f1e0:	ldr	ip, [sp, #100]	; 0x64
    f1e4:	ldr	r2, [sp, #2408]	; 0x968
    f1e8:	str	r0, [sp]
    f1ec:	str	ip, [sp, #4]
    f1f0:	ldr	r0, [sp, #96]	; 0x60
    f1f4:	bl	402b0 <__read_chk@plt+0x39e2c>
    f1f8:	ldr	r2, [sp, #236]	; 0xec
    f1fc:	mov	r3, #0
    f200:	ldr	r9, [r2, r4, lsl #2]
    f204:	mov	r1, #1
    f208:	ldr	r0, [sp, #2420]	; 0x974
    f20c:	orr	r3, r3, r7
    f210:	add	r4, r4, r1
    f214:	str	r3, [sp, #4]
    f218:	str	fp, [sp]
    f21c:	str	sl, [sp, #8]
    f220:	bl	7cfd8 <__read_chk@plt+0x76b54>
    f224:	ldr	r3, [sp, #84]	; 0x54
    f228:	ldr	r1, [sp, #80]	; 0x50
    f22c:	ldr	r2, [sp, #76]	; 0x4c
    f230:	str	r0, [sp, #12]
    f234:	mov	r0, r9
    f238:	bl	10658 <__read_chk@plt+0xa1d4>
    f23c:	ldr	r3, [sp, #220]	; 0xdc
    f240:	str	r5, [sl]
    f244:	cmp	r0, #1
    f248:	mvnne	r6, #0
    f24c:	cmp	r3, r4
    f250:	bls	f8d8 <__read_chk@plt+0x9454>
    f254:	ldr	r3, [sp, #236]	; 0xec
    f258:	cmp	r5, #0
    f25c:	ldr	r3, [r3, r4, lsl #2]
    f260:	bne	f1d8 <__read_chk@plt+0x8d54>
    f264:	ldr	r0, [sp, #2420]	; 0x974
    f268:	mov	r1, r8
    f26c:	ldr	ip, [sp, #92]	; 0x5c
    f270:	ldr	r2, [sp, #2408]	; 0x968
    f274:	str	r0, [sp]
    f278:	str	ip, [sp, #4]
    f27c:	ldr	r0, [sp, #88]	; 0x58
    f280:	bl	402b0 <__read_chk@plt+0x39e2c>
    f284:	ldr	r2, [sp, #236]	; 0xec
    f288:	mov	r3, #8
    f28c:	ldr	r9, [r2, r4, lsl #2]
    f290:	b	f204 <__read_chk@plt+0x8d80>
    f294:	ldr	r3, [sp, #156]	; 0x9c
    f298:	cmp	r3, #0
    f29c:	bne	ffa4 <__read_chk@plt+0x9b20>
    f2a0:	ldr	ip, [fp, #140]	; 0x8c
    f2a4:	ldr	r3, [sp, #140]	; 0x8c
    f2a8:	str	ip, [sp, #100]	; 0x64
    f2ac:	ldr	ip, [sp, #2416]	; 0x970
    f2b0:	str	r3, [sp, #188]	; 0xbc
    f2b4:	and	ip, ip, #4
    f2b8:	str	ip, [sp, #96]	; 0x60
    f2bc:	ldr	ip, [sp, #100]	; 0x64
    f2c0:	cmp	ip, #0
    f2c4:	ble	ff98 <__read_chk@plt+0x9b14>
    f2c8:	ldr	ip, [fp, #196]	; 0xc4
    f2cc:	ldr	r0, [fp, #184]	; 0xb8
    f2d0:	cmp	ip, #0
    f2d4:	str	ip, [sp, #92]	; 0x5c
    f2d8:	ldreq	ip, [sp, #80]	; 0x50
    f2dc:	ldreq	ip, [ip]
    f2e0:	streq	ip, [sp, #92]	; 0x5c
    f2e4:	ldr	ip, [sp, #96]	; 0x60
    f2e8:	cmp	ip, #0
    f2ec:	bne	fcc0 <__read_chk@plt+0x983c>
    f2f0:	cmp	r0, #0
    f2f4:	beq	fcbc <__read_chk@plt+0x9838>
    f2f8:	ldr	r1, [pc, #-1136]	; ee90 <__read_chk@plt+0x8a0c>
    f2fc:	ldr	r2, [sp, #76]	; 0x4c
    f300:	add	r1, pc, r1
    f304:	ldr	r3, [sp, #96]	; 0x60
    f308:	bl	4d288 <__read_chk@plt+0x46e04>
    f30c:	mov	r9, r0
    f310:	add	ip, sp, #2352	; 0x930
    f314:	ldr	r0, [pc, #-1160]	; ee94 <__read_chk@plt+0x8a10>
    f318:	add	ip, ip, #8
    f31c:	mov	r2, r9
    f320:	add	r0, pc, r0
    f324:	ldr	r3, [sp, #84]	; 0x54
    f328:	ldr	r1, [ip, #-2172]!	; 0xfffff784
    f32c:	str	ip, [sp, #88]	; 0x58
    f330:	mov	ip, #0
    f334:	str	ip, [sp, #76]	; 0x4c
    f338:	bl	40248 <__read_chk@plt+0x39dc4>
    f33c:	mov	ip, #1
    f340:	str	ip, [sp, #68]	; 0x44
    f344:	ldr	ip, [pc, #-1204]	; ee98 <__read_chk@plt+0x8a14>
    f348:	add	ip, pc, ip
    f34c:	str	ip, [sp, #104]	; 0x68
    f350:	add	ip, sp, #220	; 0xdc
    f354:	str	ip, [sp, #124]	; 0x7c
    f358:	ldr	ip, [pc, #-1220]	; ee9c <__read_chk@plt+0x8a18>
    f35c:	add	ip, pc, ip
    f360:	str	ip, [sp, #112]	; 0x70
    f364:	ldr	ip, [pc, #-1228]	; eea0 <__read_chk@plt+0x8a1c>
    f368:	add	ip, pc, ip
    f36c:	str	ip, [sp, #120]	; 0x78
    f370:	ldr	ip, [pc, #-1236]	; eea4 <__read_chk@plt+0x8a20>
    f374:	add	ip, pc, ip
    f378:	str	ip, [sp, #128]	; 0x80
    f37c:	ldr	ip, [pc, #-1244]	; eea8 <__read_chk@plt+0x8a24>
    f380:	add	ip, pc, ip
    f384:	str	ip, [sp, #132]	; 0x84
    f388:	ldr	r0, [sp, #88]	; 0x58
    f38c:	bl	4c62c <__read_chk@plt+0x461a8>
    f390:	subs	r4, r0, #0
    f394:	beq	f438 <__read_chk@plt+0x8fb4>
    f398:	ldrb	fp, [r4]
    f39c:	cmp	fp, #0
    f3a0:	beq	f438 <__read_chk@plt+0x8fb4>
    f3a4:	subs	r2, fp, #33	; 0x21
    f3a8:	ldr	r1, [sp, #104]	; 0x68
    f3ac:	rsbs	fp, r2, #0
    f3b0:	adcs	fp, fp, r2
    f3b4:	cmp	fp, #0
    f3b8:	addne	r5, r4, #1
    f3bc:	moveq	r5, r4
    f3c0:	mov	r0, r5
    f3c4:	bl	5548 <strcasecmp@plt>
    f3c8:	cmp	r0, #0
    f3cc:	beq	fc34 <__read_chk@plt+0x97b0>
    f3d0:	ldr	r0, [sp, #76]	; 0x4c
    f3d4:	mov	r1, #1
    f3d8:	bl	7cfd8 <__read_chk@plt+0x76b54>
    f3dc:	ldr	r1, [sp, #112]	; 0x70
    f3e0:	str	r0, [sp, #76]	; 0x4c
    f3e4:	mov	r0, r5
    f3e8:	bl	5548 <strcasecmp@plt>
    f3ec:	cmp	r0, #0
    f3f0:	bne	f928 <__read_chk@plt+0x94a4>
    f3f4:	ldr	ip, [sp, #96]	; 0x60
    f3f8:	adds	r3, ip, #0
    f3fc:	movne	r3, #1
    f400:	cmp	r3, fp
    f404:	beq	fb64 <__read_chk@plt+0x96e0>
    f408:	ldr	r3, [pc, #-1380]	; eeac <__read_chk@plt+0x8a28>
    f40c:	add	r3, pc, r3
    f410:	ldr	r0, [pc, #-1384]	; eeb0 <__read_chk@plt+0x8a2c>
    f414:	str	r4, [sp]
    f418:	add	r0, pc, r0
    f41c:	ldr	r1, [sp, #72]	; 0x48
    f420:	ldr	r2, [sp, #2408]	; 0x968
    f424:	bl	402b0 <__read_chk@plt+0x39e2c>
    f428:	ldr	r0, [sp, #88]	; 0x58
    f42c:	bl	4c62c <__read_chk@plt+0x461a8>
    f430:	subs	r4, r0, #0
    f434:	bne	f398 <__read_chk@plt+0x8f14>
    f438:	ldr	ip, [sp, #76]	; 0x4c
    f43c:	cmp	ip, #0
    f440:	beq	10074 <__read_chk@plt+0x9bf0>
    f444:	ldr	ip, [sp, #68]	; 0x44
    f448:	cmp	ip, #0
    f44c:	beq	fc70 <__read_chk@plt+0x97ec>
    f450:	ldr	r0, [pc, #-1444]	; eeb4 <__read_chk@plt+0x8a30>
    f454:	ldr	r1, [pc, #-1444]	; eeb8 <__read_chk@plt+0x8a34>
    f458:	add	r0, pc, r0
    f45c:	add	r1, pc, r1
    f460:	bl	40248 <__read_chk@plt+0x39dc4>
    f464:	ldr	r3, [sp, #188]	; 0xbc
    f468:	mov	r0, r9
    f46c:	str	r3, [sp, #140]	; 0x8c
    f470:	bl	55a8 <free@plt>
    f474:	ldr	ip, [sp, #68]	; 0x44
    f478:	cmp	ip, #0
    f47c:	blt	10090 <__read_chk@plt+0x9c0c>
    f480:	ldr	r0, [sp, #2416]	; 0x970
    f484:	ldr	r3, [sp, #68]	; 0x44
    f488:	tst	r0, #8
    f48c:	movne	r3, #0
    f490:	str	r3, [sl]
    f494:	b	e1b0 <__read_chk@plt+0x7d2c>
    f498:	ldr	r3, [sp, #156]	; 0x9c
    f49c:	cmp	r3, #0
    f4a0:	bne	ffa4 <__read_chk@plt+0x9b20>
    f4a4:	ldr	ip, [sp, #2416]	; 0x970
    f4a8:	mov	r5, #1
    f4ac:	str	r3, [sl]
    f4b0:	and	r4, ip, #8
    f4b4:	str	r3, [sp, #148]	; 0x94
    f4b8:	b	f4f8 <__read_chk@plt+0x9074>
    f4bc:	ldrb	r3, [r6]
    f4c0:	cmp	r3, #0
    f4c4:	beq	f508 <__read_chk@plt+0x9084>
    f4c8:	cmp	r4, #0
    f4cc:	bne	f508 <__read_chk@plt+0x9084>
    f4d0:	subs	r1, r3, #33	; 0x21
    f4d4:	ldr	r0, [sp, #76]	; 0x4c
    f4d8:	rsbs	r7, r1, #0
    f4dc:	adcs	r7, r7, r1
    f4e0:	cmp	r7, #0
    f4e4:	addne	r6, r6, #1
    f4e8:	mov	r1, r6
    f4ec:	bl	4037c <__read_chk@plt+0x39ef8>
    f4f0:	cmp	r0, #0
    f4f4:	bne	fe1c <__read_chk@plt+0x9998>
    f4f8:	add	r0, sp, #140	; 0x8c
    f4fc:	bl	4c62c <__read_chk@plt+0x461a8>
    f500:	subs	r6, r0, #0
    f504:	bne	f4bc <__read_chk@plt+0x9038>
    f508:	ldr	r3, [sl]
    f50c:	cmp	r3, #0
    f510:	beq	e0b0 <__read_chk@plt+0x7c2c>
    f514:	ldr	r0, [pc, #-1632]	; eebc <__read_chk@plt+0x8a38>
    f518:	ldr	r1, [sp, #72]	; 0x48
    f51c:	add	r0, pc, r0
    f520:	ldr	r2, [sp, #2408]	; 0x968
    f524:	ldr	r3, [sp, #148]	; 0x94
    f528:	bl	401e0 <__read_chk@plt+0x39d5c>
    f52c:	b	e0b4 <__read_chk@plt+0x7c30>
    f530:	add	r0, sp, #140	; 0x8c
    f534:	bl	4c62c <__read_chk@plt+0x461a8>
    f538:	subs	r4, r0, #0
    f53c:	beq	1037c <__read_chk@plt+0x9ef8>
    f540:	ldrb	r3, [r4]
    f544:	cmp	r3, #0
    f548:	beq	1037c <__read_chk@plt+0x9ef8>
    f54c:	cmp	r3, #43	; 0x2b
    f550:	addeq	r0, r4, #1
    f554:	movne	r0, r4
    f558:	bl	3c5e4 <__read_chk@plt+0x36160>
    f55c:	cmp	r0, #0
    f560:	beq	fff4 <__read_chk@plt+0x9b70>
    f564:	ldr	r3, [sl]
    f568:	cmp	r3, #0
    f56c:	beq	e1b0 <__read_chk@plt+0x7d2c>
    f570:	ldr	r3, [fp, #164]	; 0xa4
    f574:	cmp	r3, #0
    f578:	bne	e1b0 <__read_chk@plt+0x7d2c>
    f57c:	mov	r0, r4
    f580:	bl	49400 <__read_chk@plt+0x42f7c>
    f584:	str	r0, [fp, #164]	; 0xa4
    f588:	b	e1b0 <__read_chk@plt+0x7d2c>
    f58c:	add	r4, fp, #120	; 0x78
    f590:	b	e2bc <__read_chk@plt+0x7e38>
    f594:	add	r4, fp, #2896	; 0xb50
    f598:	b	e1e8 <__read_chk@plt+0x7d64>
    f59c:	ldr	r5, [pc, #-1764]	; eec0 <__read_chk@plt+0x8a3c>
    f5a0:	add	r6, fp, #2880	; 0xb40
    f5a4:	add	r6, r6, #12
    f5a8:	add	r5, pc, r5
    f5ac:	add	r5, r5, #1248	; 0x4e0
    f5b0:	b	e240 <__read_chk@plt+0x7dbc>
    f5b4:	add	r0, sp, #140	; 0x8c
    f5b8:	bl	4c62c <__read_chk@plt+0x461a8>
    f5bc:	subs	r1, r0, #0
    f5c0:	beq	1037c <__read_chk@plt+0x9ef8>
    f5c4:	ldrb	r3, [r1]
    f5c8:	cmp	r3, #0
    f5cc:	beq	1037c <__read_chk@plt+0x9ef8>
    f5d0:	ldr	r3, [sl]
    f5d4:	cmp	r3, #0
    f5d8:	beq	e1b0 <__read_chk@plt+0x7d2c>
    f5dc:	ldr	r3, [fp, #1688]	; 0x698
    f5e0:	cmp	r3, #99	; 0x63
    f5e4:	bgt	103d0 <__read_chk@plt+0x9f4c>
    f5e8:	ldr	r3, [sp, #2416]	; 0x970
    f5ec:	mov	r0, fp
    f5f0:	and	r2, r3, #2
    f5f4:	bl	c7a8 <__read_chk@plt+0x6324>
    f5f8:	b	e1b0 <__read_chk@plt+0x7d2c>
    f5fc:	add	r0, sp, #140	; 0x8c
    f600:	bl	4c62c <__read_chk@plt+0x461a8>
    f604:	subs	r6, r0, #0
    f608:	beq	10470 <__read_chk@plt+0x9fec>
    f60c:	ldrb	r3, [r6]
    f610:	cmp	r3, #0
    f614:	beq	10470 <__read_chk@plt+0x9fec>
    f618:	sub	r3, r5, #18
    f61c:	cmp	r3, #1
    f620:	bls	10420 <__read_chk@plt+0x9f9c>
    f624:	cmp	r5, #46	; 0x2e
    f628:	add	r4, sp, #1328	; 0x530
    f62c:	beq	1040c <__read_chk@plt+0x9f88>
    f630:	subs	r0, r5, #46	; 0x2e
    f634:	add	r6, sp, #188	; 0xbc
    f638:	rsbs	r8, r0, #0
    f63c:	mov	r1, r4
    f640:	adcs	r8, r8, r0
    f644:	subs	ip, r5, #18
    f648:	rsbs	r7, ip, #0
    f64c:	mov	r0, r6
    f650:	adcs	r7, r7, ip
    f654:	mov	r2, r8
    f658:	mov	r3, r7
    f65c:	bl	d618 <__read_chk@plt+0x7194>
    f660:	cmp	r0, #0
    f664:	beq	103f8 <__read_chk@plt+0x9f74>
    f668:	ldr	r3, [sl]
    f66c:	cmp	r3, #0
    f670:	beq	e1b0 <__read_chk@plt+0x7d2c>
    f674:	cmp	r5, #19
    f678:	movne	r5, r8
    f67c:	orreq	r5, r8, #1
    f680:	cmp	r5, #0
    f684:	bne	103e8 <__read_chk@plt+0x9f64>
    f688:	cmp	r7, #0
    f68c:	beq	e1b0 <__read_chk@plt+0x7d2c>
    f690:	mov	r0, fp
    f694:	mov	r1, r6
    f698:	bl	c6d8 <__read_chk@plt+0x6254>
    f69c:	b	e1b0 <__read_chk@plt+0x7d2c>
    f6a0:	add	r0, sp, #140	; 0x8c
    f6a4:	bl	4c62c <__read_chk@plt+0x461a8>
    f6a8:	subs	r4, r0, #0
    f6ac:	beq	1037c <__read_chk@plt+0x9ef8>
    f6b0:	ldrb	r3, [r4]
    f6b4:	cmp	r3, #0
    f6b8:	beq	1037c <__read_chk@plt+0x9ef8>
    f6bc:	bl	3c6c0 <__read_chk@plt+0x3623c>
    f6c0:	cmn	r0, #1
    f6c4:	beq	ffdc <__read_chk@plt+0x9b58>
    f6c8:	ldr	r3, [sl]
    f6cc:	cmp	r3, #0
    f6d0:	beq	e1b0 <__read_chk@plt+0x7d2c>
    f6d4:	ldr	r3, [fp, #160]	; 0xa0
    f6d8:	cmn	r3, #1
    f6dc:	streq	r0, [fp, #160]	; 0xa0
    f6e0:	b	e1b0 <__read_chk@plt+0x7d2c>
    f6e4:	add	r4, fp, #184	; 0xb8
    f6e8:	b	e1e8 <__read_chk@plt+0x7d64>
    f6ec:	add	r4, fp, #140	; 0x8c
    f6f0:	b	e2bc <__read_chk@plt+0x7e38>
    f6f4:	add	r0, sp, #140	; 0x8c
    f6f8:	bl	4c62c <__read_chk@plt+0x461a8>
    f6fc:	subs	r2, r0, #0
    f700:	beq	1037c <__read_chk@plt+0x9ef8>
    f704:	ldrb	r3, [r2]
    f708:	cmp	r3, #0
    f70c:	beq	1037c <__read_chk@plt+0x9ef8>
    f710:	ldr	r3, [sl]
    f714:	cmp	r3, #0
    f718:	beq	e1b0 <__read_chk@plt+0x7d2c>
    f71c:	ldr	r3, [fp, #484]	; 0x1e4
    f720:	cmp	r3, #99	; 0x63
    f724:	bgt	10044 <__read_chk@plt+0x9bc0>
    f728:	ldr	ip, [sp, #2416]	; 0x970
    f72c:	mov	r0, fp
    f730:	mov	r1, #0
    f734:	and	r3, ip, #2
    f738:	bl	c870 <__read_chk@plt+0x63ec>
    f73c:	b	e1b0 <__read_chk@plt+0x7d2c>
    f740:	movw	r3, #4504	; 0x1198
    f744:	ldr	r3, [fp, r3]
    f748:	cmp	r3, #0
    f74c:	addne	r4, fp, #4480	; 0x1180
    f750:	addeq	r4, fp, #192	; 0xc0
    f754:	addne	r4, r4, #24
    f758:	b	e3ec <__read_chk@plt+0x7f68>
    f75c:	add	r4, fp, #156	; 0x9c
    f760:	b	e2bc <__read_chk@plt+0x7e38>
    f764:	ldr	r5, [pc, #-2216]	; eec4 <__read_chk@plt+0x8a40>
    f768:	add	r6, fp, #124	; 0x7c
    f76c:	add	r5, pc, r5
    f770:	add	r5, r5, #1200	; 0x4b0
    f774:	add	r5, r5, #8
    f778:	b	e240 <__read_chk@plt+0x7dbc>
    f77c:	ldr	r5, [pc, #-2236]	; eec8 <__read_chk@plt+0x8a44>
    f780:	add	r6, fp, #112	; 0x70
    f784:	add	r5, pc, r5
    f788:	add	r5, r5, #1152	; 0x480
    f78c:	add	r5, r5, #8
    f790:	b	e240 <__read_chk@plt+0x7dbc>
    f794:	ldr	r5, [pc, #-2256]	; eecc <__read_chk@plt+0x8a48>
    f798:	add	r6, fp, #108	; 0x6c
    f79c:	add	r5, pc, r5
    f7a0:	add	r5, r5, #1200	; 0x4b0
    f7a4:	add	r5, r5, #8
    f7a8:	b	e240 <__read_chk@plt+0x7dbc>
    f7ac:	ldr	r5, [pc, #-2276]	; eed0 <__read_chk@plt+0x8a4c>
    f7b0:	add	r6, fp, #116	; 0x74
    f7b4:	add	r5, pc, r5
    f7b8:	add	r5, r5, #1200	; 0x4b0
    f7bc:	add	r5, r5, #8
    f7c0:	b	e240 <__read_chk@plt+0x7dbc>
    f7c4:	add	r6, fp, #340	; 0x154
    f7c8:	add	r5, fp, #336	; 0x150
    f7cc:	ldr	r3, [sl]
    f7d0:	cmp	r3, #0
    f7d4:	beq	e0b0 <__read_chk@plt+0x7c2c>
    f7d8:	ldr	r3, [r5]
    f7dc:	cmp	r3, #0
    f7e0:	addeq	r7, sp, #140	; 0x8c
    f7e4:	beq	f814 <__read_chk@plt+0x9390>
    f7e8:	b	e0b0 <__read_chk@plt+0x7c2c>
    f7ec:	ldrb	r3, [r3]
    f7f0:	cmp	r3, #0
    f7f4:	beq	e0b0 <__read_chk@plt+0x7c2c>
    f7f8:	ldr	r4, [r5]
    f7fc:	cmp	r4, #31
    f800:	bhi	ffb0 <__read_chk@plt+0x9b2c>
    f804:	add	r3, r4, #1
    f808:	str	r3, [r5]
    f80c:	bl	49400 <__read_chk@plt+0x42f7c>
    f810:	str	r0, [r6, r4, lsl #2]
    f814:	mov	r0, r7
    f818:	bl	4c62c <__read_chk@plt+0x461a8>
    f81c:	subs	r3, r0, #0
    f820:	bne	f7ec <__read_chk@plt+0x9368>
    f824:	b	e0b0 <__read_chk@plt+0x7c2c>
    f828:	add	r6, fp, #208	; 0xd0
    f82c:	add	r5, fp, #204	; 0xcc
    f830:	b	f7cc <__read_chk@plt+0x9348>
    f834:	add	r4, fp, #148	; 0x94
    f838:	b	e2bc <__read_chk@plt+0x7e38>
    f83c:	add	r0, sp, #140	; 0x8c
    f840:	bl	4c62c <__read_chk@plt+0x461a8>
    f844:	subs	r4, r0, #0
    f848:	beq	1037c <__read_chk@plt+0x9ef8>
    f84c:	ldrb	r5, [r4]
    f850:	cmp	r5, #0
    f854:	beq	1037c <__read_chk@plt+0x9ef8>
    f858:	ldr	r1, [pc, #-2444]	; eed4 <__read_chk@plt+0x8a50>
    f85c:	add	r1, pc, r1
    f860:	bl	61d8 <strcmp@plt>
    f864:	cmp	r0, #0
    f868:	beq	fd10 <__read_chk@plt+0x988c>
    f86c:	ldrb	r3, [r4, #1]
    f870:	cmp	r3, #0
    f874:	beq	f89c <__read_chk@plt+0x9418>
    f878:	cmp	r5, #94	; 0x5e
    f87c:	bne	10240 <__read_chk@plt+0x9dbc>
    f880:	ldrb	r2, [r4, #2]
    f884:	cmp	r2, #0
    f888:	bne	10240 <__read_chk@plt+0x9dbc>
    f88c:	sub	r2, r3, #64	; 0x40
    f890:	cmp	r2, #63	; 0x3f
    f894:	bhi	10240 <__read_chk@plt+0x9dbc>
    f898:	and	r5, r3, #31
    f89c:	ldr	r3, [sl]
    f8a0:	cmp	r3, #0
    f8a4:	beq	e1b0 <__read_chk@plt+0x7d2c>
    f8a8:	ldr	r3, [fp, #200]	; 0xc8
    f8ac:	cmn	r3, #1
    f8b0:	streq	r5, [fp, #200]	; 0xc8
    f8b4:	b	e1b0 <__read_chk@plt+0x7d2c>
    f8b8:	add	r4, fp, #196	; 0xc4
    f8bc:	b	e1e8 <__read_chk@plt+0x7d64>
    f8c0:	ldr	r5, [pc, #-2544]	; eed8 <__read_chk@plt+0x8a54>
    f8c4:	add	r6, fp, #40	; 0x28
    f8c8:	add	r5, pc, r5
    f8cc:	add	r5, r5, #1200	; 0x4b0
    f8d0:	add	r5, r5, #8
    f8d4:	b	e240 <__read_chk@plt+0x7dbc>
    f8d8:	add	r0, sp, #220	; 0xdc
    f8dc:	bl	79ffc <__read_chk@plt+0x73b78>
    f8e0:	b	f098 <__read_chk@plt+0x8c14>
    f8e4:	ldrb	r3, [r7, #1]
    f8e8:	cmp	r3, #0
    f8ec:	bne	e980 <__read_chk@plt+0x84fc>
    f8f0:	str	r7, [sp, #148]	; 0x94
    f8f4:	b	e9bc <__read_chk@plt+0x8538>
    f8f8:	mov	r0, r3
    f8fc:	bl	49400 <__read_chk@plt+0x42f7c>
    f900:	str	r0, [sp, #148]	; 0x94
    f904:	b	f0f4 <__read_chk@plt+0x8c70>
    f908:	ldr	r0, [sp, #2416]	; 0x970
    f90c:	tst	r0, #2
    f910:	bne	f8f8 <__read_chk@plt+0x9474>
    f914:	ldr	r0, [pc, #-2624]	; eedc <__read_chk@plt+0x8a58>
    f918:	ldr	r1, [sp, #72]	; 0x48
    f91c:	add	r0, pc, r0
    f920:	ldr	r2, [sp, #2408]	; 0x968
    f924:	bl	3dae8 <__read_chk@plt+0x37664>
    f928:	ldr	r0, [sp, #88]	; 0x58
    f92c:	bl	4c62c <__read_chk@plt+0x461a8>
    f930:	subs	r7, r0, #0
    f934:	beq	104f8 <__read_chk@plt+0xa074>
    f938:	ldrb	r3, [r7]
    f93c:	cmp	r3, #0
    f940:	beq	104f8 <__read_chk@plt+0xa074>
    f944:	mov	r0, r5
    f948:	ldr	r1, [sp, #120]	; 0x78
    f94c:	bl	5548 <strcasecmp@plt>
    f950:	cmp	r0, #0
    f954:	beq	fbf8 <__read_chk@plt+0x9774>
    f958:	ldr	r1, [pc, #-2688]	; eee0 <__read_chk@plt+0x8a5c>
    f95c:	mov	r0, r5
    f960:	add	r1, pc, r1
    f964:	bl	5548 <strcasecmp@plt>
    f968:	cmp	r0, #0
    f96c:	beq	fba0 <__read_chk@plt+0x971c>
    f970:	ldr	r1, [pc, #-2708]	; eee4 <__read_chk@plt+0x8a60>
    f974:	mov	r0, r5
    f978:	add	r1, pc, r1
    f97c:	bl	5548 <strcasecmp@plt>
    f980:	subs	r8, r0, #0
    f984:	beq	fc14 <__read_chk@plt+0x9790>
    f988:	ldr	r1, [pc, #-2728]	; eee8 <__read_chk@plt+0x8a64>
    f98c:	mov	r0, r5
    f990:	add	r1, pc, r1
    f994:	bl	5548 <strcasecmp@plt>
    f998:	subs	r8, r0, #0
    f99c:	beq	fc98 <__read_chk@plt+0x9814>
    f9a0:	ldr	r1, [pc, #-2748]	; eeec <__read_chk@plt+0x8a68>
    f9a4:	mov	r0, r5
    f9a8:	add	r1, pc, r1
    f9ac:	bl	5548 <strcasecmp@plt>
    f9b0:	cmp	r0, #0
    f9b4:	bne	10498 <__read_chk@plt+0xa014>
    f9b8:	add	r5, sp, #300	; 0x12c
    f9bc:	movw	r1, #1025	; 0x401
    f9c0:	mov	r0, r5
    f9c4:	bl	5ed8 <gethostname@plt>
    f9c8:	cmn	r0, #1
    f9cc:	beq	104c8 <__read_chk@plt+0xa044>
    f9d0:	add	r3, sp, #1328	; 0x530
    f9d4:	mov	r1, r5
    f9d8:	movw	r2, #1025	; 0x401
    f9dc:	str	r3, [sp, #108]	; 0x6c
    f9e0:	mov	r0, r3
    f9e4:	bl	7ae18 <__read_chk@plt+0x74994>
    f9e8:	ldrb	r3, [sp, #300]	; 0x12c
    f9ec:	cmp	r3, #0
    f9f0:	beq	fa1c <__read_chk@plt+0x9598>
    f9f4:	cmp	r3, #46	; 0x2e
    f9f8:	mov	r3, #0
    f9fc:	bne	fa0c <__read_chk@plt+0x9588>
    fa00:	b	fa1c <__read_chk@plt+0x9598>
    fa04:	cmp	r2, #46	; 0x2e
    fa08:	beq	fa1c <__read_chk@plt+0x9598>
    fa0c:	add	r3, r3, #1
    fa10:	ldrb	r2, [r5, r3]
    fa14:	cmp	r2, #0
    fa18:	bne	fa04 <__read_chk@plt+0x9580>
    fa1c:	add	r0, sp, #2352	; 0x930
    fa20:	add	ip, sp, #268	; 0x10c
    fa24:	add	r0, r0, #8
    fa28:	ldr	r2, [pc, #-2880]	; eef0 <__read_chk@plt+0x8a6c>
    fa2c:	add	lr, r0, r3
    fa30:	ldr	r3, [sp, #100]	; 0x64
    fa34:	mov	r1, #32
    fa38:	add	r2, pc, r2
    fa3c:	mov	r0, ip
    fa40:	str	r2, [sp]
    fa44:	str	r3, [sp, #4]
    fa48:	mov	r2, #1
    fa4c:	mov	r3, r1
    fa50:	mov	r8, #0
    fa54:	strb	r8, [lr, #-1032]	; 0xfffffbf8
    fa58:	str	ip, [sp, #56]	; 0x38
    fa5c:	bl	60b8 <__snprintf_chk@plt>
    fa60:	ldr	ip, [sp, #56]	; 0x38
    fa64:	mov	r0, r7
    fa68:	ldr	r1, [sp, #80]	; 0x50
    fa6c:	ldr	r2, [sp, #108]	; 0x6c
    fa70:	ldr	r3, [pc, #-2948]	; eef4 <__read_chk@plt+0x8a70>
    fa74:	ldr	r1, [r1, #20]
    fa78:	str	ip, [sp, #32]
    fa7c:	add	r3, pc, r3
    fa80:	ldr	ip, [pc, #-2960]	; eef8 <__read_chk@plt+0x8a74>
    fa84:	str	r1, [sp]
    fa88:	add	ip, pc, ip
    fa8c:	str	ip, [sp, #108]	; 0x6c
    fa90:	ldr	ip, [sp, #80]	; 0x50
    fa94:	ldr	r1, [pc, #-2976]	; eefc <__read_chk@plt+0x8a78>
    fa98:	ldr	lr, [pc, #-2976]	; ef00 <__read_chk@plt+0x8a7c>
    fa9c:	ldr	ip, [ip]
    faa0:	add	r1, pc, r1
    faa4:	str	r3, [sp, #28]
    faa8:	add	lr, pc, lr
    faac:	ldr	r3, [pc, #-2992]	; ef04 <__read_chk@plt+0x8a80>
    fab0:	str	ip, [sp, #48]	; 0x30
    fab4:	ldr	ip, [sp, #84]	; 0x54
    fab8:	add	r3, pc, r3
    fabc:	str	r1, [sp, #12]
    fac0:	str	r3, [sp, #36]	; 0x24
    fac4:	str	ip, [sp, #24]
    fac8:	ldr	ip, [sp, #92]	; 0x5c
    facc:	ldr	r7, [pc, #-3020]	; ef08 <__read_chk@plt+0x8a84>
    fad0:	ldr	r1, [pc, #-3020]	; ef0c <__read_chk@plt+0x8a88>
    fad4:	str	ip, [sp, #40]	; 0x28
    fad8:	add	r7, pc, r7
    fadc:	ldr	ip, [sp, #108]	; 0x6c
    fae0:	add	r1, pc, r1
    fae4:	ldr	r3, [pc, #-3036]	; ef10 <__read_chk@plt+0x8a8c>
    fae8:	str	r7, [sp, #20]
    faec:	str	ip, [sp, #44]	; 0x2c
    faf0:	add	r3, pc, r3
    faf4:	str	r8, [sp, #52]	; 0x34
    faf8:	str	r9, [sp, #8]
    fafc:	str	r5, [sp, #16]
    fb00:	str	lr, [sp, #4]
    fb04:	bl	4d288 <__read_chk@plt+0x46e04>
    fb08:	ldr	ip, [sp, #68]	; 0x44
    fb0c:	cmp	ip, #1
    fb10:	mov	r7, r0
    fb14:	beq	fd18 <__read_chk@plt+0x9894>
    fb18:	ldr	r0, [pc, #-3084]	; ef14 <__read_chk@plt+0x8a90>
    fb1c:	mov	r3, r7
    fb20:	ldr	r1, [sp, #72]	; 0x48
    fb24:	add	r0, pc, r0
    fb28:	ldr	r2, [sp, #2408]	; 0x968
    fb2c:	bl	402b0 <__read_chk@plt+0x39e2c>
    fb30:	mov	r0, r7
    fb34:	str	r8, [sp, #68]	; 0x44
    fb38:	bl	55a8 <free@plt>
    fb3c:	b	f388 <__read_chk@plt+0x8f04>
    fb40:	ldr	r0, [pc, #-3120]	; ef18 <__read_chk@plt+0x8a94>
    fb44:	mov	r1, r8
    fb48:	ldr	r2, [sp, #2408]	; 0x968
    fb4c:	add	r0, pc, r0
    fb50:	ldr	r3, [sp, #148]	; 0x94
    fb54:	bl	401e0 <__read_chk@plt+0x39d5c>
    fb58:	ldr	r0, [sp, #148]	; 0x94
    fb5c:	bl	55a8 <free@plt>
    fb60:	b	f098 <__read_chk@plt+0x8c14>
    fb64:	ldr	r3, [pc, #-3152]	; ef1c <__read_chk@plt+0x8a98>
    fb68:	str	r0, [sp, #68]	; 0x44
    fb6c:	add	r3, pc, r3
    fb70:	b	f410 <__read_chk@plt+0x8f8c>
    fb74:	cmp	r6, #0
    fb78:	beq	e1b0 <__read_chk@plt+0x7d2c>
    fb7c:	mov	r8, r6
    fb80:	b	e0b4 <__read_chk@plt+0x7c30>
    fb84:	ldr	r1, [pc, #-3180]	; ef20 <__read_chk@plt+0x8a9c>
    fb88:	mov	r2, r5
    fb8c:	ldr	r0, [pc, #-3184]	; ef24 <__read_chk@plt+0x8aa0>
    fb90:	add	r1, pc, r1
    fb94:	add	r0, pc, r0
    fb98:	add	r1, r1, #88	; 0x58
    fb9c:	bl	3dae8 <__read_chk@plt+0x37664>
    fba0:	ldr	r0, [sp, #84]	; 0x54
    fba4:	bl	49400 <__read_chk@plt+0x42f7c>
    fba8:	mov	r1, r7
    fbac:	mov	r5, r0
    fbb0:	ldr	r0, [sp, #84]	; 0x54
    fbb4:	bl	40670 <__read_chk@plt+0x3a1ec>
    fbb8:	subs	r3, r0, #1
    fbbc:	rsbs	r0, r3, #0
    fbc0:	adcs	r0, r0, r3
    fbc4:	cmp	r0, fp
    fbc8:	beq	fdec <__read_chk@plt+0x9968>
    fbcc:	ldr	r3, [pc, #-3244]	; ef28 <__read_chk@plt+0x8aa4>
    fbd0:	add	r3, pc, r3
    fbd4:	ldr	r0, [pc, #-3248]	; ef2c <__read_chk@plt+0x8aa8>
    fbd8:	stm	sp, {r4, r5}
    fbdc:	ldr	r1, [sp, #72]	; 0x48
    fbe0:	add	r0, pc, r0
    fbe4:	ldr	r2, [sp, #2408]	; 0x968
    fbe8:	bl	402b0 <__read_chk@plt+0x39e2c>
    fbec:	mov	r0, r5
    fbf0:	bl	55a8 <free@plt>
    fbf4:	b	f388 <__read_chk@plt+0x8f04>
    fbf8:	mov	r0, r9
    fbfc:	bl	49400 <__read_chk@plt+0x42f7c>
    fc00:	mov	r1, r7
    fc04:	mov	r5, r0
    fc08:	mov	r0, r9
    fc0c:	bl	40670 <__read_chk@plt+0x3a1ec>
    fc10:	b	fbb8 <__read_chk@plt+0x9734>
    fc14:	ldr	r0, [sp, #92]	; 0x5c
    fc18:	bl	49400 <__read_chk@plt+0x42f7c>
    fc1c:	mov	r1, r7
    fc20:	mov	r2, r8
    fc24:	mov	r5, r0
    fc28:	ldr	r0, [sp, #92]	; 0x5c
    fc2c:	bl	404b4 <__read_chk@plt+0x3a030>
    fc30:	b	fbb8 <__read_chk@plt+0x9734>
    fc34:	ldr	ip, [sp, #76]	; 0x4c
    fc38:	cmp	ip, #1
    fc3c:	bgt	104ac <__read_chk@plt+0xa028>
    fc40:	ldr	r0, [sp, #88]	; 0x58
    fc44:	bl	4c62c <__read_chk@plt+0x461a8>
    fc48:	cmp	r0, #0
    fc4c:	beq	fc5c <__read_chk@plt+0x97d8>
    fc50:	ldrb	r3, [r0]
    fc54:	cmp	r3, #0
    fc58:	bne	104ac <__read_chk@plt+0xa028>
    fc5c:	ldr	ip, [sp, #68]	; 0x44
    fc60:	cmp	ip, #0
    fc64:	eorne	fp, fp, #1
    fc68:	strne	fp, [sp, #68]	; 0x44
    fc6c:	bne	f444 <__read_chk@plt+0x8fc0>
    fc70:	ldr	r0, [pc, #-3400]	; ef30 <__read_chk@plt+0x8aac>
    fc74:	ldr	r1, [pc, #-3400]	; ef34 <__read_chk@plt+0x8ab0>
    fc78:	add	r0, pc, r0
    fc7c:	add	r1, pc, r1
    fc80:	bl	40248 <__read_chk@plt+0x39dc4>
    fc84:	ldr	r3, [sp, #188]	; 0xbc
    fc88:	mov	r0, r9
    fc8c:	str	r3, [sp, #140]	; 0x8c
    fc90:	bl	55a8 <free@plt>
    fc94:	b	f480 <__read_chk@plt+0x8ffc>
    fc98:	ldr	ip, [sp, #80]	; 0x50
    fc9c:	ldr	r0, [ip]
    fca0:	bl	49400 <__read_chk@plt+0x42f7c>
    fca4:	ldr	ip, [sp, #80]	; 0x50
    fca8:	mov	r1, r7
    fcac:	mov	r2, r8
    fcb0:	mov	r5, r0
    fcb4:	ldr	r0, [ip]
    fcb8:	b	fc2c <__read_chk@plt+0x97a8>
    fcbc:	ldr	r0, [sp, #76]	; 0x4c
    fcc0:	bl	49400 <__read_chk@plt+0x42f7c>
    fcc4:	mov	r9, r0
    fcc8:	b	f310 <__read_chk@plt+0x8e8c>
    fccc:	ldr	r1, [pc, #-3484]	; ef38 <__read_chk@plt+0x8ab4>
    fcd0:	add	r1, pc, r1
    fcd4:	bl	61d8 <strcmp@plt>
    fcd8:	cmp	r0, #0
    fcdc:	beq	fe04 <__read_chk@plt+0x9980>
    fce0:	cmp	r5, #121	; 0x79
    fce4:	bne	e6ec <__read_chk@plt+0x8268>
    fce8:	ldrb	r3, [r4, #1]
    fcec:	cmp	r3, #101	; 0x65
    fcf0:	bne	e6ec <__read_chk@plt+0x8268>
    fcf4:	ldrb	r3, [r4, #2]
    fcf8:	cmp	r3, #115	; 0x73
    fcfc:	bne	e6ec <__read_chk@plt+0x8268>
    fd00:	ldrb	r3, [r4, #3]
    fd04:	cmp	r3, #0
    fd08:	beq	e704 <__read_chk@plt+0x8280>
    fd0c:	b	e6ec <__read_chk@plt+0x8268>
    fd10:	mvn	r5, #1
    fd14:	b	f89c <__read_chk@plt+0x9418>
    fd18:	ldr	r0, [pc, #-3556]	; ef3c <__read_chk@plt+0x8ab8>
    fd1c:	add	r0, pc, r0
    fd20:	bl	6388 <getenv@plt>
    fd24:	ldr	ip, [sp, #132]	; 0x84
    fd28:	mov	r1, #2
    fd2c:	subs	r5, r0, #0
    fd30:	ldr	r0, [pc, #-3576]	; ef40 <__read_chk@plt+0x8abc>
    fd34:	add	r0, pc, r0
    fd38:	moveq	r5, ip
    fd3c:	bl	5c44 <open64@plt>
    fd40:	cmn	r0, #1
    fd44:	mov	r3, r0
    fd48:	beq	10224 <__read_chk@plt+0x9da0>
    fd4c:	ldr	r0, [pc, #-3600]	; ef44 <__read_chk@plt+0x8ac0>
    fd50:	mov	r1, r7
    fd54:	str	r3, [sp, #56]	; 0x38
    fd58:	add	r0, pc, r0
    fd5c:	bl	401e0 <__read_chk@plt+0x39d5c>
    fd60:	bl	5d88 <fork@plt>
    fd64:	ldr	r3, [sp, #56]	; 0x38
    fd68:	subs	r8, r0, #0
    fd6c:	beq	10114 <__read_chk@plt+0x9c90>
    fd70:	blt	100c4 <__read_chk@plt+0x9c40>
    fd74:	mov	r0, r3
    fd78:	bl	5a1c <close@plt>
    fd7c:	b	fd94 <__read_chk@plt+0x9910>
    fd80:	bl	6214 <__errno_location@plt>
    fd84:	ldr	r0, [r0]
    fd88:	cmp	r0, #11
    fd8c:	cmpne	r0, #4
    fd90:	bne	100a4 <__read_chk@plt+0x9c20>
    fd94:	mov	r0, r8
    fd98:	add	r1, sp, #220	; 0xdc
    fd9c:	mov	r2, #0
    fda0:	bl	5c80 <waitpid@plt>
    fda4:	cmn	r0, #1
    fda8:	beq	fd80 <__read_chk@plt+0x98fc>
    fdac:	ldr	r1, [sp, #220]	; 0xdc
    fdb0:	tst	r1, #127	; 0x7f
    fdb4:	bne	100ec <__read_chk@plt+0x9c68>
    fdb8:	ubfx	r1, r1, #8, #8
    fdbc:	ldr	r0, [sp, #128]	; 0x80
    fdc0:	bl	402b0 <__read_chk@plt+0x39e2c>
    fdc4:	mov	r0, r7
    fdc8:	ldrb	r8, [sp, #221]	; 0xdd
    fdcc:	bl	49400 <__read_chk@plt+0x42f7c>
    fdd0:	mov	r5, r0
    fdd4:	mov	r0, r7
    fdd8:	bl	55a8 <free@plt>
    fddc:	rsbs	r8, r8, #1
    fde0:	movcc	r8, #0
    fde4:	cmp	r8, fp
    fde8:	bne	fbcc <__read_chk@plt+0x9748>
    fdec:	ldr	r3, [pc, #-3756]	; ef48 <__read_chk@plt+0x8ac4>
    fdf0:	mov	ip, #0
    fdf4:	str	ip, [sp, #68]	; 0x44
    fdf8:	add	r3, pc, r3
    fdfc:	b	fbd4 <__read_chk@plt+0x9750>
    fe00:	bl	5d64 <__stack_chk_fail@plt>
    fe04:	mov	r3, r0
    fe08:	b	e708 <__read_chk@plt+0x8284>
    fe0c:	ldrb	r3, [r4, #2]
    fe10:	cmp	r3, #0
    fe14:	beq	e708 <__read_chk@plt+0x8284>
    fe18:	b	e6d4 <__read_chk@plt+0x8250>
    fe1c:	cmp	r7, #0
    fe20:	bne	fecc <__read_chk@plt+0x9a48>
    fe24:	ldr	r3, [sl]
    fe28:	str	r5, [sl]
    fe2c:	cmp	r3, #0
    fe30:	streq	r6, [sp, #148]	; 0x94
    fe34:	b	f4f8 <__read_chk@plt+0x9074>
    fe38:	mov	r0, r4
    fe3c:	add	r1, sp, #160	; 0xa0
    fe40:	bl	76a4c <__read_chk@plt+0x705c8>
    fe44:	cmn	r0, #1
    fe48:	beq	1050c <__read_chk@plt+0xa088>
    fe4c:	add	r1, sp, #2352	; 0x930
    fe50:	movw	r3, #63336	; 0xf768
    fe54:	add	r1, r1, #8
    fe58:	movt	r3, #65535	; 0xffff
    fe5c:	ldrd	r2, [r3, r1]
    fe60:	cmp	r2, #16
    fe64:	sbcs	ip, r3, #0
    fe68:	movge	r1, #0
    fe6c:	movlt	r1, #1
    fe70:	orrs	r0, r2, r3
    fe74:	moveq	r3, #0
    fe78:	andne	r3, r1, #1
    fe7c:	cmp	r3, #0
    fe80:	beq	eb88 <__read_chk@plt+0x8704>
    fe84:	ldr	r0, [pc, #-3904]	; ef4c <__read_chk@plt+0x8ac8>
    fe88:	ldr	r1, [sp, #72]	; 0x48
    fe8c:	add	r0, pc, r0
    fe90:	ldr	r2, [sp, #2408]	; 0x968
    fe94:	bl	3dae8 <__read_chk@plt+0x37664>
    fe98:	ldr	r0, [pc, #-3920]	; ef50 <__read_chk@plt+0x8acc>
    fe9c:	mov	r3, r4
    fea0:	ldr	r1, [sp, #72]	; 0x48
    fea4:	add	r0, pc, r0
    fea8:	ldr	r2, [sp, #2408]	; 0x968
    feac:	bl	3dae8 <__read_chk@plt+0x37664>
    feb0:	add	r1, sp, #2352	; 0x930
    feb4:	movw	r3, #63336	; 0xf768
    feb8:	add	r1, r1, #8
    febc:	movt	r3, #65535	; 0xffff
    fec0:	ldrd	r2, [r3, r1]
    fec4:	strd	r2, [fp, ip]
    fec8:	b	ebb0 <__read_chk@plt+0x872c>
    fecc:	ldr	r0, [pc, #-3968]	; ef54 <__read_chk@plt+0x8ad0>
    fed0:	mov	r3, r6
    fed4:	ldr	r1, [sp, #72]	; 0x48
    fed8:	add	r0, pc, r0
    fedc:	ldr	r2, [sp, #2408]	; 0x968
    fee0:	bl	401e0 <__read_chk@plt+0x39d5c>
    fee4:	mov	r3, #0
    fee8:	mov	r8, r3
    feec:	str	r3, [sl]
    fef0:	b	e0b4 <__read_chk@plt+0x7c30>
    fef4:	ldr	r0, [pc, #-4004]	; ef58 <__read_chk@plt+0x8ad4>
    fef8:	ldr	r1, [sp, #72]	; 0x48
    fefc:	add	r0, pc, r0
    ff00:	ldr	r2, [sp, #2408]	; 0x968
    ff04:	bl	3dae8 <__read_chk@plt+0x37664>
    ff08:	mov	r0, r4
    ff0c:	bl	4c93c <__read_chk@plt+0x464b8>
    ff10:	cmp	r0, #0
    ff14:	str	r0, [sp, #152]	; 0x98
    ff18:	bge	e704 <__read_chk@plt+0x8280>
    ff1c:	ldr	r0, [pc, #-4040]	; ef5c <__read_chk@plt+0x8ad8>
    ff20:	ldr	r1, [sp, #72]	; 0x48
    ff24:	add	r0, pc, r0
    ff28:	ldr	r2, [sp, #2408]	; 0x968
    ff2c:	bl	3dae8 <__read_chk@plt+0x37664>
    ff30:	ldr	r0, [pc, #-4056]	; ef60 <__read_chk@plt+0x8adc>
    ff34:	ldr	r1, [sp, #72]	; 0x48
    ff38:	add	r0, pc, r0
    ff3c:	ldr	r2, [sp, #2408]	; 0x968
    ff40:	bl	3dae8 <__read_chk@plt+0x37664>
    ff44:	ldr	r0, [pc, #-4072]	; ef64 <__read_chk@plt+0x8ae0>
    ff48:	mov	r3, r4
    ff4c:	ldr	r1, [sp, #72]	; 0x48
    ff50:	add	r0, pc, r0
    ff54:	ldr	r2, [sp, #2408]	; 0x968
    ff58:	bl	3dae8 <__read_chk@plt+0x37664>
    ff5c:	ldr	r0, [pc, #1488]	; 10534 <__read_chk@plt+0xa0b0>
    ff60:	ldr	r1, [sp, #72]	; 0x48
    ff64:	add	r0, pc, r0
    ff68:	ldr	r2, [sp, #2408]	; 0x968
    ff6c:	bl	3dae8 <__read_chk@plt+0x37664>
    ff70:	ldr	r0, [pc, #1472]	; 10538 <__read_chk@plt+0xa0b4>
    ff74:	ldr	r1, [sp, #72]	; 0x48
    ff78:	add	r0, pc, r0
    ff7c:	ldr	r2, [sp, #2408]	; 0x968
    ff80:	bl	3dae8 <__read_chk@plt+0x37664>
    ff84:	ldr	r0, [pc, #1456]	; 1053c <__read_chk@plt+0xa0b8>
    ff88:	ldr	r1, [sp, #72]	; 0x48
    ff8c:	add	r0, pc, r0
    ff90:	ldr	r2, [sp, #2408]	; 0x968
    ff94:	bl	3dae8 <__read_chk@plt+0x37664>
    ff98:	bl	c9b4 <__read_chk@plt+0x6530>
    ff9c:	str	r0, [sp, #100]	; 0x64
    ffa0:	b	f2c8 <__read_chk@plt+0x8e44>
    ffa4:	ldr	r0, [pc, #1428]	; 10540 <__read_chk@plt+0xa0bc>
    ffa8:	add	r0, pc, r0
    ffac:	bl	3dae8 <__read_chk@plt+0x37664>
    ffb0:	ldr	r0, [pc, #1420]	; 10544 <__read_chk@plt+0xa0c0>
    ffb4:	ldr	r1, [sp, #72]	; 0x48
    ffb8:	add	r0, pc, r0
    ffbc:	ldr	r2, [sp, #2408]	; 0x968
    ffc0:	bl	3dae8 <__read_chk@plt+0x37664>
    ffc4:	ldr	r0, [pc, #1404]	; 10548 <__read_chk@plt+0xa0c4>
    ffc8:	mov	r3, r4
    ffcc:	ldr	r1, [sp, #72]	; 0x48
    ffd0:	add	r0, pc, r0
    ffd4:	ldr	r2, [sp, #2408]	; 0x968
    ffd8:	bl	3dae8 <__read_chk@plt+0x37664>
    ffdc:	ldr	r0, [pc, #1384]	; 1054c <__read_chk@plt+0xa0c8>
    ffe0:	mov	r3, r4
    ffe4:	ldr	r1, [sp, #72]	; 0x48
    ffe8:	add	r0, pc, r0
    ffec:	ldr	r2, [sp, #2408]	; 0x968
    fff0:	bl	3dae8 <__read_chk@plt+0x37664>
    fff4:	ldr	r0, [pc, #1364]	; 10550 <__read_chk@plt+0xa0cc>
    fff8:	mov	r3, r4
    fffc:	ldr	r1, [sp, #72]	; 0x48
   10000:	add	r0, pc, r0
   10004:	ldr	r2, [sp, #2408]	; 0x968
   10008:	bl	3dae8 <__read_chk@plt+0x37664>
   1000c:	ldr	r0, [pc, #1344]	; 10554 <__read_chk@plt+0xa0d0>
   10010:	ldr	r1, [sp, #72]	; 0x48
   10014:	add	r0, pc, r0
   10018:	ldr	r2, [sp, #2408]	; 0x968
   1001c:	bl	3dae8 <__read_chk@plt+0x37664>
   10020:	cmp	r4, #0
   10024:	movne	r3, r4
   10028:	ldreq	r3, [pc, #1320]	; 10558 <__read_chk@plt+0xa0d4>
   1002c:	addeq	r3, pc, r3
   10030:	ldr	r0, [pc, #1316]	; 1055c <__read_chk@plt+0xa0d8>
   10034:	ldr	r1, [sp, #72]	; 0x48
   10038:	add	r0, pc, r0
   1003c:	ldr	r2, [sp, #2408]	; 0x968
   10040:	bl	3dae8 <__read_chk@plt+0x37664>
   10044:	ldr	r0, [pc, #1300]	; 10560 <__read_chk@plt+0xa0dc>
   10048:	mov	r3, #100	; 0x64
   1004c:	ldr	r1, [sp, #72]	; 0x48
   10050:	add	r0, pc, r0
   10054:	ldr	r2, [sp, #2408]	; 0x968
   10058:	bl	3dae8 <__read_chk@plt+0x37664>
   1005c:	ldr	r0, [pc, #1280]	; 10564 <__read_chk@plt+0xa0e0>
   10060:	ldr	r1, [sp, #72]	; 0x48
   10064:	add	r0, pc, r0
   10068:	ldr	r2, [sp, #2408]	; 0x968
   1006c:	ldr	r3, [sp, #148]	; 0x94
   10070:	bl	3dae8 <__read_chk@plt+0x37664>
   10074:	ldr	r0, [pc, #1260]	; 10568 <__read_chk@plt+0xa0e4>
   10078:	add	r0, pc, r0
   1007c:	bl	4005c <__read_chk@plt+0x39bd8>
   10080:	ldr	r3, [sp, #188]	; 0xbc
   10084:	mov	r0, r9
   10088:	str	r3, [sp, #140]	; 0x8c
   1008c:	bl	55a8 <free@plt>
   10090:	ldr	r0, [pc, #1236]	; 1056c <__read_chk@plt+0xa0e8>
   10094:	ldr	r1, [sp, #72]	; 0x48
   10098:	add	r0, pc, r0
   1009c:	ldr	r2, [sp, #2408]	; 0x968
   100a0:	bl	3dae8 <__read_chk@plt+0x37664>
   100a4:	bl	5740 <strerror@plt>
   100a8:	ldr	r1, [pc, #1216]	; 10570 <__read_chk@plt+0xa0ec>
   100ac:	add	r1, pc, r1
   100b0:	add	r1, r1, #68	; 0x44
   100b4:	mov	r2, r0
   100b8:	ldr	r0, [pc, #1204]	; 10574 <__read_chk@plt+0xa0f0>
   100bc:	add	r0, pc, r0
   100c0:	bl	3dae8 <__read_chk@plt+0x37664>
   100c4:	bl	6214 <__errno_location@plt>
   100c8:	ldr	r0, [r0]
   100cc:	bl	5740 <strerror@plt>
   100d0:	ldr	r1, [pc, #1184]	; 10578 <__read_chk@plt+0xa0f4>
   100d4:	add	r1, pc, r1
   100d8:	add	r1, r1, #68	; 0x44
   100dc:	mov	r2, r0
   100e0:	ldr	r0, [pc, #1172]	; 1057c <__read_chk@plt+0xa0f8>
   100e4:	add	r0, pc, r0
   100e8:	bl	3dae8 <__read_chk@plt+0x37664>
   100ec:	ldr	r0, [pc, #1164]	; 10580 <__read_chk@plt+0xa0fc>
   100f0:	mov	r1, r7
   100f4:	add	r0, pc, r0
   100f8:	bl	4005c <__read_chk@plt+0x39bd8>
   100fc:	ldr	r0, [pc, #1152]	; 10584 <__read_chk@plt+0xa100>
   10100:	ldr	r1, [sp, #72]	; 0x48
   10104:	mov	r3, r7
   10108:	add	r0, pc, r0
   1010c:	ldr	r2, [sp, #2408]	; 0x968
   10110:	bl	3dae8 <__read_chk@plt+0x37664>
   10114:	mov	r4, r3
   10118:	mov	r3, r8
   1011c:	mov	r8, r7
   10120:	mov	r7, r3
   10124:	ldr	r3, [pc, #1116]	; 10588 <__read_chk@plt+0xa104>
   10128:	ldr	r3, [r6, r3]
   1012c:	ldr	r0, [r3]
   10130:	bl	4be1c <__read_chk@plt+0x45998>
   10134:	mov	r0, r4
   10138:	mov	r1, r7
   1013c:	bl	5bcc <dup2@plt>
   10140:	cmn	r0, #1
   10144:	beq	10208 <__read_chk@plt+0x9d84>
   10148:	mov	r0, r4
   1014c:	mov	r1, #1
   10150:	bl	5bcc <dup2@plt>
   10154:	cmn	r0, #1
   10158:	beq	101ec <__read_chk@plt+0x9d68>
   1015c:	cmp	r4, #2
   10160:	ble	1016c <__read_chk@plt+0x9ce8>
   10164:	mov	r0, r4
   10168:	bl	5a1c <close@plt>
   1016c:	mov	r0, #3
   10170:	mov	r4, #0
   10174:	bl	7485c <__read_chk@plt+0x6e3d8>
   10178:	ldr	r3, [pc, #1036]	; 1058c <__read_chk@plt+0xa108>
   1017c:	mov	r0, r8
   10180:	str	r5, [sp, #172]	; 0xac
   10184:	add	r3, pc, r3
   10188:	str	r3, [sp, #176]	; 0xb0
   1018c:	bl	49400 <__read_chk@plt+0x42f7c>
   10190:	add	r1, sp, #2352	; 0x930
   10194:	add	r1, r1, #8
   10198:	str	r4, [r1, #-2176]!	; 0xfffff780
   1019c:	sub	r1, r1, #12
   101a0:	str	r0, [sp, #180]	; 0xb4
   101a4:	ldr	r0, [sp, #172]	; 0xac
   101a8:	bl	6160 <execv@plt>
   101ac:	bl	6214 <__errno_location@plt>
   101b0:	ldr	r0, [r0]
   101b4:	bl	5740 <strerror@plt>
   101b8:	mov	r1, r8
   101bc:	mov	r2, r0
   101c0:	ldr	r0, [pc, #968]	; 10590 <__read_chk@plt+0xa10c>
   101c4:	add	r0, pc, r0
   101c8:	bl	4005c <__read_chk@plt+0x39bd8>
   101cc:	mov	r1, r4
   101d0:	mov	r0, #15
   101d4:	bl	74abc <__read_chk@plt+0x6e638>
   101d8:	bl	5458 <getpid@plt>
   101dc:	mov	r1, #15
   101e0:	bl	5ba8 <kill@plt>
   101e4:	mov	r0, #1
   101e8:	bl	6184 <_exit@plt>
   101ec:	bl	6214 <__errno_location@plt>
   101f0:	ldr	r0, [r0]
   101f4:	bl	5740 <strerror@plt>
   101f8:	mov	r1, r0
   101fc:	ldr	r0, [pc, #912]	; 10594 <__read_chk@plt+0xa110>
   10200:	add	r0, pc, r0
   10204:	bl	3dae8 <__read_chk@plt+0x37664>
   10208:	bl	6214 <__errno_location@plt>
   1020c:	ldr	r0, [r0]
   10210:	bl	5740 <strerror@plt>
   10214:	mov	r1, r0
   10218:	ldr	r0, [pc, #888]	; 10598 <__read_chk@plt+0xa114>
   1021c:	add	r0, pc, r0
   10220:	bl	3dae8 <__read_chk@plt+0x37664>
   10224:	bl	6214 <__errno_location@plt>
   10228:	ldr	r0, [r0]
   1022c:	bl	5740 <strerror@plt>
   10230:	mov	r1, r0
   10234:	ldr	r0, [pc, #864]	; 1059c <__read_chk@plt+0xa118>
   10238:	add	r0, pc, r0
   1023c:	bl	3dae8 <__read_chk@plt+0x37664>
   10240:	ldr	r0, [pc, #856]	; 105a0 <__read_chk@plt+0xa11c>
   10244:	ldr	r1, [sp, #72]	; 0x48
   10248:	add	r0, pc, r0
   1024c:	ldr	r2, [sp, #2408]	; 0x968
   10250:	bl	3dae8 <__read_chk@plt+0x37664>
   10254:	ldr	r0, [pc, #840]	; 105a4 <__read_chk@plt+0xa120>
   10258:	mov	r3, r7
   1025c:	ldr	r1, [sp, #72]	; 0x48
   10260:	add	r0, pc, r0
   10264:	ldr	r2, [sp, #2408]	; 0x968
   10268:	bl	3dae8 <__read_chk@plt+0x37664>
   1026c:	ldr	r0, [pc, #820]	; 105a8 <__read_chk@plt+0xa124>
   10270:	mov	r3, r5
   10274:	ldr	r1, [sp, #72]	; 0x48
   10278:	add	r0, pc, r0
   1027c:	ldr	r2, [sp, #2408]	; 0x968
   10280:	bl	3dae8 <__read_chk@plt+0x37664>
   10284:	ldr	r0, [pc, #800]	; 105ac <__read_chk@plt+0xa128>
   10288:	ldr	r1, [sp, #72]	; 0x48
   1028c:	add	r0, pc, r0
   10290:	ldr	r2, [sp, #2408]	; 0x968
   10294:	bl	3dae8 <__read_chk@plt+0x37664>
   10298:	ldr	r0, [pc, #784]	; 105b0 <__read_chk@plt+0xa12c>
   1029c:	mov	r3, r5
   102a0:	ldr	r1, [sp, #72]	; 0x48
   102a4:	add	r0, pc, r0
   102a8:	ldr	r2, [sp, #2408]	; 0x968
   102ac:	bl	3dae8 <__read_chk@plt+0x37664>
   102b0:	ldr	r0, [pc, #764]	; 105b4 <__read_chk@plt+0xa130>
   102b4:	ldr	r1, [sp, #72]	; 0x48
   102b8:	add	r0, pc, r0
   102bc:	ldr	r2, [sp, #2408]	; 0x968
   102c0:	bl	3dae8 <__read_chk@plt+0x37664>
   102c4:	ldr	r0, [pc, #748]	; 105b8 <__read_chk@plt+0xa134>
   102c8:	mov	r3, r5
   102cc:	ldr	r1, [sp, #72]	; 0x48
   102d0:	add	r0, pc, r0
   102d4:	ldr	r2, [sp, #2408]	; 0x968
   102d8:	bl	3dae8 <__read_chk@plt+0x37664>
   102dc:	ldr	r0, [pc, #728]	; 105bc <__read_chk@plt+0xa138>
   102e0:	ldr	r1, [sp, #72]	; 0x48
   102e4:	add	r0, pc, r0
   102e8:	ldr	r2, [sp, #2408]	; 0x968
   102ec:	bl	3dae8 <__read_chk@plt+0x37664>
   102f0:	ldr	r0, [pc, #712]	; 105c0 <__read_chk@plt+0xa13c>
   102f4:	mov	r3, r4
   102f8:	ldr	r1, [sp, #72]	; 0x48
   102fc:	add	r0, pc, r0
   10300:	ldr	r2, [sp, #2408]	; 0x968
   10304:	bl	3dae8 <__read_chk@plt+0x37664>
   10308:	ldr	r0, [pc, #692]	; 105c4 <__read_chk@plt+0xa140>
   1030c:	mov	r3, r4
   10310:	ldr	r1, [sp, #72]	; 0x48
   10314:	add	r0, pc, r0
   10318:	ldr	r2, [sp, #2408]	; 0x968
   1031c:	bl	3dae8 <__read_chk@plt+0x37664>
   10320:	ldr	r0, [pc, #672]	; 105c8 <__read_chk@plt+0xa144>
   10324:	ldr	r1, [sp, #72]	; 0x48
   10328:	add	r0, pc, r0
   1032c:	ldr	r2, [sp, #2408]	; 0x968
   10330:	bl	3dae8 <__read_chk@plt+0x37664>
   10334:	ldr	r0, [pc, #656]	; 105cc <__read_chk@plt+0xa148>
   10338:	mov	r3, r4
   1033c:	ldr	r1, [sp, #72]	; 0x48
   10340:	add	r0, pc, r0
   10344:	ldr	r2, [sp, #2408]	; 0x968
   10348:	bl	3dae8 <__read_chk@plt+0x37664>
   1034c:	ldr	r0, [pc, #636]	; 105d0 <__read_chk@plt+0xa14c>
   10350:	mov	r3, r5
   10354:	ldr	r1, [sp, #72]	; 0x48
   10358:	add	r0, pc, r0
   1035c:	ldr	r2, [sp, #2408]	; 0x968
   10360:	bl	3dae8 <__read_chk@plt+0x37664>
   10364:	ldr	r0, [pc, #616]	; 105d4 <__read_chk@plt+0xa150>
   10368:	mov	r3, r5
   1036c:	ldr	r1, [sp, #72]	; 0x48
   10370:	add	r0, pc, r0
   10374:	ldr	r2, [sp, #2408]	; 0x968
   10378:	bl	3dae8 <__read_chk@plt+0x37664>
   1037c:	ldr	r0, [pc, #596]	; 105d8 <__read_chk@plt+0xa154>
   10380:	ldr	r1, [sp, #72]	; 0x48
   10384:	add	r0, pc, r0
   10388:	ldr	r2, [sp, #2408]	; 0x968
   1038c:	bl	3dae8 <__read_chk@plt+0x37664>
   10390:	ldr	r0, [pc, #580]	; 105dc <__read_chk@plt+0xa158>
   10394:	mov	r3, r5
   10398:	ldr	r1, [sp, #72]	; 0x48
   1039c:	add	r0, pc, r0
   103a0:	ldr	r2, [sp, #2408]	; 0x968
   103a4:	bl	3dae8 <__read_chk@plt+0x37664>
   103a8:	ldr	r0, [pc, #560]	; 105e0 <__read_chk@plt+0xa15c>
   103ac:	ldr	r1, [sp, #72]	; 0x48
   103b0:	add	r0, pc, r0
   103b4:	ldr	r2, [sp, #2408]	; 0x968
   103b8:	bl	3dae8 <__read_chk@plt+0x37664>
   103bc:	ldr	r0, [pc, #544]	; 105e4 <__read_chk@plt+0xa160>
   103c0:	ldr	r1, [sp, #72]	; 0x48
   103c4:	add	r0, pc, r0
   103c8:	ldr	r2, [sp, #2408]	; 0x968
   103cc:	bl	3dae8 <__read_chk@plt+0x37664>
   103d0:	ldr	r0, [pc, #528]	; 105e8 <__read_chk@plt+0xa164>
   103d4:	mov	r3, #100	; 0x64
   103d8:	ldr	r1, [sp, #72]	; 0x48
   103dc:	add	r0, pc, r0
   103e0:	ldr	r2, [sp, #2408]	; 0x968
   103e4:	bl	3dae8 <__read_chk@plt+0x37664>
   103e8:	mov	r0, fp
   103ec:	mov	r1, r6
   103f0:	bl	c5d0 <__read_chk@plt+0x614c>
   103f4:	b	e1b0 <__read_chk@plt+0x7d2c>
   103f8:	ldr	r0, [pc, #492]	; 105ec <__read_chk@plt+0xa168>
   103fc:	ldr	r1, [sp, #72]	; 0x48
   10400:	add	r0, pc, r0
   10404:	ldr	r2, [sp, #2408]	; 0x968
   10408:	bl	3dae8 <__read_chk@plt+0x37664>
   1040c:	mov	r1, r6
   10410:	mov	r2, #256	; 0x100
   10414:	mov	r0, r4
   10418:	bl	7ae18 <__read_chk@plt+0x74994>
   1041c:	b	f630 <__read_chk@plt+0x91ac>
   10420:	add	r0, sp, #140	; 0x8c
   10424:	bl	4c62c <__read_chk@plt+0x461a8>
   10428:	cmp	r0, #0
   1042c:	str	r0, [sp, #148]	; 0x94
   10430:	beq	10484 <__read_chk@plt+0xa000>
   10434:	ldrb	r3, [r0]
   10438:	cmp	r3, #0
   1043c:	beq	10484 <__read_chk@plt+0xa000>
   10440:	add	r4, sp, #1328	; 0x530
   10444:	ldr	r3, [pc, #420]	; 105f0 <__read_chk@plt+0xa16c>
   10448:	mov	r1, #256	; 0x100
   1044c:	str	r0, [sp, #8]
   10450:	add	r3, pc, r3
   10454:	str	r6, [sp, #4]
   10458:	str	r3, [sp]
   1045c:	mov	r0, r4
   10460:	mov	r3, r1
   10464:	mov	r2, #1
   10468:	bl	60b8 <__snprintf_chk@plt>
   1046c:	b	f630 <__read_chk@plt+0x91ac>
   10470:	ldr	r0, [pc, #380]	; 105f4 <__read_chk@plt+0xa170>
   10474:	ldr	r1, [sp, #72]	; 0x48
   10478:	add	r0, pc, r0
   1047c:	ldr	r2, [sp, #2408]	; 0x968
   10480:	bl	3dae8 <__read_chk@plt+0x37664>
   10484:	ldr	r0, [pc, #364]	; 105f8 <__read_chk@plt+0xa174>
   10488:	ldr	r1, [sp, #72]	; 0x48
   1048c:	add	r0, pc, r0
   10490:	ldr	r2, [sp, #2408]	; 0x968
   10494:	bl	3dae8 <__read_chk@plt+0x37664>
   10498:	ldr	r0, [pc, #348]	; 105fc <__read_chk@plt+0xa178>
   1049c:	mov	r1, r5
   104a0:	add	r0, pc, r0
   104a4:	bl	4005c <__read_chk@plt+0x39bd8>
   104a8:	b	10080 <__read_chk@plt+0x9bfc>
   104ac:	ldr	r0, [pc, #332]	; 10600 <__read_chk@plt+0xa17c>
   104b0:	mov	r3, r4
   104b4:	ldr	r1, [sp, #72]	; 0x48
   104b8:	add	r0, pc, r0
   104bc:	ldr	r2, [sp, #2408]	; 0x968
   104c0:	bl	4005c <__read_chk@plt+0x39bd8>
   104c4:	b	10080 <__read_chk@plt+0x9bfc>
   104c8:	bl	6214 <__errno_location@plt>
   104cc:	ldr	r0, [r0]
   104d0:	bl	5740 <strerror@plt>
   104d4:	mov	r1, r0
   104d8:	ldr	r0, [pc, #292]	; 10604 <__read_chk@plt+0xa180>
   104dc:	add	r0, pc, r0
   104e0:	bl	3dae8 <__read_chk@plt+0x37664>
   104e4:	ldr	r0, [pc, #284]	; 10608 <__read_chk@plt+0xa184>
   104e8:	add	r0, pc, r0
   104ec:	bl	3dae8 <__read_chk@plt+0x37664>
   104f0:	mvn	r8, #0
   104f4:	b	e0b4 <__read_chk@plt+0x7c30>
   104f8:	ldr	r0, [pc, #268]	; 1060c <__read_chk@plt+0xa188>
   104fc:	mov	r1, r5
   10500:	add	r0, pc, r0
   10504:	bl	4005c <__read_chk@plt+0x39bd8>
   10508:	b	10080 <__read_chk@plt+0x9bfc>
   1050c:	bl	6214 <__errno_location@plt>
   10510:	ldr	r0, [r0]
   10514:	bl	5740 <strerror@plt>
   10518:	ldr	r1, [sp, #72]	; 0x48
   1051c:	mov	r3, r4
   10520:	ldr	r2, [sp, #2408]	; 0x968
   10524:	str	r0, [sp]
   10528:	ldr	r0, [pc, #224]	; 10610 <__read_chk@plt+0xa18c>
   1052c:	add	r0, pc, r0
   10530:	bl	3dae8 <__read_chk@plt+0x37664>
   10534:	andeq	pc, r6, r0, asr #30
   10538:	andeq	r0, r7, r0, asr r6
   1053c:	andeq	r0, r7, r4, lsl r6
   10540:	andeq	r0, r7, r8, lsl #5
   10544:	andeq	r0, r7, r8, asr r0
   10548:	andeq	r0, r7, r0, lsl #3
   1054c:	andeq	r0, r7, r0, lsr #1
   10550:	andeq	r0, r7, ip, lsr #1
   10554:	andeq	r0, r7, r4, lsr #17
   10558:			; <UNDEFINED> instruction: 0x0006fdb0
   1055c:	andeq	r0, r7, r0, asr #2
   10560:	andeq	pc, r6, r4, asr #30
   10564:	andeq	r0, r7, r0, lsr #13
   10568:	andeq	r0, r7, r0, lsr #9
   1056c:			; <UNDEFINED> instruction: 0x000704bc
   10570:	andeq	pc, r6, r4, asr #8
   10574:	muleq	r7, r4, r3
   10578:	andeq	pc, r6, ip, lsl r4	; <UNPREDICTABLE>
   1057c:	andeq	r0, r7, r8, asr r3
   10580:	andeq	r0, r7, ip, ror #6
   10584:	andeq	r0, r7, ip, ror r3
   10588:	andeq	r0, r0, ip, asr r6
   1058c:	andeq	r5, r7, r0, lsr #10
   10590:	andeq	r0, r7, r8, asr r2
   10594:	andeq	lr, r6, r8, lsl r1
   10598:	strdeq	lr, [r6], -ip
   1059c:			; <UNDEFINED> instruction: 0x000701b4
   105a0:	andeq	r0, r7, r0, lsr r3
   105a4:	andeq	r0, r7, r4, lsl #12
   105a8:	andeq	r0, r7, r8, lsr r5
   105ac:	ldrdeq	pc, [r6], -r8
   105b0:	andeq	r0, r7, r8, asr #9
   105b4:	muleq	r7, r0, r4
   105b8:	andeq	r0, r7, r8, lsr #10
   105bc:	andeq	r0, r7, r8, asr r5
   105c0:	andeq	pc, r6, r4, lsl #28
   105c4:	strdeq	pc, [r6], -ip
   105c8:	andeq	r0, r7, ip, lsl r6
   105cc:	andeq	r0, r7, ip, asr #11
   105d0:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   105d4:			; <UNDEFINED> instruction: 0x000703b8
   105d8:	andeq	pc, r6, r8, ror #22
   105dc:	muleq	r6, r4, sp
   105e0:			; <UNDEFINED> instruction: 0x0006fcbc
   105e4:	andeq	r0, r7, ip, asr #9
   105e8:	strdeq	pc, [r6], -r4
   105ec:	andeq	pc, r6, r0, lsl #28
   105f0:	andeq	pc, r6, r8, lsr #27
   105f4:	andeq	pc, r6, ip, lsr #26
   105f8:	andeq	pc, r6, r0, asr #26
   105fc:	andeq	r0, r7, ip, lsr #32
   10600:	andeq	pc, r6, r8, asr lr	; <UNPREDICTABLE>
   10604:	muleq	r7, r0, sp
   10608:	andeq	r0, r7, ip, lsl #3
   1060c:	andeq	pc, r6, r0, lsl #29
   10610:	andeq	pc, r6, ip, lsl sl	; <UNPREDICTABLE>
   10614:	push	{r4, r5, r6, r7, lr}
   10618:	sub	sp, sp, #28
   1061c:	mov	ip, #0
   10620:	ldr	r7, [sp, #48]	; 0x30
   10624:	ldr	r6, [sp, #52]	; 0x34
   10628:	ldr	r5, [sp, #56]	; 0x38
   1062c:	ldr	r4, [sp, #60]	; 0x3c
   10630:	ldr	lr, [sp, #64]	; 0x40
   10634:	str	r7, [sp]
   10638:	str	r6, [sp, #4]
   1063c:	str	r5, [sp, #8]
   10640:	str	r4, [sp, #12]
   10644:	str	lr, [sp, #16]
   10648:	str	ip, [sp, #20]
   1064c:	bl	dda4 <__read_chk@plt+0x7920>
   10650:	add	sp, sp, #28
   10654:	pop	{r4, r5, r6, r7, pc}
   10658:	ldr	ip, [pc, #468]	; 10834 <__read_chk@plt+0xa3b0>
   1065c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10660:	sub	sp, sp, #1168	; 0x490
   10664:	sub	sp, sp, #12
   10668:	add	ip, pc, ip
   1066c:	mov	r9, r1
   10670:	ldr	r1, [pc, #448]	; 10838 <__read_chk@plt+0xa3b4>
   10674:	str	r3, [sp, #28]
   10678:	mov	r3, ip
   1067c:	ldr	ip, [sp, #1216]	; 0x4c0
   10680:	mov	sl, r2
   10684:	mov	r8, r0
   10688:	ldr	fp, [sp, #1224]	; 0x4c8
   1068c:	str	ip, [sp, #32]
   10690:	ldr	r1, [r3, r1]
   10694:	ldr	ip, [sp, #1228]	; 0x4cc
   10698:	ldr	r3, [r1]
   1069c:	cmp	ip, #16
   106a0:	str	r1, [sp, #36]	; 0x24
   106a4:	str	r3, [sp, #1172]	; 0x494
   106a8:	bhi	10828 <__read_chk@plt+0xa3a4>
   106ac:	ldr	r1, [pc, #392]	; 1083c <__read_chk@plt+0xa3b8>
   106b0:	add	r1, pc, r1
   106b4:	bl	628c <fopen64@plt>
   106b8:	subs	r6, r0, #0
   106bc:	beq	107e8 <__read_chk@plt+0xa364>
   106c0:	ldr	ip, [sp, #1220]	; 0x4c4
   106c4:	tst	ip, #1
   106c8:	bne	10794 <__read_chk@plt+0xa310>
   106cc:	ldr	r0, [pc, #364]	; 10840 <__read_chk@plt+0xa3bc>
   106d0:	mov	r1, r8
   106d4:	mov	r7, #0
   106d8:	add	r5, sp, #148	; 0x94
   106dc:	add	r0, pc, r0
   106e0:	mov	r4, r7
   106e4:	bl	401e0 <__read_chk@plt+0x39d5c>
   106e8:	mov	r0, r5
   106ec:	mov	r1, #1024	; 0x400
   106f0:	mov	r2, r6
   106f4:	bl	5fbc <fgets@plt>
   106f8:	cmp	r0, #0
   106fc:	beq	10760 <__read_chk@plt+0xa2dc>
   10700:	mov	r0, r4
   10704:	mov	r1, #1
   10708:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1070c:	ldr	ip, [sp, #1220]	; 0x4c4
   10710:	str	r5, [sp]
   10714:	mov	r1, r9
   10718:	str	r8, [sp, #4]
   1071c:	mov	r2, sl
   10720:	str	ip, [sp, #16]
   10724:	ldr	ip, [sp, #1228]	; 0x4cc
   10728:	str	fp, [sp, #12]
   1072c:	ldr	r3, [sp, #28]
   10730:	str	ip, [sp, #20]
   10734:	mov	r4, r0
   10738:	ldr	r0, [sp, #32]
   1073c:	str	r4, [sp, #8]
   10740:	bl	dda4 <__read_chk@plt+0x7920>
   10744:	cmp	r0, #0
   10748:	beq	106e8 <__read_chk@plt+0xa264>
   1074c:	mov	r0, r7
   10750:	mov	r1, #1
   10754:	bl	7cfd8 <__read_chk@plt+0x76b54>
   10758:	mov	r7, r0
   1075c:	b	106e8 <__read_chk@plt+0xa264>
   10760:	mov	r0, r6
   10764:	bl	6100 <fclose@plt>
   10768:	cmp	r7, #0
   1076c:	moveq	r0, #1
   10770:	bne	107f4 <__read_chk@plt+0xa370>
   10774:	ldr	ip, [sp, #36]	; 0x24
   10778:	ldr	r2, [sp, #1172]	; 0x494
   1077c:	ldr	r3, [ip]
   10780:	cmp	r2, r3
   10784:	bne	107f0 <__read_chk@plt+0xa36c>
   10788:	add	sp, sp, #1168	; 0x490
   1078c:	add	sp, sp, #12
   10790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10794:	bl	5d34 <fileno@plt>
   10798:	add	r2, sp, #40	; 0x28
   1079c:	mov	r1, r0
   107a0:	mov	r0, #3
   107a4:	bl	595c <__fxstat64@plt>
   107a8:	cmn	r0, #1
   107ac:	beq	10808 <__read_chk@plt+0xa384>
   107b0:	ldr	r4, [sp, #64]	; 0x40
   107b4:	cmp	r4, #0
   107b8:	bne	107d8 <__read_chk@plt+0xa354>
   107bc:	ldr	r3, [sp, #56]	; 0x38
   107c0:	tst	r3, #18
   107c4:	beq	106cc <__read_chk@plt+0xa248>
   107c8:	ldr	r0, [pc, #116]	; 10844 <__read_chk@plt+0xa3c0>
   107cc:	mov	r1, r8
   107d0:	add	r0, pc, r0
   107d4:	bl	3dae8 <__read_chk@plt+0x37664>
   107d8:	bl	5f38 <getuid@plt>
   107dc:	cmp	r4, r0
   107e0:	beq	107bc <__read_chk@plt+0xa338>
   107e4:	b	107c8 <__read_chk@plt+0xa344>
   107e8:	mov	r0, r6
   107ec:	b	10774 <__read_chk@plt+0xa2f0>
   107f0:	bl	5d64 <__stack_chk_fail@plt>
   107f4:	ldr	r0, [pc, #76]	; 10848 <__read_chk@plt+0xa3c4>
   107f8:	mov	r1, r8
   107fc:	mov	r2, r7
   10800:	add	r0, pc, r0
   10804:	bl	3dae8 <__read_chk@plt+0x37664>
   10808:	bl	6214 <__errno_location@plt>
   1080c:	ldr	r0, [r0]
   10810:	bl	5740 <strerror@plt>
   10814:	mov	r1, r8
   10818:	mov	r2, r0
   1081c:	ldr	r0, [pc, #40]	; 1084c <__read_chk@plt+0xa3c8>
   10820:	add	r0, pc, r0
   10824:	bl	3dae8 <__read_chk@plt+0x37664>
   10828:	ldr	r0, [pc, #32]	; 10850 <__read_chk@plt+0xa3cc>
   1082c:	add	r0, pc, r0
   10830:	bl	3dae8 <__read_chk@plt+0x37664>
   10834:	muleq	fp, r4, r2
   10838:	andeq	r0, r0, r8, asr #11
   1083c:	andeq	r7, r7, r8, lsl #2
   10840:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   10844:			; <UNDEFINED> instruction: 0x000702bc
   10848:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   1084c:	andeq	r0, r7, ip, asr r2
   10850:	andeq	r0, r7, r4, lsr #4
   10854:	push	{r4, r5, r6, r7, r8, lr}
   10858:	sub	sp, sp, #24
   1085c:	ldr	lr, [pc, #84]	; 108b8 <__read_chk@plt+0xa434>
   10860:	add	ip, sp, #24
   10864:	ldr	r4, [pc, #80]	; 108bc <__read_chk@plt+0xa438>
   10868:	mov	r8, #1
   1086c:	add	lr, pc, lr
   10870:	ldr	r7, [sp, #48]	; 0x30
   10874:	ldr	r6, [sp, #52]	; 0x34
   10878:	mov	r5, #0
   1087c:	ldr	r4, [lr, r4]
   10880:	str	r8, [ip, #-8]!
   10884:	str	r7, [sp]
   10888:	ldr	lr, [r4]
   1088c:	stmib	sp, {r6, ip}
   10890:	str	r5, [sp, #12]
   10894:	str	lr, [sp, #20]
   10898:	bl	10658 <__read_chk@plt+0xa1d4>
   1089c:	ldr	r2, [sp, #20]
   108a0:	ldr	r3, [r4]
   108a4:	cmp	r2, r3
   108a8:	bne	108b4 <__read_chk@plt+0xa430>
   108ac:	add	sp, sp, #24
   108b0:	pop	{r4, r5, r6, r7, r8, pc}
   108b4:	bl	5d64 <__stack_chk_fail@plt>
   108b8:	muleq	fp, r0, r0
   108bc:	andeq	r0, r0, r8, asr #11
   108c0:	ldr	r3, [pc, #2192]	; 11158 <__read_chk@plt+0xacd4>
   108c4:	ldr	r2, [pc, #2192]	; 1115c <__read_chk@plt+0xacd8>
   108c8:	add	r3, pc, r3
   108cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   108d0:	sub	sp, sp, #48	; 0x30
   108d4:	ldr	r7, [r3, r2]
   108d8:	mov	r4, r0
   108dc:	mov	r5, r1
   108e0:	ldr	r3, [r7]
   108e4:	str	r3, [sp, #44]	; 0x2c
   108e8:	bl	5e48 <FIPS_mode@plt>
   108ec:	cmp	r0, #0
   108f0:	beq	11028 <__read_chk@plt+0xaba4>
   108f4:	ldr	r0, [pc, #2148]	; 11160 <__read_chk@plt+0xacdc>
   108f8:	add	r0, pc, r0
   108fc:	add	r1, r4, #172	; 0xac
   10900:	bl	66930 <__read_chk@plt+0x604ac>
   10904:	cmp	r0, #0
   10908:	bne	1113c <__read_chk@plt+0xacb8>
   1090c:	mov	r0, #23
   10910:	ldr	r1, [r4, #196]	; 0xc4
   10914:	bl	bdac <__read_chk@plt+0x5928>
   10918:	mov	r1, r5
   1091c:	mov	r0, #15
   10920:	bl	bdac <__read_chk@plt+0x5928>
   10924:	mov	r0, #16
   10928:	ldr	r1, [r4, #140]	; 0x8c
   1092c:	bl	bd3c <__read_chk@plt+0x58b8>
   10930:	mov	r0, #58	; 0x3a
   10934:	ldr	r1, [r4, #144]	; 0x90
   10938:	bl	c160 <__read_chk@plt+0x5cdc>
   1093c:	mov	r0, #30
   10940:	ldr	r1, [r4, #104]	; 0x68
   10944:	bl	c160 <__read_chk@plt+0x5cdc>
   10948:	movw	r3, #4184	; 0x1058
   1094c:	ldr	r1, [r4, r3]
   10950:	mov	r0, #88	; 0x58
   10954:	bl	c160 <__read_chk@plt+0x5cdc>
   10958:	movw	r3, #4176	; 0x1050
   1095c:	ldr	r1, [r4, r3]
   10960:	mov	r0, #86	; 0x56
   10964:	bl	c160 <__read_chk@plt+0x5cdc>
   10968:	mov	r0, #12
   1096c:	ldr	r1, [r4, #56]	; 0x38
   10970:	bl	c160 <__read_chk@plt+0x5cdc>
   10974:	mov	r0, #31
   10978:	ldr	r1, [r4, #108]	; 0x6c
   1097c:	bl	c160 <__read_chk@plt+0x5cdc>
   10980:	mov	r0, #33	; 0x21
   10984:	ldr	r1, [r4, #116]	; 0x74
   10988:	bl	c160 <__read_chk@plt+0x5cdc>
   1098c:	mov	r0, #72	; 0x48
   10990:	ldr	r1, [r4, #3996]	; 0xf9c
   10994:	bl	c160 <__read_chk@plt+0x5cdc>
   10998:	mov	r0, #54	; 0x36
   1099c:	ldr	r1, [r4, #2928]	; 0xb70
   109a0:	bl	c160 <__read_chk@plt+0x5cdc>
   109a4:	mov	r0, #52	; 0x34
   109a8:	ldr	r1, [r4, #2916]	; 0xb64
   109ac:	bl	c160 <__read_chk@plt+0x5cdc>
   109b0:	mov	r0, #9
   109b4:	ldr	r1, [r4, #16]
   109b8:	bl	c160 <__read_chk@plt+0x5cdc>
   109bc:	mov	r0, #4
   109c0:	ldr	r1, [r4]
   109c4:	bl	c160 <__read_chk@plt+0x5cdc>
   109c8:	mov	r0, #5
   109cc:	ldr	r1, [r4, #4]
   109d0:	bl	c160 <__read_chk@plt+0x5cdc>
   109d4:	mov	r0, #6
   109d8:	ldr	r1, [r4, #12]
   109dc:	bl	c160 <__read_chk@plt+0x5cdc>
   109e0:	mov	r0, #8
   109e4:	ldr	r1, [r4, #24]
   109e8:	bl	c160 <__read_chk@plt+0x5cdc>
   109ec:	mov	r0, #59	; 0x3b
   109f0:	ldr	r1, [r4, #60]	; 0x3c
   109f4:	bl	c160 <__read_chk@plt+0x5cdc>
   109f8:	mov	r0, #60	; 0x3c
   109fc:	ldr	r1, [r4, #68]	; 0x44
   10a00:	bl	c160 <__read_chk@plt+0x5cdc>
   10a04:	mov	r0, #74	; 0x4a
   10a08:	ldr	r1, [r4, #4008]	; 0xfa8
   10a0c:	bl	c160 <__read_chk@plt+0x5cdc>
   10a10:	mov	r0, #48	; 0x30
   10a14:	ldr	r1, [r4, #52]	; 0x34
   10a18:	bl	c160 <__read_chk@plt+0x5cdc>
   10a1c:	mov	r0, #69	; 0x45
   10a20:	ldr	r1, [r4, #2952]	; 0xb88
   10a24:	bl	c160 <__read_chk@plt+0x5cdc>
   10a28:	mov	r0, #43	; 0x2b
   10a2c:	ldr	r1, [r4, #96]	; 0x60
   10a30:	bl	c160 <__read_chk@plt+0x5cdc>
   10a34:	mov	r0, #53	; 0x35
   10a38:	ldr	r1, [r4, #2948]	; 0xb84
   10a3c:	bl	c160 <__read_chk@plt+0x5cdc>
   10a40:	mov	r0, #10
   10a44:	ldr	r1, [r4, #92]	; 0x5c
   10a48:	bl	c160 <__read_chk@plt+0x5cdc>
   10a4c:	mov	r0, #78	; 0x4e
   10a50:	ldr	r1, [r4, #4028]	; 0xfbc
   10a54:	bl	c160 <__read_chk@plt+0x5cdc>
   10a58:	mov	r0, #40	; 0x28
   10a5c:	ldr	r1, [r4, #180]	; 0xb4
   10a60:	bl	c160 <__read_chk@plt+0x5cdc>
   10a64:	mov	r0, #84	; 0x54
   10a68:	ldr	r1, [r4, #4040]	; 0xfc8
   10a6c:	bl	c160 <__read_chk@plt+0x5cdc>
   10a70:	mov	r0, #42	; 0x2a
   10a74:	ldr	r1, [r4, #48]	; 0x30
   10a78:	bl	c160 <__read_chk@plt+0x5cdc>
   10a7c:	mov	r0, #82	; 0x52
   10a80:	ldr	r1, [r4, #4036]	; 0xfc4
   10a84:	bl	c160 <__read_chk@plt+0x5cdc>
   10a88:	mov	r0, #25
   10a8c:	ldr	r1, [r4, #40]	; 0x28
   10a90:	bl	c160 <__read_chk@plt+0x5cdc>
   10a94:	mov	r0, #11
   10a98:	ldr	r1, [r4, #44]	; 0x2c
   10a9c:	bl	c160 <__read_chk@plt+0x5cdc>
   10aa0:	mov	r0, #91	; 0x5b
   10aa4:	ldr	r1, [r4, #32]
   10aa8:	bl	c160 <__read_chk@plt+0x5cdc>
   10aac:	mov	r0, #32
   10ab0:	ldr	r1, [r4, #112]	; 0x70
   10ab4:	bl	c160 <__read_chk@plt+0x5cdc>
   10ab8:	mov	r0, #35	; 0x23
   10abc:	ldr	r1, [r4, #124]	; 0x7c
   10ac0:	bl	c160 <__read_chk@plt+0x5cdc>
   10ac4:	mov	r0, #75	; 0x4b
   10ac8:	ldr	r1, [r4, #4012]	; 0xfac
   10acc:	bl	c160 <__read_chk@plt+0x5cdc>
   10ad0:	mov	r0, #37	; 0x25
   10ad4:	ldr	r1, [r4, #36]	; 0x24
   10ad8:	bl	c160 <__read_chk@plt+0x5cdc>
   10adc:	mov	r0, #56	; 0x38
   10ae0:	ldr	r1, [r4, #480]	; 0x1e0
   10ae4:	bl	c160 <__read_chk@plt+0x5cdc>
   10ae8:	mov	r0, #79	; 0x4f
   10aec:	ldr	r1, [r4, #4032]	; 0xfc0
   10af0:	bl	c160 <__read_chk@plt+0x5cdc>
   10af4:	movw	r3, #4488	; 0x1188
   10af8:	ldr	r1, [r4, r3]
   10afc:	mov	r0, #94	; 0x5e
   10b00:	bl	c160 <__read_chk@plt+0x5cdc>
   10b04:	movw	r3, #4180	; 0x1054
   10b08:	ldr	r1, [r4, r3]
   10b0c:	mov	r0, #87	; 0x57
   10b10:	bl	bd3c <__read_chk@plt+0x58b8>
   10b14:	mov	r0, #34	; 0x22
   10b18:	ldr	r1, [r4, #120]	; 0x78
   10b1c:	bl	bd3c <__read_chk@plt+0x58b8>
   10b20:	mov	r0, #29
   10b24:	ldr	r1, [r4, #148]	; 0x94
   10b28:	bl	bd3c <__read_chk@plt+0x58b8>
   10b2c:	mov	r0, #7
   10b30:	ldr	r1, [r4, #8]
   10b34:	bl	bd3c <__read_chk@plt+0x58b8>
   10b38:	mov	r0, #36	; 0x24
   10b3c:	ldr	r1, [r4, #156]	; 0x9c
   10b40:	bl	bd3c <__read_chk@plt+0x58b8>
   10b44:	mov	r0, #68	; 0x44
   10b48:	ldr	r1, [r4, #2960]	; 0xb90
   10b4c:	bl	bd3c <__read_chk@plt+0x58b8>
   10b50:	mov	r0, #67	; 0x43
   10b54:	ldr	r1, [r4, #2956]	; 0xb8c
   10b58:	bl	bd3c <__read_chk@plt+0x58b8>
   10b5c:	ldr	r1, [r4, #472]	; 0x1d8
   10b60:	mov	r0, #50	; 0x32
   10b64:	bl	bdac <__read_chk@plt+0x5928>
   10b68:	ldr	r1, [r4, #164]	; 0xa4
   10b6c:	cmp	r1, #0
   10b70:	beq	110c8 <__read_chk@plt+0xac44>
   10b74:	mov	r0, #39	; 0x27
   10b78:	bl	bdac <__read_chk@plt+0x5928>
   10b7c:	mov	r0, #71	; 0x47
   10b80:	ldr	r1, [r4, #3992]	; 0xf98
   10b84:	bl	bdac <__read_chk@plt+0x5928>
   10b88:	mov	r0, #49	; 0x31
   10b8c:	ldr	r1, [r4, #172]	; 0xac
   10b90:	bl	bdac <__read_chk@plt+0x5928>
   10b94:	mov	r0, #45	; 0x2d
   10b98:	ldr	r1, [r4, #188]	; 0xbc
   10b9c:	bl	bdac <__read_chk@plt+0x5928>
   10ba0:	movw	r3, #4492	; 0x118c
   10ba4:	ldr	r1, [r4, r3]
   10ba8:	mov	r0, #95	; 0x5f
   10bac:	bl	bdac <__read_chk@plt+0x5928>
   10bb0:	mov	r0, #22
   10bb4:	ldr	r1, [r4, #2896]	; 0xb50
   10bb8:	bl	bdac <__read_chk@plt+0x5928>
   10bbc:	ldr	r1, [r4, #100]	; 0x64
   10bc0:	mov	r0, #44	; 0x2c
   10bc4:	bl	bdac <__read_chk@plt+0x5928>
   10bc8:	ldr	r1, [r4, #176]	; 0xb0
   10bcc:	cmp	r1, #0
   10bd0:	beq	110d4 <__read_chk@plt+0xac50>
   10bd4:	mov	r0, #80	; 0x50
   10bd8:	bl	bdac <__read_chk@plt+0x5928>
   10bdc:	ldr	r1, [r4, #4024]	; 0xfb8
   10be0:	mov	r0, #77	; 0x4d
   10be4:	bl	bdac <__read_chk@plt+0x5928>
   10be8:	ldr	r0, [r4, #136]	; 0x88
   10bec:	bl	3f92c <__read_chk@plt+0x394a8>
   10bf0:	mov	r1, r0
   10bf4:	mov	r0, #38	; 0x26
   10bf8:	bl	bdac <__read_chk@plt+0x5928>
   10bfc:	ldr	r1, [r4, #168]	; 0xa8
   10c00:	cmp	r1, #0
   10c04:	beq	110bc <__read_chk@plt+0xac38>
   10c08:	mov	r0, #41	; 0x29
   10c0c:	bl	bdac <__read_chk@plt+0x5928>
   10c10:	mov	r0, #51	; 0x33
   10c14:	ldr	r1, [r4, #476]	; 0x1dc
   10c18:	bl	bdac <__read_chk@plt+0x5928>
   10c1c:	mov	r0, #47	; 0x2f
   10c20:	ldr	r1, [r4, #468]	; 0x1d4
   10c24:	bl	bdac <__read_chk@plt+0x5928>
   10c28:	movw	r3, #4496	; 0x1190
   10c2c:	ldr	r1, [r4, r3]
   10c30:	mov	r0, #96	; 0x60
   10c34:	bl	bdac <__read_chk@plt+0x5928>
   10c38:	movw	r3, #4448	; 0x1160
   10c3c:	ldr	r1, [r4, r3]
   10c40:	mov	r0, #92	; 0x5c
   10c44:	bl	bdac <__read_chk@plt+0x5928>
   10c48:	mov	r0, #13
   10c4c:	ldr	r1, [r4, #20]
   10c50:	bl	bdac <__read_chk@plt+0x5928>
   10c54:	mov	r0, #46	; 0x2e
   10c58:	ldr	r1, [r4, #2900]	; 0xb54
   10c5c:	ldr	r2, [r4, #2904]	; 0xb58
   10c60:	bl	bf80 <__read_chk@plt+0x5afc>
   10c64:	mov	r0, #19
   10c68:	ldr	r1, [r4, #2900]	; 0xb54
   10c6c:	ldr	r2, [r4, #2904]	; 0xb58
   10c70:	bl	bf80 <__read_chk@plt+0x5afc>
   10c74:	mov	r0, #18
   10c78:	ldr	r1, [r4, #2908]	; 0xb5c
   10c7c:	ldr	r2, [r4, #2912]	; 0xb60
   10c80:	bl	bf80 <__read_chk@plt+0x5afc>
   10c84:	mov	r0, #14
   10c88:	ldr	r1, [r4, #484]	; 0x1e4
   10c8c:	add	r2, r4, #488	; 0x1e8
   10c90:	bl	be28 <__read_chk@plt+0x59a4>
   10c94:	mov	r0, #85	; 0x55
   10c98:	ldr	r1, [r4, #4044]	; 0xfcc
   10c9c:	add	r2, r4, #4048	; 0xfd0
   10ca0:	bl	becc <__read_chk@plt+0x5a48>
   10ca4:	mov	r0, #27
   10ca8:	ldr	r1, [r4, #204]	; 0xcc
   10cac:	add	r2, r4, #208	; 0xd0
   10cb0:	bl	becc <__read_chk@plt+0x5a48>
   10cb4:	mov	r0, #28
   10cb8:	ldr	r1, [r4, #336]	; 0x150
   10cbc:	add	r2, r4, #340	; 0x154
   10cc0:	bl	becc <__read_chk@plt+0x5a48>
   10cc4:	add	r2, r4, #2960	; 0xb90
   10cc8:	add	r2, r2, #8
   10ccc:	mov	r0, #70	; 0x46
   10cd0:	ldr	r1, [r4, #2964]	; 0xb94
   10cd4:	bl	be28 <__read_chk@plt+0x59a4>
   10cd8:	movw	r3, #4452	; 0x1164
   10cdc:	ldr	r8, [r4, r3]
   10ce0:	ldr	r3, [pc, #1148]	; 11164 <__read_chk@plt+0xace0>
   10ce4:	add	r3, pc, r3
   10ce8:	b	10cfc <__read_chk@plt+0xa878>
   10cec:	add	r3, r3, #8
   10cf0:	ldr	r1, [r3, #4]
   10cf4:	cmp	r1, #93	; 0x5d
   10cf8:	beq	10d10 <__read_chk@plt+0xa88c>
   10cfc:	ldr	r2, [r3, #8]
   10d00:	cmp	r2, #0
   10d04:	bne	10cec <__read_chk@plt+0xa868>
   10d08:	ldr	r2, [pc, #1112]	; 11168 <__read_chk@plt+0xace4>
   10d0c:	add	r2, pc, r2
   10d10:	ldr	r1, [pc, #1108]	; 1116c <__read_chk@plt+0xace8>
   10d14:	mov	r0, #1
   10d18:	add	r1, pc, r1
   10d1c:	bl	646c <__printf_chk@plt>
   10d20:	cmp	r8, #0
   10d24:	beq	10d74 <__read_chk@plt+0xa8f0>
   10d28:	ldr	sl, [pc, #1088]	; 11170 <__read_chk@plt+0xacec>
   10d2c:	add	r6, r4, #4416	; 0x1140
   10d30:	ldr	r9, [pc, #1084]	; 11174 <__read_chk@plt+0xacf0>
   10d34:	add	r6, r6, #36	; 0x24
   10d38:	add	sl, pc, sl
   10d3c:	mov	r5, #0
   10d40:	add	r9, pc, r9
   10d44:	ldr	r0, [r6, #4]!
   10d48:	cmn	r0, #1
   10d4c:	moveq	r2, sl
   10d50:	beq	10d5c <__read_chk@plt+0xa8d8>
   10d54:	bl	56a90 <__read_chk@plt+0x5060c>
   10d58:	mov	r2, r0
   10d5c:	add	r5, r5, #1
   10d60:	mov	r0, #1
   10d64:	mov	r1, r9
   10d68:	bl	646c <__printf_chk@plt>
   10d6c:	cmp	r8, r5
   10d70:	bne	10d44 <__read_chk@plt+0xa8c0>
   10d74:	mov	r0, #10
   10d78:	bl	592c <putchar@plt>
   10d7c:	ldr	r1, [r4, #152]	; 0x98
   10d80:	cmn	r1, #1
   10d84:	beq	1107c <__read_chk@plt+0xabf8>
   10d88:	mov	r0, #57	; 0x39
   10d8c:	bl	bd3c <__read_chk@plt+0x58b8>
   10d90:	ldr	r1, [pc, #992]	; 11178 <__read_chk@plt+0xacf4>
   10d94:	mov	r0, #1
   10d98:	add	r1, pc, r1
   10d9c:	bl	646c <__printf_chk@plt>
   10da0:	ldr	r2, [r4, #4016]	; 0xfb0
   10da4:	mov	r0, #1
   10da8:	cmn	r2, #-2147483647	; 0x80000001
   10dac:	beq	1109c <__read_chk@plt+0xac18>
   10db0:	ldr	r1, [pc, #964]	; 1117c <__read_chk@plt+0xacf8>
   10db4:	add	r1, pc, r1
   10db8:	bl	646c <__printf_chk@plt>
   10dbc:	ldr	r2, [r4, #4020]	; 0xfb4
   10dc0:	mov	r0, #1
   10dc4:	cmn	r2, #-2147483647	; 0x80000001
   10dc8:	beq	1108c <__read_chk@plt+0xac08>
   10dcc:	ldr	r1, [pc, #940]	; 11180 <__read_chk@plt+0xacfc>
   10dd0:	add	r1, pc, r1
   10dd4:	bl	646c <__printf_chk@plt>
   10dd8:	mov	r0, #10
   10ddc:	movw	r9, #4188	; 0x105c
   10de0:	bl	592c <putchar@plt>
   10de4:	ldr	r3, [r4, r9]
   10de8:	cmp	r3, #0
   10dec:	ble	10e58 <__read_chk@plt+0xa9d4>
   10df0:	ldr	r1, [pc, #908]	; 11184 <__read_chk@plt+0xad00>
   10df4:	mov	r0, #1
   10df8:	add	r1, pc, r1
   10dfc:	bl	646c <__printf_chk@plt>
   10e00:	ldr	r3, [r4, r9]
   10e04:	cmp	r3, #0
   10e08:	ble	10e50 <__read_chk@plt+0xa9cc>
   10e0c:	ldr	r8, [pc, #884]	; 11188 <__read_chk@plt+0xad04>
   10e10:	add	r5, r4, #4160	; 0x1040
   10e14:	add	r5, r5, #32
   10e18:	mov	r6, #0
   10e1c:	add	r8, pc, r8
   10e20:	ldm	r5, {r2, r3}
   10e24:	mov	r1, r8
   10e28:	mov	r0, #1
   10e2c:	add	r5, r5, #8
   10e30:	bl	646c <__printf_chk@plt>
   10e34:	mov	r0, r6
   10e38:	mov	r1, #1
   10e3c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   10e40:	ldr	r3, [r4, r9]
   10e44:	cmp	r3, r0
   10e48:	mov	r6, r0
   10e4c:	bgt	10e20 <__read_chk@plt+0xa99c>
   10e50:	mov	r0, #10
   10e54:	bl	592c <putchar@plt>
   10e58:	ldr	r0, [r4, #160]	; 0xa0
   10e5c:	cmn	r0, #1
   10e60:	beq	10e7c <__read_chk@plt+0xa9f8>
   10e64:	bl	3c734 <__read_chk@plt+0x362b0>
   10e68:	ldr	r1, [pc, #796]	; 1118c <__read_chk@plt+0xad08>
   10e6c:	add	r1, pc, r1
   10e70:	mov	r2, r0
   10e74:	mov	r0, #1
   10e78:	bl	646c <__printf_chk@plt>
   10e7c:	ldr	r1, [r4, #4000]	; 0xfa0
   10e80:	cmp	r1, #0
   10e84:	beq	10e94 <__read_chk@plt+0xaa10>
   10e88:	ldr	r3, [r4, #4004]	; 0xfa4
   10e8c:	cmp	r3, #0
   10e90:	bne	110ac <__read_chk@plt+0xac28>
   10e94:	mov	r0, #73	; 0x49
   10e98:	bl	c160 <__read_chk@plt+0x5cdc>
   10e9c:	ldr	r1, [r4, #200]	; 0xc8
   10ea0:	cmn	r1, #2
   10ea4:	beq	1106c <__read_chk@plt+0xabe8>
   10ea8:	add	r5, sp, #36	; 0x24
   10eac:	mov	r2, #28
   10eb0:	mov	r3, #0
   10eb4:	mov	r0, r5
   10eb8:	bl	7b050 <__read_chk@plt+0x74bcc>
   10ebc:	ldr	r1, [pc, #716]	; 11190 <__read_chk@plt+0xad0c>
   10ec0:	mov	r2, r5
   10ec4:	mov	r0, #1
   10ec8:	add	r1, pc, r1
   10ecc:	bl	646c <__printf_chk@plt>
   10ed0:	ldr	r0, [r4, #128]	; 0x80
   10ed4:	bl	4e138 <__read_chk@plt+0x47cb4>
   10ed8:	ldr	r1, [pc, #692]	; 11194 <__read_chk@plt+0xad10>
   10edc:	add	r1, pc, r1
   10ee0:	mov	r2, r0
   10ee4:	mov	r0, #1
   10ee8:	bl	646c <__printf_chk@plt>
   10eec:	ldr	r0, [r4, #132]	; 0x84
   10ef0:	bl	4e138 <__read_chk@plt+0x47cb4>
   10ef4:	bl	57e8 <puts@plt>
   10ef8:	ldr	ip, [r4, #2944]	; 0xb80
   10efc:	ldr	r1, [pc, #660]	; 11198 <__read_chk@plt+0xad14>
   10f00:	movw	r3, #2936	; 0xb78
   10f04:	ldrd	r2, [r3, r4]
   10f08:	mov	r0, #1
   10f0c:	add	r1, pc, r1
   10f10:	str	ip, [sp]
   10f14:	bl	646c <__printf_chk@plt>
   10f18:	ldr	r1, [pc, #636]	; 1119c <__read_chk@plt+0xad18>
   10f1c:	mov	r0, #1
   10f20:	ldr	r2, [r4, #28]
   10f24:	add	r1, pc, r1
   10f28:	bl	646c <__printf_chk@plt>
   10f2c:	movw	r3, #4504	; 0x1198
   10f30:	ldr	r5, [r4, r3]
   10f34:	cmp	r5, #0
   10f38:	beq	1112c <__read_chk@plt+0xaca8>
   10f3c:	mov	r0, r5
   10f40:	mov	r1, #58	; 0x3a
   10f44:	bl	640c <strchr@plt>
   10f48:	cmp	r0, #0
   10f4c:	movne	r6, #1
   10f50:	beq	11100 <__read_chk@plt+0xac7c>
   10f54:	ldr	r0, [pc, #580]	; 111a0 <__read_chk@plt+0xad1c>
   10f58:	movw	ip, #4508	; 0x119c
   10f5c:	add	r5, sp, #36	; 0x24
   10f60:	mov	r1, #8
   10f64:	add	r0, pc, r0
   10f68:	str	r0, [sp]
   10f6c:	ldr	ip, [r4, ip]
   10f70:	mov	r3, r1
   10f74:	mov	r2, #1
   10f78:	mov	r0, r5
   10f7c:	str	ip, [sp, #4]
   10f80:	bl	60b8 <__snprintf_chk@plt>
   10f84:	movw	r3, #4512	; 0x11a0
   10f88:	ldr	r2, [r4, r3]
   10f8c:	ldr	r3, [pc, #528]	; 111a4 <__read_chk@plt+0xad20>
   10f90:	cmp	r2, #0
   10f94:	add	r3, pc, r3
   10f98:	beq	110e0 <__read_chk@plt+0xac5c>
   10f9c:	movw	r1, #4500	; 0x1194
   10fa0:	ldr	r8, [pc, #512]	; 111a8 <__read_chk@plt+0xad24>
   10fa4:	ldr	r1, [r4, r1]
   10fa8:	add	r8, pc, r8
   10fac:	cmp	r1, #0
   10fb0:	beq	110f0 <__read_chk@plt+0xac6c>
   10fb4:	cmp	r6, #0
   10fb8:	bne	11034 <__read_chk@plt+0xabb0>
   10fbc:	movw	ip, #4504	; 0x1198
   10fc0:	ldr	r0, [pc, #484]	; 111ac <__read_chk@plt+0xad28>
   10fc4:	ldr	r6, [r4, ip]
   10fc8:	movw	ip, #4508	; 0x119c
   10fcc:	ldr	ip, [r4, ip]
   10fd0:	add	r0, pc, r0
   10fd4:	cmp	ip, #0
   10fd8:	mov	lr, r0
   10fdc:	ble	1105c <__read_chk@plt+0xabd8>
   10fe0:	ldr	ip, [pc, #456]	; 111b0 <__read_chk@plt+0xad2c>
   10fe4:	add	ip, pc, ip
   10fe8:	stm	sp, {r1, r8}
   10fec:	ldr	r1, [pc, #448]	; 111b4 <__read_chk@plt+0xad30>
   10ff0:	str	r0, [sp, #8]
   10ff4:	mov	r0, #1
   10ff8:	str	r6, [sp, #12]
   10ffc:	add	r1, pc, r1
   11000:	str	lr, [sp, #16]
   11004:	str	ip, [sp, #20]
   11008:	str	r5, [sp, #24]
   1100c:	bl	646c <__printf_chk@plt>
   11010:	ldr	r2, [sp, #44]	; 0x2c
   11014:	ldr	r3, [r7]
   11018:	cmp	r2, r3
   1101c:	bne	11154 <__read_chk@plt+0xacd0>
   11020:	add	sp, sp, #48	; 0x30
   11024:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11028:	ldr	r0, [pc, #392]	; 111b8 <__read_chk@plt+0xad34>
   1102c:	add	r0, pc, r0
   11030:	b	108fc <__read_chk@plt+0xa478>
   11034:	movw	ip, #4504	; 0x1198
   11038:	ldr	r0, [pc, #380]	; 111bc <__read_chk@plt+0xad38>
   1103c:	ldr	r6, [r4, ip]
   11040:	movw	ip, #4508	; 0x119c
   11044:	ldr	ip, [r4, ip]
   11048:	add	r0, pc, r0
   1104c:	ldr	lr, [pc, #364]	; 111c0 <__read_chk@plt+0xad3c>
   11050:	cmp	ip, #0
   11054:	add	lr, pc, lr
   11058:	bgt	10fe0 <__read_chk@plt+0xab5c>
   1105c:	ldr	ip, [pc, #352]	; 111c4 <__read_chk@plt+0xad40>
   11060:	add	ip, pc, ip
   11064:	mov	r5, ip
   11068:	b	10fe8 <__read_chk@plt+0xab64>
   1106c:	ldr	r0, [pc, #340]	; 111c8 <__read_chk@plt+0xad44>
   11070:	add	r0, pc, r0
   11074:	bl	57e8 <puts@plt>
   11078:	b	10ed0 <__read_chk@plt+0xaa4c>
   1107c:	ldr	r0, [pc, #328]	; 111cc <__read_chk@plt+0xad48>
   11080:	add	r0, pc, r0
   11084:	bl	57e8 <puts@plt>
   11088:	b	10d90 <__read_chk@plt+0xa90c>
   1108c:	ldr	r1, [pc, #316]	; 111d0 <__read_chk@plt+0xad4c>
   11090:	add	r1, pc, r1
   11094:	bl	646c <__printf_chk@plt>
   11098:	b	10dd8 <__read_chk@plt+0xa954>
   1109c:	ldr	r1, [pc, #304]	; 111d4 <__read_chk@plt+0xad50>
   110a0:	add	r1, pc, r1
   110a4:	bl	646c <__printf_chk@plt>
   110a8:	b	10dbc <__read_chk@plt+0xa938>
   110ac:	mov	r1, r3
   110b0:	mov	r0, #73	; 0x49
   110b4:	bl	bd3c <__read_chk@plt+0x58b8>
   110b8:	b	10e9c <__read_chk@plt+0xaa18>
   110bc:	ldr	r1, [pc, #276]	; 111d8 <__read_chk@plt+0xad54>
   110c0:	add	r1, pc, r1
   110c4:	b	10c08 <__read_chk@plt+0xa784>
   110c8:	ldr	r1, [pc, #268]	; 111dc <__read_chk@plt+0xad58>
   110cc:	add	r1, pc, r1
   110d0:	b	10b74 <__read_chk@plt+0xa6f0>
   110d4:	ldr	r1, [pc, #260]	; 111e0 <__read_chk@plt+0xad5c>
   110d8:	add	r1, pc, r1
   110dc:	b	10bd4 <__read_chk@plt+0xa750>
   110e0:	ldr	r2, [pc, #252]	; 111e4 <__read_chk@plt+0xad60>
   110e4:	add	r2, pc, r2
   110e8:	mov	r3, r2
   110ec:	b	10f9c <__read_chk@plt+0xab18>
   110f0:	ldr	r1, [pc, #240]	; 111e8 <__read_chk@plt+0xad64>
   110f4:	add	r1, pc, r1
   110f8:	mov	r8, r1
   110fc:	b	10fb4 <__read_chk@plt+0xab30>
   11100:	ldr	r1, [pc, #228]	; 111ec <__read_chk@plt+0xad68>
   11104:	mov	r0, r5
   11108:	add	r1, pc, r1
   1110c:	bl	5974 <strspn@plt>
   11110:	mov	r6, r0
   11114:	mov	r0, r5
   11118:	bl	6088 <strlen@plt>
   1111c:	subs	r3, r6, r0
   11120:	rsbs	r6, r3, #0
   11124:	adcs	r6, r6, r3
   11128:	b	10f54 <__read_chk@plt+0xaad0>
   1112c:	ldr	r1, [r4, #192]	; 0xc0
   11130:	mov	r0, #26
   11134:	bl	bdac <__read_chk@plt+0x5928>
   11138:	b	11010 <__read_chk@plt+0xab8c>
   1113c:	ldr	r1, [pc, #172]	; 111f0 <__read_chk@plt+0xad6c>
   11140:	ldr	r0, [pc, #172]	; 111f4 <__read_chk@plt+0xad70>
   11144:	add	r1, pc, r1
   11148:	add	r0, pc, r0
   1114c:	add	r1, r1, #116	; 0x74
   11150:	bl	3dae8 <__read_chk@plt+0x37664>
   11154:	bl	5d64 <__stack_chk_fail@plt>
   11158:	andeq	r0, fp, r4, lsr r0
   1115c:	andeq	r0, r0, r8, asr #11
   11160:	muleq	r6, r4, r1
   11164:	andeq	lr, sl, ip, ror r6
   11168:	andeq	lr, r6, ip, ror #16
   1116c:	andeq	sp, r6, r4, lsl #27
   11170:	andeq	lr, r6, ip, ror r8
   11174:	andeq	fp, r9, r4, lsr #28
   11178:	andeq	pc, r6, r8, lsl #27
   1117c:	andeq	sp, r7, r4, asr #18
   11180:	andeq	ip, r7, r4, lsl #10
   11184:	andeq	pc, r6, r8, asr #26
   11188:	andeq	pc, r6, r0, asr #26
   1118c:	strdeq	pc, [r6], -r8
   11190:			; <UNDEFINED> instruction: 0x0006fcb8
   11194:			; <UNDEFINED> instruction: 0x0006fcb4
   11198:	muleq	r6, r0, ip
   1119c:	andeq	pc, r6, ip, lsl #25
   111a0:	andeq	sl, r7, r4, ror #26
   111a4:	andeq	pc, r6, ip, ror #22
   111a8:	andeq	pc, r6, ip, asr fp	; <UNPREDICTABLE>
   111ac:	andeq	lr, r6, ip, lsr lr
   111b0:	andeq	sl, r7, r0, lsr pc
   111b4:	ldrdeq	pc, [r6], -ip
   111b8:	andeq	lr, r6, r8, asr fp
   111bc:	andeq	pc, r6, r0, asr #21
   111c0:	andeq	r1, r7, r8, lsr r6
   111c4:	andeq	lr, r6, ip, lsr #27
   111c8:	andeq	pc, r6, r0, lsl #22
   111cc:	andeq	pc, r6, ip, lsl #21
   111d0:	andeq	pc, r6, r8, lsr #21
   111d4:	muleq	r6, r0, sl
   111d8:	strdeq	lr, [r6], -r8
   111dc:			; <UNDEFINED> instruction: 0x0006d7b4
   111e0:	andeq	lr, r6, r0, ror r8
   111e4:	andeq	lr, r6, r8, lsr #26
   111e8:	andeq	lr, r6, r8, lsl sp
   111ec:	andeq	pc, r6, r4, asr #21
   111f0:	andeq	lr, r6, ip, lsr #7
   111f4:	andeq	lr, r6, r4, ror ip
   111f8:	ldr	r3, [pc, #24]	; 11218 <__read_chk@plt+0xad94>
   111fc:	mov	r2, #1
   11200:	ldr	r1, [pc, #20]	; 1121c <__read_chk@plt+0xad98>
   11204:	add	r3, pc, r3
   11208:	add	r1, pc, r1
   1120c:	str	r0, [r3]
   11210:	str	r2, [r1]
   11214:	bx	lr
   11218:	strdeq	pc, [sl], -ip
   1121c:	andeq	r2, fp, r8, ror r2
   11220:	mov	r0, r1
   11224:	b	55a8 <free@plt>
   11228:	mov	r0, r1
   1122c:	b	55a8 <free@plt>
   11230:	ldr	r3, [pc, #500]	; 1142c <__read_chk@plt+0xafa8>
   11234:	push	{r4, r5, r6, r7, r8, lr}
   11238:	mov	r4, r2
   1123c:	ldr	r2, [pc, #492]	; 11430 <__read_chk@plt+0xafac>
   11240:	add	r3, pc, r3
   11244:	sub	sp, sp, #280	; 0x118
   11248:	ldr	ip, [r4, #8]
   1124c:	mov	r5, r1
   11250:	ldr	r6, [r3, r2]
   11254:	cmp	ip, #2
   11258:	ldr	r2, [r6]
   1125c:	str	r2, [sp, #276]	; 0x114
   11260:	ldr	r2, [pc, #460]	; 11434 <__read_chk@plt+0xafb0>
   11264:	ldr	r3, [r3, r2]
   11268:	beq	1135c <__read_chk@plt+0xaed8>
   1126c:	ldr	r3, [r3, #136]	; 0x88
   11270:	cmp	r3, #1
   11274:	ble	112c4 <__read_chk@plt+0xae40>
   11278:	ldr	r3, [r5, #40]	; 0x28
   1127c:	cmn	r3, #1
   11280:	beq	112c4 <__read_chk@plt+0xae40>
   11284:	ldr	r7, [r5, #228]	; 0xe4
   11288:	subs	r3, r7, #2
   1128c:	rsbs	r7, r3, #0
   11290:	adcs	r7, r7, r3
   11294:	cmp	r0, #99	; 0x63
   11298:	beq	11404 <__read_chk@plt+0xaf80>
   1129c:	cmp	r0, #100	; 0x64
   112a0:	beq	112cc <__read_chk@plt+0xae48>
   112a4:	ldr	r2, [sp, #276]	; 0x114
   112a8:	ldr	r3, [r6]
   112ac:	cmp	r2, r3
   112b0:	bne	11428 <__read_chk@plt+0xafa4>
   112b4:	mov	r0, r4
   112b8:	add	sp, sp, #280	; 0x118
   112bc:	pop	{r4, r5, r6, r7, r8, lr}
   112c0:	b	55a8 <free@plt>
   112c4:	mov	r7, #0
   112c8:	b	11294 <__read_chk@plt+0xae10>
   112cc:	cmp	r7, #0
   112d0:	bne	11374 <__read_chk@plt+0xaef0>
   112d4:	ldr	ip, [r4]
   112d8:	add	r8, sp, #20
   112dc:	ldr	r2, [pc, #340]	; 11438 <__read_chk@plt+0xafb4>
   112e0:	mov	r1, #256	; 0x100
   112e4:	mov	r0, r8
   112e8:	mov	r3, r1
   112ec:	add	r2, pc, r2
   112f0:	str	ip, [sp, #4]
   112f4:	str	r2, [sp]
   112f8:	mov	r2, #1
   112fc:	ldr	ip, [r5, #4]
   11300:	str	ip, [sp, #8]
   11304:	bl	60b8 <__snprintf_chk@plt>
   11308:	ldr	r3, [r4, #8]
   1130c:	cmp	r3, #1
   11310:	beq	113dc <__read_chk@plt+0xaf58>
   11314:	cmp	r7, #0
   11318:	beq	113a4 <__read_chk@plt+0xaf20>
   1131c:	mov	r0, r8
   11320:	bl	6088 <strlen@plt>
   11324:	mov	r1, r8
   11328:	mov	r2, r0
   1132c:	add	r0, r5, #144	; 0x90
   11330:	bl	324d8 <__read_chk@plt+0x2c054>
   11334:	ldr	r3, [r4, #8]
   11338:	cmp	r3, #2
   1133c:	beq	113b8 <__read_chk@plt+0xaf34>
   11340:	cmp	r3, #1
   11344:	bne	112a4 <__read_chk@plt+0xae20>
   11348:	mov	r0, r5
   1134c:	bl	40e68 <__read_chk@plt+0x3a9e4>
   11350:	mov	r0, r5
   11354:	bl	41340 <__read_chk@plt+0x3aebc>
   11358:	b	112a4 <__read_chk@plt+0xae20>
   1135c:	ldr	r2, [r3, #4036]	; 0xfc4
   11360:	sub	r2, r2, #2
   11364:	cmp	r2, #1
   11368:	movls	r2, #1
   1136c:	strls	r2, [r4, #8]
   11370:	b	1126c <__read_chk@plt+0xade8>
   11374:	ldr	ip, [r4]
   11378:	add	r8, sp, #20
   1137c:	ldr	r2, [pc, #184]	; 1143c <__read_chk@plt+0xafb8>
   11380:	mov	r1, #256	; 0x100
   11384:	mov	r0, r8
   11388:	mov	r3, r1
   1138c:	add	r2, pc, r2
   11390:	str	ip, [sp, #4]
   11394:	str	r2, [sp]
   11398:	mov	r2, #1
   1139c:	bl	60b8 <__snprintf_chk@plt>
   113a0:	b	11308 <__read_chk@plt+0xae84>
   113a4:	ldr	r0, [pc, #148]	; 11440 <__read_chk@plt+0xafbc>
   113a8:	mov	r1, r8
   113ac:	add	r0, pc, r0
   113b0:	bl	4005c <__read_chk@plt+0x39bd8>
   113b4:	b	11334 <__read_chk@plt+0xaeb0>
   113b8:	ldr	r3, [pc, #132]	; 11444 <__read_chk@plt+0xafc0>
   113bc:	ldr	r2, [r5, #4]
   113c0:	add	r3, pc, r3
   113c4:	ldr	r3, [r3]
   113c8:	cmp	r2, r3
   113cc:	beq	1141c <__read_chk@plt+0xaf98>
   113d0:	mov	r0, r5
   113d4:	bl	23ea0 <__read_chk@plt+0x1da1c>
   113d8:	b	112a4 <__read_chk@plt+0xae20>
   113dc:	ldr	r3, [pc, #100]	; 11448 <__read_chk@plt+0xafc4>
   113e0:	ldr	r2, [r5, #4]
   113e4:	add	r3, pc, r3
   113e8:	ldr	r3, [r3]
   113ec:	cmp	r2, r3
   113f0:	bne	11314 <__read_chk@plt+0xae90>
   113f4:	ldr	r0, [pc, #80]	; 1144c <__read_chk@plt+0xafc8>
   113f8:	mov	r1, r8
   113fc:	add	r0, pc, r0
   11400:	bl	3dae8 <__read_chk@plt+0x37664>
   11404:	ldr	r0, [pc, #68]	; 11450 <__read_chk@plt+0xafcc>
   11408:	ldr	r2, [r5, #4]
   1140c:	add	r0, pc, r0
   11410:	ldr	r1, [r4]
   11414:	bl	40248 <__read_chk@plt+0x39dc4>
   11418:	b	112a4 <__read_chk@plt+0xae20>
   1141c:	mov	r0, #0
   11420:	bl	16fa0 <__read_chk@plt+0x10b1c>
   11424:	b	112a4 <__read_chk@plt+0xae20>
   11428:	bl	5d64 <__stack_chk_fail@plt>
   1142c:			; <UNDEFINED> instruction: 0x000af6bc
   11430:	andeq	r0, r0, r8, asr #11
   11434:	andeq	r0, r0, r4, ror r6
   11438:	andeq	r0, r7, r0, ror r2
   1143c:			; <UNDEFINED> instruction: 0x000701bc
   11440:	strdeq	sp, [r6], -r0
   11444:	andeq	pc, sl, ip, lsr ip	; <UNPREDICTABLE>
   11448:	andeq	pc, sl, r8, lsl ip	; <UNPREDICTABLE>
   1144c:	andeq	sp, r6, r0, lsr #13
   11450:	andeq	r0, r7, r8, lsl r1
   11454:	ldr	r3, [pc, #24]	; 11474 <__read_chk@plt+0xaff0>
   11458:	mov	r2, #1
   1145c:	ldr	r1, [pc, #20]	; 11478 <__read_chk@plt+0xaff4>
   11460:	mov	r0, #28
   11464:	add	r3, pc, r3
   11468:	add	r1, pc, r1
   1146c:	str	r2, [r3, #4]
   11470:	b	74abc <__read_chk@plt+0x6e638>
   11474:	muleq	sl, ip, sp
   11478:			; <UNDEFINED> instruction: 0xffffffe4
   1147c:	push	{r3, lr}
   11480:	bl	37fb8 <__read_chk@plt+0x31b34>
   11484:	mov	r0, #1
   11488:	ldr	r3, [pc, #44]	; 114bc <__read_chk@plt+0xb038>
   1148c:	ldr	r1, [pc, #44]	; 114c0 <__read_chk@plt+0xb03c>
   11490:	ldr	r2, [pc, #44]	; 114c4 <__read_chk@plt+0xb040>
   11494:	add	r3, pc, r3
   11498:	add	r1, pc, r1
   1149c:	str	r0, [r1, #8]
   114a0:	ldr	r3, [r3, r2]
   114a4:	ldr	r0, [r3, #4036]	; 0xfc4
   114a8:	subs	r3, r0, #3
   114ac:	rsbs	r0, r3, #0
   114b0:	adcs	r0, r0, r3
   114b4:	pop	{r3, lr}
   114b8:	b	16fa0 <__read_chk@plt+0x10b1c>
   114bc:	andeq	pc, sl, r8, ror #8
   114c0:	andeq	pc, sl, r8, ror #26
   114c4:	andeq	r0, r0, r4, ror r6
   114c8:	push	{r4, r5, r6, lr}
   114cc:	mov	r1, #0
   114d0:	ldr	r5, [pc, #296]	; 11600 <__read_chk@plt+0xb17c>
   114d4:	ldr	r3, [pc, #296]	; 11604 <__read_chk@plt+0xb180>
   114d8:	add	r5, pc, r5
   114dc:	ldr	r4, [r5, r3]
   114e0:	ldr	r0, [r4]
   114e4:	bl	4b308 <__read_chk@plt+0x44e84>
   114e8:	ldr	r3, [pc, #280]	; 11608 <__read_chk@plt+0xb184>
   114ec:	ldr	r0, [r4]
   114f0:	mov	r1, #24
   114f4:	ldr	r2, [r5, r3]
   114f8:	bl	4b358 <__read_chk@plt+0x44ed4>
   114fc:	ldr	r3, [pc, #264]	; 1160c <__read_chk@plt+0xb188>
   11500:	ldr	r0, [r4]
   11504:	mov	r1, #25
   11508:	ldr	r2, [r5, r3]
   1150c:	bl	4b358 <__read_chk@plt+0x44ed4>
   11510:	ldr	r3, [pc, #248]	; 11610 <__read_chk@plt+0xb18c>
   11514:	ldr	r0, [r4]
   11518:	mov	r1, #23
   1151c:	ldr	r2, [r5, r3]
   11520:	bl	4b358 <__read_chk@plt+0x44ed4>
   11524:	ldr	r3, [pc, #232]	; 11614 <__read_chk@plt+0xb190>
   11528:	ldr	r0, [r4]
   1152c:	mov	r1, #21
   11530:	ldr	r2, [r5, r3]
   11534:	bl	4b358 <__read_chk@plt+0x44ed4>
   11538:	ldr	r3, [pc, #216]	; 11618 <__read_chk@plt+0xb194>
   1153c:	ldr	r0, [r4]
   11540:	mov	r1, #22
   11544:	ldr	r2, [r5, r3]
   11548:	bl	4b358 <__read_chk@plt+0x44ed4>
   1154c:	ldr	r3, [pc, #200]	; 1161c <__read_chk@plt+0xb198>
   11550:	ldr	r0, [r4]
   11554:	mov	r1, #29
   11558:	ldr	r2, [r5, r3]
   1155c:	bl	4b358 <__read_chk@plt+0x44ed4>
   11560:	ldr	r2, [pc, #184]	; 11620 <__read_chk@plt+0xb19c>
   11564:	ldr	r0, [r4]
   11568:	mov	r1, #20
   1156c:	add	r2, pc, r2
   11570:	bl	4b358 <__read_chk@plt+0x44ed4>
   11574:	ldr	r2, [pc, #168]	; 11624 <__read_chk@plt+0xb1a0>
   11578:	ldr	r0, [r4]
   1157c:	mov	r1, #18
   11580:	add	r2, pc, r2
   11584:	bl	4b358 <__read_chk@plt+0x44ed4>
   11588:	ldr	r2, [pc, #152]	; 11628 <__read_chk@plt+0xb1a4>
   1158c:	ldr	r0, [r4]
   11590:	mov	r1, #17
   11594:	add	r2, pc, r2
   11598:	bl	4b358 <__read_chk@plt+0x44ed4>
   1159c:	ldr	r3, [pc, #136]	; 1162c <__read_chk@plt+0xb1a8>
   115a0:	ldr	r2, [pc, #136]	; 11630 <__read_chk@plt+0xb1ac>
   115a4:	ldr	r0, [r4]
   115a8:	ldr	r6, [r5, r3]
   115ac:	add	r2, pc, r2
   115b0:	ldr	r3, [r6]
   115b4:	cmp	r3, #0
   115b8:	ldreq	r3, [pc, #116]	; 11634 <__read_chk@plt+0xb1b0>
   115bc:	ldreq	r2, [r5, r3]
   115c0:	mov	r1, #31
   115c4:	bl	4b358 <__read_chk@plt+0x44ed4>
   115c8:	ldr	r3, [r6, #4]
   115cc:	ldr	r0, [r4]
   115d0:	cmp	r3, #0
   115d4:	bne	115ec <__read_chk@plt+0xb168>
   115d8:	ldr	r3, [pc, #84]	; 11634 <__read_chk@plt+0xb1b0>
   115dc:	mov	r1, #27
   115e0:	ldr	r2, [r5, r3]
   115e4:	pop	{r4, r5, r6, lr}
   115e8:	b	4b358 <__read_chk@plt+0x44ed4>
   115ec:	ldr	r3, [pc, #68]	; 11638 <__read_chk@plt+0xb1b4>
   115f0:	mov	r1, #27
   115f4:	ldr	r2, [r5, r3]
   115f8:	pop	{r4, r5, r6, lr}
   115fc:	b	4b358 <__read_chk@plt+0x44ed4>
   11600:	andeq	pc, sl, r4, lsr #8
   11604:	muleq	r0, ip, r6
   11608:	andeq	r0, r0, ip, lsl #13
   1160c:	andeq	r0, r0, r8, lsr r6
   11610:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11614:	strdeq	r0, [r0], -r8
   11618:	andeq	r0, r0, r4, lsl #12
   1161c:	andeq	r0, r0, r4, asr #11
   11620:	andeq	r0, r0, r0, asr #17
   11624:	andeq	r0, r0, r4, lsr sl
   11628:	andeq	r0, r0, r4, asr #18
   1162c:	andeq	r0, r0, r4, ror r6
   11630:	andeq	r0, r0, r0, asr sp
   11634:	andeq	r0, r0, r0, asr r6
   11638:	andeq	r0, r0, r0, ror #13
   1163c:	push	{r3, r4, r5, lr}
   11640:	ldr	r3, [pc, #160]	; 116e8 <__read_chk@plt+0xb264>
   11644:	ldr	r5, [pc, #160]	; 116ec <__read_chk@plt+0xb268>
   11648:	add	r3, pc, r3
   1164c:	add	r5, pc, r5
   11650:	ldr	r4, [r3]
   11654:	cmp	r4, #0
   11658:	beq	1169c <__read_chk@plt+0xb218>
   1165c:	ldr	r3, [r4, #8]
   11660:	cmp	r3, #0
   11664:	beq	11670 <__read_chk@plt+0xb1ec>
   11668:	ldr	r2, [r4, #12]
   1166c:	blx	r3
   11670:	ldr	r0, [r4, #16]
   11674:	mvn	r1, #0
   11678:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1167c:	cmp	r0, #0
   11680:	str	r0, [r4, #16]
   11684:	ble	116a4 <__read_chk@plt+0xb220>
   11688:	ldr	r3, [pc, #96]	; 116f0 <__read_chk@plt+0xb26c>
   1168c:	mov	r1, #0
   11690:	ldr	r3, [r5, r3]
   11694:	ldr	r0, [r3]
   11698:	bl	440b8 <__read_chk@plt+0x3dc34>
   1169c:	mov	r0, #0
   116a0:	pop	{r3, r4, r5, pc}
   116a4:	ldr	r3, [r4]
   116a8:	ldr	r2, [r4, #4]
   116ac:	cmp	r3, #0
   116b0:	beq	116dc <__read_chk@plt+0xb258>
   116b4:	str	r2, [r3, #4]
   116b8:	mov	r0, r4
   116bc:	ldr	r3, [r4, #4]
   116c0:	mov	r1, #20
   116c4:	ldr	r2, [r4]
   116c8:	str	r2, [r3]
   116cc:	bl	7b7fc <__read_chk@plt+0x75378>
   116d0:	mov	r0, r4
   116d4:	bl	55a8 <free@plt>
   116d8:	b	11688 <__read_chk@plt+0xb204>
   116dc:	ldr	r3, [pc, #16]	; 116f4 <__read_chk@plt+0xb270>
   116e0:	add	r3, pc, r3
   116e4:	b	116b4 <__read_chk@plt+0xb230>
   116e8:			; <UNDEFINED> instruction: 0x000af9b8
   116ec:			; <UNDEFINED> instruction: 0x000af2b0
   116f0:	muleq	r0, ip, r6
   116f4:	andeq	pc, sl, r0, lsr #18
   116f8:	push	{r3, r4, r5, lr}
   116fc:	subs	r4, r0, #0
   11700:	popeq	{r3, r4, r5, pc}
   11704:	ldr	r3, [r4, #16]
   11708:	cmp	r3, #0
   1170c:	movne	r5, #0
   11710:	beq	11730 <__read_chk@plt+0xb2ac>
   11714:	ldr	r3, [r4, #8]
   11718:	ldr	r0, [r3, r5, lsl #2]
   1171c:	add	r5, r5, #1
   11720:	bl	27e40 <__read_chk@plt+0x219bc>
   11724:	ldr	r3, [r4, #16]
   11728:	cmp	r3, r5
   1172c:	bhi	11714 <__read_chk@plt+0xb290>
   11730:	ldr	r0, [r4, #8]
   11734:	bl	55a8 <free@plt>
   11738:	ldr	r0, [r4, #12]
   1173c:	bl	55a8 <free@plt>
   11740:	ldr	r3, [r4, #28]
   11744:	cmp	r3, #0
   11748:	movne	r5, #0
   1174c:	beq	1176c <__read_chk@plt+0xb2e8>
   11750:	ldr	r3, [r4, #24]
   11754:	ldr	r0, [r3, r5, lsl #2]
   11758:	add	r5, r5, #1
   1175c:	bl	27e40 <__read_chk@plt+0x219bc>
   11760:	ldr	r3, [r4, #28]
   11764:	cmp	r3, r5
   11768:	bhi	11750 <__read_chk@plt+0xb2cc>
   1176c:	ldr	r0, [r4, #24]
   11770:	bl	55a8 <free@plt>
   11774:	ldr	r0, [r4]
   11778:	bl	55a8 <free@plt>
   1177c:	ldr	r0, [r4, #4]
   11780:	bl	55a8 <free@plt>
   11784:	mov	r0, r4
   11788:	pop	{r3, r4, r5, lr}
   1178c:	b	55a8 <free@plt>
   11790:	ldr	r3, [pc, #788]	; 11aac <__read_chk@plt+0xb628>
   11794:	movw	r1, #4488	; 0x1188
   11798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1179c:	mov	fp, r0
   117a0:	ldr	r0, [pc, #776]	; 11ab0 <__read_chk@plt+0xb62c>
   117a4:	add	r3, pc, r3
   117a8:	ldr	r2, [fp, #16]
   117ac:	sub	sp, sp, #36	; 0x24
   117b0:	ldr	r8, [pc, #764]	; 11ab4 <__read_chk@plt+0xb630>
   117b4:	mov	r6, #0
   117b8:	ldr	r4, [r3, r0]
   117bc:	movw	r7, #4456	; 0x1168
   117c0:	add	r8, pc, r8
   117c4:	ldr	r5, [r4, r1]
   117c8:	cmp	r5, #2
   117cc:	movne	r5, #4
   117d0:	moveq	r5, #3
   117d4:	cmp	r2, #0
   117d8:	bne	117ec <__read_chk@plt+0xb368>
   117dc:	b	11854 <__read_chk@plt+0xb3d0>
   117e0:	add	r6, r6, #1
   117e4:	cmp	r2, r6
   117e8:	bls	11854 <__read_chk@plt+0xb3d0>
   117ec:	ldr	r3, [fp, #12]
   117f0:	lsl	r9, r6, #2
   117f4:	ldr	r3, [r3, r6, lsl #2]
   117f8:	cmp	r3, #2
   117fc:	bne	117e0 <__read_chk@plt+0xb35c>
   11800:	ldr	r3, [fp, #8]
   11804:	mov	r2, #0
   11808:	ldr	r1, [r4, r7]
   1180c:	ldr	r0, [r3, r6, lsl #2]
   11810:	bl	288a0 <__read_chk@plt+0x2241c>
   11814:	subs	sl, r0, #0
   11818:	beq	11a8c <__read_chk@plt+0xb608>
   1181c:	ldr	r3, [fp, #8]
   11820:	add	r6, r6, #1
   11824:	ldr	r0, [r3, r9]
   11828:	bl	2751c <__read_chk@plt+0x21098>
   1182c:	mov	r1, r8
   11830:	mov	r3, sl
   11834:	mov	r2, r0
   11838:	mov	r0, r5
   1183c:	bl	40318 <__read_chk@plt+0x39e94>
   11840:	mov	r0, sl
   11844:	bl	55a8 <free@plt>
   11848:	ldr	r2, [fp, #16]
   1184c:	cmp	r2, r6
   11850:	bhi	117ec <__read_chk@plt+0xb368>
   11854:	ldr	r3, [fp, #28]
   11858:	mov	r6, #0
   1185c:	ldr	r9, [pc, #596]	; 11ab8 <__read_chk@plt+0xb634>
   11860:	movw	r8, #4456	; 0x1168
   11864:	cmp	r3, #0
   11868:	add	r9, pc, r9
   1186c:	beq	118c4 <__read_chk@plt+0xb440>
   11870:	ldr	r3, [fp, #24]
   11874:	mov	r2, #0
   11878:	ldr	r1, [r4, r8]
   1187c:	ldr	r0, [r3, r6, lsl #2]
   11880:	bl	288a0 <__read_chk@plt+0x2241c>
   11884:	subs	r7, r0, #0
   11888:	beq	11a8c <__read_chk@plt+0xb608>
   1188c:	ldr	r3, [fp, #24]
   11890:	ldr	r0, [r3, r6, lsl #2]
   11894:	add	r6, r6, #1
   11898:	bl	2751c <__read_chk@plt+0x21098>
   1189c:	mov	r3, r7
   118a0:	mov	r1, r9
   118a4:	mov	r2, r0
   118a8:	mov	r0, r5
   118ac:	bl	40318 <__read_chk@plt+0x39e94>
   118b0:	mov	r0, r7
   118b4:	bl	55a8 <free@plt>
   118b8:	ldr	r3, [fp, #28]
   118bc:	cmp	r3, r6
   118c0:	bhi	11870 <__read_chk@plt+0xb3ec>
   118c4:	movw	r3, #4488	; 0x1188
   118c8:	ldr	r3, [r4, r3]
   118cc:	cmp	r3, #2
   118d0:	beq	11940 <__read_chk@plt+0xb4bc>
   118d4:	cmp	r3, #0
   118d8:	bne	118e4 <__read_chk@plt+0xb460>
   118dc:	add	sp, sp, #36	; 0x24
   118e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118e4:	movw	r3, #4456	; 0x1168
   118e8:	ldr	r5, [fp, #16]
   118ec:	ldr	r6, [r4, r3]
   118f0:	mov	lr, #0
   118f4:	ldr	ip, [r4, #4008]	; 0xfa8
   118f8:	ldr	r2, [fp, #4]
   118fc:	ldr	r3, [fp, #8]
   11900:	ldr	r1, [fp]
   11904:	ldr	r0, [r4, #340]	; 0x154
   11908:	str	r6, [sp, #12]
   1190c:	stm	sp, {r5, ip, lr}
   11910:	bl	3f2bc <__read_chk@plt+0x38e38>
   11914:	cmp	r0, #0
   11918:	beq	118dc <__read_chk@plt+0xb458>
   1191c:	bl	25854 <__read_chk@plt+0x1f3d0>
   11920:	ldr	r1, [pc, #404]	; 11abc <__read_chk@plt+0xb638>
   11924:	add	r1, pc, r1
   11928:	mov	r2, r0
   1192c:	ldr	r0, [pc, #396]	; 11ac0 <__read_chk@plt+0xb63c>
   11930:	add	r0, pc, r0
   11934:	add	sp, sp, #36	; 0x24
   11938:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1193c:	b	4005c <__read_chk@plt+0x39bd8>
   11940:	bl	16f80 <__read_chk@plt+0x10afc>
   11944:	cmp	r0, #0
   11948:	streq	r0, [sp, #28]
   1194c:	beq	1195c <__read_chk@plt+0xb4d8>
   11950:	mov	r0, #1
   11954:	str	r0, [sp, #28]
   11958:	bl	16fa0 <__read_chk@plt+0x10b1c>
   1195c:	ldr	r3, [pc, #352]	; 11ac4 <__read_chk@plt+0xb640>
   11960:	ldr	r7, [pc, r3]
   11964:	cmp	r7, #0
   11968:	bne	11aa0 <__read_chk@plt+0xb61c>
   1196c:	ldr	r9, [pc, #340]	; 11ac8 <__read_chk@plt+0xb644>
   11970:	mov	r6, r7
   11974:	ldr	r3, [pc, #336]	; 11acc <__read_chk@plt+0xb648>
   11978:	ldr	r8, [pc, #336]	; 11ad0 <__read_chk@plt+0xb64c>
   1197c:	add	r9, pc, r9
   11980:	ldr	sl, [pc, #332]	; 11ad4 <__read_chk@plt+0xb650>
   11984:	add	r3, pc, r3
   11988:	add	r8, pc, r8
   1198c:	str	r3, [sp, #24]
   11990:	add	sl, pc, sl
   11994:	ldr	r3, [pc, #316]	; 11ad8 <__read_chk@plt+0xb654>
   11998:	add	r3, pc, r3
   1199c:	str	r3, [sp, #20]
   119a0:	mov	r0, r6
   119a4:	bl	55a8 <free@plt>
   119a8:	mov	r0, r9
   119ac:	mov	r1, #1
   119b0:	bl	47310 <__read_chk@plt+0x40e8c>
   119b4:	subs	r6, r0, #0
   119b8:	beq	11a7c <__read_chk@plt+0xb5f8>
   119bc:	ldr	r1, [sp, #24]
   119c0:	bl	5548 <strcasecmp@plt>
   119c4:	cmp	r0, #0
   119c8:	beq	11a10 <__read_chk@plt+0xb58c>
   119cc:	ldr	r3, [r8]
   119d0:	cmp	r3, #0
   119d4:	bne	11a7c <__read_chk@plt+0xb5f8>
   119d8:	mov	r0, r6
   119dc:	ldr	r1, [sp, #20]
   119e0:	bl	5548 <strcasecmp@plt>
   119e4:	cmp	r0, #0
   119e8:	beq	11a7c <__read_chk@plt+0xb5f8>
   119ec:	mov	r0, r5
   119f0:	mov	r1, sl
   119f4:	bl	40318 <__read_chk@plt+0x39e94>
   119f8:	ldr	r3, [r8]
   119fc:	add	r7, r7, #1
   11a00:	cmp	r3, #0
   11a04:	bne	11a10 <__read_chk@plt+0xb58c>
   11a08:	cmp	r7, #3
   11a0c:	bne	119a0 <__read_chk@plt+0xb51c>
   11a10:	ldr	r3, [pc, #196]	; 11adc <__read_chk@plt+0xb658>
   11a14:	add	r3, pc, r3
   11a18:	ldr	r3, [r3]
   11a1c:	cmp	r3, #0
   11a20:	bne	11a60 <__read_chk@plt+0xb5dc>
   11a24:	rsbs	r3, r6, #1
   11a28:	movcc	r3, #0
   11a2c:	cmp	r7, #2
   11a30:	movls	r7, r3
   11a34:	orrhi	r7, r3, #1
   11a38:	cmp	r7, #0
   11a3c:	bne	11a60 <__read_chk@plt+0xb5dc>
   11a40:	mov	r0, r6
   11a44:	bl	55a8 <free@plt>
   11a48:	ldr	r3, [sp, #28]
   11a4c:	cmp	r3, #0
   11a50:	bne	11a70 <__read_chk@plt+0xb5ec>
   11a54:	movw	r3, #4488	; 0x1188
   11a58:	ldr	r3, [r4, r3]
   11a5c:	b	118d4 <__read_chk@plt+0xb450>
   11a60:	movw	r3, #4488	; 0x1188
   11a64:	mov	r2, #0
   11a68:	str	r2, [r4, r3]
   11a6c:	b	11a40 <__read_chk@plt+0xb5bc>
   11a70:	mov	r0, #1
   11a74:	bl	17018 <__read_chk@plt+0x10b94>
   11a78:	b	11a54 <__read_chk@plt+0xb5d0>
   11a7c:	movw	r3, #4488	; 0x1188
   11a80:	mov	r2, #0
   11a84:	str	r2, [r4, r3]
   11a88:	b	11a10 <__read_chk@plt+0xb58c>
   11a8c:	ldr	r0, [pc, #76]	; 11ae0 <__read_chk@plt+0xb65c>
   11a90:	ldr	r1, [pc, #76]	; 11ae4 <__read_chk@plt+0xb660>
   11a94:	add	r0, pc, r0
   11a98:	add	r1, pc, r1
   11a9c:	bl	3dae8 <__read_chk@plt+0x37664>
   11aa0:	mov	r7, #0
   11aa4:	mov	r6, r7
   11aa8:	b	11a10 <__read_chk@plt+0xb58c>
   11aac:	andeq	pc, sl, r8, asr r1	; <UNPREDICTABLE>
   11ab0:	andeq	r0, r0, r4, ror r6
   11ab4:	ldrdeq	pc, [r6], -ip
   11ab8:	andeq	pc, r6, r0, asr sp	; <UNPREDICTABLE>
   11abc:	andeq	pc, r6, ip, lsl #21
   11ac0:	andeq	pc, r6, ip, ror #25
   11ac4:	andeq	r1, fp, r0, lsr #22
   11ac8:	andeq	pc, r6, r0, ror #24
   11acc:	andeq	sp, r6, r0, asr #24
   11ad0:	strdeq	r1, [fp], -r8
   11ad4:	andeq	pc, r6, r0, ror ip	; <UNPREDICTABLE>
   11ad8:	andeq	sp, r6, r8, lsr #24
   11adc:	andeq	r1, fp, ip, ror #20
   11ae0:	andeq	pc, r6, r8, ror #21
   11ae4:	andeq	pc, r6, r8, lsl r9	; <UNPREDICTABLE>
   11ae8:	ldr	r3, [pc, #748]	; 11ddc <__read_chk@plt+0xb958>
   11aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11af0:	mov	r5, r2
   11af4:	ldr	r2, [pc, #740]	; 11de0 <__read_chk@plt+0xb95c>
   11af8:	add	r3, pc, r3
   11afc:	sub	sp, sp, #60	; 0x3c
   11b00:	ldr	r1, [pc, #732]	; 11de4 <__read_chk@plt+0xb960>
   11b04:	ldr	ip, [r5, #20]
   11b08:	ldr	r2, [r3, r2]
   11b0c:	cmp	ip, #0
   11b10:	str	r2, [sp, #36]	; 0x24
   11b14:	ldr	r2, [r2]
   11b18:	str	r2, [sp, #52]	; 0x34
   11b1c:	ldr	r3, [r3, r1]
   11b20:	ldr	r8, [r3]
   11b24:	beq	11dc4 <__read_chk@plt+0xb940>
   11b28:	cmp	r0, #81	; 0x51
   11b2c:	beq	11b60 <__read_chk@plt+0xb6dc>
   11b30:	ldr	r0, [pc, #688]	; 11de8 <__read_chk@plt+0xb964>
   11b34:	add	r0, pc, r0
   11b38:	bl	4005c <__read_chk@plt+0x39bd8>
   11b3c:	mov	r0, r5
   11b40:	bl	116f8 <__read_chk@plt+0xb274>
   11b44:	ldr	ip, [sp, #36]	; 0x24
   11b48:	ldr	r2, [sp, #52]	; 0x34
   11b4c:	ldr	r3, [ip]
   11b50:	cmp	r2, r3
   11b54:	bne	11d4c <__read_chk@plt+0xb8c8>
   11b58:	add	sp, sp, #60	; 0x3c
   11b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b60:	bl	25d50 <__read_chk@plt+0x1f8cc>
   11b64:	subs	r7, r0, #0
   11b68:	beq	11d50 <__read_chk@plt+0xb8cc>
   11b6c:	ldr	r3, [r8, #4]
   11b70:	ldr	r3, [r3, #4]
   11b74:	cmp	r3, #0
   11b78:	beq	11d68 <__read_chk@plt+0xb8e4>
   11b7c:	ldr	r2, [r5, #16]
   11b80:	cmp	r2, #0
   11b84:	moveq	r9, r2
   11b88:	beq	11ca8 <__read_chk@plt+0xb824>
   11b8c:	ldr	ip, [pc, #600]	; 11dec <__read_chk@plt+0xb968>
   11b90:	mov	r9, #0
   11b94:	mov	r4, r9
   11b98:	add	ip, pc, ip
   11b9c:	str	ip, [sp, #24]
   11ba0:	add	ip, sp, #44	; 0x2c
   11ba4:	str	ip, [sp, #28]
   11ba8:	add	ip, sp, #48	; 0x30
   11bac:	str	ip, [sp, #32]
   11bb0:	b	11bc0 <__read_chk@plt+0xb73c>
   11bb4:	add	r4, r4, #1
   11bb8:	cmp	r2, r4
   11bbc:	bls	11ca8 <__read_chk@plt+0xb824>
   11bc0:	ldr	r3, [r5, #12]
   11bc4:	lsl	r6, r4, #2
   11bc8:	ldr	r3, [r3, r4, lsl #2]
   11bcc:	cmp	r3, #0
   11bd0:	bne	11bb4 <__read_chk@plt+0xb730>
   11bd4:	mov	r0, r7
   11bd8:	bl	2634c <__read_chk@plt+0x1fec8>
   11bdc:	mov	r0, r7
   11be0:	ldr	r1, [sp, #24]
   11be4:	bl	2ed04 <__read_chk@plt+0x28880>
   11be8:	cmp	r0, #0
   11bec:	bne	11d2c <__read_chk@plt+0xb8a8>
   11bf0:	ldr	r3, [r8, #4]
   11bf4:	mov	r0, r7
   11bf8:	ldm	r3, {r1, r2}
   11bfc:	bl	2ec40 <__read_chk@plt+0x287bc>
   11c00:	cmp	r0, #0
   11c04:	bne	11d2c <__read_chk@plt+0xb8a8>
   11c08:	ldr	r3, [r5, #8]
   11c0c:	mov	r1, r7
   11c10:	ldr	r0, [r3, r6]
   11c14:	bl	28628 <__read_chk@plt+0x221a4>
   11c18:	cmp	r0, #0
   11c1c:	bne	11d2c <__read_chk@plt+0xb8a8>
   11c20:	mov	r0, r8
   11c24:	add	r1, sp, #44	; 0x2c
   11c28:	add	r2, sp, #48	; 0x30
   11c2c:	bl	44c7c <__read_chk@plt+0x3e7f8>
   11c30:	subs	sl, r0, #0
   11c34:	bne	11cd8 <__read_chk@plt+0xb854>
   11c38:	ldr	r3, [r5, #8]
   11c3c:	mov	r0, r7
   11c40:	ldr	r1, [sp, #44]	; 0x2c
   11c44:	ldr	r2, [sp, #48]	; 0x30
   11c48:	ldr	fp, [r3, r6]
   11c4c:	str	r1, [sp, #16]
   11c50:	str	r2, [sp, #12]
   11c54:	bl	26778 <__read_chk@plt+0x202f4>
   11c58:	mov	r3, r0
   11c5c:	mov	r0, r7
   11c60:	str	r3, [sp, #20]
   11c64:	bl	265d8 <__read_chk@plt+0x20154>
   11c68:	ldr	r1, [sp, #16]
   11c6c:	ldr	r2, [sp, #12]
   11c70:	ldr	r3, [sp, #20]
   11c74:	stm	sp, {r0, sl}
   11c78:	mov	r0, fp
   11c7c:	bl	29d78 <__read_chk@plt+0x238f4>
   11c80:	cmp	r0, #0
   11c84:	bne	11cfc <__read_chk@plt+0xb878>
   11c88:	ldr	r3, [r5, #12]
   11c8c:	mov	r1, #2
   11c90:	add	r4, r4, #1
   11c94:	add	r9, r9, #1
   11c98:	str	r1, [r3, r6]
   11c9c:	ldr	r2, [r5, #16]
   11ca0:	cmp	r2, r4
   11ca4:	bhi	11bc0 <__read_chk@plt+0xb73c>
   11ca8:	ldr	r3, [r5, #20]
   11cac:	cmp	r3, r9
   11cb0:	bne	11d80 <__read_chk@plt+0xb8fc>
   11cb4:	mov	r0, r8
   11cb8:	bl	43938 <__read_chk@plt+0x3d4b4>
   11cbc:	subs	r1, r0, #0
   11cc0:	bgt	11d9c <__read_chk@plt+0xb918>
   11cc4:	mov	r0, r5
   11cc8:	bl	11790 <__read_chk@plt+0xb30c>
   11ccc:	mov	r0, r5
   11cd0:	bl	116f8 <__read_chk@plt+0xb274>
   11cd4:	b	11b44 <__read_chk@plt+0xb6c0>
   11cd8:	bl	25854 <__read_chk@plt+0x1f3d0>
   11cdc:	ldr	r1, [pc, #268]	; 11df0 <__read_chk@plt+0xb96c>
   11ce0:	add	r1, pc, r1
   11ce4:	add	r1, r1, #20
   11ce8:	mov	r2, r0
   11cec:	ldr	r0, [pc, #256]	; 11df4 <__read_chk@plt+0xb970>
   11cf0:	add	r0, pc, r0
   11cf4:	bl	4005c <__read_chk@plt+0x39bd8>
   11cf8:	b	11ccc <__read_chk@plt+0xb848>
   11cfc:	ldr	r3, [r5, #8]
   11d00:	ldr	r0, [r3, r6]
   11d04:	bl	2751c <__read_chk@plt+0x21098>
   11d08:	ldr	r1, [pc, #232]	; 11df8 <__read_chk@plt+0xb974>
   11d0c:	mov	r3, r4
   11d10:	add	r1, pc, r1
   11d14:	add	r1, r1, #20
   11d18:	mov	r2, r0
   11d1c:	ldr	r0, [pc, #216]	; 11dfc <__read_chk@plt+0xb978>
   11d20:	add	r0, pc, r0
   11d24:	bl	4005c <__read_chk@plt+0x39bd8>
   11d28:	b	11ccc <__read_chk@plt+0xb848>
   11d2c:	bl	25854 <__read_chk@plt+0x1f3d0>
   11d30:	ldr	r1, [pc, #200]	; 11e00 <__read_chk@plt+0xb97c>
   11d34:	add	r1, pc, r1
   11d38:	add	r1, r1, #20
   11d3c:	mov	r2, r0
   11d40:	ldr	r0, [pc, #188]	; 11e04 <__read_chk@plt+0xb980>
   11d44:	add	r0, pc, r0
   11d48:	bl	3dae8 <__read_chk@plt+0x37664>
   11d4c:	bl	5d64 <__stack_chk_fail@plt>
   11d50:	ldr	r1, [pc, #176]	; 11e08 <__read_chk@plt+0xb984>
   11d54:	ldr	r0, [pc, #176]	; 11e0c <__read_chk@plt+0xb988>
   11d58:	add	r1, pc, r1
   11d5c:	add	r0, pc, r0
   11d60:	add	r1, r1, #20
   11d64:	bl	3dae8 <__read_chk@plt+0x37664>
   11d68:	ldr	r1, [pc, #160]	; 11e10 <__read_chk@plt+0xb98c>
   11d6c:	ldr	r0, [pc, #160]	; 11e14 <__read_chk@plt+0xb990>
   11d70:	add	r1, pc, r1
   11d74:	add	r0, pc, r0
   11d78:	add	r1, r1, #20
   11d7c:	bl	3dae8 <__read_chk@plt+0x37664>
   11d80:	ldr	r1, [pc, #144]	; 11e18 <__read_chk@plt+0xb994>
   11d84:	mov	r2, r9
   11d88:	ldr	r0, [pc, #140]	; 11e1c <__read_chk@plt+0xb998>
   11d8c:	add	r1, pc, r1
   11d90:	add	r0, pc, r0
   11d94:	add	r1, r1, #20
   11d98:	bl	3dae8 <__read_chk@plt+0x37664>
   11d9c:	ldr	r0, [pc, #124]	; 11e20 <__read_chk@plt+0xb99c>
   11da0:	movw	r3, #2398	; 0x95e
   11da4:	ldr	r2, [pc, #120]	; 11e24 <__read_chk@plt+0xb9a0>
   11da8:	add	r0, pc, r0
   11dac:	add	r2, pc, r2
   11db0:	bl	40110 <__read_chk@plt+0x39c8c>
   11db4:	ldr	r1, [pc, #108]	; 11e28 <__read_chk@plt+0xb9a4>
   11db8:	mov	r0, r8
   11dbc:	add	r1, pc, r1
   11dc0:	bl	467c0 <__read_chk@plt+0x4033c>
   11dc4:	ldr	r1, [pc, #96]	; 11e2c <__read_chk@plt+0xb9a8>
   11dc8:	ldr	r0, [pc, #96]	; 11e30 <__read_chk@plt+0xb9ac>
   11dcc:	add	r1, pc, r1
   11dd0:	add	r0, pc, r0
   11dd4:	add	r1, r1, #20
   11dd8:	bl	3dae8 <__read_chk@plt+0x37664>
   11ddc:	andeq	lr, sl, r4, lsl #28
   11de0:	andeq	r0, r0, r8, asr #11
   11de4:	muleq	r0, ip, r6
   11de8:	andeq	pc, r6, r4, lsr #22
   11dec:	andeq	pc, r6, r4, lsr fp	; <UNPREDICTABLE>
   11df0:	ldrdeq	pc, [r6], -r0
   11df4:	andeq	pc, r6, r0, lsr #20
   11df8:	andeq	pc, r6, r0, lsr #13
   11dfc:	andeq	pc, r6, r0, lsl sl	; <UNPREDICTABLE>
   11e00:	andeq	pc, r6, ip, ror r6	; <UNPREDICTABLE>
   11e04:	andeq	pc, r6, r8, lsr #19
   11e08:	andeq	pc, r6, r8, asr r6	; <UNPREDICTABLE>
   11e0c:	andeq	pc, r6, r4, lsr r9	; <UNPREDICTABLE>
   11e10:	andeq	pc, r6, r0, asr #12
   11e14:	andeq	pc, r6, r4, lsr r9	; <UNPREDICTABLE>
   11e18:	andeq	pc, r6, r4, lsr #12
   11e1c:	ldrdeq	pc, [r6], -r0
   11e20:	andeq	sp, r6, r4, lsl #13
   11e24:	ldrdeq	pc, [r6], -r8
   11e28:			; <UNDEFINED> instruction: 0x0006d6b0
   11e2c:	andeq	pc, r6, r4, ror #11
   11e30:	andeq	pc, r6, r4, ror r8	; <UNPREDICTABLE>
   11e34:	push	{r4, lr}
   11e38:	bl	46fa8 <__read_chk@plt+0x40b24>
   11e3c:	ldr	r3, [pc, #128]	; 11ec4 <__read_chk@plt+0xba40>
   11e40:	ldr	r1, [pc, #128]	; 11ec8 <__read_chk@plt+0xba44>
   11e44:	ldr	r2, [pc, #128]	; 11ecc <__read_chk@plt+0xba48>
   11e48:	add	r3, pc, r3
   11e4c:	add	r1, pc, r1
   11e50:	str	r0, [r1, #12]
   11e54:	ldr	r4, [r3, r2]
   11e58:	ldr	r0, [r4]
   11e5c:	bl	43938 <__read_chk@plt+0x3d4b4>
   11e60:	cmp	r0, #0
   11e64:	bgt	11e98 <__read_chk@plt+0xba14>
   11e68:	mov	r1, #33	; 0x21
   11e6c:	ldr	r0, [r4]
   11e70:	bl	468e8 <__read_chk@plt+0x40464>
   11e74:	ldr	r0, [r4]
   11e78:	bl	46b24 <__read_chk@plt+0x406a0>
   11e7c:	bl	47128 <__read_chk@plt+0x40ca4>
   11e80:	ldr	r3, [pc, #72]	; 11ed0 <__read_chk@plt+0xba4c>
   11e84:	mov	r2, #1
   11e88:	mov	r0, #0
   11e8c:	add	r3, pc, r3
   11e90:	str	r2, [r3]
   11e94:	pop	{r4, pc}
   11e98:	mov	r1, r0
   11e9c:	ldr	r2, [pc, #48]	; 11ed4 <__read_chk@plt+0xba50>
   11ea0:	ldr	r0, [pc, #48]	; 11ed8 <__read_chk@plt+0xba54>
   11ea4:	movw	r3, #1838	; 0x72e
   11ea8:	add	r2, pc, r2
   11eac:	add	r0, pc, r0
   11eb0:	bl	40110 <__read_chk@plt+0x39c8c>
   11eb4:	ldr	r1, [pc, #32]	; 11edc <__read_chk@plt+0xba58>
   11eb8:	ldr	r0, [r4]
   11ebc:	add	r1, pc, r1
   11ec0:	bl	467c0 <__read_chk@plt+0x4033c>
   11ec4:			; <UNDEFINED> instruction: 0x000aeab4
   11ec8:			; <UNDEFINED> instruction: 0x000af3b4
   11ecc:	muleq	r0, ip, r6
   11ed0:	strdeq	r1, [fp], -r4
   11ed4:	ldrdeq	pc, [r6], -ip
   11ed8:	andeq	sp, r6, r0, lsl #11
   11edc:			; <UNDEFINED> instruction: 0x0006d5b0
   11ee0:	ldr	r3, [pc, #184]	; 11fa0 <__read_chk@plt+0xbb1c>
   11ee4:	ldr	r0, [pc, #184]	; 11fa4 <__read_chk@plt+0xbb20>
   11ee8:	add	r3, pc, r3
   11eec:	ldr	r2, [pc, #180]	; 11fa8 <__read_chk@plt+0xbb24>
   11ef0:	push	{r4, r5, r6, lr}
   11ef4:	sub	sp, sp, #8
   11ef8:	ldr	r6, [r3, r0]
   11efc:	mov	r1, sp
   11f00:	ldr	r0, [r6]
   11f04:	str	r0, [sp, #4]
   11f08:	ldr	r5, [r3, r2]
   11f0c:	ldr	r0, [r5]
   11f10:	bl	46d90 <__read_chk@plt+0x4090c>
   11f14:	mov	r4, r0
   11f18:	ldr	r0, [r5]
   11f1c:	bl	43938 <__read_chk@plt+0x3d4b4>
   11f20:	cmp	r0, #0
   11f24:	bgt	11f74 <__read_chk@plt+0xbaf0>
   11f28:	ldr	r0, [pc, #124]	; 11fac <__read_chk@plt+0xbb28>
   11f2c:	mov	r1, r4
   11f30:	ldr	r2, [sp]
   11f34:	add	r0, pc, r0
   11f38:	add	r0, r0, #16
   11f3c:	bl	324d8 <__read_chk@plt+0x2c054>
   11f40:	mov	r0, r4
   11f44:	ldr	r1, [sp]
   11f48:	bl	7b7fc <__read_chk@plt+0x75378>
   11f4c:	mov	r0, r4
   11f50:	bl	55a8 <free@plt>
   11f54:	ldr	r2, [sp, #4]
   11f58:	ldr	r3, [r6]
   11f5c:	mov	r0, #0
   11f60:	cmp	r2, r3
   11f64:	bne	11f70 <__read_chk@plt+0xbaec>
   11f68:	add	sp, sp, #8
   11f6c:	pop	{r4, r5, r6, pc}
   11f70:	bl	5d64 <__stack_chk_fail@plt>
   11f74:	mov	r1, r0
   11f78:	ldr	r2, [pc, #48]	; 11fb0 <__read_chk@plt+0xbb2c>
   11f7c:	ldr	r0, [pc, #48]	; 11fb4 <__read_chk@plt+0xbb30>
   11f80:	movw	r3, #1817	; 0x719
   11f84:	add	r2, pc, r2
   11f88:	add	r0, pc, r0
   11f8c:	bl	40110 <__read_chk@plt+0x39c8c>
   11f90:	ldr	r1, [pc, #32]	; 11fb8 <__read_chk@plt+0xbb34>
   11f94:	ldr	r0, [r5]
   11f98:	add	r1, pc, r1
   11f9c:	bl	467c0 <__read_chk@plt+0x4033c>
   11fa0:	andeq	lr, sl, r4, lsl sl
   11fa4:	andeq	r0, r0, r8, asr #11
   11fa8:	muleq	r0, ip, r6
   11fac:	andeq	pc, sl, ip, asr #5
   11fb0:	andeq	pc, r6, r0, lsl #16
   11fb4:	andeq	sp, r6, r4, lsr #9
   11fb8:	ldrdeq	sp, [r6], -r4
   11fbc:	ldr	r3, [pc, #184]	; 1207c <__read_chk@plt+0xbbf8>
   11fc0:	ldr	r0, [pc, #184]	; 12080 <__read_chk@plt+0xbbfc>
   11fc4:	add	r3, pc, r3
   11fc8:	ldr	r2, [pc, #180]	; 12084 <__read_chk@plt+0xbc00>
   11fcc:	push	{r4, r5, r6, lr}
   11fd0:	sub	sp, sp, #8
   11fd4:	ldr	r6, [r3, r0]
   11fd8:	mov	r1, sp
   11fdc:	ldr	r0, [r6]
   11fe0:	str	r0, [sp, #4]
   11fe4:	ldr	r5, [r3, r2]
   11fe8:	ldr	r0, [r5]
   11fec:	bl	46d90 <__read_chk@plt+0x4090c>
   11ff0:	mov	r4, r0
   11ff4:	ldr	r0, [r5]
   11ff8:	bl	43938 <__read_chk@plt+0x3d4b4>
   11ffc:	cmp	r0, #0
   12000:	bgt	12050 <__read_chk@plt+0xbbcc>
   12004:	ldr	r0, [pc, #124]	; 12088 <__read_chk@plt+0xbc04>
   12008:	mov	r1, r4
   1200c:	ldr	r2, [sp]
   12010:	add	r0, pc, r0
   12014:	add	r0, r0, #56	; 0x38
   12018:	bl	324d8 <__read_chk@plt+0x2c054>
   1201c:	mov	r0, r4
   12020:	ldr	r1, [sp]
   12024:	bl	7b7fc <__read_chk@plt+0x75378>
   12028:	mov	r0, r4
   1202c:	bl	55a8 <free@plt>
   12030:	ldr	r2, [sp, #4]
   12034:	ldr	r3, [r6]
   12038:	mov	r0, #0
   1203c:	cmp	r2, r3
   12040:	bne	1204c <__read_chk@plt+0xbbc8>
   12044:	add	sp, sp, #8
   12048:	pop	{r4, r5, r6, pc}
   1204c:	bl	5d64 <__stack_chk_fail@plt>
   12050:	mov	r1, r0
   12054:	ldr	r2, [pc, #48]	; 1208c <__read_chk@plt+0xbc08>
   12058:	ldr	r0, [pc, #48]	; 12090 <__read_chk@plt+0xbc0c>
   1205c:	movw	r3, #1828	; 0x724
   12060:	add	r2, pc, r2
   12064:	add	r0, pc, r0
   12068:	bl	40110 <__read_chk@plt+0x39c8c>
   1206c:	ldr	r1, [pc, #32]	; 12094 <__read_chk@plt+0xbc10>
   12070:	ldr	r0, [r5]
   12074:	add	r1, pc, r1
   12078:	bl	467c0 <__read_chk@plt+0x4033c>
   1207c:	andeq	lr, sl, r8, lsr r9
   12080:	andeq	r0, r0, r8, asr #11
   12084:	muleq	r0, ip, r6
   12088:	strdeq	pc, [sl], -r0
   1208c:	andeq	pc, r6, r4, lsr #14
   12090:	andeq	sp, r6, r8, asr #7
   12094:	strdeq	sp, [r6], -r8
   12098:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1209c:	mov	r6, r1
   120a0:	mov	r5, r2
   120a4:	mov	r7, r0
   120a8:	bl	46fa8 <__read_chk@plt+0x40b24>
   120ac:	mov	r8, r0
   120b0:	bl	35088 <__read_chk@plt+0x2ec04>
   120b4:	mov	r2, r6
   120b8:	mov	r3, r5
   120bc:	mov	r1, r7
   120c0:	mov	r4, r0
   120c4:	bl	38ff8 <__read_chk@plt+0x32b74>
   120c8:	ldr	r3, [pc, #496]	; 122c0 <__read_chk@plt+0xbe3c>
   120cc:	add	r3, pc, r3
   120d0:	subs	r6, r0, #0
   120d4:	beq	120e0 <__read_chk@plt+0xbc5c>
   120d8:	mov	r0, #0
   120dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   120e0:	ldr	r2, [pc, #476]	; 122c4 <__read_chk@plt+0xbe40>
   120e4:	mov	r1, r6
   120e8:	ldr	r7, [r3, r2]
   120ec:	ldr	r0, [r7]
   120f0:	bl	46d90 <__read_chk@plt+0x4090c>
   120f4:	mov	r5, r0
   120f8:	bl	46f98 <__read_chk@plt+0x40b14>
   120fc:	mov	r2, r5
   12100:	mov	r1, r8
   12104:	mov	r3, r0
   12108:	mov	r9, r0
   1210c:	ldr	r0, [pc, #436]	; 122c8 <__read_chk@plt+0xbe44>
   12110:	add	r0, pc, r0
   12114:	bl	401e0 <__read_chk@plt+0x39d5c>
   12118:	cmn	r8, #1
   1211c:	beq	12224 <__read_chk@plt+0xbda0>
   12120:	cmp	r4, #0
   12124:	beq	1225c <__read_chk@plt+0xbdd8>
   12128:	ldr	r1, [pc, #412]	; 122cc <__read_chk@plt+0xbe48>
   1212c:	mov	r0, r5
   12130:	add	r1, pc, r1
   12134:	bl	61d8 <strcmp@plt>
   12138:	subs	sl, r0, #0
   1213c:	beq	12204 <__read_chk@plt+0xbd80>
   12140:	ldr	r1, [pc, #392]	; 122d0 <__read_chk@plt+0xbe4c>
   12144:	mov	r0, r5
   12148:	add	r1, pc, r1
   1214c:	bl	61d8 <strcmp@plt>
   12150:	subs	sl, r0, #0
   12154:	beq	121a8 <__read_chk@plt+0xbd24>
   12158:	cmp	r9, #0
   1215c:	cmpne	r4, #0
   12160:	beq	12198 <__read_chk@plt+0xbd14>
   12164:	ldr	r3, [r4, #20]
   12168:	tst	r3, #1
   1216c:	bne	12198 <__read_chk@plt+0xbd14>
   12170:	cmp	r6, #0
   12174:	ldr	r0, [r7]
   12178:	moveq	r1, #100	; 0x64
   1217c:	movne	r1, #99	; 0x63
   12180:	bl	468e8 <__read_chk@plt+0x40464>
   12184:	ldr	r0, [r7]
   12188:	ldr	r1, [r4, #8]
   1218c:	bl	46958 <__read_chk@plt+0x404d4>
   12190:	ldr	r0, [r7]
   12194:	bl	46b24 <__read_chk@plt+0x406a0>
   12198:	mov	r0, r5
   1219c:	bl	55a8 <free@plt>
   121a0:	mov	r0, #0
   121a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   121a8:	bl	46fa8 <__read_chk@plt+0x40b24>
   121ac:	ldr	r3, [r4, #40]	; 0x28
   121b0:	cmn	r3, #1
   121b4:	beq	12234 <__read_chk@plt+0xbdb0>
   121b8:	mov	r1, r0
   121bc:	mov	r0, r4
   121c0:	bl	23d9c <__read_chk@plt+0x1d918>
   121c4:	mov	r6, #1
   121c8:	ldr	r0, [r7]
   121cc:	bl	43938 <__read_chk@plt+0x3d4b4>
   121d0:	cmp	r0, #0
   121d4:	ble	12158 <__read_chk@plt+0xbcd4>
   121d8:	mov	r1, r0
   121dc:	ldr	r2, [pc, #240]	; 122d4 <__read_chk@plt+0xbe50>
   121e0:	ldr	r0, [pc, #240]	; 122d8 <__read_chk@plt+0xbe54>
   121e4:	movw	r3, #2179	; 0x883
   121e8:	add	r2, pc, r2
   121ec:	add	r0, pc, r0
   121f0:	bl	40110 <__read_chk@plt+0x39c8c>
   121f4:	ldr	r1, [pc, #224]	; 122dc <__read_chk@plt+0xbe58>
   121f8:	ldr	r0, [r7]
   121fc:	add	r1, pc, r1
   12200:	bl	467c0 <__read_chk@plt+0x4033c>
   12204:	ldr	r0, [r7]
   12208:	bl	43938 <__read_chk@plt+0x3d4b4>
   1220c:	cmp	r0, #0
   12210:	bgt	12294 <__read_chk@plt+0xbe10>
   12214:	mov	r0, r4
   12218:	mov	r6, sl
   1221c:	bl	41044 <__read_chk@plt+0x3abc0>
   12220:	b	12158 <__read_chk@plt+0xbcd4>
   12224:	ldr	r0, [pc, #180]	; 122e0 <__read_chk@plt+0xbe5c>
   12228:	add	r0, pc, r0
   1222c:	bl	4005c <__read_chk@plt+0x39bd8>
   12230:	b	12158 <__read_chk@plt+0xbcd4>
   12234:	ldr	r3, [pc, #168]	; 122e4 <__read_chk@plt+0xbe60>
   12238:	add	r3, pc, r3
   1223c:	ldr	r3, [r3]
   12240:	cmp	r8, r3
   12244:	bne	12270 <__read_chk@plt+0xbdec>
   12248:	ldr	r3, [pc, #152]	; 122e8 <__read_chk@plt+0xbe64>
   1224c:	mov	r6, #1
   12250:	add	r3, pc, r3
   12254:	str	r0, [r3, #12]
   12258:	b	121c8 <__read_chk@plt+0xbd44>
   1225c:	ldr	r0, [pc, #136]	; 122ec <__read_chk@plt+0xbe68>
   12260:	mov	r1, r8
   12264:	add	r0, pc, r0
   12268:	bl	4005c <__read_chk@plt+0x39bd8>
   1226c:	b	12198 <__read_chk@plt+0xbd14>
   12270:	ldr	r1, [pc, #120]	; 122f0 <__read_chk@plt+0xbe6c>
   12274:	mov	r2, r8
   12278:	ldr	r0, [pc, #116]	; 122f4 <__read_chk@plt+0xbe70>
   1227c:	mov	r6, sl
   12280:	add	r1, pc, r1
   12284:	add	r0, pc, r0
   12288:	add	r1, r1, #60	; 0x3c
   1228c:	bl	401e0 <__read_chk@plt+0x39d5c>
   12290:	b	121c8 <__read_chk@plt+0xbd44>
   12294:	mov	r1, r0
   12298:	ldr	r2, [pc, #88]	; 122f8 <__read_chk@plt+0xbe74>
   1229c:	ldr	r0, [pc, #88]	; 122fc <__read_chk@plt+0xbe78>
   122a0:	movw	r3, #2163	; 0x873
   122a4:	add	r2, pc, r2
   122a8:	add	r0, pc, r0
   122ac:	bl	40110 <__read_chk@plt+0x39c8c>
   122b0:	ldr	r1, [pc, #72]	; 12300 <__read_chk@plt+0xbe7c>
   122b4:	ldr	r0, [r7]
   122b8:	add	r1, pc, r1
   122bc:	bl	467c0 <__read_chk@plt+0x4033c>
   122c0:	andeq	lr, sl, r0, lsr r8
   122c4:	muleq	r0, ip, r6
   122c8:	andeq	pc, r6, r4, lsl #13
   122cc:	andeq	pc, r6, r8, lsl #14
   122d0:	andeq	pc, r6, r0, lsl #14
   122d4:	muleq	r6, ip, r5
   122d8:	andeq	sp, r6, r0, asr #4
   122dc:	andeq	sp, r6, r0, ror r2
   122e0:	andeq	pc, r6, r4, lsr #11
   122e4:	andeq	lr, sl, r4, asr #27
   122e8:			; <UNDEFINED> instruction: 0x000aefb0
   122ec:	muleq	r6, ip, r5
   122f0:	andeq	pc, r6, r0, lsr r1	; <UNPREDICTABLE>
   122f4:	ldrdeq	pc, [r6], -r0
   122f8:	andeq	pc, r6, r0, ror #9
   122fc:	andeq	sp, r6, r4, lsl #3
   12300:			; <UNDEFINED> instruction: 0x0006d1b4
   12304:	push	{r4, r5, r6, r7, r8, lr}
   12308:	sub	sp, sp, #32
   1230c:	ldr	r4, [pc, #364]	; 12480 <__read_chk@plt+0xbffc>
   12310:	ldr	r3, [pc, #364]	; 12484 <__read_chk@plt+0xc000>
   12314:	add	r4, pc, r4
   12318:	ldr	r5, [r4, r3]
   1231c:	ldr	r3, [r5]
   12320:	str	r3, [sp, #28]
   12324:	bl	46fa8 <__read_chk@plt+0x40b24>
   12328:	ldr	r3, [pc, #344]	; 12488 <__read_chk@plt+0xc004>
   1232c:	ldr	r4, [r4, r3]
   12330:	mov	r6, r0
   12334:	ldr	r0, [r4]
   12338:	bl	43938 <__read_chk@plt+0x3d4b4>
   1233c:	cmp	r0, #0
   12340:	bgt	12454 <__read_chk@plt+0xbfd0>
   12344:	add	r0, sp, #24
   12348:	bl	2fe08 <__read_chk@plt+0x29984>
   1234c:	subs	r3, r0, #0
   12350:	bne	12400 <__read_chk@plt+0xbf7c>
   12354:	ldr	r2, [sp, #24]
   12358:	cmp	r2, #0
   1235c:	blt	12434 <__read_chk@plt+0xbfb0>
   12360:	mov	r0, #0
   12364:	ldr	r1, [pc, #288]	; 1248c <__read_chk@plt+0xc008>
   12368:	str	r0, [sp, #4]
   1236c:	mvn	ip, #0
   12370:	str	r0, [sp, #8]
   12374:	mov	r3, r2
   12378:	str	r0, [sp, #12]
   1237c:	add	r1, pc, r1
   12380:	ldr	r0, [pc, #264]	; 12490 <__read_chk@plt+0xc00c>
   12384:	mov	r8, #1
   12388:	str	ip, [sp]
   1238c:	str	r1, [sp, #16]
   12390:	add	r0, pc, r0
   12394:	mov	r1, #4
   12398:	str	r8, [sp, #20]
   1239c:	bl	350e4 <__read_chk@plt+0x2ec60>
   123a0:	mov	r7, r0
   123a4:	str	r6, [r0, #8]
   123a8:	str	r8, [r0, #52]	; 0x34
   123ac:	ldr	r0, [pc, #224]	; 12494 <__read_chk@plt+0xc010>
   123b0:	add	r0, pc, r0
   123b4:	bl	401e0 <__read_chk@plt+0x39d5c>
   123b8:	ldr	r0, [r4]
   123bc:	mov	r1, #21
   123c0:	bl	468e8 <__read_chk@plt+0x40464>
   123c4:	mov	r1, r6
   123c8:	ldr	r0, [r4]
   123cc:	bl	46958 <__read_chk@plt+0x404d4>
   123d0:	ldr	r1, [r7, #4]
   123d4:	ldr	r0, [r4]
   123d8:	bl	46958 <__read_chk@plt+0x404d4>
   123dc:	ldr	r0, [r4]
   123e0:	bl	46b24 <__read_chk@plt+0x406a0>
   123e4:	ldr	r2, [sp, #28]
   123e8:	ldr	r3, [r5]
   123ec:	mov	r0, #0
   123f0:	cmp	r2, r3
   123f4:	bne	12450 <__read_chk@plt+0xbfcc>
   123f8:	add	sp, sp, #32
   123fc:	pop	{r4, r5, r6, r7, r8, pc}
   12400:	cmn	r3, #47	; 0x2f
   12404:	beq	12354 <__read_chk@plt+0xbed0>
   12408:	bl	25854 <__read_chk@plt+0x1f3d0>
   1240c:	ldr	r1, [pc, #132]	; 12498 <__read_chk@plt+0xc014>
   12410:	add	r1, pc, r1
   12414:	add	r1, r1, #88	; 0x58
   12418:	mov	r2, r0
   1241c:	ldr	r0, [pc, #120]	; 1249c <__read_chk@plt+0xc018>
   12420:	add	r0, pc, r0
   12424:	bl	401e0 <__read_chk@plt+0x39d5c>
   12428:	ldr	r2, [sp, #24]
   1242c:	cmp	r2, #0
   12430:	bge	12360 <__read_chk@plt+0xbedc>
   12434:	ldr	r0, [r4]
   12438:	mov	r1, #22
   1243c:	bl	468e8 <__read_chk@plt+0x40464>
   12440:	mov	r1, r6
   12444:	ldr	r0, [r4]
   12448:	bl	46958 <__read_chk@plt+0x404d4>
   1244c:	b	123dc <__read_chk@plt+0xbf58>
   12450:	bl	5d64 <__stack_chk_fail@plt>
   12454:	mov	r1, r0
   12458:	ldr	r2, [pc, #64]	; 124a0 <__read_chk@plt+0xc01c>
   1245c:	ldr	r0, [pc, #64]	; 124a4 <__read_chk@plt+0xc020>
   12460:	movw	r3, #1860	; 0x744
   12464:	add	r2, pc, r2
   12468:	add	r0, pc, r0
   1246c:	bl	40110 <__read_chk@plt+0x39c8c>
   12470:	ldr	r1, [pc, #48]	; 124a8 <__read_chk@plt+0xc024>
   12474:	ldr	r0, [r4]
   12478:	add	r1, pc, r1
   1247c:	bl	467c0 <__read_chk@plt+0x4033c>
   12480:	andeq	lr, sl, r8, ror #11
   12484:	andeq	r0, r0, r8, asr #11
   12488:	muleq	r0, ip, r6
   1248c:	andeq	pc, r6, ip, lsr #10
   12490:	andeq	sp, r6, ip, ror sl
   12494:	andeq	pc, r6, r8, lsl r5	; <UNPREDICTABLE>
   12498:	andeq	lr, r6, r0, lsr #31
   1249c:	andeq	pc, r6, r0, ror #8
   124a0:	andeq	pc, r6, r0, lsr #6
   124a4:	andeq	ip, r6, r4, asr #31
   124a8:	strdeq	ip, [r6], -r4
   124ac:	push	{r4, r5, r6, r7, lr}
   124b0:	sub	sp, sp, #8192	; 0x2000
   124b4:	ldr	r4, [pc, #352]	; 1261c <__read_chk@plt+0xc198>
   124b8:	sub	sp, sp, #28
   124bc:	ldr	r3, [pc, #348]	; 12620 <__read_chk@plt+0xc19c>
   124c0:	add	r2, sp, #8192	; 0x2000
   124c4:	add	r4, pc, r4
   124c8:	ldr	r6, [pc, #340]	; 12624 <__read_chk@plt+0xc1a0>
   124cc:	mov	r1, r0
   124d0:	ldr	r5, [r4, r3]
   124d4:	add	r6, pc, r6
   124d8:	ldr	r0, [r6, #96]	; 0x60
   124dc:	ldr	r3, [r5]
   124e0:	str	r3, [r2, #20]
   124e4:	bl	74c40 <__read_chk@plt+0x6e7bc>
   124e8:	cmp	r0, #0
   124ec:	bne	12510 <__read_chk@plt+0xc08c>
   124f0:	add	r3, sp, #8192	; 0x2000
   124f4:	ldr	r2, [r3, #20]
   124f8:	ldr	r3, [r5]
   124fc:	cmp	r2, r3
   12500:	bne	12618 <__read_chk@plt+0xc194>
   12504:	add	sp, sp, #8192	; 0x2000
   12508:	add	sp, sp, #28
   1250c:	pop	{r4, r5, r6, r7, pc}
   12510:	add	r7, sp, #20
   12514:	ldr	r0, [r6, #96]	; 0x60
   12518:	mov	r2, #8192	; 0x2000
   1251c:	mov	r1, r7
   12520:	bl	5a58 <read@plt>
   12524:	cmp	r0, #0
   12528:	beq	12540 <__read_chk@plt+0xc0bc>
   1252c:	movge	r1, r0
   12530:	blt	1259c <__read_chk@plt+0xc118>
   12534:	mov	r0, r7
   12538:	bl	470e4 <__read_chk@plt+0x40c60>
   1253c:	b	124f0 <__read_chk@plt+0xc06c>
   12540:	ldr	ip, [pc, #224]	; 12628 <__read_chk@plt+0xc1a4>
   12544:	mov	r1, #8192	; 0x2000
   12548:	ldr	lr, [pc, #220]	; 1262c <__read_chk@plt+0xc1a8>
   1254c:	mov	r3, r1
   12550:	mov	r2, #1
   12554:	mov	r0, r7
   12558:	add	lr, pc, lr
   1255c:	str	lr, [sp]
   12560:	ldr	ip, [r4, ip]
   12564:	ldr	ip, [ip]
   12568:	str	ip, [sp, #4]
   1256c:	bl	60b8 <__snprintf_chk@plt>
   12570:	mov	r0, r7
   12574:	bl	6088 <strlen@plt>
   12578:	mov	r1, r7
   1257c:	mov	r2, r0
   12580:	add	r0, r6, #56	; 0x38
   12584:	bl	324d8 <__read_chk@plt+0x2c054>
   12588:	ldr	r3, [pc, #160]	; 12630 <__read_chk@plt+0xc1ac>
   1258c:	mov	r2, #1
   12590:	add	r3, pc, r3
   12594:	str	r2, [r3]
   12598:	b	124f0 <__read_chk@plt+0xc06c>
   1259c:	bl	6214 <__errno_location@plt>
   125a0:	ldr	r0, [r0]
   125a4:	cmp	r0, #11
   125a8:	cmpne	r0, #4
   125ac:	moveq	r1, #0
   125b0:	beq	12534 <__read_chk@plt+0xc0b0>
   125b4:	ldr	r3, [pc, #108]	; 12628 <__read_chk@plt+0xc1a4>
   125b8:	ldr	r3, [r4, r3]
   125bc:	ldr	r4, [r3]
   125c0:	bl	5740 <strerror@plt>
   125c4:	ldr	ip, [pc, #104]	; 12634 <__read_chk@plt+0xc1b0>
   125c8:	mov	r1, #8192	; 0x2000
   125cc:	mov	r3, r1
   125d0:	mov	r2, #1
   125d4:	add	ip, pc, ip
   125d8:	str	r4, [sp, #4]
   125dc:	str	ip, [sp]
   125e0:	str	r0, [sp, #8]
   125e4:	mov	r0, r7
   125e8:	bl	60b8 <__snprintf_chk@plt>
   125ec:	mov	r0, r7
   125f0:	bl	6088 <strlen@plt>
   125f4:	mov	r1, r7
   125f8:	mov	r2, r0
   125fc:	add	r0, r6, #56	; 0x38
   12600:	bl	324d8 <__read_chk@plt+0x2c054>
   12604:	ldr	r3, [pc, #44]	; 12638 <__read_chk@plt+0xc1b4>
   12608:	mov	r2, #1
   1260c:	add	r3, pc, r3
   12610:	str	r2, [r3]
   12614:	b	124f0 <__read_chk@plt+0xc06c>
   12618:	bl	5d64 <__stack_chk_fail@plt>
   1261c:	andeq	lr, sl, r8, lsr r4
   12620:	andeq	r0, r0, r8, asr #11
   12624:	andeq	lr, sl, ip, lsr #26
   12628:	strdeq	r0, [r0], -r4
   1262c:	muleq	r6, r8, r3
   12630:	strdeq	r0, [fp], -r0	; <UNPREDICTABLE>
   12634:	andeq	pc, r6, ip, asr #6
   12638:	andeq	r0, fp, r4, ror lr
   1263c:	ldr	ip, [pc, #3960]	; 135bc <__read_chk@plt+0xd138>
   12640:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12644:	subs	sl, r0, #0
   12648:	sub	sp, sp, #2176	; 0x880
   1264c:	ldr	r0, [pc, #3948]	; 135c0 <__read_chk@plt+0xd13c>
   12650:	sub	sp, sp, #4
   12654:	add	ip, pc, ip
   12658:	str	r3, [sp, #28]
   1265c:	str	ip, [sp, #44]	; 0x2c
   12660:	str	r1, [sp, #32]
   12664:	str	r2, [sp, #72]	; 0x48
   12668:	ldr	r0, [ip, r0]
   1266c:	ldr	r9, [sp, #2216]	; 0x8a8
   12670:	ldr	ip, [sp, #2220]	; 0x8ac
   12674:	ldr	r3, [r0]
   12678:	str	r0, [sp, #48]	; 0x30
   1267c:	str	r3, [sp, #2172]	; 0x87c
   12680:	beq	132fc <__read_chk@plt+0xce78>
   12684:	ldr	r5, [sl, #272]	; 0x110
   12688:	cmp	r5, #0
   1268c:	beq	12f34 <__read_chk@plt+0xcab0>
   12690:	ldr	r0, [r5, #4]
   12694:	str	r0, [sp, #24]
   12698:	cmp	ip, #0
   1269c:	ble	12f34 <__read_chk@plt+0xcab0>
   126a0:	add	r1, sp, #96	; 0x60
   126a4:	mov	r4, #0
   126a8:	add	r2, r1, #4
   126ac:	str	r1, [sp, #52]	; 0x34
   126b0:	add	r0, r2, #8
   126b4:	str	sl, [sp, #40]	; 0x28
   126b8:	add	r1, r0, #4
   126bc:	mov	fp, r4
   126c0:	mov	sl, ip
   126c4:	add	r3, r2, #4
   126c8:	str	r2, [sp, #56]	; 0x38
   126cc:	add	r2, r1, #4
   126d0:	str	r3, [sp, #60]	; 0x3c
   126d4:	str	r0, [sp, #64]	; 0x40
   126d8:	str	r1, [sp, #68]	; 0x44
   126dc:	str	r2, [sp, #80]	; 0x50
   126e0:	ldr	r3, [r5]
   126e4:	ldrb	r8, [r9, r4]
   126e8:	cmp	r3, #0
   126ec:	beq	12e68 <__read_chk@plt+0xc9e4>
   126f0:	sub	r3, r8, #26
   126f4:	mov	r2, #0
   126f8:	str	r2, [r5]
   126fc:	cmp	r3, #92	; 0x5c
   12700:	addls	pc, pc, r3, lsl #2
   12704:	b	12f08 <__read_chk@plt+0xca84>
   12708:	b	12ecc <__read_chk@plt+0xca48>
   1270c:	b	12f08 <__read_chk@plt+0xca84>
   12710:	b	12f08 <__read_chk@plt+0xca84>
   12714:	b	12f08 <__read_chk@plt+0xca84>
   12718:	b	12f08 <__read_chk@plt+0xca84>
   1271c:	b	12f08 <__read_chk@plt+0xca84>
   12720:	b	12f08 <__read_chk@plt+0xca84>
   12724:	b	12f08 <__read_chk@plt+0xca84>
   12728:	b	12f08 <__read_chk@plt+0xca84>
   1272c:	b	12de4 <__read_chk@plt+0xc960>
   12730:	b	12f08 <__read_chk@plt+0xca84>
   12734:	b	12f08 <__read_chk@plt+0xca84>
   12738:	b	12cc4 <__read_chk@plt+0xc840>
   1273c:	b	12f08 <__read_chk@plt+0xca84>
   12740:	b	12f08 <__read_chk@plt+0xca84>
   12744:	b	12f08 <__read_chk@plt+0xca84>
   12748:	b	12f08 <__read_chk@plt+0xca84>
   1274c:	b	12f08 <__read_chk@plt+0xca84>
   12750:	b	12f08 <__read_chk@plt+0xca84>
   12754:	b	12f08 <__read_chk@plt+0xca84>
   12758:	b	12c04 <__read_chk@plt+0xc780>
   1275c:	b	12f08 <__read_chk@plt+0xca84>
   12760:	b	12f08 <__read_chk@plt+0xca84>
   12764:	b	12f08 <__read_chk@plt+0xca84>
   12768:	b	12f08 <__read_chk@plt+0xca84>
   1276c:	b	12f08 <__read_chk@plt+0xca84>
   12770:	b	12f08 <__read_chk@plt+0xca84>
   12774:	b	12f08 <__read_chk@plt+0xca84>
   12778:	b	12f08 <__read_chk@plt+0xca84>
   1277c:	b	12f08 <__read_chk@plt+0xca84>
   12780:	b	12f08 <__read_chk@plt+0xca84>
   12784:	b	12f08 <__read_chk@plt+0xca84>
   12788:	b	12f08 <__read_chk@plt+0xca84>
   1278c:	b	12f08 <__read_chk@plt+0xca84>
   12790:	b	12f08 <__read_chk@plt+0xca84>
   12794:	b	12f08 <__read_chk@plt+0xca84>
   12798:	b	12f08 <__read_chk@plt+0xca84>
   1279c:	b	12a74 <__read_chk@plt+0xc5f0>
   127a0:	b	12f08 <__read_chk@plt+0xca84>
   127a4:	b	12f08 <__read_chk@plt+0xca84>
   127a8:	b	129dc <__read_chk@plt+0xc558>
   127ac:	b	1294c <__read_chk@plt+0xc4c8>
   127b0:	b	12f08 <__read_chk@plt+0xca84>
   127b4:	b	12f08 <__read_chk@plt+0xca84>
   127b8:	b	12f08 <__read_chk@plt+0xca84>
   127bc:	b	12f08 <__read_chk@plt+0xca84>
   127c0:	b	12f08 <__read_chk@plt+0xca84>
   127c4:	b	12f08 <__read_chk@plt+0xca84>
   127c8:	b	12f08 <__read_chk@plt+0xca84>
   127cc:	b	12f08 <__read_chk@plt+0xca84>
   127d0:	b	12f08 <__read_chk@plt+0xca84>
   127d4:	b	12f08 <__read_chk@plt+0xca84>
   127d8:	b	12f08 <__read_chk@plt+0xca84>
   127dc:	b	12f08 <__read_chk@plt+0xca84>
   127e0:	b	12f08 <__read_chk@plt+0xca84>
   127e4:	b	12f08 <__read_chk@plt+0xca84>
   127e8:	b	128fc <__read_chk@plt+0xc478>
   127ec:	b	12f08 <__read_chk@plt+0xca84>
   127f0:	b	12f08 <__read_chk@plt+0xca84>
   127f4:	b	12f08 <__read_chk@plt+0xca84>
   127f8:	b	1287c <__read_chk@plt+0xc3f8>
   127fc:	b	12f08 <__read_chk@plt+0xca84>
   12800:	b	12f08 <__read_chk@plt+0xca84>
   12804:	b	12f08 <__read_chk@plt+0xca84>
   12808:	b	12f08 <__read_chk@plt+0xca84>
   1280c:	b	12f08 <__read_chk@plt+0xca84>
   12810:	b	12f08 <__read_chk@plt+0xca84>
   12814:	b	12f08 <__read_chk@plt+0xca84>
   12818:	b	12f08 <__read_chk@plt+0xca84>
   1281c:	b	12f08 <__read_chk@plt+0xca84>
   12820:	b	12f08 <__read_chk@plt+0xca84>
   12824:	b	12f08 <__read_chk@plt+0xca84>
   12828:	b	12f08 <__read_chk@plt+0xca84>
   1282c:	b	12f08 <__read_chk@plt+0xca84>
   12830:	b	12f08 <__read_chk@plt+0xca84>
   12834:	b	12f08 <__read_chk@plt+0xca84>
   12838:	b	12f08 <__read_chk@plt+0xca84>
   1283c:	b	12f08 <__read_chk@plt+0xca84>
   12840:	b	12f08 <__read_chk@plt+0xca84>
   12844:	b	12f08 <__read_chk@plt+0xca84>
   12848:	b	12f08 <__read_chk@plt+0xca84>
   1284c:	b	12f08 <__read_chk@plt+0xca84>
   12850:	b	12f08 <__read_chk@plt+0xca84>
   12854:	b	12f08 <__read_chk@plt+0xca84>
   12858:	b	12f08 <__read_chk@plt+0xca84>
   1285c:	b	12f08 <__read_chk@plt+0xca84>
   12860:	b	12f08 <__read_chk@plt+0xca84>
   12864:	b	12f08 <__read_chk@plt+0xca84>
   12868:	b	12f08 <__read_chk@plt+0xca84>
   1286c:	b	12f08 <__read_chk@plt+0xca84>
   12870:	b	12f08 <__read_chk@plt+0xca84>
   12874:	b	12f08 <__read_chk@plt+0xca84>
   12878:	b	1287c <__read_chk@plt+0xc3f8>
   1287c:	ldr	ip, [sp, #40]	; 0x28
   12880:	cmp	ip, #0
   12884:	beq	12894 <__read_chk@plt+0xc410>
   12888:	ldr	r3, [ip, #40]	; 0x28
   1288c:	cmn	r3, #1
   12890:	bne	12964 <__read_chk@plt+0xc4e0>
   12894:	bl	3fc64 <__read_chk@plt+0x397e0>
   12898:	cmp	r0, #0
   1289c:	beq	133ec <__read_chk@plt+0xcf68>
   128a0:	cmp	r8, #86	; 0x56
   128a4:	ldr	r3, [pc, #3352]	; 135c4 <__read_chk@plt+0xd140>
   128a8:	ldr	ip, [sp, #44]	; 0x2c
   128ac:	beq	13410 <__read_chk@plt+0xcf8c>
   128b0:	cmp	r8, #118	; 0x76
   128b4:	beq	13438 <__read_chk@plt+0xcfb4>
   128b8:	ldr	r3, [ip, r3]
   128bc:	ldr	r0, [r3, #136]	; 0x88
   128c0:	bl	3f92c <__read_chk@plt+0x394a8>
   128c4:	ldr	ip, [sp, #24]
   128c8:	add	r6, sp, #124	; 0x7c
   128cc:	ldr	r2, [pc, #3316]	; 135c8 <__read_chk@plt+0xd144>
   128d0:	mov	r1, #1024	; 0x400
   128d4:	str	r8, [sp, #8]
   128d8:	add	r2, pc, r2
   128dc:	str	ip, [sp, #4]
   128e0:	str	r2, [sp]
   128e4:	mov	r3, r1
   128e8:	mov	r2, #1
   128ec:	str	r0, [sp, #12]
   128f0:	mov	r0, r6
   128f4:	bl	60b8 <__snprintf_chk@plt>
   128f8:	b	129c0 <__read_chk@plt+0xc53c>
   128fc:	ldr	r3, [pc, #3272]	; 135cc <__read_chk@plt+0xd148>
   12900:	ldr	ip, [sp, #44]	; 0x2c
   12904:	ldr	r3, [ip, r3]
   12908:	ldr	r3, [r3]
   1290c:	cmp	r3, #0
   12910:	beq	12e4c <__read_chk@plt+0xc9c8>
   12914:	ldr	r3, [pc, #3252]	; 135d0 <__read_chk@plt+0xd14c>
   12918:	ldr	r3, [ip, r3]
   1291c:	ldr	r3, [r3]
   12920:	tst	r3, #32768	; 0x8000
   12924:	bne	12fa4 <__read_chk@plt+0xcb20>
   12928:	ldr	r3, [pc, #3236]	; 135d4 <__read_chk@plt+0xd150>
   1292c:	add	r4, r4, #1
   12930:	cmp	r4, sl
   12934:	mov	r2, #1
   12938:	add	r3, pc, r3
   1293c:	str	r2, [r3, #108]	; 0x6c
   12940:	bne	126e0 <__read_chk@plt+0xc25c>
   12944:	mov	r0, fp
   12948:	b	12ca4 <__read_chk@plt+0xc820>
   1294c:	ldr	ip, [sp, #40]	; 0x28
   12950:	cmp	ip, #0
   12954:	beq	130e8 <__read_chk@plt+0xcc64>
   12958:	ldr	r3, [ip, #40]	; 0x28
   1295c:	cmn	r3, #1
   12960:	beq	130e8 <__read_chk@plt+0xcc64>
   12964:	add	r3, sp, #1152	; 0x480
   12968:	ldr	r2, [pc, #3176]	; 135d8 <__read_chk@plt+0xd154>
   1296c:	sub	r7, r3, #4
   12970:	mov	r1, #16
   12974:	add	r2, pc, r2
   12978:	str	r8, [sp, #4]
   1297c:	str	r2, [sp]
   12980:	mov	r3, r1
   12984:	mov	r0, r7
   12988:	mov	r2, #1
   1298c:	bl	60b8 <__snprintf_chk@plt>
   12990:	ldr	r2, [pc, #3140]	; 135dc <__read_chk@plt+0xd158>
   12994:	mov	r1, #1024	; 0x400
   12998:	ldr	ip, [sp, #24]
   1299c:	add	r6, sp, #124	; 0x7c
   129a0:	add	r2, pc, r2
   129a4:	mov	r3, r1
   129a8:	str	r7, [sp, #8]
   129ac:	str	ip, [sp, #4]
   129b0:	str	r2, [sp]
   129b4:	mov	r0, r6
   129b8:	mov	r2, #1
   129bc:	bl	60b8 <__snprintf_chk@plt>
   129c0:	mov	r0, r6
   129c4:	bl	6088 <strlen@plt>
   129c8:	mov	r1, r6
   129cc:	mov	r2, r0
   129d0:	ldr	r0, [sp, #28]
   129d4:	bl	324d8 <__read_chk@plt+0x2c054>
   129d8:	b	12e4c <__read_chk@plt+0xc9c8>
   129dc:	ldr	r3, [pc, #3048]	; 135cc <__read_chk@plt+0xd148>
   129e0:	ldr	ip, [sp, #44]	; 0x2c
   129e4:	ldr	r3, [ip, r3]
   129e8:	ldr	r3, [r3]
   129ec:	cmp	r3, #0
   129f0:	beq	12e4c <__read_chk@plt+0xc9c8>
   129f4:	ldr	ip, [sp, #24]
   129f8:	add	r6, sp, #124	; 0x7c
   129fc:	ldr	r2, [pc, #3036]	; 135e0 <__read_chk@plt+0xd15c>
   12a00:	mov	r1, #1024	; 0x400
   12a04:	mov	r3, r1
   12a08:	mov	r0, r6
   12a0c:	str	ip, [sp, #4]
   12a10:	add	r2, pc, r2
   12a14:	str	r2, [sp]
   12a18:	mov	r2, #1
   12a1c:	bl	60b8 <__snprintf_chk@plt>
   12a20:	mov	r0, r6
   12a24:	bl	6088 <strlen@plt>
   12a28:	mov	r1, r6
   12a2c:	mov	r2, r0
   12a30:	ldr	r0, [sp, #28]
   12a34:	bl	324d8 <__read_chk@plt+0x2c054>
   12a38:	ldr	ip, [sp, #40]	; 0x28
   12a3c:	ldr	r1, [pc, #2976]	; 135e4 <__read_chk@plt+0xd160>
   12a40:	mov	r2, #0
   12a44:	ldr	r0, [ip, #4]
   12a48:	add	r1, pc, r1
   12a4c:	bl	37e3c <__read_chk@plt+0x319b8>
   12a50:	ldr	r3, [pc, #2960]	; 135e8 <__read_chk@plt+0xd164>
   12a54:	ldr	ip, [sp, #44]	; 0x2c
   12a58:	mov	r1, #1000	; 0x3e8
   12a5c:	ldr	r6, [ip, r3]
   12a60:	ldr	r0, [r6]
   12a64:	bl	46958 <__read_chk@plt+0x404d4>
   12a68:	ldr	r0, [r6]
   12a6c:	bl	46b24 <__read_chk@plt+0x406a0>
   12a70:	b	12e4c <__read_chk@plt+0xc9c8>
   12a74:	ldr	ip, [sp, #40]	; 0x28
   12a78:	ldr	r3, [pc, #2892]	; 135cc <__read_chk@plt+0xd148>
   12a7c:	cmp	ip, #0
   12a80:	ldr	ip, [sp, #44]	; 0x2c
   12a84:	ldr	r3, [ip, r3]
   12a88:	ldr	r6, [r3]
   12a8c:	beq	12f3c <__read_chk@plt+0xcab8>
   12a90:	ldr	ip, [sp, #40]	; 0x28
   12a94:	ldr	r3, [ip, #40]	; 0x28
   12a98:	cmn	r3, #1
   12a9c:	beq	12f3c <__read_chk@plt+0xcab8>
   12aa0:	bl	3fc64 <__read_chk@plt+0x397e0>
   12aa4:	add	r3, sp, #1152	; 0x480
   12aa8:	sub	r7, r3, #4
   12aac:	ldr	r2, [pc, #2872]	; 135ec <__read_chk@plt+0xd168>
   12ab0:	mov	r1, #1024	; 0x400
   12ab4:	mov	r3, r1
   12ab8:	add	r2, pc, r2
   12abc:	str	r2, [sp]
   12ac0:	mov	r2, #1
   12ac4:	mov	ip, r0
   12ac8:	ldr	r0, [sp, #24]
   12acc:	str	ip, [sp, #20]
   12ad0:	str	r0, [sp, #4]
   12ad4:	mov	r0, r7
   12ad8:	bl	60b8 <__snprintf_chk@plt>
   12adc:	mov	r0, r7
   12ae0:	bl	6088 <strlen@plt>
   12ae4:	mov	r1, r7
   12ae8:	mov	r2, r0
   12aec:	ldr	r0, [sp, #28]
   12af0:	bl	324d8 <__read_chk@plt+0x2c054>
   12af4:	cmp	r6, #0
   12af8:	ldr	ip, [sp, #20]
   12afc:	mov	r3, #0
   12b00:	movne	r6, #2
   12b04:	moveq	r6, #3
   12b08:	ldr	r8, [pc, #2784]	; 135f0 <__read_chk@plt+0xd16c>
   12b0c:	cmp	ip, #0
   12b10:	ldr	ip, [pc, #2780]	; 135f4 <__read_chk@plt+0xd170>
   12b14:	orr	r6, r6, r3
   12b18:	add	r8, pc, r8
   12b1c:	moveq	r2, #8
   12b20:	add	ip, pc, ip
   12b24:	movne	r2, #0
   12b28:	str	ip, [sp, #36]	; 0x24
   12b2c:	orr	ip, r6, r2
   12b30:	add	r6, r8, #8
   12b34:	add	r8, r8, #128	; 0x80
   12b38:	str	r4, [sp, #76]	; 0x4c
   12b3c:	mov	r4, r8
   12b40:	mov	r8, ip
   12b44:	b	12b54 <__read_chk@plt+0xc6d0>
   12b48:	add	r6, r6, #12
   12b4c:	cmp	r6, r4
   12b50:	beq	12bb8 <__read_chk@plt+0xc734>
   12b54:	ldr	r3, [r6]
   12b58:	tst	r8, r3
   12b5c:	bne	12b48 <__read_chk@plt+0xc6c4>
   12b60:	ldr	ip, [sp, #36]	; 0x24
   12b64:	mov	r1, #1024	; 0x400
   12b68:	mov	r3, r1
   12b6c:	mov	r2, #1
   12b70:	mov	r0, r7
   12b74:	add	r6, r6, #12
   12b78:	str	ip, [sp]
   12b7c:	ldr	ip, [sp, #24]
   12b80:	str	ip, [sp, #4]
   12b84:	ldr	lr, [r6, #-20]	; 0xffffffec
   12b88:	str	lr, [sp, #8]
   12b8c:	ldr	lr, [r6, #-16]
   12b90:	str	lr, [sp, #12]
   12b94:	bl	60b8 <__snprintf_chk@plt>
   12b98:	mov	r0, r7
   12b9c:	bl	6088 <strlen@plt>
   12ba0:	mov	r1, r7
   12ba4:	mov	r2, r0
   12ba8:	ldr	r0, [sp, #28]
   12bac:	bl	324d8 <__read_chk@plt+0x2c054>
   12bb0:	cmp	r6, r4
   12bb4:	bne	12b54 <__read_chk@plt+0xc6d0>
   12bb8:	ldr	ip, [sp, #24]
   12bbc:	mov	r1, #1024	; 0x400
   12bc0:	ldr	r2, [pc, #2608]	; 135f8 <__read_chk@plt+0xd174>
   12bc4:	mov	r3, r1
   12bc8:	mov	r0, r7
   12bcc:	ldr	r4, [sp, #76]	; 0x4c
   12bd0:	str	ip, [sp, #4]
   12bd4:	add	r2, pc, r2
   12bd8:	str	ip, [sp, #8]
   12bdc:	str	r2, [sp]
   12be0:	mov	r2, #1
   12be4:	bl	60b8 <__snprintf_chk@plt>
   12be8:	mov	r0, r7
   12bec:	bl	6088 <strlen@plt>
   12bf0:	mov	r1, r7
   12bf4:	mov	r2, r0
   12bf8:	ldr	r0, [sp, #28]
   12bfc:	bl	324d8 <__read_chk@plt+0x2c054>
   12c00:	b	12e4c <__read_chk@plt+0xc9c8>
   12c04:	ldr	ip, [sp, #24]
   12c08:	add	r4, sp, #124	; 0x7c
   12c0c:	ldr	r2, [pc, #2536]	; 135fc <__read_chk@plt+0xd178>
   12c10:	mov	r1, #1024	; 0x400
   12c14:	mov	r3, r1
   12c18:	mov	r0, r4
   12c1c:	str	ip, [sp, #4]
   12c20:	add	r2, pc, r2
   12c24:	str	r2, [sp]
   12c28:	mov	r2, #1
   12c2c:	ldr	sl, [sp, #40]	; 0x28
   12c30:	bl	60b8 <__snprintf_chk@plt>
   12c34:	mov	r0, r4
   12c38:	bl	6088 <strlen@plt>
   12c3c:	mov	r1, r4
   12c40:	mov	r2, r0
   12c44:	ldr	r0, [sp, #28]
   12c48:	bl	324d8 <__read_chk@plt+0x2c054>
   12c4c:	cmp	sl, #0
   12c50:	beq	13314 <__read_chk@plt+0xce90>
   12c54:	ldr	r3, [sl, #40]	; 0x28
   12c58:	cmn	r3, #1
   12c5c:	beq	13314 <__read_chk@plt+0xce90>
   12c60:	mov	r0, sl
   12c64:	bl	40e68 <__read_chk@plt+0x3a9e4>
   12c68:	mov	r0, sl
   12c6c:	bl	41340 <__read_chk@plt+0x3aebc>
   12c70:	ldr	r3, [sl, #248]	; 0xf8
   12c74:	cmp	r3, #0
   12c78:	beq	12c88 <__read_chk@plt+0xc804>
   12c7c:	ldr	r0, [sl, #4]
   12c80:	mov	r1, #0
   12c84:	blx	r3
   12c88:	mov	r0, sl
   12c8c:	mov	r3, #17
   12c90:	str	r3, [r0], #64	; 0x40
   12c94:	bl	2634c <__read_chk@plt+0x1fec8>
   12c98:	mov	r0, sl
   12c9c:	bl	40ec4 <__read_chk@plt+0x3aa40>
   12ca0:	mov	r0, #0
   12ca4:	ldr	ip, [sp, #48]	; 0x30
   12ca8:	ldr	r2, [sp, #2172]	; 0x87c
   12cac:	ldr	r3, [ip]
   12cb0:	cmp	r2, r3
   12cb4:	bne	135b0 <__read_chk@plt+0xd12c>
   12cb8:	add	sp, sp, #2176	; 0x880
   12cbc:	add	sp, sp, #4
   12cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cc4:	ldr	ip, [sp, #40]	; 0x28
   12cc8:	cmp	ip, #0
   12ccc:	beq	12cdc <__read_chk@plt+0xc858>
   12cd0:	ldr	r3, [ip, #40]	; 0x28
   12cd4:	cmn	r3, #1
   12cd8:	bne	12964 <__read_chk@plt+0xc4e0>
   12cdc:	ldr	ip, [sp, #44]	; 0x2c
   12ce0:	add	r6, sp, #124	; 0x7c
   12ce4:	ldr	r3, [pc, #2264]	; 135c4 <__read_chk@plt+0xd140>
   12ce8:	ldr	r3, [ip, r3]
   12cec:	ldr	r0, [r3, #4036]	; 0xfc4
   12cf0:	subs	r1, r0, #3
   12cf4:	rsbs	r0, r1, #0
   12cf8:	adcs	r0, r0, r1
   12cfc:	bl	16fa0 <__read_chk@plt+0x10b1c>
   12d00:	bl	377b4 <__read_chk@plt+0x31330>
   12d04:	ldr	ip, [sp, #24]
   12d08:	ldr	r2, [pc, #2288]	; 13600 <__read_chk@plt+0xd17c>
   12d0c:	mov	r1, #1024	; 0x400
   12d10:	mov	r3, r1
   12d14:	mov	r0, r6
   12d18:	str	ip, [sp, #4]
   12d1c:	add	r2, pc, r2
   12d20:	str	r2, [sp]
   12d24:	mov	r2, #1
   12d28:	bl	60b8 <__snprintf_chk@plt>
   12d2c:	mov	r0, r6
   12d30:	bl	6088 <strlen@plt>
   12d34:	mov	r1, r6
   12d38:	mov	r2, r0
   12d3c:	ldr	r0, [sp, #28]
   12d40:	bl	324d8 <__read_chk@plt+0x2c054>
   12d44:	bl	5d88 <fork@plt>
   12d48:	cmp	r0, #0
   12d4c:	blt	13460 <__read_chk@plt+0xcfdc>
   12d50:	bne	135b4 <__read_chk@plt+0xd130>
   12d54:	ldr	r3, [pc, #2160]	; 135cc <__read_chk@plt+0xd148>
   12d58:	ldr	ip, [sp, #44]	; 0x2c
   12d5c:	ldr	r3, [ip, r3]
   12d60:	ldr	r3, [r3]
   12d64:	cmp	r3, #0
   12d68:	bne	13594 <__read_chk@plt+0xd110>
   12d6c:	ldr	r7, [pc, #2192]	; 13604 <__read_chk@plt+0xd180>
   12d70:	add	r7, pc, r7
   12d74:	ldr	r3, [r7, #112]	; 0x70
   12d78:	cmp	r3, #0
   12d7c:	bne	12e4c <__read_chk@plt+0xc9c8>
   12d80:	ldr	r3, [pc, #2144]	; 135e8 <__read_chk@plt+0xd164>
   12d84:	mov	r1, #16
   12d88:	ldr	ip, [sp, #44]	; 0x2c
   12d8c:	ldr	r6, [ip, r3]
   12d90:	ldr	r0, [r6]
   12d94:	bl	468e8 <__read_chk@plt+0x40464>
   12d98:	ldr	r1, [pc, #2152]	; 13608 <__read_chk@plt+0xd184>
   12d9c:	mov	r2, #1
   12da0:	ldr	r0, [r6]
   12da4:	add	r1, pc, r1
   12da8:	bl	469c8 <__read_chk@plt+0x40544>
   12dac:	ldr	r0, [r6]
   12db0:	bl	46b24 <__read_chk@plt+0x406a0>
   12db4:	ldr	r0, [sp, #32]
   12db8:	mov	r3, #1
   12dbc:	str	r3, [r7, #112]	; 0x70
   12dc0:	bl	265d8 <__read_chk@plt+0x20154>
   12dc4:	cmp	r0, #0
   12dc8:	bne	12e4c <__read_chk@plt+0xc9c8>
   12dcc:	ldr	r0, [r6]
   12dd0:	mov	r1, #19
   12dd4:	bl	468e8 <__read_chk@plt+0x40464>
   12dd8:	ldr	r0, [r6]
   12ddc:	bl	46b24 <__read_chk@plt+0x406a0>
   12de0:	b	12e4c <__read_chk@plt+0xc9c8>
   12de4:	ldr	ip, [sp, #24]
   12de8:	add	r6, sp, #124	; 0x7c
   12dec:	ldr	r2, [pc, #2072]	; 1360c <__read_chk@plt+0xd188>
   12df0:	mov	r1, #1024	; 0x400
   12df4:	mov	r3, r1
   12df8:	mov	r0, r6
   12dfc:	str	ip, [sp, #4]
   12e00:	add	r2, pc, r2
   12e04:	str	r2, [sp]
   12e08:	mov	r2, #1
   12e0c:	bl	60b8 <__snprintf_chk@plt>
   12e10:	mov	r0, r6
   12e14:	bl	6088 <strlen@plt>
   12e18:	mov	r1, r6
   12e1c:	mov	r2, r0
   12e20:	ldr	r0, [sp, #28]
   12e24:	bl	324d8 <__read_chk@plt+0x2c054>
   12e28:	bl	371bc <__read_chk@plt+0x30d38>
   12e2c:	mov	r6, r0
   12e30:	bl	6088 <strlen@plt>
   12e34:	mov	r1, r6
   12e38:	mov	r2, r0
   12e3c:	ldr	r0, [sp, #28]
   12e40:	bl	324d8 <__read_chk@plt+0x2c054>
   12e44:	mov	r0, r6
   12e48:	bl	55a8 <free@plt>
   12e4c:	add	r4, r4, #1
   12e50:	cmp	r4, sl
   12e54:	beq	12944 <__read_chk@plt+0xc4c0>
   12e58:	ldr	r3, [r5]
   12e5c:	ldrb	r8, [r9, r4]
   12e60:	cmp	r3, #0
   12e64:	bne	126f0 <__read_chk@plt+0xc26c>
   12e68:	ldr	r3, [pc, #1952]	; 13610 <__read_chk@plt+0xd18c>
   12e6c:	add	r3, pc, r3
   12e70:	ldr	r3, [r3, #116]	; 0x74
   12e74:	cmp	r3, #0
   12e78:	beq	12e90 <__read_chk@plt+0xca0c>
   12e7c:	ldr	ip, [sp, #24]
   12e80:	cmp	r8, ip
   12e84:	moveq	r3, #1
   12e88:	streq	r3, [r5]
   12e8c:	beq	12e4c <__read_chk@plt+0xc9c8>
   12e90:	ldr	r3, [pc, #1916]	; 13614 <__read_chk@plt+0xd190>
   12e94:	cmp	r8, #13
   12e98:	cmpne	r8, #10
   12e9c:	mov	r1, r8
   12ea0:	ldr	r0, [sp, #32]
   12ea4:	add	r3, pc, r3
   12ea8:	movne	r8, #0
   12eac:	moveq	r8, #1
   12eb0:	str	r8, [r3, #116]	; 0x74
   12eb4:	bl	32464 <__read_chk@plt+0x2bfe0>
   12eb8:	mov	r0, fp
   12ebc:	mov	r1, #1
   12ec0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   12ec4:	mov	fp, r0
   12ec8:	b	12e4c <__read_chk@plt+0xc9c8>
   12ecc:	ldr	ip, [sp, #40]	; 0x28
   12ed0:	cmp	ip, #0
   12ed4:	beq	12fb4 <__read_chk@plt+0xcb30>
   12ed8:	ldr	r3, [ip, #40]	; 0x28
   12edc:	cmn	r3, #1
   12ee0:	beq	12fb4 <__read_chk@plt+0xcb30>
   12ee4:	ldr	r2, [pc, #1836]	; 13618 <__read_chk@plt+0xd194>
   12ee8:	add	r3, sp, #1152	; 0x480
   12eec:	sub	r7, r3, #4
   12ef0:	add	r2, pc, r2
   12ef4:	ldr	r2, [r2]
   12ef8:	strh	r2, [r3, #-4]
   12efc:	lsr	r2, r2, #16
   12f00:	strb	r2, [sp, #1150]	; 0x47e
   12f04:	b	12990 <__read_chk@plt+0xc50c>
   12f08:	ldr	ip, [sp, #24]
   12f0c:	cmp	r8, ip
   12f10:	beq	12e90 <__read_chk@plt+0xca0c>
   12f14:	mov	r1, ip
   12f18:	ldr	r0, [sp, #32]
   12f1c:	bl	32464 <__read_chk@plt+0x2bfe0>
   12f20:	mov	r0, fp
   12f24:	mov	r1, #1
   12f28:	bl	7cfd8 <__read_chk@plt+0x76b54>
   12f2c:	mov	fp, r0
   12f30:	b	12e90 <__read_chk@plt+0xca0c>
   12f34:	mov	r0, #0
   12f38:	b	12ca4 <__read_chk@plt+0xc820>
   12f3c:	bl	3fc64 <__read_chk@plt+0x397e0>
   12f40:	add	r3, sp, #1152	; 0x480
   12f44:	sub	r7, r3, #4
   12f48:	ldr	r3, [sp, #24]
   12f4c:	ldr	r2, [pc, #1736]	; 1361c <__read_chk@plt+0xd198>
   12f50:	mov	r1, #1024	; 0x400
   12f54:	add	r2, pc, r2
   12f58:	str	r3, [sp, #4]
   12f5c:	str	r2, [sp]
   12f60:	mov	r3, r1
   12f64:	mov	r2, #1
   12f68:	mov	ip, r0
   12f6c:	mov	r0, r7
   12f70:	str	ip, [sp, #20]
   12f74:	bl	60b8 <__snprintf_chk@plt>
   12f78:	mov	r0, r7
   12f7c:	bl	6088 <strlen@plt>
   12f80:	mov	r1, r7
   12f84:	mov	r2, r0
   12f88:	ldr	r0, [sp, #28]
   12f8c:	bl	324d8 <__read_chk@plt+0x2c054>
   12f90:	rsbs	r6, r6, #1
   12f94:	mov	r3, #4
   12f98:	ldr	ip, [sp, #20]
   12f9c:	movcc	r6, #0
   12fa0:	b	12b08 <__read_chk@plt+0xc684>
   12fa4:	ldr	r0, [pc, #1652]	; 13620 <__read_chk@plt+0xd19c>
   12fa8:	add	r0, pc, r0
   12fac:	bl	40110 <__read_chk@plt+0x39c8c>
   12fb0:	b	12e4c <__read_chk@plt+0xc9c8>
   12fb4:	ldr	ip, [sp, #24]
   12fb8:	add	r6, sp, #124	; 0x7c
   12fbc:	ldr	r2, [pc, #1632]	; 13624 <__read_chk@plt+0xd1a0>
   12fc0:	mov	r1, #1024	; 0x400
   12fc4:	mov	r3, r1
   12fc8:	mov	r0, r6
   12fcc:	str	ip, [sp, #4]
   12fd0:	add	r2, pc, r2
   12fd4:	str	r2, [sp]
   12fd8:	mov	r2, #1
   12fdc:	bl	60b8 <__snprintf_chk@plt>
   12fe0:	mov	r0, r6
   12fe4:	bl	6088 <strlen@plt>
   12fe8:	mov	r1, r6
   12fec:	mov	r2, r0
   12ff0:	ldr	r0, [sp, #28]
   12ff4:	bl	324d8 <__read_chk@plt+0x2c054>
   12ff8:	ldr	r0, [sp, #72]	; 0x48
   12ffc:	bl	265d8 <__read_chk@plt+0x20154>
   13000:	cmp	r0, #0
   13004:	bne	1339c <__read_chk@plt+0xcf18>
   13008:	ldr	r0, [sp, #28]
   1300c:	bl	265d8 <__read_chk@plt+0x20154>
   13010:	cmp	r0, #0
   13014:	beq	13064 <__read_chk@plt+0xcbe0>
   13018:	ldr	ip, [sp, #44]	; 0x2c
   1301c:	ldr	r3, [pc, #1540]	; 13628 <__read_chk@plt+0xd1a4>
   13020:	ldr	r3, [ip, r3]
   13024:	ldr	r0, [r3]
   13028:	bl	5d34 <fileno@plt>
   1302c:	mov	r7, r0
   13030:	ldr	r0, [sp, #28]
   13034:	bl	26838 <__read_chk@plt+0x203b4>
   13038:	mov	r6, r0
   1303c:	ldr	r0, [sp, #28]
   13040:	bl	265d8 <__read_chk@plt+0x20154>
   13044:	ldr	ip, [pc, #1504]	; 1362c <__read_chk@plt+0xd1a8>
   13048:	mov	r1, r7
   1304c:	mov	r2, r6
   13050:	mov	r3, r0
   13054:	mov	r0, ip
   13058:	ldr	ip, [sp, #44]	; 0x2c
   1305c:	ldr	r0, [ip, r0]
   13060:	bl	4a118 <__read_chk@plt+0x43c94>
   13064:	ldr	r3, [pc, #1368]	; 135c4 <__read_chk@plt+0xd140>
   13068:	ldr	ip, [sp, #44]	; 0x2c
   1306c:	ldr	r6, [ip, r3]
   13070:	ldr	r0, [r6, #4036]	; 0xfc4
   13074:	subs	ip, r0, #3
   13078:	rsbs	r0, ip, #0
   1307c:	adcs	r0, r0, ip
   13080:	bl	16fa0 <__read_chk@plt+0x10b1c>
   13084:	ldr	r0, [sp, #32]
   13088:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1308c:	ldr	r0, [sp, #72]	; 0x48
   13090:	bl	25fe8 <__read_chk@plt+0x1fb64>
   13094:	ldr	r0, [sp, #28]
   13098:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1309c:	bl	5458 <getpid@plt>
   130a0:	mov	r1, #20
   130a4:	bl	5ba8 <kill@plt>
   130a8:	ldr	r3, [pc, #1408]	; 13630 <__read_chk@plt+0xd1ac>
   130ac:	ldr	r0, [sp, #32]
   130b0:	mov	r2, #1
   130b4:	add	r3, pc, r3
   130b8:	str	r2, [r3, #4]
   130bc:	bl	25f94 <__read_chk@plt+0x1fb10>
   130c0:	ldr	r0, [sp, #72]	; 0x48
   130c4:	bl	25f94 <__read_chk@plt+0x1fb10>
   130c8:	ldr	r0, [sp, #28]
   130cc:	bl	25f94 <__read_chk@plt+0x1fb10>
   130d0:	ldr	r0, [r6, #4036]	; 0xfc4
   130d4:	subs	lr, r0, #3
   130d8:	rsbs	r0, lr, #0
   130dc:	adcs	r0, r0, lr
   130e0:	bl	17018 <__read_chk@plt+0x10b94>
   130e4:	b	12e4c <__read_chk@plt+0xc9c8>
   130e8:	add	ip, sp, #92	; 0x5c
   130ec:	str	ip, [sp, #36]	; 0x24
   130f0:	ldr	ip, [sp, #56]	; 0x38
   130f4:	mov	r3, #0
   130f8:	str	r3, [sp, #92]	; 0x5c
   130fc:	str	r3, [sp, #96]	; 0x60
   13100:	str	r3, [ip]
   13104:	ldr	ip, [sp, #60]	; 0x3c
   13108:	ldr	r2, [pc, #1204]	; 135c4 <__read_chk@plt+0xd140>
   1310c:	str	r3, [ip]
   13110:	ldr	ip, [sp, #64]	; 0x40
   13114:	str	r3, [ip]
   13118:	ldr	ip, [sp, #68]	; 0x44
   1311c:	str	r3, [ip]
   13120:	ldr	ip, [sp, #80]	; 0x50
   13124:	str	r3, [ip]
   13128:	str	r3, [ip, #4]
   1312c:	ldr	ip, [sp, #44]	; 0x2c
   13130:	ldr	r7, [ip, r2]
   13134:	ldr	r0, [r7, #4036]	; 0xfc4
   13138:	subs	r2, r0, #3
   1313c:	rsbs	r0, r2, #0
   13140:	adcs	r0, r0, r2
   13144:	bl	16fa0 <__read_chk@plt+0x10b1c>
   13148:	mov	r1, #1
   1314c:	mov	r0, #2
   13150:	bl	74abc <__read_chk@plt+0x6e638>
   13154:	mov	r1, #1
   13158:	mov	r8, r0
   1315c:	ldr	r0, [pc, #1232]	; 13634 <__read_chk@plt+0xd1b0>
   13160:	add	r0, pc, r0
   13164:	bl	47310 <__read_chk@plt+0x40e8c>
   13168:	subs	r6, r0, #0
   1316c:	beq	132b0 <__read_chk@plt+0xce2c>
   13170:	bl	5f20 <__ctype_b_loc@plt>
   13174:	mov	r2, r6
   13178:	ldr	lr, [r0]
   1317c:	mov	r0, r2
   13180:	add	r2, r2, #1
   13184:	ldrb	r3, [r0]
   13188:	lsl	r1, r3, #1
   1318c:	ldrh	r1, [lr, r1]
   13190:	tst	r1, #8192	; 0x2000
   13194:	bne	1317c <__read_chk@plt+0xccf8>
   13198:	cmp	r3, #45	; 0x2d
   1319c:	ldrbeq	r3, [r0, #1]
   131a0:	moveq	r0, r2
   131a4:	cmp	r3, #0
   131a8:	beq	132b0 <__read_chk@plt+0xce2c>
   131ac:	and	r2, r3, #223	; 0xdf
   131b0:	cmp	r2, #72	; 0x48
   131b4:	beq	1332c <__read_chk@plt+0xcea8>
   131b8:	cmp	r3, #63	; 0x3f
   131bc:	beq	1332c <__read_chk@plt+0xcea8>
   131c0:	cmp	r3, #33	; 0x21
   131c4:	beq	134cc <__read_chk@plt+0xd048>
   131c8:	cmp	r3, #75	; 0x4b
   131cc:	ldrbeq	r3, [r0, #1]
   131d0:	moveq	r2, #1
   131d4:	movne	r2, #0
   131d8:	addeq	r0, r0, r2
   131dc:	cmp	r3, #76	; 0x4c
   131e0:	beq	134e8 <__read_chk@plt+0xd064>
   131e4:	cmp	r3, #82	; 0x52
   131e8:	beq	13500 <__read_chk@plt+0xd07c>
   131ec:	cmp	r3, #68	; 0x44
   131f0:	bne	134d8 <__read_chk@plt+0xd054>
   131f4:	mov	ip, #0
   131f8:	mov	r3, #1
   131fc:	str	ip, [sp, #84]	; 0x54
   13200:	str	r3, [sp, #76]	; 0x4c
   13204:	cmp	r2, #0
   13208:	beq	13224 <__read_chk@plt+0xcda0>
   1320c:	ldr	r3, [pc, #952]	; 135cc <__read_chk@plt+0xd148>
   13210:	ldr	r1, [sp, #44]	; 0x2c
   13214:	ldr	r3, [r1, r3]
   13218:	ldr	r3, [r3]
   1321c:	cmp	r3, #0
   13220:	beq	13584 <__read_chk@plt+0xd100>
   13224:	add	r0, r0, #1
   13228:	mov	r1, r0
   1322c:	ldrb	r3, [r0], #1
   13230:	lsl	r3, r3, #1
   13234:	ldrh	r3, [lr, r3]
   13238:	and	r3, r3, #8192	; 0x2000
   1323c:	uxth	r3, r3
   13240:	cmp	r3, #0
   13244:	bne	13228 <__read_chk@plt+0xcda4>
   13248:	cmp	r2, #0
   1324c:	beq	13480 <__read_chk@plt+0xcffc>
   13250:	add	r0, sp, #92	; 0x5c
   13254:	mov	r2, #1
   13258:	str	ip, [sp, #20]
   1325c:	bl	d618 <__read_chk@plt+0x7194>
   13260:	ldr	ip, [sp, #20]
   13264:	cmp	r0, #0
   13268:	beq	13560 <__read_chk@plt+0xd0dc>
   1326c:	cmp	ip, #0
   13270:	bne	13570 <__read_chk@plt+0xd0ec>
   13274:	ldr	r2, [sp, #76]	; 0x4c
   13278:	add	r0, sp, #92	; 0x5c
   1327c:	cmp	r2, #0
   13280:	add	r2, r7, #24
   13284:	movne	r1, ip
   13288:	mvneq	r1, #0
   1328c:	bl	3a230 <__read_chk@plt+0x33dac>
   13290:	cmp	r0, #0
   13294:	movle	r0, #0
   13298:	movgt	r0, #1
   1329c:	cmp	r0, #0
   132a0:	bne	13518 <__read_chk@plt+0xd094>
   132a4:	ldr	r0, [pc, #908]	; 13638 <__read_chk@plt+0xd1b4>
   132a8:	add	r0, pc, r0
   132ac:	bl	40110 <__read_chk@plt+0x39c8c>
   132b0:	mov	r1, r8
   132b4:	mov	r0, #2
   132b8:	bl	74abc <__read_chk@plt+0x6e638>
   132bc:	ldr	r0, [r7, #4036]	; 0xfc4
   132c0:	subs	r3, r0, #3
   132c4:	rsbs	r0, r3, #0
   132c8:	adcs	r0, r0, r3
   132cc:	bl	17018 <__read_chk@plt+0x10b94>
   132d0:	mov	r0, r6
   132d4:	bl	55a8 <free@plt>
   132d8:	ldr	r0, [sp, #92]	; 0x5c
   132dc:	bl	55a8 <free@plt>
   132e0:	ldr	r0, [sp, #100]	; 0x64
   132e4:	bl	55a8 <free@plt>
   132e8:	ldr	r0, [sp, #104]	; 0x68
   132ec:	bl	55a8 <free@plt>
   132f0:	ldr	r0, [sp, #112]	; 0x70
   132f4:	bl	55a8 <free@plt>
   132f8:	b	12e4c <__read_chk@plt+0xc9c8>
   132fc:	ldr	r3, [pc, #824]	; 1363c <__read_chk@plt+0xd1b8>
   13300:	add	r3, pc, r3
   13304:	add	r5, r3, #100	; 0x64
   13308:	ldr	r3, [r3, #104]	; 0x68
   1330c:	str	r3, [sp, #24]
   13310:	b	12698 <__read_chk@plt+0xc214>
   13314:	ldr	r3, [pc, #804]	; 13640 <__read_chk@plt+0xd1bc>
   13318:	mov	r2, #1
   1331c:	mvn	r0, #0
   13320:	add	r3, pc, r3
   13324:	str	r2, [r3]
   13328:	b	12ca4 <__read_chk@plt+0xc820>
   1332c:	ldr	r0, [pc, #784]	; 13644 <__read_chk@plt+0xd1c0>
   13330:	add	r0, pc, r0
   13334:	bl	40110 <__read_chk@plt+0x39c8c>
   13338:	ldr	r0, [pc, #776]	; 13648 <__read_chk@plt+0xd1c4>
   1333c:	add	r0, pc, r0
   13340:	bl	40110 <__read_chk@plt+0x39c8c>
   13344:	ldr	r0, [pc, #768]	; 1364c <__read_chk@plt+0xd1c8>
   13348:	add	r0, pc, r0
   1334c:	bl	40110 <__read_chk@plt+0x39c8c>
   13350:	ldr	r0, [pc, #760]	; 13650 <__read_chk@plt+0xd1cc>
   13354:	add	r0, pc, r0
   13358:	bl	40110 <__read_chk@plt+0x39c8c>
   1335c:	ldr	r0, [pc, #752]	; 13654 <__read_chk@plt+0xd1d0>
   13360:	add	r0, pc, r0
   13364:	bl	40110 <__read_chk@plt+0x39c8c>
   13368:	ldr	r0, [pc, #744]	; 13658 <__read_chk@plt+0xd1d4>
   1336c:	add	r0, pc, r0
   13370:	bl	40110 <__read_chk@plt+0x39c8c>
   13374:	ldr	r0, [pc, #736]	; 1365c <__read_chk@plt+0xd1d8>
   13378:	add	r0, pc, r0
   1337c:	bl	40110 <__read_chk@plt+0x39c8c>
   13380:	ldr	r3, [r7, #4028]	; 0xfbc
   13384:	cmp	r3, #0
   13388:	beq	132b0 <__read_chk@plt+0xce2c>
   1338c:	ldr	r0, [pc, #716]	; 13660 <__read_chk@plt+0xd1dc>
   13390:	add	r0, pc, r0
   13394:	bl	40110 <__read_chk@plt+0x39c8c>
   13398:	b	132b0 <__read_chk@plt+0xce2c>
   1339c:	ldr	ip, [sp, #44]	; 0x2c
   133a0:	ldr	r3, [pc, #700]	; 13664 <__read_chk@plt+0xd1e0>
   133a4:	ldr	r3, [ip, r3]
   133a8:	ldr	r0, [r3]
   133ac:	bl	5d34 <fileno@plt>
   133b0:	mov	r7, r0
   133b4:	ldr	r0, [sp, #72]	; 0x48
   133b8:	bl	26838 <__read_chk@plt+0x203b4>
   133bc:	mov	r6, r0
   133c0:	ldr	r0, [sp, #72]	; 0x48
   133c4:	bl	265d8 <__read_chk@plt+0x20154>
   133c8:	ldr	ip, [pc, #604]	; 1362c <__read_chk@plt+0xd1a8>
   133cc:	mov	r1, r7
   133d0:	mov	r2, r6
   133d4:	mov	r3, r0
   133d8:	mov	r0, ip
   133dc:	ldr	ip, [sp, #44]	; 0x2c
   133e0:	ldr	r0, [ip, r0]
   133e4:	bl	4a118 <__read_chk@plt+0x43c94>
   133e8:	b	13008 <__read_chk@plt+0xcb84>
   133ec:	ldr	ip, [sp, #24]
   133f0:	mov	r1, #1024	; 0x400
   133f4:	ldr	r2, [pc, #620]	; 13668 <__read_chk@plt+0xd1e4>
   133f8:	add	r6, sp, #124	; 0x7c
   133fc:	mov	r3, r1
   13400:	str	r8, [sp, #8]
   13404:	add	r2, pc, r2
   13408:	str	ip, [sp, #4]
   1340c:	b	129b0 <__read_chk@plt+0xc52c>
   13410:	ldr	r6, [ip, r3]
   13414:	ldr	r0, [r6, #136]	; 0x88
   13418:	cmp	r0, #0
   1341c:	ble	128c0 <__read_chk@plt+0xc43c>
   13420:	mvn	r1, #0
   13424:	bl	7cfd8 <__read_chk@plt+0x76b54>
   13428:	str	r0, [r6, #136]	; 0x88
   1342c:	bl	3fc14 <__read_chk@plt+0x39790>
   13430:	ldr	r0, [r6, #136]	; 0x88
   13434:	b	128c0 <__read_chk@plt+0xc43c>
   13438:	ldr	r6, [ip, r3]
   1343c:	ldr	r0, [r6, #136]	; 0x88
   13440:	cmp	r0, #6
   13444:	bgt	128c0 <__read_chk@plt+0xc43c>
   13448:	mov	r1, #1
   1344c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   13450:	str	r0, [r6, #136]	; 0x88
   13454:	bl	3fc14 <__read_chk@plt+0x39790>
   13458:	ldr	r0, [r6, #136]	; 0x88
   1345c:	b	128c0 <__read_chk@plt+0xc43c>
   13460:	bl	6214 <__errno_location@plt>
   13464:	ldr	r0, [r0]
   13468:	bl	5740 <strerror@plt>
   1346c:	mov	r1, r0
   13470:	ldr	r0, [pc, #500]	; 1366c <__read_chk@plt+0xd1e8>
   13474:	add	r0, pc, r0
   13478:	bl	4005c <__read_chk@plt+0x39bd8>
   1347c:	b	12e4c <__read_chk@plt+0xc9c8>
   13480:	mov	r3, ip
   13484:	add	r0, sp, #92	; 0x5c
   13488:	ldr	r2, [sp, #76]	; 0x4c
   1348c:	bl	d618 <__read_chk@plt+0x7194>
   13490:	cmp	r0, #0
   13494:	beq	13544 <__read_chk@plt+0xd0c0>
   13498:	ldr	r0, [sp, #76]	; 0x4c
   1349c:	ldr	ip, [sp, #84]	; 0x54
   134a0:	orrs	ip, ip, r0
   134a4:	add	r0, sp, #92	; 0x5c
   134a8:	beq	13528 <__read_chk@plt+0xd0a4>
   134ac:	add	r1, r7, #24
   134b0:	bl	3a438 <__read_chk@plt+0x33fb4>
   134b4:	cmp	r0, #0
   134b8:	beq	13534 <__read_chk@plt+0xd0b0>
   134bc:	ldr	r0, [pc, #428]	; 13670 <__read_chk@plt+0xd1ec>
   134c0:	add	r0, pc, r0
   134c4:	bl	40110 <__read_chk@plt+0x39c8c>
   134c8:	b	132b0 <__read_chk@plt+0xce2c>
   134cc:	ldr	r3, [r7, #4028]	; 0xfbc
   134d0:	cmp	r3, #0
   134d4:	bne	13554 <__read_chk@plt+0xd0d0>
   134d8:	ldr	r0, [pc, #404]	; 13674 <__read_chk@plt+0xd1f0>
   134dc:	add	r0, pc, r0
   134e0:	bl	40110 <__read_chk@plt+0x39c8c>
   134e4:	b	132b0 <__read_chk@plt+0xce2c>
   134e8:	mov	ip, #0
   134ec:	str	ip, [sp, #76]	; 0x4c
   134f0:	mov	ip, #1
   134f4:	str	ip, [sp, #84]	; 0x54
   134f8:	mov	ip, #0
   134fc:	b	13204 <__read_chk@plt+0xcd80>
   13500:	mov	ip, #0
   13504:	mov	r1, #0
   13508:	str	ip, [sp, #76]	; 0x4c
   1350c:	mov	ip, #1
   13510:	str	r1, [sp, #84]	; 0x54
   13514:	b	13204 <__read_chk@plt+0xcd80>
   13518:	ldr	r0, [pc, #344]	; 13678 <__read_chk@plt+0xd1f4>
   1351c:	add	r0, pc, r0
   13520:	bl	40110 <__read_chk@plt+0x39c8c>
   13524:	b	132b0 <__read_chk@plt+0xce2c>
   13528:	bl	3a4a4 <__read_chk@plt+0x34020>
   1352c:	cmp	r0, #0
   13530:	bge	134bc <__read_chk@plt+0xd038>
   13534:	ldr	r0, [pc, #320]	; 1367c <__read_chk@plt+0xd1f8>
   13538:	add	r0, pc, r0
   1353c:	bl	40110 <__read_chk@plt+0x39c8c>
   13540:	b	132b0 <__read_chk@plt+0xce2c>
   13544:	ldr	r0, [pc, #308]	; 13680 <__read_chk@plt+0xd1fc>
   13548:	add	r0, pc, r0
   1354c:	bl	40110 <__read_chk@plt+0x39c8c>
   13550:	b	132b0 <__read_chk@plt+0xce2c>
   13554:	add	r0, r0, #1
   13558:	bl	1a480 <__read_chk@plt+0x13ffc>
   1355c:	b	132b0 <__read_chk@plt+0xce2c>
   13560:	ldr	r0, [pc, #284]	; 13684 <__read_chk@plt+0xd200>
   13564:	add	r0, pc, r0
   13568:	bl	40110 <__read_chk@plt+0x39c8c>
   1356c:	b	132b0 <__read_chk@plt+0xce2c>
   13570:	add	r0, sp, #92	; 0x5c
   13574:	bl	3a734 <__read_chk@plt+0x342b0>
   13578:	rsbs	r0, r0, #1
   1357c:	movcc	r0, #0
   13580:	b	1329c <__read_chk@plt+0xce18>
   13584:	ldr	r0, [pc, #252]	; 13688 <__read_chk@plt+0xd204>
   13588:	add	r0, pc, r0
   1358c:	bl	40110 <__read_chk@plt+0x39c8c>
   13590:	b	132b0 <__read_chk@plt+0xce2c>
   13594:	ldr	r1, [pc, #240]	; 1368c <__read_chk@plt+0xd208>
   13598:	mov	r2, #1
   1359c:	ldr	r0, [sp, #32]
   135a0:	add	r1, pc, r1
   135a4:	bl	324d8 <__read_chk@plt+0x2c054>
   135a8:	mvn	r0, #0
   135ac:	b	12ca4 <__read_chk@plt+0xc820>
   135b0:	bl	5d64 <__stack_chk_fail@plt>
   135b4:	mov	r0, #0
   135b8:	bl	5728 <exit@plt>
   135bc:	andeq	lr, sl, r8, lsr #5
   135c0:	andeq	r0, r0, r8, asr #11
   135c4:	andeq	r0, r0, r4, ror r6
   135c8:	andeq	pc, r6, r8, lsl r1	; <UNPREDICTABLE>
   135cc:	andeq	r0, r0, ip, ror #12
   135d0:	andeq	r0, r0, ip, lsr #12
   135d4:	andeq	lr, sl, r8, asr #17
   135d8:	ldrdeq	r9, [r9], -r8
   135dc:			; <UNDEFINED> instruction: 0x0006efb4
   135e0:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   135e4:	andeq	lr, r6, r0, ror #30
   135e8:	muleq	r0, ip, r6
   135ec:			; <UNDEFINED> instruction: 0x0006f2b4
   135f0:	andeq	ip, sl, r0, ror #26
   135f4:	andeq	lr, r6, r0, lsl #30
   135f8:	andeq	lr, r6, ip, asr lr
   135fc:	andeq	lr, r6, r8, lsr #26
   13600:	andeq	lr, r6, ip, ror #25
   13604:	muleq	sl, r0, r4
   13608:	andeq	lr, r6, r8, ror ip
   1360c:			; <UNDEFINED> instruction: 0x0006ecb0
   13610:	muleq	sl, r4, r3
   13614:	andeq	lr, sl, ip, asr r3
   13618:	andeq	lr, r6, r0, ror #20
   1361c:	andeq	lr, r6, r8, lsl lr
   13620:	andeq	lr, r6, r8, lsl #20
   13624:			; <UNDEFINED> instruction: 0x0006e9b8
   13628:	andeq	r0, r0, r4, asr #12
   1362c:			; <UNDEFINED> instruction: 0x000006b0
   13630:	andeq	lr, sl, ip, asr #2
   13634:	andeq	lr, r6, r8, asr r9
   13638:	andeq	lr, r6, r8, ror #20
   1363c:	andeq	sp, sl, r0, lsl #30
   13640:	andeq	r0, fp, r0, ror #2
   13644:	muleq	r6, r0, r7
   13648:	muleq	r6, r0, r7
   1364c:	andeq	lr, r6, r8, asr #15
   13650:	andeq	lr, r6, r0, lsl #16
   13654:	andeq	lr, r6, ip, lsr r8
   13658:	andeq	lr, r6, r4, ror r8
   1365c:	andeq	lr, r6, ip, lsr #17
   13660:	ldrdeq	lr, [r6], -r8
   13664:	andeq	r0, r0, r0, asr #13
   13668:	ldrdeq	lr, [r6], -r0
   1366c:	andeq	ip, r6, ip, asr #31
   13670:	muleq	r6, r8, r8
   13674:	ldrdeq	lr, [r6], -r0
   13678:	andeq	lr, r6, ip, lsl #16
   1367c:	andeq	lr, r6, r8, lsl #16
   13680:	andeq	ip, r6, r8, asr #25
   13684:	andeq	lr, r6, r8, lsl #15
   13688:	andeq	lr, r6, r8, lsr r7
   1368c:	andeq	lr, r6, ip, ror r4
   13690:	push	{r4, r5, r6, r7, lr}
   13694:	sub	sp, sp, #8192	; 0x2000
   13698:	ldr	r4, [pc, #356]	; 13804 <__read_chk@plt+0xd380>
   1369c:	sub	sp, sp, #20
   136a0:	ldr	r2, [pc, #352]	; 13808 <__read_chk@plt+0xd384>
   136a4:	add	r1, sp, #8192	; 0x2000
   136a8:	add	r4, pc, r4
   136ac:	ldr	r3, [pc, #344]	; 1380c <__read_chk@plt+0xd388>
   136b0:	mov	r7, r0
   136b4:	ldr	r5, [r4, r2]
   136b8:	ldr	r2, [r5]
   136bc:	str	r2, [r1, #12]
   136c0:	ldr	r6, [r4, r3]
   136c4:	ldr	r0, [r6]
   136c8:	bl	5d34 <fileno@plt>
   136cc:	mov	r1, r7
   136d0:	bl	74c40 <__read_chk@plt+0x6e7bc>
   136d4:	cmp	r0, #0
   136d8:	bne	136fc <__read_chk@plt+0xd278>
   136dc:	add	r3, sp, #8192	; 0x2000
   136e0:	ldr	r2, [r3, #12]
   136e4:	ldr	r3, [r5]
   136e8:	cmp	r2, r3
   136ec:	bne	13800 <__read_chk@plt+0xd37c>
   136f0:	add	sp, sp, #8192	; 0x2000
   136f4:	add	sp, sp, #20
   136f8:	pop	{r4, r5, r6, r7, pc}
   136fc:	ldr	r0, [r6]
   13700:	add	r6, sp, #12
   13704:	bl	5d34 <fileno@plt>
   13708:	mov	r2, #8192	; 0x2000
   1370c:	mov	r1, r6
   13710:	bl	5a58 <read@plt>
   13714:	subs	r2, r0, #0
   13718:	blt	13764 <__read_chk@plt+0xd2e0>
   1371c:	beq	137c0 <__read_chk@plt+0xd33c>
   13720:	ldr	r3, [pc, #232]	; 13810 <__read_chk@plt+0xd38c>
   13724:	add	r3, pc, r3
   13728:	ldr	r1, [r3, #104]	; 0x68
   1372c:	cmn	r1, #2
   13730:	beq	13754 <__read_chk@plt+0xd2d0>
   13734:	str	r2, [sp, #4]
   13738:	add	r1, r3, #120	; 0x78
   1373c:	add	r2, r3, #16
   13740:	str	r6, [sp]
   13744:	add	r3, r3, #56	; 0x38
   13748:	mov	r0, #0
   1374c:	bl	1263c <__read_chk@plt+0xc1b8>
   13750:	b	136dc <__read_chk@plt+0xd258>
   13754:	add	r0, r3, #120	; 0x78
   13758:	mov	r1, r6
   1375c:	bl	324d8 <__read_chk@plt+0x2c054>
   13760:	b	136dc <__read_chk@plt+0xd258>
   13764:	bl	6214 <__errno_location@plt>
   13768:	ldr	r0, [r0]
   1376c:	cmp	r0, #11
   13770:	cmpne	r0, #4
   13774:	beq	136dc <__read_chk@plt+0xd258>
   13778:	bl	5740 <strerror@plt>
   1377c:	ldr	ip, [pc, #144]	; 13814 <__read_chk@plt+0xd390>
   13780:	mov	r1, #8192	; 0x2000
   13784:	mov	r2, #1
   13788:	mov	r3, r1
   1378c:	add	ip, pc, ip
   13790:	str	ip, [sp]
   13794:	str	r0, [sp, #4]
   13798:	mov	r0, r6
   1379c:	bl	60b8 <__snprintf_chk@plt>
   137a0:	mov	r0, r6
   137a4:	bl	6088 <strlen@plt>
   137a8:	ldr	r3, [pc, #104]	; 13818 <__read_chk@plt+0xd394>
   137ac:	mov	r1, r6
   137b0:	add	r3, pc, r3
   137b4:	mov	r2, r0
   137b8:	add	r0, r3, #56	; 0x38
   137bc:	bl	324d8 <__read_chk@plt+0x2c054>
   137c0:	ldr	r3, [pc, #84]	; 1381c <__read_chk@plt+0xd398>
   137c4:	mov	r2, #1
   137c8:	add	r3, pc, r3
   137cc:	add	r0, r3, #120	; 0x78
   137d0:	str	r2, [r3, #112]	; 0x70
   137d4:	bl	265d8 <__read_chk@plt+0x20154>
   137d8:	cmp	r0, #0
   137dc:	bne	136dc <__read_chk@plt+0xd258>
   137e0:	ldr	r3, [pc, #56]	; 13820 <__read_chk@plt+0xd39c>
   137e4:	mov	r1, #19
   137e8:	ldr	r4, [r4, r3]
   137ec:	ldr	r0, [r4]
   137f0:	bl	468e8 <__read_chk@plt+0x40464>
   137f4:	ldr	r0, [r4]
   137f8:	bl	46b24 <__read_chk@plt+0x406a0>
   137fc:	b	136dc <__read_chk@plt+0xd258>
   13800:	bl	5d64 <__stack_chk_fail@plt>
   13804:	andeq	sp, sl, r4, asr r2
   13808:	andeq	r0, r0, r8, asr #11
   1380c:			; <UNDEFINED> instruction: 0x000005b0
   13810:	ldrdeq	sp, [sl], -ip
   13814:	andeq	lr, r6, r4, lsl #12
   13818:	andeq	sp, sl, r0, asr sl
   1381c:	andeq	sp, sl, r8, lsr sl
   13820:	muleq	r0, ip, r6
   13824:	push	{lr}		; (str lr, [sp, #-4]!)
   13828:	mov	r3, r0
   1382c:	ldr	ip, [r0, #228]	; 0xe4
   13830:	sub	sp, sp, #12
   13834:	cmp	ip, #2
   13838:	movne	r0, #0
   1383c:	beq	13848 <__read_chk@plt+0xd3c4>
   13840:	add	sp, sp, #12
   13844:	pop	{pc}		; (ldr pc, [sp], #4)
   13848:	str	r1, [sp]
   1384c:	add	r1, r3, #64	; 0x40
   13850:	str	r2, [sp, #4]
   13854:	add	r2, r3, #104	; 0x68
   13858:	add	r3, r3, #144	; 0x90
   1385c:	bl	1263c <__read_chk@plt+0xc1b8>
   13860:	add	sp, sp, #12
   13864:	pop	{pc}		; (ldr pc, [sp], #4)
   13868:	push	{r3, lr}
   1386c:	ldr	r3, [pc, #40]	; 1389c <__read_chk@plt+0xd418>
   13870:	ldr	r2, [pc, #40]	; 138a0 <__read_chk@plt+0xd41c>
   13874:	add	r3, pc, r3
   13878:	ldr	r3, [r3, r2]
   1387c:	ldr	r0, [r3]
   13880:	bl	5d34 <fileno@plt>
   13884:	bl	4c410 <__read_chk@plt+0x45f8c>
   13888:	ldr	r3, [pc, #20]	; 138a4 <__read_chk@plt+0xd420>
   1388c:	mov	r2, #0
   13890:	add	r3, pc, r3
   13894:	str	r2, [r3, #160]	; 0xa0
   13898:	pop	{r3, pc}
   1389c:	andeq	sp, sl, r8, lsl #1
   138a0:			; <UNDEFINED> instruction: 0x000005b0
   138a4:	andeq	sp, sl, r0, ror r9
   138a8:	push	{r4, r5, r6, r7, lr}
   138ac:	mov	r6, r0
   138b0:	ldr	r3, [r0, #8]
   138b4:	sub	sp, sp, #12
   138b8:	mov	r5, r1
   138bc:	cmp	r3, #3
   138c0:	beq	138d0 <__read_chk@plt+0xd44c>
   138c4:	mov	r0, #0
   138c8:	add	sp, sp, #12
   138cc:	pop	{r4, r5, r6, r7, pc}
   138d0:	ldr	r0, [r0, #36]	; 0x24
   138d4:	cmp	r0, #0
   138d8:	beq	138c4 <__read_chk@plt+0xd440>
   138dc:	ldr	r3, [r0]
   138e0:	cmp	r3, #0
   138e4:	beq	138c4 <__read_chk@plt+0xd440>
   138e8:	ldr	r3, [r1, #16]
   138ec:	cmp	r3, #0
   138f0:	beq	13970 <__read_chk@plt+0xd4ec>
   138f4:	mov	r4, #0
   138f8:	b	13910 <__read_chk@plt+0xd48c>
   138fc:	ldr	r3, [r5, #16]
   13900:	add	r4, r4, #1
   13904:	ldr	r0, [r6, #36]	; 0x24
   13908:	cmp	r4, r3
   1390c:	bcs	13970 <__read_chk@plt+0xd4ec>
   13910:	ldr	r3, [r5, #8]
   13914:	lsl	r7, r4, #2
   13918:	ldr	r1, [r3, r4, lsl #2]
   1391c:	bl	28510 <__read_chk@plt+0x2208c>
   13920:	cmp	r0, #0
   13924:	beq	138fc <__read_chk@plt+0xd478>
   13928:	ldr	r3, [r5, #8]
   1392c:	ldr	r0, [r3, r7]
   13930:	bl	275d0 <__read_chk@plt+0x2114c>
   13934:	ldm	r6, {r3, ip}
   13938:	ldr	r1, [pc, #184]	; 139f8 <__read_chk@plt+0xd574>
   1393c:	add	r1, pc, r1
   13940:	str	ip, [sp]
   13944:	add	r1, r1, #112	; 0x70
   13948:	mov	r2, r0
   1394c:	ldr	r0, [pc, #168]	; 139fc <__read_chk@plt+0xd578>
   13950:	add	r0, pc, r0
   13954:	bl	402b0 <__read_chk@plt+0x39e2c>
   13958:	ldr	r3, [r5, #12]
   1395c:	mov	r2, #1
   13960:	mov	r0, #0
   13964:	str	r2, [r3, r7]
   13968:	add	sp, sp, #12
   1396c:	pop	{r4, r5, r6, r7, pc}
   13970:	bl	275d0 <__read_chk@plt+0x2114c>
   13974:	ldr	r4, [pc, #132]	; 13a00 <__read_chk@plt+0xd57c>
   13978:	ldm	r6, {r3, ip}
   1397c:	add	r4, pc, r4
   13980:	add	r4, r4, #112	; 0x70
   13984:	str	ip, [sp]
   13988:	mov	r1, r4
   1398c:	mov	r2, r0
   13990:	ldr	r0, [pc, #108]	; 13a04 <__read_chk@plt+0xd580>
   13994:	add	r0, pc, r0
   13998:	bl	402b0 <__read_chk@plt+0x39e2c>
   1399c:	ldr	r1, [r5, #28]
   139a0:	ldr	r0, [r5, #24]
   139a4:	mov	r2, #4
   139a8:	add	r1, r1, #1
   139ac:	bl	7a9d4 <__read_chk@plt+0x74550>
   139b0:	cmp	r0, #0
   139b4:	beq	139e4 <__read_chk@plt+0xd560>
   139b8:	ldr	r3, [r5, #28]
   139bc:	mov	r2, #0
   139c0:	str	r0, [r5, #24]
   139c4:	add	r1, r3, #1
   139c8:	str	r1, [r5, #28]
   139cc:	ldr	r1, [r6, #36]	; 0x24
   139d0:	str	r1, [r0, r3, lsl #2]
   139d4:	mov	r0, #0
   139d8:	str	r2, [r6, #36]	; 0x24
   139dc:	add	sp, sp, #12
   139e0:	pop	{r4, r5, r6, r7, pc}
   139e4:	ldr	r0, [pc, #28]	; 13a08 <__read_chk@plt+0xd584>
   139e8:	mov	r1, r4
   139ec:	ldr	r2, [r5, #28]
   139f0:	add	r0, pc, r0
   139f4:	bl	3dae8 <__read_chk@plt+0x37664>
   139f8:	andeq	sp, r6, r4, ror sl
   139fc:	andeq	lr, r6, r0, asr r4
   13a00:	andeq	sp, r6, r4, lsr sl
   13a04:	andeq	lr, r6, r8, lsr #8
   13a08:	andeq	lr, r6, ip, ror #7
   13a0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a10:	sub	sp, sp, #76	; 0x4c
   13a14:	ldr	r6, [pc, #1880]	; 14174 <__read_chk@plt+0xdcf0>
   13a18:	add	r1, sp, #60	; 0x3c
   13a1c:	ldr	r2, [pc, #1876]	; 14178 <__read_chk@plt+0xdcf4>
   13a20:	add	r6, pc, r6
   13a24:	ldr	r3, [pc, #1872]	; 1417c <__read_chk@plt+0xdcf8>
   13a28:	ldr	r9, [pc, #1872]	; 14180 <__read_chk@plt+0xdcfc>
   13a2c:	ldr	r2, [r6, r2]
   13a30:	add	r9, pc, r9
   13a34:	str	r2, [sp, #32]
   13a38:	ldr	r2, [r2]
   13a3c:	str	r2, [sp, #68]	; 0x44
   13a40:	ldr	r4, [r6, r3]
   13a44:	ldr	r0, [r4]
   13a48:	bl	46d90 <__read_chk@plt+0x4090c>
   13a4c:	mov	r5, r0
   13a50:	bl	46fa8 <__read_chk@plt+0x40b24>
   13a54:	mov	r7, r0
   13a58:	bl	46fa8 <__read_chk@plt+0x40b24>
   13a5c:	mov	r8, r0
   13a60:	bl	46fa8 <__read_chk@plt+0x40b24>
   13a64:	mov	r1, r5
   13a68:	mov	r2, r7
   13a6c:	mov	r3, r8
   13a70:	str	r0, [sp, #36]	; 0x24
   13a74:	str	r0, [sp]
   13a78:	ldr	r0, [pc, #1796]	; 14184 <__read_chk@plt+0xdd00>
   13a7c:	add	r0, pc, r0
   13a80:	bl	401e0 <__read_chk@plt+0x39d5c>
   13a84:	mov	r0, r5
   13a88:	mov	r1, r9
   13a8c:	bl	61d8 <strcmp@plt>
   13a90:	subs	sl, r0, #0
   13a94:	beq	13c40 <__read_chk@plt+0xd7bc>
   13a98:	ldr	r9, [pc, #1768]	; 14188 <__read_chk@plt+0xdd04>
   13a9c:	mov	r0, r5
   13aa0:	add	r9, pc, r9
   13aa4:	mov	r1, r9
   13aa8:	bl	61d8 <strcmp@plt>
   13aac:	subs	fp, r0, #0
   13ab0:	beq	13db0 <__read_chk@plt+0xd92c>
   13ab4:	ldrb	r3, [r5]
   13ab8:	cmp	r3, #120	; 0x78
   13abc:	beq	13b2c <__read_chk@plt+0xd6a8>
   13ac0:	ldr	r1, [pc, #1732]	; 1418c <__read_chk@plt+0xdd08>
   13ac4:	mov	r0, r5
   13ac8:	add	r1, pc, r1
   13acc:	bl	61d8 <strcmp@plt>
   13ad0:	cmp	r0, #0
   13ad4:	beq	13e24 <__read_chk@plt+0xd9a0>
   13ad8:	ldr	r3, [pc, #1712]	; 14190 <__read_chk@plt+0xdd0c>
   13adc:	ldr	r9, [r6, r3]
   13ae0:	ldr	r0, [pc, #1708]	; 14194 <__read_chk@plt+0xdd10>
   13ae4:	mov	r1, r5
   13ae8:	add	r0, pc, r0
   13aec:	bl	401e0 <__read_chk@plt+0x39d5c>
   13af0:	ldr	r0, [r4]
   13af4:	mov	r1, #92	; 0x5c
   13af8:	bl	468e8 <__read_chk@plt+0x40464>
   13afc:	mov	r1, r7
   13b00:	ldr	r0, [r4]
   13b04:	bl	46958 <__read_chk@plt+0x404d4>
   13b08:	ldr	r0, [r4]
   13b0c:	mov	r1, #1
   13b10:	bl	46958 <__read_chk@plt+0x404d4>
   13b14:	ldr	r3, [r9]
   13b18:	tst	r3, #131072	; 0x20000
   13b1c:	beq	13f04 <__read_chk@plt+0xda80>
   13b20:	ldr	r0, [r4]
   13b24:	bl	46b24 <__read_chk@plt+0x406a0>
   13b28:	b	13d88 <__read_chk@plt+0xd904>
   13b2c:	ldrb	r3, [r5, #1]
   13b30:	cmp	r3, #49	; 0x31
   13b34:	bne	13ac0 <__read_chk@plt+0xd63c>
   13b38:	ldrb	r3, [r5, #2]
   13b3c:	cmp	r3, #49	; 0x31
   13b40:	bne	13ac0 <__read_chk@plt+0xd63c>
   13b44:	ldrb	r3, [r5, #3]
   13b48:	cmp	r3, #0
   13b4c:	bne	13ac0 <__read_chk@plt+0xd63c>
   13b50:	ldr	r3, [pc, #1600]	; 14198 <__read_chk@plt+0xdd14>
   13b54:	ldr	r3, [r6, r3]
   13b58:	ldr	r3, [r3, #4]
   13b5c:	cmp	r3, #0
   13b60:	beq	14098 <__read_chk@plt+0xdc14>
   13b64:	ldr	r9, [pc, #1584]	; 1419c <__read_chk@plt+0xdd18>
   13b68:	add	r9, pc, r9
   13b6c:	ldr	r3, [r9, #164]	; 0xa4
   13b70:	cmp	r3, #0
   13b74:	beq	13b88 <__read_chk@plt+0xd704>
   13b78:	bl	4daa4 <__read_chk@plt+0x47620>
   13b7c:	ldr	r3, [r9, #164]	; 0xa4
   13b80:	cmp	r0, r3
   13b84:	bcs	140bc <__read_chk@plt+0xdc38>
   13b88:	ldr	r0, [r4]
   13b8c:	mov	r1, #0
   13b90:	bl	46d90 <__read_chk@plt+0x4090c>
   13b94:	ldr	r3, [pc, #1524]	; 14190 <__read_chk@plt+0xdd0c>
   13b98:	ldr	r9, [r6, r3]
   13b9c:	ldr	r3, [r9]
   13ba0:	tst	r3, #8
   13ba4:	mov	sl, r0
   13ba8:	beq	13e90 <__read_chk@plt+0xda0c>
   13bac:	ldr	r0, [pc, #1516]	; 141a0 <__read_chk@plt+0xdd1c>
   13bb0:	mov	fp, #0
   13bb4:	add	r0, pc, r0
   13bb8:	bl	40248 <__read_chk@plt+0x39dc4>
   13bbc:	ldr	r0, [r4]
   13bc0:	bl	43938 <__read_chk@plt+0x3d4b4>
   13bc4:	cmp	r0, #0
   13bc8:	bgt	140d8 <__read_chk@plt+0xdc54>
   13bcc:	ldr	r0, [pc, #1488]	; 141a4 <__read_chk@plt+0xdd20>
   13bd0:	mov	r2, fp
   13bd4:	mov	r1, sl
   13bd8:	add	r0, pc, r0
   13bdc:	bl	401e0 <__read_chk@plt+0x39d5c>
   13be0:	mov	r0, sl
   13be4:	bl	55a8 <free@plt>
   13be8:	bl	3bae0 <__read_chk@plt+0x3565c>
   13bec:	subs	r2, r0, #0
   13bf0:	blt	13ae0 <__read_chk@plt+0xd65c>
   13bf4:	ldr	r0, [pc, #1452]	; 141a8 <__read_chk@plt+0xdd24>
   13bf8:	mvn	ip, #0
   13bfc:	mov	r1, #2097152	; 0x200000
   13c00:	str	ip, [sp]
   13c04:	add	r0, pc, r0
   13c08:	str	r1, [sp, #4]
   13c0c:	mov	ip, #16384	; 0x4000
   13c10:	mov	r1, #0
   13c14:	mov	sl, #1
   13c18:	str	r1, [sp, #12]
   13c1c:	mov	r3, r2
   13c20:	str	r0, [sp, #16]
   13c24:	str	ip, [sp, #8]
   13c28:	mov	r1, #7
   13c2c:	str	sl, [sp, #20]
   13c30:	bl	350e4 <__read_chk@plt+0x2ec60>
   13c34:	mov	r9, r0
   13c38:	str	sl, [r0, #52]	; 0x34
   13c3c:	b	13d04 <__read_chk@plt+0xd880>
   13c40:	mov	r1, sl
   13c44:	ldr	r0, [r4]
   13c48:	bl	46d90 <__read_chk@plt+0x4090c>
   13c4c:	str	r0, [sp, #40]	; 0x28
   13c50:	bl	46fa8 <__read_chk@plt+0x40b24>
   13c54:	mov	r1, sl
   13c58:	uxth	r0, r0
   13c5c:	str	r0, [sp, #48]	; 0x30
   13c60:	ldr	r0, [r4]
   13c64:	bl	46d90 <__read_chk@plt+0x4090c>
   13c68:	str	r0, [sp, #44]	; 0x2c
   13c6c:	bl	46fa8 <__read_chk@plt+0x40b24>
   13c70:	mov	fp, r0
   13c74:	ldr	r0, [r4]
   13c78:	bl	43938 <__read_chk@plt+0x3d4b4>
   13c7c:	cmp	r0, #0
   13c80:	bgt	14104 <__read_chk@plt+0xdc80>
   13c84:	ldr	r0, [sp, #44]	; 0x2c
   13c88:	uxth	fp, fp
   13c8c:	ldr	r3, [pc, #1304]	; 141ac <__read_chk@plt+0xdd28>
   13c90:	str	fp, [sp, #52]	; 0x34
   13c94:	ldr	r1, [sp, #52]	; 0x34
   13c98:	add	r3, pc, r3
   13c9c:	str	r0, [sp]
   13ca0:	add	fp, r3, #128	; 0x80
   13ca4:	ldr	r0, [pc, #1284]	; 141b0 <__read_chk@plt+0xdd2c>
   13ca8:	ldr	r2, [sp, #40]	; 0x28
   13cac:	str	r1, [sp, #4]
   13cb0:	add	r0, pc, r0
   13cb4:	ldr	r3, [sp, #48]	; 0x30
   13cb8:	mov	r1, fp
   13cbc:	bl	401e0 <__read_chk@plt+0x39d5c>
   13cc0:	mov	r2, r9
   13cc4:	ldr	r0, [sp, #40]	; 0x28
   13cc8:	ldr	r1, [sp, #48]	; 0x30
   13ccc:	ldr	r3, [sp, #44]	; 0x2c
   13cd0:	bl	3af60 <__read_chk@plt+0x34adc>
   13cd4:	subs	r9, r0, #0
   13cd8:	beq	13f44 <__read_chk@plt+0xdac0>
   13cdc:	ldr	r3, [r9]
   13ce0:	cmp	r3, #16
   13ce4:	movne	r3, sl
   13ce8:	beq	13e9c <__read_chk@plt+0xda18>
   13cec:	mov	r0, r3
   13cf0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   13cf4:	ldr	r0, [sp, #44]	; 0x2c
   13cf8:	bl	55a8 <free@plt>
   13cfc:	ldr	r0, [sp, #40]	; 0x28
   13d00:	bl	55a8 <free@plt>
   13d04:	cmp	r9, #0
   13d08:	beq	13ad8 <__read_chk@plt+0xd654>
   13d0c:	ldr	r3, [r9]
   13d10:	cmp	r3, #16
   13d14:	beq	13e7c <__read_chk@plt+0xd9f8>
   13d18:	ldr	r0, [pc, #1172]	; 141b4 <__read_chk@plt+0xdd30>
   13d1c:	mov	r1, r5
   13d20:	add	r0, pc, r0
   13d24:	bl	401e0 <__read_chk@plt+0x39d5c>
   13d28:	ldr	r3, [r9]
   13d2c:	ldr	r2, [sp, #36]	; 0x24
   13d30:	cmp	r3, #12
   13d34:	str	r7, [r9, #8]
   13d38:	str	r8, [r9, #204]	; 0xcc
   13d3c:	str	r2, [r9, #208]	; 0xd0
   13d40:	beq	13d88 <__read_chk@plt+0xd904>
   13d44:	ldr	r0, [r4]
   13d48:	mov	r1, #91	; 0x5b
   13d4c:	bl	468e8 <__read_chk@plt+0x40464>
   13d50:	ldr	r0, [r4]
   13d54:	ldr	r1, [r9, #8]
   13d58:	bl	46958 <__read_chk@plt+0x404d4>
   13d5c:	ldr	r0, [r4]
   13d60:	ldr	r1, [r9, #4]
   13d64:	bl	46958 <__read_chk@plt+0x404d4>
   13d68:	ldr	r0, [r4]
   13d6c:	ldr	r1, [r9, #212]	; 0xd4
   13d70:	bl	46958 <__read_chk@plt+0x404d4>
   13d74:	ldr	r0, [r4]
   13d78:	ldr	r1, [r9, #224]	; 0xe0
   13d7c:	bl	46958 <__read_chk@plt+0x404d4>
   13d80:	ldr	r0, [r4]
   13d84:	bl	46b24 <__read_chk@plt+0x406a0>
   13d88:	mov	r0, r5
   13d8c:	bl	55a8 <free@plt>
   13d90:	ldr	r0, [sp, #32]
   13d94:	ldr	r2, [sp, #68]	; 0x44
   13d98:	ldr	r3, [r0]
   13d9c:	mov	r0, #0
   13da0:	cmp	r2, r3
   13da4:	bne	140d4 <__read_chk@plt+0xdc50>
   13da8:	add	sp, sp, #76	; 0x4c
   13dac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13db0:	mov	r1, fp
   13db4:	ldr	r0, [r4]
   13db8:	bl	46d90 <__read_chk@plt+0x4090c>
   13dbc:	mov	r1, fp
   13dc0:	mov	sl, r0
   13dc4:	ldr	r0, [r4]
   13dc8:	bl	46e24 <__read_chk@plt+0x409a0>
   13dcc:	cmp	r0, #0
   13dd0:	beq	14130 <__read_chk@plt+0xdcac>
   13dd4:	ldr	r0, [r4]
   13dd8:	bl	43938 <__read_chk@plt+0x3d4b4>
   13ddc:	cmp	r0, #0
   13de0:	bgt	14148 <__read_chk@plt+0xdcc4>
   13de4:	ldr	r1, [pc, #972]	; 141b8 <__read_chk@plt+0xdd34>
   13de8:	mov	r2, sl
   13dec:	ldr	r0, [pc, #968]	; 141bc <__read_chk@plt+0xdd38>
   13df0:	add	r1, pc, r1
   13df4:	add	r0, pc, r0
   13df8:	add	r1, r1, #160	; 0xa0
   13dfc:	bl	401e0 <__read_chk@plt+0x39d5c>
   13e00:	ldr	r2, [pc, #952]	; 141c0 <__read_chk@plt+0xdd3c>
   13e04:	mov	r1, r9
   13e08:	mov	r0, sl
   13e0c:	add	r2, pc, r2
   13e10:	bl	3b038 <__read_chk@plt+0x34bb4>
   13e14:	mov	r9, r0
   13e18:	mov	r0, sl
   13e1c:	bl	55a8 <free@plt>
   13e20:	b	13d04 <__read_chk@plt+0xd880>
   13e24:	ldr	r3, [pc, #876]	; 14198 <__read_chk@plt+0xdd14>
   13e28:	ldr	r3, [r6, r3]
   13e2c:	ldr	r3, [r3]
   13e30:	cmp	r3, #0
   13e34:	beq	13f98 <__read_chk@plt+0xdb14>
   13e38:	add	r0, sp, #64	; 0x40
   13e3c:	bl	2fe08 <__read_chk@plt+0x29984>
   13e40:	subs	r3, r0, #0
   13e44:	beq	13f4c <__read_chk@plt+0xdac8>
   13e48:	cmn	r3, #47	; 0x2f
   13e4c:	beq	13ad8 <__read_chk@plt+0xd654>
   13e50:	bl	25854 <__read_chk@plt+0x1f3d0>
   13e54:	ldr	r1, [pc, #872]	; 141c4 <__read_chk@plt+0xdd40>
   13e58:	add	r1, pc, r1
   13e5c:	add	r1, r1, #200	; 0xc8
   13e60:	mov	r2, r0
   13e64:	ldr	r0, [pc, #860]	; 141c8 <__read_chk@plt+0xdd44>
   13e68:	add	r0, pc, r0
   13e6c:	bl	401e0 <__read_chk@plt+0x39d5c>
   13e70:	ldr	r3, [pc, #792]	; 14190 <__read_chk@plt+0xdd0c>
   13e74:	ldr	r9, [r6, r3]
   13e78:	b	13ae0 <__read_chk@plt+0xd65c>
   13e7c:	ldr	r0, [pc, #840]	; 141cc <__read_chk@plt+0xdd48>
   13e80:	mov	r1, r5
   13e84:	add	r0, pc, r0
   13e88:	bl	402b0 <__read_chk@plt+0x39e2c>
   13e8c:	b	13d88 <__read_chk@plt+0xd904>
   13e90:	bl	46fa8 <__read_chk@plt+0x40b24>
   13e94:	uxth	fp, r0
   13e98:	b	13bbc <__read_chk@plt+0xd738>
   13e9c:	bl	25d50 <__read_chk@plt+0x1f8cc>
   13ea0:	subs	r3, r0, #0
   13ea4:	beq	13f28 <__read_chk@plt+0xdaa4>
   13ea8:	mov	r1, sl
   13eac:	str	r3, [sp, #28]
   13eb0:	bl	2ebdc <__read_chk@plt+0x28758>
   13eb4:	ldr	r3, [sp, #28]
   13eb8:	cmp	r0, #0
   13ebc:	bne	13ed8 <__read_chk@plt+0xda54>
   13ec0:	mov	r0, r3
   13ec4:	mov	r1, #90	; 0x5a
   13ec8:	bl	2ebdc <__read_chk@plt+0x28758>
   13ecc:	ldr	r3, [sp, #28]
   13ed0:	cmp	r0, #0
   13ed4:	beq	13fbc <__read_chk@plt+0xdb38>
   13ed8:	str	r3, [sp, #28]
   13edc:	bl	25854 <__read_chk@plt+0x1f3d0>
   13ee0:	ldr	r1, [pc, #744]	; 141d0 <__read_chk@plt+0xdd4c>
   13ee4:	add	r1, pc, r1
   13ee8:	add	r1, r1, #128	; 0x80
   13eec:	mov	r2, r0
   13ef0:	ldr	r0, [pc, #732]	; 141d4 <__read_chk@plt+0xdd50>
   13ef4:	add	r0, pc, r0
   13ef8:	bl	4005c <__read_chk@plt+0x39bd8>
   13efc:	ldr	r3, [sp, #28]
   13f00:	b	13cec <__read_chk@plt+0xd868>
   13f04:	ldr	r1, [pc, #716]	; 141d8 <__read_chk@plt+0xdd54>
   13f08:	ldr	r0, [r4]
   13f0c:	add	r1, pc, r1
   13f10:	bl	46a00 <__read_chk@plt+0x4057c>
   13f14:	ldr	r1, [pc, #704]	; 141dc <__read_chk@plt+0xdd58>
   13f18:	ldr	r0, [r4]
   13f1c:	add	r1, pc, r1
   13f20:	bl	46a00 <__read_chk@plt+0x4057c>
   13f24:	b	13b20 <__read_chk@plt+0xd69c>
   13f28:	ldr	r0, [pc, #688]	; 141e0 <__read_chk@plt+0xdd5c>
   13f2c:	mov	r1, fp
   13f30:	str	r3, [sp, #28]
   13f34:	add	r0, pc, r0
   13f38:	bl	4005c <__read_chk@plt+0x39bd8>
   13f3c:	ldr	r3, [sp, #28]
   13f40:	b	13cec <__read_chk@plt+0xd868>
   13f44:	mov	r3, r9
   13f48:	b	13cec <__read_chk@plt+0xd868>
   13f4c:	ldr	r2, [sp, #64]	; 0x40
   13f50:	mvn	lr, #0
   13f54:	ldr	r0, [pc, #648]	; 141e4 <__read_chk@plt+0xdd60>
   13f58:	mov	ip, #65536	; 0x10000
   13f5c:	str	r3, [sp, #12]
   13f60:	mov	r1, #32768	; 0x8000
   13f64:	add	r0, pc, r0
   13f68:	str	r1, [sp, #8]
   13f6c:	mov	sl, #1
   13f70:	str	lr, [sp]
   13f74:	mov	r3, r2
   13f78:	str	r0, [sp, #16]
   13f7c:	str	ip, [sp, #4]
   13f80:	mov	r1, #4
   13f84:	str	sl, [sp, #20]
   13f88:	bl	350e4 <__read_chk@plt+0x2ec60>
   13f8c:	mov	r9, r0
   13f90:	str	sl, [r0, #52]	; 0x34
   13f94:	b	13d04 <__read_chk@plt+0xd880>
   13f98:	ldr	r0, [pc, #584]	; 141e8 <__read_chk@plt+0xdd64>
   13f9c:	add	r0, pc, r0
   13fa0:	bl	4005c <__read_chk@plt+0x39bd8>
   13fa4:	ldr	r0, [pc, #576]	; 141ec <__read_chk@plt+0xdd68>
   13fa8:	add	r0, pc, r0
   13fac:	bl	4005c <__read_chk@plt+0x39bd8>
   13fb0:	ldr	r3, [pc, #472]	; 14190 <__read_chk@plt+0xdd0c>
   13fb4:	ldr	r9, [r6, r3]
   13fb8:	b	13ae0 <__read_chk@plt+0xd65c>
   13fbc:	mov	r0, r3
   13fc0:	mov	r1, r5
   13fc4:	bl	2ed04 <__read_chk@plt+0x28880>
   13fc8:	ldr	r3, [sp, #28]
   13fcc:	cmp	r0, #0
   13fd0:	bne	13ed8 <__read_chk@plt+0xda54>
   13fd4:	mov	r0, r3
   13fd8:	mov	r1, r7
   13fdc:	bl	2eadc <__read_chk@plt+0x28658>
   13fe0:	ldr	r3, [sp, #28]
   13fe4:	cmp	r0, #0
   13fe8:	bne	13ed8 <__read_chk@plt+0xda54>
   13fec:	mov	r0, r3
   13ff0:	mov	r1, r8
   13ff4:	bl	2eadc <__read_chk@plt+0x28658>
   13ff8:	ldr	r3, [sp, #28]
   13ffc:	cmp	r0, #0
   14000:	bne	13ed8 <__read_chk@plt+0xda54>
   14004:	mov	r0, r3
   14008:	ldr	r1, [sp, #36]	; 0x24
   1400c:	bl	2eadc <__read_chk@plt+0x28658>
   14010:	ldr	r3, [sp, #28]
   14014:	cmp	r0, #0
   14018:	bne	13ed8 <__read_chk@plt+0xda54>
   1401c:	mov	r0, r3
   14020:	ldr	r1, [sp, #40]	; 0x28
   14024:	bl	2ed04 <__read_chk@plt+0x28880>
   14028:	ldr	r3, [sp, #28]
   1402c:	cmp	r0, #0
   14030:	bne	13ed8 <__read_chk@plt+0xda54>
   14034:	mov	r0, r3
   14038:	ldr	r1, [sp, #48]	; 0x30
   1403c:	bl	2eadc <__read_chk@plt+0x28658>
   14040:	ldr	r3, [sp, #28]
   14044:	cmp	r0, #0
   14048:	bne	13ed8 <__read_chk@plt+0xda54>
   1404c:	mov	r0, r3
   14050:	ldr	r1, [sp, #44]	; 0x2c
   14054:	bl	2ed04 <__read_chk@plt+0x28880>
   14058:	ldr	r3, [sp, #28]
   1405c:	cmp	r0, #0
   14060:	bne	13ed8 <__read_chk@plt+0xda54>
   14064:	mov	r0, r3
   14068:	ldr	r1, [sp, #52]	; 0x34
   1406c:	bl	2eadc <__read_chk@plt+0x28658>
   14070:	ldr	r3, [sp, #28]
   14074:	cmp	r0, #0
   14078:	bne	13ed8 <__read_chk@plt+0xda54>
   1407c:	mov	r1, r3
   14080:	add	r0, r9, #104	; 0x68
   14084:	bl	2ed44 <__read_chk@plt+0x288c0>
   14088:	ldr	r3, [sp, #28]
   1408c:	cmp	r0, #0
   14090:	bne	13ed8 <__read_chk@plt+0xda54>
   14094:	b	13cec <__read_chk@plt+0xd868>
   14098:	ldr	r0, [pc, #336]	; 141f0 <__read_chk@plt+0xdd6c>
   1409c:	add	r0, pc, r0
   140a0:	bl	4005c <__read_chk@plt+0x39bd8>
   140a4:	ldr	r0, [pc, #328]	; 141f4 <__read_chk@plt+0xdd70>
   140a8:	add	r0, pc, r0
   140ac:	bl	4005c <__read_chk@plt+0x39bd8>
   140b0:	ldr	r3, [pc, #216]	; 14190 <__read_chk@plt+0xdd0c>
   140b4:	ldr	r9, [r6, r3]
   140b8:	b	13ae0 <__read_chk@plt+0xd65c>
   140bc:	ldr	r0, [pc, #308]	; 141f8 <__read_chk@plt+0xdd74>
   140c0:	add	r0, pc, r0
   140c4:	bl	40178 <__read_chk@plt+0x39cf4>
   140c8:	ldr	r3, [pc, #192]	; 14190 <__read_chk@plt+0xdd0c>
   140cc:	ldr	r9, [r6, r3]
   140d0:	b	13ae0 <__read_chk@plt+0xd65c>
   140d4:	bl	5d64 <__stack_chk_fail@plt>
   140d8:	mov	r1, r0
   140dc:	ldr	r2, [pc, #280]	; 141fc <__read_chk@plt+0xdd78>
   140e0:	ldr	r0, [pc, #280]	; 14200 <__read_chk@plt+0xdd7c>
   140e4:	movw	r3, #1998	; 0x7ce
   140e8:	add	r2, pc, r2
   140ec:	add	r0, pc, r0
   140f0:	bl	40110 <__read_chk@plt+0x39c8c>
   140f4:	ldr	r1, [pc, #264]	; 14204 <__read_chk@plt+0xdd80>
   140f8:	ldr	r0, [r4]
   140fc:	add	r1, pc, r1
   14100:	bl	467c0 <__read_chk@plt+0x4033c>
   14104:	mov	r1, r0
   14108:	ldr	r2, [pc, #248]	; 14208 <__read_chk@plt+0xdd84>
   1410c:	ldr	r0, [pc, #248]	; 1420c <__read_chk@plt+0xdd88>
   14110:	movw	r3, #1913	; 0x779
   14114:	add	r2, pc, r2
   14118:	add	r0, pc, r0
   1411c:	bl	40110 <__read_chk@plt+0x39c8c>
   14120:	ldr	r1, [pc, #232]	; 14210 <__read_chk@plt+0xdd8c>
   14124:	ldr	r0, [r4]
   14128:	add	r1, pc, r1
   1412c:	bl	467c0 <__read_chk@plt+0x4033c>
   14130:	ldr	r1, [pc, #220]	; 14214 <__read_chk@plt+0xdd90>
   14134:	ldr	r0, [pc, #220]	; 14218 <__read_chk@plt+0xdd94>
   14138:	add	r1, pc, r1
   1413c:	add	r0, pc, r0
   14140:	add	r1, r1, #160	; 0xa0
   14144:	bl	3dae8 <__read_chk@plt+0x37664>
   14148:	mov	r1, r0
   1414c:	ldr	r2, [pc, #200]	; 1421c <__read_chk@plt+0xdd98>
   14150:	ldr	r0, [pc, #200]	; 14220 <__read_chk@plt+0xdd9c>
   14154:	movw	r3, #1962	; 0x7aa
   14158:	add	r2, pc, r2
   1415c:	add	r0, pc, r0
   14160:	bl	40110 <__read_chk@plt+0x39c8c>
   14164:	ldr	r1, [pc, #184]	; 14224 <__read_chk@plt+0xdda0>
   14168:	ldr	r0, [r4]
   1416c:	add	r1, pc, r1
   14170:	bl	467c0 <__read_chk@plt+0x4033c>
   14174:	ldrdeq	ip, [sl], -ip	; <UNPREDICTABLE>
   14178:	andeq	r0, r0, r8, asr #11
   1417c:	muleq	r0, ip, r6
   14180:	andeq	lr, r6, ip, lsl #8
   14184:	andeq	lr, r6, r4, lsl #7
   14188:	andeq	lr, r6, ip, lsl #8
   1418c:	andeq	lr, r6, r8, asr #10
   14190:	andeq	r0, r0, ip, lsr #12
   14194:	muleq	r6, r4, r5
   14198:	andeq	r0, r0, r4, ror r6
   1419c:	muleq	sl, r8, r6
   141a0:	andeq	lr, r6, r0, lsl #8
   141a4:	andeq	lr, r6, ip, lsl #8
   141a8:	andeq	lr, r6, r8, lsl #8
   141ac:	andeq	sp, r6, r8, lsl r7
   141b0:	muleq	r6, ip, r1
   141b4:	andeq	lr, r6, r0, asr r3
   141b8:	andeq	sp, r6, r0, asr #11
   141bc:	andeq	r2, r7, r0, ror lr
   141c0:	andeq	lr, r6, r8, ror #1
   141c4:	andeq	sp, r6, r8, asr r5
   141c8:	andeq	sp, r6, r8, lsl sl
   141cc:	ldrdeq	lr, [r6], -r0
   141d0:	andeq	sp, r6, ip, asr #9
   141d4:	muleq	r6, r8, pc	; <UNPREDICTABLE>
   141d8:	andeq	lr, r6, ip, ror r1
   141dc:	strdeq	fp, [r6], -r0
   141e0:	andeq	sp, r6, r8, asr #30
   141e4:	andeq	sp, r6, r4, asr #18
   141e8:	andeq	lr, r6, ip, lsl #1
   141ec:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   141f0:	andeq	sp, r6, r0, ror lr
   141f4:	muleq	r6, r0, lr
   141f8:			; <UNDEFINED> instruction: 0x0006debc
   141fc:	muleq	r6, ip, r6
   14200:	andeq	fp, r6, r0, asr #6
   14204:	andeq	fp, r6, r0, ror r3
   14208:	andeq	sp, r6, r0, ror r6
   1420c:	andeq	fp, r6, r4, lsl r3
   14210:	andeq	fp, r6, r4, asr #6
   14214:	andeq	sp, r6, r8, ror r2
   14218:	muleq	r6, r4, sp
   1421c:	andeq	sp, r6, ip, lsr #12
   14220:	ldrdeq	fp, [r6], -r0
   14224:	andeq	fp, r6, r0, lsl #6
   14228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1422c:	sub	sp, sp, #10368	; 0x2880
   14230:	ldr	r7, [pc, #1384]	; 147a0 <__read_chk@plt+0xe31c>
   14234:	sub	sp, sp, #44	; 0x2c
   14238:	ldr	r4, [pc, #1380]	; 147a4 <__read_chk@plt+0xe320>
   1423c:	mov	r8, r1
   14240:	add	r7, pc, r7
   14244:	add	r1, sp, #8192	; 0x2000
   14248:	ldr	fp, [pc, #1368]	; 147a8 <__read_chk@plt+0xe324>
   1424c:	mov	r9, r2
   14250:	ldr	r4, [r7, r4]
   14254:	movw	r6, #61436	; 0xeffc
   14258:	ldr	r1, [r1, #2256]	; 0x8d0
   1425c:	add	fp, pc, fp
   14260:	str	r3, [sp, #36]	; 0x24
   14264:	add	r3, fp, #168	; 0xa8
   14268:	str	r4, [sp, #32]
   1426c:	movt	r6, #65535	; 0xffff
   14270:	ldr	r5, [sp, #32]
   14274:	movw	ip, #57340	; 0xdffc
   14278:	subs	r4, r0, #0
   1427c:	movt	ip, #65535	; 0xffff
   14280:	ldr	r2, [r5]
   14284:	add	r5, sp, #8192	; 0x2000
   14288:	str	r3, [r1]
   1428c:	add	r1, sp, #8192	; 0x2000
   14290:	ldr	r5, [r5, #2260]	; 0x8d4
   14294:	add	r3, fp, #680	; 0x2a8
   14298:	str	r2, [r1, #2212]	; 0x8a4
   1429c:	add	r2, sp, #10368	; 0x2880
   142a0:	add	r2, r2, #40	; 0x28
   142a4:	str	r3, [r5]
   142a8:	mov	r3, #0
   142ac:	strb	r3, [r2, r6]
   142b0:	strb	r3, [fp, #680]	; 0x2a8
   142b4:	strb	r3, [fp, #168]	; 0xa8
   142b8:	strb	r3, [r2, ip]
   142bc:	beq	14698 <__read_chk@plt+0xe214>
   142c0:	bl	6088 <strlen@plt>
   142c4:	subs	r6, r0, #0
   142c8:	beq	14314 <__read_chk@plt+0xde90>
   142cc:	bl	5f20 <__ctype_b_loc@plt>
   142d0:	ldr	fp, [pc, #1236]	; 147ac <__read_chk@plt+0xe328>
   142d4:	add	sl, r6, r4
   142d8:	mov	r6, r4
   142dc:	add	fp, pc, fp
   142e0:	ldr	r5, [r0]
   142e4:	ldrb	r7, [r6], #1
   142e8:	lsl	r3, r7, #1
   142ec:	ldrh	r3, [r5, r3]
   142f0:	tst	r3, #8
   142f4:	bne	1430c <__read_chk@plt+0xde88>
   142f8:	mov	r0, fp
   142fc:	mov	r1, r7
   14300:	bl	640c <strchr@plt>
   14304:	cmp	r0, #0
   14308:	beq	14444 <__read_chk@plt+0xdfc0>
   1430c:	cmp	r6, sl
   14310:	bne	142e4 <__read_chk@plt+0xde60>
   14314:	cmp	r8, #0
   14318:	beq	14498 <__read_chk@plt+0xe014>
   1431c:	mov	r0, #3
   14320:	mov	r1, r8
   14324:	add	r2, sp, #40	; 0x28
   14328:	bl	562c <__xstat64@plt>
   1432c:	cmn	r0, #1
   14330:	beq	1448c <__read_chk@plt+0xe008>
   14334:	ldr	r1, [pc, #1140]	; 147b0 <__read_chk@plt+0xe32c>
   14338:	mov	r0, r4
   1433c:	mov	r2, #10
   14340:	add	r1, pc, r1
   14344:	bl	5680 <strncmp@plt>
   14348:	cmp	r0, #0
   1434c:	beq	14534 <__read_chk@plt+0xe0b0>
   14350:	cmp	r9, #0
   14354:	beq	1458c <__read_chk@plt+0xe108>
   14358:	ldr	r2, [pc, #1108]	; 147b4 <__read_chk@plt+0xe330>
   1435c:	add	r6, sp, #1184	; 0x4a0
   14360:	add	r6, r6, #4
   14364:	mov	r7, #0
   14368:	add	r2, pc, r2
   1436c:	mov	fp, r2
   14370:	ldr	ip, [pc, #1088]	; 147b8 <__read_chk@plt+0xe334>
   14374:	mov	r1, #1024	; 0x400
   14378:	mov	r3, r1
   1437c:	str	r8, [sp, #4]
   14380:	add	ip, pc, ip
   14384:	str	r2, [sp, #8]
   14388:	str	ip, [sp]
   1438c:	mov	r2, #1
   14390:	mov	r0, r6
   14394:	str	fp, [sp, #12]
   14398:	str	r4, [sp, #16]
   1439c:	bl	60b8 <__snprintf_chk@plt>
   143a0:	ldr	r0, [pc, #1044]	; 147bc <__read_chk@plt+0xe338>
   143a4:	mov	r1, r6
   143a8:	add	r0, pc, r0
   143ac:	bl	40248 <__read_chk@plt+0x39dc4>
   143b0:	ldr	r1, [pc, #1032]	; 147c0 <__read_chk@plt+0xe33c>
   143b4:	mov	r0, r6
   143b8:	add	r1, pc, r1
   143bc:	bl	5434 <popen@plt>
   143c0:	subs	r8, r0, #0
   143c4:	beq	14528 <__read_chk@plt+0xe0a4>
   143c8:	add	r6, sp, #164	; 0xa4
   143cc:	mov	r1, #512	; 0x200
   143d0:	mov	r2, r8
   143d4:	mov	r0, r6
   143d8:	bl	5fbc <fgets@plt>
   143dc:	cmp	r0, #0
   143e0:	beq	146d0 <__read_chk@plt+0xe24c>
   143e4:	ldr	r3, [pc, #984]	; 147c4 <__read_chk@plt+0xe340>
   143e8:	mov	r0, r6
   143ec:	ldr	r1, [pc, #980]	; 147c8 <__read_chk@plt+0xe344>
   143f0:	add	r3, pc, r3
   143f4:	add	r2, r3, #168	; 0xa8
   143f8:	add	r1, pc, r1
   143fc:	add	r3, r3, #680	; 0x2a8
   14400:	bl	622c <sscanf@plt>
   14404:	subs	r3, r0, #2
   14408:	rsbs	r4, r3, #0
   1440c:	adcs	r4, r4, r3
   14410:	eor	r6, r4, #1
   14414:	mov	r0, r8
   14418:	bl	5e9c <pclose@plt>
   1441c:	cmp	r7, #0
   14420:	bne	146a0 <__read_chk@plt+0xe21c>
   14424:	cmp	r9, #0
   14428:	movne	r0, #0
   1442c:	andeq	r0, r6, #1
   14430:	cmp	r0, #0
   14434:	bne	14710 <__read_chk@plt+0xe28c>
   14438:	cmp	r4, #0
   1443c:	bne	14468 <__read_chk@plt+0xdfe4>
   14440:	b	144a0 <__read_chk@plt+0xe01c>
   14444:	ldr	r0, [pc, #896]	; 147cc <__read_chk@plt+0xe348>
   14448:	mov	r1, r7
   1444c:	add	r0, pc, r0
   14450:	bl	401e0 <__read_chk@plt+0x39d5c>
   14454:	ldr	r0, [pc, #884]	; 147d0 <__read_chk@plt+0xe34c>
   14458:	mov	r1, r4
   1445c:	add	r0, pc, r0
   14460:	bl	40110 <__read_chk@plt+0x39c8c>
   14464:	mvn	r0, #0
   14468:	ldr	r5, [sp, #32]
   1446c:	add	r8, sp, #8192	; 0x2000
   14470:	ldr	r2, [r8, #2212]	; 0x8a4
   14474:	ldr	r3, [r5]
   14478:	cmp	r2, r3
   1447c:	bne	14784 <__read_chk@plt+0xe300>
   14480:	add	sp, sp, #10368	; 0x2880
   14484:	add	sp, sp, #44	; 0x2c
   14488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1448c:	ldr	r0, [pc, #832]	; 147d4 <__read_chk@plt+0xe350>
   14490:	add	r0, pc, r0
   14494:	bl	401e0 <__read_chk@plt+0x39d5c>
   14498:	cmp	r9, #0
   1449c:	beq	14710 <__read_chk@plt+0xe28c>
   144a0:	ldr	r0, [pc, #816]	; 147d8 <__read_chk@plt+0xe354>
   144a4:	add	r8, sp, #168	; 0xa8
   144a8:	ldr	r7, [pc, #812]	; 147dc <__read_chk@plt+0xe358>
   144ac:	add	r6, sp, #147	; 0x93
   144b0:	add	r0, pc, r0
   144b4:	ldr	r9, [pc, #804]	; 147e0 <__read_chk@plt+0xe35c>
   144b8:	bl	40110 <__read_chk@plt+0x39c8c>
   144bc:	ldr	r1, [pc, #800]	; 147e4 <__read_chk@plt+0xe360>
   144c0:	add	r7, pc, r7
   144c4:	mov	r2, #512	; 0x200
   144c8:	add	r0, r7, #168	; 0xa8
   144cc:	add	r1, pc, r1
   144d0:	bl	7ae18 <__read_chk@plt+0x74994>
   144d4:	sub	r0, r8, #20
   144d8:	mov	r1, #16
   144dc:	add	r7, r7, #1184	; 0x4a0
   144e0:	bl	74550 <__read_chk@plt+0x6e0cc>
   144e4:	add	r9, pc, r9
   144e8:	add	r7, r7, #8
   144ec:	sub	r8, r8, #5
   144f0:	mov	r4, #512	; 0x200
   144f4:	ldrb	ip, [r6, #1]!
   144f8:	rsb	r0, r4, r7
   144fc:	mov	r1, r4
   14500:	str	r9, [sp]
   14504:	mov	r2, #1
   14508:	mvn	r3, #0
   1450c:	str	ip, [sp, #4]
   14510:	sub	r4, r4, #2
   14514:	bl	60b8 <__snprintf_chk@plt>
   14518:	cmp	r6, r8
   1451c:	bne	144f4 <__read_chk@plt+0xe070>
   14520:	mov	r0, #0
   14524:	b	14468 <__read_chk@plt+0xdfe4>
   14528:	mov	r4, r8
   1452c:	mov	r6, #1
   14530:	b	1441c <__read_chk@plt+0xdf98>
   14534:	add	r6, sp, #676	; 0x2a4
   14538:	ldr	r2, [pc, #680]	; 147e8 <__read_chk@plt+0xe364>
   1453c:	mov	r1, #512	; 0x200
   14540:	add	r4, r4, #10
   14544:	add	r2, pc, r2
   14548:	str	r4, [sp, #4]
   1454c:	str	r2, [sp]
   14550:	mov	r3, r1
   14554:	mov	r0, r6
   14558:	mov	r2, #1
   1455c:	bl	60b8 <__snprintf_chk@plt>
   14560:	cmp	r0, #512	; 0x200
   14564:	movcc	r4, r6
   14568:	bcc	14350 <__read_chk@plt+0xdecc>
   1456c:	ldr	r1, [pc, #632]	; 147ec <__read_chk@plt+0xe368>
   14570:	ldr	r0, [pc, #632]	; 147f0 <__read_chk@plt+0xe36c>
   14574:	add	r1, pc, r1
   14578:	add	r0, pc, r0
   1457c:	add	r1, r1, #224	; 0xe0
   14580:	bl	4005c <__read_chk@plt+0x39bd8>
   14584:	mvn	r0, #0
   14588:	b	14468 <__read_chk@plt+0xdfe4>
   1458c:	add	r7, sp, #6272	; 0x1880
   14590:	mov	r1, #4096	; 0x1000
   14594:	add	r7, r7, #40	; 0x28
   14598:	sub	r7, r7, #4
   1459c:	mov	r0, r7
   145a0:	bl	4df98 <__read_chk@plt+0x47b14>
   145a4:	mov	r0, r7
   145a8:	bl	7a298 <__read_chk@plt+0x73e14>
   145ac:	cmp	r0, #0
   145b0:	beq	14754 <__read_chk@plt+0xe2d0>
   145b4:	add	fp, sp, #2208	; 0x8a0
   145b8:	ldr	r2, [pc, #564]	; 147f4 <__read_chk@plt+0xe370>
   145bc:	add	fp, fp, #8
   145c0:	mov	r1, #4096	; 0x1000
   145c4:	sub	fp, fp, #4
   145c8:	add	r2, pc, r2
   145cc:	str	r7, [sp, #4]
   145d0:	mov	r3, r1
   145d4:	str	r2, [sp]
   145d8:	mov	r0, fp
   145dc:	mov	r2, #1
   145e0:	bl	60b8 <__snprintf_chk@plt>
   145e4:	cmp	r0, #4096	; 0x1000
   145e8:	bcs	14724 <__read_chk@plt+0xe2a0>
   145ec:	ldr	r5, [sp, #36]	; 0x24
   145f0:	add	r6, sp, #1184	; 0x4a0
   145f4:	add	r6, r6, #8
   145f8:	ldr	ip, [pc, #504]	; 147f8 <__read_chk@plt+0xe374>
   145fc:	cmn	r5, #62	; 0x3e
   14600:	sub	r6, r6, #4
   14604:	mov	r1, #1024	; 0x400
   14608:	addls	lr, r5, #60	; 0x3c
   1460c:	mvnhi	lr, #0
   14610:	add	ip, pc, ip
   14614:	str	r8, [sp, #4]
   14618:	mov	r3, r1
   1461c:	str	fp, [sp, #8]
   14620:	mov	r0, r6
   14624:	str	r4, [sp, #12]
   14628:	mov	r2, #1
   1462c:	str	lr, [sp, #16]
   14630:	str	ip, [sp]
   14634:	bl	60b8 <__snprintf_chk@plt>
   14638:	cmp	r0, #1024	; 0x400
   1463c:	bcs	14788 <__read_chk@plt+0xe304>
   14640:	ldr	r1, [pc, #436]	; 147fc <__read_chk@plt+0xe378>
   14644:	mov	r2, r6
   14648:	ldr	r0, [pc, #432]	; 14800 <__read_chk@plt+0xe37c>
   1464c:	add	r1, pc, r1
   14650:	ldr	r3, [pc, #428]	; 14804 <__read_chk@plt+0xe380>
   14654:	add	r1, r1, #224	; 0xe0
   14658:	add	r0, pc, r0
   1465c:	add	r3, pc, r3
   14660:	str	r3, [sp, #28]
   14664:	bl	40248 <__read_chk@plt+0x39dc4>
   14668:	ldr	r3, [sp, #28]
   1466c:	ldr	r2, [r3, #164]	; 0xa4
   14670:	cmp	r2, #0
   14674:	beq	146dc <__read_chk@plt+0xe258>
   14678:	mov	r0, r6
   1467c:	bl	5bfc <system@plt>
   14680:	cmp	r0, #0
   14684:	bne	146c4 <__read_chk@plt+0xe240>
   14688:	ldr	r2, [pc, #376]	; 14808 <__read_chk@plt+0xe384>
   1468c:	mov	r7, #1
   14690:	add	r2, pc, r2
   14694:	b	14370 <__read_chk@plt+0xdeec>
   14698:	mvn	r0, #0
   1469c:	b	14468 <__read_chk@plt+0xdfe4>
   146a0:	add	r7, sp, #6272	; 0x1880
   146a4:	add	fp, sp, #2208	; 0x8a0
   146a8:	add	r7, r7, #36	; 0x24
   146ac:	add	fp, fp, #4
   146b0:	mov	r0, fp
   146b4:	bl	5b3c <unlink@plt>
   146b8:	mov	r0, r7
   146bc:	bl	5b30 <rmdir@plt>
   146c0:	b	14424 <__read_chk@plt+0xdfa0>
   146c4:	mov	r6, #1
   146c8:	mov	r4, #0
   146cc:	b	146b0 <__read_chk@plt+0xe22c>
   146d0:	mov	r4, r0
   146d4:	mov	r6, #1
   146d8:	b	14414 <__read_chk@plt+0xdf90>
   146dc:	bl	4daa4 <__read_chk@plt+0x47620>
   146e0:	mov	r1, #1
   146e4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   146e8:	ldr	r5, [sp, #36]	; 0x24
   146ec:	ldr	r3, [sp, #28]
   146f0:	mvn	r2, r5
   146f4:	cmp	r0, r2
   146f8:	ldrls	r5, [sp, #36]	; 0x24
   146fc:	mvnhi	r0, #0
   14700:	addls	r0, r0, r5
   14704:	str	r0, [r3, #164]	; 0xa4
   14708:	bl	381d8 <__read_chk@plt+0x31d54>
   1470c:	b	14678 <__read_chk@plt+0xe1f4>
   14710:	ldr	r0, [pc, #244]	; 1480c <__read_chk@plt+0xe388>
   14714:	add	r0, pc, r0
   14718:	bl	4005c <__read_chk@plt+0x39bd8>
   1471c:	mvn	r0, #0
   14720:	b	14468 <__read_chk@plt+0xdfe4>
   14724:	ldr	r1, [pc, #228]	; 14810 <__read_chk@plt+0xe38c>
   14728:	ldr	r0, [pc, #228]	; 14814 <__read_chk@plt+0xe390>
   1472c:	add	r1, pc, r1
   14730:	add	r1, r1, #224	; 0xe0
   14734:	add	r0, pc, r0
   14738:	bl	4005c <__read_chk@plt+0x39bd8>
   1473c:	mov	r0, fp
   14740:	bl	5b3c <unlink@plt>
   14744:	mov	r0, r7
   14748:	bl	5b30 <rmdir@plt>
   1474c:	mvn	r0, #0
   14750:	b	14468 <__read_chk@plt+0xdfe4>
   14754:	bl	6214 <__errno_location@plt>
   14758:	ldr	r0, [r0]
   1475c:	bl	5740 <strerror@plt>
   14760:	ldr	r1, [pc, #176]	; 14818 <__read_chk@plt+0xe394>
   14764:	add	r1, pc, r1
   14768:	add	r1, r1, #224	; 0xe0
   1476c:	mov	r2, r0
   14770:	ldr	r0, [pc, #164]	; 1481c <__read_chk@plt+0xe398>
   14774:	add	r0, pc, r0
   14778:	bl	4005c <__read_chk@plt+0x39bd8>
   1477c:	mvn	r0, #0
   14780:	b	14468 <__read_chk@plt+0xdfe4>
   14784:	bl	5d64 <__stack_chk_fail@plt>
   14788:	ldr	r1, [pc, #144]	; 14820 <__read_chk@plt+0xe39c>
   1478c:	ldr	r0, [pc, #144]	; 14824 <__read_chk@plt+0xe3a0>
   14790:	add	r1, pc, r1
   14794:	add	r0, pc, r0
   14798:	add	r1, r1, #224	; 0xe0
   1479c:	bl	3dae8 <__read_chk@plt+0x37664>
   147a0:			; <UNDEFINED> instruction: 0x000ac6bc
   147a4:	andeq	r0, r0, r8, asr #11
   147a8:	andeq	ip, sl, r4, lsr #31
   147ac:			; <UNDEFINED> instruction: 0x0006ddbc
   147b0:	andeq	sp, r6, r0, lsl #31
   147b4:	andeq	fp, r6, r4, lsr #21
   147b8:	andeq	sp, r6, r8, asr #28
   147bc:	andeq	sp, r6, ip, lsr lr
   147c0:	andeq	r3, r7, r0, lsl #8
   147c4:	andeq	ip, sl, r0, lsl lr
   147c8:	andeq	sp, r6, r0, lsl #28
   147cc:	andeq	sp, r6, r4, asr ip
   147d0:	andeq	sp, r6, r8, ror #24
   147d4:	andeq	sp, r6, r4, ror #24
   147d8:	andeq	sp, r6, r8, lsr #27
   147dc:	andeq	ip, sl, r0, asr #26
   147e0:	ldrdeq	sp, [r6], -r4
   147e4:	ldrdeq	sp, [r6], -r8
   147e8:	andeq	sp, r6, r4, asr #23
   147ec:	andeq	ip, r6, ip, lsr lr
   147f0:	muleq	r6, r8, fp
   147f4:	andeq	sp, r6, r4, ror fp
   147f8:	andeq	sp, r6, r8, asr fp
   147fc:	andeq	ip, r6, r4, ror #26
   14800:	andeq	r2, r7, ip, lsl #12
   14804:	andeq	ip, sl, r4, lsr #23
   14808:	andeq	sp, r6, r4, lsl #20
   1480c:	strdeq	sp, [r6], -r4
   14810:	andeq	ip, r6, r4, lsl #25
   14814:	andeq	sp, r6, r8, lsl sl
   14818:	andeq	ip, r6, ip, asr #24
   1481c:			; <UNDEFINED> instruction: 0x0006d9b8
   14820:	andeq	ip, r6, r0, lsr #24
   14824:	andeq	sp, r6, r0, lsr #20
   14828:	push	{r4, r5, r6, lr}
   1482c:	mov	r6, r0
   14830:	mov	r5, r1
   14834:	mov	r0, #1
   14838:	mov	r1, #12
   1483c:	mov	r4, r2
   14840:	bl	4935c <__read_chk@plt+0x42ed8>
   14844:	ldr	r1, [pc, #36]	; 14870 <__read_chk@plt+0xe3ec>
   14848:	ldr	r2, [pc, #36]	; 14874 <__read_chk@plt+0xe3f0>
   1484c:	add	r1, pc, r1
   14850:	add	r2, pc, r2
   14854:	mov	ip, r0
   14858:	mov	r0, r6
   1485c:	str	r5, [ip]
   14860:	mov	r3, ip
   14864:	str	r4, [ip, #8]
   14868:	pop	{r4, r5, r6, lr}
   1486c:	b	37ed4 <__read_chk@plt+0x31a50>
   14870:			; <UNDEFINED> instruction: 0xffffc9dc
   14874:			; <UNDEFINED> instruction: 0xffffc9c8
   14878:	ldr	r3, [pc, #180]	; 14934 <__read_chk@plt+0xe4b0>
   1487c:	push	{r4, r5, r6, lr}
   14880:	add	r3, pc, r3
   14884:	mov	r5, r0
   14888:	mov	r6, r1
   1488c:	ldr	r3, [r3, #4]
   14890:	ldr	r3, [r3, #4]
   14894:	ldr	r4, [r3]
   14898:	cmp	r4, #0
   1489c:	beq	148ac <__read_chk@plt+0xe428>
   148a0:	ldr	r3, [r4, #8]
   148a4:	cmp	r3, r0
   148a8:	beq	148f4 <__read_chk@plt+0xe470>
   148ac:	mov	r1, #20
   148b0:	mov	r0, #1
   148b4:	bl	4935c <__read_chk@plt+0x42ed8>
   148b8:	ldr	r2, [pc, #120]	; 14938 <__read_chk@plt+0xe4b4>
   148bc:	mov	r1, #0
   148c0:	add	r2, pc, r2
   148c4:	str	r1, [r0]
   148c8:	mov	r3, r0
   148cc:	ldr	r1, [r2, #4]
   148d0:	mov	r0, #1
   148d4:	str	r5, [r3, #8]
   148d8:	str	r6, [r3, #12]
   148dc:	str	r1, [r3, #4]
   148e0:	ldr	r1, [r2, #4]
   148e4:	str	r0, [r3, #16]
   148e8:	str	r3, [r1]
   148ec:	str	r3, [r2, #4]
   148f0:	pop	{r4, r5, r6, pc}
   148f4:	ldr	r3, [r4, #12]
   148f8:	cmp	r3, r1
   148fc:	bne	148ac <__read_chk@plt+0xe428>
   14900:	ldr	r0, [r4, #16]
   14904:	mov	r1, #1
   14908:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1490c:	cmn	r0, #-2147483647	; 0x80000001
   14910:	str	r0, [r4, #16]
   14914:	popne	{r4, r5, r6, pc}
   14918:	ldr	r1, [pc, #28]	; 1493c <__read_chk@plt+0xe4b8>
   1491c:	mov	r2, r0
   14920:	ldr	r0, [pc, #24]	; 14940 <__read_chk@plt+0xe4bc>
   14924:	add	r1, pc, r1
   14928:	add	r0, pc, r0
   1492c:	add	r1, r1, #248	; 0xf8
   14930:	bl	3dae8 <__read_chk@plt+0x37664>
   14934:	andeq	ip, sl, r0, lsl #15
   14938:	andeq	ip, sl, r0, asr #14
   1493c:	andeq	ip, r6, ip, lsl #21
   14940:	andeq	sp, r6, r4, lsr #19
   14944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14948:	sub	sp, sp, #52	; 0x34
   1494c:	ldr	r4, [pc, #1692]	; 14ff0 <__read_chk@plt+0xeb6c>
   14950:	mov	r1, #0
   14954:	ldr	r2, [pc, #1688]	; 14ff4 <__read_chk@plt+0xeb70>
   14958:	add	r4, pc, r4
   1495c:	ldr	r3, [pc, #1684]	; 14ff8 <__read_chk@plt+0xeb74>
   14960:	ldr	r2, [r4, r2]
   14964:	str	r2, [sp, #12]
   14968:	ldr	r2, [r2]
   1496c:	str	r2, [sp, #44]	; 0x2c
   14970:	ldr	r6, [r4, r3]
   14974:	ldr	r0, [r6]
   14978:	bl	46eb8 <__read_chk@plt+0x40a34>
   1497c:	mov	r5, r0
   14980:	bl	46f98 <__read_chk@plt+0x40b14>
   14984:	mov	r1, r5
   14988:	mov	r2, r0
   1498c:	mov	r7, r0
   14990:	ldr	r0, [pc, #1636]	; 14ffc <__read_chk@plt+0xeb78>
   14994:	add	r0, pc, r0
   14998:	bl	401e0 <__read_chk@plt+0x39d5c>
   1499c:	ldr	r1, [pc, #1628]	; 15000 <__read_chk@plt+0xeb7c>
   149a0:	mov	r0, r5
   149a4:	add	r1, pc, r1
   149a8:	bl	61d8 <strcmp@plt>
   149ac:	cmp	r0, #0
   149b0:	movne	r1, #0
   149b4:	beq	14a08 <__read_chk@plt+0xe584>
   149b8:	cmp	r7, #0
   149bc:	beq	149e0 <__read_chk@plt+0xe55c>
   149c0:	cmp	r1, #0
   149c4:	ldr	r0, [r6]
   149c8:	moveq	r1, #82	; 0x52
   149cc:	movne	r1, #81	; 0x51
   149d0:	bl	468e8 <__read_chk@plt+0x40464>
   149d4:	ldr	r0, [r6]
   149d8:	bl	46b24 <__read_chk@plt+0x406a0>
   149dc:	bl	47128 <__read_chk@plt+0x40ca4>
   149e0:	mov	r0, r5
   149e4:	bl	55a8 <free@plt>
   149e8:	ldr	r0, [sp, #12]
   149ec:	ldr	r2, [sp, #44]	; 0x2c
   149f0:	ldr	r3, [r0]
   149f4:	mov	r0, #0
   149f8:	cmp	r2, r3
   149fc:	bne	14ef4 <__read_chk@plt+0xea70>
   14a00:	add	sp, sp, #52	; 0x34
   14a04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14a08:	ldr	r2, [pc, #1524]	; 15004 <__read_chk@plt+0xeb80>
   14a0c:	movw	r3, #4488	; 0x1188
   14a10:	str	r0, [sp, #32]
   14a14:	str	r0, [sp, #36]	; 0x24
   14a18:	str	r0, [sp, #40]	; 0x28
   14a1c:	ldr	fp, [r4, r2]
   14a20:	ldr	r9, [r6]
   14a24:	ldr	r3, [fp, r3]
   14a28:	cmp	r3, #2
   14a2c:	beq	14c2c <__read_chk@plt+0xe7a8>
   14a30:	cmp	r3, #0
   14a34:	beq	14c24 <__read_chk@plt+0xe7a0>
   14a38:	ldr	r3, [fp, #336]	; 0x150
   14a3c:	cmp	r3, #0
   14a40:	beq	14c24 <__read_chk@plt+0xe7a0>
   14a44:	mov	r1, #32
   14a48:	mov	r0, #1
   14a4c:	bl	4935c <__read_chk@plt+0x42ed8>
   14a50:	ldr	r1, [pc, #1456]	; 15008 <__read_chk@plt+0xeb84>
   14a54:	ldr	r2, [pc, #1456]	; 1500c <__read_chk@plt+0xeb88>
   14a58:	ldr	r3, [pc, #1456]	; 15010 <__read_chk@plt+0xeb8c>
   14a5c:	add	r1, pc, r1
   14a60:	add	r2, pc, r2
   14a64:	add	r1, r1, #280	; 0x118
   14a68:	add	r3, pc, r3
   14a6c:	add	r2, r2, #280	; 0x118
   14a70:	add	r3, r3, #280	; 0x118
   14a74:	str	r1, [sp, #16]
   14a78:	str	r2, [sp, #24]
   14a7c:	str	r3, [sp, #20]
   14a80:	str	r4, [sp, #28]
   14a84:	mov	r8, r0
   14a88:	mov	r0, r9
   14a8c:	bl	43938 <__read_chk@plt+0x3d4b4>
   14a90:	cmp	r0, #0
   14a94:	ble	14b6c <__read_chk@plt+0xe6e8>
   14a98:	ldr	r0, [sp, #40]	; 0x28
   14a9c:	mov	sl, #0
   14aa0:	bl	27e40 <__read_chk@plt+0x219bc>
   14aa4:	mov	r0, r9
   14aa8:	add	r1, sp, #32
   14aac:	add	r2, sp, #36	; 0x24
   14ab0:	str	sl, [sp, #40]	; 0x28
   14ab4:	bl	44c7c <__read_chk@plt+0x3e7f8>
   14ab8:	subs	r4, r0, #0
   14abc:	bne	14cb4 <__read_chk@plt+0xe830>
   14ac0:	add	r2, sp, #40	; 0x28
   14ac4:	ldr	r0, [sp, #32]
   14ac8:	ldr	r1, [sp, #36]	; 0x24
   14acc:	bl	2be4c <__read_chk@plt+0x259c8>
   14ad0:	subs	r2, r0, #0
   14ad4:	bne	14cd8 <__read_chk@plt+0xe854>
   14ad8:	movw	r3, #4456	; 0x1168
   14adc:	ldr	r0, [sp, #40]	; 0x28
   14ae0:	ldr	r1, [fp, r3]
   14ae4:	bl	288a0 <__read_chk@plt+0x2241c>
   14ae8:	mov	r4, r0
   14aec:	ldr	r0, [sp, #40]	; 0x28
   14af0:	bl	2751c <__read_chk@plt+0x21098>
   14af4:	mov	r3, r4
   14af8:	ldr	r1, [sp, #16]
   14afc:	mov	r2, r0
   14b00:	ldr	r0, [pc, #1292]	; 15014 <__read_chk@plt+0xeb90>
   14b04:	add	r0, pc, r0
   14b08:	bl	402b0 <__read_chk@plt+0x39e2c>
   14b0c:	mov	r0, r4
   14b10:	bl	55a8 <free@plt>
   14b14:	ldr	r0, [sp, #40]	; 0x28
   14b18:	bl	275d0 <__read_chk@plt+0x2114c>
   14b1c:	ldr	r1, [fp, #172]	; 0xac
   14b20:	cmp	r1, #0
   14b24:	mov	r4, r0
   14b28:	beq	14c98 <__read_chk@plt+0xe814>
   14b2c:	mov	r0, r4
   14b30:	mov	r2, #0
   14b34:	bl	404b4 <__read_chk@plt+0x3a030>
   14b38:	cmp	r0, #1
   14b3c:	ldr	r0, [sp, #40]	; 0x28
   14b40:	beq	14b9c <__read_chk@plt+0xe718>
   14b44:	bl	275d0 <__read_chk@plt+0x2114c>
   14b48:	ldr	r1, [sp, #20]
   14b4c:	mov	r2, r0
   14b50:	ldr	r0, [pc, #1216]	; 15018 <__read_chk@plt+0xeb94>
   14b54:	add	r0, pc, r0
   14b58:	bl	402b0 <__read_chk@plt+0x39e2c>
   14b5c:	mov	r0, r9
   14b60:	bl	43938 <__read_chk@plt+0x3d4b4>
   14b64:	cmp	r0, #0
   14b68:	bgt	14a98 <__read_chk@plt+0xe614>
   14b6c:	ldr	r0, [r8, #16]
   14b70:	ldr	r4, [sp, #28]
   14b74:	cmp	r0, #0
   14b78:	bne	14d00 <__read_chk@plt+0xe87c>
   14b7c:	ldr	r1, [pc, #1176]	; 1501c <__read_chk@plt+0xeb98>
   14b80:	mov	sl, r0
   14b84:	ldr	r0, [pc, #1172]	; 15020 <__read_chk@plt+0xeb9c>
   14b88:	add	r1, pc, r1
   14b8c:	add	r0, pc, r0
   14b90:	add	r1, r1, #280	; 0x118
   14b94:	bl	401e0 <__read_chk@plt+0x39d5c>
   14b98:	b	14c0c <__read_chk@plt+0xe788>
   14b9c:	bl	27ae8 <__read_chk@plt+0x21664>
   14ba0:	cmp	r0, #0
   14ba4:	bne	14c78 <__read_chk@plt+0xe7f4>
   14ba8:	ldr	r1, [r8, #16]
   14bac:	cmp	r1, #0
   14bb0:	movne	r4, r0
   14bb4:	bne	14bcc <__read_chk@plt+0xe748>
   14bb8:	b	14c3c <__read_chk@plt+0xe7b8>
   14bbc:	ldr	r1, [r8, #16]
   14bc0:	add	r4, r4, #1
   14bc4:	cmp	r4, r1
   14bc8:	bcs	14c3c <__read_chk@plt+0xe7b8>
   14bcc:	ldr	r3, [r8, #8]
   14bd0:	ldr	r0, [sp, #40]	; 0x28
   14bd4:	ldr	r1, [r3, r4, lsl #2]
   14bd8:	bl	28510 <__read_chk@plt+0x2208c>
   14bdc:	cmp	r0, #0
   14be0:	beq	14bbc <__read_chk@plt+0xe738>
   14be4:	ldr	r0, [sp, #40]	; 0x28
   14be8:	mov	sl, #0
   14bec:	bl	275d0 <__read_chk@plt+0x2114c>
   14bf0:	ldr	r1, [pc, #1068]	; 15024 <__read_chk@plt+0xeba0>
   14bf4:	add	r1, pc, r1
   14bf8:	add	r1, r1, #280	; 0x118
   14bfc:	mov	r2, r0
   14c00:	ldr	r0, [pc, #1056]	; 15028 <__read_chk@plt+0xeba4>
   14c04:	add	r0, pc, r0
   14c08:	bl	4005c <__read_chk@plt+0x39bd8>
   14c0c:	mov	r0, r8
   14c10:	bl	116f8 <__read_chk@plt+0xb274>
   14c14:	ldr	r0, [sp, #40]	; 0x28
   14c18:	bl	27e40 <__read_chk@plt+0x219bc>
   14c1c:	mov	r0, sl
   14c20:	bl	25fe8 <__read_chk@plt+0x1fb64>
   14c24:	mov	r1, #1
   14c28:	b	149b8 <__read_chk@plt+0xe534>
   14c2c:	ldr	r3, [fp, #104]	; 0x68
   14c30:	cmp	r3, #0
   14c34:	beq	14a38 <__read_chk@plt+0xe5b4>
   14c38:	b	14c24 <__read_chk@plt+0xe7a0>
   14c3c:	add	r1, r1, #1
   14c40:	ldr	r0, [r8, #8]
   14c44:	mov	r2, #4
   14c48:	bl	7a9d4 <__read_chk@plt+0x74550>
   14c4c:	cmp	r0, #0
   14c50:	beq	14fb4 <__read_chk@plt+0xeb30>
   14c54:	ldr	r3, [r8, #16]
   14c58:	mov	r2, #0
   14c5c:	ldr	r1, [sp, #40]	; 0x28
   14c60:	str	r0, [r8, #8]
   14c64:	add	ip, r3, #1
   14c68:	str	ip, [r8, #16]
   14c6c:	str	r1, [r0, r3, lsl #2]
   14c70:	str	r2, [sp, #40]	; 0x28
   14c74:	b	14a88 <__read_chk@plt+0xe604>
   14c78:	ldr	r0, [sp, #40]	; 0x28
   14c7c:	bl	275d0 <__read_chk@plt+0x2114c>
   14c80:	ldr	r1, [sp, #24]
   14c84:	mov	r2, r0
   14c88:	ldr	r0, [pc, #924]	; 1502c <__read_chk@plt+0xeba8>
   14c8c:	add	r0, pc, r0
   14c90:	bl	402b0 <__read_chk@plt+0x39e2c>
   14c94:	b	14a88 <__read_chk@plt+0xe604>
   14c98:	bl	5e48 <FIPS_mode@plt>
   14c9c:	ldr	r1, [pc, #908]	; 15030 <__read_chk@plt+0xebac>
   14ca0:	add	r1, pc, r1
   14ca4:	cmp	r0, #0
   14ca8:	ldreq	r1, [pc, #900]	; 15034 <__read_chk@plt+0xebb0>
   14cac:	addeq	r1, pc, r1
   14cb0:	b	14b2c <__read_chk@plt+0xe6a8>
   14cb4:	bl	25854 <__read_chk@plt+0x1f3d0>
   14cb8:	ldr	r1, [pc, #888]	; 15038 <__read_chk@plt+0xebb4>
   14cbc:	add	r1, pc, r1
   14cc0:	add	r1, r1, #280	; 0x118
   14cc4:	mov	r2, r0
   14cc8:	ldr	r0, [pc, #876]	; 1503c <__read_chk@plt+0xebb8>
   14ccc:	add	r0, pc, r0
   14cd0:	bl	4005c <__read_chk@plt+0x39bd8>
   14cd4:	b	14c0c <__read_chk@plt+0xe788>
   14cd8:	bl	25854 <__read_chk@plt+0x1f3d0>
   14cdc:	ldr	r1, [pc, #860]	; 15040 <__read_chk@plt+0xebbc>
   14ce0:	mov	sl, r4
   14ce4:	add	r1, pc, r1
   14ce8:	add	r1, r1, #280	; 0x118
   14cec:	mov	r2, r0
   14cf0:	ldr	r0, [pc, #844]	; 15044 <__read_chk@plt+0xebc0>
   14cf4:	add	r0, pc, r0
   14cf8:	bl	4005c <__read_chk@plt+0x39bd8>
   14cfc:	b	14c0c <__read_chk@plt+0xe788>
   14d00:	mov	r1, #4
   14d04:	bl	5f80 <calloc@plt>
   14d08:	cmp	r0, #0
   14d0c:	str	r0, [r8, #12]
   14d10:	beq	14f38 <__read_chk@plt+0xeab4>
   14d14:	ldr	r3, [pc, #812]	; 15048 <__read_chk@plt+0xebc4>
   14d18:	ldr	r1, [fp, #108]	; 0x6c
   14d1c:	ldr	r3, [r4, r3]
   14d20:	cmp	r1, #0
   14d24:	ldr	r0, [r3]
   14d28:	beq	14ea4 <__read_chk@plt+0xea20>
   14d2c:	ldr	r1, [pc, #792]	; 1504c <__read_chk@plt+0xebc8>
   14d30:	add	r3, r8, #4
   14d34:	ldrh	r2, [fp, #140]	; 0x8c
   14d38:	ldr	r1, [r4, r1]
   14d3c:	str	r3, [sp]
   14d40:	mov	r3, r8
   14d44:	bl	1865c <__read_chk@plt+0x121d8>
   14d48:	ldr	ip, [r8, #4]
   14d4c:	ldr	r3, [r8]
   14d50:	mov	r1, #3
   14d54:	ldr	r0, [fp, #340]	; 0x154
   14d58:	mov	r2, r8
   14d5c:	str	r1, [sp, #4]
   14d60:	ldr	r1, [pc, #744]	; 15050 <__read_chk@plt+0xebcc>
   14d64:	str	ip, [sp]
   14d68:	add	r1, pc, r1
   14d6c:	bl	3e888 <__read_chk@plt+0x38404>
   14d70:	subs	r3, r0, #0
   14d74:	bne	14ecc <__read_chk@plt+0xea48>
   14d78:	ldr	r2, [r8, #16]
   14d7c:	str	r3, [r8, #20]
   14d80:	cmp	r2, #0
   14d84:	beq	14f20 <__read_chk@plt+0xea9c>
   14d88:	ldr	r1, [r8, #12]
   14d8c:	add	ip, r1, r2, lsl #2
   14d90:	ldr	r0, [r1], #4
   14d94:	cmp	r0, #0
   14d98:	addeq	r3, r3, #1
   14d9c:	streq	r3, [r8, #20]
   14da0:	cmp	r1, ip
   14da4:	bne	14d90 <__read_chk@plt+0xe90c>
   14da8:	ldr	fp, [pc, #676]	; 15054 <__read_chk@plt+0xebd0>
   14dac:	rsb	r1, r3, r2
   14db0:	str	r1, [sp]
   14db4:	add	fp, pc, fp
   14db8:	ldr	ip, [r8, #28]
   14dbc:	add	fp, fp, #280	; 0x118
   14dc0:	ldr	r0, [pc, #656]	; 15058 <__read_chk@plt+0xebd4>
   14dc4:	mov	r1, fp
   14dc8:	add	r0, pc, r0
   14dcc:	str	ip, [sp, #4]
   14dd0:	bl	402b0 <__read_chk@plt+0x39e2c>
   14dd4:	ldr	r2, [r8, #20]
   14dd8:	cmp	r2, #0
   14ddc:	beq	14eb0 <__read_chk@plt+0xea2c>
   14de0:	ldr	r0, [pc, #628]	; 1505c <__read_chk@plt+0xebd8>
   14de4:	mov	r1, fp
   14de8:	add	r0, pc, r0
   14dec:	bl	402b0 <__read_chk@plt+0x39e2c>
   14df0:	mov	r0, r9
   14df4:	mov	r1, #80	; 0x50
   14df8:	bl	44d08 <__read_chk@plt+0x3e884>
   14dfc:	subs	r4, r0, #0
   14e00:	bne	14f50 <__read_chk@plt+0xeacc>
   14e04:	ldr	r1, [pc, #596]	; 15060 <__read_chk@plt+0xebdc>
   14e08:	mov	r0, r9
   14e0c:	add	r1, pc, r1
   14e10:	bl	44c04 <__read_chk@plt+0x3e780>
   14e14:	subs	r4, r0, #0
   14e18:	bne	14f50 <__read_chk@plt+0xeacc>
   14e1c:	mov	r0, r9
   14e20:	mov	r1, #1
   14e24:	bl	44bd4 <__read_chk@plt+0x3e750>
   14e28:	subs	r4, r0, #0
   14e2c:	bne	14f50 <__read_chk@plt+0xeacc>
   14e30:	bl	25d50 <__read_chk@plt+0x1f8cc>
   14e34:	subs	sl, r0, #0
   14e38:	beq	14f28 <__read_chk@plt+0xeaa4>
   14e3c:	ldr	r2, [r8, #16]
   14e40:	cmp	r2, #0
   14e44:	bne	14e58 <__read_chk@plt+0xe9d4>
   14e48:	b	14ef8 <__read_chk@plt+0xea74>
   14e4c:	add	r4, r4, #1
   14e50:	cmp	r4, r2
   14e54:	bcs	14ef8 <__read_chk@plt+0xea74>
   14e58:	ldr	r3, [r8, #12]
   14e5c:	ldr	r3, [r3, r4, lsl #2]
   14e60:	cmp	r3, #0
   14e64:	bne	14e4c <__read_chk@plt+0xe9c8>
   14e68:	mov	r0, sl
   14e6c:	bl	2634c <__read_chk@plt+0x1fec8>
   14e70:	ldr	r3, [r8, #8]
   14e74:	mov	r1, sl
   14e78:	ldr	r0, [r3, r4, lsl #2]
   14e7c:	bl	28620 <__read_chk@plt+0x2219c>
   14e80:	cmp	r0, #0
   14e84:	bne	14f94 <__read_chk@plt+0xeb10>
   14e88:	mov	r0, r9
   14e8c:	mov	r1, sl
   14e90:	bl	44c10 <__read_chk@plt+0x3e78c>
   14e94:	cmp	r0, #0
   14e98:	bne	14f74 <__read_chk@plt+0xeaf0>
   14e9c:	ldr	r2, [r8, #16]
   14ea0:	b	14e4c <__read_chk@plt+0xe9c8>
   14ea4:	ldrh	r2, [fp, #140]	; 0x8c
   14ea8:	mov	r3, r1
   14eac:	b	14d3c <__read_chk@plt+0xe8b8>
   14eb0:	ldr	sl, [r8, #28]
   14eb4:	cmp	sl, #0
   14eb8:	beq	14c0c <__read_chk@plt+0xe788>
   14ebc:	mov	r0, r8
   14ec0:	mov	sl, r2
   14ec4:	bl	11790 <__read_chk@plt+0xb30c>
   14ec8:	b	14c0c <__read_chk@plt+0xe788>
   14ecc:	bl	25854 <__read_chk@plt+0x1f3d0>
   14ed0:	ldr	r1, [pc, #396]	; 15064 <__read_chk@plt+0xebe0>
   14ed4:	mov	sl, #0
   14ed8:	add	r1, pc, r1
   14edc:	add	r1, r1, #280	; 0x118
   14ee0:	mov	r2, r0
   14ee4:	ldr	r0, [pc, #380]	; 15068 <__read_chk@plt+0xebe4>
   14ee8:	add	r0, pc, r0
   14eec:	bl	4005c <__read_chk@plt+0x39bd8>
   14ef0:	b	14c0c <__read_chk@plt+0xe788>
   14ef4:	bl	5d64 <__stack_chk_fail@plt>
   14ef8:	mov	r0, r9
   14efc:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   14f00:	subs	r3, r0, #0
   14f04:	bne	14fd0 <__read_chk@plt+0xeb4c>
   14f08:	ldr	r0, [pc, #348]	; 1506c <__read_chk@plt+0xebe8>
   14f0c:	mov	r1, r8
   14f10:	mov	r8, r3
   14f14:	add	r0, pc, r0
   14f18:	bl	14878 <__read_chk@plt+0xe3f4>
   14f1c:	b	14c0c <__read_chk@plt+0xe788>
   14f20:	mov	r3, r2
   14f24:	b	14da8 <__read_chk@plt+0xe924>
   14f28:	ldr	r0, [pc, #320]	; 15070 <__read_chk@plt+0xebec>
   14f2c:	mov	r1, fp
   14f30:	add	r0, pc, r0
   14f34:	bl	3dae8 <__read_chk@plt+0x37664>
   14f38:	ldr	r1, [pc, #308]	; 15074 <__read_chk@plt+0xebf0>
   14f3c:	ldr	r0, [pc, #308]	; 15078 <__read_chk@plt+0xebf4>
   14f40:	add	r1, pc, r1
   14f44:	add	r0, pc, r0
   14f48:	add	r1, r1, #280	; 0x118
   14f4c:	bl	3dae8 <__read_chk@plt+0x37664>
   14f50:	mov	r0, r4
   14f54:	bl	25854 <__read_chk@plt+0x1f3d0>
   14f58:	ldr	r1, [pc, #284]	; 1507c <__read_chk@plt+0xebf8>
   14f5c:	add	r1, pc, r1
   14f60:	add	r1, r1, #280	; 0x118
   14f64:	mov	r2, r0
   14f68:	ldr	r0, [pc, #272]	; 15080 <__read_chk@plt+0xebfc>
   14f6c:	add	r0, pc, r0
   14f70:	bl	3dae8 <__read_chk@plt+0x37664>
   14f74:	bl	25854 <__read_chk@plt+0x1f3d0>
   14f78:	ldr	r1, [pc, #260]	; 15084 <__read_chk@plt+0xec00>
   14f7c:	add	r1, pc, r1
   14f80:	add	r1, r1, #280	; 0x118
   14f84:	mov	r2, r0
   14f88:	ldr	r0, [pc, #248]	; 15088 <__read_chk@plt+0xec04>
   14f8c:	add	r0, pc, r0
   14f90:	bl	3dae8 <__read_chk@plt+0x37664>
   14f94:	bl	25854 <__read_chk@plt+0x1f3d0>
   14f98:	ldr	r1, [pc, #236]	; 1508c <__read_chk@plt+0xec08>
   14f9c:	add	r1, pc, r1
   14fa0:	add	r1, r1, #280	; 0x118
   14fa4:	mov	r2, r0
   14fa8:	ldr	r0, [pc, #224]	; 15090 <__read_chk@plt+0xec0c>
   14fac:	add	r0, pc, r0
   14fb0:	bl	3dae8 <__read_chk@plt+0x37664>
   14fb4:	ldr	r1, [pc, #216]	; 15094 <__read_chk@plt+0xec10>
   14fb8:	ldr	r0, [pc, #216]	; 15098 <__read_chk@plt+0xec14>
   14fbc:	add	r1, pc, r1
   14fc0:	ldr	r2, [r8, #16]
   14fc4:	add	r1, r1, #280	; 0x118
   14fc8:	add	r0, pc, r0
   14fcc:	bl	3dae8 <__read_chk@plt+0x37664>
   14fd0:	bl	25854 <__read_chk@plt+0x1f3d0>
   14fd4:	ldr	r1, [pc, #192]	; 1509c <__read_chk@plt+0xec18>
   14fd8:	add	r1, pc, r1
   14fdc:	add	r1, r1, #280	; 0x118
   14fe0:	mov	r2, r0
   14fe4:	ldr	r0, [pc, #180]	; 150a0 <__read_chk@plt+0xec1c>
   14fe8:	add	r0, pc, r0
   14fec:	bl	3dae8 <__read_chk@plt+0x37664>
   14ff0:	andeq	fp, sl, r4, lsr #31
   14ff4:	andeq	r0, r0, r8, asr #11
   14ff8:	muleq	r0, ip, r6
   14ffc:	andeq	sp, r6, r4, asr r9
   15000:	andeq	sp, r6, r8, ror r9
   15004:	andeq	r0, r0, r4, ror r6
   15008:	andeq	ip, r6, r4, asr r9
   1500c:	andeq	ip, r6, r0, asr r9
   15010:	andeq	ip, r6, r8, asr #18
   15014:	andeq	sp, r6, r4, asr #16
   15018:	andeq	sp, r6, ip, lsl #16
   1501c:	andeq	ip, r6, r8, lsr #16
   15020:	andeq	sp, r6, r4, ror r8
   15024:			; <UNDEFINED> instruction: 0x0006c7bc
   15028:			; <UNDEFINED> instruction: 0x0006d7b4
   1502c:	andeq	sp, r6, r4, lsl #14
   15030:	andeq	sl, r6, ip, ror #27
   15034:	ldrdeq	sl, [r6], -r8
   15038:	strdeq	ip, [r6], -r4
   1503c:	andeq	ip, r6, r4, asr #20
   15040:	andeq	ip, r6, ip, asr #13
   15044:	andeq	sp, r6, r0, asr #12
   15048:	strdeq	r0, [r0], -r4
   1504c:	andeq	r0, r0, r0, ror #11
   15050:			; <UNDEFINED> instruction: 0xffffeb38
   15054:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   15058:	andeq	sp, r6, r8, lsl #13
   1505c:	andeq	sp, r6, r8, lsr #13
   15060:	andeq	ip, r6, r0, asr #17
   15064:	ldrdeq	ip, [r6], -r8
   15068:	andeq	sp, r6, r8, asr #10
   1506c:			; <UNDEFINED> instruction: 0xffffcbcc
   15070:			; <UNDEFINED> instruction: 0x0006d5b4
   15074:	andeq	ip, r6, r0, ror r4
   15078:	ldrdeq	sp, [r6], -r8
   1507c:	andeq	ip, r6, r4, asr r4
   15080:	andeq	sp, r6, r8, asr r5
   15084:	andeq	ip, r6, r4, lsr r4
   15088:	andeq	sp, r6, ip, ror r5
   1508c:	andeq	ip, r6, r4, lsl r4
   15090:	andeq	sp, r6, r8, asr #10
   15094:	strdeq	ip, [r6], -r4
   15098:	andeq	sp, r6, r4, lsl r4
   1509c:	ldrdeq	ip, [r6], -r8
   150a0:	andeq	sp, r6, ip, lsr r5
   150a4:	push	{r4, lr}
   150a8:	mov	r1, #8
   150ac:	mov	r4, r0
   150b0:	mov	r0, #1
   150b4:	bl	4935c <__read_chk@plt+0x42ed8>
   150b8:	mov	r2, #0
   150bc:	str	r4, [r0, #4]
   150c0:	str	r2, [r0]
   150c4:	pop	{r4, pc}
   150c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   150cc:	subs	r5, r0, #0
   150d0:	ldr	r4, [pc, #372]	; 1524c <__read_chk@plt+0xedc8>
   150d4:	sub	sp, sp, #36	; 0x24
   150d8:	mov	r8, r2
   150dc:	mov	r6, r1
   150e0:	add	r4, pc, r4
   150e4:	moveq	r0, r5
   150e8:	beq	151f0 <__read_chk@plt+0xed6c>
   150ec:	ldr	r3, [pc, #348]	; 15250 <__read_chk@plt+0xedcc>
   150f0:	ldr	r3, [r4, r3]
   150f4:	ldr	r3, [r3]
   150f8:	cmp	r3, #0
   150fc:	beq	1521c <__read_chk@plt+0xed98>
   15100:	ldr	r0, [pc, #332]	; 15254 <__read_chk@plt+0xedd0>
   15104:	mov	r2, r5
   15108:	add	r0, pc, r0
   1510c:	bl	401e0 <__read_chk@plt+0x39d5c>
   15110:	mov	r0, r6
   15114:	mov	r1, r5
   15118:	bl	4d5fc <__read_chk@plt+0x47178>
   1511c:	cmn	r0, #1
   15120:	mov	r2, r0
   15124:	beq	15230 <__read_chk@plt+0xedac>
   15128:	ldr	r0, [pc, #296]	; 15258 <__read_chk@plt+0xedd4>
   1512c:	mov	r7, #1
   15130:	mov	r3, r2
   15134:	mvn	ip, #0
   15138:	add	r0, pc, r0
   1513c:	mov	r1, #2097152	; 0x200000
   15140:	str	ip, [sp]
   15144:	mov	r9, #0
   15148:	str	r1, [sp, #4]
   1514c:	mov	r1, #32768	; 0x8000
   15150:	str	r0, [sp, #16]
   15154:	str	r1, [sp, #8]
   15158:	mov	r1, #3
   1515c:	str	r9, [sp, #12]
   15160:	str	r7, [sp, #20]
   15164:	bl	350e4 <__read_chk@plt+0x2ec60>
   15168:	ldr	r3, [pc, #236]	; 1525c <__read_chk@plt+0xedd8>
   1516c:	str	r7, [r0, #280]	; 0x118
   15170:	mov	r6, r0
   15174:	ldr	r3, [r4, r3]
   15178:	ldr	r3, [r3, #4012]	; 0xfac
   1517c:	cmp	r3, r7
   15180:	beq	151f8 <__read_chk@plt+0xed74>
   15184:	ldr	r3, [pc, #212]	; 15260 <__read_chk@plt+0xeddc>
   15188:	mov	r1, #90	; 0x5a
   1518c:	ldr	r4, [r4, r3]
   15190:	ldr	r0, [r4]
   15194:	bl	468e8 <__read_chk@plt+0x40464>
   15198:	ldr	r1, [pc, #196]	; 15264 <__read_chk@plt+0xede0>
   1519c:	ldr	r0, [r4]
   151a0:	add	r1, pc, r1
   151a4:	bl	46a00 <__read_chk@plt+0x4057c>
   151a8:	ldr	r0, [r4]
   151ac:	ldr	r1, [r6, #4]
   151b0:	bl	46958 <__read_chk@plt+0x404d4>
   151b4:	ldr	r0, [r4]
   151b8:	ldr	r1, [r6, #216]	; 0xd8
   151bc:	bl	46958 <__read_chk@plt+0x404d4>
   151c0:	ldr	r1, [r6, #224]	; 0xe0
   151c4:	ldr	r0, [r4]
   151c8:	bl	46958 <__read_chk@plt+0x404d4>
   151cc:	mov	r1, r5
   151d0:	ldr	r0, [r4]
   151d4:	bl	46958 <__read_chk@plt+0x404d4>
   151d8:	mov	r1, r8
   151dc:	ldr	r0, [r4]
   151e0:	bl	46958 <__read_chk@plt+0x404d4>
   151e4:	ldr	r0, [r4]
   151e8:	bl	46b24 <__read_chk@plt+0x406a0>
   151ec:	mov	r0, #0
   151f0:	add	sp, sp, #36	; 0x24
   151f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   151f8:	ldr	r1, [pc, #104]	; 15268 <__read_chk@plt+0xede4>
   151fc:	mov	r3, r9
   15200:	ldr	r2, [pc, #100]	; 1526c <__read_chk@plt+0xede8>
   15204:	ldr	r0, [r0, #4]
   15208:	ldr	r1, [r4, r1]
   1520c:	ldr	r2, [r4, r2]
   15210:	str	r9, [sp]
   15214:	bl	37ff0 <__read_chk@plt+0x31b6c>
   15218:	b	15184 <__read_chk@plt+0xed00>
   1521c:	ldr	r0, [pc, #76]	; 15270 <__read_chk@plt+0xedec>
   15220:	add	r0, pc, r0
   15224:	bl	4005c <__read_chk@plt+0x39bd8>
   15228:	mvn	r0, #0
   1522c:	b	151f0 <__read_chk@plt+0xed6c>
   15230:	ldr	r0, [pc, #60]	; 15274 <__read_chk@plt+0xedf0>
   15234:	str	r2, [sp, #28]
   15238:	add	r0, pc, r0
   1523c:	bl	4005c <__read_chk@plt+0x39bd8>
   15240:	ldr	r2, [sp, #28]
   15244:	mov	r0, r2
   15248:	b	151f0 <__read_chk@plt+0xed6c>
   1524c:	andeq	fp, sl, ip, lsl r8
   15250:	andeq	r0, r0, ip, ror #12
   15254:	andeq	sp, r6, r4, ror #8
   15258:	andeq	sp, r6, r4, ror r4
   1525c:	andeq	r0, r0, r4, ror r6
   15260:	muleq	r0, ip, r6
   15264:	andeq	sp, r6, r0, lsl r4
   15268:	andeq	r0, r0, r4, asr #13
   1526c:	andeq	r0, r0, ip, asr #13
   15270:	andeq	sp, r6, r8, lsl r3
   15274:	andeq	sp, r6, r8, asr r3
   15278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1527c:	sub	sp, sp, #44	; 0x2c
   15280:	ldr	r4, [pc, #928]	; 15628 <__read_chk@plt+0xf1a4>
   15284:	mov	r7, r1
   15288:	ldr	ip, [pc, #924]	; 1562c <__read_chk@plt+0xf1a8>
   1528c:	mov	r6, r0
   15290:	add	r4, pc, r4
   15294:	str	r2, [sp, #20]
   15298:	ldr	r1, [pc, #912]	; 15630 <__read_chk@plt+0xf1ac>
   1529c:	mov	sl, r3
   152a0:	ldr	ip, [r4, ip]
   152a4:	mov	r2, r6
   152a8:	ldr	r0, [pc, #900]	; 15634 <__read_chk@plt+0xf1b0>
   152ac:	add	r1, pc, r1
   152b0:	add	r1, r1, #304	; 0x130
   152b4:	ldr	r9, [sp, #80]	; 0x50
   152b8:	ldr	r3, [ip]
   152bc:	add	r0, pc, r0
   152c0:	str	ip, [sp, #8]
   152c4:	ldr	ip, [sp, #88]	; 0x58
   152c8:	str	r3, [sp, #36]	; 0x24
   152cc:	ldr	r8, [sp, #92]	; 0x5c
   152d0:	str	ip, [sp]
   152d4:	bl	40248 <__read_chk@plt+0x39dc4>
   152d8:	mov	r0, r6
   152dc:	bl	35088 <__read_chk@plt+0x2ec04>
   152e0:	subs	fp, r0, #0
   152e4:	beq	15614 <__read_chk@plt+0xf190>
   152e8:	ldr	r2, [pc, #840]	; 15638 <__read_chk@plt+0xf1b4>
   152ec:	mov	r1, r7
   152f0:	ldr	r3, [pc, #836]	; 1563c <__read_chk@plt+0xf1b8>
   152f4:	ldr	r5, [r4, r2]
   152f8:	ldr	r4, [r4, r3]
   152fc:	ldr	r0, [r5]
   15300:	ldr	r2, [r4, #128]	; 0x80
   15304:	ldr	r3, [r4, #132]	; 0x84
   15308:	bl	43fb4 <__read_chk@plt+0x3db30>
   1530c:	cmp	r7, #0
   15310:	bne	15518 <__read_chk@plt+0xf094>
   15314:	ldr	r3, [r4, #2964]	; 0xb94
   15318:	cmp	r3, #0
   1531c:	beq	15428 <__read_chk@plt+0xefa4>
   15320:	cmp	r8, #0
   15324:	beq	15428 <__read_chk@plt+0xefa4>
   15328:	ldr	r0, [pc, #784]	; 15640 <__read_chk@plt+0xf1bc>
   1532c:	add	r0, pc, r0
   15330:	bl	401e0 <__read_chk@plt+0x39d5c>
   15334:	ldr	r0, [r8]
   15338:	cmp	r0, #0
   1533c:	beq	15428 <__read_chk@plt+0xefa4>
   15340:	ldr	r3, [pc, #764]	; 15644 <__read_chk@plt+0xf1c0>
   15344:	ldr	ip, [pc, #764]	; 15648 <__read_chk@plt+0xf1c4>
   15348:	add	r3, pc, r3
   1534c:	str	r3, [sp, #4]
   15350:	ldr	r3, [pc, #756]	; 1564c <__read_chk@plt+0xf1c8>
   15354:	add	ip, pc, ip
   15358:	str	ip, [sp, #12]
   1535c:	add	r3, pc, r3
   15360:	str	r3, [sp, #16]
   15364:	bl	49400 <__read_chk@plt+0x42f7c>
   15368:	mov	r1, #61	; 0x3d
   1536c:	mov	r9, r0
   15370:	bl	640c <strchr@plt>
   15374:	subs	sl, r0, #0
   15378:	beq	1550c <__read_chk@plt+0xf088>
   1537c:	mov	ip, #0
   15380:	strb	ip, [sl]
   15384:	ldr	r3, [r4, #2964]	; 0xb94
   15388:	cmp	r3, #0
   1538c:	ble	15500 <__read_chk@plt+0xf07c>
   15390:	add	r7, r4, #2960	; 0xb90
   15394:	mov	fp, #0
   15398:	add	r7, r7, #4
   1539c:	b	153bc <__read_chk@plt+0xef38>
   153a0:	mov	r0, fp
   153a4:	mov	r1, #1
   153a8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   153ac:	ldr	r3, [r4, #2964]	; 0xb94
   153b0:	cmp	r3, r0
   153b4:	mov	fp, r0
   153b8:	ble	15500 <__read_chk@plt+0xf07c>
   153bc:	mov	r0, r9
   153c0:	ldr	r1, [r7, #4]!
   153c4:	bl	4037c <__read_chk@plt+0x39ef8>
   153c8:	cmp	r0, #0
   153cc:	beq	153a0 <__read_chk@plt+0xef1c>
   153d0:	add	sl, sl, #1
   153d4:	ldr	r0, [sp, #12]
   153d8:	mov	r1, r9
   153dc:	mov	r2, sl
   153e0:	bl	401e0 <__read_chk@plt+0x39d5c>
   153e4:	mov	r2, #0
   153e8:	mov	r0, r6
   153ec:	ldr	r1, [sp, #16]
   153f0:	bl	37e3c <__read_chk@plt+0x319b8>
   153f4:	ldr	r0, [r5]
   153f8:	mov	r1, r9
   153fc:	bl	46a00 <__read_chk@plt+0x4057c>
   15400:	mov	r1, sl
   15404:	ldr	r0, [r5]
   15408:	bl	46a00 <__read_chk@plt+0x4057c>
   1540c:	ldr	r0, [r5]
   15410:	bl	46b24 <__read_chk@plt+0x406a0>
   15414:	mov	r0, r9
   15418:	bl	55a8 <free@plt>
   1541c:	ldr	r0, [r8, #4]!
   15420:	cmp	r0, #0
   15424:	bne	15364 <__read_chk@plt+0xeee0>
   15428:	ldr	r0, [sp]
   1542c:	bl	265d8 <__read_chk@plt+0x20154>
   15430:	cmp	r0, #0
   15434:	ble	155d4 <__read_chk@plt+0xf150>
   15438:	ldr	ip, [sp, #20]
   1543c:	cmp	r0, #900	; 0x384
   15440:	movlt	r4, r0
   15444:	movge	r4, #900	; 0x384
   15448:	ldr	r0, [sp]
   1544c:	cmp	ip, #0
   15450:	bne	154e0 <__read_chk@plt+0xf05c>
   15454:	bl	26838 <__read_chk@plt+0x203b4>
   15458:	ldr	r7, [pc, #496]	; 15650 <__read_chk@plt+0xf1cc>
   1545c:	mov	r1, r4
   15460:	add	r7, pc, r7
   15464:	mov	r2, r0
   15468:	ldr	r0, [pc, #484]	; 15654 <__read_chk@plt+0xf1d0>
   1546c:	add	r0, pc, r0
   15470:	bl	401e0 <__read_chk@plt+0x39d5c>
   15474:	mov	r0, r6
   15478:	mov	r1, r7
   1547c:	mov	r2, #1
   15480:	bl	37e3c <__read_chk@plt+0x319b8>
   15484:	mov	r1, r7
   15488:	mov	r2, #1
   1548c:	mov	r0, r6
   15490:	bl	14828 <__read_chk@plt+0xe3a4>
   15494:	ldr	r0, [sp]
   15498:	ldr	r6, [r5]
   1549c:	bl	26838 <__read_chk@plt+0x203b4>
   154a0:	mov	r4, r0
   154a4:	ldr	r0, [sp]
   154a8:	bl	265d8 <__read_chk@plt+0x20154>
   154ac:	mov	r1, r4
   154b0:	mov	r2, r0
   154b4:	mov	r0, r6
   154b8:	bl	469c8 <__read_chk@plt+0x40544>
   154bc:	ldr	r0, [r5]
   154c0:	bl	46b24 <__read_chk@plt+0x406a0>
   154c4:	ldr	ip, [sp, #8]
   154c8:	ldr	r2, [sp, #36]	; 0x24
   154cc:	ldr	r3, [ip]
   154d0:	cmp	r2, r3
   154d4:	bne	15624 <__read_chk@plt+0xf1a0>
   154d8:	add	sp, sp, #44	; 0x2c
   154dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154e0:	bl	26838 <__read_chk@plt+0x203b4>
   154e4:	ldr	r7, [pc, #364]	; 15658 <__read_chk@plt+0xf1d4>
   154e8:	mov	r1, r4
   154ec:	add	r7, pc, r7
   154f0:	mov	r2, r0
   154f4:	ldr	r0, [pc, #352]	; 1565c <__read_chk@plt+0xf1d8>
   154f8:	add	r0, pc, r0
   154fc:	b	15470 <__read_chk@plt+0xefec>
   15500:	ldr	r0, [sp, #4]
   15504:	mov	r1, r9
   15508:	bl	402b0 <__read_chk@plt+0x39e2c>
   1550c:	mov	r0, r9
   15510:	bl	55a8 <free@plt>
   15514:	b	1541c <__read_chk@plt+0xef98>
   15518:	add	r7, sp, #28
   1551c:	movw	r1, #21523	; 0x5413
   15520:	ldr	r0, [sp, #84]	; 0x54
   15524:	mov	r2, r7
   15528:	bl	5bb4 <ioctl@plt>
   1552c:	ldr	r1, [pc, #300]	; 15660 <__read_chk@plt+0xf1dc>
   15530:	mov	r2, #1
   15534:	add	r1, pc, r1
   15538:	cmp	r0, #0
   1553c:	mov	r0, r6
   15540:	movlt	r3, #0
   15544:	strlt	r3, [sp, #28]
   15548:	strlt	r3, [r7, #4]
   1554c:	bl	37e3c <__read_chk@plt+0x319b8>
   15550:	ldr	r1, [pc, #268]	; 15664 <__read_chk@plt+0xf1e0>
   15554:	mov	r2, #2
   15558:	mov	r0, r6
   1555c:	add	r1, pc, r1
   15560:	bl	14828 <__read_chk@plt+0xe3a4>
   15564:	cmp	sl, #0
   15568:	ldr	r1, [pc, #248]	; 15668 <__read_chk@plt+0xf1e4>
   1556c:	ldr	r0, [r5]
   15570:	add	r1, pc, r1
   15574:	movne	r1, sl
   15578:	bl	46a00 <__read_chk@plt+0x4057c>
   1557c:	ldr	r0, [r5]
   15580:	ldrh	r1, [sp, #30]
   15584:	bl	46958 <__read_chk@plt+0x404d4>
   15588:	ldr	r0, [r5]
   1558c:	ldrh	r1, [sp, #28]
   15590:	bl	46958 <__read_chk@plt+0x404d4>
   15594:	ldr	r0, [r5]
   15598:	ldrh	r1, [sp, #32]
   1559c:	bl	46958 <__read_chk@plt+0x404d4>
   155a0:	ldr	r0, [r5]
   155a4:	ldrh	r1, [sp, #34]	; 0x22
   155a8:	bl	46958 <__read_chk@plt+0x404d4>
   155ac:	cmp	r9, #0
   155b0:	beq	15608 <__read_chk@plt+0xf184>
   155b4:	mov	r1, r9
   155b8:	mvn	r0, #0
   155bc:	bl	47e3c <__read_chk@plt+0x419b8>
   155c0:	ldr	r0, [r5]
   155c4:	bl	46b24 <__read_chk@plt+0x406a0>
   155c8:	mov	r3, #1
   155cc:	str	r3, [fp, #48]	; 0x30
   155d0:	b	15314 <__read_chk@plt+0xee90>
   155d4:	ldr	r4, [pc, #144]	; 1566c <__read_chk@plt+0xf1e8>
   155d8:	mov	r0, r6
   155dc:	mov	r2, #1
   155e0:	add	r4, pc, r4
   155e4:	mov	r1, r4
   155e8:	bl	37e3c <__read_chk@plt+0x319b8>
   155ec:	mov	r0, r6
   155f0:	mov	r1, r4
   155f4:	mov	r2, #1
   155f8:	bl	14828 <__read_chk@plt+0xe3a4>
   155fc:	ldr	r0, [r5]
   15600:	bl	46b24 <__read_chk@plt+0x406a0>
   15604:	b	154c4 <__read_chk@plt+0xf040>
   15608:	bl	16f80 <__read_chk@plt+0x10afc>
   1560c:	mov	r9, r0
   15610:	b	155b4 <__read_chk@plt+0xf130>
   15614:	ldr	r0, [pc, #84]	; 15670 <__read_chk@plt+0xf1ec>
   15618:	mov	r1, r6
   1561c:	add	r0, pc, r0
   15620:	bl	3dae8 <__read_chk@plt+0x37664>
   15624:	bl	5d64 <__stack_chk_fail@plt>
   15628:	andeq	fp, sl, ip, ror #12
   1562c:	andeq	r0, r0, r8, asr #11
   15630:	andeq	ip, r6, r4, lsl #2
   15634:	andeq	sp, r6, r4, lsl #6
   15638:	muleq	r0, ip, r6
   1563c:	andeq	r0, r0, r4, ror r6
   15640:	andeq	sp, r6, ip, ror #5
   15644:	andeq	sp, r6, r4, lsl r3
   15648:	andeq	sp, r6, r8, lsl r3
   1564c:	andeq	fp, r6, r4, ror lr
   15650:			; <UNDEFINED> instruction: 0x0006d2b4
   15654:	andeq	sl, r6, r8, asr r0
   15658:	andeq	sp, r6, ip, asr r1
   1565c:	andeq	sp, r6, r8, lsr r1
   15660:	andeq	sp, r6, ip, asr #1
   15664:	andeq	sp, r6, ip, lsr #1
   15668:	muleq	r6, ip, r8
   1566c:	andeq	sp, r6, r4, ror r0
   15670:			; <UNDEFINED> instruction: 0x0006cfb0
   15674:	push	{r3, r4, r5, lr}
   15678:	ldr	r4, [pc, #108]	; 156ec <__read_chk@plt+0xf268>
   1567c:	ldr	r3, [pc, #108]	; 156f0 <__read_chk@plt+0xf26c>
   15680:	add	r4, pc, r4
   15684:	ldr	r5, [r4, r3]
   15688:	ldr	r0, [r5, #3992]	; 0xf98
   1568c:	cmp	r0, #0
   15690:	beq	156ac <__read_chk@plt+0xf228>
   15694:	ldr	r3, [pc, #88]	; 156f4 <__read_chk@plt+0xf270>
   15698:	ldr	r3, [r4, r3]
   1569c:	ldr	r3, [r3]
   156a0:	cmn	r3, #1
   156a4:	beq	156ac <__read_chk@plt+0xf228>
   156a8:	bl	5b3c <unlink@plt>
   156ac:	ldr	r3, [r5, #4000]	; 0xfa0
   156b0:	cmp	r3, #0
   156b4:	bne	156cc <__read_chk@plt+0xf248>
   156b8:	ldr	r3, [pc, #56]	; 156f8 <__read_chk@plt+0xf274>
   156bc:	ldr	r3, [r4, r3]
   156c0:	ldr	r3, [r3]
   156c4:	cmp	r3, #0
   156c8:	popeq	{r3, r4, r5, pc}
   156cc:	ldr	r3, [pc, #40]	; 156fc <__read_chk@plt+0xf278>
   156d0:	mov	r2, #1
   156d4:	ldr	r0, [pc, #36]	; 15700 <__read_chk@plt+0xf27c>
   156d8:	add	r3, pc, r3
   156dc:	add	r0, pc, r0
   156e0:	str	r2, [r3, #8]
   156e4:	pop	{r3, r4, r5, lr}
   156e8:	b	7abfc <__read_chk@plt+0x74778>
   156ec:	andeq	fp, sl, ip, ror r2
   156f0:	andeq	r0, r0, r4, ror r6
   156f4:			; <UNDEFINED> instruction: 0x000006b4
   156f8:	andeq	r0, r0, r4, lsl #13
   156fc:	andeq	fp, sl, r8, lsr #22
   15700:	andeq	ip, r6, r4, lsr #31
   15704:	push	{r4, r5, r6, lr}
   15708:	mov	r6, r0
   1570c:	ldr	r4, [pc, #104]	; 1577c <__read_chk@plt+0xf2f8>
   15710:	ldr	r3, [pc, #104]	; 15780 <__read_chk@plt+0xf2fc>
   15714:	add	r4, pc, r4
   15718:	ldr	r5, [r4, r3]
   1571c:	ldr	r0, [r5, #4036]	; 0xfc4
   15720:	subs	r3, r0, #3
   15724:	rsbs	r0, r3, #0
   15728:	adcs	r0, r0, r3
   1572c:	bl	16fa0 <__read_chk@plt+0x10b1c>
   15730:	ldr	r3, [pc, #76]	; 15784 <__read_chk@plt+0xf300>
   15734:	add	r3, pc, r3
   15738:	ldr	r3, [r3, #160]	; 0xa0
   1573c:	cmp	r3, #0
   15740:	bne	15774 <__read_chk@plt+0xf2f0>
   15744:	ldr	r0, [r5, #3992]	; 0xf98
   15748:	cmp	r0, #0
   1574c:	beq	15768 <__read_chk@plt+0xf2e4>
   15750:	ldr	r2, [pc, #48]	; 15788 <__read_chk@plt+0xf304>
   15754:	ldr	r2, [r4, r2]
   15758:	ldr	r2, [r2]
   1575c:	cmn	r2, #1
   15760:	beq	15768 <__read_chk@plt+0xf2e4>
   15764:	bl	5b3c <unlink@plt>
   15768:	bl	17cc8 <__read_chk@plt+0x11844>
   1576c:	mov	r0, r6
   15770:	bl	6184 <_exit@plt>
   15774:	bl	13868 <__read_chk@plt+0xd3e4>
   15778:	b	15744 <__read_chk@plt+0xf2c0>
   1577c:	andeq	fp, sl, r8, ror #3
   15780:	andeq	r0, r0, r4, ror r6
   15784:	andeq	fp, sl, ip, asr #21
   15788:			; <UNDEFINED> instruction: 0x000006b4
   1578c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15790:	vpush	{d8-d9}
   15794:	sub	sp, sp, #204	; 0xcc
   15798:	ldr	r7, [pc, #784]	; 15ab0 <__read_chk@plt+0xf62c>
   1579c:	mov	sl, r2
   157a0:	ldr	ip, [pc, #780]	; 15ab4 <__read_chk@plt+0xf630>
   157a4:	mov	r3, #0
   157a8:	add	r7, pc, r7
   157ac:	str	r0, [sp, #48]	; 0x30
   157b0:	ldr	r0, [pc, #768]	; 15ab8 <__read_chk@plt+0xf634>
   157b4:	mov	fp, r1
   157b8:	ldr	ip, [r7, ip]
   157bc:	add	r0, pc, r0
   157c0:	str	r3, [sp, #64]	; 0x40
   157c4:	str	r3, [sp, #68]	; 0x44
   157c8:	ldr	r2, [ip]
   157cc:	str	r3, [sp, #72]	; 0x48
   157d0:	str	r3, [sp, #76]	; 0x4c
   157d4:	str	ip, [sp, #52]	; 0x34
   157d8:	str	r2, [sp, #196]	; 0xc4
   157dc:	bl	401e0 <__read_chk@plt+0x39d5c>
   157e0:	ldr	r3, [pc, #724]	; 15abc <__read_chk@plt+0xf638>
   157e4:	ldr	r6, [r7, r3]
   157e8:	ldr	r3, [r6, #3996]	; 0xf9c
   157ec:	cmp	r3, #0
   157f0:	bne	16944 <__read_chk@plt+0x104c0>
   157f4:	ldr	r3, [r6, #4]
   157f8:	cmp	r3, #0
   157fc:	bne	1580c <__read_chk@plt+0xf388>
   15800:	ldr	r4, [r6, #4028]	; 0xfbc
   15804:	cmp	r4, #0
   15808:	beq	15e68 <__read_chk@plt+0xf9e4>
   1580c:	ldr	r0, [pc, #684]	; 15ac0 <__read_chk@plt+0xf63c>
   15810:	add	r0, pc, r0
   15814:	bl	401e0 <__read_chk@plt+0x39d5c>
   15818:	ldr	r0, [pc, #676]	; 15ac4 <__read_chk@plt+0xf640>
   1581c:	mov	r1, #0
   15820:	add	r0, pc, r0
   15824:	bl	74b7c <__read_chk@plt+0x6e6f8>
   15828:	cmn	r0, #1
   1582c:	beq	16f04 <__read_chk@plt+0x10a80>
   15830:	add	r2, sp, #88	; 0x58
   15834:	mov	r1, #0
   15838:	str	r2, [sp, #44]	; 0x2c
   1583c:	mov	r0, r2
   15840:	ldr	r5, [pc, #640]	; 15ac8 <__read_chk@plt+0xf644>
   15844:	bl	54ac <gettimeofday@plt>
   15848:	vldr	s13, [sp, #92]	; 0x5c
   1584c:	vcvt.f64.s32	d9, s13
   15850:	vldr	d7, [pc, #592]	; 15aa8 <__read_chk@plt+0xf624>
   15854:	ldr	r2, [pc, #624]	; 15acc <__read_chk@plt+0xf648>
   15858:	vldr	s13, [sp, #88]	; 0x58
   1585c:	add	r5, pc, r5
   15860:	mov	r1, #65536	; 0x10000
   15864:	mov	r3, #1
   15868:	str	r1, [r5, #1192]	; 0x4a8
   1586c:	str	r3, [r5, #116]	; 0x74
   15870:	mvn	r3, #0
   15874:	str	r3, [r5, #12]
   15878:	mov	r3, #0
   1587c:	vdiv.f64	d7, d9, d7
   15880:	str	r3, [r5, #100]	; 0x64
   15884:	str	r3, [r5, #112]	; 0x70
   15888:	ldr	r4, [r7, r2]
   1588c:	ldr	r0, [r4]
   15890:	vcvt.f64.s32	d9, s13
   15894:	vadd.f64	d9, d9, d7
   15898:	bl	42400 <__read_chk@plt+0x3bf7c>
   1589c:	str	r0, [r5, #96]	; 0x60
   158a0:	ldr	r0, [r4]
   158a4:	bl	4240c <__read_chk@plt+0x3bf88>
   158a8:	ldr	r2, [pc, #544]	; 15ad0 <__read_chk@plt+0xf64c>
   158ac:	ldr	r3, [r5, #96]	; 0x60
   158b0:	str	r0, [r5, #1196]	; 0x4ac
   158b4:	cmp	r0, r3
   158b8:	movlt	r0, r3
   158bc:	ldr	r5, [r7, r2]
   158c0:	str	r0, [sp, #40]	; 0x28
   158c4:	ldr	r3, [r5]
   158c8:	cmp	r3, #0
   158cc:	beq	1689c <__read_chk@plt+0x10418>
   158d0:	ldr	r3, [pc, #508]	; 15ad4 <__read_chk@plt+0xf650>
   158d4:	mov	r2, #0
   158d8:	ldr	r8, [pc, #504]	; 15ad8 <__read_chk@plt+0xf654>
   158dc:	add	r3, pc, r3
   158e0:	add	r8, pc, r8
   158e4:	add	r0, r8, #120	; 0x78
   158e8:	str	r2, [r3]
   158ec:	str	fp, [r8, #104]	; 0x68
   158f0:	bl	25f94 <__read_chk@plt+0x1fb10>
   158f4:	add	r0, r8, #16
   158f8:	bl	25f94 <__read_chk@plt+0x1fb10>
   158fc:	add	r0, r8, #56	; 0x38
   15900:	bl	25f94 <__read_chk@plt+0x1fb10>
   15904:	ldr	r3, [r5]
   15908:	cmp	r3, #0
   1590c:	bne	16c08 <__read_chk@plt+0x10784>
   15910:	ldr	r3, [pc, #452]	; 15adc <__read_chk@plt+0xf658>
   15914:	ldr	r3, [r7, r3]
   15918:	ldr	r3, [r3]
   1591c:	cmp	r3, #0
   15920:	bne	15ee8 <__read_chk@plt+0xfa64>
   15924:	bl	114c8 <__read_chk@plt+0xb044>
   15928:	ldr	r3, [pc, #432]	; 15ae0 <__read_chk@plt+0xf65c>
   1592c:	ldr	r0, [r4]
   15930:	mov	r1, #24
   15934:	ldr	r2, [r7, r3]
   15938:	bl	4b358 <__read_chk@plt+0x44ed4>
   1593c:	ldr	r3, [pc, #416]	; 15ae4 <__read_chk@plt+0xf660>
   15940:	ldr	r0, [r4]
   15944:	mov	r1, #25
   15948:	ldr	r2, [r7, r3]
   1594c:	bl	4b358 <__read_chk@plt+0x44ed4>
   15950:	mov	r0, #1
   15954:	mov	r1, r0
   15958:	bl	74abc <__read_chk@plt+0x6e638>
   1595c:	cmp	r0, #1
   15960:	beq	15974 <__read_chk@plt+0xf4f0>
   15964:	ldr	r1, [pc, #380]	; 15ae8 <__read_chk@plt+0xf664>
   15968:	mov	r0, #1
   1596c:	add	r1, pc, r1
   15970:	bl	74abc <__read_chk@plt+0x6e638>
   15974:	mov	r0, #2
   15978:	mov	r1, #1
   1597c:	bl	74abc <__read_chk@plt+0x6e638>
   15980:	cmp	r0, #1
   15984:	beq	15998 <__read_chk@plt+0xf514>
   15988:	ldr	r1, [pc, #348]	; 15aec <__read_chk@plt+0xf668>
   1598c:	mov	r0, #2
   15990:	add	r1, pc, r1
   15994:	bl	74abc <__read_chk@plt+0x6e638>
   15998:	mov	r0, #3
   1599c:	mov	r1, #1
   159a0:	bl	74abc <__read_chk@plt+0x6e638>
   159a4:	cmp	r0, #1
   159a8:	beq	159bc <__read_chk@plt+0xf538>
   159ac:	ldr	r1, [pc, #316]	; 15af0 <__read_chk@plt+0xf66c>
   159b0:	mov	r0, #3
   159b4:	add	r1, pc, r1
   159b8:	bl	74abc <__read_chk@plt+0x6e638>
   159bc:	mov	r0, #15
   159c0:	mov	r1, #1
   159c4:	bl	74abc <__read_chk@plt+0x6e638>
   159c8:	cmp	r0, #1
   159cc:	beq	159e0 <__read_chk@plt+0xf55c>
   159d0:	ldr	r1, [pc, #284]	; 15af4 <__read_chk@plt+0xf670>
   159d4:	mov	r0, #15
   159d8:	add	r1, pc, r1
   159dc:	bl	74abc <__read_chk@plt+0x6e638>
   159e0:	ldr	r1, [pc, #272]	; 15af8 <__read_chk@plt+0xf674>
   159e4:	mov	r0, #28
   159e8:	add	r1, pc, r1
   159ec:	bl	74abc <__read_chk@plt+0x6e638>
   159f0:	ldr	r1, [sp, #48]	; 0x30
   159f4:	cmp	r1, #0
   159f8:	bne	16a3c <__read_chk@plt+0x105b8>
   159fc:	ldr	r3, [r5]
   15a00:	cmp	r3, #0
   15a04:	beq	169a0 <__read_chk@plt+0x1051c>
   15a08:	ldr	r8, [pc, #236]	; 15afc <__read_chk@plt+0xf678>
   15a0c:	cmn	sl, #1
   15a10:	add	r8, pc, r8
   15a14:	str	sl, [r8]
   15a18:	beq	15a74 <__read_chk@plt+0xf5f0>
   15a1c:	cmn	fp, #2
   15a20:	moveq	r0, sl
   15a24:	beq	15a64 <__read_chk@plt+0xf5e0>
   15a28:	mov	r1, #8
   15a2c:	mov	r0, #1
   15a30:	bl	4935c <__read_chk@plt+0x42ed8>
   15a34:	mov	r2, #0
   15a38:	ldr	r1, [pc, #192]	; 15b00 <__read_chk@plt+0xf67c>
   15a3c:	add	r1, pc, r1
   15a40:	mov	r3, r0
   15a44:	str	fp, [r0, #4]
   15a48:	str	r2, [r3]
   15a4c:	mov	r0, sl
   15a50:	str	r3, [sp]
   15a54:	ldr	r3, [pc, #168]	; 15b04 <__read_chk@plt+0xf680>
   15a58:	add	r3, pc, r3
   15a5c:	bl	37ff0 <__read_chk@plt+0x31b6c>
   15a60:	ldr	r0, [r8]
   15a64:	ldr	r1, [pc, #156]	; 15b08 <__read_chk@plt+0xf684>
   15a68:	mov	r2, #0
   15a6c:	add	r1, pc, r1
   15a70:	bl	37f7c <__read_chk@plt+0x31af8>
   15a74:	ldr	r2, [pc, #144]	; 15b0c <__read_chk@plt+0xf688>
   15a78:	ldr	r1, [pc, #144]	; 15b10 <__read_chk@plt+0xf68c>
   15a7c:	ldr	r3, [pc, #144]	; 15b14 <__read_chk@plt+0xf690>
   15a80:	add	r2, pc, r2
   15a84:	add	r1, pc, r1
   15a88:	add	r8, r2, #120	; 0x78
   15a8c:	add	r3, pc, r3
   15a90:	add	r2, r1, #120	; 0x78
   15a94:	add	r3, r3, #56	; 0x38
   15a98:	str	r1, [sp, #32]
   15a9c:	str	r2, [sp, #56]	; 0x38
   15aa0:	str	r3, [sp, #60]	; 0x3c
   15aa4:	b	15e04 <__read_chk@plt+0xf980>
   15aa8:	andeq	r0, r0, r0
   15aac:	smlawbmi	lr, r0, r4, r8
   15ab0:	andeq	fp, sl, r4, asr r1
   15ab4:	andeq	r0, r0, r8, asr #11
   15ab8:	ldrdeq	ip, [r6], -r4
   15abc:	andeq	r0, r0, r4, ror r6
   15ac0:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   15ac4:	strdeq	ip, [r6], -ip	; <UNPREDICTABLE>
   15ac8:	andeq	fp, sl, r4, lsr #19
   15acc:	muleq	r0, ip, r6
   15ad0:	andeq	r0, r0, ip, ror #12
   15ad4:	andeq	sp, sl, r4, lsr #23
   15ad8:	andeq	fp, sl, r0, lsr #18
   15adc:	andeq	r0, r0, r8, lsl r6
   15ae0:	andeq	r0, r0, r0, lsl #13
   15ae4:	andeq	r0, r0, r4, lsr #12
   15ae8:			; <UNDEFINED> instruction: 0xffffb884
   15aec:			; <UNDEFINED> instruction: 0xffffb860
   15af0:			; <UNDEFINED> instruction: 0xffffb83c
   15af4:			; <UNDEFINED> instruction: 0xffffb818
   15af8:			; <UNDEFINED> instruction: 0xffffba64
   15afc:	andeq	fp, sl, ip, ror #11
   15b00:			; <UNDEFINED> instruction: 0xffffdde0
   15b04:			; <UNDEFINED> instruction: 0xffffb7c8
   15b08:			; <UNDEFINED> instruction: 0xffffba08
   15b0c:	andeq	fp, sl, r0, lsl #15
   15b10:	andeq	fp, sl, ip, ror r7
   15b14:	andeq	fp, sl, r4, ror r7
   15b18:	andeq	fp, sl, r8, asr #12
   15b1c:	andeq	fp, sl, r8, lsl r6
   15b20:	andeq	sp, sl, r4, lsl #17
   15b24:	andeq	fp, sl, r0, lsr #11
   15b28:	andeq	fp, sl, ip, ror r5
   15b2c:			; <UNDEFINED> instruction: 0x000006b4
   15b30:	andeq	fp, sl, r0, ror #9
   15b34:	strdeq	sp, [sl], -r4
   15b38:	andeq	sp, sl, ip, asr #13
   15b3c:	andeq	fp, sl, r4, lsr #8
   15b40:	andeq	fp, sl, ip, lsl #8
   15b44:	andeq	sp, sl, r8, ror r6
   15b48:	andeq	fp, sl, r8, asr #7
   15b4c:	andeq	ip, r6, r8, lsr #19
   15b50:	andeq	r0, r0, r8, lsr #12
   15b54:	strdeq	ip, [r6], -r8
   15b58:	strdeq	ip, [r6], -r8
   15b5c:	andeq	fp, r6, r0, ror #9
   15b60:	andeq	ip, r6, ip, lsl r8
   15b64:	andeq	fp, sl, ip, lsl #6
   15b68:	strdeq	fp, [sl], -r0
   15b6c:	ldrdeq	fp, [sl], -ip
   15b70:	andeq	fp, sl, r4, asr #5
   15b74:	andeq	fp, sl, r0, lsl #5
   15b78:	andeq	ip, r6, r0, lsr #18
   15b7c:	andeq	fp, sl, r0, lsr #4
   15b80:	ldrdeq	fp, [sl], -r8
   15b84:	andeq	fp, sl, r0, lsl #3
   15b88:	andeq	fp, sl, r8, asr #2
   15b8c:	andeq	fp, sl, r8, lsl #2
   15b90:			; <UNDEFINED> instruction: 0x000005b0
   15b94:	andeq	r0, r0, r0, asr #13
   15b98:	andeq	r0, r0, r4, asr #12
   15b9c:	andeq	r0, r0, r4, lsl #13
   15ba0:	andeq	fp, sl, r0, asr #32
   15ba4:	andeq	fp, sl, r4, lsr #32
   15ba8:	strdeq	sl, [sl], -r4
   15bac:	ldrdeq	sl, [sl], -r8
   15bb0:			; <UNDEFINED> instruction: 0x000aafb4
   15bb4:	ldr	r9, [pc, #-164]	; 15b18 <__read_chk@plt+0xf694>
   15bb8:	add	r9, pc, r9
   15bbc:	ldr	r3, [r9, #108]	; 0x6c
   15bc0:	cmp	r3, #0
   15bc4:	bne	16344 <__read_chk@plt+0xfec0>
   15bc8:	ldr	r3, [r5]
   15bcc:	cmp	r3, #0
   15bd0:	beq	16404 <__read_chk@plt+0xff80>
   15bd4:	ldr	r0, [r4]
   15bd8:	bl	43e40 <__read_chk@plt+0x3d9bc>
   15bdc:	cmp	r0, #0
   15be0:	bne	164cc <__read_chk@plt+0x10048>
   15be4:	ldr	r3, [pc, #-208]	; 15b1c <__read_chk@plt+0xf698>
   15be8:	add	r3, pc, r3
   15bec:	ldr	r2, [r3, #4]
   15bf0:	cmp	r2, #0
   15bf4:	bne	164a4 <__read_chk@plt+0x10020>
   15bf8:	ldr	r3, [pc, #-224]	; 15b20 <__read_chk@plt+0xf69c>
   15bfc:	add	r3, pc, r3
   15c00:	ldr	r3, [r3]
   15c04:	cmp	r3, #0
   15c08:	bne	1611c <__read_chk@plt+0xfc98>
   15c0c:	ldr	r3, [sp, #40]	; 0x28
   15c10:	ldr	r0, [r4]
   15c14:	str	r3, [sp, #72]	; 0x48
   15c18:	bl	420dc <__read_chk@plt+0x3bc58>
   15c1c:	mov	r3, #0
   15c20:	str	r3, [sp, #80]	; 0x50
   15c24:	mov	r9, r0
   15c28:	bl	4daa4 <__read_chk@plt+0x47620>
   15c2c:	add	r3, sp, #80	; 0x50
   15c30:	str	r9, [sp, #4]
   15c34:	str	r3, [sp]
   15c38:	add	r1, sp, #68	; 0x44
   15c3c:	add	r3, sp, #76	; 0x4c
   15c40:	add	r2, sp, #72	; 0x48
   15c44:	str	r0, [sp, #28]
   15c48:	add	r0, sp, #64	; 0x40
   15c4c:	bl	381ec <__read_chk@plt+0x31d68>
   15c50:	ldr	r3, [r5]
   15c54:	cmp	r3, #0
   15c58:	beq	15ef0 <__read_chk@plt+0xfa6c>
   15c5c:	ldr	r3, [pc, #-320]	; 15b24 <__read_chk@plt+0xf6a0>
   15c60:	add	r3, pc, r3
   15c64:	ldr	r3, [r3, #8]
   15c68:	cmp	r3, #0
   15c6c:	beq	15c7c <__read_chk@plt+0xf7f8>
   15c70:	bl	36fc8 <__read_chk@plt+0x30b44>
   15c74:	cmp	r0, #0
   15c78:	beq	1655c <__read_chk@plt+0x100d8>
   15c7c:	ldr	r3, [pc, #-348]	; 15b28 <__read_chk@plt+0xf6a4>
   15c80:	ldr	r1, [sp, #64]	; 0x40
   15c84:	add	r3, pc, r3
   15c88:	ldr	r0, [r3, #96]	; 0x60
   15c8c:	bl	74c00 <__read_chk@plt+0x6e77c>
   15c90:	ldr	r0, [r4]
   15c94:	bl	43e24 <__read_chk@plt+0x3d9a0>
   15c98:	cmp	r0, #0
   15c9c:	bne	15f78 <__read_chk@plt+0xfaf4>
   15ca0:	ldr	sl, [r6, #2956]	; 0xb8c
   15ca4:	cmp	sl, #0
   15ca8:	ble	15f98 <__read_chk@plt+0xfb14>
   15cac:	ldr	fp, [r5]
   15cb0:	cmp	fp, #0
   15cb4:	mvneq	sl, #-2147483648	; 0x80000000
   15cb8:	beq	15ccc <__read_chk@plt+0xf848>
   15cbc:	ldr	r0, [sp, #28]
   15cc0:	mov	r1, sl
   15cc4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   15cc8:	mov	fp, r0
   15ccc:	ldr	r2, [r6, #2944]	; 0xb80
   15cd0:	cmp	r2, #0
   15cd4:	ble	15cec <__read_chk@plt+0xf868>
   15cd8:	ldr	r2, [r5]
   15cdc:	cmp	r2, #0
   15ce0:	beq	15cec <__read_chk@plt+0xf868>
   15ce4:	cmp	r9, #0
   15ce8:	beq	16590 <__read_chk@plt+0x1010c>
   15cec:	ldr	r2, [pc, #-456]	; 15b2c <__read_chk@plt+0xf6a8>
   15cf0:	ldr	r2, [r7, r2]
   15cf4:	ldr	r2, [r2]
   15cf8:	cmn	r2, #1
   15cfc:	beq	15d18 <__read_chk@plt+0xf894>
   15d00:	ldr	r2, [r6, #4000]	; 0xfa0
   15d04:	cmp	r2, #0
   15d08:	beq	15d18 <__read_chk@plt+0xf894>
   15d0c:	ldr	r2, [r6, #4004]	; 0xfa4
   15d10:	cmp	r2, #0
   15d14:	bne	163c8 <__read_chk@plt+0xff44>
   15d18:	ldr	r2, [pc, #-496]	; 15b30 <__read_chk@plt+0xf6ac>
   15d1c:	mov	r1, #0
   15d20:	add	r2, pc, r2
   15d24:	str	r1, [r2, #1200]	; 0x4b0
   15d28:	ldr	r2, [sp, #80]	; 0x50
   15d2c:	cmp	r2, #0
   15d30:	beq	15d3c <__read_chk@plt+0xf8b8>
   15d34:	cmp	sl, r2
   15d38:	movge	sl, r2
   15d3c:	cmn	sl, #-2147483647	; 0x80000001
   15d40:	ldr	r0, [sp, #72]	; 0x48
   15d44:	mov	r1, #1
   15d48:	addne	r9, sp, #88	; 0x58
   15d4c:	movne	r3, #0
   15d50:	moveq	r9, #0
   15d54:	strne	r3, [sp, #92]	; 0x5c
   15d58:	strne	sl, [sp, #88]	; 0x58
   15d5c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   15d60:	str	r9, [sp]
   15d64:	mov	r3, #0
   15d68:	ldr	r1, [sp, #64]	; 0x40
   15d6c:	ldr	r2, [sp, #68]	; 0x44
   15d70:	bl	5ecc <select@plt>
   15d74:	subs	r9, r0, #0
   15d78:	blt	164d4 <__read_chk@plt+0x10050>
   15d7c:	bne	15d88 <__read_chk@plt+0xf904>
   15d80:	cmp	fp, #0
   15d84:	bne	16368 <__read_chk@plt+0xfee4>
   15d88:	ldr	r3, [pc, #-604]	; 15b34 <__read_chk@plt+0xf6b0>
   15d8c:	add	r3, pc, r3
   15d90:	ldr	r3, [r3]
   15d94:	cmp	r3, #0
   15d98:	bne	1611c <__read_chk@plt+0xfc98>
   15d9c:	ldr	r0, [r4]
   15da0:	bl	420dc <__read_chk@plt+0x3bc58>
   15da4:	subs	r9, r0, #0
   15da8:	beq	15fa4 <__read_chk@plt+0xfb20>
   15dac:	ldr	r9, [pc, #-636]	; 15b38 <__read_chk@plt+0xf6b4>
   15db0:	ldr	r0, [sp, #64]	; 0x40
   15db4:	add	r9, pc, r9
   15db8:	bl	124ac <__read_chk@plt+0xc028>
   15dbc:	ldr	r3, [r9]
   15dc0:	cmp	r3, #0
   15dc4:	bne	1611c <__read_chk@plt+0xfc98>
   15dc8:	ldr	fp, [r5]
   15dcc:	cmp	fp, #0
   15dd0:	beq	15fec <__read_chk@plt+0xfb68>
   15dd4:	ldr	r3, [pc, #-672]	; 15b3c <__read_chk@plt+0xf6b8>
   15dd8:	ldr	r1, [sp, #68]	; 0x44
   15ddc:	add	r3, pc, r3
   15de0:	ldr	r0, [r3, #1196]	; 0x4ac
   15de4:	bl	74c40 <__read_chk@plt+0x6e7bc>
   15de8:	cmp	r0, #0
   15dec:	bne	16108 <__read_chk@plt+0xfc84>
   15df0:	ldr	r9, [pc, #-696]	; 15b40 <__read_chk@plt+0xf6bc>
   15df4:	add	r9, pc, r9
   15df8:	ldr	r3, [r9, #1200]	; 0x4b0
   15dfc:	cmp	r3, #0
   15e00:	bgt	16ba4 <__read_chk@plt+0x10720>
   15e04:	ldr	r2, [pc, #-712]	; 15b44 <__read_chk@plt+0xf6c0>
   15e08:	add	r2, pc, r2
   15e0c:	ldr	r3, [r2]
   15e10:	cmp	r3, #0
   15e14:	bne	1611c <__read_chk@plt+0xfc98>
   15e18:	ldr	r0, [r4]
   15e1c:	mov	r1, #1
   15e20:	mov	r3, r0
   15e24:	bl	4b4ac <__read_chk@plt+0x45028>
   15e28:	ldr	r3, [r5]
   15e2c:	cmp	r3, #0
   15e30:	beq	15e48 <__read_chk@plt+0xf9c4>
   15e34:	ldr	r3, [pc, #-756]	; 15b48 <__read_chk@plt+0xf6c4>
   15e38:	add	r3, pc, r3
   15e3c:	ldr	r3, [r3, #8]
   15e40:	cmp	r3, #0
   15e44:	bne	16110 <__read_chk@plt+0xfc8c>
   15e48:	ldr	r0, [r4]
   15e4c:	bl	420dc <__read_chk@plt+0x3bc58>
   15e50:	cmp	r0, #0
   15e54:	beq	15bb4 <__read_chk@plt+0xf730>
   15e58:	ldr	r0, [pc, #-788]	; 15b4c <__read_chk@plt+0xf6c8>
   15e5c:	add	r0, pc, r0
   15e60:	bl	401e0 <__read_chk@plt+0x39d5c>
   15e64:	b	15c0c <__read_chk@plt+0xf788>
   15e68:	movw	r3, #4488	; 0x1188
   15e6c:	ldr	r3, [r6, r3]
   15e70:	cmp	r3, #0
   15e74:	bne	16d48 <__read_chk@plt+0x108c4>
   15e78:	ldr	r0, [r6, #192]	; 0xc0
   15e7c:	bl	ca18 <__read_chk@plt+0x6594>
   15e80:	cmp	r0, #0
   15e84:	beq	15e9c <__read_chk@plt+0xfa18>
   15e88:	ldr	r3, [pc, #-832]	; 15b50 <__read_chk@plt+0xf6cc>
   15e8c:	ldr	r3, [r7, r3]
   15e90:	ldr	r4, [r3]
   15e94:	cmp	r4, #0
   15e98:	beq	16eb8 <__read_chk@plt+0x10a34>
   15e9c:	ldr	r0, [pc, #-848]	; 15b54 <__read_chk@plt+0xf6d0>
   15ea0:	add	r0, pc, r0
   15ea4:	bl	401e0 <__read_chk@plt+0x39d5c>
   15ea8:	ldr	r0, [pc, #-856]	; 15b58 <__read_chk@plt+0xf6d4>
   15eac:	mov	r1, #0
   15eb0:	add	r0, pc, r0
   15eb4:	bl	74b7c <__read_chk@plt+0x6e6f8>
   15eb8:	cmn	r0, #1
   15ebc:	bne	15830 <__read_chk@plt+0xf3ac>
   15ec0:	bl	6214 <__errno_location@plt>
   15ec4:	ldr	r0, [r0]
   15ec8:	bl	5740 <strerror@plt>
   15ecc:	ldr	r1, [pc, #-888]	; 15b5c <__read_chk@plt+0xf6d8>
   15ed0:	add	r1, pc, r1
   15ed4:	add	r1, r1, #328	; 0x148
   15ed8:	mov	r2, r0
   15edc:	ldr	r0, [pc, #-900]	; 15b60 <__read_chk@plt+0xf6dc>
   15ee0:	add	r0, pc, r0
   15ee4:	bl	3dae8 <__read_chk@plt+0x37664>
   15ee8:	bl	114c8 <__read_chk@plt+0xb044>
   15eec:	b	15950 <__read_chk@plt+0xf4cc>
   15ef0:	ldr	fp, [pc, #-916]	; 15b64 <__read_chk@plt+0xf6e0>
   15ef4:	add	fp, pc, fp
   15ef8:	add	r0, fp, #16
   15efc:	bl	265d8 <__read_chk@plt+0x20154>
   15f00:	ldr	r3, [fp, #1192]	; 0x4a8
   15f04:	cmp	r0, r3
   15f08:	bcc	16624 <__read_chk@plt+0x101a0>
   15f0c:	ldr	r3, [pc, #-940]	; 15b68 <__read_chk@plt+0xf6e4>
   15f10:	add	r3, pc, r3
   15f14:	ldr	r3, [r3, #112]	; 0x70
   15f18:	cmp	r3, #0
   15f1c:	beq	165dc <__read_chk@plt+0x10158>
   15f20:	ldr	r0, [pc, #-956]	; 15b6c <__read_chk@plt+0xf6e8>
   15f24:	add	r0, pc, r0
   15f28:	add	r0, r0, #16
   15f2c:	bl	265d8 <__read_chk@plt+0x20154>
   15f30:	cmp	r0, #0
   15f34:	bne	16608 <__read_chk@plt+0x10184>
   15f38:	ldr	r0, [pc, #-976]	; 15b70 <__read_chk@plt+0xf6ec>
   15f3c:	add	r0, pc, r0
   15f40:	add	r0, r0, #56	; 0x38
   15f44:	bl	265d8 <__read_chk@plt+0x20154>
   15f48:	cmp	r0, #0
   15f4c:	beq	15c90 <__read_chk@plt+0xf80c>
   15f50:	ldr	r3, [pc, #-960]	; 15b98 <__read_chk@plt+0xf714>
   15f54:	ldr	r3, [r7, r3]
   15f58:	ldr	r0, [r3]
   15f5c:	bl	5d34 <fileno@plt>
   15f60:	ldr	r1, [sp, #68]	; 0x44
   15f64:	bl	74c00 <__read_chk@plt+0x6e77c>
   15f68:	ldr	r0, [r4]
   15f6c:	bl	43e24 <__read_chk@plt+0x3d9a0>
   15f70:	cmp	r0, #0
   15f74:	beq	15ca0 <__read_chk@plt+0xf81c>
   15f78:	ldr	r3, [pc, #-1036]	; 15b74 <__read_chk@plt+0xf6f0>
   15f7c:	ldr	r1, [sp, #68]	; 0x44
   15f80:	add	r3, pc, r3
   15f84:	ldr	r0, [r3, #1196]	; 0x4ac
   15f88:	bl	74c00 <__read_chk@plt+0x6e77c>
   15f8c:	ldr	sl, [r6, #2956]	; 0xb8c
   15f90:	cmp	sl, #0
   15f94:	bgt	15cac <__read_chk@plt+0xf828>
   15f98:	mov	fp, #0
   15f9c:	mvn	sl, #-2147483648	; 0x80000000
   15fa0:	b	15ccc <__read_chk@plt+0xf848>
   15fa4:	ldr	r0, [sp, #64]	; 0x40
   15fa8:	ldr	r1, [sp, #68]	; 0x44
   15fac:	bl	382d4 <__read_chk@plt+0x31e50>
   15fb0:	ldr	r3, [r6, #76]	; 0x4c
   15fb4:	cmp	r3, #0
   15fb8:	beq	15dac <__read_chk@plt+0xf928>
   15fbc:	mov	r0, r9
   15fc0:	bl	52530 <__read_chk@plt+0x4c0ac>
   15fc4:	cmp	r0, #0
   15fc8:	beq	15dac <__read_chk@plt+0xf928>
   15fcc:	ldr	r0, [pc, #-1116]	; 15b78 <__read_chk@plt+0xf6f4>
   15fd0:	add	r0, pc, r0
   15fd4:	bl	401e0 <__read_chk@plt+0x39d5c>
   15fd8:	ldr	r3, [pc, #-1124]	; 15b7c <__read_chk@plt+0xf6f8>
   15fdc:	mov	r2, #1
   15fe0:	add	r3, pc, r3
   15fe4:	str	r2, [r3, #108]	; 0x6c
   15fe8:	b	15dac <__read_chk@plt+0xf928>
   15fec:	ldr	r0, [sp, #64]	; 0x40
   15ff0:	bl	13690 <__read_chk@plt+0xd20c>
   15ff4:	ldr	r2, [pc, #-1128]	; 15b94 <__read_chk@plt+0xf710>
   15ff8:	ldr	sl, [sp, #68]	; 0x44
   15ffc:	ldr	r2, [r7, r2]
   16000:	ldr	r0, [r2]
   16004:	str	r2, [sp, #28]
   16008:	bl	5d34 <fileno@plt>
   1600c:	mov	r1, sl
   16010:	bl	74c40 <__read_chk@plt+0x6e7bc>
   16014:	cmp	r0, #0
   16018:	beq	1608c <__read_chk@plt+0xfc08>
   1601c:	ldr	r2, [sp, #28]
   16020:	ldr	r1, [pc, #-1192]	; 15b80 <__read_chk@plt+0xf6fc>
   16024:	ldr	r0, [r2]
   16028:	add	r1, pc, r1
   1602c:	add	r3, r1, #16
   16030:	str	r1, [sp, #36]	; 0x24
   16034:	str	r3, [sp, #28]
   16038:	bl	5d34 <fileno@plt>
   1603c:	mov	ip, r0
   16040:	ldr	r0, [sp, #28]
   16044:	str	ip, [sp, #20]
   16048:	bl	26838 <__read_chk@plt+0x203b4>
   1604c:	mov	r1, r0
   16050:	ldr	r0, [sp, #28]
   16054:	str	r1, [sp, #24]
   16058:	bl	265d8 <__read_chk@plt+0x20154>
   1605c:	ldr	ip, [sp, #20]
   16060:	ldr	r1, [sp, #24]
   16064:	mov	r2, r0
   16068:	mov	r0, ip
   1606c:	bl	610c <write@plt>
   16070:	cmp	r0, #0
   16074:	movgt	r1, r0
   16078:	ble	167fc <__read_chk@plt+0x10378>
   1607c:	ldr	r0, [pc, #-1280]	; 15b84 <__read_chk@plt+0xf700>
   16080:	add	r0, pc, r0
   16084:	add	r0, r0, #16
   16088:	bl	326a4 <__read_chk@plt+0x2c220>
   1608c:	ldr	r3, [pc, #-1276]	; 15b98 <__read_chk@plt+0xf714>
   16090:	ldr	r9, [r7, r3]
   16094:	ldr	r0, [r9]
   16098:	bl	5d34 <fileno@plt>
   1609c:	mov	r1, sl
   160a0:	bl	74c40 <__read_chk@plt+0x6e7bc>
   160a4:	cmp	r0, #0
   160a8:	beq	15dd4 <__read_chk@plt+0xf950>
   160ac:	ldr	r0, [r9]
   160b0:	bl	5d34 <fileno@plt>
   160b4:	ldr	r9, [pc, #-1332]	; 15b88 <__read_chk@plt+0xf704>
   160b8:	add	r9, pc, r9
   160bc:	add	r9, r9, #56	; 0x38
   160c0:	mov	fp, r0
   160c4:	mov	r0, r9
   160c8:	bl	26838 <__read_chk@plt+0x203b4>
   160cc:	mov	sl, r0
   160d0:	mov	r0, r9
   160d4:	bl	265d8 <__read_chk@plt+0x20154>
   160d8:	mov	r1, sl
   160dc:	mov	r2, r0
   160e0:	mov	r0, fp
   160e4:	bl	610c <write@plt>
   160e8:	cmp	r0, #0
   160ec:	movgt	r1, r0
   160f0:	ble	16864 <__read_chk@plt+0x103e0>
   160f4:	ldr	r0, [pc, #-1392]	; 15b8c <__read_chk@plt+0xf708>
   160f8:	add	r0, pc, r0
   160fc:	add	r0, r0, #56	; 0x38
   16100:	bl	326a4 <__read_chk@plt+0x2c220>
   16104:	b	15dd4 <__read_chk@plt+0xf950>
   16108:	bl	47164 <__read_chk@plt+0x40ce0>
   1610c:	b	15df0 <__read_chk@plt+0xf96c>
   16110:	bl	36fc8 <__read_chk@plt+0x30b44>
   16114:	cmp	r0, #0
   16118:	bne	15e48 <__read_chk@plt+0xf9c4>
   1611c:	ldr	r0, [sp, #64]	; 0x40
   16120:	bl	55a8 <free@plt>
   16124:	ldr	r0, [sp, #68]	; 0x44
   16128:	bl	55a8 <free@plt>
   1612c:	mov	r0, #28
   16130:	mov	r1, #0
   16134:	bl	74abc <__read_chk@plt+0x6e638>
   16138:	ldr	r3, [r5]
   1613c:	cmp	r3, #0
   16140:	bne	16acc <__read_chk@plt+0x10648>
   16144:	bl	37768 <__read_chk@plt+0x312e4>
   16148:	ldr	r3, [sp, #48]	; 0x30
   1614c:	cmp	r3, #0
   16150:	bne	16ab4 <__read_chk@plt+0x10630>
   16154:	ldr	r3, [pc, #-1484]	; 15b90 <__read_chk@plt+0xf70c>
   16158:	ldr	r5, [r7, r3]
   1615c:	ldr	r0, [r5]
   16160:	bl	5d34 <fileno@plt>
   16164:	bl	5dd0 <isatty@plt>
   16168:	cmp	r0, #0
   1616c:	beq	16b94 <__read_chk@plt+0x10710>
   16170:	ldr	r3, [pc, #-1508]	; 15b94 <__read_chk@plt+0xf710>
   16174:	ldr	r9, [r7, r3]
   16178:	ldr	r0, [r9]
   1617c:	bl	5d34 <fileno@plt>
   16180:	bl	5dd0 <isatty@plt>
   16184:	cmp	r0, #0
   16188:	beq	16b84 <__read_chk@plt+0x10700>
   1618c:	ldr	r3, [pc, #-1532]	; 15b98 <__read_chk@plt+0xf714>
   16190:	ldr	r8, [r7, r3]
   16194:	ldr	r0, [r8]
   16198:	bl	5d34 <fileno@plt>
   1619c:	bl	5dd0 <isatty@plt>
   161a0:	cmp	r0, #0
   161a4:	beq	16b74 <__read_chk@plt+0x106f0>
   161a8:	ldr	r3, [pc, #-1556]	; 15b9c <__read_chk@plt+0xf718>
   161ac:	ldr	r3, [r7, r3]
   161b0:	ldr	r3, [r3]
   161b4:	cmp	r3, #0
   161b8:	beq	161d8 <__read_chk@plt+0xfd54>
   161bc:	ldr	r3, [pc, #-1572]	; 15ba0 <__read_chk@plt+0xf71c>
   161c0:	add	r3, pc, r3
   161c4:	ldr	r2, [r3]
   161c8:	cmp	r2, #15
   161cc:	moveq	r2, #0
   161d0:	streq	r2, [r3]
   161d4:	streq	r2, [r3, #12]
   161d8:	ldr	r5, [pc, #-1596]	; 15ba4 <__read_chk@plt+0xf720>
   161dc:	add	r5, pc, r5
   161e0:	ldr	r3, [r5]
   161e4:	cmp	r3, #0
   161e8:	bne	16f2c <__read_chk@plt+0x10aa8>
   161ec:	ldr	r1, [sp, #48]	; 0x30
   161f0:	cmp	r1, #0
   161f4:	beq	16204 <__read_chk@plt+0xfd80>
   161f8:	ldr	r3, [r6, #136]	; 0x88
   161fc:	cmp	r3, #0
   16200:	bne	16dc8 <__read_chk@plt+0x10944>
   16204:	add	sl, sp, #96	; 0x60
   16208:	ldr	r5, [pc, #-1640]	; 15ba8 <__read_chk@plt+0xf724>
   1620c:	add	r5, pc, r5
   16210:	add	r5, r5, #16
   16214:	mov	r0, r5
   16218:	bl	265d8 <__read_chk@plt+0x20154>
   1621c:	cmp	r0, #0
   16220:	bne	16b14 <__read_chk@plt+0x10690>
   16224:	ldr	r5, [pc, #-1664]	; 15bac <__read_chk@plt+0xf728>
   16228:	add	r5, pc, r5
   1622c:	add	r5, r5, #56	; 0x38
   16230:	mov	r0, r5
   16234:	bl	265d8 <__read_chk@plt+0x20154>
   16238:	cmp	r0, #0
   1623c:	bne	16a54 <__read_chk@plt+0x105d0>
   16240:	ldr	r5, [pc, #-1688]	; 15bb0 <__read_chk@plt+0xf72c>
   16244:	mov	r1, #100	; 0x64
   16248:	mov	r0, sl
   1624c:	add	r5, pc, r5
   16250:	bl	7b7fc <__read_chk@plt+0x75378>
   16254:	add	r0, r5, #120	; 0x78
   16258:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1625c:	add	r0, r5, #16
   16260:	bl	25fe8 <__read_chk@plt+0x1fb64>
   16264:	add	r0, r5, #56	; 0x38
   16268:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1626c:	mov	r1, #0
   16270:	add	r0, sp, #88	; 0x58
   16274:	bl	54ac <gettimeofday@plt>
   16278:	vldr	s13, [sp, #92]	; 0x5c
   1627c:	vcvt.f64.s32	d8, s13
   16280:	vldr	d7, [pc, #976]	; 16658 <__read_chk@plt+0x101d4>
   16284:	vldr	s13, [sp, #88]	; 0x58
   16288:	ldr	r0, [r4]
   1628c:	add	r2, sp, #88	; 0x58
   16290:	add	r1, sp, #80	; 0x50
   16294:	vdiv.f64	d7, d8, d7
   16298:	vcvt.f64.s32	d8, s13
   1629c:	vadd.f64	d8, d8, d7
   162a0:	bl	422ec <__read_chk@plt+0x3be68>
   162a4:	ldrd	r4, [sp, #80]	; 0x50
   162a8:	ldr	r0, [pc, #944]	; 16660 <__read_chk@plt+0x101dc>
   162ac:	ldrd	r2, [sp, #88]	; 0x58
   162b0:	add	r0, pc, r0
   162b4:	strd	r4, [sp]
   162b8:	vsub.f64	d8, d8, d9
   162bc:	vstr	d8, [sp, #8]
   162c0:	bl	40178 <__read_chk@plt+0x39cf4>
   162c4:	vcmpe.f64	d8, #0.0
   162c8:	vmrs	APSR_nzcv, fpscr
   162cc:	ble	16308 <__read_chk@plt+0xfe84>
   162d0:	ldrd	r0, [sp, #88]	; 0x58
   162d4:	bl	7ced0 <__read_chk@plt+0x76a4c>
   162d8:	ldr	r4, [pc, #900]	; 16664 <__read_chk@plt+0x101e0>
   162dc:	add	r4, pc, r4
   162e0:	vmov	d7, r0, r1
   162e4:	ldrd	r0, [sp, #80]	; 0x50
   162e8:	vdiv.f64	d9, d7, d8
   162ec:	bl	7ced0 <__read_chk@plt+0x76a4c>
   162f0:	vmov	d7, r0, r1
   162f4:	mov	r0, r4
   162f8:	vdiv.f64	d8, d7, d8
   162fc:	vmov	r2, r3, d9
   16300:	vstr	d8, [sp]
   16304:	bl	40178 <__read_chk@plt+0x39cf4>
   16308:	ldr	r4, [pc, #856]	; 16668 <__read_chk@plt+0x101e4>
   1630c:	ldr	r0, [pc, #856]	; 1666c <__read_chk@plt+0x101e8>
   16310:	add	r4, pc, r4
   16314:	add	r0, pc, r0
   16318:	ldr	r1, [r4, #12]
   1631c:	bl	401e0 <__read_chk@plt+0x39d5c>
   16320:	ldr	r1, [sp, #52]	; 0x34
   16324:	ldr	r2, [sp, #196]	; 0xc4
   16328:	ldr	r0, [r4, #12]
   1632c:	ldr	r3, [r1]
   16330:	cmp	r2, r3
   16334:	bne	16f3c <__read_chk@plt+0x10ab8>
   16338:	add	sp, sp, #204	; 0xcc
   1633c:	vpop	{d8-d9}
   16340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16344:	ldr	r0, [pc, #804]	; 16670 <__read_chk@plt+0x101ec>
   16348:	add	r0, pc, r0
   1634c:	bl	401e0 <__read_chk@plt+0x39d5c>
   16350:	ldr	r0, [r4]
   16354:	bl	67b98 <__read_chk@plt+0x61714>
   16358:	subs	r3, r0, #0
   1635c:	bne	16f40 <__read_chk@plt+0x10abc>
   16360:	str	r3, [r9, #108]	; 0x6c
   16364:	b	15c0c <__read_chk@plt+0xf788>
   16368:	bl	4daa4 <__read_chk@plt+0x47620>
   1636c:	cmp	fp, r0
   16370:	bgt	15d88 <__read_chk@plt+0xf904>
   16374:	ldr	r0, [r4]
   16378:	bl	4409c <__read_chk@plt+0x3dc18>
   1637c:	ldr	r3, [r6, #2960]	; 0xb90
   16380:	cmp	r0, r3
   16384:	bgt	16f60 <__read_chk@plt+0x10adc>
   16388:	ldr	r0, [r4]
   1638c:	mov	r1, #80	; 0x50
   16390:	bl	468e8 <__read_chk@plt+0x40464>
   16394:	ldr	r1, [pc, #728]	; 16674 <__read_chk@plt+0x101f0>
   16398:	ldr	r0, [r4]
   1639c:	add	r1, pc, r1
   163a0:	bl	46a00 <__read_chk@plt+0x4057c>
   163a4:	ldr	r0, [r4]
   163a8:	mov	r1, #1
   163ac:	bl	4691c <__read_chk@plt+0x40498>
   163b0:	ldr	r0, [r4]
   163b4:	bl	46b24 <__read_chk@plt+0x406a0>
   163b8:	mov	r0, r9
   163bc:	mov	r1, r9
   163c0:	bl	14878 <__read_chk@plt+0xe3f4>
   163c4:	b	15d88 <__read_chk@plt+0xf904>
   163c8:	bl	36fc8 <__read_chk@plt+0x30b44>
   163cc:	cmp	r0, #0
   163d0:	beq	165b0 <__read_chk@plt+0x1012c>
   163d4:	ldr	r2, [pc, #668]	; 16678 <__read_chk@plt+0x101f4>
   163d8:	add	r2, pc, r2
   163dc:	ldr	r2, [r2, #1200]	; 0x4b0
   163e0:	cmp	r2, #0
   163e4:	ble	15d18 <__read_chk@plt+0xf894>
   163e8:	ldr	r1, [pc, #652]	; 1667c <__read_chk@plt+0x101f8>
   163ec:	ldr	r0, [pc, #652]	; 16680 <__read_chk@plt+0x101fc>
   163f0:	add	r1, pc, r1
   163f4:	add	r0, pc, r0
   163f8:	add	r1, r1, #340	; 0x154
   163fc:	bl	40248 <__read_chk@plt+0x39dc4>
   16400:	b	15d18 <__read_chk@plt+0xf894>
   16404:	ldr	sl, [sp, #56]	; 0x38
   16408:	b	16458 <__read_chk@plt+0xffd4>
   1640c:	mov	r1, #16
   16410:	ldr	r0, [r4]
   16414:	bl	468e8 <__read_chk@plt+0x40464>
   16418:	mov	r0, sl
   1641c:	ldr	fp, [r4]
   16420:	bl	26838 <__read_chk@plt+0x203b4>
   16424:	mov	r2, r9
   16428:	mov	r1, r0
   1642c:	mov	r0, fp
   16430:	bl	469c8 <__read_chk@plt+0x40544>
   16434:	ldr	r0, [r4]
   16438:	bl	46b24 <__read_chk@plt+0x406a0>
   1643c:	mov	r0, sl
   16440:	mov	r1, r9
   16444:	bl	326a4 <__read_chk@plt+0x2c220>
   16448:	ldr	r2, [sp, #32]
   1644c:	ldr	r3, [r2, #112]	; 0x70
   16450:	cmp	r3, #0
   16454:	bne	167d4 <__read_chk@plt+0x10350>
   16458:	mov	r0, r8
   1645c:	bl	265d8 <__read_chk@plt+0x20154>
   16460:	cmp	r0, #0
   16464:	beq	15bd4 <__read_chk@plt+0xf750>
   16468:	ldr	r0, [r4]
   1646c:	bl	43e40 <__read_chk@plt+0x3d9bc>
   16470:	cmp	r0, #0
   16474:	beq	15bd4 <__read_chk@plt+0xf750>
   16478:	mov	r0, r8
   1647c:	bl	265d8 <__read_chk@plt+0x20154>
   16480:	mov	r9, r0
   16484:	ldr	r0, [r4]
   16488:	bl	440c4 <__read_chk@plt+0x3dc40>
   1648c:	cmp	r9, r0
   16490:	bls	1640c <__read_chk@plt+0xff88>
   16494:	ldr	r0, [r4]
   16498:	bl	440c4 <__read_chk@plt+0x3dc40>
   1649c:	mov	r9, r0
   164a0:	b	1640c <__read_chk@plt+0xff88>
   164a4:	ldr	r0, [pc, #472]	; 16684 <__read_chk@plt+0x10200>
   164a8:	mov	r2, #0
   164ac:	str	r2, [r3, #4]
   164b0:	add	r0, pc, r0
   164b4:	bl	40248 <__read_chk@plt+0x39dc4>
   164b8:	ldr	r3, [r5]
   164bc:	cmp	r3, #0
   164c0:	beq	16768 <__read_chk@plt+0x102e4>
   164c4:	bl	3b458 <__read_chk@plt+0x34fd4>
   164c8:	b	15bf8 <__read_chk@plt+0xf774>
   164cc:	bl	382f0 <__read_chk@plt+0x31e6c>
   164d0:	b	15be4 <__read_chk@plt+0xf760>
   164d4:	mov	r1, #0
   164d8:	ldr	r2, [sp, #76]	; 0x4c
   164dc:	ldr	r0, [sp, #64]	; 0x40
   164e0:	bl	5944 <memset@plt>
   164e4:	mov	r1, #0
   164e8:	ldr	r2, [sp, #76]	; 0x4c
   164ec:	ldr	r0, [sp, #68]	; 0x44
   164f0:	bl	5944 <memset@plt>
   164f4:	bl	6214 <__errno_location@plt>
   164f8:	ldr	r0, [r0]
   164fc:	cmp	r0, #4
   16500:	beq	15d88 <__read_chk@plt+0xf904>
   16504:	bl	5740 <strerror@plt>
   16508:	add	sl, sp, #96	; 0x60
   1650c:	ldr	ip, [pc, #372]	; 16688 <__read_chk@plt+0x10204>
   16510:	mov	r1, #100	; 0x64
   16514:	mov	r3, r1
   16518:	mov	r2, #1
   1651c:	add	ip, pc, ip
   16520:	str	ip, [sp]
   16524:	str	r0, [sp, #4]
   16528:	mov	r0, sl
   1652c:	bl	60b8 <__snprintf_chk@plt>
   16530:	mov	r0, sl
   16534:	bl	6088 <strlen@plt>
   16538:	mov	r1, sl
   1653c:	mov	r2, r0
   16540:	ldr	r0, [sp, #60]	; 0x3c
   16544:	bl	324d8 <__read_chk@plt+0x2c054>
   16548:	ldr	r3, [pc, #316]	; 1668c <__read_chk@plt+0x10208>
   1654c:	mov	r2, #1
   16550:	add	r3, pc, r3
   16554:	str	r2, [r3]
   16558:	b	15d88 <__read_chk@plt+0xf904>
   1655c:	ldr	r0, [r4]
   16560:	bl	43e24 <__read_chk@plt+0x3d9a0>
   16564:	subs	fp, r0, #0
   16568:	bne	15c7c <__read_chk@plt+0xf7f8>
   1656c:	mov	r1, fp
   16570:	ldr	r2, [sp, #76]	; 0x4c
   16574:	ldr	r0, [sp, #64]	; 0x40
   16578:	bl	5944 <memset@plt>
   1657c:	mov	r1, fp
   16580:	ldr	r0, [sp, #68]	; 0x44
   16584:	ldr	r2, [sp, #76]	; 0x4c
   16588:	bl	5944 <memset@plt>
   1658c:	b	15d88 <__read_chk@plt+0xf904>
   16590:	ldr	r0, [r4]
   16594:	bl	44118 <__read_chk@plt+0x3dc94>
   16598:	cmp	r0, sl
   1659c:	bgt	15cec <__read_chk@plt+0xf868>
   165a0:	ldr	r0, [r4]
   165a4:	bl	44118 <__read_chk@plt+0x3dc94>
   165a8:	mov	sl, r0
   165ac:	b	15cec <__read_chk@plt+0xf868>
   165b0:	ldr	r9, [pc, #216]	; 16690 <__read_chk@plt+0x1020c>
   165b4:	add	r9, pc, r9
   165b8:	ldr	r0, [r9, #1200]	; 0x4b0
   165bc:	cmp	r0, #0
   165c0:	ble	16bc4 <__read_chk@plt+0x10740>
   165c4:	ldr	r1, [sp, #28]
   165c8:	bl	7d06c <__read_chk@plt+0x76be8>
   165cc:	cmp	r0, sl
   165d0:	movge	r0, sl
   165d4:	bic	sl, r0, r0, asr #31
   165d8:	b	15d28 <__read_chk@plt+0xf8a4>
   165dc:	ldr	r0, [r4]
   165e0:	bl	43e40 <__read_chk@plt+0x3d9bc>
   165e4:	cmp	r0, #0
   165e8:	beq	15f20 <__read_chk@plt+0xfa9c>
   165ec:	ldr	r3, [pc, #200]	; 166bc <__read_chk@plt+0x10238>
   165f0:	ldr	r3, [r7, r3]
   165f4:	ldr	r0, [r3]
   165f8:	bl	5d34 <fileno@plt>
   165fc:	ldr	r1, [sp, #64]	; 0x40
   16600:	bl	74c00 <__read_chk@plt+0x6e77c>
   16604:	b	15f20 <__read_chk@plt+0xfa9c>
   16608:	ldr	r3, [pc, #140]	; 1669c <__read_chk@plt+0x10218>
   1660c:	ldr	r3, [r7, r3]
   16610:	ldr	r0, [r3]
   16614:	bl	5d34 <fileno@plt>
   16618:	ldr	r1, [sp, #68]	; 0x44
   1661c:	bl	74c00 <__read_chk@plt+0x6e77c>
   16620:	b	15f38 <__read_chk@plt+0xfab4>
   16624:	add	r0, fp, #56	; 0x38
   16628:	bl	265d8 <__read_chk@plt+0x20154>
   1662c:	ldr	r3, [fp, #1192]	; 0x4a8
   16630:	cmp	r0, r3
   16634:	bcs	15f0c <__read_chk@plt+0xfa88>
   16638:	bl	36ef0 <__read_chk@plt+0x30a6c>
   1663c:	cmp	r0, #0
   16640:	beq	15f0c <__read_chk@plt+0xfa88>
   16644:	ldr	r0, [fp, #96]	; 0x60
   16648:	ldr	r1, [sp, #64]	; 0x40
   1664c:	bl	74c00 <__read_chk@plt+0x6e77c>
   16650:	b	15f0c <__read_chk@plt+0xfa88>
   16654:	nop	{0}
   16658:	andeq	r0, r0, r0
   1665c:	smlawbmi	lr, r0, r4, r8
   16660:	andeq	ip, r6, ip, lsr r7
   16664:	andeq	ip, r6, r0, asr r7
   16668:	strdeq	sl, [sl], -r0
   1666c:	andeq	ip, r6, r4, asr #14
   16670:	ldrdeq	ip, [r6], -r4
   16674:	andeq	ip, r6, ip, lsr r5
   16678:	andeq	sl, sl, r8, lsr #28
   1667c:	andeq	sl, r6, r0, asr #31
   16680:	andeq	ip, r6, r4, ror r4
   16684:	muleq	r6, r4, r3
   16688:	andeq	ip, r6, r8, lsl #7
   1668c:	andeq	ip, sl, r0, lsr pc
   16690:	andeq	sl, sl, ip, asr #24
   16694:	andeq	ip, r6, ip, ror #1
   16698:	andeq	ip, sl, r0, lsl #24
   1669c:	andeq	r0, r0, r0, asr #13
   166a0:	andeq	r0, r0, r4, asr #12
   166a4:	andeq	fp, r6, r8, asr sp
   166a8:	andeq	fp, r6, r4, asr sp
   166ac:	andeq	sl, r6, r8, lsr #20
   166b0:	andeq	fp, r6, r4, ror #26
   166b4:	andeq	r0, r0, r4, asr r6
   166b8:	andeq	sl, sl, ip, lsr r8
   166bc:			; <UNDEFINED> instruction: 0x000005b0
   166c0:	ldrdeq	sl, [sl], -ip
   166c4:	andeq	fp, r6, ip, lsl pc
   166c8:	andeq	fp, r6, r0, ror #28
   166cc:	andeq	r9, r6, r0, lsl r3
   166d0:			; <UNDEFINED> instruction: 0x000006b0
   166d4:	andeq	fp, r6, r4, lsr lr
   166d8:	andeq	fp, r6, r4, ror sp
   166dc:	ldrdeq	sl, [r6], -r0
   166e0:	muleq	r6, r4, ip
   166e4:	andeq	r0, r0, r4, ror #11
   166e8:			; <UNDEFINED> instruction: 0xffffaa0c
   166ec:	andeq	r0, r0, r4, lsr #12
   166f0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   166f4:	andeq	r0, r0, r0, lsl #13
   166f8:	ldrdeq	r0, [r0], -r8
   166fc:			; <UNDEFINED> instruction: 0xffffcd88
   16700:	strdeq	r0, [r0], -r8
   16704:	andeq	r0, r0, r4, lsl #12
   16708:			; <UNDEFINED> instruction: 0xffffb3d8
   1670c:	andeq	r0, r0, r8, ror r6
   16710:	andeq	r0, r0, r8, lsr #13
   16714:			; <UNDEFINED> instruction: 0xffffdc34
   16718:	andeq	r0, r0, r0, lsr r6
   1671c:	andeq	fp, r6, r4, lsl #20
   16720:	andeq	fp, r6, ip, lsl #20
   16724:	andeq	sl, r6, r4, lsr r6
   16728:	andeq	fp, r6, r0, ror r9
   1672c:	andeq	fp, r6, ip, asr sl
   16730:	andeq	sl, sl, r4, asr r4
   16734:	muleq	r6, ip, fp
   16738:	andeq	fp, r6, r0, lsl #19
   1673c:	andeq	fp, r6, r0, lsl r9
   16740:	andeq	fp, r6, r0, lsl r9
   16744:	andeq	sl, r6, r4, asr #9
   16748:	andeq	fp, r6, r0, lsl #16
   1674c:	muleq	r6, ip, r4
   16750:	ldrdeq	fp, [r6], -r8
   16754:	andeq	fp, r6, r0, lsr sl
   16758:	andeq	sl, r6, r8, ror #8
   1675c:	ldrdeq	fp, [r6], -r4
   16760:	strdeq	r0, [r0], -r4
   16764:	andeq	fp, r6, r8, asr #18
   16768:	ldr	r3, [pc, #-180]	; 166bc <__read_chk@plt+0x10238>
   1676c:	ldr	r3, [r7, r3]
   16770:	ldr	r0, [r3]
   16774:	bl	5d34 <fileno@plt>
   16778:	movw	r1, #21523	; 0x5413
   1677c:	add	r2, sp, #88	; 0x58
   16780:	bl	5bb4 <ioctl@plt>
   16784:	cmp	r0, #0
   16788:	blt	15bf8 <__read_chk@plt+0xf774>
   1678c:	ldr	r0, [r4]
   16790:	mov	r1, #11
   16794:	bl	468e8 <__read_chk@plt+0x40464>
   16798:	ldr	r0, [r4]
   1679c:	ldrh	r1, [sp, #88]	; 0x58
   167a0:	bl	46958 <__read_chk@plt+0x404d4>
   167a4:	ldr	r0, [r4]
   167a8:	ldrh	r1, [sp, #90]	; 0x5a
   167ac:	bl	46958 <__read_chk@plt+0x404d4>
   167b0:	ldr	r0, [r4]
   167b4:	ldrh	r1, [sp, #92]	; 0x5c
   167b8:	bl	46958 <__read_chk@plt+0x404d4>
   167bc:	ldr	r0, [r4]
   167c0:	ldrh	r1, [sp, #94]	; 0x5e
   167c4:	bl	46958 <__read_chk@plt+0x404d4>
   167c8:	ldr	r0, [r4]
   167cc:	bl	46b24 <__read_chk@plt+0x406a0>
   167d0:	b	15bf8 <__read_chk@plt+0xf774>
   167d4:	mov	r0, sl
   167d8:	bl	265d8 <__read_chk@plt+0x20154>
   167dc:	cmp	r0, #0
   167e0:	bne	16458 <__read_chk@plt+0xffd4>
   167e4:	ldr	r0, [r4]
   167e8:	mov	r1, #19
   167ec:	bl	468e8 <__read_chk@plt+0x40464>
   167f0:	ldr	r0, [r4]
   167f4:	bl	46b24 <__read_chk@plt+0x406a0>
   167f8:	b	16458 <__read_chk@plt+0xffd4>
   167fc:	bl	6214 <__errno_location@plt>
   16800:	ldr	r0, [r0]
   16804:	cmp	r0, #4
   16808:	cmpne	r0, #11
   1680c:	beq	1688c <__read_chk@plt+0x10408>
   16810:	bl	5740 <strerror@plt>
   16814:	add	sl, sp, #96	; 0x60
   16818:	ldr	ip, [pc, #-396]	; 16694 <__read_chk@plt+0x10210>
   1681c:	mov	r1, #100	; 0x64
   16820:	mov	r3, r1
   16824:	mov	r2, #1
   16828:	add	ip, pc, ip
   1682c:	str	ip, [sp]
   16830:	str	r0, [sp, #4]
   16834:	mov	r0, sl
   16838:	bl	60b8 <__snprintf_chk@plt>
   1683c:	mov	r0, sl
   16840:	bl	6088 <strlen@plt>
   16844:	ldr	r3, [sp, #36]	; 0x24
   16848:	mov	r1, sl
   1684c:	mov	r2, r0
   16850:	add	r0, r3, #56	; 0x38
   16854:	bl	324d8 <__read_chk@plt+0x2c054>
   16858:	mov	r3, #1
   1685c:	str	r3, [r9]
   16860:	b	15dd4 <__read_chk@plt+0xf950>
   16864:	bl	6214 <__errno_location@plt>
   16868:	ldr	r3, [r0]
   1686c:	cmp	r3, #4
   16870:	cmpne	r3, #11
   16874:	beq	16894 <__read_chk@plt+0x10410>
   16878:	ldr	r3, [pc, #-488]	; 16698 <__read_chk@plt+0x10214>
   1687c:	mov	r2, #1
   16880:	add	r3, pc, r3
   16884:	str	r2, [r3]
   16888:	b	15dd4 <__read_chk@plt+0xf950>
   1688c:	mov	r1, fp
   16890:	b	1607c <__read_chk@plt+0xfbf8>
   16894:	mov	r1, #0
   16898:	b	160f4 <__read_chk@plt+0xfc70>
   1689c:	ldr	r3, [pc, #-488]	; 166bc <__read_chk@plt+0x10238>
   168a0:	ldr	r3, [r7, r3]
   168a4:	ldr	r0, [r3]
   168a8:	str	r3, [sp, #32]
   168ac:	bl	5d34 <fileno@plt>
   168b0:	bl	5dd0 <isatty@plt>
   168b4:	cmp	r0, #0
   168b8:	beq	16e18 <__read_chk@plt+0x10994>
   168bc:	ldr	r3, [pc, #-552]	; 1669c <__read_chk@plt+0x10218>
   168c0:	ldr	r9, [r7, r3]
   168c4:	ldr	r0, [r9]
   168c8:	bl	5d34 <fileno@plt>
   168cc:	bl	5dd0 <isatty@plt>
   168d0:	cmp	r0, #0
   168d4:	beq	16e3c <__read_chk@plt+0x109b8>
   168d8:	ldr	r3, [pc, #-576]	; 166a0 <__read_chk@plt+0x1021c>
   168dc:	ldr	r8, [r7, r3]
   168e0:	ldr	r0, [r8]
   168e4:	bl	5d34 <fileno@plt>
   168e8:	bl	5dd0 <isatty@plt>
   168ec:	cmp	r0, #0
   168f0:	beq	16e2c <__read_chk@plt+0x109a8>
   168f4:	ldr	r2, [sp, #32]
   168f8:	ldr	r0, [r2]
   168fc:	bl	5d34 <fileno@plt>
   16900:	ldr	r3, [sp, #40]	; 0x28
   16904:	cmp	r3, r0
   16908:	ble	16e5c <__read_chk@plt+0x109d8>
   1690c:	ldr	r0, [r9]
   16910:	bl	5d34 <fileno@plt>
   16914:	ldr	r2, [sp, #40]	; 0x28
   16918:	cmp	r2, r0
   1691c:	ble	16e4c <__read_chk@plt+0x109c8>
   16920:	ldr	r0, [r8]
   16924:	bl	5d34 <fileno@plt>
   16928:	ldr	r3, [sp, #40]	; 0x28
   1692c:	cmp	r3, r0
   16930:	bgt	158d0 <__read_chk@plt+0xf44c>
   16934:	ldr	r0, [r8]
   16938:	bl	5d34 <fileno@plt>
   1693c:	str	r0, [sp, #40]	; 0x28
   16940:	b	158d0 <__read_chk@plt+0xf44c>
   16944:	ldr	r0, [r6, #3992]	; 0xf98
   16948:	bl	ca18 <__read_chk@plt+0x6594>
   1694c:	subs	r4, r0, #0
   16950:	bne	157f4 <__read_chk@plt+0xf370>
   16954:	ldr	r0, [pc, #-696]	; 166a4 <__read_chk@plt+0x10220>
   16958:	add	r0, pc, r0
   1695c:	bl	401e0 <__read_chk@plt+0x39d5c>
   16960:	ldr	r0, [pc, #-704]	; 166a8 <__read_chk@plt+0x10224>
   16964:	mov	r1, r4
   16968:	add	r0, pc, r0
   1696c:	bl	74b7c <__read_chk@plt+0x6e6f8>
   16970:	cmn	r0, #1
   16974:	bne	15830 <__read_chk@plt+0xf3ac>
   16978:	bl	6214 <__errno_location@plt>
   1697c:	ldr	r0, [r0]
   16980:	bl	5740 <strerror@plt>
   16984:	ldr	r1, [pc, #-736]	; 166ac <__read_chk@plt+0x10228>
   16988:	add	r1, pc, r1
   1698c:	add	r1, r1, #328	; 0x148
   16990:	mov	r2, r0
   16994:	ldr	r0, [pc, #-748]	; 166b0 <__read_chk@plt+0x1022c>
   16998:	add	r0, pc, r0
   1699c:	bl	3dae8 <__read_chk@plt+0x37664>
   169a0:	ldr	r3, [pc, #-756]	; 166b4 <__read_chk@plt+0x10230>
   169a4:	ldr	r3, [r7, r3]
   169a8:	ldr	r3, [r3]
   169ac:	cmp	r3, #0
   169b0:	bne	16d94 <__read_chk@plt+0x10910>
   169b4:	ldr	fp, [pc, #-772]	; 166b8 <__read_chk@plt+0x10234>
   169b8:	mov	r8, #1
   169bc:	ldr	r3, [pc, #-776]	; 166bc <__read_chk@plt+0x10238>
   169c0:	add	sl, sp, #96	; 0x60
   169c4:	add	fp, pc, fp
   169c8:	str	r8, [fp, #160]	; 0xa0
   169cc:	ldr	r9, [r7, r3]
   169d0:	ldr	r0, [r9]
   169d4:	bl	5d34 <fileno@plt>
   169d8:	bl	4c340 <__read_chk@plt+0x45ebc>
   169dc:	ldr	r0, [r9]
   169e0:	bl	5d34 <fileno@plt>
   169e4:	mov	r2, r8
   169e8:	mov	r1, sl
   169ec:	bl	5a58 <read@plt>
   169f0:	cmp	r0, #0
   169f4:	beq	16e70 <__read_chk@plt+0x109ec>
   169f8:	ble	16a20 <__read_chk@plt+0x1059c>
   169fc:	ldrb	r2, [sp, #96]	; 0x60
   16a00:	ldr	r3, [fp, #104]	; 0x68
   16a04:	cmp	r2, r3
   16a08:	streq	r8, [fp, #100]	; 0x64
   16a0c:	beq	16a20 <__read_chk@plt+0x1059c>
   16a10:	add	r0, fp, #120	; 0x78
   16a14:	mov	r1, sl
   16a18:	mov	r2, r8
   16a1c:	bl	324d8 <__read_chk@plt+0x2c054>
   16a20:	ldr	r3, [pc, #-872]	; 166c0 <__read_chk@plt+0x1023c>
   16a24:	add	r3, pc, r3
   16a28:	ldr	r3, [r3, #160]	; 0xa0
   16a2c:	cmp	r3, #0
   16a30:	beq	15a74 <__read_chk@plt+0xf5f0>
   16a34:	bl	13868 <__read_chk@plt+0xd3e4>
   16a38:	b	15a74 <__read_chk@plt+0xf5f0>
   16a3c:	ldr	r0, [r6, #4036]	; 0xfc4
   16a40:	subs	r2, r0, #3
   16a44:	rsbs	r0, r2, #0
   16a48:	adcs	r0, r0, r2
   16a4c:	bl	17018 <__read_chk@plt+0x10b94>
   16a50:	b	159fc <__read_chk@plt+0xf578>
   16a54:	ldr	r0, [r8]
   16a58:	bl	5d34 <fileno@plt>
   16a5c:	mov	r8, r0
   16a60:	mov	r0, r5
   16a64:	bl	26838 <__read_chk@plt+0x203b4>
   16a68:	mov	r6, r0
   16a6c:	mov	r0, r5
   16a70:	bl	265d8 <__read_chk@plt+0x20154>
   16a74:	ldr	ip, [pc, #-940]	; 166d0 <__read_chk@plt+0x1024c>
   16a78:	mov	r2, r6
   16a7c:	mov	r1, r8
   16a80:	mov	r3, r0
   16a84:	ldr	r0, [r7, ip]
   16a88:	bl	4a118 <__read_chk@plt+0x43c94>
   16a8c:	subs	r6, r0, #0
   16a90:	blt	16aa4 <__read_chk@plt+0x10620>
   16a94:	mov	r0, r5
   16a98:	bl	265d8 <__read_chk@plt+0x20154>
   16a9c:	cmp	r6, r0
   16aa0:	beq	16e98 <__read_chk@plt+0x10a14>
   16aa4:	ldr	r0, [pc, #-1000]	; 166c4 <__read_chk@plt+0x10240>
   16aa8:	add	r0, pc, r0
   16aac:	bl	4005c <__read_chk@plt+0x39bd8>
   16ab0:	b	16240 <__read_chk@plt+0xfdbc>
   16ab4:	ldr	r0, [r6, #4036]	; 0xfc4
   16ab8:	subs	r3, r0, #3
   16abc:	rsbs	r0, r3, #0
   16ac0:	adcs	r0, r0, r3
   16ac4:	bl	16fa0 <__read_chk@plt+0x10b1c>
   16ac8:	b	16154 <__read_chk@plt+0xfcd0>
   16acc:	ldr	r0, [r4]
   16ad0:	mov	r1, #1
   16ad4:	bl	468e8 <__read_chk@plt+0x40464>
   16ad8:	ldr	r0, [r4]
   16adc:	mov	r1, #11
   16ae0:	bl	46958 <__read_chk@plt+0x404d4>
   16ae4:	ldr	r1, [pc, #-1060]	; 166c8 <__read_chk@plt+0x10244>
   16ae8:	ldr	r0, [r4]
   16aec:	add	r1, pc, r1
   16af0:	bl	46a00 <__read_chk@plt+0x4057c>
   16af4:	ldr	r1, [pc, #-1072]	; 166cc <__read_chk@plt+0x10248>
   16af8:	ldr	r0, [r4]
   16afc:	add	r1, pc, r1
   16b00:	bl	46a00 <__read_chk@plt+0x4057c>
   16b04:	ldr	r0, [r4]
   16b08:	bl	46b24 <__read_chk@plt+0x406a0>
   16b0c:	bl	47128 <__read_chk@plt+0x40ca4>
   16b10:	b	16144 <__read_chk@plt+0xfcc0>
   16b14:	ldr	r0, [r9]
   16b18:	bl	5d34 <fileno@plt>
   16b1c:	mov	r9, r0
   16b20:	mov	r0, r5
   16b24:	bl	26838 <__read_chk@plt+0x203b4>
   16b28:	mov	r6, r0
   16b2c:	mov	r0, r5
   16b30:	bl	265d8 <__read_chk@plt+0x20154>
   16b34:	ldr	ip, [pc, #-1132]	; 166d0 <__read_chk@plt+0x1024c>
   16b38:	mov	r2, r6
   16b3c:	mov	r1, r9
   16b40:	mov	r3, r0
   16b44:	ldr	r0, [r7, ip]
   16b48:	bl	4a118 <__read_chk@plt+0x43c94>
   16b4c:	subs	r6, r0, #0
   16b50:	blt	16b64 <__read_chk@plt+0x106e0>
   16b54:	mov	r0, r5
   16b58:	bl	265d8 <__read_chk@plt+0x20154>
   16b5c:	cmp	r6, r0
   16b60:	beq	16ea8 <__read_chk@plt+0x10a24>
   16b64:	ldr	r0, [pc, #-1176]	; 166d4 <__read_chk@plt+0x10250>
   16b68:	add	r0, pc, r0
   16b6c:	bl	4005c <__read_chk@plt+0x39bd8>
   16b70:	b	16224 <__read_chk@plt+0xfda0>
   16b74:	ldr	r0, [r8]
   16b78:	bl	5d34 <fileno@plt>
   16b7c:	bl	4c410 <__read_chk@plt+0x45f8c>
   16b80:	b	161a8 <__read_chk@plt+0xfd24>
   16b84:	ldr	r0, [r9]
   16b88:	bl	5d34 <fileno@plt>
   16b8c:	bl	4c410 <__read_chk@plt+0x45f8c>
   16b90:	b	1618c <__read_chk@plt+0xfd08>
   16b94:	ldr	r0, [r5]
   16b98:	bl	5d34 <fileno@plt>
   16b9c:	bl	4c410 <__read_chk@plt+0x45f8c>
   16ba0:	b	16170 <__read_chk@plt+0xfcec>
   16ba4:	bl	4daa4 <__read_chk@plt+0x47620>
   16ba8:	ldr	r3, [r9, #1200]	; 0x4b0
   16bac:	cmp	r0, r3
   16bb0:	blt	15e04 <__read_chk@plt+0xf980>
   16bb4:	ldr	r0, [pc, #-1252]	; 166d8 <__read_chk@plt+0x10254>
   16bb8:	add	r0, pc, r0
   16bbc:	bl	401e0 <__read_chk@plt+0x39d5c>
   16bc0:	b	1611c <__read_chk@plt+0xfc98>
   16bc4:	bl	4daa4 <__read_chk@plt+0x47620>
   16bc8:	ldr	r2, [r6, #4004]	; 0xfa4
   16bcc:	mov	r1, r2
   16bd0:	str	r2, [sp, #24]
   16bd4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   16bd8:	ldr	r1, [pc, #-1284]	; 166dc <__read_chk@plt+0x10258>
   16bdc:	ldr	r2, [sp, #24]
   16be0:	add	r1, pc, r1
   16be4:	add	r1, r1, #340	; 0x154
   16be8:	str	r0, [r9, #1200]	; 0x4b0
   16bec:	ldr	r0, [pc, #-1300]	; 166e0 <__read_chk@plt+0x1025c>
   16bf0:	add	r0, pc, r0
   16bf4:	bl	40248 <__read_chk@plt+0x39dc4>
   16bf8:	ldr	r0, [r9, #1200]	; 0x4b0
   16bfc:	cmp	r0, #0
   16c00:	bgt	165c4 <__read_chk@plt+0x10140>
   16c04:	b	15d28 <__read_chk@plt+0xf8a4>
   16c08:	ldr	r3, [pc, #-1324]	; 166e4 <__read_chk@plt+0x10260>
   16c0c:	ldr	r0, [r4]
   16c10:	ldr	r9, [pc, #-1328]	; 166e8 <__read_chk@plt+0x10264>
   16c14:	ldr	r1, [r7, r3]
   16c18:	bl	4b308 <__read_chk@plt+0x44e84>
   16c1c:	ldr	r3, [pc, #-1336]	; 166ec <__read_chk@plt+0x10268>
   16c20:	ldr	r0, [r4]
   16c24:	mov	r1, #97	; 0x61
   16c28:	add	r9, pc, r9
   16c2c:	ldr	r2, [r7, r3]
   16c30:	bl	4b358 <__read_chk@plt+0x44ed4>
   16c34:	ldr	r3, [pc, #-1356]	; 166f0 <__read_chk@plt+0x1026c>
   16c38:	ldr	r0, [r4]
   16c3c:	mov	r1, #94	; 0x5e
   16c40:	ldr	r2, [r7, r3]
   16c44:	bl	4b358 <__read_chk@plt+0x44ed4>
   16c48:	ldr	r3, [pc, #-1372]	; 166f4 <__read_chk@plt+0x10270>
   16c4c:	ldr	r0, [r4]
   16c50:	mov	r1, #96	; 0x60
   16c54:	ldr	r2, [r7, r3]
   16c58:	bl	4b358 <__read_chk@plt+0x44ed4>
   16c5c:	ldr	r3, [pc, #-1388]	; 166f8 <__read_chk@plt+0x10274>
   16c60:	ldr	r0, [r4]
   16c64:	mov	r1, #95	; 0x5f
   16c68:	ldr	r2, [r7, r3]
   16c6c:	bl	4b358 <__read_chk@plt+0x44ed4>
   16c70:	ldr	r2, [pc, #-1404]	; 166fc <__read_chk@plt+0x10278>
   16c74:	ldr	r0, [r4]
   16c78:	mov	r1, #90	; 0x5a
   16c7c:	add	r2, pc, r2
   16c80:	bl	4b358 <__read_chk@plt+0x44ed4>
   16c84:	ldr	r3, [pc, #-1420]	; 16700 <__read_chk@plt+0x1027c>
   16c88:	ldr	r0, [r4]
   16c8c:	mov	r1, #91	; 0x5b
   16c90:	ldr	r2, [r7, r3]
   16c94:	bl	4b358 <__read_chk@plt+0x44ed4>
   16c98:	ldr	r3, [pc, #-1436]	; 16704 <__read_chk@plt+0x10280>
   16c9c:	ldr	r0, [r4]
   16ca0:	mov	r1, #92	; 0x5c
   16ca4:	ldr	r2, [r7, r3]
   16ca8:	bl	4b358 <__read_chk@plt+0x44ed4>
   16cac:	ldr	r2, [pc, #-1452]	; 16708 <__read_chk@plt+0x10284>
   16cb0:	ldr	r0, [r4]
   16cb4:	mov	r1, #98	; 0x62
   16cb8:	add	r2, pc, r2
   16cbc:	bl	4b358 <__read_chk@plt+0x44ed4>
   16cc0:	ldr	r3, [pc, #-1468]	; 1670c <__read_chk@plt+0x10288>
   16cc4:	ldr	r0, [r4]
   16cc8:	mov	r1, #93	; 0x5d
   16ccc:	ldr	r2, [r7, r3]
   16cd0:	bl	4b358 <__read_chk@plt+0x44ed4>
   16cd4:	ldr	r3, [pc, #-1484]	; 16710 <__read_chk@plt+0x1028c>
   16cd8:	ldr	r0, [r4]
   16cdc:	mov	r1, #99	; 0x63
   16ce0:	ldr	r8, [r7, r3]
   16ce4:	mov	r2, r8
   16ce8:	bl	4b358 <__read_chk@plt+0x44ed4>
   16cec:	mov	r2, r8
   16cf0:	ldr	r0, [r4]
   16cf4:	mov	r1, #100	; 0x64
   16cf8:	bl	4b358 <__read_chk@plt+0x44ed4>
   16cfc:	ldr	r2, [pc, #-1520]	; 16714 <__read_chk@plt+0x10290>
   16d00:	ldr	r0, [r4]
   16d04:	mov	r1, #80	; 0x50
   16d08:	add	r2, pc, r2
   16d0c:	bl	4b358 <__read_chk@plt+0x44ed4>
   16d10:	ldr	r3, [pc, #-1536]	; 16718 <__read_chk@plt+0x10294>
   16d14:	ldr	r0, [r4]
   16d18:	mov	r1, #20
   16d1c:	ldr	r2, [r7, r3]
   16d20:	bl	4b358 <__read_chk@plt+0x44ed4>
   16d24:	mov	r2, r9
   16d28:	ldr	r0, [r4]
   16d2c:	mov	r1, #82	; 0x52
   16d30:	bl	4b358 <__read_chk@plt+0x44ed4>
   16d34:	mov	r2, r9
   16d38:	ldr	r0, [r4]
   16d3c:	mov	r1, #81	; 0x51
   16d40:	bl	4b358 <__read_chk@plt+0x44ed4>
   16d44:	b	15950 <__read_chk@plt+0xf4cc>
   16d48:	ldr	r0, [pc, #-1588]	; 1671c <__read_chk@plt+0x10298>
   16d4c:	add	r0, pc, r0
   16d50:	bl	401e0 <__read_chk@plt+0x39d5c>
   16d54:	ldr	r0, [pc, #-1596]	; 16720 <__read_chk@plt+0x1029c>
   16d58:	mov	r1, r4
   16d5c:	add	r0, pc, r0
   16d60:	bl	74b7c <__read_chk@plt+0x6e6f8>
   16d64:	cmn	r0, #1
   16d68:	bne	15830 <__read_chk@plt+0xf3ac>
   16d6c:	bl	6214 <__errno_location@plt>
   16d70:	ldr	r0, [r0]
   16d74:	bl	5740 <strerror@plt>
   16d78:	ldr	r1, [pc, #-1628]	; 16724 <__read_chk@plt+0x102a0>
   16d7c:	add	r1, pc, r1
   16d80:	add	r1, r1, #328	; 0x148
   16d84:	mov	r2, r0
   16d88:	ldr	r0, [pc, #-1640]	; 16728 <__read_chk@plt+0x102a4>
   16d8c:	add	r0, pc, r0
   16d90:	bl	3dae8 <__read_chk@plt+0x37664>
   16d94:	ldr	r0, [pc, #-1648]	; 1672c <__read_chk@plt+0x102a8>
   16d98:	add	r0, pc, r0
   16d9c:	bl	401e0 <__read_chk@plt+0x39d5c>
   16da0:	ldr	r3, [pc, #-1656]	; 16730 <__read_chk@plt+0x102ac>
   16da4:	ldr	r0, [r4]
   16da8:	mov	r1, #19
   16dac:	add	r3, pc, r3
   16db0:	mov	r2, #1
   16db4:	str	r2, [r3, #112]	; 0x70
   16db8:	bl	468e8 <__read_chk@plt+0x40464>
   16dbc:	ldr	r0, [r4]
   16dc0:	bl	46b24 <__read_chk@plt+0x406a0>
   16dc4:	b	15a74 <__read_chk@plt+0xf5f0>
   16dc8:	ldr	ip, [pc, #-1648]	; 16760 <__read_chk@plt+0x102dc>
   16dcc:	add	sl, sp, #96	; 0x60
   16dd0:	ldr	r2, [pc, #-1700]	; 16734 <__read_chk@plt+0x102b0>
   16dd4:	mov	r1, #100	; 0x64
   16dd8:	mov	r3, r1
   16ddc:	mov	r0, sl
   16de0:	add	r2, pc, r2
   16de4:	str	r2, [sp]
   16de8:	ldr	ip, [r7, ip]
   16dec:	mov	r2, #1
   16df0:	ldr	ip, [ip]
   16df4:	str	ip, [sp, #4]
   16df8:	bl	60b8 <__snprintf_chk@plt>
   16dfc:	mov	r0, sl
   16e00:	bl	6088 <strlen@plt>
   16e04:	mov	r1, sl
   16e08:	mov	r2, r0
   16e0c:	add	r0, r5, #56	; 0x38
   16e10:	bl	324d8 <__read_chk@plt+0x2c054>
   16e14:	b	16208 <__read_chk@plt+0xfd84>
   16e18:	ldr	r1, [sp, #32]
   16e1c:	ldr	r0, [r1]
   16e20:	bl	5d34 <fileno@plt>
   16e24:	bl	4c340 <__read_chk@plt+0x45ebc>
   16e28:	b	168bc <__read_chk@plt+0x10438>
   16e2c:	ldr	r0, [r8]
   16e30:	bl	5d34 <fileno@plt>
   16e34:	bl	4c340 <__read_chk@plt+0x45ebc>
   16e38:	b	168f4 <__read_chk@plt+0x10470>
   16e3c:	ldr	r0, [r9]
   16e40:	bl	5d34 <fileno@plt>
   16e44:	bl	4c340 <__read_chk@plt+0x45ebc>
   16e48:	b	168d8 <__read_chk@plt+0x10454>
   16e4c:	ldr	r0, [r9]
   16e50:	bl	5d34 <fileno@plt>
   16e54:	str	r0, [sp, #40]	; 0x28
   16e58:	b	16920 <__read_chk@plt+0x1049c>
   16e5c:	ldr	r1, [sp, #32]
   16e60:	ldr	r0, [r1]
   16e64:	bl	5d34 <fileno@plt>
   16e68:	str	r0, [sp, #40]	; 0x28
   16e6c:	b	1690c <__read_chk@plt+0x10488>
   16e70:	ldr	r0, [pc, #-1856]	; 16738 <__read_chk@plt+0x102b4>
   16e74:	add	r0, pc, r0
   16e78:	bl	401e0 <__read_chk@plt+0x39d5c>
   16e7c:	ldr	r0, [r4]
   16e80:	mov	r1, #19
   16e84:	str	r8, [fp, #112]	; 0x70
   16e88:	bl	468e8 <__read_chk@plt+0x40464>
   16e8c:	ldr	r0, [r4]
   16e90:	bl	46b24 <__read_chk@plt+0x406a0>
   16e94:	b	16a20 <__read_chk@plt+0x1059c>
   16e98:	mov	r0, r5
   16e9c:	mov	r1, r6
   16ea0:	bl	326a4 <__read_chk@plt+0x2c220>
   16ea4:	b	16240 <__read_chk@plt+0xfdbc>
   16ea8:	mov	r0, r5
   16eac:	mov	r1, r6
   16eb0:	bl	326a4 <__read_chk@plt+0x2c220>
   16eb4:	b	16224 <__read_chk@plt+0xfda0>
   16eb8:	ldr	r0, [pc, #-1924]	; 1673c <__read_chk@plt+0x102b8>
   16ebc:	add	r0, pc, r0
   16ec0:	bl	401e0 <__read_chk@plt+0x39d5c>
   16ec4:	ldr	r0, [pc, #-1932]	; 16740 <__read_chk@plt+0x102bc>
   16ec8:	mov	r1, r4
   16ecc:	add	r0, pc, r0
   16ed0:	bl	74b7c <__read_chk@plt+0x6e6f8>
   16ed4:	cmn	r0, #1
   16ed8:	bne	15830 <__read_chk@plt+0xf3ac>
   16edc:	bl	6214 <__errno_location@plt>
   16ee0:	ldr	r0, [r0]
   16ee4:	bl	5740 <strerror@plt>
   16ee8:	ldr	r1, [pc, #-1964]	; 16744 <__read_chk@plt+0x102c0>
   16eec:	add	r1, pc, r1
   16ef0:	add	r1, r1, #328	; 0x148
   16ef4:	mov	r2, r0
   16ef8:	ldr	r0, [pc, #-1976]	; 16748 <__read_chk@plt+0x102c4>
   16efc:	add	r0, pc, r0
   16f00:	bl	3dae8 <__read_chk@plt+0x37664>
   16f04:	bl	6214 <__errno_location@plt>
   16f08:	ldr	r0, [r0]
   16f0c:	bl	5740 <strerror@plt>
   16f10:	ldr	r1, [pc, #-1996]	; 1674c <__read_chk@plt+0x102c8>
   16f14:	add	r1, pc, r1
   16f18:	add	r1, r1, #328	; 0x148
   16f1c:	mov	r2, r0
   16f20:	ldr	r0, [pc, #-2008]	; 16750 <__read_chk@plt+0x102cc>
   16f24:	add	r0, pc, r0
   16f28:	bl	3dae8 <__read_chk@plt+0x37664>
   16f2c:	ldr	r0, [pc, #-2016]	; 16754 <__read_chk@plt+0x102d0>
   16f30:	ldr	r1, [r5]
   16f34:	add	r0, pc, r0
   16f38:	bl	3dae8 <__read_chk@plt+0x37664>
   16f3c:	bl	5d64 <__stack_chk_fail@plt>
   16f40:	bl	25854 <__read_chk@plt+0x1f3d0>
   16f44:	ldr	r1, [pc, #-2036]	; 16758 <__read_chk@plt+0x102d4>
   16f48:	add	r1, pc, r1
   16f4c:	add	r1, r1, #328	; 0x148
   16f50:	mov	r2, r0
   16f54:	ldr	r0, [pc, #-2048]	; 1675c <__read_chk@plt+0x102d8>
   16f58:	add	r0, pc, r0
   16f5c:	bl	3dae8 <__read_chk@plt+0x37664>
   16f60:	ldr	r3, [pc, #-2056]	; 16760 <__read_chk@plt+0x102dc>
   16f64:	ldr	r0, [pc, #-2056]	; 16764 <__read_chk@plt+0x102e0>
   16f68:	ldr	r3, [r7, r3]
   16f6c:	add	r0, pc, r0
   16f70:	ldr	r1, [r3]
   16f74:	bl	40110 <__read_chk@plt+0x39c8c>
   16f78:	mov	r0, #255	; 0xff
   16f7c:	bl	15704 <__read_chk@plt+0xf280>
   16f80:	ldr	r3, [pc, #20]	; 16f9c <__read_chk@plt+0x10b18>
   16f84:	add	r3, pc, r3
   16f88:	ldr	r0, [r3, #60]	; 0x3c
   16f8c:	cmp	r0, #0
   16f90:	movne	r0, r3
   16f94:	moveq	r0, #0
   16f98:	bx	lr
   16f9c:	andeq	sl, sl, r0, lsr r7
   16fa0:	push	{r3, r4, r5, lr}
   16fa4:	mov	r5, r0
   16fa8:	ldr	r4, [pc, #88]	; 17008 <__read_chk@plt+0x10b84>
   16fac:	ldr	r3, [pc, #88]	; 1700c <__read_chk@plt+0x10b88>
   16fb0:	add	r4, pc, r4
   16fb4:	add	r3, pc, r3
   16fb8:	ldr	r2, [r4, #60]	; 0x3c
   16fbc:	cmp	r2, #0
   16fc0:	popeq	{r3, r4, r5, pc}
   16fc4:	ldr	r2, [pc, #68]	; 17010 <__read_chk@plt+0x10b8c>
   16fc8:	ldr	r3, [r3, r2]
   16fcc:	ldr	r0, [r3]
   16fd0:	bl	5d34 <fileno@plt>
   16fd4:	mov	r1, #1
   16fd8:	mov	r2, r4
   16fdc:	bl	5ce0 <tcsetattr@plt>
   16fe0:	cmn	r0, #1
   16fe4:	movne	r3, #0
   16fe8:	strne	r3, [r4, #60]	; 0x3c
   16fec:	popne	{r3, r4, r5, pc}
   16ff0:	cmp	r5, #0
   16ff4:	popne	{r3, r4, r5, pc}
   16ff8:	ldr	r0, [pc, #20]	; 17014 <__read_chk@plt+0x10b90>
   16ffc:	pop	{r3, r4, r5, lr}
   17000:	add	r0, pc, r0
   17004:	b	57f4 <perror@plt>
   17008:	andeq	sl, sl, r4, lsl #14
   1700c:	andeq	r9, sl, r8, asr #18
   17010:			; <UNDEFINED> instruction: 0x000005b0
   17014:	andeq	fp, r6, r4, lsr #23
   17018:	ldr	r3, [pc, #276]	; 17134 <__read_chk@plt+0x10cb0>
   1701c:	ldr	r2, [pc, #276]	; 17138 <__read_chk@plt+0x10cb4>
   17020:	add	r3, pc, r3
   17024:	ldr	r1, [pc, #272]	; 1713c <__read_chk@plt+0x10cb8>
   17028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1702c:	sub	sp, sp, #68	; 0x44
   17030:	ldr	r5, [r3, r2]
   17034:	mov	r7, r0
   17038:	ldr	r2, [r5]
   1703c:	str	r2, [sp, #60]	; 0x3c
   17040:	ldr	r6, [r3, r1]
   17044:	ldr	r0, [r6]
   17048:	bl	5d34 <fileno@plt>
   1704c:	mov	r1, sp
   17050:	bl	6208 <tcgetattr@plt>
   17054:	cmn	r0, #1
   17058:	beq	17100 <__read_chk@plt+0x10c7c>
   1705c:	mov	lr, sp
   17060:	ldr	r9, [pc, #216]	; 17140 <__read_chk@plt+0x10cbc>
   17064:	ldm	lr!, {r0, r1, r2, r3}
   17068:	add	r9, pc, r9
   1706c:	mov	r8, #1
   17070:	mov	ip, r9
   17074:	bic	sl, r0, #8128	; 0x1fc0
   17078:	stmia	ip!, {r0, r1, r2, r3}
   1707c:	mov	fp, r3
   17080:	ldm	lr!, {r0, r1, r2, r3}
   17084:	bic	sl, sl, #32
   17088:	bic	fp, fp, #32768	; 0x8000
   1708c:	orr	sl, sl, #4
   17090:	bic	fp, fp, #123	; 0x7b
   17094:	str	sl, [sp]
   17098:	str	fp, [sp, #12]
   1709c:	mov	sl, #0
   170a0:	stmia	ip!, {r0, r1, r2, r3}
   170a4:	ldm	lr!, {r0, r1, r2, r3}
   170a8:	stmia	ip!, {r0, r1, r2, r3}
   170ac:	ldm	lr, {r0, r1, r2}
   170b0:	ldr	r3, [sp, #4]
   170b4:	bic	r3, r3, #1
   170b8:	stm	ip, {r0, r1, r2}
   170bc:	ldr	r0, [r6]
   170c0:	strb	r8, [sp, #23]
   170c4:	str	r3, [sp, #4]
   170c8:	strb	sl, [sp, #22]
   170cc:	bl	5d34 <fileno@plt>
   170d0:	mov	r1, r8
   170d4:	mov	r2, sp
   170d8:	bl	5ce0 <tcsetattr@plt>
   170dc:	cmn	r0, #1
   170e0:	strne	r8, [r9, #60]	; 0x3c
   170e4:	beq	17118 <__read_chk@plt+0x10c94>
   170e8:	ldr	r2, [sp, #60]	; 0x3c
   170ec:	ldr	r3, [r5]
   170f0:	cmp	r2, r3
   170f4:	bne	17130 <__read_chk@plt+0x10cac>
   170f8:	add	sp, sp, #68	; 0x44
   170fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17100:	cmp	r7, #0
   17104:	bne	170e8 <__read_chk@plt+0x10c64>
   17108:	ldr	r0, [pc, #52]	; 17144 <__read_chk@plt+0x10cc0>
   1710c:	add	r0, pc, r0
   17110:	bl	57f4 <perror@plt>
   17114:	b	170e8 <__read_chk@plt+0x10c64>
   17118:	cmp	r7, sl
   1711c:	bne	170e8 <__read_chk@plt+0x10c64>
   17120:	ldr	r0, [pc, #32]	; 17148 <__read_chk@plt+0x10cc4>
   17124:	add	r0, pc, r0
   17128:	bl	57f4 <perror@plt>
   1712c:	b	170e8 <__read_chk@plt+0x10c64>
   17130:	bl	5d64 <__stack_chk_fail@plt>
   17134:	ldrdeq	r9, [sl], -ip
   17138:	andeq	r0, r0, r8, asr #11
   1713c:			; <UNDEFINED> instruction: 0x000005b0
   17140:	andeq	sl, sl, ip, asr #12
   17144:	andeq	fp, r6, r4, lsr #21
   17148:	andeq	fp, r6, r0, lsl #21
   1714c:	push	{r4, r5, r6, r7, lr}
   17150:	mov	r7, r0
   17154:	ldr	r4, [pc, #236]	; 17248 <__read_chk@plt+0x10dc4>
   17158:	sub	sp, sp, #12
   1715c:	ldr	r2, [pc, #232]	; 1724c <__read_chk@plt+0x10dc8>
   17160:	add	r4, pc, r4
   17164:	ldr	r2, [r4, r2]
   17168:	ldr	r2, [r2]
   1716c:	cmp	r2, #0
   17170:	beq	17200 <__read_chk@plt+0x10d7c>
   17174:	ldr	ip, [pc, #212]	; 17250 <__read_chk@plt+0x10dcc>
   17178:	mov	r2, #2
   1717c:	ldr	r0, [pc, #208]	; 17254 <__read_chk@plt+0x10dd0>
   17180:	mov	r3, #0
   17184:	ldr	r1, [pc, #204]	; 17258 <__read_chk@plt+0x10dd4>
   17188:	add	ip, pc, ip
   1718c:	add	r0, pc, r0
   17190:	str	ip, [sp]
   17194:	add	r1, pc, r1
   17198:	bl	49430 <__read_chk@plt+0x42fac>
   1719c:	ldr	r5, [pc, #184]	; 1725c <__read_chk@plt+0x10dd8>
   171a0:	add	r5, pc, r5
   171a4:	ldr	r6, [r5]
   171a8:	mov	r0, r6
   171ac:	bl	6088 <strlen@plt>
   171b0:	ldr	ip, [pc, #168]	; 17260 <__read_chk@plt+0x10ddc>
   171b4:	mov	r2, r6
   171b8:	mov	r1, r7
   171bc:	mov	r3, r0
   171c0:	ldr	r0, [r4, ip]
   171c4:	bl	4a118 <__read_chk@plt+0x43c94>
   171c8:	ldr	r4, [r5]
   171cc:	mov	r6, r0
   171d0:	mov	r0, r4
   171d4:	bl	6088 <strlen@plt>
   171d8:	cmp	r6, r0
   171dc:	bne	1722c <__read_chk@plt+0x10da8>
   171e0:	mov	r0, r4
   171e4:	bl	4c2f0 <__read_chk@plt+0x45e6c>
   171e8:	ldr	r0, [pc, #116]	; 17264 <__read_chk@plt+0x10de0>
   171ec:	ldr	r1, [r5]
   171f0:	add	r0, pc, r0
   171f4:	add	sp, sp, #12
   171f8:	pop	{r4, r5, r6, r7, lr}
   171fc:	b	401e0 <__read_chk@plt+0x39d5c>
   17200:	mov	r3, r1
   17204:	ldr	ip, [pc, #92]	; 17268 <__read_chk@plt+0x10de4>
   17208:	ldr	r0, [pc, #92]	; 1726c <__read_chk@plt+0x10de8>
   1720c:	mov	r2, #1
   17210:	ldr	r1, [pc, #88]	; 17270 <__read_chk@plt+0x10dec>
   17214:	add	ip, pc, ip
   17218:	add	r0, pc, r0
   1721c:	str	ip, [sp]
   17220:	add	r1, pc, r1
   17224:	bl	49430 <__read_chk@plt+0x42fac>
   17228:	b	1719c <__read_chk@plt+0x10d18>
   1722c:	bl	6214 <__errno_location@plt>
   17230:	ldr	r0, [r0]
   17234:	bl	5740 <strerror@plt>
   17238:	mov	r1, r0
   1723c:	ldr	r0, [pc, #48]	; 17274 <__read_chk@plt+0x10df0>
   17240:	add	r0, pc, r0
   17244:	bl	3dae8 <__read_chk@plt+0x37664>
   17248:	muleq	sl, ip, r7
   1724c:	andeq	r0, r0, ip, ror #12
   17250:	andeq	fp, r6, r8, lsl #22
   17254:	andeq	sl, sl, r8, ror #10
   17258:	andeq	fp, r6, r8, ror #21
   1725c:	andeq	sl, sl, r4, asr r5
   17260:			; <UNDEFINED> instruction: 0x000006b0
   17264:	ldrdeq	fp, [r6], -r0
   17268:	andeq	fp, r6, ip, ror sl
   1726c:	ldrdeq	sl, [sl], -ip
   17270:	andeq	fp, r6, ip, ror sl
   17274:	andeq	fp, r6, r0, ror sl
   17278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1727c:	sub	sp, sp, #1216	; 0x4c0
   17280:	ldr	r8, [pc, #1864]	; 179d0 <__read_chk@plt+0x1154c>
   17284:	sub	sp, sp, #4
   17288:	ldr	ip, [pc, #1860]	; 179d4 <__read_chk@plt+0x11550>
   1728c:	add	sl, sp, #184	; 0xb8
   17290:	add	r8, pc, r8
   17294:	str	r0, [sp, #44]	; 0x2c
   17298:	str	r1, [sp, #52]	; 0x34
   1729c:	str	r2, [sp, #92]	; 0x5c
   172a0:	str	r3, [sp, #68]	; 0x44
   172a4:	ldr	ip, [r8, ip]
   172a8:	ldr	r0, [pc, #1832]	; 179d8 <__read_chk@plt+0x11554>
   172ac:	ldr	r1, [pc, #1832]	; 179dc <__read_chk@plt+0x11558>
   172b0:	str	ip, [sp, #76]	; 0x4c
   172b4:	mov	ip, #1
   172b8:	ldr	lr, [sp, #76]	; 0x4c
   172bc:	add	r0, pc, r0
   172c0:	str	ip, [sp, #100]	; 0x64
   172c4:	add	r1, pc, r1
   172c8:	ldr	ip, [sp, #1256]	; 0x4e8
   172cc:	ldr	r3, [lr]
   172d0:	ldr	r2, [sp, #1264]	; 0x4f0
   172d4:	str	ip, [sp, #28]
   172d8:	str	r3, [sp, #1212]	; 0x4bc
   172dc:	bl	40248 <__read_chk@plt+0x39dc4>
   172e0:	movw	r2, #1025	; 0x401
   172e4:	mov	r1, #0
   172e8:	mov	r0, sl
   172ec:	bl	5944 <memset@plt>
   172f0:	ldr	ip, [sp, #68]	; 0x44
   172f4:	add	r2, sp, #168	; 0xa8
   172f8:	mov	r3, #0
   172fc:	cmp	ip, #0
   17300:	str	r3, [sp, #152]	; 0x98
   17304:	str	r3, [sp, #156]	; 0x9c
   17308:	addle	fp, sp, #152	; 0x98
   1730c:	str	r3, [sp, #160]	; 0xa0
   17310:	str	r3, [sp, #164]	; 0xa4
   17314:	str	r3, [r2], #4
   17318:	str	r3, [r2], #4
   1731c:	str	r3, [r2], #4
   17320:	str	r3, [r2]
   17324:	ble	17868 <__read_chk@plt+0x113e4>
   17328:	add	ip, sp, #128	; 0x80
   1732c:	str	ip, [sp, #24]
   17330:	add	ip, sp, #132	; 0x84
   17334:	str	ip, [sp, #56]	; 0x38
   17338:	add	ip, ip, #4
   1733c:	str	ip, [sp, #60]	; 0x3c
   17340:	ldr	ip, [pc, #1688]	; 179e0 <__read_chk@plt+0x1155c>
   17344:	add	fp, sp, #152	; 0x98
   17348:	str	r3, [sp, #36]	; 0x24
   1734c:	add	ip, pc, ip
   17350:	str	ip, [sp, #48]	; 0x30
   17354:	ldr	ip, [sp, #60]	; 0x3c
   17358:	add	ip, ip, #4
   1735c:	str	ip, [sp, #64]	; 0x40
   17360:	add	ip, ip, #4
   17364:	str	ip, [sp, #40]	; 0x28
   17368:	ldr	ip, [sp, #52]	; 0x34
   1736c:	cmp	ip, #0
   17370:	ldrne	r4, [sp, #52]	; 0x34
   17374:	movne	r9, r4
   17378:	bne	1738c <__read_chk@plt+0x10f08>
   1737c:	b	173ec <__read_chk@plt+0x10f68>
   17380:	ldr	r9, [r9, #28]
   17384:	cmp	r9, #0
   17388:	beq	173ec <__read_chk@plt+0x10f68>
   1738c:	ldr	r4, [r9, #4]
   17390:	bic	r4, r4, #8
   17394:	cmp	r4, #2
   17398:	bne	17380 <__read_chk@plt+0x10efc>
   1739c:	ldr	r0, [r9, #20]
   173a0:	mov	lr, #32
   173a4:	ldr	r1, [r9, #16]
   173a8:	mov	r3, #3
   173ac:	str	fp, [sp]
   173b0:	mov	r2, sl
   173b4:	str	r3, [sp, #8]
   173b8:	movw	r3, #1025	; 0x401
   173bc:	str	lr, [sp, #4]
   173c0:	bl	5e6c <getnameinfo@plt>
   173c4:	subs	r5, r0, #0
   173c8:	beq	1742c <__read_chk@plt+0x10fa8>
   173cc:	ldr	r0, [pc, #1552]	; 179e4 <__read_chk@plt+0x11560>
   173d0:	ldr	r1, [pc, #1552]	; 179e8 <__read_chk@plt+0x11564>
   173d4:	add	r0, pc, r0
   173d8:	add	r1, pc, r1
   173dc:	bl	4005c <__read_chk@plt+0x39bd8>
   173e0:	ldr	r9, [r9, #28]
   173e4:	cmp	r9, #0
   173e8:	bne	1738c <__read_chk@plt+0x10f08>
   173ec:	ldr	r0, [sp, #36]	; 0x24
   173f0:	mov	r1, #1
   173f4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   173f8:	ldr	ip, [sp, #68]	; 0x44
   173fc:	cmp	r0, ip
   17400:	str	r0, [sp, #36]	; 0x24
   17404:	beq	17868 <__read_chk@plt+0x113e4>
   17408:	ldr	ip, [sp, #36]	; 0x24
   1740c:	cmp	ip, #0
   17410:	ble	17368 <__read_chk@plt+0x10ee4>
   17414:	mov	r0, #1
   17418:	bl	5efc <sleep@plt>
   1741c:	ldr	r0, [pc, #1480]	; 179ec <__read_chk@plt+0x11568>
   17420:	add	r0, pc, r0
   17424:	bl	401e0 <__read_chk@plt+0x39d5c>
   17428:	b	17368 <__read_chk@plt+0x10ee4>
   1742c:	ldr	r0, [sp, #48]	; 0x30
   17430:	mov	r2, sl
   17434:	ldr	r1, [sp, #44]	; 0x2c
   17438:	mov	r3, fp
   1743c:	bl	401e0 <__read_chk@plt+0x39d5c>
   17440:	str	r5, [sp, #112]	; 0x70
   17444:	ldmib	r9, {r0, r1, r2}
   17448:	bl	5d94 <socket@plt>
   1744c:	subs	r6, r0, #0
   17450:	blt	17894 <__read_chk@plt+0x11410>
   17454:	mov	r1, r4
   17458:	mov	r2, #1
   1745c:	bl	59b0 <fcntl@plt>
   17460:	ldr	r3, [pc, #1416]	; 179f0 <__read_chk@plt+0x1156c>
   17464:	ldr	r4, [r8, r3]
   17468:	ldr	r0, [r4, #472]	; 0x1d8
   1746c:	cmp	r0, #0
   17470:	beq	175a0 <__read_chk@plt+0x1111c>
   17474:	ldr	ip, [sp, #56]	; 0x38
   17478:	add	r7, sp, #120	; 0x78
   1747c:	str	r5, [sp, #120]	; 0x78
   17480:	mov	r1, r5
   17484:	str	r5, [sp, #124]	; 0x7c
   17488:	mov	r2, r7
   1748c:	str	r5, [sp, #128]	; 0x80
   17490:	add	r3, sp, #112	; 0x70
   17494:	str	r5, [ip]
   17498:	mov	lr, #1
   1749c:	ldr	ip, [sp, #60]	; 0x3c
   174a0:	str	r5, [ip]
   174a4:	ldr	ip, [sp, #64]	; 0x40
   174a8:	str	r5, [ip]
   174ac:	ldr	ip, [sp, #40]	; 0x28
   174b0:	str	r5, [ip]
   174b4:	str	r5, [ip, #4]
   174b8:	ldr	ip, [r9, #4]
   174bc:	str	ip, [sp, #124]	; 0x7c
   174c0:	ldr	ip, [r9, #8]
   174c4:	str	ip, [sp, #128]	; 0x80
   174c8:	ldr	ip, [r9, #12]
   174cc:	str	lr, [sp, #120]	; 0x78
   174d0:	str	ip, [sp, #132]	; 0x84
   174d4:	bl	55cc <getaddrinfo@plt>
   174d8:	cmp	r0, #0
   174dc:	bne	178b4 <__read_chk@plt+0x11430>
   174e0:	ldr	ip, [sp, #1264]	; 0x4f0
   174e4:	cmp	ip, #0
   174e8:	bne	175b0 <__read_chk@plt+0x1112c>
   174ec:	ldr	r3, [sp, #112]	; 0x70
   174f0:	mov	r0, r6
   174f4:	ldr	r1, [r3, #20]
   174f8:	ldr	r2, [r3, #16]
   174fc:	bl	5c74 <bind@plt>
   17500:	cmp	r0, #0
   17504:	blt	17944 <__read_chk@plt+0x114c0>
   17508:	ldr	r0, [sp, #112]	; 0x70
   1750c:	cmp	r0, #0
   17510:	beq	17518 <__read_chk@plt+0x11094>
   17514:	bl	5584 <freeaddrinfo@plt>
   17518:	ldr	r2, [r9, #20]
   1751c:	mov	r0, r7
   17520:	mov	r1, #0
   17524:	ldr	r4, [r9, #16]
   17528:	str	r2, [sp, #32]
   1752c:	bl	54ac <gettimeofday@plt>
   17530:	ldr	ip, [sp, #28]
   17534:	ldr	r3, [ip]
   17538:	cmp	r3, #0
   1753c:	ble	17628 <__read_chk@plt+0x111a4>
   17540:	mov	r0, r6
   17544:	bl	4c340 <__read_chk@plt+0x45ebc>
   17548:	mov	r0, r6
   1754c:	ldr	r1, [sp, #32]
   17550:	mov	r2, r4
   17554:	bl	5f50 <connect@plt>
   17558:	cmp	r0, #0
   1755c:	beq	176c8 <__read_chk@plt+0x11244>
   17560:	bl	6214 <__errno_location@plt>
   17564:	ldr	r3, [r0]
   17568:	mov	r4, r0
   1756c:	cmp	r3, #115	; 0x73
   17570:	beq	176d4 <__read_chk@plt+0x11250>
   17574:	mov	r0, r3
   17578:	bl	5740 <strerror@plt>
   1757c:	mov	r1, sl
   17580:	mov	r2, fp
   17584:	mov	r3, r0
   17588:	ldr	r0, [pc, #1124]	; 179f4 <__read_chk@plt+0x11570>
   1758c:	add	r0, pc, r0
   17590:	bl	401e0 <__read_chk@plt+0x39d5c>
   17594:	mov	r0, r6
   17598:	bl	5a1c <close@plt>
   1759c:	b	17380 <__read_chk@plt+0x10efc>
   175a0:	ldr	ip, [sp, #1264]	; 0x4f0
   175a4:	cmp	ip, #0
   175a8:	addeq	r7, sp, #120	; 0x78
   175ac:	beq	17518 <__read_chk@plt+0x11094>
   175b0:	bl	6214 <__errno_location@plt>
   175b4:	ldr	r3, [pc, #1084]	; 179f8 <__read_chk@plt+0x11574>
   175b8:	ldr	r3, [r8, r3]
   175bc:	ldr	r4, [r0]
   175c0:	mov	r7, r0
   175c4:	ldr	r0, [r3]
   175c8:	bl	53f8 <seteuid@plt>
   175cc:	cmp	r0, #0
   175d0:	bne	179a4 <__read_chk@plt+0x11520>
   175d4:	ldr	r1, [sp, #112]	; 0x70
   175d8:	mov	r0, r6
   175dc:	str	r4, [r7]
   175e0:	cmp	r1, #0
   175e4:	ldrne	r1, [r1, #20]
   175e8:	bl	754e0 <__read_chk@plt+0x6f05c>
   175ec:	ldr	r3, [pc, #1032]	; 179fc <__read_chk@plt+0x11578>
   175f0:	ldr	r4, [r7]
   175f4:	ldr	r3, [r8, r3]
   175f8:	mov	r2, r0
   175fc:	ldr	r0, [r3]
   17600:	str	r2, [sp, #20]
   17604:	bl	53f8 <seteuid@plt>
   17608:	ldr	r2, [sp, #20]
   1760c:	cmp	r0, #0
   17610:	bne	1798c <__read_chk@plt+0x11508>
   17614:	cmp	r2, #0
   17618:	str	r4, [r7]
   1761c:	blt	178fc <__read_chk@plt+0x11478>
   17620:	add	r7, sp, #120	; 0x78
   17624:	b	17508 <__read_chk@plt+0x11084>
   17628:	mov	r2, r4
   1762c:	ldr	r1, [sp, #32]
   17630:	mov	r0, r6
   17634:	bl	5f50 <connect@plt>
   17638:	mov	r4, r0
   1763c:	cmp	r4, #0
   17640:	bne	179c0 <__read_chk@plt+0x1153c>
   17644:	ldr	ip, [sp, #28]
   17648:	ldr	r3, [ip]
   1764c:	cmp	r3, #0
   17650:	ble	17670 <__read_chk@plt+0x111ec>
   17654:	mov	r1, ip
   17658:	mov	r0, r7
   1765c:	bl	4d98c <__read_chk@plt+0x47508>
   17660:	ldr	ip, [sp, #28]
   17664:	ldr	r3, [ip]
   17668:	cmp	r3, #0
   1766c:	ble	17930 <__read_chk@plt+0x114ac>
   17670:	ldr	r1, [r9, #20]
   17674:	ldr	r2, [r9, #16]
   17678:	ldr	r0, [sp, #92]	; 0x5c
   1767c:	bl	6010 <memcpy@plt>
   17680:	ldr	r0, [pc, #888]	; 17a00 <__read_chk@plt+0x1157c>
   17684:	add	r0, pc, r0
   17688:	bl	401e0 <__read_chk@plt+0x39d5c>
   1768c:	ldr	lr, [sp, #1260]	; 0x4ec
   17690:	cmp	lr, #0
   17694:	bne	177ec <__read_chk@plt+0x11368>
   17698:	mov	r0, r6
   1769c:	mov	r1, r6
   176a0:	bl	46f4c <__read_chk@plt+0x40ac8>
   176a4:	ldr	ip, [sp, #76]	; 0x4c
   176a8:	mov	r0, r5
   176ac:	ldr	r2, [sp, #1212]	; 0x4bc
   176b0:	ldr	r3, [ip]
   176b4:	cmp	r2, r3
   176b8:	bne	179bc <__read_chk@plt+0x11538>
   176bc:	add	sp, sp, #1216	; 0x4c0
   176c0:	add	sp, sp, #4
   176c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   176c8:	mov	r0, r6
   176cc:	bl	4c410 <__read_chk@plt+0x45f8c>
   176d0:	b	17644 <__read_chk@plt+0x111c0>
   176d4:	mov	r0, r6
   176d8:	mov	r1, #32
   176dc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   176e0:	mov	r1, #4
   176e4:	add	ip, sp, #112	; 0x70
   176e8:	str	ip, [sp, #72]	; 0x48
   176ec:	cmp	r0, #0
   176f0:	addlt	r0, r6, #63	; 0x3f
   176f4:	asr	r0, r0, #5
   176f8:	bl	4935c <__read_chk@plt+0x42ed8>
   176fc:	str	r0, [sp, #32]
   17700:	mov	r0, r6
   17704:	ldr	r1, [sp, #32]
   17708:	bl	74c00 <__read_chk@plt+0x6e77c>
   1770c:	ldr	ip, [sp, #28]
   17710:	add	r0, sp, #112	; 0x70
   17714:	ldr	r1, [ip]
   17718:	bl	4da64 <__read_chk@plt+0x475e0>
   1771c:	mov	r0, r6
   17720:	mov	r1, #1
   17724:	bl	7cfd8 <__read_chk@plt+0x76b54>
   17728:	str	r5, [sp, #80]	; 0x50
   1772c:	str	r9, [sp, #84]	; 0x54
   17730:	add	r9, sp, #112	; 0x70
   17734:	str	r6, [sp, #88]	; 0x58
   17738:	ldr	r5, [sp, #32]
   1773c:	mov	r6, r0
   17740:	b	17750 <__read_chk@plt+0x112cc>
   17744:	ldr	r3, [r4]
   17748:	cmp	r3, #4
   1774c:	bne	17830 <__read_chk@plt+0x113ac>
   17750:	mov	r1, #0
   17754:	str	r9, [sp]
   17758:	mov	r3, r1
   1775c:	mov	r0, r6
   17760:	mov	r2, r5
   17764:	bl	5ecc <select@plt>
   17768:	cmn	r0, #1
   1776c:	beq	17744 <__read_chk@plt+0x112c0>
   17770:	cmp	r0, #0
   17774:	ldr	r5, [sp, #80]	; 0x50
   17778:	mov	r1, r0
   1777c:	ldr	r9, [sp, #84]	; 0x54
   17780:	ldr	r6, [sp, #88]	; 0x58
   17784:	beq	178dc <__read_chk@plt+0x11458>
   17788:	cmp	r0, #1
   1778c:	bne	177e0 <__read_chk@plt+0x1135c>
   17790:	mov	lr, #4
   17794:	add	r3, sp, #112	; 0x70
   17798:	mov	r2, lr
   1779c:	add	r0, sp, #104	; 0x68
   177a0:	sub	r3, r3, #4
   177a4:	str	r0, [sp]
   177a8:	mov	r0, r6
   177ac:	str	lr, [sp, #104]	; 0x68
   177b0:	mov	lr, #0
   177b4:	str	lr, [sp, #108]	; 0x6c
   177b8:	bl	5530 <getsockopt@plt>
   177bc:	cmn	r0, #1
   177c0:	mov	r3, r0
   177c4:	beq	1796c <__read_chk@plt+0x114e8>
   177c8:	ldr	r3, [sp, #108]	; 0x6c
   177cc:	cmp	r3, #0
   177d0:	beq	178ec <__read_chk@plt+0x11468>
   177d4:	str	r3, [r4]
   177d8:	mvn	r4, #0
   177dc:	b	1785c <__read_chk@plt+0x113d8>
   177e0:	ldr	r0, [pc, #540]	; 17a04 <__read_chk@plt+0x11580>
   177e4:	add	r0, pc, r0
   177e8:	bl	3dae8 <__read_chk@plt+0x37664>
   177ec:	mov	r2, #4
   177f0:	add	r3, sp, #100	; 0x64
   177f4:	str	r2, [sp]
   177f8:	mov	r0, r6
   177fc:	mov	r1, #1
   17800:	mov	r2, #9
   17804:	bl	5ec0 <setsockopt@plt>
   17808:	cmp	r0, #0
   1780c:	bge	17698 <__read_chk@plt+0x11214>
   17810:	bl	6214 <__errno_location@plt>
   17814:	ldr	r0, [r0]
   17818:	bl	5740 <strerror@plt>
   1781c:	mov	r1, r0
   17820:	ldr	r0, [pc, #480]	; 17a08 <__read_chk@plt+0x11584>
   17824:	add	r0, pc, r0
   17828:	bl	4005c <__read_chk@plt+0x39bd8>
   1782c:	b	17698 <__read_chk@plt+0x11214>
   17830:	mov	r1, r0
   17834:	mov	r0, r3
   17838:	mov	r4, r1
   1783c:	ldr	r5, [sp, #80]	; 0x50
   17840:	ldr	r9, [sp, #84]	; 0x54
   17844:	ldr	r6, [sp, #88]	; 0x58
   17848:	bl	5740 <strerror@plt>
   1784c:	mov	r1, r0
   17850:	ldr	r0, [pc, #436]	; 17a0c <__read_chk@plt+0x11588>
   17854:	add	r0, pc, r0
   17858:	bl	401e0 <__read_chk@plt+0x39d5c>
   1785c:	ldr	r0, [sp, #32]
   17860:	bl	55a8 <free@plt>
   17864:	b	1763c <__read_chk@plt+0x111b8>
   17868:	bl	6214 <__errno_location@plt>
   1786c:	mvn	r5, #0
   17870:	ldr	r0, [r0]
   17874:	bl	5740 <strerror@plt>
   17878:	ldr	r1, [sp, #44]	; 0x2c
   1787c:	mov	r2, fp
   17880:	mov	r3, r0
   17884:	ldr	r0, [pc, #388]	; 17a10 <__read_chk@plt+0x1158c>
   17888:	add	r0, pc, r0
   1788c:	bl	4005c <__read_chk@plt+0x39bd8>
   17890:	b	176a4 <__read_chk@plt+0x11220>
   17894:	bl	6214 <__errno_location@plt>
   17898:	ldr	r0, [r0]
   1789c:	bl	5740 <strerror@plt>
   178a0:	mov	r1, r0
   178a4:	ldr	r0, [pc, #360]	; 17a14 <__read_chk@plt+0x11590>
   178a8:	add	r0, pc, r0
   178ac:	bl	4005c <__read_chk@plt+0x39bd8>
   178b0:	b	17380 <__read_chk@plt+0x10efc>
   178b4:	ldr	r4, [r4, #472]	; 0x1d8
   178b8:	bl	4c4dc <__read_chk@plt+0x46058>
   178bc:	mov	r1, r4
   178c0:	mov	r2, r0
   178c4:	ldr	r0, [pc, #332]	; 17a18 <__read_chk@plt+0x11594>
   178c8:	add	r0, pc, r0
   178cc:	bl	4005c <__read_chk@plt+0x39bd8>
   178d0:	mov	r0, r6
   178d4:	bl	5a1c <close@plt>
   178d8:	b	17380 <__read_chk@plt+0x10efc>
   178dc:	mov	r3, #110	; 0x6e
   178e0:	str	r3, [r4]
   178e4:	mvn	r4, #0
   178e8:	b	1785c <__read_chk@plt+0x113d8>
   178ec:	mov	r0, r6
   178f0:	mov	r4, r3
   178f4:	bl	4c410 <__read_chk@plt+0x45f8c>
   178f8:	b	1785c <__read_chk@plt+0x113d8>
   178fc:	mov	r0, r4
   17900:	ldr	r5, [r9, #4]
   17904:	bl	5740 <strerror@plt>
   17908:	mov	r1, r5
   1790c:	mov	r2, r0
   17910:	ldr	r0, [pc, #260]	; 17a1c <__read_chk@plt+0x11598>
   17914:	add	r0, pc, r0
   17918:	bl	4005c <__read_chk@plt+0x39bd8>
   1791c:	mov	r0, r6
   17920:	bl	5a1c <close@plt>
   17924:	ldr	r0, [sp, #112]	; 0x70
   17928:	bl	5584 <freeaddrinfo@plt>
   1792c:	b	17380 <__read_chk@plt+0x10efc>
   17930:	bl	6214 <__errno_location@plt>
   17934:	mov	r2, #110	; 0x6e
   17938:	mov	r3, r2
   1793c:	str	r2, [r0]
   17940:	b	17574 <__read_chk@plt+0x110f0>
   17944:	bl	6214 <__errno_location@plt>
   17948:	ldr	r4, [r4, #472]	; 0x1d8
   1794c:	ldr	r0, [r0]
   17950:	bl	5740 <strerror@plt>
   17954:	mov	r1, r4
   17958:	mov	r2, r0
   1795c:	ldr	r0, [pc, #188]	; 17a20 <__read_chk@plt+0x1159c>
   17960:	add	r0, pc, r0
   17964:	bl	4005c <__read_chk@plt+0x39bd8>
   17968:	b	1791c <__read_chk@plt+0x11498>
   1796c:	ldr	r0, [r4]
   17970:	mov	r4, r3
   17974:	bl	5740 <strerror@plt>
   17978:	mov	r1, r0
   1797c:	ldr	r0, [pc, #160]	; 17a24 <__read_chk@plt+0x115a0>
   17980:	add	r0, pc, r0
   17984:	bl	401e0 <__read_chk@plt+0x39d5c>
   17988:	b	1785c <__read_chk@plt+0x113d8>
   1798c:	ldr	r0, [r7]
   17990:	bl	5740 <strerror@plt>
   17994:	mov	r1, r0
   17998:	ldr	r0, [pc, #136]	; 17a28 <__read_chk@plt+0x115a4>
   1799c:	add	r0, pc, r0
   179a0:	bl	3dae8 <__read_chk@plt+0x37664>
   179a4:	ldr	r0, [r7]
   179a8:	bl	5740 <strerror@plt>
   179ac:	mov	r1, r0
   179b0:	ldr	r0, [pc, #116]	; 17a2c <__read_chk@plt+0x115a8>
   179b4:	add	r0, pc, r0
   179b8:	bl	3dae8 <__read_chk@plt+0x37664>
   179bc:	bl	5d64 <__stack_chk_fail@plt>
   179c0:	bge	17670 <__read_chk@plt+0x111ec>
   179c4:	bl	6214 <__errno_location@plt>
   179c8:	ldr	r3, [r0]
   179cc:	b	17574 <__read_chk@plt+0x110f0>
   179d0:	andeq	r9, sl, ip, ror #12
   179d4:	andeq	r0, r0, r8, asr #11
   179d8:	andeq	fp, r6, r0, lsr #20
   179dc:	strdeq	fp, [r6], -r8
   179e0:	andeq	fp, r6, r8, asr #19
   179e4:	andeq	fp, r6, r8, lsr #18
   179e8:	andeq	fp, r6, r4, ror #15
   179ec:	andeq	fp, r6, ip, asr #17
   179f0:	andeq	r0, r0, r4, ror r6
   179f4:	andeq	fp, r6, r0, asr r8
   179f8:			; <UNDEFINED> instruction: 0x000006bc
   179fc:	andeq	r0, r0, ip, asr r6
   17a00:	andeq	fp, r6, r0, asr #14
   17a04:	andeq	fp, r6, r0, asr #11
   17a08:	ldrdeq	fp, [r6], -ip
   17a0c:	andeq	fp, r6, r4, lsr r5
   17a10:	muleq	r6, r8, r5
   17a14:	muleq	r6, r4, r4
   17a18:	andeq	fp, r6, r0, lsl #9
   17a1c:	andeq	fp, r6, r8, asr #8
   17a20:	andeq	fp, r6, r8, lsl r4
   17a24:	andeq	fp, r6, r4, lsl r4
   17a28:	andeq	r6, r6, r0, lsl #24
   17a2c:	ldrdeq	r7, [r6], -r8
   17a30:	push	{r4, r5, r6, r7, r8, lr}
   17a34:	sub	sp, sp, #56	; 0x38
   17a38:	ldr	r4, [pc, #196]	; 17b04 <__read_chk@plt+0x11680>
   17a3c:	add	r6, sp, #20
   17a40:	ldr	lr, [pc, #192]	; 17b08 <__read_chk@plt+0x11684>
   17a44:	mov	r7, r1
   17a48:	add	r4, pc, r4
   17a4c:	ldr	ip, [pc, #184]	; 17b0c <__read_chk@plt+0x11688>
   17a50:	mov	r1, #32
   17a54:	mov	r8, r0
   17a58:	ldr	r5, [r4, lr]
   17a5c:	add	ip, pc, ip
   17a60:	str	r2, [sp, #4]
   17a64:	mov	r3, r1
   17a68:	str	ip, [sp]
   17a6c:	mov	r2, #1
   17a70:	ldr	ip, [r5]
   17a74:	mov	r0, r6
   17a78:	str	ip, [sp, #52]	; 0x34
   17a7c:	bl	60b8 <__snprintf_chk@plt>
   17a80:	ldr	r1, [pc, #136]	; 17b10 <__read_chk@plt+0x1168c>
   17a84:	mov	r2, r8
   17a88:	add	r0, sp, #16
   17a8c:	add	r1, pc, r1
   17a90:	bl	49430 <__read_chk@plt+0x42fac>
   17a94:	ldr	r3, [pc, #120]	; 17b14 <__read_chk@plt+0x11690>
   17a98:	ldr	r0, [pc, #120]	; 17b18 <__read_chk@plt+0x11694>
   17a9c:	mov	r1, #0
   17aa0:	str	r6, [sp]
   17aa4:	mov	r2, r7
   17aa8:	add	r0, pc, r0
   17aac:	str	r0, [sp, #4]
   17ab0:	ldr	r3, [r4, r3]
   17ab4:	str	r1, [sp, #12]
   17ab8:	ldr	r1, [pc, #92]	; 17b1c <__read_chk@plt+0x11698>
   17abc:	ldr	ip, [r3, #196]	; 0xc4
   17ac0:	ldr	r3, [pc, #88]	; 17b20 <__read_chk@plt+0x1169c>
   17ac4:	add	r1, pc, r1
   17ac8:	ldr	r0, [sp, #16]
   17acc:	add	r3, pc, r3
   17ad0:	str	ip, [sp, #8]
   17ad4:	bl	4d288 <__read_chk@plt+0x46e04>
   17ad8:	mov	r4, r0
   17adc:	ldr	r0, [sp, #16]
   17ae0:	bl	55a8 <free@plt>
   17ae4:	ldr	r2, [sp, #52]	; 0x34
   17ae8:	ldr	r3, [r5]
   17aec:	mov	r0, r4
   17af0:	cmp	r2, r3
   17af4:	bne	17b00 <__read_chk@plt+0x1167c>
   17af8:	add	sp, sp, #56	; 0x38
   17afc:	pop	{r4, r5, r6, r7, r8, pc}
   17b00:	bl	5d64 <__stack_chk_fail@plt>
   17b04:			; <UNDEFINED> instruction: 0x000a8eb4
   17b08:	andeq	r0, r0, r8, asr #11
   17b0c:	andeq	r4, r7, ip, ror #4
   17b10:			; <UNDEFINED> instruction: 0x0006b3b8
   17b14:	andeq	r0, r0, r4, ror r6
   17b18:	andeq	pc, r6, r0, lsl sp	; <UNPREDICTABLE>
   17b1c:	andeq	r8, r6, ip, ror sl
   17b20:	andeq	r6, r7, r4, asr #13
   17b24:	ldr	r3, [pc, #188]	; 17be8 <__read_chk@plt+0x11764>
   17b28:	movw	r1, #4456	; 0x1168
   17b2c:	ldr	ip, [pc, #184]	; 17bec <__read_chk@plt+0x11768>
   17b30:	mov	r2, #0
   17b34:	add	r3, pc, r3
   17b38:	push	{r4, r5, r6, lr}
   17b3c:	mov	r6, r0
   17b40:	ldr	r3, [r3, ip]
   17b44:	ldr	r1, [r3, r1]
   17b48:	bl	288a0 <__read_chk@plt+0x2241c>
   17b4c:	subs	r4, r0, #0
   17b50:	beq	17bd0 <__read_chk@plt+0x1174c>
   17b54:	ldr	r5, [pc, #148]	; 17bf0 <__read_chk@plt+0x1176c>
   17b58:	add	r5, pc, r5
   17b5c:	mov	r0, r5
   17b60:	bl	4005c <__read_chk@plt+0x39bd8>
   17b64:	ldr	r0, [pc, #136]	; 17bf4 <__read_chk@plt+0x11770>
   17b68:	add	r0, pc, r0
   17b6c:	bl	4005c <__read_chk@plt+0x39bd8>
   17b70:	mov	r0, r5
   17b74:	bl	4005c <__read_chk@plt+0x39bd8>
   17b78:	ldr	r0, [pc, #120]	; 17bf8 <__read_chk@plt+0x11774>
   17b7c:	add	r0, pc, r0
   17b80:	bl	4005c <__read_chk@plt+0x39bd8>
   17b84:	ldr	r0, [pc, #112]	; 17bfc <__read_chk@plt+0x11778>
   17b88:	add	r0, pc, r0
   17b8c:	bl	4005c <__read_chk@plt+0x39bd8>
   17b90:	ldr	r0, [pc, #104]	; 17c00 <__read_chk@plt+0x1177c>
   17b94:	add	r0, pc, r0
   17b98:	bl	4005c <__read_chk@plt+0x39bd8>
   17b9c:	mov	r0, r6
   17ba0:	bl	2751c <__read_chk@plt+0x21098>
   17ba4:	mov	r2, r4
   17ba8:	mov	r1, r0
   17bac:	ldr	r0, [pc, #80]	; 17c04 <__read_chk@plt+0x11780>
   17bb0:	add	r0, pc, r0
   17bb4:	bl	4005c <__read_chk@plt+0x39bd8>
   17bb8:	ldr	r0, [pc, #72]	; 17c08 <__read_chk@plt+0x11784>
   17bbc:	add	r0, pc, r0
   17bc0:	bl	4005c <__read_chk@plt+0x39bd8>
   17bc4:	mov	r0, r4
   17bc8:	pop	{r4, r5, r6, lr}
   17bcc:	b	55a8 <free@plt>
   17bd0:	ldr	r1, [pc, #52]	; 17c0c <__read_chk@plt+0x11788>
   17bd4:	ldr	r0, [pc, #52]	; 17c10 <__read_chk@plt+0x1178c>
   17bd8:	add	r1, pc, r1
   17bdc:	add	r0, pc, r0
   17be0:	add	r1, r1, #20
   17be4:	bl	3dae8 <__read_chk@plt+0x37664>
   17be8:	andeq	r8, sl, r8, asr #27
   17bec:	andeq	r0, r0, r4, ror r6
   17bf0:	andeq	fp, r6, r0, lsl r3
   17bf4:	andeq	fp, r6, ip, lsr r3
   17bf8:	andeq	fp, r6, r4, ror #6
   17bfc:	muleq	r6, r0, r3
   17c00:	ldrdeq	fp, [r6], -r0
   17c04:	strdeq	fp, [r6], -r0
   17c08:	andeq	fp, r6, r4, lsr #8
   17c0c:	andeq	sl, r6, r4, ror #31
   17c10:	andeq	fp, r6, r0, ror r2
   17c14:	push	{r4, r5, r6, r7, r8, lr}
   17c18:	ldr	r8, [pc, #156]	; 17cbc <__read_chk@plt+0x11838>
   17c1c:	ldr	r6, [pc, #156]	; 17cc0 <__read_chk@plt+0x1183c>
   17c20:	ldr	r7, [pc, #156]	; 17cc4 <__read_chk@plt+0x11840>
   17c24:	add	r8, pc, r8
   17c28:	add	r6, pc, r6
   17c2c:	add	r7, pc, r7
   17c30:	mov	r1, #1
   17c34:	bl	47310 <__read_chk@plt+0x40e8c>
   17c38:	subs	r4, r0, #0
   17c3c:	beq	17ca4 <__read_chk@plt+0x11820>
   17c40:	ldrb	r3, [r4]
   17c44:	cmp	r3, #0
   17c48:	mov	r5, r3
   17c4c:	beq	17c78 <__read_chk@plt+0x117f4>
   17c50:	cmp	r3, #10
   17c54:	mov	r1, r8
   17c58:	mov	r2, #2
   17c5c:	moveq	r5, #0
   17c60:	beq	17c78 <__read_chk@plt+0x117f4>
   17c64:	bl	5e78 <strncasecmp@plt>
   17c68:	adds	r0, r0, #0
   17c6c:	movne	r0, #1
   17c70:	bl	7d258 <__read_chk@plt+0x76dd4>
   17c74:	mov	r5, r0
   17c78:	mov	r2, #3
   17c7c:	mov	r0, r4
   17c80:	mov	r1, r6
   17c84:	bl	5e78 <strncasecmp@plt>
   17c88:	cmp	r0, #0
   17c8c:	mov	r0, r4
   17c90:	beq	17cac <__read_chk@plt+0x11828>
   17c94:	bl	55a8 <free@plt>
   17c98:	cmn	r5, #1
   17c9c:	mov	r0, r7
   17ca0:	beq	17c30 <__read_chk@plt+0x117ac>
   17ca4:	mov	r0, #0
   17ca8:	pop	{r4, r5, r6, r7, r8, pc}
   17cac:	mov	r0, r4
   17cb0:	bl	55a8 <free@plt>
   17cb4:	mov	r0, #1
   17cb8:	pop	{r4, r5, r6, r7, r8, pc}
   17cbc:	muleq	r6, ip, r9
   17cc0:	muleq	r6, ip, r9
   17cc4:	andeq	fp, r6, r0, ror #7
   17cc8:	ldr	r3, [pc, #20]	; 17ce4 <__read_chk@plt+0x11860>
   17ccc:	add	r3, pc, r3
   17cd0:	ldr	r0, [r3, #4]
   17cd4:	cmp	r0, #1
   17cd8:	bxle	lr
   17cdc:	mov	r1, #1
   17ce0:	b	5ba8 <kill@plt>
   17ce4:	andeq	r9, sl, r8, lsr #20
   17ce8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17cec:	mov	r8, r3
   17cf0:	ldr	r5, [pc, #1076]	; 1812c <__read_chk@plt+0x11ca8>
   17cf4:	sub	sp, sp, #80	; 0x50
   17cf8:	ldr	r3, [pc, #1072]	; 18130 <__read_chk@plt+0x11cac>
   17cfc:	mov	r9, r0
   17d00:	add	r5, pc, r5
   17d04:	ldr	ip, [pc, #1064]	; 18134 <__read_chk@plt+0x11cb0>
   17d08:	ldr	lr, [sp, #120]	; 0x78
   17d0c:	ldr	r7, [r5, r3]
   17d10:	ldr	r3, [r7]
   17d14:	str	r3, [sp, #76]	; 0x4c
   17d18:	ldr	ip, [r5, ip]
   17d1c:	ldr	r4, [ip, #192]	; 0xc0
   17d20:	cmp	r4, #0
   17d24:	beq	17f04 <__read_chk@plt+0x11a80>
   17d28:	ldrb	r3, [r4]
   17d2c:	cmp	r3, #45	; 0x2d
   17d30:	bne	17d40 <__read_chk@plt+0x118bc>
   17d34:	ldrb	r6, [r4, #1]
   17d38:	cmp	r6, #0
   17d3c:	beq	17edc <__read_chk@plt+0x11a58>
   17d40:	ldr	r6, [ip, #4040]	; 0xfc8
   17d44:	cmp	r6, #0
   17d48:	bne	17df4 <__read_chk@plt+0x11970>
   17d4c:	ldr	r0, [pc, #996]	; 18138 <__read_chk@plt+0x11cb4>
   17d50:	add	r0, pc, r0
   17d54:	bl	6388 <getenv@plt>
   17d58:	subs	sl, r0, #0
   17d5c:	beq	17ef8 <__read_chk@plt+0x11a74>
   17d60:	ldrb	r3, [sl]
   17d64:	cmp	r3, #0
   17d68:	beq	17eec <__read_chk@plt+0x11a68>
   17d6c:	add	r0, sp, #20
   17d70:	bl	6460 <pipe@plt>
   17d74:	cmp	r0, #0
   17d78:	blt	17f4c <__read_chk@plt+0x11ac8>
   17d7c:	add	r0, sp, #28
   17d80:	bl	6460 <pipe@plt>
   17d84:	cmp	r0, #0
   17d88:	blt	17f4c <__read_chk@plt+0x11ac8>
   17d8c:	mov	r2, r8
   17d90:	mov	r0, r4
   17d94:	mov	r1, r9
   17d98:	bl	17a30 <__read_chk@plt+0x115ac>
   17d9c:	mov	r1, r0
   17da0:	mov	r4, r0
   17da4:	ldr	r0, [pc, #912]	; 1813c <__read_chk@plt+0x11cb8>
   17da8:	add	r0, pc, r0
   17dac:	bl	401e0 <__read_chk@plt+0x39d5c>
   17db0:	bl	5d88 <fork@plt>
   17db4:	subs	r8, r0, #0
   17db8:	beq	18060 <__read_chk@plt+0x11bdc>
   17dbc:	blt	18110 <__read_chk@plt+0x11c8c>
   17dc0:	ldr	r3, [pc, #888]	; 18140 <__read_chk@plt+0x11cbc>
   17dc4:	ldr	r0, [sp, #20]
   17dc8:	add	r3, pc, r3
   17dcc:	str	r8, [r3, #4]
   17dd0:	bl	5a1c <close@plt>
   17dd4:	ldr	r0, [sp, #32]
   17dd8:	bl	5a1c <close@plt>
   17ddc:	mov	r0, r4
   17de0:	bl	55a8 <free@plt>
   17de4:	ldr	r0, [sp, #28]
   17de8:	ldr	r1, [sp, #24]
   17dec:	bl	46f4c <__read_chk@plt+0x40ac8>
   17df0:	b	17ec0 <__read_chk@plt+0x11a3c>
   17df4:	ldr	r0, [pc, #840]	; 18144 <__read_chk@plt+0x11cc0>
   17df8:	add	r0, pc, r0
   17dfc:	bl	6388 <getenv@plt>
   17e00:	subs	sl, r0, #0
   17e04:	beq	17f28 <__read_chk@plt+0x11aa4>
   17e08:	mov	r0, #1
   17e0c:	mov	r2, #0
   17e10:	mov	r1, r0
   17e14:	add	r3, sp, #28
   17e18:	bl	5524 <socketpair@plt>
   17e1c:	cmp	r0, #0
   17e20:	blt	18044 <__read_chk@plt+0x11bc0>
   17e24:	mov	r2, r8
   17e28:	mov	r0, r4
   17e2c:	mov	r1, r9
   17e30:	bl	17a30 <__read_chk@plt+0x115ac>
   17e34:	mov	r1, r0
   17e38:	mov	r6, r0
   17e3c:	ldr	r0, [pc, #772]	; 18148 <__read_chk@plt+0x11cc4>
   17e40:	add	r0, pc, r0
   17e44:	bl	401e0 <__read_chk@plt+0x39d5c>
   17e48:	bl	5d88 <fork@plt>
   17e4c:	subs	r4, r0, #0
   17e50:	beq	17f68 <__read_chk@plt+0x11ae4>
   17e54:	blt	1801c <__read_chk@plt+0x11b98>
   17e58:	ldr	r0, [sp, #28]
   17e5c:	bl	5a1c <close@plt>
   17e60:	mov	r0, r6
   17e64:	bl	55a8 <free@plt>
   17e68:	ldr	r0, [sp, #32]
   17e6c:	bl	4efb8 <__read_chk@plt+0x48b34>
   17e70:	cmn	r0, #1
   17e74:	mov	r5, r0
   17e78:	beq	18038 <__read_chk@plt+0x11bb4>
   17e7c:	ldr	r0, [sp, #32]
   17e80:	bl	5a1c <close@plt>
   17e84:	b	17e98 <__read_chk@plt+0x11a14>
   17e88:	bl	6214 <__errno_location@plt>
   17e8c:	ldr	r0, [r0]
   17e90:	cmp	r0, #4
   17e94:	bne	17f34 <__read_chk@plt+0x11ab0>
   17e98:	mov	r1, #0
   17e9c:	mov	r0, r4
   17ea0:	mov	r2, r1
   17ea4:	bl	5c80 <waitpid@plt>
   17ea8:	cmn	r0, #1
   17eac:	beq	17e88 <__read_chk@plt+0x11a04>
   17eb0:	mov	r0, r5
   17eb4:	mov	r1, r5
   17eb8:	mov	r6, #0
   17ebc:	bl	46f4c <__read_chk@plt+0x40ac8>
   17ec0:	ldr	r2, [sp, #76]	; 0x4c
   17ec4:	mov	r0, r6
   17ec8:	ldr	r3, [r7]
   17ecc:	cmp	r2, r3
   17ed0:	bne	17f48 <__read_chk@plt+0x11ac4>
   17ed4:	add	sp, sp, #80	; 0x50
   17ed8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17edc:	mov	r0, r6
   17ee0:	mov	r1, #1
   17ee4:	bl	46f4c <__read_chk@plt+0x40ac8>
   17ee8:	b	17ec0 <__read_chk@plt+0x11a3c>
   17eec:	ldr	sl, [pc, #600]	; 1814c <__read_chk@plt+0x11cc8>
   17ef0:	add	sl, pc, sl
   17ef4:	b	17d6c <__read_chk@plt+0x118e8>
   17ef8:	ldr	sl, [pc, #592]	; 18150 <__read_chk@plt+0x11ccc>
   17efc:	add	sl, pc, sl
   17f00:	b	17d6c <__read_chk@plt+0x118e8>
   17f04:	str	lr, [sp]
   17f08:	ldr	ip, [sp, #124]	; 0x7c
   17f0c:	ldr	lr, [sp, #128]	; 0x80
   17f10:	ldr	r3, [sp, #116]	; 0x74
   17f14:	str	ip, [sp, #4]
   17f18:	str	lr, [sp, #8]
   17f1c:	bl	17278 <__read_chk@plt+0x10df4>
   17f20:	mov	r6, r0
   17f24:	b	17ec0 <__read_chk@plt+0x11a3c>
   17f28:	ldr	sl, [pc, #548]	; 18154 <__read_chk@plt+0x11cd0>
   17f2c:	add	sl, pc, sl
   17f30:	b	17e08 <__read_chk@plt+0x11984>
   17f34:	bl	5740 <strerror@plt>
   17f38:	mov	r1, r0
   17f3c:	ldr	r0, [pc, #532]	; 18158 <__read_chk@plt+0x11cd4>
   17f40:	add	r0, pc, r0
   17f44:	bl	3dae8 <__read_chk@plt+0x37664>
   17f48:	bl	5d64 <__stack_chk_fail@plt>
   17f4c:	bl	6214 <__errno_location@plt>
   17f50:	ldr	r0, [r0]
   17f54:	bl	5740 <strerror@plt>
   17f58:	mov	r1, r0
   17f5c:	ldr	r0, [pc, #504]	; 1815c <__read_chk@plt+0x11cd8>
   17f60:	add	r0, pc, r0
   17f64:	bl	3dae8 <__read_chk@plt+0x37664>
   17f68:	ldr	r3, [pc, #496]	; 18160 <__read_chk@plt+0x11cdc>
   17f6c:	ldr	r3, [r5, r3]
   17f70:	ldr	r0, [r3]
   17f74:	bl	4be1c <__read_chk@plt+0x45998>
   17f78:	ldr	r0, [sp, #32]
   17f7c:	bl	5a1c <close@plt>
   17f80:	ldr	r0, [sp, #28]
   17f84:	cmp	r0, #0
   17f88:	bne	17ff0 <__read_chk@plt+0x11b6c>
   17f8c:	mov	r1, #1
   17f90:	bl	5bcc <dup2@plt>
   17f94:	cmp	r0, #0
   17f98:	bge	17fa8 <__read_chk@plt+0x11b24>
   17f9c:	ldr	r0, [pc, #448]	; 18164 <__read_chk@plt+0x11ce0>
   17fa0:	add	r0, pc, r0
   17fa4:	bl	57f4 <perror@plt>
   17fa8:	ldr	r0, [sp, #28]
   17fac:	cmp	r0, #1
   17fb0:	ble	17fb8 <__read_chk@plt+0x11b34>
   17fb4:	bl	5a1c <close@plt>
   17fb8:	ldr	r2, [pc, #424]	; 18168 <__read_chk@plt+0x11ce4>
   17fbc:	add	r1, sp, #36	; 0x24
   17fc0:	mov	r0, sl
   17fc4:	mov	r3, #0
   17fc8:	add	r2, pc, r2
   17fcc:	str	sl, [sp, #36]	; 0x24
   17fd0:	str	r6, [sp, #44]	; 0x2c
   17fd4:	str	r2, [sp, #40]	; 0x28
   17fd8:	str	r3, [sp, #48]	; 0x30
   17fdc:	bl	6160 <execv@plt>
   17fe0:	ldr	r0, [sp, #36]	; 0x24
   17fe4:	bl	57f4 <perror@plt>
   17fe8:	mov	r0, #1
   17fec:	bl	5728 <exit@plt>
   17ff0:	mov	r1, r4
   17ff4:	bl	5bcc <dup2@plt>
   17ff8:	cmp	r0, #0
   17ffc:	bge	1800c <__read_chk@plt+0x11b88>
   18000:	ldr	r0, [pc, #356]	; 1816c <__read_chk@plt+0x11ce8>
   18004:	add	r0, pc, r0
   18008:	bl	57f4 <perror@plt>
   1800c:	ldr	r0, [sp, #28]
   18010:	cmp	r0, #1
   18014:	bne	17f8c <__read_chk@plt+0x11b08>
   18018:	b	17fb8 <__read_chk@plt+0x11b34>
   1801c:	bl	6214 <__errno_location@plt>
   18020:	ldr	r0, [r0]
   18024:	bl	5740 <strerror@plt>
   18028:	mov	r1, r0
   1802c:	ldr	r0, [pc, #316]	; 18170 <__read_chk@plt+0x11cec>
   18030:	add	r0, pc, r0
   18034:	bl	3dae8 <__read_chk@plt+0x37664>
   18038:	ldr	r0, [pc, #308]	; 18174 <__read_chk@plt+0x11cf0>
   1803c:	add	r0, pc, r0
   18040:	bl	3dae8 <__read_chk@plt+0x37664>
   18044:	bl	6214 <__errno_location@plt>
   18048:	ldr	r0, [r0]
   1804c:	bl	5740 <strerror@plt>
   18050:	mov	r1, r0
   18054:	ldr	r0, [pc, #284]	; 18178 <__read_chk@plt+0x11cf4>
   18058:	add	r0, pc, r0
   1805c:	bl	3dae8 <__read_chk@plt+0x37664>
   18060:	ldr	r3, [pc, #248]	; 18160 <__read_chk@plt+0x11cdc>
   18064:	ldr	r3, [r5, r3]
   18068:	ldr	r0, [r3]
   1806c:	bl	4be1c <__read_chk@plt+0x45998>
   18070:	ldr	r0, [sp, #24]
   18074:	bl	5a1c <close@plt>
   18078:	ldr	r0, [sp, #20]
   1807c:	cmp	r0, #0
   18080:	bne	180e8 <__read_chk@plt+0x11c64>
   18084:	ldr	r0, [sp, #28]
   18088:	bl	5a1c <close@plt>
   1808c:	ldr	r0, [sp, #32]
   18090:	mov	r1, #1
   18094:	bl	5bcc <dup2@plt>
   18098:	cmp	r0, #0
   1809c:	bge	180ac <__read_chk@plt+0x11c28>
   180a0:	ldr	r0, [pc, #212]	; 1817c <__read_chk@plt+0x11cf8>
   180a4:	add	r0, pc, r0
   180a8:	bl	57f4 <perror@plt>
   180ac:	ldr	r0, [sp, #32]
   180b0:	bl	5a1c <close@plt>
   180b4:	mov	r3, #0
   180b8:	ldr	r2, [pc, #192]	; 18180 <__read_chk@plt+0x11cfc>
   180bc:	mov	r1, r3
   180c0:	mov	r0, #13
   180c4:	str	sl, [sp, #36]	; 0x24
   180c8:	add	r2, pc, r2
   180cc:	str	r4, [sp, #44]	; 0x2c
   180d0:	str	r2, [sp, #40]	; 0x28
   180d4:	str	r3, [sp, #48]	; 0x30
   180d8:	bl	74abc <__read_chk@plt+0x6e638>
   180dc:	ldr	r0, [sp, #36]	; 0x24
   180e0:	add	r1, sp, #36	; 0x24
   180e4:	b	17fdc <__read_chk@plt+0x11b58>
   180e8:	mov	r1, r8
   180ec:	bl	5bcc <dup2@plt>
   180f0:	cmp	r0, #0
   180f4:	bge	18104 <__read_chk@plt+0x11c80>
   180f8:	ldr	r0, [pc, #132]	; 18184 <__read_chk@plt+0x11d00>
   180fc:	add	r0, pc, r0
   18100:	bl	57f4 <perror@plt>
   18104:	ldr	r0, [sp, #20]
   18108:	bl	5a1c <close@plt>
   1810c:	b	18084 <__read_chk@plt+0x11c00>
   18110:	bl	6214 <__errno_location@plt>
   18114:	ldr	r0, [r0]
   18118:	bl	5740 <strerror@plt>
   1811c:	mov	r1, r0
   18120:	ldr	r0, [pc, #96]	; 18188 <__read_chk@plt+0x11d04>
   18124:	add	r0, pc, r0
   18128:	bl	3dae8 <__read_chk@plt+0x37664>
   1812c:	strdeq	r8, [sl], -ip
   18130:	andeq	r0, r0, r8, asr #11
   18134:	andeq	r0, r0, r4, ror r6
   18138:	muleq	r6, r4, r6
   1813c:	andeq	fp, r6, r4, lsr #7
   18140:	andeq	r9, sl, ip, lsr #18
   18144:	andeq	r8, r6, ip, ror #11
   18148:	andeq	fp, r6, r0, lsr r2
   1814c:	strdeq	r7, [r6], -ip
   18150:	strdeq	r7, [r6], -r0
   18154:	andeq	r7, r6, r0, asr #29
   18158:			; <UNDEFINED> instruction: 0x0006b1b0
   1815c:	andeq	fp, r6, ip, lsr #3
   18160:	andeq	r0, r0, ip, asr r6
   18164:	andeq	fp, r6, r4, lsl #2
   18168:	ldrdeq	sp, [r6], -ip
   1816c:	muleq	r6, r4, r0
   18170:	andeq	fp, r6, r0, lsl #1
   18174:	andeq	fp, r6, r8, lsl #1
   18178:	ldrdeq	sl, [r6], -r0
   1817c:	andeq	fp, r6, r0
   18180:	ldrdeq	sp, [r6], -ip
   18184:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   18188:	andeq	sl, r6, ip, lsl #31
   1818c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18190:	sub	sp, sp, #596	; 0x254
   18194:	ldr	fp, [pc, #1124]	; 18600 <__read_chk@plt+0x1217c>
   18198:	ldr	r2, [pc, #1124]	; 18604 <__read_chk@plt+0x12180>
   1819c:	add	fp, pc, fp
   181a0:	str	r0, [sp, #24]
   181a4:	ldr	r3, [pc, #1116]	; 18608 <__read_chk@plt+0x12184>
   181a8:	ldr	r2, [fp, r2]
   181ac:	str	r2, [sp, #36]	; 0x24
   181b0:	ldr	r2, [r2]
   181b4:	str	r2, [sp, #588]	; 0x24c
   181b8:	ldr	r3, [fp, r3]
   181bc:	ldr	r0, [r3]
   181c0:	str	r3, [sp, #28]
   181c4:	bl	42400 <__read_chk@plt+0x3bf7c>
   181c8:	ldr	r1, [sp, #28]
   181cc:	mov	r6, r0
   181d0:	ldr	r0, [r1]
   181d4:	bl	4240c <__read_chk@plt+0x3bf88>
   181d8:	mov	r1, #32
   181dc:	str	r0, [sp, #44]	; 0x2c
   181e0:	mov	r0, r6
   181e4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   181e8:	subs	r1, r0, #0
   181ec:	mov	r0, #1
   181f0:	addlt	r1, r6, #63	; 0x3f
   181f4:	asr	r1, r1, #5
   181f8:	lsl	r1, r1, #2
   181fc:	bl	4935c <__read_chk@plt+0x42ed8>
   18200:	ldr	r3, [pc, #1028]	; 1860c <__read_chk@plt+0x12188>
   18204:	ldr	r3, [fp, r3]
   18208:	str	r3, [sp, #32]
   1820c:	ldr	r3, [r3, #180]	; 0xb4
   18210:	cmp	r3, #4
   18214:	movne	r3, #0
   18218:	strne	r3, [sp, #40]	; 0x28
   1821c:	mov	r7, r0
   18220:	beq	18540 <__read_chk@plt+0x120bc>
   18224:	ldr	r1, [sp, #24]
   18228:	mov	r0, #0
   1822c:	ldr	r2, [pc, #988]	; 18610 <__read_chk@plt+0x1218c>
   18230:	mov	r4, r0
   18234:	ldr	r3, [pc, #984]	; 18614 <__read_chk@plt+0x12190>
   18238:	mov	r8, r0
   1823c:	add	r2, pc, r2
   18240:	str	r0, [sp, #12]
   18244:	add	r3, pc, r3
   18248:	str	r1, [sp, #56]	; 0x38
   1824c:	str	r2, [sp, #16]
   18250:	str	r3, [sp, #20]
   18254:	cmp	r4, #254	; 0xfe
   18258:	bls	1828c <__read_chk@plt+0x11e08>
   1825c:	add	r5, sp, #76	; 0x4c
   18260:	mov	r0, r5
   18264:	ldr	r1, [sp, #16]
   18268:	mov	r2, #4
   1826c:	strb	r8, [sp, #331]	; 0x14b
   18270:	bl	5680 <strncmp@plt>
   18274:	cmp	r0, #0
   18278:	beq	183d4 <__read_chk@plt+0x11f50>
   1827c:	mov	r1, r5
   18280:	ldr	r0, [sp, #20]
   18284:	bl	401e0 <__read_chk@plt+0x39d5c>
   18288:	mov	r4, #0
   1828c:	ldr	r0, [sp, #24]
   18290:	cmp	r0, #0
   18294:	ble	18314 <__read_chk@plt+0x11e90>
   18298:	add	r9, sp, #60	; 0x3c
   1829c:	add	sl, sp, #68	; 0x44
   182a0:	add	r5, sp, #592	; 0x250
   182a4:	mov	r1, #0
   182a8:	mov	r0, r9
   182ac:	bl	54ac <gettimeofday@plt>
   182b0:	mov	r0, sl
   182b4:	ldr	r1, [r5, #-536]!	; 0xfffffde8
   182b8:	bl	4da64 <__read_chk@plt+0x475e0>
   182bc:	mov	r0, r6
   182c0:	mov	r1, r7
   182c4:	bl	74c00 <__read_chk@plt+0x6e77c>
   182c8:	mov	r1, #1
   182cc:	mov	r0, r6
   182d0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   182d4:	str	sl, [sp]
   182d8:	mov	r1, r7
   182dc:	mov	r2, #0
   182e0:	mov	r3, r7
   182e4:	bl	5ecc <select@plt>
   182e8:	mov	r1, r5
   182ec:	mov	sl, r0
   182f0:	mov	r0, r9
   182f4:	bl	4d98c <__read_chk@plt+0x47508>
   182f8:	cmp	sl, #0
   182fc:	beq	18580 <__read_chk@plt+0x120fc>
   18300:	ldr	r2, [sp, #56]	; 0x38
   18304:	cmp	r2, #0
   18308:	ble	18580 <__read_chk@plt+0x120fc>
   1830c:	cmn	sl, #1
   18310:	beq	183b0 <__read_chk@plt+0x11f2c>
   18314:	ldr	r0, [pc, #764]	; 18618 <__read_chk@plt+0x12194>
   18318:	add	r5, sp, #76	; 0x4c
   1831c:	add	r2, r5, r4
   18320:	mov	r1, r6
   18324:	mov	r3, #1
   18328:	ldr	r0, [fp, r0]
   1832c:	bl	4a118 <__read_chk@plt+0x43c94>
   18330:	cmp	r0, #1
   18334:	beq	1835c <__read_chk@plt+0x11ed8>
   18338:	bl	6214 <__errno_location@plt>
   1833c:	ldr	r0, [r0]
   18340:	cmp	r0, #32
   18344:	beq	185c4 <__read_chk@plt+0x12140>
   18348:	bl	5740 <strerror@plt>
   1834c:	mov	r1, r0
   18350:	ldr	r0, [pc, #708]	; 1861c <__read_chk@plt+0x12198>
   18354:	add	r0, pc, r0
   18358:	bl	3dae8 <__read_chk@plt+0x37664>
   1835c:	add	r1, sp, #592	; 0x250
   18360:	add	r2, r1, r4
   18364:	ldrb	r3, [r2, #-516]	; 0xfffffdfc
   18368:	cmp	r3, #13
   1836c:	beq	18398 <__read_chk@plt+0x11f14>
   18370:	cmp	r3, #10
   18374:	strbeq	r8, [r2, #-515]	; 0xfffffdfd
   18378:	beq	18260 <__read_chk@plt+0x11ddc>
   1837c:	ldr	r0, [sp, #12]
   18380:	add	r0, r0, #1
   18384:	str	r0, [sp, #12]
   18388:	cmp	r0, #65536	; 0x10000
   1838c:	bhi	185b8 <__read_chk@plt+0x12134>
   18390:	add	r4, r4, #1
   18394:	b	18254 <__read_chk@plt+0x11dd0>
   18398:	add	r4, r4, #1
   1839c:	mov	r3, #10
   183a0:	strb	r3, [r2, #-516]	; 0xfffffdfc
   183a4:	add	r3, r1, r4
   183a8:	strb	r8, [r3, #-516]	; 0xfffffdfc
   183ac:	b	18254 <__read_chk@plt+0x11dd0>
   183b0:	bl	6214 <__errno_location@plt>
   183b4:	ldr	r0, [r0]
   183b8:	cmp	r0, #4
   183bc:	beq	18390 <__read_chk@plt+0x11f0c>
   183c0:	bl	5740 <strerror@plt>
   183c4:	mov	r1, r0
   183c8:	ldr	r0, [pc, #592]	; 18620 <__read_chk@plt+0x1219c>
   183cc:	add	r0, pc, r0
   183d0:	bl	3dae8 <__read_chk@plt+0x37664>
   183d4:	mov	r4, r0
   183d8:	mov	r0, r5
   183dc:	bl	49400 <__read_chk@plt+0x42f7c>
   183e0:	ldr	r8, [pc, #572]	; 18624 <__read_chk@plt+0x121a0>
   183e4:	add	r6, sp, #332	; 0x14c
   183e8:	add	r8, pc, r8
   183ec:	str	r0, [r8, #8]
   183f0:	mov	r0, r7
   183f4:	bl	55a8 <free@plt>
   183f8:	ldr	r1, [pc, #552]	; 18628 <__read_chk@plt+0x121a4>
   183fc:	ldr	r0, [r8, #8]
   18400:	add	r2, sp, #48	; 0x30
   18404:	str	r6, [sp]
   18408:	add	r1, pc, r1
   1840c:	add	r3, sp, #52	; 0x34
   18410:	bl	622c <sscanf@plt>
   18414:	cmp	r0, #3
   18418:	mov	r7, r0
   1841c:	bne	185f0 <__read_chk@plt+0x1216c>
   18420:	ldr	r0, [pc, #516]	; 1862c <__read_chk@plt+0x121a8>
   18424:	mov	r3, r6
   18428:	ldr	r2, [sp, #52]	; 0x34
   1842c:	add	r0, pc, r0
   18430:	ldr	r1, [sp, #48]	; 0x30
   18434:	bl	401e0 <__read_chk@plt+0x39d5c>
   18438:	ldr	r1, [sp, #28]
   1843c:	mov	r0, r6
   18440:	ldr	r5, [r1]
   18444:	bl	3d710 <__read_chk@plt+0x3728c>
   18448:	ldr	r2, [sp, #48]	; 0x30
   1844c:	cmp	r2, #1
   18450:	str	r0, [r5, #1048]	; 0x418
   18454:	beq	18498 <__read_chk@plt+0x12014>
   18458:	cmp	r2, #2
   1845c:	beq	18480 <__read_chk@plt+0x11ffc>
   18460:	ldr	r1, [sp, #32]
   18464:	ldr	r3, [r1, #180]	; 0xb4
   18468:	tst	r3, #4
   1846c:	movne	r1, #2
   18470:	moveq	r1, #1
   18474:	ldr	r0, [pc, #436]	; 18630 <__read_chk@plt+0x121ac>
   18478:	add	r0, pc, r0
   1847c:	bl	3dae8 <__read_chk@plt+0x37664>
   18480:	ldr	r0, [sp, #32]
   18484:	ldr	r3, [r0, #180]	; 0xb4
   18488:	tst	r3, #4
   1848c:	bne	1855c <__read_chk@plt+0x120d8>
   18490:	mov	r1, #1
   18494:	b	18474 <__read_chk@plt+0x11ff0>
   18498:	ldr	r1, [sp, #52]	; 0x34
   1849c:	ldr	r0, [sp, #32]
   184a0:	cmp	r1, #99	; 0x63
   184a4:	ldr	r3, [r0, #180]	; 0xb4
   184a8:	beq	18568 <__read_chk@plt+0x120e4>
   184ac:	tst	r3, #1
   184b0:	beq	18468 <__read_chk@plt+0x11fe4>
   184b4:	cmp	r1, #2
   184b8:	ble	185d0 <__read_chk@plt+0x1214c>
   184bc:	sub	r1, r1, #3
   184c0:	cmp	r1, #1
   184c4:	bls	1858c <__read_chk@plt+0x12108>
   184c8:	mov	r7, #5
   184cc:	ldr	r3, [pc, #352]	; 18634 <__read_chk@plt+0x121b0>
   184d0:	ldr	r3, [fp, r3]
   184d4:	ldr	r3, [r3]
   184d8:	tst	r3, #262144	; 0x40000
   184dc:	bne	185e0 <__read_chk@plt+0x1215c>
   184e0:	tst	r3, #8192	; 0x2000
   184e4:	bne	1852c <__read_chk@plt+0x120a8>
   184e8:	ldr	r1, [sp, #40]	; 0x28
   184ec:	cmp	r1, #0
   184f0:	bne	18500 <__read_chk@plt+0x1207c>
   184f4:	ldr	r0, [sp, #44]	; 0x2c
   184f8:	mov	r1, r7
   184fc:	bl	1714c <__read_chk@plt+0x10cc8>
   18500:	ldr	r3, [pc, #304]	; 18638 <__read_chk@plt+0x121b4>
   18504:	add	r3, pc, r3
   18508:	ldr	r0, [r3, #8]
   1850c:	bl	4c2f0 <__read_chk@plt+0x45e6c>
   18510:	ldr	r0, [sp, #36]	; 0x24
   18514:	ldr	r2, [sp, #588]	; 0x24c
   18518:	ldr	r3, [r0]
   1851c:	cmp	r2, r3
   18520:	bne	185dc <__read_chk@plt+0x12158>
   18524:	add	sp, sp, #596	; 0x254
   18528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1852c:	ldr	r0, [pc, #264]	; 1863c <__read_chk@plt+0x121b8>
   18530:	mov	r1, r6
   18534:	add	r0, pc, r0
   18538:	bl	40110 <__read_chk@plt+0x39c8c>
   1853c:	b	184e8 <__read_chk@plt+0x12064>
   18540:	bl	3d6ac <__read_chk@plt+0x37228>
   18544:	ldr	r0, [sp, #44]	; 0x2c
   18548:	mov	r1, #0
   1854c:	mov	r2, #1
   18550:	str	r2, [sp, #40]	; 0x28
   18554:	bl	1714c <__read_chk@plt+0x10cc8>
   18558:	b	18224 <__read_chk@plt+0x11da0>
   1855c:	bl	3d6ac <__read_chk@plt+0x37228>
   18560:	mov	r7, #5
   18564:	b	184cc <__read_chk@plt+0x12048>
   18568:	and	r1, r3, #6
   1856c:	cmp	r1, #4
   18570:	beq	1855c <__read_chk@plt+0x120d8>
   18574:	tst	r3, #1
   18578:	beq	18468 <__read_chk@plt+0x11fe4>
   1857c:	b	184c8 <__read_chk@plt+0x12044>
   18580:	ldr	r0, [pc, #184]	; 18640 <__read_chk@plt+0x121bc>
   18584:	add	r0, pc, r0
   18588:	bl	3dae8 <__read_chk@plt+0x37664>
   1858c:	bl	3d6e4 <__read_chk@plt+0x37260>
   18590:	ldr	r1, [sp, #32]
   18594:	ldr	r3, [r1]
   18598:	cmp	r3, #0
   1859c:	beq	184cc <__read_chk@plt+0x12048>
   185a0:	ldr	r0, [pc, #156]	; 18644 <__read_chk@plt+0x121c0>
   185a4:	add	r0, pc, r0
   185a8:	bl	40110 <__read_chk@plt+0x39c8c>
   185ac:	ldr	r2, [sp, #32]
   185b0:	str	r4, [r2]
   185b4:	b	184cc <__read_chk@plt+0x12048>
   185b8:	ldr	r0, [pc, #136]	; 18648 <__read_chk@plt+0x121c4>
   185bc:	add	r0, pc, r0
   185c0:	bl	3dae8 <__read_chk@plt+0x37664>
   185c4:	ldr	r0, [pc, #128]	; 1864c <__read_chk@plt+0x121c8>
   185c8:	add	r0, pc, r0
   185cc:	bl	3dae8 <__read_chk@plt+0x37664>
   185d0:	ldr	r0, [pc, #120]	; 18650 <__read_chk@plt+0x121cc>
   185d4:	add	r0, pc, r0
   185d8:	bl	3dae8 <__read_chk@plt+0x37664>
   185dc:	bl	5d64 <__stack_chk_fail@plt>
   185e0:	ldr	r0, [pc, #108]	; 18654 <__read_chk@plt+0x121d0>
   185e4:	mov	r1, r6
   185e8:	add	r0, pc, r0
   185ec:	bl	3dae8 <__read_chk@plt+0x37664>
   185f0:	ldr	r0, [pc, #96]	; 18658 <__read_chk@plt+0x121d4>
   185f4:	mov	r1, r5
   185f8:	add	r0, pc, r0
   185fc:	bl	3dae8 <__read_chk@plt+0x37664>
   18600:	andeq	r8, sl, r0, ror #14
   18604:	andeq	r0, r0, r8, asr #11
   18608:	muleq	r0, ip, r6
   1860c:	andeq	r0, r0, r4, ror r6
   18610:	andeq	fp, r6, r0, lsr #32
   18614:	andeq	fp, r6, r0, lsr #32
   18618:	andeq	r0, r0, r0, lsr #12
   1861c:	andeq	sl, r6, ip, lsr #29
   18620:	andeq	sl, r6, ip, asr #27
   18624:	andeq	r9, sl, ip, lsl #6
   18628:	andeq	sl, r6, ip, ror lr
   1862c:	andeq	sl, r6, r4, lsr #29
   18630:	strdeq	sl, [r6], -r8
   18634:	andeq	r0, r0, ip, lsr #12
   18638:	strdeq	r9, [sl], -r0
   1863c:			; <UNDEFINED> instruction: 0x0006aeb0
   18640:	andeq	sl, r6, r8, ror #23
   18644:	andeq	sl, r6, r0, lsr #27
   18648:	andeq	sl, r6, r0, ror ip
   1864c:	strdeq	sl, [r6], -r8
   18650:	andeq	sl, r6, ip, lsr sp
   18654:			; <UNDEFINED> instruction: 0x0006adb4
   18658:	andeq	sl, r6, r0, lsr #25
   1865c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18660:	subs	ip, r1, #0
   18664:	ldr	r4, [pc, #324]	; 187b0 <__read_chk@plt+0x1232c>
   18668:	sub	sp, sp, #1040	; 0x410
   1866c:	ldr	r1, [pc, #320]	; 187b4 <__read_chk@plt+0x12330>
   18670:	mov	r6, r3
   18674:	add	r4, pc, r4
   18678:	sub	sp, sp, #8
   1867c:	mov	r9, r0
   18680:	mov	r8, r2
   18684:	ldr	r5, [r4, r1]
   18688:	ldr	r7, [sp, #1080]	; 0x438
   1868c:	ldr	r3, [r5]
   18690:	str	r3, [sp, #1044]	; 0x414
   18694:	beq	18728 <__read_chk@plt+0x122a4>
   18698:	ldrh	r3, [ip]
   1869c:	add	r3, r3, #1
   186a0:	cmp	r3, #11
   186a4:	movhi	r1, #16
   186a8:	bls	1872c <__read_chk@plt+0x122a8>
   186ac:	cmp	r7, #0
   186b0:	beq	186d8 <__read_chk@plt+0x12254>
   186b4:	ldr	r3, [pc, #252]	; 187b8 <__read_chk@plt+0x12334>
   186b8:	ldr	r3, [r4, r3]
   186bc:	ldr	r3, [r3, #192]	; 0xc0
   186c0:	cmp	r3, #0
   186c4:	beq	18754 <__read_chk@plt+0x122d0>
   186c8:	ldr	r0, [pc, #236]	; 187bc <__read_chk@plt+0x12338>
   186cc:	add	r0, pc, r0
   186d0:	bl	49400 <__read_chk@plt+0x42f7c>
   186d4:	str	r0, [r7]
   186d8:	cmp	r6, #0
   186dc:	beq	1870c <__read_chk@plt+0x12288>
   186e0:	ldr	r3, [pc, #208]	; 187b8 <__read_chk@plt+0x12334>
   186e4:	ldr	r3, [r4, r3]
   186e8:	ldr	r0, [r3, #188]	; 0xbc
   186ec:	cmp	r0, #0
   186f0:	beq	18740 <__read_chk@plt+0x122bc>
   186f4:	bl	49400 <__read_chk@plt+0x42f7c>
   186f8:	mov	r1, r0
   186fc:	str	r0, [r6]
   18700:	ldr	r0, [pc, #184]	; 187c0 <__read_chk@plt+0x1233c>
   18704:	add	r0, pc, r0
   18708:	bl	401e0 <__read_chk@plt+0x39d5c>
   1870c:	ldr	r2, [sp, #1044]	; 0x414
   18710:	ldr	r3, [r5]
   18714:	cmp	r2, r3
   18718:	bne	18794 <__read_chk@plt+0x12310>
   1871c:	add	sp, sp, #1040	; 0x410
   18720:	add	sp, sp, #8
   18724:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18728:	mov	r3, ip
   1872c:	ldr	r2, [pc, #144]	; 187c4 <__read_chk@plt+0x12340>
   18730:	add	r2, pc, r2
   18734:	add	r3, r2, r3, lsl #2
   18738:	ldr	r1, [r3, #40]	; 0x28
   1873c:	b	186ac <__read_chk@plt+0x12228>
   18740:	mov	r0, r9
   18744:	mov	r1, r8
   18748:	bl	4cadc <__read_chk@plt+0x46658>
   1874c:	str	r0, [r6]
   18750:	b	1870c <__read_chk@plt+0x12288>
   18754:	add	sl, sp, #16
   18758:	str	r3, [sp]
   1875c:	str	r3, [sp, #4]
   18760:	mov	r0, ip
   18764:	mov	r2, sl
   18768:	mov	ip, #1
   1876c:	movw	r3, #1025	; 0x401
   18770:	str	ip, [sp, #8]
   18774:	bl	5e6c <getnameinfo@plt>
   18778:	cmp	r0, #0
   1877c:	bne	18798 <__read_chk@plt+0x12314>
   18780:	mov	r0, sl
   18784:	mov	r1, r8
   18788:	bl	4cadc <__read_chk@plt+0x46658>
   1878c:	str	r0, [r7]
   18790:	b	186d8 <__read_chk@plt+0x12254>
   18794:	bl	5d64 <__stack_chk_fail@plt>
   18798:	ldr	r1, [pc, #40]	; 187c8 <__read_chk@plt+0x12344>
   1879c:	ldr	r0, [pc, #40]	; 187cc <__read_chk@plt+0x12348>
   187a0:	add	r1, pc, r1
   187a4:	add	r0, pc, r0
   187a8:	add	r1, r1, #88	; 0x58
   187ac:	bl	3dae8 <__read_chk@plt+0x37664>
   187b0:	andeq	r8, sl, r8, lsl #5
   187b4:	andeq	r0, r0, r8, asr #11
   187b8:	andeq	r0, r0, r4, ror r6
   187bc:	andeq	sl, r6, ip, ror #26
   187c0:	andeq	sl, r6, r4, asr sp
   187c4:	andeq	sl, r6, ip, lsl #9
   187c8:	andeq	sl, r6, ip, lsl r4
   187cc:	andeq	sl, r6, r8, asr r5
   187d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187d4:	sub	sp, sp, #4224	; 0x1080
   187d8:	ldr	r6, [pc, #3932]	; 1973c <__read_chk@plt+0x132b8>
   187dc:	sub	sp, sp, #44	; 0x2c
   187e0:	ldr	r4, [pc, #3928]	; 19740 <__read_chk@plt+0x132bc>
   187e4:	movw	lr, #61416	; 0xefe8
   187e8:	add	r6, pc, r6
   187ec:	str	r1, [sp, #64]	; 0x40
   187f0:	ldrh	ip, [r1]
   187f4:	movw	r1, #61420	; 0xefec
   187f8:	ldr	r4, [r6, r4]
   187fc:	movt	r1, #65535	; 0xffff
   18800:	str	r0, [sp, #76]	; 0x4c
   18804:	add	r0, sp, #4224	; 0x1080
   18808:	add	r0, r0, #40	; 0x28
   1880c:	str	r2, [sp, #84]	; 0x54
   18810:	ldr	r2, [r4]
   18814:	movt	lr, #65535	; 0xffff
   18818:	mov	sl, r3
   1881c:	cmp	ip, #2
   18820:	mov	r3, #0
   18824:	str	r3, [r0, r1]
   18828:	add	r1, sp, #8192	; 0x2000
   1882c:	str	r4, [sp, #88]	; 0x58
   18830:	str	r3, [r0, lr]
   18834:	str	r2, [r1, #-3932]	; 0xfffff0a4
   18838:	ldr	fp, [r1, #-3880]	; 0xfffff0d8
   1883c:	beq	1887c <__read_chk@plt+0x123f8>
   18840:	cmp	ip, #10
   18844:	bne	18864 <__read_chk@plt+0x123e0>
   18848:	ldr	ip, [sp, #64]	; 0x40
   1884c:	ldr	r3, [ip, #8]
   18850:	cmp	r3, #0
   18854:	bne	18864 <__read_chk@plt+0x123e0>
   18858:	ldr	r3, [ip, #12]
   1885c:	cmp	r3, #0
   18860:	beq	19328 <__read_chk@plt+0x12ea4>
   18864:	mov	r0, sl
   18868:	bl	27ae8 <__read_chk@plt+0x21664>
   1886c:	ldr	r3, [pc, #3792]	; 19744 <__read_chk@plt+0x132c0>
   18870:	ldr	r8, [r6, r3]
   18874:	mov	r4, r0
   18878:	b	18aac <__read_chk@plt+0x12628>
   1887c:	ldr	ip, [sp, #64]	; 0x40
   18880:	mov	r0, sl
   18884:	ldr	r5, [ip, #4]
   18888:	rev	r5, r5
   1888c:	lsr	r5, r5, #24
   18890:	subs	r1, r5, #127	; 0x7f
   18894:	rsbs	r5, r1, #0
   18898:	adcs	r5, r5, r1
   1889c:	bl	27ae8 <__read_chk@plt+0x21664>
   188a0:	ldr	r3, [pc, #3740]	; 19744 <__read_chk@plt+0x132c0>
   188a4:	ldr	r8, [r6, r3]
   188a8:	ldr	r3, [r8, #2948]	; 0xb84
   188ac:	cmp	r3, #1
   188b0:	mov	r4, r0
   188b4:	beq	18aa4 <__read_chk@plt+0x12620>
   188b8:	add	r2, sp, #144	; 0x90
   188bc:	add	r3, sp, #148	; 0x94
   188c0:	str	r2, [sp]
   188c4:	add	ip, sp, #168	; 0xa8
   188c8:	ldr	r0, [sp, #76]	; 0x4c
   188cc:	ldr	r1, [sp, #64]	; 0x40
   188d0:	ldr	r2, [sp, #84]	; 0x54
   188d4:	str	ip, [sp, #52]	; 0x34
   188d8:	bl	1865c <__read_chk@plt+0x121d8>
   188dc:	ldr	r3, [r8, #108]	; 0x6c
   188e0:	cmp	r3, #0
   188e4:	beq	1891c <__read_chk@plt+0x12498>
   188e8:	cmp	r5, #0
   188ec:	bne	18914 <__read_chk@plt+0x12490>
   188f0:	add	lr, sp, #4224	; 0x1080
   188f4:	movw	r3, #61416	; 0xefe8
   188f8:	add	lr, lr, #40	; 0x28
   188fc:	movt	r3, #65535	; 0xffff
   18900:	ldr	r0, [sp, #76]	; 0x4c
   18904:	ldr	r1, [lr, r3]
   18908:	bl	61d8 <strcmp@plt>
   1890c:	cmp	r0, #0
   18910:	bne	193b8 <__read_chk@plt+0x12f34>
   18914:	mov	r3, #0
   18918:	str	r3, [r8, #108]	; 0x6c
   1891c:	bl	3e72c <__read_chk@plt+0x382a8>
   18920:	mov	r9, r0
   18924:	add	r0, sp, #8192	; 0x2000
   18928:	ldr	r0, [r0, #-3884]	; 0xfffff0d4
   1892c:	cmp	r0, #0
   18930:	beq	18980 <__read_chk@plt+0x124fc>
   18934:	add	r7, r8, #336	; 0x150
   18938:	movw	r5, #61420	; 0xefec
   1893c:	add	r1, sp, #8192	; 0x2000
   18940:	movt	r5, #65535	; 0xffff
   18944:	str	r4, [sp, #40]	; 0x28
   18948:	mov	r4, r7
   1894c:	mov	r7, r5
   18950:	ldr	r5, [r1, #-3884]	; 0xfffff0d4
   18954:	mov	r6, #0
   18958:	add	r2, sp, #4224	; 0x1080
   1895c:	add	r6, r6, #1
   18960:	add	r2, r2, #40	; 0x28
   18964:	mov	r0, r9
   18968:	ldr	r1, [r2, r7]
   1896c:	ldr	r2, [r4, #4]!
   18970:	bl	3f1b8 <__read_chk@plt+0x38d34>
   18974:	cmp	r6, r5
   18978:	bne	18958 <__read_chk@plt+0x124d4>
   1897c:	ldr	r4, [sp, #40]	; 0x28
   18980:	cmp	fp, #0
   18984:	addne	r7, r8, #204	; 0xcc
   18988:	movwne	r5, #61420	; 0xefec
   1898c:	movne	r6, #0
   18990:	movtne	r5, #65535	; 0xffff
   18994:	beq	189bc <__read_chk@plt+0x12538>
   18998:	add	lr, sp, #4224	; 0x1080
   1899c:	add	r6, r6, #1
   189a0:	add	lr, lr, #40	; 0x28
   189a4:	mov	r0, r9
   189a8:	ldr	r2, [r7, #4]!
   189ac:	ldr	r1, [lr, r5]
   189b0:	bl	3f1b8 <__read_chk@plt+0x38d34>
   189b4:	cmp	r6, fp
   189b8:	bne	18998 <__read_chk@plt+0x12514>
   189bc:	cmp	r4, #0
   189c0:	beq	19188 <__read_chk@plt+0x12d04>
   189c4:	mov	ip, #0
   189c8:	str	ip, [sp, #44]	; 0x2c
   189cc:	str	ip, [sp, #68]	; 0x44
   189d0:	ldr	ip, [pc, #3440]	; 19748 <__read_chk@plt+0x132c4>
   189d4:	str	r9, [sp, #40]	; 0x28
   189d8:	add	ip, pc, ip
   189dc:	str	ip, [sp, #72]	; 0x48
   189e0:	mov	ip, #0
   189e4:	str	ip, [sp, #60]	; 0x3c
   189e8:	ldr	ip, [pc, #3420]	; 1974c <__read_chk@plt+0x132c8>
   189ec:	str	fp, [sp, #124]	; 0x7c
   189f0:	add	ip, pc, ip
   189f4:	str	ip, [sp, #80]	; 0x50
   189f8:	add	ip, sp, #152	; 0x98
   189fc:	str	ip, [sp, #48]	; 0x30
   18a00:	ldr	ip, [pc, #3400]	; 19750 <__read_chk@plt+0x132cc>
   18a04:	add	ip, pc, ip
   18a08:	str	ip, [sp, #100]	; 0x64
   18a0c:	mov	ip, #0
   18a10:	str	ip, [sp, #92]	; 0x5c
   18a14:	ldr	ip, [pc, #3384]	; 19754 <__read_chk@plt+0x132d0>
   18a18:	add	ip, pc, ip
   18a1c:	str	ip, [sp, #104]	; 0x68
   18a20:	mov	ip, #0
   18a24:	str	ip, [sp, #96]	; 0x60
   18a28:	ldr	ip, [pc, #3368]	; 19758 <__read_chk@plt+0x132d4>
   18a2c:	add	ip, pc, ip
   18a30:	str	ip, [sp, #120]	; 0x78
   18a34:	mov	ip, #0
   18a38:	str	ip, [sp, #56]	; 0x38
   18a3c:	mov	r0, sl
   18a40:	bl	27ae8 <__read_chk@plt+0x21664>
   18a44:	mov	r6, r0
   18a48:	mov	r0, sl
   18a4c:	bl	2751c <__read_chk@plt+0x21098>
   18a50:	mov	r1, sl
   18a54:	add	r2, sp, #152	; 0x98
   18a58:	mov	r9, r0
   18a5c:	ldr	r0, [sp, #40]	; 0x28
   18a60:	bl	3e7d4 <__read_chk@plt+0x38350>
   18a64:	ldr	r3, [sp, #44]	; 0x2c
   18a68:	cmp	r6, #0
   18a6c:	movne	r3, #0
   18a70:	andeq	r3, r3, #1
   18a74:	cmp	r3, #0
   18a78:	mov	r4, r0
   18a7c:	moveq	fp, r0
   18a80:	bne	18ea4 <__read_chk@plt+0x12a20>
   18a84:	cmp	r4, #4
   18a88:	addls	pc, pc, r4, lsl #2
   18a8c:	b	1910c <__read_chk@plt+0x12c88>
   18a90:	b	18ca4 <__read_chk@plt+0x12820>
   18a94:	b	18c10 <__read_chk@plt+0x1278c>
   18a98:	b	18e44 <__read_chk@plt+0x129c0>
   18a9c:	b	18aec <__read_chk@plt+0x12668>
   18aa0:	b	18ae0 <__read_chk@plt+0x1265c>
   18aa4:	cmp	r5, #0
   18aa8:	bne	19360 <__read_chk@plt+0x12edc>
   18aac:	add	r2, sp, #144	; 0x90
   18ab0:	add	r3, sp, #148	; 0x94
   18ab4:	str	r2, [sp]
   18ab8:	add	ip, sp, #168	; 0xa8
   18abc:	ldr	r0, [sp, #76]	; 0x4c
   18ac0:	ldr	r1, [sp, #64]	; 0x40
   18ac4:	ldr	r2, [sp, #84]	; 0x54
   18ac8:	str	ip, [sp, #52]	; 0x34
   18acc:	bl	1865c <__read_chk@plt+0x121d8>
   18ad0:	ldr	r3, [r8, #108]	; 0x6c
   18ad4:	cmp	r3, #0
   18ad8:	bne	188f0 <__read_chk@plt+0x1246c>
   18adc:	b	1891c <__read_chk@plt+0x12498>
   18ae0:	ldr	r0, [pc, #3188]	; 1975c <__read_chk@plt+0x132d8>
   18ae4:	add	r0, pc, r0
   18ae8:	bl	3dae8 <__read_chk@plt+0x37664>
   18aec:	ldr	r5, [pc, #3180]	; 19760 <__read_chk@plt+0x132dc>
   18af0:	movw	r7, #61420	; 0xefec
   18af4:	movt	r7, #65535	; 0xffff
   18af8:	add	r5, pc, r5
   18afc:	mov	r0, r5
   18b00:	bl	4005c <__read_chk@plt+0x39bd8>
   18b04:	ldr	r0, [pc, #3160]	; 19764 <__read_chk@plt+0x132e0>
   18b08:	add	r0, pc, r0
   18b0c:	bl	4005c <__read_chk@plt+0x39bd8>
   18b10:	mov	r0, r5
   18b14:	bl	4005c <__read_chk@plt+0x39bd8>
   18b18:	add	lr, sp, #4224	; 0x1080
   18b1c:	add	lr, lr, #40	; 0x28
   18b20:	ldr	r0, [pc, #3136]	; 19768 <__read_chk@plt+0x132e4>
   18b24:	mov	r1, r9
   18b28:	ldr	r2, [lr, r7]
   18b2c:	add	r0, pc, r0
   18b30:	bl	4005c <__read_chk@plt+0x39bd8>
   18b34:	ldr	r0, [pc, #3120]	; 1976c <__read_chk@plt+0x132e8>
   18b38:	add	r0, pc, r0
   18b3c:	bl	4005c <__read_chk@plt+0x39bd8>
   18b40:	ldr	r0, [pc, #3112]	; 19770 <__read_chk@plt+0x132ec>
   18b44:	add	r0, pc, r0
   18b48:	bl	4005c <__read_chk@plt+0x39bd8>
   18b4c:	ldr	r3, [r8, #112]	; 0x70
   18b50:	cmp	r3, #0
   18b54:	beq	1905c <__read_chk@plt+0x12bd8>
   18b58:	add	r0, sp, #4224	; 0x1080
   18b5c:	mov	ip, r9
   18b60:	add	r0, r0, #40	; 0x28
   18b64:	mov	r1, ip
   18b68:	ldr	r9, [sp, #40]	; 0x28
   18b6c:	ldr	r2, [r0, r7]
   18b70:	ldr	r0, [pc, #3068]	; 19774 <__read_chk@plt+0x132f0>
   18b74:	add	r0, pc, r0
   18b78:	bl	4005c <__read_chk@plt+0x39bd8>
   18b7c:	ldr	ip, [sp, #56]	; 0x38
   18b80:	cmp	ip, #0
   18b84:	beq	18b90 <__read_chk@plt+0x1270c>
   18b88:	mov	r0, ip
   18b8c:	bl	27e40 <__read_chk@plt+0x219bc>
   18b90:	add	lr, sp, #4224	; 0x1080
   18b94:	movw	r3, #61416	; 0xefe8
   18b98:	add	lr, lr, #40	; 0x28
   18b9c:	movt	r3, #65535	; 0xffff
   18ba0:	ldr	r0, [lr, r3]
   18ba4:	bl	55a8 <free@plt>
   18ba8:	add	r1, sp, #4224	; 0x1080
   18bac:	add	r1, r1, #40	; 0x28
   18bb0:	movw	r3, #61420	; 0xefec
   18bb4:	movt	r3, #65535	; 0xffff
   18bb8:	ldr	r0, [r1, r3]
   18bbc:	bl	55a8 <free@plt>
   18bc0:	cmp	r9, #0
   18bc4:	beq	18bd0 <__read_chk@plt+0x1274c>
   18bc8:	mov	r0, r9
   18bcc:	bl	3e748 <__read_chk@plt+0x382c4>
   18bd0:	ldr	ip, [sp, #44]	; 0x2c
   18bd4:	cmp	ip, #0
   18bd8:	mvneq	r0, #0
   18bdc:	beq	18bec <__read_chk@plt+0x12768>
   18be0:	ldr	r0, [sp, #68]	; 0x44
   18be4:	bl	3e748 <__read_chk@plt+0x382c4>
   18be8:	mvn	r0, #0
   18bec:	ldr	ip, [sp, #88]	; 0x58
   18bf0:	add	r1, sp, #8192	; 0x2000
   18bf4:	ldr	r2, [r1, #-3932]	; 0xfffff0a4
   18bf8:	ldr	r3, [ip]
   18bfc:	cmp	r2, r3
   18c00:	bne	19e38 <__read_chk@plt+0x139b4>
   18c04:	add	sp, sp, #4224	; 0x1080
   18c08:	add	sp, sp, #44	; 0x2c
   18c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c10:	ldr	r5, [r8, #188]	; 0xbc
   18c14:	cmp	r5, #0
   18c18:	beq	19448 <__read_chk@plt+0x12fc4>
   18c1c:	add	lr, sp, #8192	; 0x2000
   18c20:	ldr	lr, [lr, #-3888]	; 0xfffff0d0
   18c24:	orrs	ip, r6, lr
   18c28:	bne	18e30 <__read_chk@plt+0x129ac>
   18c2c:	ldr	r3, [r8, #112]	; 0x70
   18c30:	cmp	r3, #1
   18c34:	beq	19584 <__read_chk@plt+0x13100>
   18c38:	cmp	r3, #2
   18c3c:	beq	196ac <__read_chk@plt+0x13228>
   18c40:	ldr	r3, [r8, #108]	; 0x6c
   18c44:	cmp	r3, #0
   18c48:	beq	18c54 <__read_chk@plt+0x127d0>
   18c4c:	cmp	fp, #1
   18c50:	beq	195dc <__read_chk@plt+0x13158>
   18c54:	add	r3, sp, #4224	; 0x1080
   18c58:	movw	r5, #61420	; 0xefec
   18c5c:	add	r3, r3, #40	; 0x28
   18c60:	movt	r5, #65535	; 0xffff
   18c64:	ldr	r0, [r8, #340]	; 0x154
   18c68:	mov	r2, sl
   18c6c:	ldr	r1, [r3, r5]
   18c70:	ldr	r3, [r8, #4008]	; 0xfa8
   18c74:	bl	3e824 <__read_chk@plt+0x383a0>
   18c78:	add	ip, sp, #4224	; 0x1080
   18c7c:	add	ip, ip, #40	; 0x28
   18c80:	ldr	r1, [ip, r5]
   18c84:	cmp	r0, #0
   18c88:	beq	193a0 <__read_chk@plt+0x12f1c>
   18c8c:	ldr	r0, [pc, #2788]	; 19778 <__read_chk@plt+0x132f4>
   18c90:	mov	r2, r9
   18c94:	add	r0, pc, r0
   18c98:	bl	40110 <__read_chk@plt+0x39c8c>
   18c9c:	ldr	r3, [r8, #108]	; 0x6c
   18ca0:	b	18d68 <__read_chk@plt+0x128e4>
   18ca4:	add	lr, sp, #4224	; 0x1080
   18ca8:	movw	r3, #61420	; 0xefec
   18cac:	add	lr, lr, #40	; 0x28
   18cb0:	movt	r3, #65535	; 0xffff
   18cb4:	cmp	r6, #0
   18cb8:	ldr	r1, [lr, r3]
   18cbc:	beq	192e0 <__read_chk@plt+0x12e5c>
   18cc0:	ldr	r0, [pc, #2740]	; 1977c <__read_chk@plt+0x132f8>
   18cc4:	mov	r2, r9
   18cc8:	ldr	r3, [pc, #2736]	; 19780 <__read_chk@plt+0x132fc>
   18ccc:	add	r0, pc, r0
   18cd0:	add	r3, pc, r3
   18cd4:	bl	401e0 <__read_chk@plt+0x39d5c>
   18cd8:	add	lr, sp, #4224	; 0x1080
   18cdc:	add	lr, lr, #40	; 0x28
   18ce0:	movw	r3, #61424	; 0xeff0
   18ce4:	movt	r3, #65535	; 0xffff
   18ce8:	ldr	r0, [pc, #2708]	; 19784 <__read_chk@plt+0x13300>
   18cec:	ldr	r1, [pc, #2708]	; 19788 <__read_chk@plt+0x13304>
   18cf0:	ldr	r3, [lr, r3]
   18cf4:	add	r0, pc, r0
   18cf8:	add	r1, pc, r1
   18cfc:	ldmib	r3, {r2, r3}
   18d00:	bl	401e0 <__read_chk@plt+0x39d5c>
   18d04:	ldr	ip, [sp, #52]	; 0x34
   18d08:	mov	r0, sl
   18d0c:	mov	r1, #1
   18d10:	sub	r3, ip, #8
   18d14:	mov	r2, #0
   18d18:	str	r3, [sp]
   18d1c:	ldr	r3, [sp, #76]	; 0x4c
   18d20:	bl	4aac8 <__read_chk@plt+0x44644>
   18d24:	cmp	r0, #0
   18d28:	bne	19560 <__read_chk@plt+0x130dc>
   18d2c:	ldr	r3, [sl, #32]
   18d30:	ldr	r0, [r3, #48]	; 0x30
   18d34:	bl	265d8 <__read_chk@plt+0x20154>
   18d38:	cmp	r0, #0
   18d3c:	bne	193c8 <__read_chk@plt+0x12f44>
   18d40:	ldr	r3, [r8, #108]	; 0x6c
   18d44:	cmp	r3, #0
   18d48:	beq	18d54 <__read_chk@plt+0x128d0>
   18d4c:	cmp	fp, #1
   18d50:	beq	194f8 <__read_chk@plt+0x13074>
   18d54:	ldr	r2, [r8, #4032]	; 0xfc0
   18d58:	cmp	r2, #0
   18d5c:	moveq	ip, #1
   18d60:	streq	ip, [sp, #60]	; 0x3c
   18d64:	bne	193dc <__read_chk@plt+0x12f58>
   18d68:	cmp	r3, #0
   18d6c:	beq	19264 <__read_chk@plt+0x12de0>
   18d70:	subs	r2, fp, #2
   18d74:	rsbs	r3, r2, #0
   18d78:	adcs	r3, r3, r2
   18d7c:	cmp	r4, #2
   18d80:	moveq	r3, #0
   18d84:	cmp	r3, #0
   18d88:	beq	19264 <__read_chk@plt+0x12de0>
   18d8c:	add	r0, sp, #4224	; 0x1080
   18d90:	movw	r1, #61420	; 0xefec
   18d94:	add	r0, r0, #40	; 0x28
   18d98:	movt	r1, #65535	; 0xffff
   18d9c:	movw	r2, #61416	; 0xefe8
   18da0:	movw	r3, #61428	; 0xeff4
   18da4:	movt	r2, #65535	; 0xffff
   18da8:	movt	r3, #65535	; 0xffff
   18dac:	ldr	lr, [r0, r1]
   18db0:	add	r7, sp, #1184	; 0x4a0
   18db4:	ldr	ip, [r0, r3]
   18db8:	add	r7, r7, #8
   18dbc:	ldr	r2, [r0, r2]
   18dc0:	sub	r7, r7, #4
   18dc4:	ldr	r3, [sp, #72]	; 0x48
   18dc8:	mov	r1, #1024	; 0x400
   18dcc:	str	lr, [sp, #8]
   18dd0:	mov	r0, r7
   18dd4:	str	r2, [sp, #12]
   18dd8:	mov	r2, #1
   18ddc:	stm	sp, {r3, r9}
   18de0:	mov	r3, r1
   18de4:	ldr	lr, [ip, #4]
   18de8:	str	lr, [sp, #16]
   18dec:	ldr	ip, [ip, #8]
   18df0:	str	ip, [sp, #20]
   18df4:	bl	60b8 <__snprintf_chk@plt>
   18df8:	cmp	r4, #0
   18dfc:	beq	19114 <__read_chk@plt+0x12c90>
   18e00:	ldr	r3, [r8, #112]	; 0x70
   18e04:	cmp	r3, #1
   18e08:	beq	19170 <__read_chk@plt+0x12cec>
   18e0c:	cmp	r3, #2
   18e10:	bne	19c20 <__read_chk@plt+0x1379c>
   18e14:	mov	r0, r7
   18e18:	ldr	r1, [sp, #80]	; 0x50
   18e1c:	mov	r2, #1024	; 0x400
   18e20:	bl	7ad44 <__read_chk@plt+0x748c0>
   18e24:	ldr	r3, [r8, #104]	; 0x68
   18e28:	cmp	r3, #0
   18e2c:	beq	19254 <__read_chk@plt+0x12dd0>
   18e30:	cmp	r4, #3
   18e34:	cmpne	r6, #0
   18e38:	bne	18e78 <__read_chk@plt+0x129f4>
   18e3c:	ldr	r9, [sp, #40]	; 0x28
   18e40:	b	18b7c <__read_chk@plt+0x126f8>
   18e44:	cmp	r6, #0
   18e48:	beq	18ed4 <__read_chk@plt+0x12a50>
   18e4c:	add	r1, sp, #4224	; 0x1080
   18e50:	movw	r3, #61424	; 0xeff0
   18e54:	add	r1, r1, #40	; 0x28
   18e58:	movt	r3, #65535	; 0xffff
   18e5c:	ldr	r0, [pc, #2344]	; 1978c <__read_chk@plt+0x13308>
   18e60:	ldr	r3, [r1, r3]
   18e64:	ldr	r1, [pc, #2340]	; 19790 <__read_chk@plt+0x1330c>
   18e68:	add	r0, pc, r0
   18e6c:	add	r1, pc, r1
   18e70:	ldmib	r3, {r2, r3}
   18e74:	bl	401e0 <__read_chk@plt+0x39d5c>
   18e78:	ldr	r0, [pc, #2324]	; 19794 <__read_chk@plt+0x13310>
   18e7c:	add	r0, pc, r0
   18e80:	bl	401e0 <__read_chk@plt+0x39d5c>
   18e84:	mov	r0, sl
   18e88:	bl	4a540 <__read_chk@plt+0x440bc>
   18e8c:	mov	sl, r0
   18e90:	bl	4aa0c <__read_chk@plt+0x44588>
   18e94:	cmp	r0, #0
   18e98:	bne	19e2c <__read_chk@plt+0x139a8>
   18e9c:	str	sl, [sp, #56]	; 0x38
   18ea0:	b	18a3c <__read_chk@plt+0x125b8>
   18ea4:	ldr	ip, [sp, #52]	; 0x34
   18ea8:	mov	r1, sl
   18eac:	ldr	r0, [sp, #68]	; 0x44
   18eb0:	sub	r2, ip, #12
   18eb4:	bl	3e7d4 <__read_chk@plt+0x38350>
   18eb8:	cmp	r4, #2
   18ebc:	mov	fp, r0
   18ec0:	bne	18a84 <__read_chk@plt+0x12600>
   18ec4:	cmp	r0, #2
   18ec8:	movne	ip, #1
   18ecc:	strne	ip, [sp, #92]	; 0x5c
   18ed0:	beq	194b0 <__read_chk@plt+0x1302c>
   18ed4:	add	r2, sp, #8192	; 0x2000
   18ed8:	ldr	r2, [r2, #-3888]	; 0xfffff0d0
   18edc:	cmp	r2, #2
   18ee0:	beq	18e3c <__read_chk@plt+0x129b8>
   18ee4:	ldr	r3, [r8, #108]	; 0x6c
   18ee8:	cmp	r3, #0
   18eec:	beq	18fcc <__read_chk@plt+0x12b48>
   18ef0:	ldr	ip, [sp, #92]	; 0x5c
   18ef4:	cmp	ip, #0
   18ef8:	beq	18fcc <__read_chk@plt+0x12b48>
   18efc:	cmp	fp, #1
   18f00:	beq	19cec <__read_chk@plt+0x13868>
   18f04:	ldr	r5, [pc, #2188]	; 19798 <__read_chk@plt+0x13314>
   18f08:	cmp	fp, #0
   18f0c:	add	r5, pc, r5
   18f10:	ldrne	r5, [pc, #2180]	; 1979c <__read_chk@plt+0x13318>
   18f14:	addne	r5, pc, r5
   18f18:	ldr	r7, [pc, #2176]	; 197a0 <__read_chk@plt+0x1331c>
   18f1c:	add	r7, pc, r7
   18f20:	mov	r0, r7
   18f24:	bl	4005c <__read_chk@plt+0x39bd8>
   18f28:	ldr	r0, [pc, #2164]	; 197a4 <__read_chk@plt+0x13320>
   18f2c:	add	r0, pc, r0
   18f30:	bl	4005c <__read_chk@plt+0x39bd8>
   18f34:	mov	r0, r7
   18f38:	bl	4005c <__read_chk@plt+0x39bd8>
   18f3c:	add	ip, sp, #4224	; 0x1080
   18f40:	add	ip, ip, #40	; 0x28
   18f44:	movw	r3, #61420	; 0xefec
   18f48:	ldr	r0, [pc, #2136]	; 197a8 <__read_chk@plt+0x13324>
   18f4c:	movt	r3, #65535	; 0xffff
   18f50:	mov	r1, r9
   18f54:	ldr	r2, [ip, r3]
   18f58:	add	r0, pc, r0
   18f5c:	bl	4005c <__read_chk@plt+0x39bd8>
   18f60:	add	lr, sp, #4224	; 0x1080
   18f64:	add	lr, lr, #40	; 0x28
   18f68:	movw	r3, #61416	; 0xefe8
   18f6c:	ldr	r0, [pc, #2104]	; 197ac <__read_chk@plt+0x13328>
   18f70:	movt	r3, #65535	; 0xffff
   18f74:	add	r0, pc, r0
   18f78:	ldr	r1, [lr, r3]
   18f7c:	bl	4005c <__read_chk@plt+0x39bd8>
   18f80:	ldr	r0, [pc, #2088]	; 197b0 <__read_chk@plt+0x1332c>
   18f84:	mov	r1, r5
   18f88:	add	r0, pc, r0
   18f8c:	bl	4005c <__read_chk@plt+0x39bd8>
   18f90:	ldr	r0, [pc, #2076]	; 197b4 <__read_chk@plt+0x13330>
   18f94:	add	r0, pc, r0
   18f98:	bl	4005c <__read_chk@plt+0x39bd8>
   18f9c:	ldr	r0, [pc, #2068]	; 197b8 <__read_chk@plt+0x13334>
   18fa0:	add	r0, pc, r0
   18fa4:	bl	4005c <__read_chk@plt+0x39bd8>
   18fa8:	add	r1, sp, #4224	; 0x1080
   18fac:	add	r1, r1, #40	; 0x28
   18fb0:	movw	r3, #61428	; 0xeff4
   18fb4:	movt	r3, #65535	; 0xffff
   18fb8:	ldr	r0, [pc, #2044]	; 197bc <__read_chk@plt+0x13338>
   18fbc:	ldr	r3, [r1, r3]
   18fc0:	add	r0, pc, r0
   18fc4:	ldmib	r3, {r1, r2}
   18fc8:	bl	4005c <__read_chk@plt+0x39bd8>
   18fcc:	mov	r0, sl
   18fd0:	movw	r5, #61424	; 0xeff0
   18fd4:	bl	17b24 <__read_chk@plt+0x116a0>
   18fd8:	ldr	r0, [pc, #2016]	; 197c0 <__read_chk@plt+0x1333c>
   18fdc:	ldr	r1, [r8, #340]	; 0x154
   18fe0:	movt	r5, #65535	; 0xffff
   18fe4:	add	r0, pc, r0
   18fe8:	bl	4005c <__read_chk@plt+0x39bd8>
   18fec:	add	lr, sp, #4224	; 0x1080
   18ff0:	add	lr, lr, #40	; 0x28
   18ff4:	ldr	r3, [lr, r5]
   18ff8:	ldr	r0, [r3, #12]
   18ffc:	bl	2751c <__read_chk@plt+0x21098>
   19000:	mov	r1, r0
   19004:	add	r0, sp, #4224	; 0x1080
   19008:	add	r0, r0, #40	; 0x28
   1900c:	ldr	r3, [r0, r5]
   19010:	ldr	r0, [pc, #1964]	; 197c4 <__read_chk@plt+0x13340>
   19014:	ldmib	r3, {r2, r3}
   19018:	add	r0, pc, r0
   1901c:	bl	4005c <__read_chk@plt+0x39bd8>
   19020:	ldr	r3, [r8, #112]	; 0x70
   19024:	cmp	r3, #0
   19028:	beq	1905c <__read_chk@plt+0x12bd8>
   1902c:	mov	ip, r9
   19030:	movw	r3, #61420	; 0xefec
   19034:	mov	r1, ip
   19038:	add	ip, sp, #4224	; 0x1080
   1903c:	movt	r3, #65535	; 0xffff
   19040:	add	ip, ip, #40	; 0x28
   19044:	ldr	r0, [pc, #1916]	; 197c8 <__read_chk@plt+0x13344>
   19048:	ldr	r2, [ip, r3]
   1904c:	add	r0, pc, r0
   19050:	ldr	r9, [sp, #40]	; 0x28
   19054:	bl	4005c <__read_chk@plt+0x39bd8>
   19058:	b	18b7c <__read_chk@plt+0x126f8>
   1905c:	ldr	r3, [r8, #92]	; 0x5c
   19060:	cmp	r3, #0
   19064:	bne	19c7c <__read_chk@plt+0x137f8>
   19068:	ldr	r5, [r8, #96]	; 0x60
   1906c:	cmp	r5, #0
   19070:	bne	19c58 <__read_chk@plt+0x137d4>
   19074:	ldr	r3, [r8, #56]	; 0x38
   19078:	cmp	r3, #0
   1907c:	beq	19098 <__read_chk@plt+0x12c14>
   19080:	ldr	r0, [pc, #1860]	; 197cc <__read_chk@plt+0x13348>
   19084:	mov	ip, #1
   19088:	str	ip, [sp, #96]	; 0x60
   1908c:	add	r0, pc, r0
   19090:	bl	4005c <__read_chk@plt+0x39bd8>
   19094:	str	r5, [r8, #56]	; 0x38
   19098:	ldr	r3, [r8]
   1909c:	cmp	r3, #0
   190a0:	bne	19c38 <__read_chk@plt+0x137b4>
   190a4:	ldr	r3, [r8, #4]
   190a8:	cmp	r3, #0
   190ac:	bne	19ccc <__read_chk@plt+0x13848>
   190b0:	ldr	r3, [r8, #2900]	; 0xb54
   190b4:	cmp	r3, #0
   190b8:	bgt	190c8 <__read_chk@plt+0x12c44>
   190bc:	ldr	r3, [r8, #2908]	; 0xb5c
   190c0:	cmp	r3, #0
   190c4:	ble	190e8 <__read_chk@plt+0x12c64>
   190c8:	ldr	r0, [pc, #1792]	; 197d0 <__read_chk@plt+0x1334c>
   190cc:	mov	ip, #1
   190d0:	str	ip, [sp, #96]	; 0x60
   190d4:	add	r0, pc, r0
   190d8:	bl	4005c <__read_chk@plt+0x39bd8>
   190dc:	mov	r3, #0
   190e0:	str	r3, [r8, #2908]	; 0xb5c
   190e4:	str	r3, [r8, #2900]	; 0xb54
   190e8:	ldr	r3, [r8, #4012]	; 0xfac
   190ec:	cmp	r3, #0
   190f0:	bne	19c9c <__read_chk@plt+0x13818>
   190f4:	ldr	r3, [r8, #16]
   190f8:	cmp	r3, #0
   190fc:	beq	1910c <__read_chk@plt+0x12c88>
   19100:	ldr	ip, [sp, #96]	; 0x60
   19104:	cmp	ip, #0
   19108:	bne	19dc4 <__read_chk@plt+0x13940>
   1910c:	ldr	r3, [r8, #108]	; 0x6c
   19110:	b	18d68 <__read_chk@plt+0x128e4>
   19114:	mov	r0, r7
   19118:	bl	6088 <strlen@plt>
   1911c:	add	lr, sp, #4224	; 0x1080
   19120:	add	lr, lr, #40	; 0x28
   19124:	movw	r2, #61424	; 0xeff0
   19128:	movt	r2, #65535	; 0xffff
   1912c:	ldr	r3, [pc, #1696]	; 197d4 <__read_chk@plt+0x13350>
   19130:	ldr	ip, [lr, r2]
   19134:	add	r3, pc, r3
   19138:	str	r3, [sp]
   1913c:	mov	r2, #1
   19140:	mvn	r3, #0
   19144:	ldr	lr, [ip, #4]
   19148:	str	lr, [sp, #4]
   1914c:	ldr	ip, [ip, #8]
   19150:	str	ip, [sp, #8]
   19154:	mov	r1, r0
   19158:	add	r0, r7, r0
   1915c:	rsb	r1, r1, #1024	; 0x400
   19160:	bl	60b8 <__snprintf_chk@plt>
   19164:	ldr	r3, [r8, #112]	; 0x70
   19168:	cmp	r3, #1
   1916c:	bne	18e0c <__read_chk@plt+0x12988>
   19170:	ldr	r0, [sp, #100]	; 0x64
   19174:	mov	r1, r7
   19178:	bl	40110 <__read_chk@plt+0x39c8c>
   1917c:	ldr	r0, [sp, #104]	; 0x68
   19180:	bl	4005c <__read_chk@plt+0x39bd8>
   19184:	b	18e30 <__read_chk@plt+0x129ac>
   19188:	ldr	r3, [r8, #108]	; 0x6c
   1918c:	cmp	r3, #0
   19190:	streq	r4, [sp, #44]	; 0x2c
   19194:	streq	r4, [sp, #68]	; 0x44
   19198:	beq	189d0 <__read_chk@plt+0x1254c>
   1919c:	bl	3e72c <__read_chk@plt+0x382a8>
   191a0:	str	r0, [sp, #68]	; 0x44
   191a4:	add	r0, sp, #8192	; 0x2000
   191a8:	ldr	r0, [r0, #-3884]	; 0xfffff0d4
   191ac:	cmp	r0, #0
   191b0:	beq	19200 <__read_chk@plt+0x12d7c>
   191b4:	add	r6, r8, #336	; 0x150
   191b8:	movw	r5, #61416	; 0xefe8
   191bc:	add	r1, sp, #8192	; 0x2000
   191c0:	movt	r5, #65535	; 0xffff
   191c4:	str	r8, [sp, #40]	; 0x28
   191c8:	mov	r8, r6
   191cc:	ldr	r7, [sp, #68]	; 0x44
   191d0:	mov	r6, r5
   191d4:	ldr	r5, [r1, #-3884]	; 0xfffff0d4
   191d8:	add	r2, sp, #4224	; 0x1080
   191dc:	add	r4, r4, #1
   191e0:	add	r2, r2, #40	; 0x28
   191e4:	mov	r0, r7
   191e8:	ldr	r1, [r2, r6]
   191ec:	ldr	r2, [r8, #4]!
   191f0:	bl	3f1b8 <__read_chk@plt+0x38d34>
   191f4:	cmp	r4, r5
   191f8:	bne	191d8 <__read_chk@plt+0x12d54>
   191fc:	ldr	r8, [sp, #40]	; 0x28
   19200:	cmp	fp, #0
   19204:	beq	19240 <__read_chk@plt+0x12dbc>
   19208:	ldr	r7, [sp, #68]	; 0x44
   1920c:	movw	r4, #61416	; 0xefe8
   19210:	add	r6, r8, #204	; 0xcc
   19214:	movt	r4, #65535	; 0xffff
   19218:	mov	r5, #0
   1921c:	add	lr, sp, #4224	; 0x1080
   19220:	add	r5, r5, #1
   19224:	add	lr, lr, #40	; 0x28
   19228:	mov	r0, r7
   1922c:	ldr	r2, [r6, #4]!
   19230:	ldr	r1, [lr, r4]
   19234:	bl	3f1b8 <__read_chk@plt+0x38d34>
   19238:	cmp	r5, fp
   1923c:	bne	1921c <__read_chk@plt+0x12d98>
   19240:	ldr	ip, [sp, #68]	; 0x44
   19244:	adds	ip, ip, #0
   19248:	movne	ip, #1
   1924c:	str	ip, [sp, #44]	; 0x2c
   19250:	b	189d0 <__read_chk@plt+0x1254c>
   19254:	mov	r0, r7
   19258:	bl	17c14 <__read_chk@plt+0x11790>
   1925c:	cmp	r0, #0
   19260:	beq	18e30 <__read_chk@plt+0x129ac>
   19264:	ldr	r9, [sp, #40]	; 0x28
   19268:	ldr	ip, [sp, #60]	; 0x3c
   1926c:	cmp	ip, #0
   19270:	bne	19284 <__read_chk@plt+0x12e00>
   19274:	movw	r4, #4488	; 0x1188
   19278:	ldr	r3, [r8, r4]
   1927c:	cmp	r3, #0
   19280:	bne	19688 <__read_chk@plt+0x13204>
   19284:	add	lr, sp, #4224	; 0x1080
   19288:	movw	r3, #61416	; 0xefe8
   1928c:	add	lr, lr, #40	; 0x28
   19290:	movt	r3, #65535	; 0xffff
   19294:	ldr	r0, [lr, r3]
   19298:	bl	55a8 <free@plt>
   1929c:	add	r1, sp, #4224	; 0x1080
   192a0:	add	r1, r1, #40	; 0x28
   192a4:	movw	r3, #61420	; 0xefec
   192a8:	movt	r3, #65535	; 0xffff
   192ac:	ldr	r0, [r1, r3]
   192b0:	bl	55a8 <free@plt>
   192b4:	cmp	r9, #0
   192b8:	beq	192c4 <__read_chk@plt+0x12e40>
   192bc:	mov	r0, r9
   192c0:	bl	3e748 <__read_chk@plt+0x382c4>
   192c4:	ldr	ip, [sp, #44]	; 0x2c
   192c8:	cmp	ip, #0
   192cc:	beq	192d8 <__read_chk@plt+0x12e54>
   192d0:	ldr	r0, [sp, #68]	; 0x44
   192d4:	bl	3e748 <__read_chk@plt+0x382c4>
   192d8:	mov	r0, #0
   192dc:	b	18bec <__read_chk@plt+0x12768>
   192e0:	ldr	r5, [pc, #1264]	; 197d8 <__read_chk@plt+0x13354>
   192e4:	mov	r2, r9
   192e8:	ldr	r0, [pc, #1260]	; 197dc <__read_chk@plt+0x13358>
   192ec:	add	r5, pc, r5
   192f0:	add	r0, pc, r0
   192f4:	mov	r3, r5
   192f8:	bl	401e0 <__read_chk@plt+0x39d5c>
   192fc:	add	lr, sp, #4224	; 0x1080
   19300:	add	lr, lr, #40	; 0x28
   19304:	movw	r3, #61424	; 0xeff0
   19308:	movt	r3, #65535	; 0xffff
   1930c:	ldr	r0, [pc, #1228]	; 197e0 <__read_chk@plt+0x1335c>
   19310:	mov	r1, r5
   19314:	ldr	r3, [lr, r3]
   19318:	add	r0, pc, r0
   1931c:	ldmib	r3, {r2, r3}
   19320:	bl	401e0 <__read_chk@plt+0x39d5c>
   19324:	b	18d40 <__read_chk@plt+0x128bc>
   19328:	ldr	r3, [ip, #16]
   1932c:	cmp	r3, #0
   19330:	bne	18864 <__read_chk@plt+0x123e0>
   19334:	ldr	r3, [ip, #20]
   19338:	cmp	r3, #16777216	; 0x1000000
   1933c:	bne	18864 <__read_chk@plt+0x123e0>
   19340:	mov	r0, sl
   19344:	bl	27ae8 <__read_chk@plt+0x21664>
   19348:	ldr	r3, [pc, #1012]	; 19744 <__read_chk@plt+0x132c0>
   1934c:	ldr	r8, [r6, r3]
   19350:	ldr	r3, [r8, #2948]	; 0xb84
   19354:	cmp	r3, #1
   19358:	mov	r4, r0
   1935c:	bne	1936c <__read_chk@plt+0x12ee8>
   19360:	ldr	r5, [r8, #188]	; 0xbc
   19364:	cmp	r5, #0
   19368:	beq	19de8 <__read_chk@plt+0x13964>
   1936c:	add	r2, sp, #144	; 0x90
   19370:	add	r3, sp, #148	; 0x94
   19374:	str	r2, [sp]
   19378:	add	ip, sp, #168	; 0xa8
   1937c:	ldr	r0, [sp, #76]	; 0x4c
   19380:	ldr	r1, [sp, #64]	; 0x40
   19384:	ldr	r2, [sp, #84]	; 0x54
   19388:	str	ip, [sp, #52]	; 0x34
   1938c:	bl	1865c <__read_chk@plt+0x121d8>
   19390:	ldr	r3, [r8, #108]	; 0x6c
   19394:	cmp	r3, #0
   19398:	bne	18914 <__read_chk@plt+0x12490>
   1939c:	b	1891c <__read_chk@plt+0x12498>
   193a0:	ldr	r0, [pc, #1084]	; 197e4 <__read_chk@plt+0x13360>
   193a4:	ldr	r1, [r8, #340]	; 0x154
   193a8:	add	r0, pc, r0
   193ac:	bl	40110 <__read_chk@plt+0x39c8c>
   193b0:	ldr	r3, [r8, #108]	; 0x6c
   193b4:	b	18d68 <__read_chk@plt+0x128e4>
   193b8:	ldr	r3, [r8, #192]	; 0xc0
   193bc:	cmp	r3, #0
   193c0:	bne	18914 <__read_chk@plt+0x12490>
   193c4:	b	1891c <__read_chk@plt+0x12498>
   193c8:	ldr	r0, [pc, #1048]	; 197e8 <__read_chk@plt+0x13364>
   193cc:	ldr	r1, [sp, #76]	; 0x4c
   193d0:	add	r0, pc, r0
   193d4:	bl	4005c <__read_chk@plt+0x39bd8>
   193d8:	b	18e78 <__read_chk@plt+0x129f4>
   193dc:	movw	r7, #4456	; 0x1168
   193e0:	mov	r2, #0
   193e4:	ldr	r1, [r8, r7]
   193e8:	mov	r0, sl
   193ec:	bl	288a0 <__read_chk@plt+0x2241c>
   193f0:	ldr	r1, [r8, r7]
   193f4:	mov	r2, #4
   193f8:	mov	r5, r0
   193fc:	mov	r0, sl
   19400:	bl	288a0 <__read_chk@plt+0x2241c>
   19404:	cmp	r5, #0
   19408:	cmpne	r0, #0
   1940c:	mov	r7, r0
   19410:	beq	19e54 <__read_chk@plt+0x139d0>
   19414:	ldr	r0, [pc, #976]	; 197ec <__read_chk@plt+0x13368>
   19418:	mov	r1, r5
   1941c:	mov	r2, r7
   19420:	mov	ip, #1
   19424:	add	r0, pc, r0
   19428:	str	ip, [sp, #60]	; 0x3c
   1942c:	bl	40110 <__read_chk@plt+0x39c8c>
   19430:	mov	r0, r7
   19434:	bl	55a8 <free@plt>
   19438:	mov	r0, r5
   1943c:	bl	55a8 <free@plt>
   19440:	ldr	r3, [r8, #108]	; 0x6c
   19444:	b	18d68 <__read_chk@plt+0x128e4>
   19448:	ldr	ip, [sp, #84]	; 0x54
   1944c:	cmp	ip, #0
   19450:	cmpne	ip, #22
   19454:	beq	18c1c <__read_chk@plt+0x12798>
   19458:	ldr	r0, [pc, #912]	; 197f0 <__read_chk@plt+0x1336c>
   1945c:	add	r0, pc, r0
   19460:	bl	401e0 <__read_chk@plt+0x39d5c>
   19464:	add	lr, sp, #8192	; 0x2000
   19468:	ldr	ip, [sp, #124]	; 0x7c
   1946c:	mov	r3, #2
   19470:	ldr	lr, [lr, #-3884]	; 0xfffff0d4
   19474:	mov	r2, r5
   19478:	str	r3, [sp]
   1947c:	mov	r3, sl
   19480:	str	ip, [sp, #8]
   19484:	str	lr, [sp, #4]
   19488:	ldr	r0, [sp, #76]	; 0x4c
   1948c:	ldr	r1, [sp, #64]	; 0x40
   19490:	bl	187d0 <__read_chk@plt+0x1234c>
   19494:	cmp	r0, #0
   19498:	bne	18c1c <__read_chk@plt+0x12798>
   1949c:	ldr	r0, [pc, #848]	; 197f4 <__read_chk@plt+0x13370>
   194a0:	add	r0, pc, r0
   194a4:	bl	401e0 <__read_chk@plt+0x39d5c>
   194a8:	ldr	r3, [r8, #108]	; 0x6c
   194ac:	b	18d68 <__read_chk@plt+0x128e4>
   194b0:	add	lr, sp, #4224	; 0x1080
   194b4:	movw	r3, #61428	; 0xeff4
   194b8:	add	lr, lr, #40	; 0x28
   194bc:	movt	r3, #65535	; 0xffff
   194c0:	ldr	r3, [lr, r3]
   194c4:	cmp	r3, #0
   194c8:	beq	18ed4 <__read_chk@plt+0x12a50>
   194cc:	movw	r2, #61424	; 0xeff0
   194d0:	movt	r2, #65535	; 0xffff
   194d4:	ldr	r0, [r3, #12]
   194d8:	ldr	r3, [lr, r2]
   194dc:	ldr	r1, [r3, #12]
   194e0:	bl	28510 <__read_chk@plt+0x2208c>
   194e4:	ldr	ip, [sp, #92]	; 0x5c
   194e8:	cmp	r0, #0
   194ec:	moveq	ip, #1
   194f0:	str	ip, [sp, #92]	; 0x5c
   194f4:	b	18ed4 <__read_chk@plt+0x12a50>
   194f8:	add	r3, sp, #8192	; 0x2000
   194fc:	ldr	r3, [r3, #-3888]	; 0xfffff0d0
   19500:	orrs	r3, r6, r3
   19504:	bne	195ac <__read_chk@plt+0x13128>
   19508:	add	lr, sp, #4224	; 0x1080
   1950c:	movw	r5, #61416	; 0xefe8
   19510:	add	lr, lr, #40	; 0x28
   19514:	movt	r5, #65535	; 0xffff
   19518:	ldr	r0, [r8, #340]	; 0x154
   1951c:	mov	r2, sl
   19520:	ldr	r1, [lr, r5]
   19524:	ldr	r3, [r8, #4008]	; 0xfa8
   19528:	bl	3e824 <__read_chk@plt+0x383a0>
   1952c:	cmp	r0, #0
   19530:	bne	19d84 <__read_chk@plt+0x13900>
   19534:	add	r0, sp, #4224	; 0x1080
   19538:	ldr	r3, [r8, #340]	; 0x154
   1953c:	add	r0, r0, #40	; 0x28
   19540:	mov	r1, r9
   19544:	str	fp, [sp, #60]	; 0x3c
   19548:	ldr	r2, [r0, r5]
   1954c:	ldr	r0, [pc, #676]	; 197f8 <__read_chk@plt+0x13374>
   19550:	add	r0, pc, r0
   19554:	bl	40110 <__read_chk@plt+0x39c8c>
   19558:	ldr	r3, [r8, #108]	; 0x6c
   1955c:	b	18d68 <__read_chk@plt+0x128e4>
   19560:	add	r2, sp, #4224	; 0x1080
   19564:	movw	r3, #61432	; 0xeff8
   19568:	add	r2, r2, #40	; 0x28
   1956c:	movt	r3, #65535	; 0xffff
   19570:	ldr	r0, [pc, #644]	; 197fc <__read_chk@plt+0x13378>
   19574:	ldr	r1, [r2, r3]
   19578:	add	r0, pc, r0
   1957c:	bl	4005c <__read_chk@plt+0x39bd8>
   19580:	b	18e78 <__read_chk@plt+0x129f4>
   19584:	add	ip, sp, #4224	; 0x1080
   19588:	movw	r3, #61420	; 0xefec
   1958c:	add	ip, ip, #40	; 0x28
   19590:	movt	r3, #65535	; 0xffff
   19594:	ldr	r0, [pc, #612]	; 19800 <__read_chk@plt+0x1337c>
   19598:	mov	r1, r9
   1959c:	ldr	r2, [ip, r3]
   195a0:	add	r0, pc, r0
   195a4:	bl	4005c <__read_chk@plt+0x39bd8>
   195a8:	b	18e30 <__read_chk@plt+0x129ac>
   195ac:	add	ip, sp, #4224	; 0x1080
   195b0:	movw	r3, #61416	; 0xefe8
   195b4:	add	ip, ip, #40	; 0x28
   195b8:	movt	r3, #65535	; 0xffff
   195bc:	ldr	r0, [pc, #576]	; 19804 <__read_chk@plt+0x13380>
   195c0:	mov	r1, r9
   195c4:	ldr	r2, [ip, r3]
   195c8:	add	r0, pc, r0
   195cc:	str	fp, [sp, #60]	; 0x3c
   195d0:	bl	40110 <__read_chk@plt+0x39c8c>
   195d4:	ldr	r3, [r8, #108]	; 0x6c
   195d8:	b	18d68 <__read_chk@plt+0x128e4>
   195dc:	add	lr, sp, #4224	; 0x1080
   195e0:	movw	ip, #61420	; 0xefec
   195e4:	add	lr, lr, #40	; 0x28
   195e8:	movt	ip, #65535	; 0xffff
   195ec:	movw	r5, #61416	; 0xefe8
   195f0:	movt	r5, #65535	; 0xffff
   195f4:	ldr	r3, [lr, ip]
   195f8:	add	r7, sp, #188	; 0xbc
   195fc:	ldr	r2, [lr, r5]
   19600:	mov	r1, #1000	; 0x3e8
   19604:	ldr	r0, [pc, #508]	; 19808 <__read_chk@plt+0x13384>
   19608:	str	r3, [sp, #4]
   1960c:	mov	r3, r1
   19610:	add	r0, pc, r0
   19614:	str	r2, [sp, #8]
   19618:	str	r0, [sp]
   1961c:	mov	r2, fp
   19620:	mov	r0, r7
   19624:	str	ip, [sp, #24]
   19628:	bl	60b8 <__snprintf_chk@plt>
   1962c:	ldr	r3, [r8, #4008]	; 0xfa8
   19630:	ldr	ip, [sp, #24]
   19634:	cmp	r3, #0
   19638:	beq	19dd0 <__read_chk@plt+0x1394c>
   1963c:	add	r0, sp, #4224	; 0x1080
   19640:	mov	r2, sl
   19644:	add	r0, r0, #40	; 0x28
   19648:	ldr	r1, [r0, ip]
   1964c:	ldr	r0, [r8, #340]	; 0x154
   19650:	bl	3e824 <__read_chk@plt+0x383a0>
   19654:	cmp	r0, #0
   19658:	beq	193a0 <__read_chk@plt+0x12f1c>
   1965c:	add	r2, sp, #4224	; 0x1080
   19660:	ldr	r0, [r8, #340]	; 0x154
   19664:	add	r2, r2, #40	; 0x28
   19668:	ldr	r3, [r8, #4008]	; 0xfa8
   1966c:	ldr	r1, [r2, r5]
   19670:	mov	r2, sl
   19674:	bl	3e824 <__read_chk@plt+0x383a0>
   19678:	cmp	r0, #0
   1967c:	beq	193a0 <__read_chk@plt+0x12f1c>
   19680:	mov	r1, r7
   19684:	b	18c8c <__read_chk@plt+0x12808>
   19688:	ldr	r1, [pc, #380]	; 1980c <__read_chk@plt+0x13388>
   1968c:	ldr	r0, [pc, #380]	; 19810 <__read_chk@plt+0x1338c>
   19690:	add	r1, pc, r1
   19694:	add	r0, pc, r0
   19698:	add	r1, r1, #120	; 0x78
   1969c:	bl	401e0 <__read_chk@plt+0x39d5c>
   196a0:	ldr	ip, [sp, #60]	; 0x3c
   196a4:	str	ip, [r8, r4]
   196a8:	b	19284 <__read_chk@plt+0x12e00>
   196ac:	ldr	lr, [sp, #120]	; 0x78
   196b0:	movw	r7, #61436	; 0xeffc
   196b4:	movt	r7, #65535	; 0xffff
   196b8:	add	r5, lr, #136	; 0x88
   196bc:	add	lr, sp, #164	; 0xa4
   196c0:	str	lr, [sp, #108]	; 0x6c
   196c4:	ldm	r5!, {r0, r1, r2, r3}
   196c8:	stmia	lr!, {r0, r1, r2, r3}
   196cc:	add	r0, sp, #4224	; 0x1080
   196d0:	add	r0, r0, #40	; 0x28
   196d4:	ldr	r3, [r0, r7]
   196d8:	ldm	r5, {r0, r1}
   196dc:	cmn	r3, #1
   196e0:	stm	lr, {r0, r1}
   196e4:	beq	19dac <__read_chk@plt+0x13928>
   196e8:	ldr	lr, [sp, #52]	; 0x34
   196ec:	movw	r7, #61432	; 0xeff8
   196f0:	ldr	r1, [pc, #284]	; 19814 <__read_chk@plt+0x13390>
   196f4:	movt	r7, #65535	; 0xffff
   196f8:	sub	lr, lr, #8
   196fc:	ldr	r2, [pc, #276]	; 19818 <__read_chk@plt+0x13394>
   19700:	add	r1, pc, r1
   19704:	str	r6, [sp, #108]	; 0x6c
   19708:	str	r1, [sp, #112]	; 0x70
   1970c:	add	r2, pc, r2
   19710:	str	r9, [sp, #132]	; 0x84
   19714:	add	r5, sp, #164	; 0xa4
   19718:	str	fp, [sp, #140]	; 0x8c
   1971c:	mov	r1, r3
   19720:	str	r2, [sp, #128]	; 0x80
   19724:	mov	fp, ip
   19728:	str	lr, [sp, #116]	; 0x74
   1972c:	mov	r9, lr
   19730:	ldr	r6, [sp, #40]	; 0x28
   19734:	str	r4, [sp, #136]	; 0x88
   19738:	b	198a4 <__read_chk@plt+0x13420>
   1973c:	andeq	r8, sl, r4, lsl r1
   19740:	andeq	r0, r0, r8, asr #11
   19744:	andeq	r0, r0, r4, ror r6
   19748:	andeq	fp, r6, r0, lsr #6
   1974c:	ldrdeq	fp, [r6], -r0
   19750:	muleq	r6, r8, r0
   19754:	andeq	fp, r6, r8, ror r3
   19758:	muleq	r6, r0, r1
   1975c:	andeq	fp, r6, r4, lsl #4
   19760:	andeq	sl, r6, r0, ror r3
   19764:			; <UNDEFINED> instruction: 0x0006adbc
   19768:	ldrdeq	sl, [r6], -r4
   1976c:	strdeq	sl, [r6], -r8
   19770:	andeq	sl, r6, r0, lsr #28
   19774:	andeq	sl, r6, r8, lsl #28
   19778:	andeq	sl, r6, r8, ror #23
   1977c:	andeq	fp, r6, r0, asr #3
   19780:	andeq	r6, r6, r0, lsr r4
   19784:	andeq	fp, r6, ip, asr #3
   19788:	ldrdeq	fp, [r6], -ip
   1978c:	andeq	sl, r6, r0, ror #22
   19790:	muleq	r6, r4, fp
   19794:	andeq	sl, r6, r8, asr #31
   19798:	andeq	sl, r6, ip, ror r5
   1979c:	andeq	sl, r6, ip, asr r5
   197a0:	andeq	r9, r6, ip, asr #30
   197a4:			; <UNDEFINED> instruction: 0x0006afb0
   197a8:	andeq	sl, r6, r0, asr #31
   197ac:	andeq	sl, r6, r8, asr #31
   197b0:	andeq	sl, r6, r4, ror #31
   197b4:	andeq	fp, r6, r4
   197b8:	andeq	fp, r6, r4, lsr r0
   197bc:	andeq	fp, r6, r4, asr #32
   197c0:	andeq	sl, r6, ip, lsr #20
   197c4:	andeq	sl, r6, r4, lsr sl
   197c8:	andeq	sl, r6, ip, lsl sl
   197cc:	andeq	sl, r6, r4, asr #21
   197d0:	andeq	sl, r6, r4, asr fp
   197d4:	andeq	sl, r6, ip, lsr ip
   197d8:	andeq	r5, r7, r0, lsl #23
   197dc:	muleq	r6, ip, fp
   197e0:	andeq	sl, r6, r8, lsr #23
   197e4:	muleq	r6, r8, r4
   197e8:	andeq	sl, r6, r0, lsl #2
   197ec:	andeq	sl, r6, r4, ror #3
   197f0:	andeq	sl, r6, ip, asr #3
   197f4:	andeq	sl, r6, ip, lsr #3
   197f8:	strdeq	r9, [r6], -ip
   197fc:	andeq	r5, r6, r4, lsr #10
   19800:	andeq	sl, r6, ip, asr #1
   19804:	andeq	r9, r6, r4, asr #30
   19808:	andeq	sl, r6, r8, lsr #4
   1980c:	andeq	r9, r6, ip, lsr #10
   19810:	andeq	sl, r6, r8, ror #14
   19814:			; <UNDEFINED> instruction: 0x00069fb8
   19818:	muleq	r6, r0, r3
   1981c:	andeq	r9, r6, r4, lsr sp
   19820:	andeq	r7, sl, r4, ror #25
   19824:	andeq	r9, r6, r0, lsl sp
   19828:	andeq	r9, r6, r0, lsl sp
   1982c:	andeq	r6, r6, r4, asr #6
   19830:	ldrdeq	r7, [r6], -r4
   19834:	andeq	r9, r6, r0, lsr #26
   19838:	andeq	r9, r6, r8, lsl #24
   1983c:	andeq	r4, r6, r0, ror lr
   19840:	andeq	r9, r6, r0, ror #30
   19844:	muleq	r6, r8, lr
   19848:	andeq	r9, r6, ip, lsr #28
   1984c:	andeq	r9, r6, r8, asr #31
   19850:	andeq	r9, r6, r0, lsl pc
   19854:	andeq	r9, r6, r8, ror r1
   19858:	ldrdeq	sl, [r6], -ip
   1985c:	andeq	sl, r6, ip, ror #3
   19860:	strdeq	sl, [r6], -r4
   19864:	andeq	sl, r6, r0, lsl r2
   19868:	andeq	sl, r6, ip, lsr #4
   1986c:	andeq	sl, r6, ip, lsr #4
   19870:	andeq	sl, r6, ip, asr r2
   19874:	andeq	r9, r6, r4, lsl r8
   19878:	andeq	r9, r6, r4, ror #29
   1987c:	andeq	r9, r6, ip, lsr #13
   19880:	andeq	r9, r6, r4, ror #18
   19884:	andeq	sl, r6, r0, asr #32
   19888:	andeq	r8, r6, r8, ror sp
   1988c:	andeq	r9, r6, r4
   19890:	andeq	r8, r6, r0, ror #26
   19894:	andeq	r8, r6, ip, ror #31
   19898:	ldr	r1, [r5, #4]!
   1989c:	cmn	r1, #1
   198a0:	beq	199a0 <__read_chk@plt+0x1351c>
   198a4:	ldr	r3, [sl]
   198a8:	cmp	r3, r1
   198ac:	beq	19898 <__read_chk@plt+0x13414>
   198b0:	mov	r0, r6
   198b4:	mov	r2, r9
   198b8:	bl	3e800 <__read_chk@plt+0x3837c>
   198bc:	cmp	r0, #0
   198c0:	beq	19898 <__read_chk@plt+0x13414>
   198c4:	add	r0, sp, #4224	; 0x1080
   198c8:	movw	ip, #4456	; 0x1168
   198cc:	add	r0, r0, #40	; 0x28
   198d0:	ldr	r1, [r8, ip]
   198d4:	mov	r2, #0
   198d8:	ldr	r3, [r0, r7]
   198dc:	ldr	r0, [r3, #12]
   198e0:	bl	288a0 <__read_chk@plt+0x2241c>
   198e4:	add	lr, sp, #4224	; 0x1080
   198e8:	add	lr, lr, #40	; 0x28
   198ec:	mov	r2, #4
   198f0:	ldr	r3, [lr, r7]
   198f4:	mov	r4, r0
   198f8:	movw	r0, #4456	; 0x1168
   198fc:	ldr	r1, [r8, r0]
   19900:	ldr	r0, [r3, #12]
   19904:	bl	288a0 <__read_chk@plt+0x2241c>
   19908:	cmp	r4, #0
   1990c:	cmpne	r0, #0
   19910:	mov	fp, r0
   19914:	beq	19e3c <__read_chk@plt+0x139b8>
   19918:	add	r1, sp, #4224	; 0x1080
   1991c:	add	r1, r1, #40	; 0x28
   19920:	ldr	r3, [r1, r7]
   19924:	ldr	r0, [r3, #12]
   19928:	bl	2751c <__read_chk@plt+0x21098>
   1992c:	add	r2, sp, #4224	; 0x1080
   19930:	add	r2, r2, #40	; 0x28
   19934:	ldr	ip, [r2, r7]
   19938:	mov	r1, r0
   1993c:	ldr	r0, [ip, #12]
   19940:	ldm	ip, {r2, r3, ip}
   19944:	str	r1, [sp, #36]	; 0x24
   19948:	str	r2, [sp, #32]
   1994c:	str	r3, [sp, #28]
   19950:	str	ip, [sp, #24]
   19954:	bl	2751c <__read_chk@plt+0x21098>
   19958:	ldr	ip, [sp, #24]
   1995c:	ldr	r3, [sp, #28]
   19960:	ldr	r2, [sp, #32]
   19964:	ldr	r1, [sp, #36]	; 0x24
   19968:	str	r4, [sp, #8]
   1996c:	str	ip, [sp]
   19970:	str	r0, [sp, #4]
   19974:	ldr	r0, [sp, #112]	; 0x70
   19978:	bl	40110 <__read_chk@plt+0x39c8c>
   1997c:	ldr	r3, [r8, #4032]	; 0xfc0
   19980:	cmp	r3, #0
   19984:	bne	19c10 <__read_chk@plt+0x1378c>
   19988:	mov	r0, fp
   1998c:	mov	fp, #1
   19990:	bl	55a8 <free@plt>
   19994:	mov	r0, r4
   19998:	bl	55a8 <free@plt>
   1999c:	b	19898 <__read_chk@plt+0x13414>
   199a0:	mov	ip, fp
   199a4:	cmp	ip, #0
   199a8:	ldr	r6, [sp, #108]	; 0x6c
   199ac:	ldr	r9, [sp, #132]	; 0x84
   199b0:	ldr	r4, [sp, #136]	; 0x88
   199b4:	ldr	fp, [sp, #140]	; 0x8c
   199b8:	beq	19dac <__read_chk@plt+0x13928>
   199bc:	ldr	lr, [pc, #-424]	; 1981c <__read_chk@plt+0x13398>
   199c0:	add	r3, sp, #2208	; 0x8a0
   199c4:	add	r3, r3, #8
   199c8:	add	lr, pc, lr
   199cc:	sub	r5, r3, #4
   199d0:	ldm	lr!, {r0, r1, r2, r3}
   199d4:	mov	ip, r5
   199d8:	stmia	ip!, {r0, r1, r2, r3}
   199dc:	ldm	lr!, {r0, r1, r2, r3}
   199e0:	stmia	ip!, {r0, r1, r2, r3}
   199e4:	ldm	lr!, {r0, r1, r2, r3}
   199e8:	stmia	ip!, {r0, r1, r2, r3}
   199ec:	ldm	lr, {r0, r1, r2, r3}
   199f0:	stmia	ip!, {r0, r1, r2}
   199f4:	strb	r3, [ip]
   199f8:	ldr	r3, [r8, #480]	; 0x1e0
   199fc:	mov	r2, #0
   19a00:	strb	r2, [sp, #3236]	; 0xca4
   19a04:	cmp	r3, r2
   19a08:	beq	19a50 <__read_chk@plt+0x135cc>
   19a0c:	ldr	r3, [pc, #-500]	; 19820 <__read_chk@plt+0x1339c>
   19a10:	add	r3, pc, r3
   19a14:	ldr	r3, [r3, #12]
   19a18:	cmp	r3, r2
   19a1c:	beq	19dfc <__read_chk@plt+0x13978>
   19a20:	ldr	lr, [pc, #-516]	; 19824 <__read_chk@plt+0x133a0>
   19a24:	add	ip, sp, #3232	; 0xca0
   19a28:	add	ip, ip, #8
   19a2c:	add	lr, pc, lr
   19a30:	sub	ip, ip, #4
   19a34:	ldm	lr!, {r0, r1, r2, r3}
   19a38:	stmia	ip!, {r0, r1, r2, r3}
   19a3c:	ldm	lr!, {r0, r1, r2, r3}
   19a40:	stmia	ip!, {r0, r1, r2, r3}
   19a44:	ldm	lr, {r0, r1, r2, r3}
   19a48:	stmia	ip!, {r0, r1, r2}
   19a4c:	strb	r3, [ip]
   19a50:	add	ip, sp, #4224	; 0x1080
   19a54:	movw	r3, #61420	; 0xefec
   19a58:	add	ip, ip, #40	; 0x28
   19a5c:	movw	r2, #61416	; 0xefe8
   19a60:	movt	r3, #65535	; 0xffff
   19a64:	movt	r2, #65535	; 0xffff
   19a68:	add	r7, sp, #1184	; 0x4a0
   19a6c:	mov	r1, #1024	; 0x400
   19a70:	ldr	r3, [ip, r3]
   19a74:	add	r7, r7, #8
   19a78:	ldr	r2, [ip, r2]
   19a7c:	sub	r7, r7, #4
   19a80:	ldr	ip, [pc, #-608]	; 19828 <__read_chk@plt+0x133a4>
   19a84:	str	r3, [sp, #4]
   19a88:	mov	r0, r7
   19a8c:	add	ip, pc, ip
   19a90:	mov	r3, r1
   19a94:	str	r2, [sp, #8]
   19a98:	mov	r2, #1
   19a9c:	str	r5, [sp, #12]
   19aa0:	str	ip, [sp]
   19aa4:	bl	60b8 <__snprintf_chk@plt>
   19aa8:	movw	r3, #4452	; 0x1164
   19aac:	ldr	r3, [r8, r3]
   19ab0:	cmp	r3, #0
   19ab4:	beq	19bc8 <__read_chk@plt+0x13744>
   19ab8:	ldr	ip, [pc, #-660]	; 1982c <__read_chk@plt+0x133a8>
   19abc:	add	r5, r8, #4416	; 0x1140
   19ac0:	add	r5, r5, #40	; 0x28
   19ac4:	add	r3, sp, #3232	; 0xca0
   19ac8:	add	ip, pc, ip
   19acc:	str	ip, [sp, #112]	; 0x70
   19ad0:	ldr	ip, [pc, #-680]	; 19830 <__read_chk@plt+0x133ac>
   19ad4:	add	r3, r3, #8
   19ad8:	str	r6, [sp, #132]	; 0x84
   19adc:	sub	r3, r3, #4
   19ae0:	add	ip, pc, ip
   19ae4:	str	ip, [sp, #128]	; 0x80
   19ae8:	ldr	ip, [pc, #-700]	; 19834 <__read_chk@plt+0x133b0>
   19aec:	str	fp, [sp, #140]	; 0x8c
   19af0:	mov	fp, r5
   19af4:	add	ip, pc, ip
   19af8:	str	ip, [sp, #108]	; 0x6c
   19afc:	mov	ip, #0
   19b00:	str	r3, [sp, #116]	; 0x74
   19b04:	mov	r6, ip
   19b08:	str	r4, [sp, #136]	; 0x88
   19b0c:	ldr	r1, [fp]
   19b10:	mov	r2, #0
   19b14:	mov	r0, sl
   19b18:	bl	288a0 <__read_chk@plt+0x2241c>
   19b1c:	ldr	r1, [fp], #4
   19b20:	mov	r2, #4
   19b24:	mov	r4, r0
   19b28:	mov	r0, sl
   19b2c:	bl	288a0 <__read_chk@plt+0x2241c>
   19b30:	cmp	r4, #0
   19b34:	cmpne	r0, #0
   19b38:	mov	r5, r0
   19b3c:	beq	19e54 <__read_chk@plt+0x139d0>
   19b40:	mov	r0, r7
   19b44:	bl	6088 <strlen@plt>
   19b48:	ldr	r3, [r8, #4032]	; 0xfc0
   19b4c:	ldr	lr, [sp, #108]	; 0x6c
   19b50:	mov	r2, #1
   19b54:	cmp	r3, #0
   19b58:	str	r9, [sp, #4]
   19b5c:	str	r4, [sp, #8]
   19b60:	add	r6, r6, r2
   19b64:	ldreq	r3, [sp, #112]	; 0x70
   19b68:	movne	ip, r5
   19b6c:	ldrne	r3, [sp, #128]	; 0x80
   19b70:	str	lr, [sp]
   19b74:	moveq	ip, r3
   19b78:	str	r3, [sp, #12]
   19b7c:	mvn	r3, #0
   19b80:	str	ip, [sp, #16]
   19b84:	mov	r1, r0
   19b88:	ldr	ip, [sp, #116]	; 0x74
   19b8c:	rsb	r1, r1, #1024	; 0x400
   19b90:	add	r0, r7, r0
   19b94:	str	ip, [sp, #20]
   19b98:	bl	60b8 <__snprintf_chk@plt>
   19b9c:	mov	r0, r5
   19ba0:	bl	55a8 <free@plt>
   19ba4:	mov	r0, r4
   19ba8:	bl	55a8 <free@plt>
   19bac:	movw	r3, #4452	; 0x1164
   19bb0:	ldr	r3, [r8, r3]
   19bb4:	cmp	r6, r3
   19bb8:	bcc	19b0c <__read_chk@plt+0x13688>
   19bbc:	ldr	r6, [sp, #132]	; 0x84
   19bc0:	ldr	r4, [sp, #136]	; 0x88
   19bc4:	ldr	fp, [sp, #140]	; 0x8c
   19bc8:	mov	r0, r7
   19bcc:	bl	6088 <strlen@plt>
   19bd0:	ldr	r2, [pc, #-928]	; 19838 <__read_chk@plt+0x133b4>
   19bd4:	add	r2, pc, r2
   19bd8:	mov	r1, r0
   19bdc:	add	r0, r7, r0
   19be0:	rsb	r1, r1, #1024	; 0x400
   19be4:	bl	59ec <snprintf@plt>
   19be8:	ldr	r3, [r8, #104]	; 0x68
   19bec:	cmp	r3, #0
   19bf0:	bne	18e30 <__read_chk@plt+0x129ac>
   19bf4:	mov	r0, r7
   19bf8:	bl	17c14 <__read_chk@plt+0x11790>
   19bfc:	cmp	r0, #0
   19c00:	beq	18e30 <__read_chk@plt+0x129ac>
   19c04:	mov	ip, #1
   19c08:	str	ip, [sp, #60]	; 0x3c
   19c0c:	b	18c40 <__read_chk@plt+0x127bc>
   19c10:	ldr	r0, [sp, #128]	; 0x80
   19c14:	mov	r1, fp
   19c18:	bl	40110 <__read_chk@plt+0x39c8c>
   19c1c:	b	19988 <__read_chk@plt+0x13504>
   19c20:	ldr	r0, [pc, #-1004]	; 1983c <__read_chk@plt+0x133b8>
   19c24:	mov	r1, r7
   19c28:	ldr	r9, [sp, #40]	; 0x28
   19c2c:	add	r0, pc, r0
   19c30:	bl	40110 <__read_chk@plt+0x39c8c>
   19c34:	b	19268 <__read_chk@plt+0x12de4>
   19c38:	ldr	r0, [pc, #-1024]	; 19840 <__read_chk@plt+0x133bc>
   19c3c:	mov	ip, #1
   19c40:	str	ip, [sp, #96]	; 0x60
   19c44:	add	r0, pc, r0
   19c48:	bl	4005c <__read_chk@plt+0x39bd8>
   19c4c:	mov	r3, #0
   19c50:	str	r3, [r8]
   19c54:	b	190a4 <__read_chk@plt+0x12c20>
   19c58:	ldr	r0, [pc, #-1052]	; 19844 <__read_chk@plt+0x133c0>
   19c5c:	mov	ip, #1
   19c60:	str	ip, [sp, #96]	; 0x60
   19c64:	add	r0, pc, r0
   19c68:	bl	4005c <__read_chk@plt+0x39bd8>
   19c6c:	mov	r3, #0
   19c70:	str	r3, [r8, #96]	; 0x60
   19c74:	str	r3, [r8, #56]	; 0x38
   19c78:	b	19098 <__read_chk@plt+0x12c14>
   19c7c:	ldr	r0, [pc, #-1084]	; 19848 <__read_chk@plt+0x133c4>
   19c80:	mov	ip, #1
   19c84:	str	ip, [sp, #96]	; 0x60
   19c88:	add	r0, pc, r0
   19c8c:	bl	4005c <__read_chk@plt+0x39bd8>
   19c90:	mov	r3, #0
   19c94:	str	r3, [r8, #92]	; 0x5c
   19c98:	b	19068 <__read_chk@plt+0x12be4>
   19c9c:	ldr	r0, [pc, #-1112]	; 1984c <__read_chk@plt+0x133c8>
   19ca0:	add	r0, pc, r0
   19ca4:	bl	4005c <__read_chk@plt+0x39bd8>
   19ca8:	ldr	r3, [r8, #16]
   19cac:	mov	r2, #0
   19cb0:	str	r2, [r8, #4012]	; 0xfac
   19cb4:	cmp	r3, r2
   19cb8:	bne	19dc4 <__read_chk@plt+0x13940>
   19cbc:	mov	ip, #1
   19cc0:	ldr	r3, [r8, #108]	; 0x6c
   19cc4:	str	ip, [sp, #96]	; 0x60
   19cc8:	b	18d68 <__read_chk@plt+0x128e4>
   19ccc:	ldr	r0, [pc, #-1156]	; 19850 <__read_chk@plt+0x133cc>
   19cd0:	mov	ip, #1
   19cd4:	str	ip, [sp, #96]	; 0x60
   19cd8:	add	r0, pc, r0
   19cdc:	bl	4005c <__read_chk@plt+0x39bd8>
   19ce0:	mov	r3, #0
   19ce4:	str	r3, [r8, #4]
   19ce8:	b	190b0 <__read_chk@plt+0x12c2c>
   19cec:	ldr	r5, [pc, #-1184]	; 19854 <__read_chk@plt+0x133d0>
   19cf0:	add	r5, pc, r5
   19cf4:	mov	r0, r5
   19cf8:	bl	4005c <__read_chk@plt+0x39bd8>
   19cfc:	ldr	r0, [pc, #-1196]	; 19858 <__read_chk@plt+0x133d4>
   19d00:	add	r0, pc, r0
   19d04:	bl	4005c <__read_chk@plt+0x39bd8>
   19d08:	mov	r0, r5
   19d0c:	bl	4005c <__read_chk@plt+0x39bd8>
   19d10:	add	ip, sp, #4224	; 0x1080
   19d14:	add	ip, ip, #40	; 0x28
   19d18:	movw	r3, #61420	; 0xefec
   19d1c:	ldr	r0, [pc, #-1224]	; 1985c <__read_chk@plt+0x133d8>
   19d20:	movt	r3, #65535	; 0xffff
   19d24:	mov	r1, r9
   19d28:	ldr	r2, [ip, r3]
   19d2c:	add	r0, pc, r0
   19d30:	bl	4005c <__read_chk@plt+0x39bd8>
   19d34:	add	lr, sp, #4224	; 0x1080
   19d38:	add	lr, lr, #40	; 0x28
   19d3c:	movw	r3, #61416	; 0xefe8
   19d40:	ldr	r0, [pc, #-1256]	; 19860 <__read_chk@plt+0x133dc>
   19d44:	movt	r3, #65535	; 0xffff
   19d48:	add	r0, pc, r0
   19d4c:	ldr	r1, [lr, r3]
   19d50:	bl	4005c <__read_chk@plt+0x39bd8>
   19d54:	ldr	r0, [pc, #-1272]	; 19864 <__read_chk@plt+0x133e0>
   19d58:	ldr	r1, [pc, #-1272]	; 19868 <__read_chk@plt+0x133e4>
   19d5c:	add	r0, pc, r0
   19d60:	add	r1, pc, r1
   19d64:	bl	4005c <__read_chk@plt+0x39bd8>
   19d68:	ldr	r0, [pc, #-1284]	; 1986c <__read_chk@plt+0x133e8>
   19d6c:	add	r0, pc, r0
   19d70:	bl	4005c <__read_chk@plt+0x39bd8>
   19d74:	ldr	r0, [pc, #-1292]	; 19870 <__read_chk@plt+0x133ec>
   19d78:	add	r0, pc, r0
   19d7c:	bl	4005c <__read_chk@plt+0x39bd8>
   19d80:	b	18fcc <__read_chk@plt+0x12b48>
   19d84:	add	r1, sp, #4224	; 0x1080
   19d88:	ldr	r0, [pc, #-1308]	; 19874 <__read_chk@plt+0x133f0>
   19d8c:	add	r1, r1, #40	; 0x28
   19d90:	str	fp, [sp, #60]	; 0x3c
   19d94:	add	r0, pc, r0
   19d98:	ldr	r2, [r1, r5]
   19d9c:	mov	r1, r9
   19da0:	bl	40110 <__read_chk@plt+0x39c8c>
   19da4:	ldr	r3, [r8, #108]	; 0x6c
   19da8:	b	18d68 <__read_chk@plt+0x128e4>
   19dac:	add	r3, sp, #2208	; 0x8a0
   19db0:	mov	r2, #46	; 0x2e
   19db4:	add	r3, r3, #8
   19db8:	sub	r5, r3, #4
   19dbc:	strh	r2, [r3, #-4]
   19dc0:	b	199f8 <__read_chk@plt+0x13574>
   19dc4:	ldr	r0, [pc, #-1364]	; 19878 <__read_chk@plt+0x133f4>
   19dc8:	add	r0, pc, r0
   19dcc:	bl	3dae8 <__read_chk@plt+0x37664>
   19dd0:	mov	r1, r7
   19dd4:	ldr	r0, [r8, #340]	; 0x154
   19dd8:	mov	r2, sl
   19ddc:	bl	3e824 <__read_chk@plt+0x383a0>
   19de0:	mov	r1, r7
   19de4:	b	18c84 <__read_chk@plt+0x12800>
   19de8:	ldr	r0, [pc, #-1396]	; 1987c <__read_chk@plt+0x133f8>
   19dec:	add	r0, pc, r0
   19df0:	bl	401e0 <__read_chk@plt+0x39d5c>
   19df4:	mov	r0, r5
   19df8:	b	18bec <__read_chk@plt+0x12768>
   19dfc:	ldr	lr, [pc, #-1412]	; 19880 <__read_chk@plt+0x133fc>
   19e00:	add	ip, sp, #3232	; 0xca0
   19e04:	add	ip, ip, #8
   19e08:	add	lr, pc, lr
   19e0c:	sub	ip, ip, #4
   19e10:	ldm	lr!, {r0, r1, r2, r3}
   19e14:	stmia	ip!, {r0, r1, r2, r3}
   19e18:	ldm	lr!, {r0, r1, r2, r3}
   19e1c:	stmia	ip!, {r0, r1, r2, r3}
   19e20:	ldm	lr, {r0, r1, r2, r3}
   19e24:	stm	ip, {r0, r1, r2, r3}
   19e28:	b	19a50 <__read_chk@plt+0x135cc>
   19e2c:	ldr	r0, [pc, #-1456]	; 19884 <__read_chk@plt+0x13400>
   19e30:	add	r0, pc, r0
   19e34:	bl	3dae8 <__read_chk@plt+0x37664>
   19e38:	bl	5d64 <__stack_chk_fail@plt>
   19e3c:	ldr	r1, [pc, #-1468]	; 19888 <__read_chk@plt+0x13404>
   19e40:	ldr	r0, [pc, #-1468]	; 1988c <__read_chk@plt+0x13408>
   19e44:	add	r1, pc, r1
   19e48:	add	r0, pc, r0
   19e4c:	add	r1, r1, #160	; 0xa0
   19e50:	bl	3dae8 <__read_chk@plt+0x37664>
   19e54:	ldr	r1, [pc, #-1484]	; 19890 <__read_chk@plt+0x1340c>
   19e58:	ldr	r0, [pc, #-1484]	; 19894 <__read_chk@plt+0x13410>
   19e5c:	add	r1, pc, r1
   19e60:	add	r0, pc, r0
   19e64:	add	r1, r1, #120	; 0x78
   19e68:	bl	3dae8 <__read_chk@plt+0x37664>
   19e6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e70:	mov	sl, r1
   19e74:	ldr	r9, [pc, #1044]	; 1a290 <__read_chk@plt+0x13e0c>
   19e78:	sub	sp, sp, #132	; 0x84
   19e7c:	ldr	ip, [pc, #1040]	; 1a294 <__read_chk@plt+0x13e10>
   19e80:	mov	r5, #0
   19e84:	add	r9, pc, r9
   19e88:	ldr	r3, [pc, #1032]	; 1a298 <__read_chk@plt+0x13e14>
   19e8c:	movw	r8, #4456	; 0x1168
   19e90:	mov	r4, r2
   19e94:	ldr	ip, [r9, ip]
   19e98:	mov	fp, r0
   19e9c:	str	r5, [sp, #52]	; 0x34
   19ea0:	mov	r0, r2
   19ea4:	str	r5, [sp, #56]	; 0x38
   19ea8:	mov	r2, r5
   19eac:	ldr	r1, [ip]
   19eb0:	str	ip, [sp, #36]	; 0x24
   19eb4:	str	r1, [sp, #124]	; 0x7c
   19eb8:	ldr	r6, [r9, r3]
   19ebc:	ldr	r1, [r6, r8]
   19ec0:	bl	288a0 <__read_chk@plt+0x2241c>
   19ec4:	subs	r7, r0, #0
   19ec8:	beq	1a20c <__read_chk@plt+0x13d88>
   19ecc:	mov	r0, r4
   19ed0:	bl	27ae8 <__read_chk@plt+0x21664>
   19ed4:	cmp	r0, #0
   19ed8:	bne	1a050 <__read_chk@plt+0x13bcc>
   19edc:	ldr	r3, [pc, #952]	; 1a29c <__read_chk@plt+0x13e18>
   19ee0:	mov	r0, r4
   19ee4:	ldr	r3, [r9, r3]
   19ee8:	ldr	r3, [r3]
   19eec:	cmp	r3, #0
   19ef0:	bne	19f98 <__read_chk@plt+0x13b14>
   19ef4:	bl	2751c <__read_chk@plt+0x21098>
   19ef8:	mov	r1, r0
   19efc:	ldr	r0, [pc, #924]	; 1a2a0 <__read_chk@plt+0x13e1c>
   19f00:	mov	r2, r7
   19f04:	mov	r9, #0
   19f08:	add	r0, pc, r0
   19f0c:	bl	401e0 <__read_chk@plt+0x39d5c>
   19f10:	ldr	r3, [pc, #908]	; 1a2a4 <__read_chk@plt+0x13e20>
   19f14:	mov	r1, r4
   19f18:	add	r3, pc, r3
   19f1c:	ldr	r0, [r3, #16]
   19f20:	bl	28510 <__read_chk@plt+0x2208c>
   19f24:	cmp	r0, #0
   19f28:	bne	1a11c <__read_chk@plt+0x13c98>
   19f2c:	movw	r5, #4448	; 0x1160
   19f30:	ldr	r1, [r6, r5]
   19f34:	cmp	r1, #0
   19f38:	beq	19fa4 <__read_chk@plt+0x13b20>
   19f3c:	mov	r0, r4
   19f40:	bl	31d5c <__read_chk@plt+0x2b8d8>
   19f44:	cmn	r0, #51	; 0x33
   19f48:	mov	r8, r0
   19f4c:	beq	1a180 <__read_chk@plt+0x13cfc>
   19f50:	cmp	r0, #0
   19f54:	beq	19fa4 <__read_chk@plt+0x13b20>
   19f58:	mov	r0, r4
   19f5c:	bl	2751c <__read_chk@plt+0x21098>
   19f60:	ldr	r4, [r6, r5]
   19f64:	mov	sl, r0
   19f68:	mov	r0, r8
   19f6c:	bl	25854 <__read_chk@plt+0x1f3d0>
   19f70:	mov	r1, sl
   19f74:	mov	r2, r7
   19f78:	mov	r3, r4
   19f7c:	str	r0, [sp]
   19f80:	ldr	r0, [pc, #800]	; 1a2a8 <__read_chk@plt+0x13e24>
   19f84:	add	r0, pc, r0
   19f88:	bl	4005c <__read_chk@plt+0x39bd8>
   19f8c:	ldr	r0, [sp, #56]	; 0x38
   19f90:	mvn	r5, #0
   19f94:	b	1a168 <__read_chk@plt+0x13ce4>
   19f98:	bl	275d0 <__read_chk@plt+0x2114c>
   19f9c:	mov	r1, r0
   19fa0:	b	19efc <__read_chk@plt+0x13a78>
   19fa4:	ldr	r3, [r6, #480]	; 0x1e0
   19fa8:	cmp	r3, #0
   19fac:	bne	1a150 <__read_chk@plt+0x13ccc>
   19fb0:	ldr	r3, [r6, #336]	; 0x150
   19fb4:	mov	lr, #0
   19fb8:	ldr	ip, [r6, #204]	; 0xcc
   19fbc:	mov	r0, fp
   19fc0:	ldrh	r2, [r6, #140]	; 0x8c
   19fc4:	mov	r1, sl
   19fc8:	str	r3, [sp, #4]
   19fcc:	mov	r3, r4
   19fd0:	str	lr, [sp]
   19fd4:	str	ip, [sp, #8]
   19fd8:	bl	187d0 <__read_chk@plt+0x1234c>
   19fdc:	rsbs	r6, r0, #1
   19fe0:	mov	r5, r0
   19fe4:	movcc	r6, #0
   19fe8:	ldr	r0, [sp, #56]	; 0x38
   19fec:	cmp	r4, #0
   19ff0:	moveq	r6, #0
   19ff4:	andne	r6, r6, #1
   19ff8:	bl	27e40 <__read_chk@plt+0x219bc>
   19ffc:	mov	r0, r7
   1a000:	bl	55a8 <free@plt>
   1a004:	mov	r0, r9
   1a008:	bl	55a8 <free@plt>
   1a00c:	cmp	r6, #0
   1a010:	beq	1a030 <__read_chk@plt+0x13bac>
   1a014:	ldr	r6, [pc, #656]	; 1a2ac <__read_chk@plt+0x13e28>
   1a018:	add	r6, pc, r6
   1a01c:	ldr	r0, [r6, #16]
   1a020:	bl	27e40 <__read_chk@plt+0x219bc>
   1a024:	mov	r0, r4
   1a028:	bl	4a540 <__read_chk@plt+0x440bc>
   1a02c:	str	r0, [r6, #16]
   1a030:	ldr	ip, [sp, #36]	; 0x24
   1a034:	mov	r0, r5
   1a038:	ldr	r2, [sp, #124]	; 0x7c
   1a03c:	ldr	r3, [ip]
   1a040:	cmp	r2, r3
   1a044:	bne	1a28c <__read_chk@plt+0x13e08>
   1a048:	add	sp, sp, #132	; 0x84
   1a04c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a050:	ldr	r3, [r4, #32]
   1a054:	mov	r2, r5
   1a058:	ldr	r1, [r6, r8]
   1a05c:	ldr	r0, [r3, #56]	; 0x38
   1a060:	bl	288a0 <__read_chk@plt+0x2241c>
   1a064:	subs	r9, r0, #0
   1a068:	beq	1a264 <__read_chk@plt+0x13de0>
   1a06c:	add	r8, sp, #60	; 0x3c
   1a070:	mov	r2, #64	; 0x40
   1a074:	ldr	r0, [r4, #32]
   1a078:	mov	r1, r8
   1a07c:	bl	2a814 <__read_chk@plt+0x24390>
   1a080:	mov	r0, r4
   1a084:	bl	275d0 <__read_chk@plt+0x2114c>
   1a088:	ldr	ip, [r4, #32]
   1a08c:	ldrd	r2, [ip, #8]
   1a090:	strd	r2, [sp, #40]	; 0x28
   1a094:	mov	r1, r0
   1a098:	ldr	r0, [ip, #56]	; 0x38
   1a09c:	ldr	ip, [ip, #16]
   1a0a0:	str	r1, [sp, #32]
   1a0a4:	str	ip, [sp, #28]
   1a0a8:	bl	275d0 <__read_chk@plt+0x2114c>
   1a0ac:	ldrd	r2, [sp, #40]	; 0x28
   1a0b0:	ldr	ip, [sp, #28]
   1a0b4:	str	r8, [sp, #20]
   1a0b8:	strd	r2, [sp]
   1a0bc:	mov	r2, r7
   1a0c0:	ldr	r1, [sp, #32]
   1a0c4:	str	ip, [sp, #8]
   1a0c8:	str	r9, [sp, #16]
   1a0cc:	str	r0, [sp, #12]
   1a0d0:	ldr	r0, [pc, #472]	; 1a2b0 <__read_chk@plt+0x13e2c>
   1a0d4:	add	r0, pc, r0
   1a0d8:	bl	401e0 <__read_chk@plt+0x39d5c>
   1a0dc:	ldr	r3, [r4, #32]
   1a0e0:	ldr	r2, [r3, #20]
   1a0e4:	cmp	r2, #0
   1a0e8:	beq	19f10 <__read_chk@plt+0x13a8c>
   1a0ec:	ldr	r8, [pc, #448]	; 1a2b4 <__read_chk@plt+0x13e30>
   1a0f0:	add	r8, pc, r8
   1a0f4:	ldr	r3, [r3, #24]
   1a0f8:	mov	r0, r8
   1a0fc:	ldr	r1, [r3, r5, lsl #2]
   1a100:	add	r5, r5, #1
   1a104:	bl	40248 <__read_chk@plt+0x39dc4>
   1a108:	ldr	r3, [r4, #32]
   1a10c:	ldr	r2, [r3, #20]
   1a110:	cmp	r2, r5
   1a114:	bhi	1a0f4 <__read_chk@plt+0x13c70>
   1a118:	b	19f10 <__read_chk@plt+0x13a8c>
   1a11c:	mov	r0, r4
   1a120:	mov	r6, #1
   1a124:	bl	2751c <__read_chk@plt+0x21098>
   1a128:	ldr	r1, [pc, #392]	; 1a2b8 <__read_chk@plt+0x13e34>
   1a12c:	mov	r3, r7
   1a130:	mov	r5, #0
   1a134:	add	r1, pc, r1
   1a138:	add	r1, r1, #176	; 0xb0
   1a13c:	mov	r2, r0
   1a140:	ldr	r0, [pc, #372]	; 1a2bc <__read_chk@plt+0x13e38>
   1a144:	add	r0, pc, r0
   1a148:	bl	40248 <__read_chk@plt+0x39dc4>
   1a14c:	b	19fe8 <__read_chk@plt+0x13b64>
   1a150:	mov	r0, r4
   1a154:	add	r1, sp, #56	; 0x38
   1a158:	bl	298ec <__read_chk@plt+0x23468>
   1a15c:	subs	r5, r0, #0
   1a160:	ldr	r0, [sp, #56]	; 0x38
   1a164:	beq	1a1a4 <__read_chk@plt+0x13d20>
   1a168:	bl	27e40 <__read_chk@plt+0x219bc>
   1a16c:	mov	r0, r7
   1a170:	bl	55a8 <free@plt>
   1a174:	mov	r0, r9
   1a178:	bl	55a8 <free@plt>
   1a17c:	b	1a030 <__read_chk@plt+0x13bac>
   1a180:	mov	r0, r4
   1a184:	bl	2751c <__read_chk@plt+0x21098>
   1a188:	ldr	r3, [r6, r5]
   1a18c:	mov	r2, r7
   1a190:	mov	r1, r0
   1a194:	ldr	r0, [pc, #292]	; 1a2c0 <__read_chk@plt+0x13e3c>
   1a198:	add	r0, pc, r0
   1a19c:	bl	4005c <__read_chk@plt+0x39bd8>
   1a1a0:	b	19f8c <__read_chk@plt+0x13b08>
   1a1a4:	bl	27ae8 <__read_chk@plt+0x21664>
   1a1a8:	cmp	r0, #0
   1a1ac:	bne	1a200 <__read_chk@plt+0x13d7c>
   1a1b0:	mov	r0, fp
   1a1b4:	mov	r1, sl
   1a1b8:	ldr	r2, [sp, #56]	; 0x38
   1a1bc:	add	r3, sp, #52	; 0x34
   1a1c0:	bl	51094 <__read_chk@plt+0x4ac10>
   1a1c4:	cmp	r0, #0
   1a1c8:	bne	19fb0 <__read_chk@plt+0x13b2c>
   1a1cc:	ldr	r3, [sp, #52]	; 0x34
   1a1d0:	tst	r3, #1
   1a1d4:	beq	19fb0 <__read_chk@plt+0x13b2c>
   1a1d8:	ldr	r2, [r6, #480]	; 0x1e0
   1a1dc:	cmp	r2, #1
   1a1e0:	beq	1a238 <__read_chk@plt+0x13db4>
   1a1e4:	tst	r3, #2
   1a1e8:	beq	1a24c <__read_chk@plt+0x13dc8>
   1a1ec:	ldr	r3, [pc, #208]	; 1a2c4 <__read_chk@plt+0x13e40>
   1a1f0:	mov	r2, #1
   1a1f4:	add	r3, pc, r3
   1a1f8:	str	r2, [r3, #12]
   1a1fc:	b	19fb0 <__read_chk@plt+0x13b2c>
   1a200:	ldr	r0, [sp, #56]	; 0x38
   1a204:	bl	2a0f4 <__read_chk@plt+0x23c70>
   1a208:	b	1a1b0 <__read_chk@plt+0x13d2c>
   1a20c:	mvn	r0, #0
   1a210:	mov	r9, r7
   1a214:	bl	25854 <__read_chk@plt+0x1f3d0>
   1a218:	ldr	r1, [pc, #168]	; 1a2c8 <__read_chk@plt+0x13e44>
   1a21c:	add	r1, pc, r1
   1a220:	add	r1, r1, #176	; 0xb0
   1a224:	mov	r2, r0
   1a228:	ldr	r0, [pc, #156]	; 1a2cc <__read_chk@plt+0x13e48>
   1a22c:	add	r0, pc, r0
   1a230:	bl	4005c <__read_chk@plt+0x39bd8>
   1a234:	b	19f8c <__read_chk@plt+0x13b08>
   1a238:	and	r1, r3, #6
   1a23c:	cmp	r1, #6
   1a240:	moveq	r6, r2
   1a244:	bne	1a1e4 <__read_chk@plt+0x13d60>
   1a248:	b	19fe8 <__read_chk@plt+0x13b64>
   1a24c:	ldr	r0, [sp, #56]	; 0x38
   1a250:	bl	17b24 <__read_chk@plt+0x116a0>
   1a254:	ldr	r0, [pc, #116]	; 1a2d0 <__read_chk@plt+0x13e4c>
   1a258:	add	r0, pc, r0
   1a25c:	bl	4005c <__read_chk@plt+0x39bd8>
   1a260:	b	19fb0 <__read_chk@plt+0x13b2c>
   1a264:	mvn	r0, #0
   1a268:	bl	25854 <__read_chk@plt+0x1f3d0>
   1a26c:	ldr	r1, [pc, #96]	; 1a2d4 <__read_chk@plt+0x13e50>
   1a270:	add	r1, pc, r1
   1a274:	add	r1, r1, #176	; 0xb0
   1a278:	mov	r2, r0
   1a27c:	ldr	r0, [pc, #84]	; 1a2d8 <__read_chk@plt+0x13e54>
   1a280:	add	r0, pc, r0
   1a284:	bl	4005c <__read_chk@plt+0x39bd8>
   1a288:	b	19f8c <__read_chk@plt+0x13b08>
   1a28c:	bl	5d64 <__stack_chk_fail@plt>
   1a290:	andeq	r6, sl, r8, ror sl
   1a294:	andeq	r0, r0, r8, asr #11
   1a298:	andeq	r0, r0, r4, ror r6
   1a29c:	andeq	r0, r0, ip, ror #12
   1a2a0:	andeq	sl, r6, r8, asr #3
   1a2a4:	ldrdeq	r7, [sl], -ip
   1a2a8:			; <UNDEFINED> instruction: 0x0006a1b8
   1a2ac:	ldrdeq	r7, [sl], -ip
   1a2b0:	andeq	r9, r6, ip, lsl #31
   1a2b4:			; <UNDEFINED> instruction: 0x00069fb8
   1a2b8:	andeq	r8, r6, r8, lsl #21
   1a2bc:	andeq	r9, r6, r4, lsr #31
   1a2c0:	andeq	r9, r6, r0, lsl #31
   1a2c4:	andeq	r7, sl, r0, lsl #10
   1a2c8:	andeq	r8, r6, r0, lsr #19
   1a2cc:	strdeq	r9, [r6], -r8
   1a2d0:	andeq	r9, r6, r0, lsr #30
   1a2d4:	andeq	r8, r6, ip, asr #18
   1a2d8:	andeq	r9, r6, r4, asr #27
   1a2dc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a2e0:	mov	r9, r0
   1a2e4:	ldr	ip, [sp, #40]	; 0x28
   1a2e8:	mov	r4, r1
   1a2ec:	mov	sl, r2
   1a2f0:	mov	r8, r3
   1a2f4:	ldr	fp, [sp, #44]	; 0x2c
   1a2f8:	ldr	r0, [ip]
   1a2fc:	bl	49400 <__read_chk@plt+0x42f7c>
   1a300:	ldr	r5, [pc, #196]	; 1a3cc <__read_chk@plt+0x13f48>
   1a304:	ldr	r3, [pc, #196]	; 1a3d0 <__read_chk@plt+0x13f4c>
   1a308:	add	r5, pc, r5
   1a30c:	ldr	r3, [r5, r3]
   1a310:	mov	r6, r0
   1a314:	mov	r0, r4
   1a318:	ldr	r4, [r3, #196]	; 0xc4
   1a31c:	bl	49400 <__read_chk@plt+0x42f7c>
   1a320:	mov	r7, r0
   1a324:	bl	4e1cc <__read_chk@plt+0x47d48>
   1a328:	mov	r0, fp
   1a32c:	bl	1818c <__read_chk@plt+0x11d08>
   1a330:	ldr	r3, [pc, #156]	; 1a3d4 <__read_chk@plt+0x13f50>
   1a334:	cmp	r4, #0
   1a338:	ldr	r3, [r5, r3]
   1a33c:	moveq	r4, r6
   1a340:	ldr	r0, [r3]
   1a344:	bl	423d0 <__read_chk@plt+0x3bf4c>
   1a348:	ldr	r0, [pc, #136]	; 1a3d8 <__read_chk@plt+0x13f54>
   1a34c:	mov	r3, r4
   1a350:	mov	r1, r7
   1a354:	mov	r2, r8
   1a358:	add	r0, pc, r0
   1a35c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1a360:	ldr	r3, [pc, #116]	; 1a3dc <__read_chk@plt+0x13f58>
   1a364:	mov	r1, sl
   1a368:	ldr	r3, [r5, r3]
   1a36c:	ldr	r3, [r3]
   1a370:	cmp	r3, #0
   1a374:	bne	1a3a0 <__read_chk@plt+0x13f1c>
   1a378:	mov	r0, r7
   1a37c:	bl	1ac40 <__read_chk@plt+0x147bc>
   1a380:	mov	r0, r6
   1a384:	mov	r1, r4
   1a388:	mov	r2, r7
   1a38c:	mov	r3, r9
   1a390:	bl	1b2c4 <__read_chk@plt+0x14e40>
   1a394:	mov	r0, r6
   1a398:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a39c:	b	55a8 <free@plt>
   1a3a0:	mov	r2, r8
   1a3a4:	mov	r0, r7
   1a3a8:	bl	1ec14 <__read_chk@plt+0x18790>
   1a3ac:	mov	r0, r6
   1a3b0:	mov	r1, r4
   1a3b4:	mov	r2, r7
   1a3b8:	mov	r3, r9
   1a3bc:	bl	1f3b8 <__read_chk@plt+0x18f34>
   1a3c0:	mov	r0, r6
   1a3c4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a3c8:	b	55a8 <free@plt>
   1a3cc:	strdeq	r6, [sl], -r4
   1a3d0:	andeq	r0, r0, r4, ror r6
   1a3d4:	muleq	r0, ip, r6
   1a3d8:	andeq	r9, r6, r0, ror lr
   1a3dc:	andeq	r0, r0, ip, ror #12
   1a3e0:	push	{r3, r4, r5, r6, r7, lr}
   1a3e4:	mov	r7, r0
   1a3e8:	ldr	r4, [pc, #132]	; 1a474 <__read_chk@plt+0x13ff0>
   1a3ec:	ldr	r3, [pc, #132]	; 1a478 <__read_chk@plt+0x13ff4>
   1a3f0:	add	r4, pc, r4
   1a3f4:	ldr	r3, [r4, r3]
   1a3f8:	ldr	r3, [r3]
   1a3fc:	tst	r3, #1024	; 0x400
   1a400:	bne	1a45c <__read_chk@plt+0x13fd8>
   1a404:	bl	6088 <strlen@plt>
   1a408:	add	r5, r0, #32
   1a40c:	mov	r0, #1
   1a410:	bic	r5, r5, #31
   1a414:	mov	r1, r5
   1a418:	bl	4935c <__read_chk@plt+0x42ed8>
   1a41c:	mov	r1, r7
   1a420:	mov	r2, r5
   1a424:	mov	r6, r0
   1a428:	bl	7ae18 <__read_chk@plt+0x74994>
   1a42c:	ldr	r3, [pc, #72]	; 1a47c <__read_chk@plt+0x13ff8>
   1a430:	mov	r2, r5
   1a434:	mov	r1, r6
   1a438:	ldr	r3, [r4, r3]
   1a43c:	ldr	r0, [r3]
   1a440:	bl	469c8 <__read_chk@plt+0x40544>
   1a444:	mov	r0, r6
   1a448:	mov	r1, r5
   1a44c:	bl	7b7fc <__read_chk@plt+0x75378>
   1a450:	mov	r0, r6
   1a454:	pop	{r3, r4, r5, r6, r7, lr}
   1a458:	b	55a8 <free@plt>
   1a45c:	ldr	r3, [pc, #24]	; 1a47c <__read_chk@plt+0x13ff8>
   1a460:	mov	r1, r0
   1a464:	ldr	r3, [r4, r3]
   1a468:	ldr	r0, [r3]
   1a46c:	pop	{r3, r4, r5, r6, r7, lr}
   1a470:	b	46a00 <__read_chk@plt+0x4057c>
   1a474:	andeq	r6, sl, ip, lsl #10
   1a478:	andeq	r0, r0, ip, lsr #12
   1a47c:	muleq	r0, ip, r6
   1a480:	ldr	r1, [pc, #416]	; 1a628 <__read_chk@plt+0x141a4>
   1a484:	ldr	r2, [pc, #416]	; 1a62c <__read_chk@plt+0x141a8>
   1a488:	add	r1, pc, r1
   1a48c:	ldr	r3, [pc, #412]	; 1a630 <__read_chk@plt+0x141ac>
   1a490:	push	{r4, r5, r6, r7, r8, lr}
   1a494:	sub	sp, sp, #16
   1a498:	ldr	r6, [r1, r2]
   1a49c:	mov	r5, r0
   1a4a0:	ldr	r2, [r6]
   1a4a4:	str	r2, [sp, #12]
   1a4a8:	ldr	r3, [r1, r3]
   1a4ac:	ldr	r3, [r3, #4028]	; 0xfbc
   1a4b0:	cmp	r3, #0
   1a4b4:	beq	1a4cc <__read_chk@plt+0x14048>
   1a4b8:	cmp	r0, #0
   1a4bc:	beq	1a4cc <__read_chk@plt+0x14048>
   1a4c0:	ldrb	r3, [r0]
   1a4c4:	cmp	r3, #0
   1a4c8:	bne	1a4e8 <__read_chk@plt+0x14064>
   1a4cc:	mov	r0, #1
   1a4d0:	ldr	r2, [sp, #12]
   1a4d4:	ldr	r3, [r6]
   1a4d8:	cmp	r2, r3
   1a4dc:	bne	1a5a0 <__read_chk@plt+0x1411c>
   1a4e0:	add	sp, sp, #16
   1a4e4:	pop	{r4, r5, r6, r7, r8, pc}
   1a4e8:	ldr	r0, [pc, #324]	; 1a634 <__read_chk@plt+0x141b0>
   1a4ec:	add	r0, pc, r0
   1a4f0:	bl	6388 <getenv@plt>
   1a4f4:	subs	r7, r0, #0
   1a4f8:	beq	1a580 <__read_chk@plt+0x140fc>
   1a4fc:	ldrb	r3, [r7]
   1a500:	cmp	r3, #0
   1a504:	ldreq	r7, [pc, #300]	; 1a638 <__read_chk@plt+0x141b4>
   1a508:	addeq	r7, pc, r7
   1a50c:	mov	r1, #0
   1a510:	mov	r0, #17
   1a514:	bl	74abc <__read_chk@plt+0x6e638>
   1a518:	mov	r8, r0
   1a51c:	bl	5d88 <fork@plt>
   1a520:	subs	r4, r0, #0
   1a524:	beq	1a5c0 <__read_chk@plt+0x1413c>
   1a528:	cmn	r4, #1
   1a52c:	addne	r5, sp, #8
   1a530:	bne	1a548 <__read_chk@plt+0x140c4>
   1a534:	b	1a5a4 <__read_chk@plt+0x14120>
   1a538:	bl	6214 <__errno_location@plt>
   1a53c:	ldr	r0, [r0]
   1a540:	cmp	r0, #4
   1a544:	bne	1a58c <__read_chk@plt+0x14108>
   1a548:	mov	r0, r4
   1a54c:	mov	r1, r5
   1a550:	mov	r2, #0
   1a554:	bl	5c80 <waitpid@plt>
   1a558:	cmn	r0, #1
   1a55c:	beq	1a538 <__read_chk@plt+0x140b4>
   1a560:	mov	r1, r8
   1a564:	mov	r0, #17
   1a568:	bl	74abc <__read_chk@plt+0x6e638>
   1a56c:	ldr	r0, [sp, #8]
   1a570:	tst	r0, #127	; 0x7f
   1a574:	bne	1a4cc <__read_chk@plt+0x14048>
   1a578:	ubfx	r0, r0, #8, #8
   1a57c:	b	1a4d0 <__read_chk@plt+0x1404c>
   1a580:	ldr	r7, [pc, #180]	; 1a63c <__read_chk@plt+0x141b8>
   1a584:	add	r7, pc, r7
   1a588:	b	1a50c <__read_chk@plt+0x14088>
   1a58c:	bl	5740 <strerror@plt>
   1a590:	mov	r1, r0
   1a594:	ldr	r0, [pc, #164]	; 1a640 <__read_chk@plt+0x141bc>
   1a598:	add	r0, pc, r0
   1a59c:	bl	3dae8 <__read_chk@plt+0x37664>
   1a5a0:	bl	5d64 <__stack_chk_fail@plt>
   1a5a4:	bl	6214 <__errno_location@plt>
   1a5a8:	ldr	r0, [r0]
   1a5ac:	bl	5740 <strerror@plt>
   1a5b0:	mov	r1, r0
   1a5b4:	ldr	r0, [pc, #136]	; 1a644 <__read_chk@plt+0x141c0>
   1a5b8:	add	r0, pc, r0
   1a5bc:	bl	3dae8 <__read_chk@plt+0x37664>
   1a5c0:	mov	r1, r4
   1a5c4:	mov	r0, #13
   1a5c8:	bl	74abc <__read_chk@plt+0x6e638>
   1a5cc:	ldr	r0, [pc, #116]	; 1a648 <__read_chk@plt+0x141c4>
   1a5d0:	mov	r1, r7
   1a5d4:	mov	r2, r5
   1a5d8:	add	r0, pc, r0
   1a5dc:	bl	402b0 <__read_chk@plt+0x39e2c>
   1a5e0:	ldr	r2, [pc, #100]	; 1a64c <__read_chk@plt+0x141c8>
   1a5e4:	mov	r1, r7
   1a5e8:	mov	r3, r5
   1a5ec:	add	r2, pc, r2
   1a5f0:	str	r4, [sp]
   1a5f4:	mov	r0, r7
   1a5f8:	bl	58cc <execl@plt>
   1a5fc:	bl	6214 <__errno_location@plt>
   1a600:	ldr	r0, [r0]
   1a604:	bl	5740 <strerror@plt>
   1a608:	mov	r1, r7
   1a60c:	mov	r2, r5
   1a610:	mov	r3, r0
   1a614:	ldr	r0, [pc, #52]	; 1a650 <__read_chk@plt+0x141cc>
   1a618:	add	r0, pc, r0
   1a61c:	bl	4005c <__read_chk@plt+0x39bd8>
   1a620:	mov	r0, #1
   1a624:	bl	6184 <_exit@plt>
   1a628:	andeq	r6, sl, r4, ror r4
   1a62c:	andeq	r0, r0, r8, asr #11
   1a630:	andeq	r0, r0, r4, ror r6
   1a634:	strdeq	r5, [r6], -r8
   1a638:	andeq	r5, r6, r4, ror #17
   1a63c:	andeq	r5, r6, r8, ror #16
   1a640:	andeq	r8, r6, r8, asr fp
   1a644:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   1a648:	andeq	r9, r6, r0, lsl ip
   1a64c:	strheq	fp, [r6], -r8
   1a650:	andeq	r9, r6, r8, ror #23
   1a654:	ldr	r3, [pc, #284]	; 1a778 <__read_chk@plt+0x142f4>
   1a658:	mvn	ip, #0
   1a65c:	push	{r4, r5, r6, r7, r8, lr}
   1a660:	add	r3, pc, r3
   1a664:	ldr	r4, [pc, #272]	; 1a77c <__read_chk@plt+0x142f8>
   1a668:	mov	r6, r2
   1a66c:	ldr	r5, [pc, #268]	; 1a780 <__read_chk@plt+0x142fc>
   1a670:	sub	sp, sp, #16
   1a674:	mov	r7, r0
   1a678:	mov	r8, r1
   1a67c:	ldr	r4, [r3, r4]
   1a680:	str	ip, [sp, #8]
   1a684:	ldr	r2, [r4]
   1a688:	str	r2, [sp, #12]
   1a68c:	ldr	r5, [r3, r5]
   1a690:	ldr	r3, [r5, #2892]	; 0xb4c
   1a694:	cmp	r3, #0
   1a698:	bne	1a6b4 <__read_chk@plt+0x14230>
   1a69c:	ldr	r2, [sp, #12]
   1a6a0:	ldr	r3, [r4]
   1a6a4:	cmp	r2, r3
   1a6a8:	bne	1a774 <__read_chk@plt+0x142f0>
   1a6ac:	add	sp, sp, #16
   1a6b0:	pop	{r4, r5, r6, r7, r8, pc}
   1a6b4:	add	r0, sp, #8
   1a6b8:	bl	2fe08 <__read_chk@plt+0x29984>
   1a6bc:	cmp	r0, #0
   1a6c0:	bne	1a74c <__read_chk@plt+0x142c8>
   1a6c4:	ldr	r3, [r5, #2892]	; 0xb4c
   1a6c8:	cmp	r3, #2
   1a6cc:	beq	1a718 <__read_chk@plt+0x14294>
   1a6d0:	subs	r2, r3, #3
   1a6d4:	mov	r1, r8
   1a6d8:	rsbs	r3, r2, #0
   1a6dc:	ldr	r0, [sp, #8]
   1a6e0:	adcs	r3, r3, r2
   1a6e4:	mov	r2, r6
   1a6e8:	str	r3, [sp]
   1a6ec:	mov	r3, #0
   1a6f0:	bl	30840 <__read_chk@plt+0x2a3bc>
   1a6f4:	mov	r1, r7
   1a6f8:	subs	r2, r0, #0
   1a6fc:	bne	1a73c <__read_chk@plt+0x142b8>
   1a700:	ldr	r0, [pc, #124]	; 1a784 <__read_chk@plt+0x14300>
   1a704:	add	r0, pc, r0
   1a708:	bl	401e0 <__read_chk@plt+0x39d5c>
   1a70c:	ldr	r0, [sp, #8]
   1a710:	bl	5a1c <close@plt>
   1a714:	b	1a69c <__read_chk@plt+0x14218>
   1a718:	ldr	r0, [pc, #104]	; 1a788 <__read_chk@plt+0x14304>
   1a71c:	mov	r1, r7
   1a720:	mov	r2, r6
   1a724:	add	r0, pc, r0
   1a728:	bl	47790 <__read_chk@plt+0x4130c>
   1a72c:	cmp	r0, #0
   1a730:	beq	1a75c <__read_chk@plt+0x142d8>
   1a734:	ldr	r3, [r5, #2892]	; 0xb4c
   1a738:	b	1a6d0 <__read_chk@plt+0x1424c>
   1a73c:	ldr	r0, [pc, #72]	; 1a78c <__read_chk@plt+0x14308>
   1a740:	add	r0, pc, r0
   1a744:	bl	401e0 <__read_chk@plt+0x39d5c>
   1a748:	b	1a70c <__read_chk@plt+0x14288>
   1a74c:	ldr	r0, [pc, #60]	; 1a790 <__read_chk@plt+0x1430c>
   1a750:	add	r0, pc, r0
   1a754:	bl	402b0 <__read_chk@plt+0x39e2c>
   1a758:	b	1a69c <__read_chk@plt+0x14218>
   1a75c:	ldr	r0, [pc, #48]	; 1a794 <__read_chk@plt+0x14310>
   1a760:	add	r0, pc, r0
   1a764:	bl	402b0 <__read_chk@plt+0x39e2c>
   1a768:	ldr	r0, [sp, #8]
   1a76c:	bl	5a1c <close@plt>
   1a770:	b	1a69c <__read_chk@plt+0x14218>
   1a774:	bl	5d64 <__stack_chk_fail@plt>
   1a778:	muleq	sl, ip, r2
   1a77c:	andeq	r0, r0, r8, asr #11
   1a780:	andeq	r0, r0, r4, ror r6
   1a784:	andeq	r9, r6, ip, ror fp
   1a788:	andeq	r9, r6, r4, lsr #22
   1a78c:	andeq	r9, r6, ip, asr fp
   1a790:	ldrdeq	r9, [r6], -r0
   1a794:	andeq	r9, r6, r4, lsl #22
   1a798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a79c:	sub	sp, sp, #1056	; 0x420
   1a7a0:	ldr	r4, [pc, #640]	; 1aa28 <__read_chk@plt+0x145a4>
   1a7a4:	sub	sp, sp, #12
   1a7a8:	ldr	r3, [pc, #636]	; 1aa2c <__read_chk@plt+0x145a8>
   1a7ac:	add	r4, pc, r4
   1a7b0:	ldr	r0, [pc, #632]	; 1aa30 <__read_chk@plt+0x145ac>
   1a7b4:	ldr	r3, [r4, r3]
   1a7b8:	add	r0, pc, r0
   1a7bc:	str	r3, [sp, #28]
   1a7c0:	ldr	r3, [r3]
   1a7c4:	str	r3, [sp, #1060]	; 0x424
   1a7c8:	bl	401e0 <__read_chk@plt+0x39d5c>
   1a7cc:	ldr	r3, [pc, #608]	; 1aa34 <__read_chk@plt+0x145b0>
   1a7d0:	ldr	r8, [r4, r3]
   1a7d4:	ldr	r3, [r8, #156]	; 0x9c
   1a7d8:	cmp	r3, #0
   1a7dc:	ble	1a98c <__read_chk@plt+0x14508>
   1a7e0:	ldr	r3, [pc, #592]	; 1aa38 <__read_chk@plt+0x145b4>
   1a7e4:	mov	r6, #0
   1a7e8:	ldr	fp, [pc, #588]	; 1aa3c <__read_chk@plt+0x145b8>
   1a7ec:	ldr	sl, [pc, #588]	; 1aa40 <__read_chk@plt+0x145bc>
   1a7f0:	ldr	r9, [pc, #588]	; 1aa44 <__read_chk@plt+0x145c0>
   1a7f4:	add	fp, pc, fp
   1a7f8:	ldr	r1, [pc, #584]	; 1aa48 <__read_chk@plt+0x145c4>
   1a7fc:	add	sl, pc, sl
   1a800:	ldr	r2, [pc, #580]	; 1aa4c <__read_chk@plt+0x145c8>
   1a804:	add	r9, pc, r9
   1a808:	ldr	r4, [r4, r3]
   1a80c:	add	r1, pc, r1
   1a810:	add	r2, pc, r2
   1a814:	str	r1, [sp, #20]
   1a818:	str	r2, [sp, #24]
   1a81c:	b	1a8b8 <__read_chk@plt+0x14434>
   1a820:	ldr	r3, [r8, #160]	; 0xa0
   1a824:	cmp	r3, #0
   1a828:	beq	1a980 <__read_chk@plt+0x144fc>
   1a82c:	mov	r0, r7
   1a830:	mov	r1, #0
   1a834:	bl	47310 <__read_chk@plt+0x40e8c>
   1a838:	ldrb	r7, [r0]
   1a83c:	mov	r5, r0
   1a840:	cmp	r7, #0
   1a844:	beq	1a9c4 <__read_chk@plt+0x14540>
   1a848:	mov	r1, #41	; 0x29
   1a84c:	ldr	r0, [r4]
   1a850:	bl	468e8 <__read_chk@plt+0x40464>
   1a854:	mov	r0, r5
   1a858:	bl	1a3e0 <__read_chk@plt+0x13f5c>
   1a85c:	mov	r0, r5
   1a860:	bl	6088 <strlen@plt>
   1a864:	mov	r1, r0
   1a868:	mov	r0, r5
   1a86c:	bl	7b7fc <__read_chk@plt+0x75378>
   1a870:	mov	r0, r5
   1a874:	bl	55a8 <free@plt>
   1a878:	ldr	r0, [r4]
   1a87c:	bl	46b24 <__read_chk@plt+0x406a0>
   1a880:	bl	47128 <__read_chk@plt+0x40ca4>
   1a884:	ldr	r0, [r4]
   1a888:	bl	466b0 <__read_chk@plt+0x4022c>
   1a88c:	cmp	r0, #14
   1a890:	beq	1a9d0 <__read_chk@plt+0x1454c>
   1a894:	cmp	r0, #15
   1a898:	bne	1a9d8 <__read_chk@plt+0x14554>
   1a89c:	mov	r0, r6
   1a8a0:	mov	r1, #1
   1a8a4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1a8a8:	ldr	r3, [r8, #156]	; 0x9c
   1a8ac:	cmp	r3, r0
   1a8b0:	mov	r6, r0
   1a8b4:	ble	1a98c <__read_chk@plt+0x14508>
   1a8b8:	mov	r1, #39	; 0x27
   1a8bc:	ldr	r0, [r4]
   1a8c0:	bl	468e8 <__read_chk@plt+0x40464>
   1a8c4:	ldr	r0, [r4]
   1a8c8:	bl	46b24 <__read_chk@plt+0x406a0>
   1a8cc:	bl	47128 <__read_chk@plt+0x40ca4>
   1a8d0:	ldr	r0, [r4]
   1a8d4:	bl	466b0 <__read_chk@plt+0x4022c>
   1a8d8:	subs	r3, r0, #40	; 0x28
   1a8dc:	movne	r3, #1
   1a8e0:	cmp	r0, #15
   1a8e4:	moveq	r5, #0
   1a8e8:	andne	r5, r3, #1
   1a8ec:	cmp	r5, #0
   1a8f0:	bne	1a9e8 <__read_chk@plt+0x14564>
   1a8f4:	cmp	r3, #0
   1a8f8:	bne	1a9b0 <__read_chk@plt+0x1452c>
   1a8fc:	add	r7, sp, #40	; 0x28
   1a900:	ldr	r0, [r4]
   1a904:	sub	r1, r7, #8
   1a908:	bl	46d90 <__read_chk@plt+0x4090c>
   1a90c:	mov	r5, r0
   1a910:	ldr	r0, [r4]
   1a914:	bl	43938 <__read_chk@plt+0x3d4b4>
   1a918:	cmp	r0, #0
   1a91c:	bgt	1a9f8 <__read_chk@plt+0x14574>
   1a920:	mov	r1, #10
   1a924:	mov	r0, r5
   1a928:	bl	640c <strchr@plt>
   1a92c:	sub	r7, r7, #4
   1a930:	mov	r1, #1024	; 0x400
   1a934:	mov	r2, #1
   1a938:	mov	r3, r1
   1a93c:	str	r9, [sp]
   1a940:	str	r5, [sp, #4]
   1a944:	cmp	r0, #0
   1a948:	mov	r0, r7
   1a94c:	moveq	ip, fp
   1a950:	movne	ip, sl
   1a954:	str	ip, [sp, #8]
   1a958:	bl	60b8 <__snprintf_chk@plt>
   1a95c:	mov	r0, r5
   1a960:	bl	55a8 <free@plt>
   1a964:	cmp	r6, #0
   1a968:	beq	1a820 <__read_chk@plt+0x1439c>
   1a96c:	ldr	r0, [sp, #20]
   1a970:	bl	4005c <__read_chk@plt+0x39bd8>
   1a974:	ldr	r3, [r8, #160]	; 0xa0
   1a978:	cmp	r3, #0
   1a97c:	bne	1a82c <__read_chk@plt+0x143a8>
   1a980:	ldr	r0, [sp, #24]
   1a984:	bl	40110 <__read_chk@plt+0x39c8c>
   1a988:	b	1a82c <__read_chk@plt+0x143a8>
   1a98c:	mov	r0, #0
   1a990:	ldr	r1, [sp, #28]
   1a994:	ldr	r2, [sp, #1060]	; 0x424
   1a998:	ldr	r3, [r1]
   1a99c:	cmp	r2, r3
   1a9a0:	bne	1aa24 <__read_chk@plt+0x145a0>
   1a9a4:	add	sp, sp, #1056	; 0x420
   1a9a8:	add	sp, sp, #12
   1a9ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9b0:	ldr	r0, [pc, #152]	; 1aa50 <__read_chk@plt+0x145cc>
   1a9b4:	add	r0, pc, r0
   1a9b8:	bl	401e0 <__read_chk@plt+0x39d5c>
   1a9bc:	mov	r0, r5
   1a9c0:	b	1a990 <__read_chk@plt+0x1450c>
   1a9c4:	bl	55a8 <free@plt>
   1a9c8:	mov	r0, r7
   1a9cc:	b	1a990 <__read_chk@plt+0x1450c>
   1a9d0:	mov	r0, #1
   1a9d4:	b	1a990 <__read_chk@plt+0x1450c>
   1a9d8:	mov	r1, r0
   1a9dc:	ldr	r0, [pc, #112]	; 1aa54 <__read_chk@plt+0x145d0>
   1a9e0:	add	r0, pc, r0
   1a9e4:	bl	471e0 <__read_chk@plt+0x40d5c>
   1a9e8:	mov	r1, r0
   1a9ec:	ldr	r0, [pc, #100]	; 1aa58 <__read_chk@plt+0x145d4>
   1a9f0:	add	r0, pc, r0
   1a9f4:	bl	471e0 <__read_chk@plt+0x40d5c>
   1a9f8:	mov	r1, r0
   1a9fc:	ldr	r2, [pc, #88]	; 1aa5c <__read_chk@plt+0x145d8>
   1aa00:	ldr	r0, [pc, #88]	; 1aa60 <__read_chk@plt+0x145dc>
   1aa04:	movw	r3, #433	; 0x1b1
   1aa08:	add	r2, pc, r2
   1aa0c:	add	r0, pc, r0
   1aa10:	bl	40110 <__read_chk@plt+0x39c8c>
   1aa14:	ldr	r1, [pc, #72]	; 1aa64 <__read_chk@plt+0x145e0>
   1aa18:	ldr	r0, [r4]
   1aa1c:	add	r1, pc, r1
   1aa20:	bl	467c0 <__read_chk@plt+0x4033c>
   1aa24:	bl	5d64 <__stack_chk_fail@plt>
   1aa28:	andeq	r6, sl, r0, asr r1
   1aa2c:	andeq	r0, r0, r8, asr #11
   1aa30:	andeq	r9, r6, ip, asr fp
   1aa34:	andeq	r0, r0, r4, ror r6
   1aa38:	muleq	r0, ip, r6
   1aa3c:	andeq	r9, r6, r4, lsl fp
   1aa40:	andeq	r5, r6, r0, lsl r6
   1aa44:	andeq	sl, r6, r4, lsr #31
   1aa48:	andeq	r9, r6, ip, lsl #23
   1aa4c:			; <UNDEFINED> instruction: 0x00069bb0
   1aa50:	andeq	r9, r6, r4, asr #19
   1aa54:	andeq	r9, r6, r0, lsr sl
   1aa58:	andeq	r9, r6, r0, asr r9
   1aa5c:	andeq	r9, r6, r0, lsl #19
   1aa60:	andeq	r4, r6, r0, lsr #20
   1aa64:	andeq	r4, r6, r0, asr sl
   1aa68:	push	{r4, r5, r6, r7, r8, r9, lr}
   1aa6c:	sub	sp, sp, #60	; 0x3c
   1aa70:	ldr	r5, [pc, #420]	; 1ac1c <__read_chk@plt+0x14798>
   1aa74:	mov	r2, r1
   1aa78:	ldr	r3, [pc, #416]	; 1ac20 <__read_chk@plt+0x1479c>
   1aa7c:	mov	r1, r0
   1aa80:	add	r5, pc, r5
   1aa84:	mov	r6, r0
   1aa88:	ldr	r8, [r5, r3]
   1aa8c:	ldr	r3, [r8]
   1aa90:	str	r3, [sp, #52]	; 0x34
   1aa94:	bl	479c0 <__read_chk@plt+0x4153c>
   1aa98:	subs	r4, r0, #0
   1aa9c:	bne	1abec <__read_chk@plt+0x14768>
   1aaa0:	mov	r0, r6
   1aaa4:	bl	5ff8 <BN_num_bits@plt>
   1aaa8:	mov	r1, #7
   1aaac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1aab0:	add	r1, r0, #7
   1aab4:	cmp	r0, #0
   1aab8:	movlt	r0, r1
   1aabc:	asr	r1, r0, #3
   1aac0:	sub	r3, r1, #1
   1aac4:	cmp	r3, #31
   1aac8:	bhi	1ac10 <__read_chk@plt+0x1478c>
   1aacc:	rsb	r1, r1, #32
   1aad0:	add	r7, sp, #20
   1aad4:	add	r1, r7, r1
   1aad8:	mov	r0, r6
   1aadc:	str	r4, [sp, #20]
   1aae0:	str	r4, [sp, #24]
   1aae4:	str	r4, [sp, #28]
   1aae8:	str	r4, [sp, #32]
   1aaec:	str	r4, [sp, #36]	; 0x24
   1aaf0:	str	r4, [sp, #40]	; 0x28
   1aaf4:	str	r4, [sp, #44]	; 0x2c
   1aaf8:	str	r4, [sp, #48]	; 0x30
   1aafc:	bl	56a4 <BN_bn2bin@plt>
   1ab00:	mov	r0, r4
   1ab04:	bl	56b1c <__read_chk@plt+0x50698>
   1ab08:	cmp	r0, #0
   1ab0c:	str	r0, [sp]
   1ab10:	beq	1abfc <__read_chk@plt+0x14778>
   1ab14:	mov	r1, r7
   1ab18:	mov	r2, #32
   1ab1c:	bl	56be8 <__read_chk@plt+0x50764>
   1ab20:	cmp	r0, #0
   1ab24:	blt	1abfc <__read_chk@plt+0x14778>
   1ab28:	ldr	r1, [pc, #244]	; 1ac24 <__read_chk@plt+0x147a0>
   1ab2c:	mov	r2, #16
   1ab30:	ldr	r0, [sp]
   1ab34:	add	r1, pc, r1
   1ab38:	bl	56be8 <__read_chk@plt+0x50764>
   1ab3c:	cmp	r0, #0
   1ab40:	blt	1abfc <__read_chk@plt+0x14778>
   1ab44:	add	r9, sp, #4
   1ab48:	ldr	r0, [sp]
   1ab4c:	mov	r2, #16
   1ab50:	mov	r1, r9
   1ab54:	bl	56c44 <__read_chk@plt+0x507c0>
   1ab58:	cmp	r0, #0
   1ab5c:	blt	1abfc <__read_chk@plt+0x14778>
   1ab60:	ldr	r0, [sp]
   1ab64:	add	r4, sp, #3
   1ab68:	bl	56d04 <__read_chk@plt+0x50880>
   1ab6c:	ldr	r0, [pc, #180]	; 1ac28 <__read_chk@plt+0x147a4>
   1ab70:	add	r6, sp, #19
   1ab74:	add	r0, pc, r0
   1ab78:	bl	401e0 <__read_chk@plt+0x39d5c>
   1ab7c:	ldr	r3, [pc, #168]	; 1ac2c <__read_chk@plt+0x147a8>
   1ab80:	mov	r1, #8
   1ab84:	ldr	r5, [r5, r3]
   1ab88:	ldr	r0, [r5]
   1ab8c:	bl	468e8 <__read_chk@plt+0x40464>
   1ab90:	ldrb	r1, [r4, #1]!
   1ab94:	ldr	r0, [r5]
   1ab98:	bl	4691c <__read_chk@plt+0x40498>
   1ab9c:	cmp	r4, r6
   1aba0:	bne	1ab90 <__read_chk@plt+0x1470c>
   1aba4:	ldr	r0, [r5]
   1aba8:	bl	46b24 <__read_chk@plt+0x406a0>
   1abac:	bl	47128 <__read_chk@plt+0x40ca4>
   1abb0:	mov	r0, r7
   1abb4:	mov	r1, #32
   1abb8:	bl	7b7fc <__read_chk@plt+0x75378>
   1abbc:	mov	r0, r9
   1abc0:	mov	r1, #16
   1abc4:	bl	7b7fc <__read_chk@plt+0x75378>
   1abc8:	mov	r0, sp
   1abcc:	mov	r1, #4
   1abd0:	bl	7b7fc <__read_chk@plt+0x75378>
   1abd4:	ldr	r2, [sp, #52]	; 0x34
   1abd8:	ldr	r3, [r8]
   1abdc:	cmp	r2, r3
   1abe0:	bne	1abf8 <__read_chk@plt+0x14774>
   1abe4:	add	sp, sp, #60	; 0x3c
   1abe8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1abec:	ldr	r0, [pc, #60]	; 1ac30 <__read_chk@plt+0x147ac>
   1abf0:	add	r0, pc, r0
   1abf4:	bl	471e0 <__read_chk@plt+0x40d5c>
   1abf8:	bl	5d64 <__stack_chk_fail@plt>
   1abfc:	ldr	r0, [pc, #48]	; 1ac34 <__read_chk@plt+0x147b0>
   1ac00:	ldr	r1, [pc, #48]	; 1ac38 <__read_chk@plt+0x147b4>
   1ac04:	add	r0, pc, r0
   1ac08:	add	r1, pc, r1
   1ac0c:	bl	3dae8 <__read_chk@plt+0x37664>
   1ac10:	ldr	r0, [pc, #36]	; 1ac3c <__read_chk@plt+0x147b8>
   1ac14:	add	r0, pc, r0
   1ac18:	bl	471e0 <__read_chk@plt+0x40d5c>
   1ac1c:	andeq	r5, sl, ip, ror lr
   1ac20:	andeq	r0, r0, r8, asr #11
   1ac24:	andeq	r8, sl, r0, asr r9
   1ac28:	andeq	r9, r6, ip, asr r9
   1ac2c:	muleq	r0, ip, r6
   1ac30:	andeq	r9, r6, r4, ror #16
   1ac34:			; <UNDEFINED> instruction: 0x000698bc
   1ac38:	andeq	r9, r6, r0, asr #13
   1ac3c:	andeq	r9, r6, r8, ror r8
   1ac40:	ldr	r2, [pc, #1532]	; 1b244 <__read_chk@plt+0x14dc0>
   1ac44:	ldr	r3, [pc, #1532]	; 1b248 <__read_chk@plt+0x14dc4>
   1ac48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ac4c:	add	r2, pc, r2
   1ac50:	sub	sp, sp, #68	; 0x44
   1ac54:	mov	r4, r1
   1ac58:	add	r1, sp, #19
   1ac5c:	mov	r5, r0
   1ac60:	str	r2, [sp]
   1ac64:	add	r7, sp, #27
   1ac68:	str	r1, [sp, #4]
   1ac6c:	mov	r6, r1
   1ac70:	ldr	r3, [r2, r3]
   1ac74:	ldr	r0, [pc, #1488]	; 1b24c <__read_chk@plt+0x14dc8>
   1ac78:	str	r3, [sp, #8]
   1ac7c:	add	r0, pc, r0
   1ac80:	ldr	r3, [r3]
   1ac84:	str	r3, [sp, #60]	; 0x3c
   1ac88:	bl	401e0 <__read_chk@plt+0x39d5c>
   1ac8c:	mov	r0, #2
   1ac90:	bl	471a0 <__read_chk@plt+0x40d1c>
   1ac94:	bl	46f98 <__read_chk@plt+0x40b14>
   1ac98:	strb	r0, [r6, #1]!
   1ac9c:	cmp	r6, r7
   1aca0:	bne	1ac94 <__read_chk@plt+0x14810>
   1aca4:	mov	r0, #0
   1aca8:	bl	28098 <__read_chk@plt+0x21c14>
   1acac:	subs	sl, r0, #0
   1acb0:	beq	1b228 <__read_chk@plt+0x14da4>
   1acb4:	bl	46fa8 <__read_chk@plt+0x40b24>
   1acb8:	ldr	r2, [pc, #1424]	; 1b250 <__read_chk@plt+0x14dcc>
   1acbc:	ldr	r1, [sp]
   1acc0:	ldr	r3, [sl, #8]
   1acc4:	ldr	r6, [r1, r2]
   1acc8:	ldr	r1, [r3, #20]
   1accc:	mov	r8, r0
   1acd0:	ldr	r0, [r6]
   1acd4:	bl	46cdc <__read_chk@plt+0x40858>
   1acd8:	ldr	r3, [sl, #8]
   1acdc:	ldr	r0, [r6]
   1ace0:	ldr	r1, [r3, #16]
   1ace4:	bl	46cdc <__read_chk@plt+0x40858>
   1ace8:	ldr	r3, [sl, #8]
   1acec:	ldr	r0, [r3, #16]
   1acf0:	bl	5ff8 <BN_num_bits@plt>
   1acf4:	cmp	r8, r0
   1acf8:	beq	1ad1c <__read_chk@plt+0x14898>
   1acfc:	mov	r1, r0
   1ad00:	ldr	r0, [pc, #1356]	; 1b254 <__read_chk@plt+0x14dd0>
   1ad04:	mov	r2, r8
   1ad08:	add	r0, pc, r0
   1ad0c:	bl	40110 <__read_chk@plt+0x39c8c>
   1ad10:	ldr	r0, [pc, #1344]	; 1b258 <__read_chk@plt+0x14dd4>
   1ad14:	add	r0, pc, r0
   1ad18:	bl	40110 <__read_chk@plt+0x39c8c>
   1ad1c:	mov	r0, #0
   1ad20:	bl	28098 <__read_chk@plt+0x21c14>
   1ad24:	subs	r9, r0, #0
   1ad28:	beq	1b228 <__read_chk@plt+0x14da4>
   1ad2c:	bl	46fa8 <__read_chk@plt+0x40b24>
   1ad30:	ldr	r3, [r9, #8]
   1ad34:	ldr	r1, [r3, #20]
   1ad38:	mov	r8, r0
   1ad3c:	ldr	r0, [r6]
   1ad40:	bl	46cdc <__read_chk@plt+0x40858>
   1ad44:	ldr	r3, [r9, #8]
   1ad48:	ldr	r0, [r6]
   1ad4c:	ldr	r1, [r3, #16]
   1ad50:	bl	46cdc <__read_chk@plt+0x40858>
   1ad54:	ldr	r3, [r9, #8]
   1ad58:	ldr	r0, [r3, #16]
   1ad5c:	bl	5ff8 <BN_num_bits@plt>
   1ad60:	cmp	r8, r0
   1ad64:	beq	1ad88 <__read_chk@plt+0x14904>
   1ad68:	mov	r1, r0
   1ad6c:	ldr	r0, [pc, #1256]	; 1b25c <__read_chk@plt+0x14dd8>
   1ad70:	mov	r2, r8
   1ad74:	add	r0, pc, r0
   1ad78:	bl	40110 <__read_chk@plt+0x39c8c>
   1ad7c:	ldr	r0, [pc, #1244]	; 1b260 <__read_chk@plt+0x14ddc>
   1ad80:	add	r0, pc, r0
   1ad84:	bl	40110 <__read_chk@plt+0x39c8c>
   1ad88:	bl	46fa8 <__read_chk@plt+0x40b24>
   1ad8c:	mov	r1, r0
   1ad90:	ldr	r0, [r6]
   1ad94:	bl	42960 <__read_chk@plt+0x3c4dc>
   1ad98:	bl	46fa8 <__read_chk@plt+0x40b24>
   1ad9c:	str	r0, [sp, #12]
   1ada0:	bl	46fa8 <__read_chk@plt+0x40b24>
   1ada4:	ldr	r3, [pc, #1208]	; 1b264 <__read_chk@plt+0x14de0>
   1ada8:	add	r3, pc, r3
   1adac:	str	r0, [r3]
   1adb0:	ldr	r0, [r6]
   1adb4:	bl	43938 <__read_chk@plt+0x3d4b4>
   1adb8:	cmp	r0, #0
   1adbc:	bgt	1b1fc <__read_chk@plt+0x14d78>
   1adc0:	ldr	r3, [sl, #8]
   1adc4:	ldr	r0, [r3, #16]
   1adc8:	bl	5ff8 <BN_num_bits@plt>
   1adcc:	ldr	r3, [r9, #8]
   1add0:	mov	r8, r0
   1add4:	ldr	r0, [r3, #16]
   1add8:	bl	5ff8 <BN_num_bits@plt>
   1addc:	mov	r1, r8
   1ade0:	mov	r2, r0
   1ade4:	ldr	r0, [pc, #1148]	; 1b268 <__read_chk@plt+0x14de4>
   1ade8:	add	r0, pc, r0
   1adec:	bl	401e0 <__read_chk@plt+0x39d5c>
   1adf0:	mov	r0, r5
   1adf4:	mov	r1, r4
   1adf8:	mov	r2, r9
   1adfc:	bl	19e6c <__read_chk@plt+0x139e8>
   1ae00:	cmn	r0, #1
   1ae04:	beq	1b1f0 <__read_chk@plt+0x14d6c>
   1ae08:	ldr	r0, [r9, #8]
   1ae0c:	add	r5, sp, #28
   1ae10:	ldr	r1, [sl, #8]
   1ae14:	add	r2, sp, #20
   1ae18:	ldr	r3, [pc, #1100]	; 1b26c <__read_chk@plt+0x14de8>
   1ae1c:	ldr	r0, [r0, #16]
   1ae20:	add	r3, pc, r3
   1ae24:	ldr	r1, [r1, #16]
   1ae28:	bl	67fb0 <__read_chk@plt+0x61b2c>
   1ae2c:	mov	r0, r5
   1ae30:	mov	r1, #32
   1ae34:	bl	74550 <__read_chk@plt+0x6e0cc>
   1ae38:	bl	6400 <BN_new@plt>
   1ae3c:	subs	r4, r0, #0
   1ae40:	beq	1b18c <__read_chk@plt+0x14d08>
   1ae44:	mov	r1, #0
   1ae48:	ldr	r8, [pc, #1056]	; 1b270 <__read_chk@plt+0x14dec>
   1ae4c:	bl	5dac <BN_set_word@plt>
   1ae50:	mov	fp, #0
   1ae54:	add	r8, pc, r8
   1ae58:	cmp	r0, #0
   1ae5c:	bne	1ae98 <__read_chk@plt+0x14a14>
   1ae60:	b	1b1e4 <__read_chk@plt+0x14d60>
   1ae64:	ldrb	r1, [fp, r8]
   1ae68:	mov	r0, r4
   1ae6c:	ldrb	r3, [r5, fp]
   1ae70:	eor	r1, r1, r3
   1ae74:	bl	5a94 <BN_add_word@plt>
   1ae78:	cmp	r0, #0
   1ae7c:	beq	1aecc <__read_chk@plt+0x14a48>
   1ae80:	mov	r0, fp
   1ae84:	mov	r1, #1
   1ae88:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1ae8c:	cmp	r0, #32
   1ae90:	mov	fp, r0
   1ae94:	beq	1aed8 <__read_chk@plt+0x14a54>
   1ae98:	mov	r0, r4
   1ae9c:	mov	r1, r4
   1aea0:	mov	r2, #8
   1aea4:	bl	6430 <BN_lshift@plt>
   1aea8:	cmp	r0, #0
   1aeac:	beq	1b14c <__read_chk@plt+0x14cc8>
   1aeb0:	cmp	fp, #15
   1aeb4:	ble	1ae64 <__read_chk@plt+0x149e0>
   1aeb8:	mov	r0, r4
   1aebc:	ldrb	r1, [r5, fp]
   1aec0:	bl	5a94 <BN_add_word@plt>
   1aec4:	cmp	r0, #0
   1aec8:	bne	1ae80 <__read_chk@plt+0x149fc>
   1aecc:	ldr	r0, [pc, #928]	; 1b274 <__read_chk@plt+0x14df0>
   1aed0:	add	r0, pc, r0
   1aed4:	bl	3dae8 <__read_chk@plt+0x37664>
   1aed8:	ldr	r2, [sl, #8]
   1aedc:	ldr	r3, [r9, #8]
   1aee0:	ldr	r0, [r2, #16]
   1aee4:	ldr	r1, [r3, #16]
   1aee8:	bl	5fd4 <BN_cmp@plt>
   1aeec:	cmp	r0, #0
   1aef0:	blt	1b0a8 <__read_chk@plt+0x14c24>
   1aef4:	ldr	r3, [sl, #8]
   1aef8:	ldr	r0, [r3, #16]
   1aefc:	bl	5ff8 <BN_num_bits@plt>
   1af00:	ldr	r3, [r9, #8]
   1af04:	mov	r8, r0
   1af08:	ldr	r0, [r3, #16]
   1af0c:	bl	5ff8 <BN_num_bits@plt>
   1af10:	mov	r1, #128	; 0x80
   1af14:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1af18:	cmp	r8, r0
   1af1c:	blt	1b158 <__read_chk@plt+0x14cd4>
   1af20:	mov	r0, r4
   1af24:	mov	r1, r4
   1af28:	ldr	r2, [r9, #8]
   1af2c:	bl	47868 <__read_chk@plt+0x413e4>
   1af30:	cmp	r0, #0
   1af34:	bne	1b104 <__read_chk@plt+0x14c80>
   1af38:	mov	r0, r4
   1af3c:	mov	r1, r4
   1af40:	ldr	r2, [sl, #8]
   1af44:	bl	47868 <__read_chk@plt+0x413e4>
   1af48:	cmp	r0, #0
   1af4c:	bne	1b104 <__read_chk@plt+0x14c80>
   1af50:	mov	r0, sl
   1af54:	bl	27e40 <__read_chk@plt+0x219bc>
   1af58:	mov	r0, r9
   1af5c:	bl	27e40 <__read_chk@plt+0x219bc>
   1af60:	ldr	r3, [pc, #784]	; 1b278 <__read_chk@plt+0x14df4>
   1af64:	ldr	r2, [sp]
   1af68:	ldr	r8, [r2, r3]
   1af6c:	ldr	r3, [r8, #160]	; 0xa0
   1af70:	cmn	r3, #1
   1af74:	beq	1b11c <__read_chk@plt+0x14c98>
   1af78:	cmn	r3, #2
   1af7c:	beq	1af9c <__read_chk@plt+0x14b18>
   1af80:	mov	r0, #1
   1af84:	bl	3c4f0 <__read_chk@plt+0x3606c>
   1af88:	ldr	r3, [r8, #160]	; 0xa0
   1af8c:	mov	r2, #1
   1af90:	lsl	r2, r2, r3
   1af94:	tst	r0, r2
   1af98:	bne	1b09c <__read_chk@plt+0x14c18>
   1af9c:	mov	r0, #3
   1afa0:	bl	3c734 <__read_chk@plt+0x362b0>
   1afa4:	mov	r1, r0
   1afa8:	ldr	r0, [pc, #716]	; 1b27c <__read_chk@plt+0x14df8>
   1afac:	add	r0, pc, r0
   1afb0:	bl	40110 <__read_chk@plt+0x39c8c>
   1afb4:	ldr	r1, [sp, #12]
   1afb8:	mov	r3, #3
   1afbc:	str	r3, [r8, #160]	; 0xa0
   1afc0:	and	r2, r1, #8
   1afc4:	cmp	r2, #0
   1afc8:	beq	1b1cc <__read_chk@plt+0x14d48>
   1afcc:	mov	r0, r3
   1afd0:	add	r9, sp, #19
   1afd4:	bl	3c734 <__read_chk@plt+0x362b0>
   1afd8:	mov	r1, r0
   1afdc:	ldr	r0, [pc, #668]	; 1b280 <__read_chk@plt+0x14dfc>
   1afe0:	add	r0, pc, r0
   1afe4:	bl	401e0 <__read_chk@plt+0x39d5c>
   1afe8:	ldr	r0, [r6]
   1afec:	mov	r1, #3
   1aff0:	bl	468e8 <__read_chk@plt+0x40464>
   1aff4:	ldr	r0, [r6]
   1aff8:	ldr	r1, [r8, #160]	; 0xa0
   1affc:	bl	4691c <__read_chk@plt+0x40498>
   1b000:	ldrb	r1, [r9, #1]!
   1b004:	ldr	r0, [r6]
   1b008:	bl	4691c <__read_chk@plt+0x40498>
   1b00c:	cmp	r9, r7
   1b010:	bne	1b000 <__read_chk@plt+0x14b7c>
   1b014:	mov	r1, r4
   1b018:	ldr	r0, [r6]
   1b01c:	bl	46a70 <__read_chk@plt+0x405ec>
   1b020:	mov	r0, r4
   1b024:	bl	5c50 <BN_clear_free@plt>
   1b028:	mov	r1, #3
   1b02c:	ldr	r0, [r6]
   1b030:	bl	46958 <__read_chk@plt+0x404d4>
   1b034:	ldr	r0, [r6]
   1b038:	bl	46b24 <__read_chk@plt+0x406a0>
   1b03c:	bl	47128 <__read_chk@plt+0x40ca4>
   1b040:	ldr	r0, [pc, #572]	; 1b284 <__read_chk@plt+0x14e00>
   1b044:	add	r0, pc, r0
   1b048:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b04c:	ldr	r3, [r8, #160]	; 0xa0
   1b050:	mov	r2, #32
   1b054:	ldr	r0, [r6]
   1b058:	mov	r1, r5
   1b05c:	bl	42a14 <__read_chk@plt+0x3c590>
   1b060:	mov	r1, #32
   1b064:	mov	r0, r5
   1b068:	bl	7b7fc <__read_chk@plt+0x75378>
   1b06c:	mov	r0, #14
   1b070:	bl	471a0 <__read_chk@plt+0x40d1c>
   1b074:	ldr	r0, [pc, #524]	; 1b288 <__read_chk@plt+0x14e04>
   1b078:	add	r0, pc, r0
   1b07c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b080:	ldr	r1, [sp, #8]
   1b084:	ldr	r2, [sp, #60]	; 0x3c
   1b088:	ldr	r3, [r1]
   1b08c:	cmp	r2, r3
   1b090:	bne	1b240 <__read_chk@plt+0x14dbc>
   1b094:	add	sp, sp, #68	; 0x44
   1b098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b09c:	ldr	r1, [sp, #12]
   1b0a0:	and	r2, r1, r2
   1b0a4:	b	1afc4 <__read_chk@plt+0x14b40>
   1b0a8:	ldr	r3, [r9, #8]
   1b0ac:	ldr	r0, [r3, #16]
   1b0b0:	bl	5ff8 <BN_num_bits@plt>
   1b0b4:	ldr	r3, [sl, #8]
   1b0b8:	mov	r8, r0
   1b0bc:	ldr	r0, [r3, #16]
   1b0c0:	bl	5ff8 <BN_num_bits@plt>
   1b0c4:	mov	r1, #128	; 0x80
   1b0c8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1b0cc:	cmp	r8, r0
   1b0d0:	blt	1b198 <__read_chk@plt+0x14d14>
   1b0d4:	mov	r0, r4
   1b0d8:	mov	r1, r4
   1b0dc:	ldr	r2, [sl, #8]
   1b0e0:	bl	47868 <__read_chk@plt+0x413e4>
   1b0e4:	cmp	r0, #0
   1b0e8:	bne	1b104 <__read_chk@plt+0x14c80>
   1b0ec:	mov	r0, r4
   1b0f0:	mov	r1, r4
   1b0f4:	ldr	r2, [r9, #8]
   1b0f8:	bl	47868 <__read_chk@plt+0x413e4>
   1b0fc:	cmp	r0, #0
   1b100:	beq	1af50 <__read_chk@plt+0x14acc>
   1b104:	ldr	r1, [pc, #384]	; 1b28c <__read_chk@plt+0x14e08>
   1b108:	ldr	r0, [pc, #384]	; 1b290 <__read_chk@plt+0x14e0c>
   1b10c:	add	r1, pc, r1
   1b110:	add	r0, pc, r0
   1b114:	add	r1, r1, #28
   1b118:	bl	3dae8 <__read_chk@plt+0x37664>
   1b11c:	mov	r0, #1
   1b120:	bl	3c4f0 <__read_chk@plt+0x3606c>
   1b124:	ldr	r1, [sp, #12]
   1b128:	and	r3, r1, #8
   1b12c:	tst	r0, r3
   1b130:	ldreq	r3, [r8, #160]	; 0xa0
   1b134:	moveq	r2, #1
   1b138:	andeq	r2, r1, r2, lsl r3
   1b13c:	beq	1afc4 <__read_chk@plt+0x14b40>
   1b140:	mov	r3, #3
   1b144:	str	r3, [r8, #160]	; 0xa0
   1b148:	b	1afcc <__read_chk@plt+0x14b48>
   1b14c:	ldr	r0, [pc, #320]	; 1b294 <__read_chk@plt+0x14e10>
   1b150:	add	r0, pc, r0
   1b154:	bl	3dae8 <__read_chk@plt+0x37664>
   1b158:	ldr	r3, [sl, #8]
   1b15c:	ldr	r0, [r3, #16]
   1b160:	bl	5ff8 <BN_num_bits@plt>
   1b164:	ldr	r3, [r9, #8]
   1b168:	mov	r4, r0
   1b16c:	ldr	r0, [r3, #16]
   1b170:	bl	5ff8 <BN_num_bits@plt>
   1b174:	mov	r1, r4
   1b178:	mov	r3, #128	; 0x80
   1b17c:	mov	r2, r0
   1b180:	ldr	r0, [pc, #272]	; 1b298 <__read_chk@plt+0x14e14>
   1b184:	add	r0, pc, r0
   1b188:	bl	3dae8 <__read_chk@plt+0x37664>
   1b18c:	ldr	r0, [pc, #264]	; 1b29c <__read_chk@plt+0x14e18>
   1b190:	add	r0, pc, r0
   1b194:	bl	3dae8 <__read_chk@plt+0x37664>
   1b198:	ldr	r3, [r9, #8]
   1b19c:	ldr	r0, [r3, #16]
   1b1a0:	bl	5ff8 <BN_num_bits@plt>
   1b1a4:	ldr	r3, [sl, #8]
   1b1a8:	mov	r4, r0
   1b1ac:	ldr	r0, [r3, #16]
   1b1b0:	bl	5ff8 <BN_num_bits@plt>
   1b1b4:	mov	r1, r4
   1b1b8:	mov	r3, #128	; 0x80
   1b1bc:	mov	r2, r0
   1b1c0:	ldr	r0, [pc, #216]	; 1b2a0 <__read_chk@plt+0x14e1c>
   1b1c4:	add	r0, pc, r0
   1b1c8:	bl	3dae8 <__read_chk@plt+0x37664>
   1b1cc:	mov	r0, r3
   1b1d0:	bl	3c734 <__read_chk@plt+0x362b0>
   1b1d4:	mov	r1, r0
   1b1d8:	ldr	r0, [pc, #196]	; 1b2a4 <__read_chk@plt+0x14e20>
   1b1dc:	add	r0, pc, r0
   1b1e0:	bl	3dae8 <__read_chk@plt+0x37664>
   1b1e4:	ldr	r0, [pc, #188]	; 1b2a8 <__read_chk@plt+0x14e24>
   1b1e8:	add	r0, pc, r0
   1b1ec:	bl	3dae8 <__read_chk@plt+0x37664>
   1b1f0:	ldr	r0, [pc, #180]	; 1b2ac <__read_chk@plt+0x14e28>
   1b1f4:	add	r0, pc, r0
   1b1f8:	bl	3dae8 <__read_chk@plt+0x37664>
   1b1fc:	mov	r1, r0
   1b200:	ldr	r2, [pc, #168]	; 1b2b0 <__read_chk@plt+0x14e2c>
   1b204:	ldr	r0, [pc, #168]	; 1b2b4 <__read_chk@plt+0x14e30>
   1b208:	movw	r3, #555	; 0x22b
   1b20c:	add	r2, pc, r2
   1b210:	add	r0, pc, r0
   1b214:	bl	40110 <__read_chk@plt+0x39c8c>
   1b218:	ldr	r1, [pc, #152]	; 1b2b8 <__read_chk@plt+0x14e34>
   1b21c:	ldr	r0, [r6]
   1b220:	add	r1, pc, r1
   1b224:	bl	467c0 <__read_chk@plt+0x4033c>
   1b228:	ldr	r1, [pc, #140]	; 1b2bc <__read_chk@plt+0x14e38>
   1b22c:	ldr	r0, [pc, #140]	; 1b2c0 <__read_chk@plt+0x14e3c>
   1b230:	add	r1, pc, r1
   1b234:	add	r0, pc, r0
   1b238:	add	r1, r1, #28
   1b23c:	bl	3dae8 <__read_chk@plt+0x37664>
   1b240:	bl	5d64 <__stack_chk_fail@plt>
   1b244:			; <UNDEFINED> instruction: 0x000a5cb0
   1b248:	andeq	r0, r0, r8, asr #11
   1b24c:	andeq	r9, r6, r0, lsl #17
   1b250:	muleq	r0, ip, r6
   1b254:	andeq	r9, r6, r4, lsr r8
   1b258:	andeq	r9, r6, r8, lsl #17
   1b25c:	andeq	r9, r6, r4, ror #16
   1b260:	andeq	r9, r6, ip, lsl r8
   1b264:	andeq	r6, sl, r0, ror #18
   1b268:	andeq	r9, r6, r0, asr r8
   1b26c:	andeq	r8, sl, r4, ror #12
   1b270:	andeq	r8, sl, r0, lsr r6
   1b274:	andeq	r9, r6, r8, lsl r8
   1b278:	andeq	r0, r0, r4, ror r6
   1b27c:	andeq	r9, r6, r0, lsr #16
   1b280:	andeq	r9, r6, r0, asr r8
   1b284:	andeq	r9, r6, r4, lsl #16
   1b288:	andeq	r9, r6, ip, ror #15
   1b28c:			; <UNDEFINED> instruction: 0x000691bc
   1b290:	andeq	r9, r6, r8, asr #12
   1b294:	andeq	r9, r6, ip, ror r5
   1b298:	strdeq	r9, [r6], -r4
   1b29c:	andeq	r9, r6, r8, lsl #10
   1b2a0:	andeq	r9, r6, r0, asr #10
   1b2a4:	andeq	r9, r6, ip, lsl r6
   1b2a8:	andeq	r9, r6, r8, asr #9
   1b2ac:	andeq	r9, r6, r4, lsl #9
   1b2b0:	andeq	r9, r6, ip, ror r1
   1b2b4:	andeq	r4, r6, ip, lsl r2
   1b2b8:	andeq	r4, r6, ip, asr #4
   1b2bc:	muleq	r6, r8, r0
   1b2c0:	andeq	r9, r6, r8, ror #5
   1b2c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b2c8:	mov	r7, r0
   1b2cc:	ldr	r9, [pc, #2924]	; 1be40 <__read_chk@plt+0x159bc>
   1b2d0:	sub	sp, sp, #396	; 0x18c
   1b2d4:	ldr	r0, [pc, #2920]	; 1be44 <__read_chk@plt+0x159c0>
   1b2d8:	mov	r5, r3
   1b2dc:	add	r9, pc, r9
   1b2e0:	ldr	r6, [pc, #2912]	; 1be48 <__read_chk@plt+0x159c4>
   1b2e4:	str	r2, [sp, #28]
   1b2e8:	mov	fp, r1
   1b2ec:	ldr	r0, [r9, r0]
   1b2f0:	add	r6, pc, r6
   1b2f4:	ldr	r2, [r6]
   1b2f8:	ldr	r3, [r0]
   1b2fc:	cmp	r2, #0
   1b300:	str	r0, [sp, #20]
   1b304:	str	r3, [sp, #388]	; 0x184
   1b308:	beq	1bd18 <__read_chk@plt+0x15894>
   1b30c:	ldr	r3, [pc, #2872]	; 1be4c <__read_chk@plt+0x159c8>
   1b310:	mov	r1, #4
   1b314:	ldr	r4, [r9, r3]
   1b318:	ldr	r0, [r4]
   1b31c:	bl	468e8 <__read_chk@plt+0x40464>
   1b320:	mov	r1, fp
   1b324:	ldr	r0, [r4]
   1b328:	bl	46a00 <__read_chk@plt+0x4057c>
   1b32c:	ldr	r0, [r4]
   1b330:	bl	46b24 <__read_chk@plt+0x406a0>
   1b334:	bl	47128 <__read_chk@plt+0x40ca4>
   1b338:	ldr	r0, [r4]
   1b33c:	bl	466b0 <__read_chk@plt+0x4022c>
   1b340:	cmp	r0, #14
   1b344:	beq	1b63c <__read_chk@plt+0x151b8>
   1b348:	cmp	r0, #15
   1b34c:	bne	1bd60 <__read_chk@plt+0x158dc>
   1b350:	ldr	r3, [r6]
   1b354:	tst	r3, #16
   1b358:	beq	1b4f0 <__read_chk@plt+0x1506c>
   1b35c:	ldr	r2, [pc, #2796]	; 1be50 <__read_chk@plt+0x159cc>
   1b360:	ldr	r2, [r9, r2]
   1b364:	ldr	r2, [r2, #40]	; 0x28
   1b368:	cmp	r2, #0
   1b36c:	beq	1b4f0 <__read_chk@plt+0x1506c>
   1b370:	ldr	r6, [r5, #4]
   1b374:	cmp	r6, #0
   1b378:	ble	1b4f0 <__read_chk@plt+0x1506c>
   1b37c:	ldr	r3, [pc, #2768]	; 1be54 <__read_chk@plt+0x159d0>
   1b380:	mov	sl, #0
   1b384:	ldr	r2, [pc, #2764]	; 1be58 <__read_chk@plt+0x159d4>
   1b388:	ldr	r8, [pc, #2764]	; 1be5c <__read_chk@plt+0x159d8>
   1b38c:	add	r3, pc, r3
   1b390:	add	r2, pc, r2
   1b394:	str	r2, [sp, #24]
   1b398:	ldr	r2, [pc, #2752]	; 1be60 <__read_chk@plt+0x159dc>
   1b39c:	add	r8, pc, r8
   1b3a0:	str	r9, [sp, #36]	; 0x24
   1b3a4:	mov	r9, sl
   1b3a8:	add	r2, pc, r2
   1b3ac:	str	fp, [sp, #32]
   1b3b0:	str	r2, [sp, #40]	; 0x28
   1b3b4:	mov	sl, r3
   1b3b8:	b	1b3d4 <__read_chk@plt+0x14f50>
   1b3bc:	mov	r0, r9
   1b3c0:	mov	r1, #1
   1b3c4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1b3c8:	cmp	r6, r0
   1b3cc:	mov	r9, r0
   1b3d0:	ble	1b4dc <__read_chk@plt+0x15058>
   1b3d4:	ldr	r2, [r5]
   1b3d8:	ldr	fp, [r2, r9, lsl #2]
   1b3dc:	cmp	fp, #0
   1b3e0:	beq	1b3bc <__read_chk@plt+0x14f38>
   1b3e4:	ldr	r1, [fp]
   1b3e8:	cmp	r1, #0
   1b3ec:	bne	1b3bc <__read_chk@plt+0x14f38>
   1b3f0:	mov	r0, r8
   1b3f4:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b3f8:	ldr	r0, [r4]
   1b3fc:	mov	r1, #35	; 0x23
   1b400:	bl	468e8 <__read_chk@plt+0x40464>
   1b404:	ldr	r0, [r4]
   1b408:	mov	r1, r7
   1b40c:	bl	46a00 <__read_chk@plt+0x4057c>
   1b410:	ldr	r1, [fp, #8]
   1b414:	ldr	r6, [r4]
   1b418:	ldr	r0, [r1, #16]
   1b41c:	bl	5ff8 <BN_num_bits@plt>
   1b420:	mov	r1, r0
   1b424:	mov	r0, r6
   1b428:	bl	46958 <__read_chk@plt+0x404d4>
   1b42c:	ldr	r1, [fp, #8]
   1b430:	ldr	r0, [r4]
   1b434:	ldr	r1, [r1, #20]
   1b438:	bl	46a70 <__read_chk@plt+0x405ec>
   1b43c:	ldr	r1, [fp, #8]
   1b440:	ldr	r0, [r4]
   1b444:	ldr	r1, [r1, #16]
   1b448:	bl	46a70 <__read_chk@plt+0x405ec>
   1b44c:	ldr	r0, [r4]
   1b450:	bl	46b24 <__read_chk@plt+0x406a0>
   1b454:	bl	47128 <__read_chk@plt+0x40ca4>
   1b458:	ldr	r0, [r4]
   1b45c:	bl	466b0 <__read_chk@plt+0x4022c>
   1b460:	cmp	r0, #15
   1b464:	beq	1b8b8 <__read_chk@plt+0x15434>
   1b468:	cmp	r0, #7
   1b46c:	bne	1bd4c <__read_chk@plt+0x158c8>
   1b470:	bl	6400 <BN_new@plt>
   1b474:	subs	r6, r0, #0
   1b478:	beq	1bd40 <__read_chk@plt+0x158bc>
   1b47c:	ldr	r0, [r4]
   1b480:	mov	r1, r6
   1b484:	bl	46cdc <__read_chk@plt+0x40858>
   1b488:	ldr	r0, [r4]
   1b48c:	bl	43938 <__read_chk@plt+0x3d4b4>
   1b490:	cmp	r0, #0
   1b494:	bgt	1bdbc <__read_chk@plt+0x15938>
   1b498:	mov	r0, sl
   1b49c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b4a0:	ldr	r1, [fp, #8]
   1b4a4:	mov	r0, r6
   1b4a8:	bl	1aa68 <__read_chk@plt+0x145e4>
   1b4ac:	mov	r0, r6
   1b4b0:	bl	5c50 <BN_clear_free@plt>
   1b4b4:	ldr	r0, [r4]
   1b4b8:	bl	466b0 <__read_chk@plt+0x4022c>
   1b4bc:	cmp	r0, #14
   1b4c0:	beq	1b630 <__read_chk@plt+0x151ac>
   1b4c4:	cmp	r0, #15
   1b4c8:	bne	1bdac <__read_chk@plt+0x15928>
   1b4cc:	ldr	r0, [sp, #24]
   1b4d0:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b4d4:	ldr	r6, [r5, #4]
   1b4d8:	b	1b3bc <__read_chk@plt+0x14f38>
   1b4dc:	ldr	r3, [pc, #2432]	; 1be64 <__read_chk@plt+0x159e0>
   1b4e0:	ldr	fp, [sp, #32]
   1b4e4:	add	r3, pc, r3
   1b4e8:	ldr	r9, [sp, #36]	; 0x24
   1b4ec:	ldr	r3, [r3]
   1b4f0:	tst	r3, #4
   1b4f4:	beq	1b50c <__read_chk@plt+0x15088>
   1b4f8:	ldr	r2, [pc, #2384]	; 1be50 <__read_chk@plt+0x159cc>
   1b4fc:	ldr	sl, [r9, r2]
   1b500:	ldr	r2, [sl, #44]	; 0x2c
   1b504:	cmp	r2, #0
   1b508:	bne	1b6a4 <__read_chk@plt+0x15220>
   1b50c:	tst	r3, #32
   1b510:	bne	1b658 <__read_chk@plt+0x151d4>
   1b514:	tst	r3, #8
   1b518:	beq	1bd00 <__read_chk@plt+0x1587c>
   1b51c:	ldr	r3, [pc, #2348]	; 1be50 <__read_chk@plt+0x159cc>
   1b520:	ldr	sl, [r9, r3]
   1b524:	ldr	r3, [sl, #92]	; 0x5c
   1b528:	cmp	r3, #0
   1b52c:	beq	1bd00 <__read_chk@plt+0x1587c>
   1b530:	ldr	r3, [sl, #104]	; 0x68
   1b534:	cmp	r3, #0
   1b538:	bne	1bd00 <__read_chk@plt+0x1587c>
   1b53c:	ldr	r2, [sp, #28]
   1b540:	add	r7, sp, #88	; 0x58
   1b544:	ldr	r3, [pc, #2332]	; 1be68 <__read_chk@plt+0x159e4>
   1b548:	mov	r1, #80	; 0x50
   1b54c:	str	fp, [sp, #4]
   1b550:	mov	r0, r7
   1b554:	add	r3, pc, r3
   1b558:	str	r2, [sp, #8]
   1b55c:	str	r3, [sp]
   1b560:	mov	r2, #1
   1b564:	mov	r3, r1
   1b568:	bl	60b8 <__snprintf_chk@plt>
   1b56c:	ldr	r0, [pc, #2296]	; 1be6c <__read_chk@plt+0x159e8>
   1b570:	add	r0, pc, r0
   1b574:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b578:	ldr	r3, [sl, #160]	; 0xa0
   1b57c:	cmp	r3, #0
   1b580:	beq	1b694 <__read_chk@plt+0x15210>
   1b584:	ldr	r3, [sl, #156]	; 0x9c
   1b588:	cmp	r3, #0
   1b58c:	ble	1bd00 <__read_chk@plt+0x1587c>
   1b590:	ldr	r8, [pc, #2264]	; 1be70 <__read_chk@plt+0x159ec>
   1b594:	mov	r6, #0
   1b598:	add	r8, pc, r8
   1b59c:	mov	r1, #0
   1b5a0:	mov	r0, r7
   1b5a4:	bl	47310 <__read_chk@plt+0x40e8c>
   1b5a8:	mov	r1, #9
   1b5ac:	mov	r5, r0
   1b5b0:	ldr	r0, [r4]
   1b5b4:	bl	468e8 <__read_chk@plt+0x40464>
   1b5b8:	mov	r0, r5
   1b5bc:	bl	1a3e0 <__read_chk@plt+0x13f5c>
   1b5c0:	mov	r0, r5
   1b5c4:	bl	6088 <strlen@plt>
   1b5c8:	mov	r1, r0
   1b5cc:	mov	r0, r5
   1b5d0:	bl	7b7fc <__read_chk@plt+0x75378>
   1b5d4:	mov	r0, r5
   1b5d8:	bl	55a8 <free@plt>
   1b5dc:	ldr	r0, [r4]
   1b5e0:	bl	46b24 <__read_chk@plt+0x406a0>
   1b5e4:	bl	47128 <__read_chk@plt+0x40ca4>
   1b5e8:	ldr	r0, [r4]
   1b5ec:	bl	466b0 <__read_chk@plt+0x4022c>
   1b5f0:	cmp	r0, #14
   1b5f4:	beq	1b63c <__read_chk@plt+0x151b8>
   1b5f8:	cmp	r0, #15
   1b5fc:	bne	1bcd8 <__read_chk@plt+0x15854>
   1b600:	mov	r0, r6
   1b604:	mov	r1, #1
   1b608:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1b60c:	ldr	r3, [sl, #156]	; 0x9c
   1b610:	cmp	r0, r3
   1b614:	mov	r6, r0
   1b618:	bge	1bd00 <__read_chk@plt+0x1587c>
   1b61c:	cmp	r6, #0
   1b620:	beq	1b59c <__read_chk@plt+0x15118>
   1b624:	mov	r0, r8
   1b628:	bl	4005c <__read_chk@plt+0x39bd8>
   1b62c:	b	1b59c <__read_chk@plt+0x15118>
   1b630:	ldr	r0, [pc, #2108]	; 1be74 <__read_chk@plt+0x159f0>
   1b634:	add	r0, pc, r0
   1b638:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b63c:	ldr	r1, [sp, #20]
   1b640:	ldr	r2, [sp, #388]	; 0x184
   1b644:	ldr	r3, [r1]
   1b648:	cmp	r2, r3
   1b64c:	bne	1bd5c <__read_chk@plt+0x158d8>
   1b650:	add	sp, sp, #396	; 0x18c
   1b654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b658:	ldr	r2, [pc, #2032]	; 1be50 <__read_chk@plt+0x159cc>
   1b65c:	ldr	r2, [r9, r2]
   1b660:	ldr	r1, [r2, #56]	; 0x38
   1b664:	cmp	r1, #0
   1b668:	beq	1b514 <__read_chk@plt+0x15090>
   1b66c:	ldr	r2, [r2, #104]	; 0x68
   1b670:	cmp	r2, #0
   1b674:	bne	1b514 <__read_chk@plt+0x15090>
   1b678:	bl	1a798 <__read_chk@plt+0x14314>
   1b67c:	cmp	r0, #0
   1b680:	bne	1b63c <__read_chk@plt+0x151b8>
   1b684:	ldr	r3, [pc, #2028]	; 1be78 <__read_chk@plt+0x159f4>
   1b688:	add	r3, pc, r3
   1b68c:	ldr	r3, [r3]
   1b690:	b	1b514 <__read_chk@plt+0x15090>
   1b694:	ldr	r0, [pc, #2016]	; 1be7c <__read_chk@plt+0x159f8>
   1b698:	add	r0, pc, r0
   1b69c:	bl	40110 <__read_chk@plt+0x39c8c>
   1b6a0:	b	1b584 <__read_chk@plt+0x15100>
   1b6a4:	add	r0, sp, #80	; 0x50
   1b6a8:	mov	r3, #0
   1b6ac:	str	r3, [sp, #84]	; 0x54
   1b6b0:	bl	2fe08 <__read_chk@plt+0x29984>
   1b6b4:	subs	r3, r0, #0
   1b6b8:	beq	1b990 <__read_chk@plt+0x1550c>
   1b6bc:	cmn	r3, #47	; 0x2f
   1b6c0:	beq	1b6e4 <__read_chk@plt+0x15260>
   1b6c4:	bl	25854 <__read_chk@plt+0x1f3d0>
   1b6c8:	ldr	r1, [pc, #1968]	; 1be80 <__read_chk@plt+0x159fc>
   1b6cc:	add	r1, pc, r1
   1b6d0:	add	r1, r1, #36	; 0x24
   1b6d4:	mov	r2, r0
   1b6d8:	ldr	r0, [pc, #1956]	; 1be84 <__read_chk@plt+0x15a00>
   1b6dc:	add	r0, pc, r0
   1b6e0:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b6e4:	ldr	r3, [sl, #484]	; 0x1e4
   1b6e8:	cmp	r3, #0
   1b6ec:	ble	1bce8 <__read_chk@plt+0x15864>
   1b6f0:	ldr	r2, [pc, #1936]	; 1be88 <__read_chk@plt+0x15a04>
   1b6f4:	add	r7, sl, #1280	; 0x500
   1b6f8:	ldr	r3, [pc, #1932]	; 1be8c <__read_chk@plt+0x15a08>
   1b6fc:	add	r7, r7, #4
   1b700:	ldr	r1, [pc, #1928]	; 1be90 <__read_chk@plt+0x15a0c>
   1b704:	add	r2, pc, r2
   1b708:	add	r3, pc, r3
   1b70c:	str	r2, [sp, #32]
   1b710:	add	r1, pc, r1
   1b714:	str	r3, [sp, #36]	; 0x24
   1b718:	str	r1, [sp, #64]	; 0x40
   1b71c:	mov	r8, #0
   1b720:	ldr	r2, [pc, #1900]	; 1be94 <__read_chk@plt+0x15a10>
   1b724:	ldr	r3, [pc, #1900]	; 1be98 <__read_chk@plt+0x15a14>
   1b728:	ldr	r1, [pc, #1900]	; 1be9c <__read_chk@plt+0x15a18>
   1b72c:	add	r2, pc, r2
   1b730:	add	r3, pc, r3
   1b734:	str	r2, [sp, #40]	; 0x28
   1b738:	add	r1, pc, r1
   1b73c:	str	r3, [sp, #48]	; 0x30
   1b740:	str	r1, [sp, #68]	; 0x44
   1b744:	str	fp, [sp, #52]	; 0x34
   1b748:	str	r9, [sp, #56]	; 0x38
   1b74c:	b	1b76c <__read_chk@plt+0x152e8>
   1b750:	mov	r0, r8
   1b754:	mov	r1, #1
   1b758:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1b75c:	ldr	r3, [sl, #484]	; 0x1e4
   1b760:	cmp	r3, r0
   1b764:	mov	r8, r0
   1b768:	ble	1b978 <__read_chk@plt+0x154f4>
   1b76c:	ldr	fp, [r7, #4]!
   1b770:	cmp	fp, #0
   1b774:	beq	1b750 <__read_chk@plt+0x152cc>
   1b778:	ldr	r3, [fp]
   1b77c:	cmp	r3, #0
   1b780:	bne	1b750 <__read_chk@plt+0x152cc>
   1b784:	ldr	r2, [r7, #-800]	; 0xfffffce0
   1b788:	mov	r3, #1
   1b78c:	str	r3, [sp, #84]	; 0x54
   1b790:	mov	r0, r2
   1b794:	str	r2, [sp, #24]
   1b798:	bl	49400 <__read_chk@plt+0x42f7c>
   1b79c:	mov	r6, r0
   1b7a0:	ldr	r0, [sp, #32]
   1b7a4:	mov	r1, r6
   1b7a8:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b7ac:	ldr	r0, [r4]
   1b7b0:	mov	r1, #6
   1b7b4:	bl	468e8 <__read_chk@plt+0x40464>
   1b7b8:	ldr	r3, [fp, #8]
   1b7bc:	ldr	r0, [r4]
   1b7c0:	ldr	r1, [r3, #16]
   1b7c4:	bl	46a70 <__read_chk@plt+0x405ec>
   1b7c8:	ldr	r0, [r4]
   1b7cc:	bl	46b24 <__read_chk@plt+0x406a0>
   1b7d0:	bl	47128 <__read_chk@plt+0x40ca4>
   1b7d4:	ldr	r0, [r4]
   1b7d8:	bl	466b0 <__read_chk@plt+0x4022c>
   1b7dc:	cmp	r0, #15
   1b7e0:	beq	1bb94 <__read_chk@plt+0x15710>
   1b7e4:	cmp	r0, #7
   1b7e8:	bne	1bd30 <__read_chk@plt+0x158ac>
   1b7ec:	bl	6400 <BN_new@plt>
   1b7f0:	subs	r9, r0, #0
   1b7f4:	beq	1bd24 <__read_chk@plt+0x158a0>
   1b7f8:	ldr	r0, [r4]
   1b7fc:	mov	r1, r9
   1b800:	bl	46cdc <__read_chk@plt+0x40858>
   1b804:	ldr	r0, [r4]
   1b808:	bl	43938 <__read_chk@plt+0x3d4b4>
   1b80c:	cmp	r0, #0
   1b810:	bgt	1bd80 <__read_chk@plt+0x158fc>
   1b814:	ldr	r0, [sp, #36]	; 0x24
   1b818:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b81c:	ldr	r3, [fp, #4]
   1b820:	ands	r0, r3, #1
   1b824:	beq	1b8c8 <__read_chk@plt+0x15444>
   1b828:	mov	r5, #0
   1b82c:	ldr	r0, [sp, #24]
   1b830:	mov	r1, fp
   1b834:	mov	r2, r6
   1b838:	mov	r3, r5
   1b83c:	bl	1a654 <__read_chk@plt+0x141d0>
   1b840:	cmp	r5, #0
   1b844:	beq	1b864 <__read_chk@plt+0x153e0>
   1b848:	mov	r0, r5
   1b84c:	bl	6088 <strlen@plt>
   1b850:	mov	r1, r0
   1b854:	mov	r0, r5
   1b858:	bl	7b7fc <__read_chk@plt+0x75378>
   1b85c:	mov	r0, r5
   1b860:	bl	55a8 <free@plt>
   1b864:	mov	r0, r6
   1b868:	bl	55a8 <free@plt>
   1b86c:	cmp	fp, #0
   1b870:	beq	1b908 <__read_chk@plt+0x15484>
   1b874:	mov	r0, r9
   1b878:	ldr	r1, [fp, #8]
   1b87c:	bl	1aa68 <__read_chk@plt+0x145e4>
   1b880:	ldr	r3, [fp, #4]
   1b884:	tst	r3, #1
   1b888:	beq	1b96c <__read_chk@plt+0x154e8>
   1b88c:	mov	r0, r9
   1b890:	bl	5c50 <BN_clear_free@plt>
   1b894:	ldr	r0, [r4]
   1b898:	bl	466b0 <__read_chk@plt+0x4022c>
   1b89c:	cmp	r0, #14
   1b8a0:	beq	1bbd8 <__read_chk@plt+0x15754>
   1b8a4:	cmp	r0, #15
   1b8a8:	bne	1bd70 <__read_chk@plt+0x158ec>
   1b8ac:	ldr	r0, [sp, #40]	; 0x28
   1b8b0:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b8b4:	b	1b750 <__read_chk@plt+0x152cc>
   1b8b8:	ldr	r0, [sp, #40]	; 0x28
   1b8bc:	bl	401e0 <__read_chk@plt+0x39d5c>
   1b8c0:	ldr	r6, [r5, #4]
   1b8c4:	b	1b3bc <__read_chk@plt+0x14f38>
   1b8c8:	add	r2, sp, #84	; 0x54
   1b8cc:	mov	r3, r0
   1b8d0:	str	r2, [sp]
   1b8d4:	ldr	r1, [sp, #24]
   1b8d8:	ldr	r2, [sp, #48]	; 0x30
   1b8dc:	bl	4b118 <__read_chk@plt+0x44c94>
   1b8e0:	subs	fp, r0, #0
   1b8e4:	bne	1b828 <__read_chk@plt+0x153a4>
   1b8e8:	ldr	r3, [sl, #104]	; 0x68
   1b8ec:	cmp	r3, #0
   1b8f0:	bne	1b900 <__read_chk@plt+0x1547c>
   1b8f4:	ldr	r3, [sp, #84]	; 0x54
   1b8f8:	cmp	r3, #0
   1b8fc:	bne	1bc10 <__read_chk@plt+0x1578c>
   1b900:	mov	r0, r6
   1b904:	bl	55a8 <free@plt>
   1b908:	ldr	r3, [sl, #104]	; 0x68
   1b90c:	cmp	r3, #0
   1b910:	bne	1b928 <__read_chk@plt+0x154a4>
   1b914:	ldr	r3, [sp, #84]	; 0x54
   1b918:	cmp	r3, #0
   1b91c:	beq	1b928 <__read_chk@plt+0x154a4>
   1b920:	ldr	r0, [sp, #64]	; 0x40
   1b924:	bl	4005c <__read_chk@plt+0x39bd8>
   1b928:	ldr	r0, [r4]
   1b92c:	mov	r1, #8
   1b930:	bl	468e8 <__read_chk@plt+0x40464>
   1b934:	mov	r5, #16
   1b938:	ldr	r0, [r4]
   1b93c:	mov	r1, #0
   1b940:	bl	4691c <__read_chk@plt+0x40498>
   1b944:	subs	r5, r5, #1
   1b948:	bne	1b938 <__read_chk@plt+0x154b4>
   1b94c:	ldr	r0, [r4]
   1b950:	bl	46b24 <__read_chk@plt+0x406a0>
   1b954:	bl	47128 <__read_chk@plt+0x40ca4>
   1b958:	mov	r0, #15
   1b95c:	bl	471a0 <__read_chk@plt+0x40d1c>
   1b960:	mov	r0, r9
   1b964:	bl	5c50 <BN_clear_free@plt>
   1b968:	b	1b750 <__read_chk@plt+0x152cc>
   1b96c:	mov	r0, fp
   1b970:	bl	27e40 <__read_chk@plt+0x219bc>
   1b974:	b	1b88c <__read_chk@plt+0x15408>
   1b978:	ldr	r3, [pc, #1312]	; 1bea0 <__read_chk@plt+0x15a1c>
   1b97c:	ldr	fp, [sp, #52]	; 0x34
   1b980:	add	r3, pc, r3
   1b984:	ldr	r9, [sp, #56]	; 0x38
   1b988:	ldr	r3, [r3]
   1b98c:	b	1b50c <__read_chk@plt+0x15088>
   1b990:	bl	6400 <BN_new@plt>
   1b994:	subs	r6, r0, #0
   1b998:	beq	1bdf8 <__read_chk@plt+0x15974>
   1b99c:	ldr	r0, [sp, #80]	; 0x50
   1b9a0:	mov	r1, #1
   1b9a4:	add	r2, sp, #84	; 0x54
   1b9a8:	bl	300c0 <__read_chk@plt+0x29c3c>
   1b9ac:	subs	r5, r0, #0
   1b9b0:	bne	1bbac <__read_chk@plt+0x15728>
   1b9b4:	ldr	r3, [sp, #84]	; 0x54
   1b9b8:	ldr	r2, [r3]
   1b9bc:	cmp	r2, #0
   1b9c0:	beq	1bb3c <__read_chk@plt+0x156b8>
   1b9c4:	ldr	r1, [pc, #1240]	; 1bea4 <__read_chk@plt+0x15a20>
   1b9c8:	ldr	r7, [pc, #1240]	; 1bea8 <__read_chk@plt+0x15a24>
   1b9cc:	ldr	ip, [pc, #1240]	; 1beac <__read_chk@plt+0x15a28>
   1b9d0:	add	r1, pc, r1
   1b9d4:	ldr	r8, [pc, #1236]	; 1beb0 <__read_chk@plt+0x15a2c>
   1b9d8:	add	r7, pc, r7
   1b9dc:	str	r1, [sp, #36]	; 0x24
   1b9e0:	add	ip, pc, ip
   1b9e4:	str	r9, [sp, #44]	; 0x2c
   1b9e8:	add	r8, pc, r8
   1b9ec:	ldr	r9, [sp, #36]	; 0x24
   1b9f0:	ldr	r2, [pc, #1212]	; 1beb4 <__read_chk@plt+0x15a30>
   1b9f4:	ldr	r1, [pc, #1212]	; 1beb8 <__read_chk@plt+0x15a34>
   1b9f8:	str	fp, [sp, #40]	; 0x28
   1b9fc:	mov	fp, ip
   1ba00:	str	sl, [sp, #48]	; 0x30
   1ba04:	mov	sl, r7
   1ba08:	add	r2, pc, r2
   1ba0c:	add	r1, pc, r1
   1ba10:	str	r2, [sp, #24]
   1ba14:	str	r1, [sp, #32]
   1ba18:	ldr	r3, [r3, #8]
   1ba1c:	mov	r0, r8
   1ba20:	lsl	r7, r5, #2
   1ba24:	ldr	r1, [r3, r5, lsl #2]
   1ba28:	bl	401e0 <__read_chk@plt+0x39d5c>
   1ba2c:	ldr	r0, [r4]
   1ba30:	mov	r1, #6
   1ba34:	bl	468e8 <__read_chk@plt+0x40464>
   1ba38:	ldr	r3, [sp, #84]	; 0x54
   1ba3c:	ldr	r0, [r4]
   1ba40:	ldr	r3, [r3, #4]
   1ba44:	ldr	r3, [r3, r5, lsl #2]
   1ba48:	ldr	r3, [r3, #8]
   1ba4c:	ldr	r1, [r3, #16]
   1ba50:	bl	46a70 <__read_chk@plt+0x405ec>
   1ba54:	ldr	r0, [r4]
   1ba58:	bl	46b24 <__read_chk@plt+0x406a0>
   1ba5c:	bl	47128 <__read_chk@plt+0x40ca4>
   1ba60:	ldr	r0, [r4]
   1ba64:	bl	466b0 <__read_chk@plt+0x4022c>
   1ba68:	cmp	r0, #15
   1ba6c:	beq	1bb84 <__read_chk@plt+0x15700>
   1ba70:	cmp	r0, #7
   1ba74:	bne	1be30 <__read_chk@plt+0x159ac>
   1ba78:	ldr	r0, [r4]
   1ba7c:	mov	r1, r6
   1ba80:	bl	46cdc <__read_chk@plt+0x40858>
   1ba84:	ldr	r0, [r4]
   1ba88:	bl	43938 <__read_chk@plt+0x3d4b4>
   1ba8c:	cmp	r0, #0
   1ba90:	bgt	1be04 <__read_chk@plt+0x15980>
   1ba94:	mov	r0, r9
   1ba98:	add	r5, sp, #88	; 0x58
   1ba9c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1baa0:	ldr	r1, [sp, #84]	; 0x54
   1baa4:	ldr	r0, [sp, #80]	; 0x50
   1baa8:	mov	r2, r6
   1baac:	mov	r3, sl
   1bab0:	ldr	r1, [r1, #4]
   1bab4:	ldr	r1, [r1, r7]
   1bab8:	str	r5, [sp]
   1babc:	bl	30488 <__read_chk@plt+0x2a004>
   1bac0:	cmp	r0, #0
   1bac4:	bne	1bb64 <__read_chk@plt+0x156e0>
   1bac8:	mov	r0, fp
   1bacc:	sub	r7, r5, #1
   1bad0:	bl	401e0 <__read_chk@plt+0x39d5c>
   1bad4:	ldr	r0, [r4]
   1bad8:	mov	r1, #8
   1badc:	add	r5, r5, #15
   1bae0:	bl	468e8 <__read_chk@plt+0x40464>
   1bae4:	ldrb	r1, [r7, #1]!
   1bae8:	ldr	r0, [r4]
   1baec:	bl	4691c <__read_chk@plt+0x40498>
   1baf0:	cmp	r7, r5
   1baf4:	bne	1bae4 <__read_chk@plt+0x15660>
   1baf8:	ldr	r0, [r4]
   1bafc:	bl	46b24 <__read_chk@plt+0x406a0>
   1bb00:	bl	47128 <__read_chk@plt+0x40ca4>
   1bb04:	ldr	r0, [r4]
   1bb08:	bl	466b0 <__read_chk@plt+0x4022c>
   1bb0c:	cmp	r0, #14
   1bb10:	beq	1bbe8 <__read_chk@plt+0x15764>
   1bb14:	cmp	r0, #15
   1bb18:	bne	1bde8 <__read_chk@plt+0x15964>
   1bb1c:	mov	r5, #17
   1bb20:	ldr	r3, [sp, #84]	; 0x54
   1bb24:	ldr	r2, [r3]
   1bb28:	cmp	r5, r2
   1bb2c:	bcc	1ba18 <__read_chk@plt+0x15594>
   1bb30:	ldr	fp, [sp, #40]	; 0x28
   1bb34:	ldr	r9, [sp, #44]	; 0x2c
   1bb38:	ldr	sl, [sp, #48]	; 0x30
   1bb3c:	ldr	r0, [pc, #888]	; 1bebc <__read_chk@plt+0x15a38>
   1bb40:	add	r0, pc, r0
   1bb44:	bl	401e0 <__read_chk@plt+0x39d5c>
   1bb48:	ldr	r0, [sp, #84]	; 0x54
   1bb4c:	bl	30058 <__read_chk@plt+0x29bd4>
   1bb50:	ldr	r0, [sp, #80]	; 0x50
   1bb54:	bl	2ff30 <__read_chk@plt+0x29aac>
   1bb58:	mov	r0, r6
   1bb5c:	bl	5c50 <BN_clear_free@plt>
   1bb60:	b	1b6e4 <__read_chk@plt+0x15260>
   1bb64:	bl	25854 <__read_chk@plt+0x1f3d0>
   1bb68:	mov	r1, r0
   1bb6c:	ldr	r0, [sp, #24]
   1bb70:	bl	40110 <__read_chk@plt+0x39c8c>
   1bb74:	mov	r0, r5
   1bb78:	mov	r1, #16
   1bb7c:	bl	7b7fc <__read_chk@plt+0x75378>
   1bb80:	b	1bac8 <__read_chk@plt+0x15644>
   1bb84:	ldr	r0, [sp, #32]
   1bb88:	add	r5, r5, #1
   1bb8c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1bb90:	b	1bb20 <__read_chk@plt+0x1569c>
   1bb94:	ldr	r0, [pc, #804]	; 1bec0 <__read_chk@plt+0x15a3c>
   1bb98:	add	r0, pc, r0
   1bb9c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1bba0:	mov	r0, r6
   1bba4:	bl	55a8 <free@plt>
   1bba8:	b	1b750 <__read_chk@plt+0x152cc>
   1bbac:	cmn	r5, #48	; 0x30
   1bbb0:	beq	1bb48 <__read_chk@plt+0x156c4>
   1bbb4:	bl	25854 <__read_chk@plt+0x1f3d0>
   1bbb8:	ldr	r1, [pc, #772]	; 1bec4 <__read_chk@plt+0x15a40>
   1bbbc:	add	r1, pc, r1
   1bbc0:	add	r1, r1, #36	; 0x24
   1bbc4:	mov	r2, r0
   1bbc8:	ldr	r0, [pc, #760]	; 1bec8 <__read_chk@plt+0x15a44>
   1bbcc:	add	r0, pc, r0
   1bbd0:	bl	401e0 <__read_chk@plt+0x39d5c>
   1bbd4:	b	1bb48 <__read_chk@plt+0x156c4>
   1bbd8:	ldr	r0, [pc, #748]	; 1becc <__read_chk@plt+0x15a48>
   1bbdc:	add	r0, pc, r0
   1bbe0:	bl	401e0 <__read_chk@plt+0x39d5c>
   1bbe4:	b	1b63c <__read_chk@plt+0x151b8>
   1bbe8:	ldr	r0, [pc, #736]	; 1bed0 <__read_chk@plt+0x15a4c>
   1bbec:	add	r0, pc, r0
   1bbf0:	bl	401e0 <__read_chk@plt+0x39d5c>
   1bbf4:	ldr	r0, [sp, #84]	; 0x54
   1bbf8:	bl	30058 <__read_chk@plt+0x29bd4>
   1bbfc:	ldr	r0, [sp, #80]	; 0x50
   1bc00:	bl	2ff30 <__read_chk@plt+0x29aac>
   1bc04:	mov	r0, r6
   1bc08:	bl	5c50 <BN_clear_free@plt>
   1bc0c:	b	1b63c <__read_chk@plt+0x151b8>
   1bc10:	ldr	r2, [sp, #68]	; 0x44
   1bc14:	add	r3, sp, #88	; 0x58
   1bc18:	mov	r1, #300	; 0x12c
   1bc1c:	str	r3, [sp, #44]	; 0x2c
   1bc20:	str	r6, [sp, #4]
   1bc24:	mov	r3, r1
   1bc28:	str	r2, [sp]
   1bc2c:	mov	r2, #1
   1bc30:	ldr	r0, [sp, #44]	; 0x2c
   1bc34:	bl	60b8 <__snprintf_chk@plt>
   1bc38:	ldr	r3, [sl, #156]	; 0x9c
   1bc3c:	cmp	r3, #0
   1bc40:	ble	1b864 <__read_chk@plt+0x153e0>
   1bc44:	ldr	r3, [pc, #648]	; 1bed4 <__read_chk@plt+0x15a50>
   1bc48:	mov	r1, #0
   1bc4c:	str	r4, [sp, #72]	; 0x48
   1bc50:	mov	r4, r1
   1bc54:	add	r3, pc, r3
   1bc58:	str	r1, [sp, #76]	; 0x4c
   1bc5c:	str	r3, [sp, #60]	; 0x3c
   1bc60:	b	1bca8 <__read_chk@plt+0x15824>
   1bc64:	mov	r0, #0
   1bc68:	ldr	r1, [sp, #24]
   1bc6c:	str	r0, [sp]
   1bc70:	mov	r3, r0
   1bc74:	mov	r2, r5
   1bc78:	bl	4b118 <__read_chk@plt+0x44c94>
   1bc7c:	cmp	r0, #0
   1bc80:	bne	1bd0c <__read_chk@plt+0x15888>
   1bc84:	ldr	r0, [sp, #60]	; 0x3c
   1bc88:	bl	40248 <__read_chk@plt+0x39dc4>
   1bc8c:	mov	r0, r4
   1bc90:	mov	r1, #1
   1bc94:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1bc98:	ldr	r3, [sl, #156]	; 0x9c
   1bc9c:	cmp	r0, r3
   1bca0:	mov	r4, r0
   1bca4:	bge	1bcf8 <__read_chk@plt+0x15874>
   1bca8:	ldr	r0, [sp, #44]	; 0x2c
   1bcac:	mov	r1, #0
   1bcb0:	bl	47310 <__read_chk@plt+0x40e8c>
   1bcb4:	ldrb	r3, [r0]
   1bcb8:	mov	r5, r0
   1bcbc:	cmp	r3, #0
   1bcc0:	bne	1bc64 <__read_chk@plt+0x157e0>
   1bcc4:	ldr	r0, [pc, #524]	; 1bed8 <__read_chk@plt+0x15a54>
   1bcc8:	ldr	r4, [sp, #72]	; 0x48
   1bccc:	add	r0, pc, r0
   1bcd0:	bl	40248 <__read_chk@plt+0x39dc4>
   1bcd4:	b	1b848 <__read_chk@plt+0x153c4>
   1bcd8:	mov	r1, r0
   1bcdc:	ldr	r0, [pc, #504]	; 1bedc <__read_chk@plt+0x15a58>
   1bce0:	add	r0, pc, r0
   1bce4:	bl	471e0 <__read_chk@plt+0x40d5c>
   1bce8:	ldr	r3, [pc, #496]	; 1bee0 <__read_chk@plt+0x15a5c>
   1bcec:	add	r3, pc, r3
   1bcf0:	ldr	r3, [r3]
   1bcf4:	b	1b50c <__read_chk@plt+0x15088>
   1bcf8:	ldr	r4, [sp, #72]	; 0x48
   1bcfc:	b	1b840 <__read_chk@plt+0x153bc>
   1bd00:	ldr	r0, [pc, #476]	; 1bee4 <__read_chk@plt+0x15a60>
   1bd04:	add	r0, pc, r0
   1bd08:	bl	3dae8 <__read_chk@plt+0x37664>
   1bd0c:	ldr	r4, [sp, #72]	; 0x48
   1bd10:	mov	fp, r0
   1bd14:	b	1b82c <__read_chk@plt+0x153a8>
   1bd18:	ldr	r0, [pc, #456]	; 1bee8 <__read_chk@plt+0x15a64>
   1bd1c:	add	r0, pc, r0
   1bd20:	bl	3dae8 <__read_chk@plt+0x37664>
   1bd24:	ldr	r0, [pc, #448]	; 1beec <__read_chk@plt+0x15a68>
   1bd28:	add	r0, pc, r0
   1bd2c:	bl	3dae8 <__read_chk@plt+0x37664>
   1bd30:	mov	r1, r0
   1bd34:	ldr	r0, [pc, #436]	; 1bef0 <__read_chk@plt+0x15a6c>
   1bd38:	add	r0, pc, r0
   1bd3c:	bl	471e0 <__read_chk@plt+0x40d5c>
   1bd40:	ldr	r0, [pc, #428]	; 1bef4 <__read_chk@plt+0x15a70>
   1bd44:	add	r0, pc, r0
   1bd48:	bl	3dae8 <__read_chk@plt+0x37664>
   1bd4c:	mov	r1, r0
   1bd50:	ldr	r0, [pc, #416]	; 1bef8 <__read_chk@plt+0x15a74>
   1bd54:	add	r0, pc, r0
   1bd58:	bl	471e0 <__read_chk@plt+0x40d5c>
   1bd5c:	bl	5d64 <__stack_chk_fail@plt>
   1bd60:	mov	r1, r0
   1bd64:	ldr	r0, [pc, #400]	; 1befc <__read_chk@plt+0x15a78>
   1bd68:	add	r0, pc, r0
   1bd6c:	bl	471e0 <__read_chk@plt+0x40d5c>
   1bd70:	mov	r1, r0
   1bd74:	ldr	r0, [pc, #388]	; 1bf00 <__read_chk@plt+0x15a7c>
   1bd78:	add	r0, pc, r0
   1bd7c:	bl	471e0 <__read_chk@plt+0x40d5c>
   1bd80:	mov	r1, r0
   1bd84:	ldr	r2, [pc, #376]	; 1bf04 <__read_chk@plt+0x15a80>
   1bd88:	ldr	r0, [pc, #376]	; 1bf08 <__read_chk@plt+0x15a84>
   1bd8c:	movw	r3, #259	; 0x103
   1bd90:	add	r2, pc, r2
   1bd94:	add	r0, pc, r0
   1bd98:	bl	40110 <__read_chk@plt+0x39c8c>
   1bd9c:	ldr	r1, [pc, #360]	; 1bf0c <__read_chk@plt+0x15a88>
   1bda0:	ldr	r0, [r4]
   1bda4:	add	r1, pc, r1
   1bda8:	bl	467c0 <__read_chk@plt+0x4033c>
   1bdac:	mov	r1, r0
   1bdb0:	ldr	r0, [pc, #344]	; 1bf10 <__read_chk@plt+0x15a8c>
   1bdb4:	add	r0, pc, r0
   1bdb8:	bl	471e0 <__read_chk@plt+0x40d5c>
   1bdbc:	mov	r1, r0
   1bdc0:	ldr	r2, [pc, #332]	; 1bf14 <__read_chk@plt+0x15a90>
   1bdc4:	ldr	r0, [pc, #332]	; 1bf18 <__read_chk@plt+0x15a94>
   1bdc8:	mov	r3, #380	; 0x17c
   1bdcc:	add	r2, pc, r2
   1bdd0:	add	r0, pc, r0
   1bdd4:	bl	40110 <__read_chk@plt+0x39c8c>
   1bdd8:	ldr	r1, [pc, #316]	; 1bf1c <__read_chk@plt+0x15a98>
   1bddc:	ldr	r0, [r4]
   1bde0:	add	r1, pc, r1
   1bde4:	bl	467c0 <__read_chk@plt+0x4033c>
   1bde8:	mov	r1, r0
   1bdec:	ldr	r0, [pc, #300]	; 1bf20 <__read_chk@plt+0x15a9c>
   1bdf0:	add	r0, pc, r0
   1bdf4:	bl	471e0 <__read_chk@plt+0x40d5c>
   1bdf8:	ldr	r0, [pc, #292]	; 1bf24 <__read_chk@plt+0x15aa0>
   1bdfc:	add	r0, pc, r0
   1be00:	bl	3dae8 <__read_chk@plt+0x37664>
   1be04:	mov	r1, r0
   1be08:	ldr	r2, [pc, #280]	; 1bf28 <__read_chk@plt+0x15aa4>
   1be0c:	ldr	r0, [pc, #280]	; 1bf2c <__read_chk@plt+0x15aa8>
   1be10:	mov	r3, #119	; 0x77
   1be14:	add	r2, pc, r2
   1be18:	add	r0, pc, r0
   1be1c:	bl	40110 <__read_chk@plt+0x39c8c>
   1be20:	ldr	r1, [pc, #264]	; 1bf30 <__read_chk@plt+0x15aac>
   1be24:	ldr	r0, [r4]
   1be28:	add	r1, pc, r1
   1be2c:	bl	467c0 <__read_chk@plt+0x4033c>
   1be30:	mov	r1, r0
   1be34:	ldr	r0, [pc, #248]	; 1bf34 <__read_chk@plt+0x15ab0>
   1be38:	add	r0, pc, r0
   1be3c:	bl	471e0 <__read_chk@plt+0x40d5c>
   1be40:	andeq	r5, sl, r0, lsr #12
   1be44:	andeq	r0, r0, r8, asr #11
   1be48:	andeq	r6, sl, r8, lsl r4
   1be4c:	muleq	r0, ip, r6
   1be50:	andeq	r0, r0, r4, ror r6
   1be54:	andeq	r9, r6, r8, lsr r6
   1be58:	andeq	r9, r6, r4, ror #13
   1be5c:	andeq	r9, r6, r0, asr r5
   1be60:	andeq	r9, r6, r4, lsl #11
   1be64:	andeq	r6, sl, r4, lsr #4
   1be68:	muleq	r6, r0, r7
   1be6c:	muleq	r6, r0, r7
   1be70:	andeq	r8, r6, r0, lsl #28
   1be74:	andeq	r9, r6, r4, asr #7
   1be78:	andeq	r6, sl, r0, lsl #1
   1be7c:	andeq	r9, r6, r8, lsl #13
   1be80:	strdeq	r8, [r6], -ip
   1be84:	andeq	r6, r6, r4, lsr #3
   1be88:	strdeq	r9, [r6], -r0
   1be8c:	andeq	r9, r6, r4, asr #8
   1be90:	andeq	r9, r6, r8, lsr #11
   1be94:	muleq	r6, ip, r5
   1be98:	ldrdeq	r4, [r6], -ip
   1be9c:	andeq	r9, r6, r0, lsl r5
   1bea0:	andeq	r5, sl, r8, lsl #27
   1bea4:	andeq	r9, r6, ip, ror r1
   1bea8:	andeq	r7, sl, ip, lsr #21
   1beac:	andeq	r9, r6, r8, asr #3
   1beb0:	andeq	r9, r6, r8, lsl r1
   1beb4:	andeq	r9, r6, r8, ror #2
   1beb8:	andeq	r9, r6, r8, lsr #2
   1bebc:	andeq	r9, r6, r8, ror r2
   1bec0:	muleq	r6, ip, pc	; <UNPREDICTABLE>
   1bec4:	andeq	r8, r6, ip, lsl #14
   1bec8:	andeq	r8, r6, r4, lsl pc
   1becc:	strdeq	r8, [r6], -r0
   1bed0:	andeq	r8, r6, r0, ror #31
   1bed4:	andeq	r9, r6, r0, asr #32
   1bed8:	andeq	r8, r6, r4, lsr #31
   1bedc:	muleq	r6, r0, r0
   1bee0:	andeq	r5, sl, ip, lsl sl
   1bee4:	andeq	r9, r6, r0, lsr #1
   1bee8:	andeq	r8, r6, ip, ror #22
   1beec:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   1bef0:	andeq	r8, r6, ip, lsr #24
   1bef4:	andeq	r8, r6, r0, asr ip
   1bef8:	andeq	r8, r6, r0, lsl ip
   1befc:	andeq	r8, r6, r0, asr fp
   1bf00:	andeq	r8, r6, ip, asr #25
   1bf04:	strdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   1bf08:	muleq	r6, r8, r6
   1bf0c:	andeq	r3, r6, r8, asr #13
   1bf10:	muleq	r6, r0, ip
   1bf14:			; <UNDEFINED> instruction: 0x000685bc
   1bf18:	andeq	r3, r6, ip, asr r6
   1bf1c:	andeq	r3, r6, ip, lsl #13
   1bf20:	andeq	r8, r6, r4, asr ip
   1bf24:			; <UNDEFINED> instruction: 0x00068cbc
   1bf28:	andeq	r8, r6, r4, ror r5
   1bf2c:	andeq	r3, r6, r4, lsl r6
   1bf30:	andeq	r3, r6, r4, asr #12
   1bf34:	andeq	r8, r6, ip, lsr #22
   1bf38:	mov	r1, r0
   1bf3c:	ldr	r0, [pc, #8]	; 1bf4c <__read_chk@plt+0x15ac8>
   1bf40:	push	{r3, lr}
   1bf44:	add	r0, pc, r0
   1bf48:	bl	3dae8 <__read_chk@plt+0x37664>
   1bf4c:	andeq	r8, r6, r0, ror #30
   1bf50:	push	{r4, lr}
   1bf54:	subs	r4, r2, #0
   1bf58:	beq	1bfac <__read_chk@plt+0x15b28>
   1bf5c:	ldr	r0, [r4, #24]
   1bf60:	bl	55a8 <free@plt>
   1bf64:	ldr	r3, [r4, #16]
   1bf68:	mov	r2, #0
   1bf6c:	str	r2, [r4, #24]
   1bf70:	cmp	r3, r2
   1bf74:	beq	1bf8c <__read_chk@plt+0x15b08>
   1bf78:	ldr	r3, [r3, #8]
   1bf7c:	cmp	r3, r2
   1bf80:	beq	1bf8c <__read_chk@plt+0x15b08>
   1bf84:	mov	r0, r4
   1bf88:	blx	r3
   1bf8c:	ldr	r0, [r4, #64]	; 0x40
   1bf90:	bl	55a8 <free@plt>
   1bf94:	mov	r3, #0
   1bf98:	mov	r0, r3
   1bf9c:	str	r3, [r4, #64]	; 0x40
   1bfa0:	mov	r3, #1
   1bfa4:	str	r3, [r4, #20]
   1bfa8:	pop	{r4, pc}
   1bfac:	ldr	r0, [pc, #4]	; 1bfb8 <__read_chk@plt+0x15b34>
   1bfb0:	add	r0, pc, r0
   1bfb4:	bl	3dae8 <__read_chk@plt+0x37664>
   1bfb8:	andeq	r8, r6, r8, lsr pc
   1bfbc:	push	{r3, lr}
   1bfc0:	mov	r2, r0
   1bfc4:	ldr	r1, [pc, #48]	; 1bffc <__read_chk@plt+0x15b78>
   1bfc8:	ldr	r3, [pc, #48]	; 1c000 <__read_chk@plt+0x15b7c>
   1bfcc:	add	r1, pc, r1
   1bfd0:	add	r3, pc, r3
   1bfd4:	ldr	r0, [r1]
   1bfd8:	ldr	r1, [r3]
   1bfdc:	bl	19e6c <__read_chk@plt+0x139e8>
   1bfe0:	cmn	r0, #1
   1bfe4:	beq	1bff0 <__read_chk@plt+0x15b6c>
   1bfe8:	mov	r0, #0
   1bfec:	pop	{r3, pc}
   1bff0:	ldr	r0, [pc, #12]	; 1c004 <__read_chk@plt+0x15b80>
   1bff4:	add	r0, pc, r0
   1bff8:	bl	3dae8 <__read_chk@plt+0x37664>
   1bffc:	andeq	r7, sl, ip, asr #9
   1c000:	andeq	r7, sl, r4, asr #9
   1c004:	andeq	r8, r6, r4, lsl #13
   1c008:	ldr	r3, [pc, #16]	; 1c020 <__read_chk@plt+0x15b9c>
   1c00c:	ldr	r2, [pc, #16]	; 1c024 <__read_chk@plt+0x15ba0>
   1c010:	add	r3, pc, r3
   1c014:	ldr	r3, [r3, r2]
   1c018:	ldr	r2, [r3]
   1c01c:	b	66de0 <__read_chk@plt+0x6095c>
   1c020:	andeq	r4, sl, ip, ror #17
   1c024:	muleq	r0, ip, r6
   1c028:	push	{r4, r5, r6, r7, r8, lr}
   1c02c:	sub	sp, sp, #8
   1c030:	ldr	r4, [pc, #188]	; 1c0f4 <__read_chk@plt+0x15c70>
   1c034:	ldr	r3, [pc, #188]	; 1c0f8 <__read_chk@plt+0x15c74>
   1c038:	add	r4, pc, r4
   1c03c:	ldr	r8, [pc, #184]	; 1c0fc <__read_chk@plt+0x15c78>
   1c040:	ldr	r1, [pc, #184]	; 1c100 <__read_chk@plt+0x15c7c>
   1c044:	ldr	r5, [r4, r3]
   1c048:	add	r8, pc, r8
   1c04c:	add	r1, pc, r1
   1c050:	mov	r0, r8
   1c054:	ldr	r3, [r5]
   1c058:	str	r3, [sp, #4]
   1c05c:	bl	402b0 <__read_chk@plt+0x39e2c>
   1c060:	ldr	r3, [pc, #156]	; 1c104 <__read_chk@plt+0x15c80>
   1c064:	mov	r1, sp
   1c068:	ldr	r6, [r4, r3]
   1c06c:	ldr	r0, [r6]
   1c070:	bl	46d90 <__read_chk@plt+0x4090c>
   1c074:	mov	r1, #0
   1c078:	mov	r7, r0
   1c07c:	ldr	r0, [r6]
   1c080:	bl	46d90 <__read_chk@plt+0x4090c>
   1c084:	ldr	r3, [sp]
   1c088:	cmp	r3, #0
   1c08c:	mov	r6, r0
   1c090:	beq	1c0a8 <__read_chk@plt+0x15c24>
   1c094:	ldr	r3, [pc, #108]	; 1c108 <__read_chk@plt+0x15c84>
   1c098:	ldr	r3, [r4, r3]
   1c09c:	ldr	r3, [r3, #136]	; 0x88
   1c0a0:	cmp	r3, #2
   1c0a4:	bgt	1c0d4 <__read_chk@plt+0x15c50>
   1c0a8:	mov	r0, r7
   1c0ac:	bl	55a8 <free@plt>
   1c0b0:	mov	r0, r6
   1c0b4:	bl	55a8 <free@plt>
   1c0b8:	ldr	r2, [sp, #4]
   1c0bc:	ldr	r3, [r5]
   1c0c0:	mov	r0, #0
   1c0c4:	cmp	r2, r3
   1c0c8:	bne	1c0f0 <__read_chk@plt+0x15c6c>
   1c0cc:	add	sp, sp, #8
   1c0d0:	pop	{r4, r5, r6, r7, r8, pc}
   1c0d4:	ldr	r3, [pc, #48]	; 1c10c <__read_chk@plt+0x15c88>
   1c0d8:	mov	r1, r8
   1c0dc:	mov	r2, r7
   1c0e0:	ldr	r3, [r4, r3]
   1c0e4:	ldr	r0, [r3]
   1c0e8:	bl	4ebfc <__read_chk@plt+0x48778>
   1c0ec:	b	1c0a8 <__read_chk@plt+0x15c24>
   1c0f0:	bl	5d64 <__stack_chk_fail@plt>
   1c0f4:	andeq	r4, sl, r4, asr #17
   1c0f8:	andeq	r0, r0, r8, asr #11
   1c0fc:	andeq	r2, r6, r4, asr sl
   1c100:	muleq	r6, r4, sp
   1c104:	muleq	r0, ip, r6
   1c108:	andeq	r0, r0, r4, ror r6
   1c10c:	andeq	r0, r0, r4, asr #12
   1c110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c114:	sub	sp, sp, #460	; 0x1cc
   1c118:	ldr	r5, [pc, #712]	; 1c3e8 <__read_chk@plt+0x15f64>
   1c11c:	mov	r7, r0
   1c120:	ldr	r3, [pc, #708]	; 1c3ec <__read_chk@plt+0x15f68>
   1c124:	mov	r0, #3
   1c128:	add	r5, pc, r5
   1c12c:	ldr	r1, [r7, #16]
   1c130:	add	r2, sp, #48	; 0x30
   1c134:	mov	r4, #0
   1c138:	ldr	r3, [r5, r3]
   1c13c:	str	r4, [sp, #36]	; 0x24
   1c140:	str	r4, [sp, #44]	; 0x2c
   1c144:	str	r3, [sp, #20]
   1c148:	ldr	r3, [r3]
   1c14c:	str	r3, [sp, #452]	; 0x1c4
   1c150:	bl	562c <__xstat64@plt>
   1c154:	cmp	r0, r4
   1c158:	blt	1c398 <__read_chk@plt+0x15f14>
   1c15c:	ldr	ip, [pc, #652]	; 1c3f0 <__read_chk@plt+0x15f6c>
   1c160:	add	r1, sp, #152	; 0x98
   1c164:	str	r1, [sp, #8]
   1c168:	mov	r1, #300	; 0x12c
   1c16c:	add	ip, pc, ip
   1c170:	str	ip, [sp]
   1c174:	ldr	ip, [r7, #16]
   1c178:	mov	r3, r1
   1c17c:	mov	r2, #1
   1c180:	add	r0, sp, #152	; 0x98
   1c184:	str	ip, [sp, #4]
   1c188:	bl	60b8 <__snprintf_chk@plt>
   1c18c:	ldr	r3, [pc, #608]	; 1c3f4 <__read_chk@plt+0x15f70>
   1c190:	ldr	r8, [r5, r3]
   1c194:	ldr	r3, [r8, #156]	; 0x9c
   1c198:	cmp	r3, #0
   1c19c:	blt	1c2d0 <__read_chk@plt+0x15e4c>
   1c1a0:	ldr	ip, [pc, #592]	; 1c3f8 <__read_chk@plt+0x15f74>
   1c1a4:	add	fp, sp, #36	; 0x24
   1c1a8:	ldr	r5, [pc, #588]	; 1c3fc <__read_chk@plt+0x15f78>
   1c1ac:	add	sl, sp, #40	; 0x28
   1c1b0:	add	ip, pc, ip
   1c1b4:	str	ip, [sp, #12]
   1c1b8:	ldr	ip, [pc, #576]	; 1c400 <__read_chk@plt+0x15f7c>
   1c1bc:	add	r5, pc, r5
   1c1c0:	add	r9, sp, #44	; 0x2c
   1c1c4:	add	ip, pc, ip
   1c1c8:	str	ip, [sp, #28]
   1c1cc:	ldr	ip, [pc, #560]	; 1c404 <__read_chk@plt+0x15f80>
   1c1d0:	add	ip, pc, ip
   1c1d4:	str	ip, [sp, #24]
   1c1d8:	ldr	ip, [pc, #552]	; 1c408 <__read_chk@plt+0x15f84>
   1c1dc:	add	ip, pc, ip
   1c1e0:	str	ip, [sp, #16]
   1c1e4:	ldr	r1, [r7, #16]
   1c1e8:	mov	r0, #10
   1c1ec:	str	sl, [sp]
   1c1f0:	mov	r2, r5
   1c1f4:	str	r9, [sp, #4]
   1c1f8:	mov	r3, fp
   1c1fc:	bl	31588 <__read_chk@plt+0x2b104>
   1c200:	cmn	r0, #24
   1c204:	mov	r6, r0
   1c208:	beq	1c334 <__read_chk@plt+0x15eb0>
   1c20c:	cmp	r0, #0
   1c210:	beq	1c30c <__read_chk@plt+0x15e88>
   1c214:	cmn	r0, #43	; 0x2b
   1c218:	beq	1c2f0 <__read_chk@plt+0x15e6c>
   1c21c:	mov	r0, r6
   1c220:	ldr	r6, [r7, #16]
   1c224:	bl	25854 <__read_chk@plt+0x1f3d0>
   1c228:	mov	r1, r6
   1c22c:	mov	r2, r0
   1c230:	ldr	r0, [sp, #12]
   1c234:	bl	4005c <__read_chk@plt+0x39bd8>
   1c238:	mov	r6, #1
   1c23c:	cmp	r4, #0
   1c240:	ble	1c260 <__read_chk@plt+0x15ddc>
   1c244:	mov	r0, r5
   1c248:	bl	6088 <strlen@plt>
   1c24c:	mov	r1, r0
   1c250:	mov	r0, r5
   1c254:	bl	7b7fc <__read_chk@plt+0x75378>
   1c258:	mov	r0, r5
   1c25c:	bl	55a8 <free@plt>
   1c260:	ldr	r0, [sp, #40]	; 0x28
   1c264:	bl	55a8 <free@plt>
   1c268:	ldr	r0, [sp, #36]	; 0x24
   1c26c:	cmp	r0, #0
   1c270:	bne	1c2d4 <__read_chk@plt+0x15e50>
   1c274:	cmp	r6, #0
   1c278:	bne	1c2d4 <__read_chk@plt+0x15e50>
   1c27c:	mov	r0, r4
   1c280:	mov	r1, #1
   1c284:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1c288:	ldr	r3, [r8, #156]	; 0x9c
   1c28c:	cmp	r3, r0
   1c290:	mov	r4, r0
   1c294:	blt	1c390 <__read_chk@plt+0x15f0c>
   1c298:	cmp	r4, #0
   1c29c:	beq	1c32c <__read_chk@plt+0x15ea8>
   1c2a0:	mov	r1, r6
   1c2a4:	add	r0, sp, #152	; 0x98
   1c2a8:	bl	47310 <__read_chk@plt+0x40e8c>
   1c2ac:	ldrb	r3, [r0]
   1c2b0:	mov	r5, r0
   1c2b4:	cmp	r3, #0
   1c2b8:	bne	1c1e4 <__read_chk@plt+0x15d60>
   1c2bc:	ldr	r0, [pc, #328]	; 1c40c <__read_chk@plt+0x15f88>
   1c2c0:	add	r0, pc, r0
   1c2c4:	bl	40248 <__read_chk@plt+0x39dc4>
   1c2c8:	mov	r0, r5
   1c2cc:	bl	55a8 <free@plt>
   1c2d0:	ldr	r0, [sp, #36]	; 0x24
   1c2d4:	ldr	ip, [sp, #20]
   1c2d8:	ldr	r2, [sp, #452]	; 0x1c4
   1c2dc:	ldr	r3, [ip]
   1c2e0:	cmp	r2, r3
   1c2e4:	bne	1c3e4 <__read_chk@plt+0x15f60>
   1c2e8:	add	sp, sp, #460	; 0x1cc
   1c2ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2f0:	ldr	r3, [r8, #104]	; 0x68
   1c2f4:	cmp	r3, #0
   1c2f8:	bne	1c238 <__read_chk@plt+0x15db4>
   1c2fc:	cmp	r4, #0
   1c300:	beq	1c30c <__read_chk@plt+0x15e88>
   1c304:	ldr	r0, [sp, #24]
   1c308:	bl	40248 <__read_chk@plt+0x39dc4>
   1c30c:	ldr	r1, [sp, #36]	; 0x24
   1c310:	cmp	r1, #0
   1c314:	beq	1c324 <__read_chk@plt+0x15ea0>
   1c318:	ldr	r3, [r7, #8]
   1c31c:	cmn	r3, #1
   1c320:	beq	1c364 <__read_chk@plt+0x15ee0>
   1c324:	mov	r6, #0
   1c328:	b	1c23c <__read_chk@plt+0x15db8>
   1c32c:	ldr	r5, [sp, #16]
   1c330:	b	1c1e4 <__read_chk@plt+0x15d60>
   1c334:	bl	6214 <__errno_location@plt>
   1c338:	ldr	r3, [r0]
   1c33c:	cmp	r3, #2
   1c340:	bne	1c21c <__read_chk@plt+0x15d98>
   1c344:	mov	r0, r6
   1c348:	ldr	r6, [r7, #16]
   1c34c:	bl	25854 <__read_chk@plt+0x1f3d0>
   1c350:	mov	r1, r6
   1c354:	mov	r2, r0
   1c358:	ldr	r0, [sp, #28]
   1c35c:	bl	40248 <__read_chk@plt+0x39dc4>
   1c360:	b	1c238 <__read_chk@plt+0x15db4>
   1c364:	ldr	r3, [r7, #12]
   1c368:	cmp	r3, #0
   1c36c:	beq	1c37c <__read_chk@plt+0x15ef8>
   1c370:	ldr	r3, [r7, #24]
   1c374:	cmp	r3, #0
   1c378:	bne	1c324 <__read_chk@plt+0x15ea0>
   1c37c:	ldr	r0, [r7, #16]
   1c380:	mov	r3, r5
   1c384:	ldr	r2, [sp, #40]	; 0x28
   1c388:	bl	1a654 <__read_chk@plt+0x141d0>
   1c38c:	b	1c324 <__read_chk@plt+0x15ea0>
   1c390:	mov	r0, r6
   1c394:	b	1c2d4 <__read_chk@plt+0x15e50>
   1c398:	ldr	r3, [r7, #28]
   1c39c:	cmp	r3, r4
   1c3a0:	bne	1c3d8 <__read_chk@plt+0x15f54>
   1c3a4:	ldr	r3, [pc, #100]	; 1c410 <__read_chk@plt+0x15f8c>
   1c3a8:	ldr	r4, [r5, r3]
   1c3ac:	bl	6214 <__errno_location@plt>
   1c3b0:	ldr	r5, [r7, #16]
   1c3b4:	ldr	r0, [r0]
   1c3b8:	bl	5740 <strerror@plt>
   1c3bc:	mov	r1, r5
   1c3c0:	mov	r2, r0
   1c3c4:	ldr	r0, [pc, #72]	; 1c414 <__read_chk@plt+0x15f90>
   1c3c8:	add	r0, pc, r0
   1c3cc:	blx	r4
   1c3d0:	mov	r0, #0
   1c3d4:	b	1c2d4 <__read_chk@plt+0x15e50>
   1c3d8:	ldr	r3, [pc, #56]	; 1c418 <__read_chk@plt+0x15f94>
   1c3dc:	ldr	r4, [r5, r3]
   1c3e0:	b	1c3ac <__read_chk@plt+0x15f28>
   1c3e4:	bl	5d64 <__stack_chk_fail@plt>
   1c3e8:	ldrdeq	r4, [sl], -r4	; <UNPREDICTABLE>
   1c3ec:	andeq	r0, r0, r8, asr #11
   1c3f0:	andeq	r8, r6, ip, asr #27
   1c3f4:	andeq	r0, r0, r4, ror r6
   1c3f8:	andeq	r8, r6, ip, lsr #27
   1c3fc:	andeq	r3, r6, r0, asr ip
   1c400:	muleq	r6, r8, sp
   1c404:	andeq	r8, r6, r4, asr #21
   1c408:	andeq	r3, r6, r0, lsr ip
   1c40c:			; <UNDEFINED> instruction: 0x000689b0
   1c410:	muleq	r0, r4, r6
   1c414:	andeq	r8, r6, r4, asr fp
   1c418:	andeq	r0, r0, r0, ror r6
   1c41c:	push	{r3, r4, r5, lr}
   1c420:	mov	r1, #50	; 0x32
   1c424:	ldr	r3, [pc, #76]	; 1c478 <__read_chk@plt+0x15ff4>
   1c428:	mov	r5, r0
   1c42c:	ldr	r2, [pc, #72]	; 1c47c <__read_chk@plt+0x15ff8>
   1c430:	add	r3, pc, r3
   1c434:	ldr	r4, [r3, r2]
   1c438:	ldr	r0, [r4]
   1c43c:	bl	468e8 <__read_chk@plt+0x40464>
   1c440:	ldr	r0, [r4]
   1c444:	ldr	r1, [r5]
   1c448:	bl	46a00 <__read_chk@plt+0x4057c>
   1c44c:	ldr	r0, [r4]
   1c450:	ldr	r1, [r5, #12]
   1c454:	bl	46a00 <__read_chk@plt+0x4057c>
   1c458:	ldr	r3, [r5, #16]
   1c45c:	ldr	r0, [r4]
   1c460:	ldr	r1, [r3]
   1c464:	bl	46a00 <__read_chk@plt+0x4057c>
   1c468:	ldr	r0, [r4]
   1c46c:	bl	46b24 <__read_chk@plt+0x406a0>
   1c470:	mov	r0, #1
   1c474:	pop	{r3, r4, r5, pc}
   1c478:	andeq	r4, sl, ip, asr #9
   1c47c:	muleq	r0, ip, r6
   1c480:	ldr	r3, [pc, #272]	; 1c598 <__read_chk@plt+0x16114>
   1c484:	push	{r4, r5, r6, r7, lr}
   1c488:	mov	r7, r2
   1c48c:	ldr	r2, [pc, #264]	; 1c59c <__read_chk@plt+0x16118>
   1c490:	add	r3, pc, r3
   1c494:	ldr	r1, [pc, #260]	; 1c5a0 <__read_chk@plt+0x1611c>
   1c498:	sub	sp, sp, #12
   1c49c:	ldr	r5, [r3, r2]
   1c4a0:	ldr	r2, [r5]
   1c4a4:	str	r2, [sp, #4]
   1c4a8:	ldr	r3, [r3, r1]
   1c4ac:	ldr	r4, [r3]
   1c4b0:	mov	r0, r4
   1c4b4:	bl	43938 <__read_chk@plt+0x3d4b4>
   1c4b8:	cmp	r0, #0
   1c4bc:	ble	1c584 <__read_chk@plt+0x16100>
   1c4c0:	mov	r0, r4
   1c4c4:	mov	r1, sp
   1c4c8:	mov	r2, #0
   1c4cc:	bl	44c88 <__read_chk@plt+0x3e804>
   1c4d0:	subs	r6, r0, #0
   1c4d4:	beq	1c4f4 <__read_chk@plt+0x16070>
   1c4d8:	ldr	r2, [sp, #4]
   1c4dc:	mov	r0, r6
   1c4e0:	ldr	r3, [r5]
   1c4e4:	cmp	r2, r3
   1c4e8:	bne	1c594 <__read_chk@plt+0x16110>
   1c4ec:	add	sp, sp, #12
   1c4f0:	pop	{r4, r5, r6, r7, pc}
   1c4f4:	ldr	r0, [pc, #168]	; 1c5a4 <__read_chk@plt+0x16120>
   1c4f8:	ldr	r1, [sp]
   1c4fc:	add	r0, pc, r0
   1c500:	bl	40248 <__read_chk@plt+0x39dc4>
   1c504:	ldr	r0, [sp]
   1c508:	bl	55a8 <free@plt>
   1c50c:	mov	r0, r4
   1c510:	bl	44cb8 <__read_chk@plt+0x3e834>
   1c514:	subs	r6, r0, #0
   1c518:	bne	1c4d8 <__read_chk@plt+0x16054>
   1c51c:	ldr	r0, [pc, #132]	; 1c5a8 <__read_chk@plt+0x16124>
   1c520:	add	r0, pc, r0
   1c524:	bl	401e0 <__read_chk@plt+0x39d5c>
   1c528:	mov	r0, r7
   1c52c:	bl	1c41c <__read_chk@plt+0x15f98>
   1c530:	ldr	r2, [pc, #116]	; 1c5ac <__read_chk@plt+0x16128>
   1c534:	mov	r0, r4
   1c538:	mov	r1, #7
   1c53c:	add	r2, pc, r2
   1c540:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c544:	ldr	r2, [pc, #100]	; 1c5b0 <__read_chk@plt+0x1612c>
   1c548:	mov	r0, r4
   1c54c:	mov	r1, #52	; 0x34
   1c550:	add	r2, pc, r2
   1c554:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c558:	ldr	r2, [pc, #84]	; 1c5b4 <__read_chk@plt+0x16130>
   1c55c:	mov	r0, r4
   1c560:	mov	r1, #51	; 0x33
   1c564:	add	r2, pc, r2
   1c568:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c56c:	ldr	r2, [pc, #68]	; 1c5b8 <__read_chk@plt+0x16134>
   1c570:	mov	r0, r4
   1c574:	mov	r1, #53	; 0x35
   1c578:	add	r2, pc, r2
   1c57c:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c580:	b	1c4d8 <__read_chk@plt+0x16054>
   1c584:	ldr	r0, [pc, #48]	; 1c5bc <__read_chk@plt+0x16138>
   1c588:	add	r0, pc, r0
   1c58c:	bl	40248 <__read_chk@plt+0x39dc4>
   1c590:	b	1c50c <__read_chk@plt+0x16088>
   1c594:	bl	5d64 <__stack_chk_fail@plt>
   1c598:	andeq	r4, sl, ip, ror #8
   1c59c:	andeq	r0, r0, r8, asr #11
   1c5a0:	muleq	r0, ip, r6
   1c5a4:	andeq	r8, r6, r4, ror sl
   1c5a8:	muleq	r6, r0, sl
   1c5ac:			; <UNDEFINED> instruction: 0xfffff9f4
   1c5b0:			; <UNDEFINED> instruction: 0xfffff9f8
   1c5b4:	andeq	r3, r0, r0, lsl fp
   1c5b8:			; <UNDEFINED> instruction: 0xfffffaa8
   1c5bc:	strdeq	r8, [r6], -ip
   1c5c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c5c4:	sub	sp, sp, #28
   1c5c8:	ldr	r7, [pc, #696]	; 1c888 <__read_chk@plt+0x16404>
   1c5cc:	mov	r3, #0
   1c5d0:	ldr	r2, [pc, #692]	; 1c88c <__read_chk@plt+0x16408>
   1c5d4:	add	r7, pc, r7
   1c5d8:	str	r0, [sp, #4]
   1c5dc:	ldr	r1, [pc, #684]	; 1c890 <__read_chk@plt+0x1640c>
   1c5e0:	ldr	r2, [r7, r2]
   1c5e4:	str	r3, [sp, #12]
   1c5e8:	ldr	r3, [r2]
   1c5ec:	str	r2, [sp]
   1c5f0:	str	r3, [sp, #20]
   1c5f4:	ldr	r6, [r7, r1]
   1c5f8:	ldr	r5, [r6, #84]	; 0x54
   1c5fc:	cmp	r5, #0
   1c600:	beq	1c814 <__read_chk@plt+0x16390>
   1c604:	ldr	r8, [pc, #648]	; 1c894 <__read_chk@plt+0x16410>
   1c608:	add	r8, pc, r8
   1c60c:	ldr	r4, [r8]
   1c610:	cmp	r4, #0
   1c614:	beq	1c82c <__read_chk@plt+0x163a8>
   1c618:	mov	r0, r4
   1c61c:	ldr	r3, [pc, #628]	; 1c898 <__read_chk@plt+0x16414>
   1c620:	add	sl, sp, #12
   1c624:	ldr	fp, [pc, #624]	; 1c89c <__read_chk@plt+0x16418>
   1c628:	mov	r4, #0
   1c62c:	add	r3, pc, r3
   1c630:	ldr	r9, [pc, #616]	; 1c8a0 <__read_chk@plt+0x1641c>
   1c634:	ldr	r8, [pc, #616]	; 1c8a4 <__read_chk@plt+0x16420>
   1c638:	add	fp, pc, fp
   1c63c:	ldr	ip, [r0]
   1c640:	add	r9, pc, r9
   1c644:	ldr	r3, [r3, #4]
   1c648:	add	r8, pc, r8
   1c64c:	cmp	r3, ip
   1c650:	bcs	1c680 <__read_chk@plt+0x161fc>
   1c654:	cmp	r4, #0
   1c658:	bne	1c6e0 <__read_chk@plt+0x1625c>
   1c65c:	ldr	r2, [r0, #4]
   1c660:	add	r1, r2, r3, lsl #3
   1c664:	ldr	r2, [r2, r3, lsl #3]
   1c668:	cmp	r2, #127	; 0x7f
   1c66c:	bls	1c6a8 <__read_chk@plt+0x16224>
   1c670:	add	r3, r3, #1
   1c674:	str	r3, [fp, #4]
   1c678:	cmp	r3, ip
   1c67c:	bcc	1c654 <__read_chk@plt+0x161d0>
   1c680:	cmp	r4, #0
   1c684:	moveq	r0, r4
   1c688:	bne	1c6e0 <__read_chk@plt+0x1625c>
   1c68c:	ldr	r1, [sp]
   1c690:	ldr	r2, [sp, #20]
   1c694:	ldr	r3, [r1]
   1c698:	cmp	r2, r3
   1c69c:	bne	1c884 <__read_chk@plt+0x16400>
   1c6a0:	add	sp, sp, #28
   1c6a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c6a8:	mov	r0, sl
   1c6ac:	mov	r2, r5
   1c6b0:	ldr	r3, [r6, #80]	; 0x50
   1c6b4:	bl	522b0 <__read_chk@plt+0x4be2c>
   1c6b8:	cmp	r0, #0
   1c6bc:	beq	1c6d4 <__read_chk@plt+0x16250>
   1c6c0:	ldr	r0, [r8]
   1c6c4:	mov	r4, #1
   1c6c8:	ldr	r3, [r8, #4]
   1c6cc:	ldr	ip, [r0]
   1c6d0:	b	1c64c <__read_chk@plt+0x161c8>
   1c6d4:	ldm	r9, {r0, r3}
   1c6d8:	ldr	ip, [r0]
   1c6dc:	b	1c670 <__read_chk@plt+0x161ec>
   1c6e0:	ldr	r3, [pc, #448]	; 1c8a8 <__read_chk@plt+0x16424>
   1c6e4:	mov	r1, #50	; 0x32
   1c6e8:	ldr	r2, [sp, #12]
   1c6ec:	ldr	r0, [sp, #4]
   1c6f0:	ldr	r5, [pc, #436]	; 1c8ac <__read_chk@plt+0x16428>
   1c6f4:	str	r2, [r0, #64]	; 0x40
   1c6f8:	add	r5, pc, r5
   1c6fc:	ldr	r4, [r7, r3]
   1c700:	ldr	r0, [r4]
   1c704:	bl	468e8 <__read_chk@plt+0x40464>
   1c708:	ldr	r2, [sp, #4]
   1c70c:	ldr	r0, [r4]
   1c710:	ldr	r1, [r2]
   1c714:	bl	46a00 <__read_chk@plt+0x4057c>
   1c718:	ldr	r3, [sp, #4]
   1c71c:	ldr	r0, [r4]
   1c720:	ldr	r1, [r3, #12]
   1c724:	bl	46a00 <__read_chk@plt+0x4057c>
   1c728:	ldr	r0, [sp, #4]
   1c72c:	ldr	r3, [r0, #16]
   1c730:	ldr	r0, [r4]
   1c734:	ldr	r1, [r3]
   1c738:	bl	46a00 <__read_chk@plt+0x4057c>
   1c73c:	ldr	r0, [r4]
   1c740:	mov	r1, #1
   1c744:	bl	46958 <__read_chk@plt+0x404d4>
   1c748:	ldr	r3, [r5]
   1c74c:	ldr	r2, [r5, #4]
   1c750:	ldr	r0, [r4]
   1c754:	ldr	r3, [r3, #4]
   1c758:	ldr	r1, [r3, r2, lsl #3]
   1c75c:	add	r1, r1, #2
   1c760:	bl	46958 <__read_chk@plt+0x404d4>
   1c764:	ldr	r0, [r4]
   1c768:	mov	r1, #6
   1c76c:	bl	4691c <__read_chk@plt+0x40498>
   1c770:	ldr	r3, [r5]
   1c774:	ldr	r2, [r5, #4]
   1c778:	ldr	r0, [r4]
   1c77c:	ldr	r3, [r3, #4]
   1c780:	ldr	r1, [r3, r2, lsl #3]
   1c784:	bl	4691c <__read_chk@plt+0x40498>
   1c788:	ldr	r3, [r5]
   1c78c:	ldr	r2, [r5, #4]
   1c790:	ldr	r0, [r4]
   1c794:	ldr	r3, [r3, #4]
   1c798:	add	r1, r3, r2, lsl #3
   1c79c:	ldr	r2, [r3, r2, lsl #3]
   1c7a0:	ldr	r1, [r1, #4]
   1c7a4:	bl	46a38 <__read_chk@plt+0x405b4>
   1c7a8:	ldr	r0, [r4]
   1c7ac:	bl	46b24 <__read_chk@plt+0x406a0>
   1c7b0:	ldr	r2, [pc, #248]	; 1c8b0 <__read_chk@plt+0x1642c>
   1c7b4:	ldr	r0, [r4]
   1c7b8:	mov	r1, #60	; 0x3c
   1c7bc:	add	r2, pc, r2
   1c7c0:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c7c4:	ldr	r2, [pc, #232]	; 1c8b4 <__read_chk@plt+0x16430>
   1c7c8:	ldr	r0, [r4]
   1c7cc:	mov	r1, #61	; 0x3d
   1c7d0:	add	r2, pc, r2
   1c7d4:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c7d8:	ldr	r2, [pc, #216]	; 1c8b8 <__read_chk@plt+0x16434>
   1c7dc:	ldr	r0, [r4]
   1c7e0:	mov	r1, #64	; 0x40
   1c7e4:	add	r2, pc, r2
   1c7e8:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c7ec:	ldr	r2, [pc, #200]	; 1c8bc <__read_chk@plt+0x16438>
   1c7f0:	ldr	r0, [r4]
   1c7f4:	mov	r1, #65	; 0x41
   1c7f8:	add	r2, pc, r2
   1c7fc:	bl	4b358 <__read_chk@plt+0x44ed4>
   1c800:	ldr	r3, [r5, #4]
   1c804:	mov	r0, #1
   1c808:	add	r3, r3, r0
   1c80c:	str	r3, [r5, #4]
   1c810:	b	1c68c <__read_chk@plt+0x16208>
   1c814:	ldr	r3, [r6, #72]	; 0x48
   1c818:	cmp	r3, #0
   1c81c:	bne	1c850 <__read_chk@plt+0x163cc>
   1c820:	ldr	r1, [sp, #4]
   1c824:	ldr	r5, [r1, #8]
   1c828:	b	1c604 <__read_chk@plt+0x16180>
   1c82c:	add	r0, sp, #16
   1c830:	mov	r1, r8
   1c834:	bl	643c <gss_indicate_mechs@plt>
   1c838:	lsrs	r0, r0, #16
   1c83c:	strne	r4, [r8]
   1c840:	movne	r0, r4
   1c844:	bne	1c68c <__read_chk@plt+0x16208>
   1c848:	ldr	r0, [r8]
   1c84c:	b	1c61c <__read_chk@plt+0x16198>
   1c850:	ldr	r3, [pc, #80]	; 1c8a8 <__read_chk@plt+0x16424>
   1c854:	mov	r1, #1
   1c858:	ldr	r3, [r7, r3]
   1c85c:	ldr	r0, [r3]
   1c860:	bl	7c254 <__read_chk@plt+0x75dd0>
   1c864:	ldr	r1, [pc, #84]	; 1c8c0 <__read_chk@plt+0x1643c>
   1c868:	add	r1, pc, r1
   1c86c:	mov	r5, r0
   1c870:	bl	61d8 <strcmp@plt>
   1c874:	cmp	r0, #0
   1c878:	ldreq	r0, [sp, #4]
   1c87c:	ldreq	r5, [r0, #8]
   1c880:	b	1c604 <__read_chk@plt+0x16180>
   1c884:	bl	5d64 <__stack_chk_fail@plt>
   1c888:	andeq	r4, sl, r8, lsr #6
   1c88c:	andeq	r0, r0, r8, asr #11
   1c890:	andeq	r0, r0, r4, ror r6
   1c894:	andeq	r5, sl, r4, lsl #2
   1c898:	andeq	r5, sl, r0, ror #1
   1c89c:	ldrdeq	r5, [sl], -r4
   1c8a0:	andeq	r5, sl, ip, asr #1
   1c8a4:	andeq	r5, sl, r4, asr #1
   1c8a8:	muleq	r0, ip, r6
   1c8ac:	andeq	r5, sl, r4, lsl r0
   1c8b0:	andeq	r3, r0, r4, ror #24
   1c8b4:	andeq	r3, r0, r4, asr #27
   1c8b8:	andeq	r0, r0, ip, lsr #10
   1c8bc:	andeq	r0, r0, r4, asr #1
   1c8c0:	andeq	r2, r6, r0, lsl sp
   1c8c4:	push	{r4, r5, r6, r7, r8, lr}
   1c8c8:	cmp	r2, #0
   1c8cc:	ldr	r5, [pc, #232]	; 1c9bc <__read_chk@plt+0x16538>
   1c8d0:	sub	sp, sp, #40	; 0x28
   1c8d4:	ldr	r3, [pc, #228]	; 1c9c0 <__read_chk@plt+0x1653c>
   1c8d8:	mov	r4, #0
   1c8dc:	add	r5, pc, r5
   1c8e0:	ldr	r6, [r5, r3]
   1c8e4:	str	r4, [sp, #20]
   1c8e8:	str	r4, [sp, #24]
   1c8ec:	ldr	r3, [r6]
   1c8f0:	str	r3, [sp, #36]	; 0x24
   1c8f4:	beq	1c9b0 <__read_chk@plt+0x1652c>
   1c8f8:	ldr	r3, [pc, #196]	; 1c9c4 <__read_chk@plt+0x16540>
   1c8fc:	add	r1, sp, #16
   1c900:	ldr	r8, [r2, #64]	; 0x40
   1c904:	ldr	r7, [r5, r3]
   1c908:	ldr	r0, [r7]
   1c90c:	bl	46d90 <__read_chk@plt+0x4090c>
   1c910:	ldr	r3, [sp, #16]
   1c914:	str	r3, [sp, #28]
   1c918:	str	r0, [sp, #32]
   1c91c:	ldr	r0, [r7]
   1c920:	bl	43938 <__read_chk@plt+0x3d4b4>
   1c924:	cmp	r0, #0
   1c928:	bgt	1c984 <__read_chk@plt+0x16500>
   1c92c:	ldr	r1, [pc, #148]	; 1c9c8 <__read_chk@plt+0x16544>
   1c930:	add	r7, sp, #20
   1c934:	add	r2, sp, #28
   1c938:	mov	r0, r8
   1c93c:	mov	r3, r7
   1c940:	ldr	r1, [r5, r1]
   1c944:	str	r4, [sp]
   1c948:	ldr	r1, [r1, #68]	; 0x44
   1c94c:	bl	52048 <__read_chk@plt+0x4bbc4>
   1c950:	ldr	r0, [sp, #32]
   1c954:	bl	55a8 <free@plt>
   1c958:	mov	r1, r7
   1c95c:	add	r0, sp, #12
   1c960:	bl	577c <gss_release_buffer@plt>
   1c964:	ldr	r2, [sp, #36]	; 0x24
   1c968:	ldr	r3, [r6]
   1c96c:	mov	r0, r4
   1c970:	cmp	r2, r3
   1c974:	bne	1c980 <__read_chk@plt+0x164fc>
   1c978:	add	sp, sp, #40	; 0x28
   1c97c:	pop	{r4, r5, r6, r7, r8, pc}
   1c980:	bl	5d64 <__stack_chk_fail@plt>
   1c984:	mov	r1, r0
   1c988:	ldr	r2, [pc, #60]	; 1c9cc <__read_chk@plt+0x16548>
   1c98c:	ldr	r0, [pc, #60]	; 1c9d0 <__read_chk@plt+0x1654c>
   1c990:	movw	r3, #934	; 0x3a6
   1c994:	add	r2, pc, r2
   1c998:	add	r0, pc, r0
   1c99c:	bl	40110 <__read_chk@plt+0x39c8c>
   1c9a0:	ldr	r1, [pc, #44]	; 1c9d4 <__read_chk@plt+0x16550>
   1c9a4:	ldr	r0, [r7]
   1c9a8:	add	r1, pc, r1
   1c9ac:	bl	467c0 <__read_chk@plt+0x4033c>
   1c9b0:	ldr	r0, [pc, #32]	; 1c9d8 <__read_chk@plt+0x16554>
   1c9b4:	add	r0, pc, r0
   1c9b8:	bl	3dae8 <__read_chk@plt+0x37664>
   1c9bc:	andeq	r4, sl, r0, lsr #32
   1c9c0:	andeq	r0, r0, r8, asr #11
   1c9c4:	muleq	r0, ip, r6
   1c9c8:	andeq	r0, r0, r4, ror r6
   1c9cc:	andeq	r8, r6, r4, ror r6
   1c9d0:	muleq	r6, r4, sl
   1c9d4:	andeq	r2, r6, r4, asr #21
   1c9d8:	andeq	r8, r6, r0, lsr #12
   1c9dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c9e0:	mov	r2, r1
   1c9e4:	ldr	r4, [pc, #400]	; 1cb7c <__read_chk@plt+0x166f8>
   1c9e8:	sub	sp, sp, #88	; 0x58
   1c9ec:	ldr	r3, [pc, #396]	; 1cb80 <__read_chk@plt+0x166fc>
   1c9f0:	mov	ip, #0
   1c9f4:	add	r4, pc, r4
   1c9f8:	ldr	lr, [pc, #388]	; 1cb84 <__read_chk@plt+0x16700>
   1c9fc:	ldr	r9, [r0, #64]	; 0x40
   1ca00:	add	r8, sp, #20
   1ca04:	ldr	r6, [r4, r3]
   1ca08:	mov	r7, r0
   1ca0c:	str	ip, [sp, #20]
   1ca10:	mov	r3, r8
   1ca14:	str	ip, [sp, #24]
   1ca18:	mov	r0, r9
   1ca1c:	ldr	r1, [r6]
   1ca20:	str	ip, [sp, #28]
   1ca24:	str	ip, [sp, #32]
   1ca28:	add	ip, sp, #16
   1ca2c:	str	r1, [sp, #84]	; 0x54
   1ca30:	ldr	r1, [r4, lr]
   1ca34:	str	ip, [sp]
   1ca38:	ldr	r1, [r1, #68]	; 0x44
   1ca3c:	bl	52048 <__read_chk@plt+0x4bbc4>
   1ca40:	ldr	r3, [sp, #20]
   1ca44:	cmp	r3, #0
   1ca48:	mov	r5, r0
   1ca4c:	beq	1ca90 <__read_chk@plt+0x1660c>
   1ca50:	lsrs	r3, r0, #16
   1ca54:	ldr	r3, [pc, #300]	; 1cb88 <__read_chk@plt+0x16704>
   1ca58:	movne	r1, #65	; 0x41
   1ca5c:	moveq	r1, #61	; 0x3d
   1ca60:	ldr	sl, [r4, r3]
   1ca64:	ldr	r0, [sl]
   1ca68:	bl	468e8 <__read_chk@plt+0x40464>
   1ca6c:	ldr	r1, [sp, #24]
   1ca70:	ldr	r0, [sl]
   1ca74:	ldr	r2, [sp, #20]
   1ca78:	bl	469c8 <__read_chk@plt+0x40544>
   1ca7c:	ldr	r0, [sl]
   1ca80:	bl	46b24 <__read_chk@plt+0x406a0>
   1ca84:	mov	r1, r8
   1ca88:	add	r0, sp, #12
   1ca8c:	bl	577c <gss_release_buffer@plt>
   1ca90:	cmp	r5, #0
   1ca94:	bne	1cb0c <__read_chk@plt+0x16688>
   1ca98:	ldr	r3, [sp, #16]
   1ca9c:	tst	r3, #32
   1caa0:	beq	1cb28 <__read_chk@plt+0x166a4>
   1caa4:	add	r8, sp, #44	; 0x2c
   1caa8:	ldr	r3, [pc, #220]	; 1cb8c <__read_chk@plt+0x16708>
   1caac:	ldr	r1, [r7]
   1cab0:	ldr	r2, [r7, #12]
   1cab4:	add	r3, pc, r3
   1cab8:	mov	r0, r8
   1cabc:	add	r7, sp, #28
   1cac0:	bl	524ac <__read_chk@plt+0x4c028>
   1cac4:	mov	r0, r8
   1cac8:	bl	26838 <__read_chk@plt+0x203b4>
   1cacc:	str	r0, [sp, #40]	; 0x28
   1cad0:	mov	r0, r8
   1cad4:	bl	265d8 <__read_chk@plt+0x20154>
   1cad8:	add	r1, sp, #88	; 0x58
   1cadc:	mov	r2, r7
   1cae0:	str	r0, [r1, #-52]!	; 0xffffffcc
   1cae4:	mov	r0, r9
   1cae8:	bl	52414 <__read_chk@plt+0x4bf90>
   1caec:	lsrs	r3, r0, #16
   1caf0:	mov	r5, r0
   1caf4:	beq	1cb48 <__read_chk@plt+0x166c4>
   1caf8:	mov	r0, r8
   1cafc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1cb00:	mov	r1, r7
   1cb04:	add	r0, sp, #12
   1cb08:	bl	577c <gss_release_buffer@plt>
   1cb0c:	ldr	r2, [sp, #84]	; 0x54
   1cb10:	mov	r0, r5
   1cb14:	ldr	r3, [r6]
   1cb18:	cmp	r2, r3
   1cb1c:	bne	1cb78 <__read_chk@plt+0x166f4>
   1cb20:	add	sp, sp, #88	; 0x58
   1cb24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cb28:	ldr	r3, [pc, #88]	; 1cb88 <__read_chk@plt+0x16704>
   1cb2c:	mov	r1, #63	; 0x3f
   1cb30:	ldr	r4, [r4, r3]
   1cb34:	ldr	r0, [r4]
   1cb38:	bl	468e8 <__read_chk@plt+0x40464>
   1cb3c:	ldr	r0, [r4]
   1cb40:	bl	46b24 <__read_chk@plt+0x406a0>
   1cb44:	b	1cb0c <__read_chk@plt+0x16688>
   1cb48:	ldr	r3, [pc, #56]	; 1cb88 <__read_chk@plt+0x16704>
   1cb4c:	mov	r1, #66	; 0x42
   1cb50:	ldr	r4, [r4, r3]
   1cb54:	ldr	r0, [r4]
   1cb58:	bl	468e8 <__read_chk@plt+0x40464>
   1cb5c:	ldr	r0, [r4]
   1cb60:	ldr	r1, [sp, #32]
   1cb64:	ldr	r2, [sp, #28]
   1cb68:	bl	469c8 <__read_chk@plt+0x40544>
   1cb6c:	ldr	r0, [r4]
   1cb70:	bl	46b24 <__read_chk@plt+0x406a0>
   1cb74:	b	1caf8 <__read_chk@plt+0x16674>
   1cb78:	bl	5d64 <__stack_chk_fail@plt>
   1cb7c:	andeq	r3, sl, r8, lsl #30
   1cb80:	andeq	r0, r0, r8, asr #11
   1cb84:	andeq	r0, r0, r4, ror r6
   1cb88:	muleq	r0, ip, r6
   1cb8c:	andeq	r8, r6, r4, ror #10
   1cb90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cb94:	sub	sp, sp, #64	; 0x40
   1cb98:	ldr	r5, [pc, #348]	; 1ccfc <__read_chk@plt+0x16878>
   1cb9c:	mov	r9, r0
   1cba0:	ldr	r3, [pc, #344]	; 1cd00 <__read_chk@plt+0x1687c>
   1cba4:	mov	r1, #1
   1cba8:	add	r5, pc, r5
   1cbac:	ldr	r7, [pc, #336]	; 1cd04 <__read_chk@plt+0x16880>
   1cbb0:	mov	r4, #0
   1cbb4:	ldr	r6, [r5, r3]
   1cbb8:	add	r7, pc, r7
   1cbbc:	str	r4, [sp, #12]
   1cbc0:	ldr	r8, [r7, #8]
   1cbc4:	ldr	r3, [r6]
   1cbc8:	str	r4, [sp, #16]
   1cbcc:	mov	r0, r8
   1cbd0:	str	r3, [sp, #60]	; 0x3c
   1cbd4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1cbd8:	cmp	r8, r4
   1cbdc:	str	r0, [r7, #8]
   1cbe0:	movgt	r0, r4
   1cbe4:	ble	1cc00 <__read_chk@plt+0x1677c>
   1cbe8:	ldr	r2, [sp, #60]	; 0x3c
   1cbec:	ldr	r3, [r6]
   1cbf0:	cmp	r2, r3
   1cbf4:	bne	1ccf8 <__read_chk@plt+0x16874>
   1cbf8:	add	sp, sp, #64	; 0x40
   1cbfc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cc00:	ldr	r3, [pc, #256]	; 1cd08 <__read_chk@plt+0x16884>
   1cc04:	ldr	sl, [r5, r3]
   1cc08:	ldr	r7, [sl]
   1cc0c:	cmp	r7, r4
   1cc10:	beq	1cce4 <__read_chk@plt+0x16860>
   1cc14:	add	r7, sp, #20
   1cc18:	ldr	r3, [pc, #236]	; 1cd0c <__read_chk@plt+0x16888>
   1cc1c:	ldr	r1, [r9]
   1cc20:	add	r8, sp, #12
   1cc24:	ldr	r2, [r9, #12]
   1cc28:	add	r3, pc, r3
   1cc2c:	mov	r0, r7
   1cc30:	bl	524ac <__read_chk@plt+0x4c028>
   1cc34:	mov	r0, r7
   1cc38:	bl	26838 <__read_chk@plt+0x203b4>
   1cc3c:	str	r0, [sp, #8]
   1cc40:	mov	r0, r7
   1cc44:	bl	265d8 <__read_chk@plt+0x20154>
   1cc48:	add	r1, sp, #64	; 0x40
   1cc4c:	mov	r2, r8
   1cc50:	str	r0, [r1, #-60]!	; 0xffffffc4
   1cc54:	ldr	r0, [sl]
   1cc58:	bl	52414 <__read_chk@plt+0x4bf90>
   1cc5c:	lsrs	r0, r0, #16
   1cc60:	bne	1ccd4 <__read_chk@plt+0x16850>
   1cc64:	ldr	r3, [pc, #164]	; 1cd10 <__read_chk@plt+0x1688c>
   1cc68:	mov	r1, #50	; 0x32
   1cc6c:	ldr	r4, [r5, r3]
   1cc70:	ldr	r0, [r4]
   1cc74:	bl	468e8 <__read_chk@plt+0x40464>
   1cc78:	ldr	r0, [r4]
   1cc7c:	ldr	r1, [r9]
   1cc80:	bl	46a00 <__read_chk@plt+0x4057c>
   1cc84:	ldr	r0, [r4]
   1cc88:	ldr	r1, [r9, #12]
   1cc8c:	bl	46a00 <__read_chk@plt+0x4057c>
   1cc90:	ldr	r3, [r9, #16]
   1cc94:	ldr	r0, [r4]
   1cc98:	ldr	r1, [r3]
   1cc9c:	bl	46a00 <__read_chk@plt+0x4057c>
   1cca0:	ldr	r1, [sp, #16]
   1cca4:	ldr	r2, [sp, #12]
   1cca8:	ldr	r0, [r4]
   1ccac:	bl	469c8 <__read_chk@plt+0x40544>
   1ccb0:	ldr	r0, [r4]
   1ccb4:	bl	46b24 <__read_chk@plt+0x406a0>
   1ccb8:	mov	r0, r7
   1ccbc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1ccc0:	mov	r1, r8
   1ccc4:	mov	r0, sp
   1ccc8:	bl	577c <gss_release_buffer@plt>
   1cccc:	mov	r0, #1
   1ccd0:	b	1cbe8 <__read_chk@plt+0x16764>
   1ccd4:	mov	r0, r7
   1ccd8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1ccdc:	mov	r0, r4
   1cce0:	b	1cbe8 <__read_chk@plt+0x16764>
   1cce4:	ldr	r0, [pc, #40]	; 1cd14 <__read_chk@plt+0x16890>
   1cce8:	add	r0, pc, r0
   1ccec:	bl	401e0 <__read_chk@plt+0x39d5c>
   1ccf0:	mov	r0, r7
   1ccf4:	b	1cbe8 <__read_chk@plt+0x16764>
   1ccf8:	bl	5d64 <__stack_chk_fail@plt>
   1ccfc:	andeq	r3, sl, r4, asr sp
   1cd00:	andeq	r0, r0, r8, asr #11
   1cd04:	andeq	r4, sl, r4, asr fp
   1cd08:	strdeq	r0, [r0], -r4
   1cd0c:	andeq	r8, r6, r0, lsr #8
   1cd10:	muleq	r0, ip, r6
   1cd14:	andeq	r8, r6, r0, asr #6
   1cd18:	push	{r4, r5, r6, lr}
   1cd1c:	bl	46fa8 <__read_chk@plt+0x40b24>
   1cd20:	ldr	r4, [pc, #148]	; 1cdbc <__read_chk@plt+0x16938>
   1cd24:	bl	46fa8 <__read_chk@plt+0x40b24>
   1cd28:	ldr	r2, [pc, #144]	; 1cdc0 <__read_chk@plt+0x1693c>
   1cd2c:	mov	r1, #0
   1cd30:	add	r4, pc, r4
   1cd34:	mov	r3, r4
   1cd38:	ldr	r4, [r4, r2]
   1cd3c:	ldr	r0, [r4]
   1cd40:	bl	46d90 <__read_chk@plt+0x4090c>
   1cd44:	mov	r1, #0
   1cd48:	mov	r5, r0
   1cd4c:	ldr	r0, [r4]
   1cd50:	bl	46d90 <__read_chk@plt+0x4090c>
   1cd54:	mov	r6, r0
   1cd58:	ldr	r0, [r4]
   1cd5c:	bl	43938 <__read_chk@plt+0x3d4b4>
   1cd60:	cmp	r0, #0
   1cd64:	bgt	1cd90 <__read_chk@plt+0x1690c>
   1cd68:	ldr	r0, [pc, #84]	; 1cdc4 <__read_chk@plt+0x16940>
   1cd6c:	mov	r1, r5
   1cd70:	add	r0, pc, r0
   1cd74:	bl	401e0 <__read_chk@plt+0x39d5c>
   1cd78:	mov	r0, r5
   1cd7c:	bl	55a8 <free@plt>
   1cd80:	mov	r0, r6
   1cd84:	bl	55a8 <free@plt>
   1cd88:	mov	r0, #0
   1cd8c:	pop	{r4, r5, r6, pc}
   1cd90:	mov	r1, r0
   1cd94:	ldr	r2, [pc, #44]	; 1cdc8 <__read_chk@plt+0x16944>
   1cd98:	ldr	r0, [pc, #44]	; 1cdcc <__read_chk@plt+0x16948>
   1cd9c:	movw	r3, #959	; 0x3bf
   1cda0:	add	r2, pc, r2
   1cda4:	add	r0, pc, r0
   1cda8:	bl	40110 <__read_chk@plt+0x39c8c>
   1cdac:	ldr	r1, [pc, #28]	; 1cdd0 <__read_chk@plt+0x1694c>
   1cdb0:	ldr	r0, [r4]
   1cdb4:	add	r1, pc, r1
   1cdb8:	bl	467c0 <__read_chk@plt+0x4033c>
   1cdbc:	andeq	r3, sl, ip, asr #23
   1cdc0:	muleq	r0, ip, r6
   1cdc4:	andeq	r8, r6, r8, ror #5
   1cdc8:	andeq	r8, r6, r8, ror #4
   1cdcc:	andeq	r2, r6, r8, lsl #13
   1cdd0:			; <UNDEFINED> instruction: 0x000626b8
   1cdd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cdd8:	sub	sp, sp, #176	; 0xb0
   1cddc:	ldr	r4, [pc, #352]	; 1cf44 <__read_chk@plt+0x16ac0>
   1cde0:	mov	r5, r0
   1cde4:	ldr	r2, [pc, #348]	; 1cf48 <__read_chk@plt+0x16ac4>
   1cde8:	mov	r1, #1
   1cdec:	add	r4, pc, r4
   1cdf0:	ldr	r3, [pc, #340]	; 1cf4c <__read_chk@plt+0x16ac8>
   1cdf4:	ldr	r9, [pc, #340]	; 1cf50 <__read_chk@plt+0x16acc>
   1cdf8:	ldr	r7, [r4, r2]
   1cdfc:	add	r9, pc, r9
   1ce00:	ldr	r2, [r7]
   1ce04:	ldr	r8, [r9, #12]
   1ce08:	str	r2, [sp, #172]	; 0xac
   1ce0c:	ldr	r6, [r4, r3]
   1ce10:	ldr	sl, [r6, #188]	; 0xbc
   1ce14:	cmp	sl, #0
   1ce18:	ldreq	sl, [r0, #8]
   1ce1c:	mov	r0, r8
   1ce20:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1ce24:	ldr	r3, [r6, #156]	; 0x9c
   1ce28:	cmp	r8, r3
   1ce2c:	str	r0, [r9, #12]
   1ce30:	movge	r0, #0
   1ce34:	bge	1cf28 <__read_chk@plt+0x16aa4>
   1ce38:	cmp	r0, #1
   1ce3c:	beq	1ce4c <__read_chk@plt+0x169c8>
   1ce40:	ldr	r0, [pc, #268]	; 1cf54 <__read_chk@plt+0x16ad0>
   1ce44:	add	r0, pc, r0
   1ce48:	bl	4005c <__read_chk@plt+0x39bd8>
   1ce4c:	ldr	r2, [r5]
   1ce50:	add	r6, sp, #20
   1ce54:	ldr	r3, [pc, #252]	; 1cf58 <__read_chk@plt+0x16ad4>
   1ce58:	mov	r1, #150	; 0x96
   1ce5c:	mov	r0, r6
   1ce60:	str	sl, [sp, #8]
   1ce64:	add	r3, pc, r3
   1ce68:	str	r2, [sp, #4]
   1ce6c:	str	r3, [sp]
   1ce70:	mov	r2, #1
   1ce74:	mov	r3, r1
   1ce78:	bl	60b8 <__snprintf_chk@plt>
   1ce7c:	mov	r0, r6
   1ce80:	mov	r1, #0
   1ce84:	bl	47310 <__read_chk@plt+0x40e8c>
   1ce88:	ldr	r3, [pc, #204]	; 1cf5c <__read_chk@plt+0x16ad8>
   1ce8c:	mov	r1, #50	; 0x32
   1ce90:	ldr	r4, [r4, r3]
   1ce94:	mov	r6, r0
   1ce98:	ldr	r0, [r4]
   1ce9c:	bl	468e8 <__read_chk@plt+0x40464>
   1cea0:	ldr	r0, [r4]
   1cea4:	ldr	r1, [r5]
   1cea8:	bl	46a00 <__read_chk@plt+0x4057c>
   1ceac:	ldr	r0, [r4]
   1ceb0:	ldr	r1, [r5, #12]
   1ceb4:	bl	46a00 <__read_chk@plt+0x4057c>
   1ceb8:	ldr	r3, [r5, #16]
   1cebc:	ldr	r0, [r4]
   1cec0:	ldr	r1, [r3]
   1cec4:	bl	46a00 <__read_chk@plt+0x4057c>
   1cec8:	ldr	r0, [r4]
   1cecc:	mov	r1, #0
   1ced0:	bl	4691c <__read_chk@plt+0x40498>
   1ced4:	mov	r1, r6
   1ced8:	ldr	r0, [r4]
   1cedc:	bl	46a00 <__read_chk@plt+0x4057c>
   1cee0:	mov	r0, r6
   1cee4:	bl	6088 <strlen@plt>
   1cee8:	mov	r1, r0
   1ceec:	mov	r0, r6
   1cef0:	bl	7b7fc <__read_chk@plt+0x75378>
   1cef4:	mov	r0, r6
   1cef8:	bl	55a8 <free@plt>
   1cefc:	mov	r1, #64	; 0x40
   1cf00:	ldr	r0, [r4]
   1cf04:	bl	468d8 <__read_chk@plt+0x40454>
   1cf08:	ldr	r0, [r4]
   1cf0c:	bl	46b24 <__read_chk@plt+0x406a0>
   1cf10:	ldr	r2, [pc, #72]	; 1cf60 <__read_chk@plt+0x16adc>
   1cf14:	ldr	r0, [r4]
   1cf18:	mov	r1, #60	; 0x3c
   1cf1c:	add	r2, pc, r2
   1cf20:	bl	4b358 <__read_chk@plt+0x44ed4>
   1cf24:	mov	r0, #1
   1cf28:	ldr	r2, [sp, #172]	; 0xac
   1cf2c:	ldr	r3, [r7]
   1cf30:	cmp	r2, r3
   1cf34:	bne	1cf40 <__read_chk@plt+0x16abc>
   1cf38:	add	sp, sp, #176	; 0xb0
   1cf3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cf40:	bl	5d64 <__stack_chk_fail@plt>
   1cf44:	andeq	r3, sl, r0, lsl fp
   1cf48:	andeq	r0, r0, r8, asr #11
   1cf4c:	andeq	r0, r0, r4, ror r6
   1cf50:	andeq	r4, sl, r0, lsl r9
   1cf54:	andeq	r7, r6, r4, asr r5
   1cf58:	andeq	r7, r6, r0, lsl #29
   1cf5c:	muleq	r0, ip, r6
   1cf60:	andeq	r0, r0, r0, asr #32
   1cf64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cf68:	mov	r8, r2
   1cf6c:	ldr	r4, [pc, #720]	; 1d244 <__read_chk@plt+0x16dc0>
   1cf70:	sub	sp, sp, #188	; 0xbc
   1cf74:	ldr	r2, [pc, #716]	; 1d248 <__read_chk@plt+0x16dc4>
   1cf78:	add	r4, pc, r4
   1cf7c:	ldr	r3, [pc, #712]	; 1d24c <__read_chk@plt+0x16dc8>
   1cf80:	ldr	r2, [r4, r2]
   1cf84:	str	r2, [sp, #20]
   1cf88:	ldr	r2, [r2]
   1cf8c:	str	r2, [sp, #180]	; 0xb4
   1cf90:	ldr	r3, [r4, r3]
   1cf94:	ldr	r9, [r3, #188]	; 0xbc
   1cf98:	cmp	r9, #0
   1cf9c:	beq	1d220 <__read_chk@plt+0x16d9c>
   1cfa0:	ldr	r0, [pc, #680]	; 1d250 <__read_chk@plt+0x16dcc>
   1cfa4:	add	r0, pc, r0
   1cfa8:	bl	40248 <__read_chk@plt+0x39dc4>
   1cfac:	cmp	r8, #0
   1cfb0:	beq	1d238 <__read_chk@plt+0x16db4>
   1cfb4:	ldr	r3, [pc, #664]	; 1d254 <__read_chk@plt+0x16dd0>
   1cfb8:	mov	r1, #0
   1cfbc:	ldr	r7, [r4, r3]
   1cfc0:	ldr	r0, [r7]
   1cfc4:	bl	46d90 <__read_chk@plt+0x4090c>
   1cfc8:	mov	r1, #0
   1cfcc:	mov	r4, r0
   1cfd0:	ldr	r0, [r7]
   1cfd4:	bl	46d90 <__read_chk@plt+0x4090c>
   1cfd8:	ldrb	r3, [r4]
   1cfdc:	cmp	r3, #0
   1cfe0:	mov	r5, r0
   1cfe4:	bne	1d20c <__read_chk@plt+0x16d88>
   1cfe8:	mov	r0, r4
   1cfec:	add	r6, sp, #28
   1cff0:	bl	55a8 <free@plt>
   1cff4:	mov	r0, r5
   1cff8:	bl	55a8 <free@plt>
   1cffc:	ldr	r0, [r7]
   1d000:	mov	r1, #50	; 0x32
   1d004:	ldr	sl, [pc, #588]	; 1d258 <__read_chk@plt+0x16dd4>
   1d008:	bl	468e8 <__read_chk@plt+0x40464>
   1d00c:	ldr	r0, [r7]
   1d010:	ldr	r1, [r8]
   1d014:	add	sl, pc, sl
   1d018:	bl	46a00 <__read_chk@plt+0x4057c>
   1d01c:	ldr	r0, [r7]
   1d020:	ldr	r1, [r8, #12]
   1d024:	bl	46a00 <__read_chk@plt+0x4057c>
   1d028:	ldr	r3, [r8, #16]
   1d02c:	ldr	r0, [r7]
   1d030:	ldr	fp, [pc, #548]	; 1d25c <__read_chk@plt+0x16dd8>
   1d034:	ldr	r1, [r3]
   1d038:	bl	46a00 <__read_chk@plt+0x4057c>
   1d03c:	ldr	r3, [pc, #540]	; 1d260 <__read_chk@plt+0x16ddc>
   1d040:	ldr	r0, [r7]
   1d044:	mov	r1, #1
   1d048:	add	r3, pc, r3
   1d04c:	str	r3, [sp, #16]
   1d050:	bl	4691c <__read_chk@plt+0x40498>
   1d054:	ldr	r2, [r8]
   1d058:	ldr	r3, [pc, #516]	; 1d264 <__read_chk@plt+0x16de0>
   1d05c:	mov	r1, #150	; 0x96
   1d060:	str	r9, [sp, #8]
   1d064:	mov	r0, r6
   1d068:	add	r3, pc, r3
   1d06c:	str	r2, [sp, #4]
   1d070:	str	r3, [sp]
   1d074:	mov	r2, #1
   1d078:	mov	r3, r1
   1d07c:	add	fp, pc, fp
   1d080:	bl	60b8 <__snprintf_chk@plt>
   1d084:	mov	r1, #0
   1d088:	mov	r0, r6
   1d08c:	bl	47310 <__read_chk@plt+0x40e8c>
   1d090:	mov	r4, r0
   1d094:	mov	r1, r0
   1d098:	ldr	r0, [r7]
   1d09c:	bl	46a00 <__read_chk@plt+0x4057c>
   1d0a0:	mov	r0, r4
   1d0a4:	bl	6088 <strlen@plt>
   1d0a8:	mov	r1, r0
   1d0ac:	mov	r0, r4
   1d0b0:	bl	7b7fc <__read_chk@plt+0x75378>
   1d0b4:	mov	r0, r4
   1d0b8:	bl	55a8 <free@plt>
   1d0bc:	ldr	r2, [r8]
   1d0c0:	mov	r1, #150	; 0x96
   1d0c4:	mov	r3, r1
   1d0c8:	str	sl, [sp]
   1d0cc:	str	r9, [sp, #8]
   1d0d0:	mov	r0, r6
   1d0d4:	str	r2, [sp, #4]
   1d0d8:	mov	r2, #1
   1d0dc:	bl	60b8 <__snprintf_chk@plt>
   1d0e0:	mov	r0, r6
   1d0e4:	mov	r1, #4
   1d0e8:	bl	47310 <__read_chk@plt+0x40e8c>
   1d0ec:	subs	r4, r0, #0
   1d0f0:	beq	1d1a8 <__read_chk@plt+0x16d24>
   1d0f4:	ldr	r2, [r8]
   1d0f8:	mov	r1, #150	; 0x96
   1d0fc:	mov	r3, r1
   1d100:	str	fp, [sp]
   1d104:	str	r9, [sp, #8]
   1d108:	mov	r0, r6
   1d10c:	str	r2, [sp, #4]
   1d110:	mov	r2, #1
   1d114:	bl	60b8 <__snprintf_chk@plt>
   1d118:	mov	r1, #0
   1d11c:	mov	r0, r6
   1d120:	bl	47310 <__read_chk@plt+0x40e8c>
   1d124:	mov	r5, r0
   1d128:	mov	r0, r4
   1d12c:	mov	r1, r5
   1d130:	bl	61d8 <strcmp@plt>
   1d134:	cmp	r0, #0
   1d138:	bne	1d1c8 <__read_chk@plt+0x16d44>
   1d13c:	mov	r0, r5
   1d140:	bl	6088 <strlen@plt>
   1d144:	mov	r1, r0
   1d148:	mov	r0, r5
   1d14c:	bl	7b7fc <__read_chk@plt+0x75378>
   1d150:	mov	r0, r5
   1d154:	bl	55a8 <free@plt>
   1d158:	mov	r1, r4
   1d15c:	ldr	r0, [r7]
   1d160:	bl	46a00 <__read_chk@plt+0x4057c>
   1d164:	mov	r0, r4
   1d168:	bl	6088 <strlen@plt>
   1d16c:	mov	r1, r0
   1d170:	mov	r0, r4
   1d174:	bl	7b7fc <__read_chk@plt+0x75378>
   1d178:	mov	r0, r4
   1d17c:	bl	55a8 <free@plt>
   1d180:	mov	r1, #64	; 0x40
   1d184:	ldr	r0, [r7]
   1d188:	bl	468d8 <__read_chk@plt+0x40454>
   1d18c:	ldr	r0, [r7]
   1d190:	bl	46b24 <__read_chk@plt+0x406a0>
   1d194:	ldr	r2, [pc, #204]	; 1d268 <__read_chk@plt+0x16de4>
   1d198:	ldr	r0, [r7]
   1d19c:	mov	r1, #60	; 0x3c
   1d1a0:	add	r2, pc, r2
   1d1a4:	bl	4b358 <__read_chk@plt+0x44ed4>
   1d1a8:	ldr	r1, [sp, #20]
   1d1ac:	mov	r0, #0
   1d1b0:	ldr	r2, [sp, #180]	; 0xb4
   1d1b4:	ldr	r3, [r1]
   1d1b8:	cmp	r2, r3
   1d1bc:	bne	1d234 <__read_chk@plt+0x16db0>
   1d1c0:	add	sp, sp, #188	; 0xbc
   1d1c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d1c8:	mov	r0, r4
   1d1cc:	bl	6088 <strlen@plt>
   1d1d0:	mov	r1, r0
   1d1d4:	mov	r0, r4
   1d1d8:	bl	7b7fc <__read_chk@plt+0x75378>
   1d1dc:	mov	r0, r4
   1d1e0:	bl	55a8 <free@plt>
   1d1e4:	ldr	r0, [sp, #16]
   1d1e8:	bl	40110 <__read_chk@plt+0x39c8c>
   1d1ec:	mov	r0, r5
   1d1f0:	bl	6088 <strlen@plt>
   1d1f4:	mov	r1, r0
   1d1f8:	mov	r0, r5
   1d1fc:	bl	7b7fc <__read_chk@plt+0x75378>
   1d200:	mov	r0, r5
   1d204:	bl	55a8 <free@plt>
   1d208:	b	1d0bc <__read_chk@plt+0x16c38>
   1d20c:	ldr	r0, [pc, #88]	; 1d26c <__read_chk@plt+0x16de8>
   1d210:	mov	r1, r4
   1d214:	add	r0, pc, r0
   1d218:	bl	40110 <__read_chk@plt+0x39c8c>
   1d21c:	b	1cfe8 <__read_chk@plt+0x16b64>
   1d220:	ldr	r0, [pc, #72]	; 1d270 <__read_chk@plt+0x16dec>
   1d224:	ldr	r9, [r8, #8]
   1d228:	add	r0, pc, r0
   1d22c:	bl	40248 <__read_chk@plt+0x39dc4>
   1d230:	b	1cfb4 <__read_chk@plt+0x16b30>
   1d234:	bl	5d64 <__stack_chk_fail@plt>
   1d238:	ldr	r0, [pc, #52]	; 1d274 <__read_chk@plt+0x16df0>
   1d23c:	add	r0, pc, r0
   1d240:	bl	3dae8 <__read_chk@plt+0x37664>
   1d244:	andeq	r3, sl, r4, lsl #19
   1d248:	andeq	r0, r0, r8, asr #11
   1d24c:	andeq	r0, r0, r4, ror r6
   1d250:	andeq	r8, r6, ip, asr #1
   1d254:	muleq	r0, ip, r6
   1d258:	ldrdeq	r8, [r6], -ip
   1d25c:	muleq	r6, r8, r0
   1d260:	strdeq	r8, [r6], -r4
   1d264:	andeq	r8, r6, r4, rrx
   1d268:			; <UNDEFINED> instruction: 0xfffffdbc
   1d26c:	andeq	r1, r6, r8, lsl #17
   1d270:	andeq	r7, r6, r8, asr #28
   1d274:	andeq	r7, r6, r4, asr lr
   1d278:	ldr	r0, [pc, #448]	; 1d440 <__read_chk@plt+0x16fbc>
   1d27c:	push	{r4, r5, r6, r7, r8, lr}
   1d280:	add	r0, pc, r0
   1d284:	mov	r4, r2
   1d288:	bl	40248 <__read_chk@plt+0x39dc4>
   1d28c:	cmp	r4, #0
   1d290:	ldr	r3, [pc, #428]	; 1d444 <__read_chk@plt+0x16fc0>
   1d294:	add	r3, pc, r3
   1d298:	beq	1d408 <__read_chk@plt+0x16f84>
   1d29c:	ldr	r2, [pc, #420]	; 1d448 <__read_chk@plt+0x16fc4>
   1d2a0:	mov	r1, #1
   1d2a4:	str	r1, [r4, #60]	; 0x3c
   1d2a8:	mov	r1, #0
   1d2ac:	ldr	r7, [r3, r2]
   1d2b0:	ldr	r0, [r7]
   1d2b4:	bl	46d90 <__read_chk@plt+0x4090c>
   1d2b8:	mov	r1, #0
   1d2bc:	mov	r5, r0
   1d2c0:	ldr	r0, [r7]
   1d2c4:	bl	46d90 <__read_chk@plt+0x4090c>
   1d2c8:	mov	r1, #0
   1d2cc:	mov	r4, r0
   1d2d0:	ldr	r0, [r7]
   1d2d4:	bl	46d90 <__read_chk@plt+0x4090c>
   1d2d8:	ldrb	r3, [r5]
   1d2dc:	cmp	r3, #0
   1d2e0:	mov	r6, r0
   1d2e4:	bne	1d3d8 <__read_chk@plt+0x16f54>
   1d2e8:	ldrb	r3, [r4]
   1d2ec:	cmp	r3, #0
   1d2f0:	bne	1d3f4 <__read_chk@plt+0x16f70>
   1d2f4:	mov	r0, r5
   1d2f8:	bl	55a8 <free@plt>
   1d2fc:	mov	r0, r4
   1d300:	bl	55a8 <free@plt>
   1d304:	mov	r0, r6
   1d308:	bl	55a8 <free@plt>
   1d30c:	bl	46fa8 <__read_chk@plt+0x40b24>
   1d310:	mov	r1, #61	; 0x3d
   1d314:	mov	r8, r0
   1d318:	ldr	r0, [r7]
   1d31c:	bl	468e8 <__read_chk@plt+0x40464>
   1d320:	mov	r1, r8
   1d324:	ldr	r0, [r7]
   1d328:	bl	46958 <__read_chk@plt+0x404d4>
   1d32c:	ldr	r0, [pc, #280]	; 1d44c <__read_chk@plt+0x16fc8>
   1d330:	mov	r1, r8
   1d334:	add	r0, pc, r0
   1d338:	bl	40248 <__read_chk@plt+0x39dc4>
   1d33c:	cmp	r8, #0
   1d340:	movne	r5, #0
   1d344:	beq	1d3ac <__read_chk@plt+0x16f28>
   1d348:	mov	r1, #0
   1d34c:	ldr	r0, [r7]
   1d350:	bl	46d90 <__read_chk@plt+0x4090c>
   1d354:	add	r5, r5, #1
   1d358:	mov	r6, r0
   1d35c:	bl	46f98 <__read_chk@plt+0x40b14>
   1d360:	adds	r1, r0, #0
   1d364:	mov	r0, r6
   1d368:	movne	r1, #1
   1d36c:	bl	47310 <__read_chk@plt+0x40e8c>
   1d370:	mov	r4, r0
   1d374:	mov	r1, r0
   1d378:	ldr	r0, [r7]
   1d37c:	bl	46a00 <__read_chk@plt+0x4057c>
   1d380:	mov	r0, r4
   1d384:	bl	6088 <strlen@plt>
   1d388:	mov	r1, r0
   1d38c:	mov	r0, r4
   1d390:	bl	7b7fc <__read_chk@plt+0x75378>
   1d394:	mov	r0, r4
   1d398:	bl	55a8 <free@plt>
   1d39c:	mov	r0, r6
   1d3a0:	bl	55a8 <free@plt>
   1d3a4:	cmp	r5, r8
   1d3a8:	bne	1d348 <__read_chk@plt+0x16ec4>
   1d3ac:	ldr	r0, [r7]
   1d3b0:	bl	43938 <__read_chk@plt+0x3d4b4>
   1d3b4:	cmp	r0, #0
   1d3b8:	bgt	1d414 <__read_chk@plt+0x16f90>
   1d3bc:	mov	r1, #64	; 0x40
   1d3c0:	ldr	r0, [r7]
   1d3c4:	bl	468d8 <__read_chk@plt+0x40454>
   1d3c8:	ldr	r0, [r7]
   1d3cc:	bl	46b24 <__read_chk@plt+0x406a0>
   1d3d0:	mov	r0, #0
   1d3d4:	pop	{r4, r5, r6, r7, r8, pc}
   1d3d8:	ldr	r0, [pc, #112]	; 1d450 <__read_chk@plt+0x16fcc>
   1d3dc:	mov	r1, r5
   1d3e0:	add	r0, pc, r0
   1d3e4:	bl	40110 <__read_chk@plt+0x39c8c>
   1d3e8:	ldrb	r3, [r4]
   1d3ec:	cmp	r3, #0
   1d3f0:	beq	1d2f4 <__read_chk@plt+0x16e70>
   1d3f4:	ldr	r0, [pc, #88]	; 1d454 <__read_chk@plt+0x16fd0>
   1d3f8:	mov	r1, r4
   1d3fc:	add	r0, pc, r0
   1d400:	bl	40110 <__read_chk@plt+0x39c8c>
   1d404:	b	1d2f4 <__read_chk@plt+0x16e70>
   1d408:	ldr	r0, [pc, #72]	; 1d458 <__read_chk@plt+0x16fd4>
   1d40c:	add	r0, pc, r0
   1d410:	bl	3dae8 <__read_chk@plt+0x37664>
   1d414:	mov	r1, r0
   1d418:	ldr	r2, [pc, #60]	; 1d45c <__read_chk@plt+0x16fd8>
   1d41c:	ldr	r0, [pc, #60]	; 1d460 <__read_chk@plt+0x16fdc>
   1d420:	movw	r3, #1697	; 0x6a1
   1d424:	add	r2, pc, r2
   1d428:	add	r0, pc, r0
   1d42c:	bl	40110 <__read_chk@plt+0x39c8c>
   1d430:	ldr	r1, [pc, #44]	; 1d464 <__read_chk@plt+0x16fe0>
   1d434:	ldr	r0, [r7]
   1d438:	add	r1, pc, r1
   1d43c:	bl	467c0 <__read_chk@plt+0x4033c>
   1d440:	andeq	r7, r6, r0, ror #29
   1d444:	andeq	r3, sl, r8, ror #12
   1d448:	muleq	r0, ip, r6
   1d44c:	andeq	r7, r6, r8, ror lr
   1d450:			; <UNDEFINED> instruction: 0x000616bc
   1d454:	andeq	r1, r6, r0, lsr #13
   1d458:	andeq	r7, r6, ip, ror #26
   1d45c:	andeq	r7, r6, r4, ror #23
   1d460:	andeq	r2, r6, r4
   1d464:	andeq	r2, r6, r4, lsr r0
   1d468:	subs	r2, r0, #0
   1d46c:	beq	1d4a4 <__read_chk@plt+0x17020>
   1d470:	ldr	r3, [r2, #12]
   1d474:	cmp	r3, #0
   1d478:	beq	1d4ac <__read_chk@plt+0x17028>
   1d47c:	ldr	r0, [r3]
   1d480:	cmp	r0, #0
   1d484:	bxeq	lr
   1d488:	ldr	r3, [r2, #16]
   1d48c:	cmp	r3, #0
   1d490:	beq	1d4b4 <__read_chk@plt+0x17030>
   1d494:	ldr	r0, [r3]
   1d498:	rsbs	r0, r0, #1
   1d49c:	movcc	r0, #0
   1d4a0:	bx	lr
   1d4a4:	mov	r0, r2
   1d4a8:	bx	lr
   1d4ac:	mov	r0, r3
   1d4b0:	bx	lr
   1d4b4:	mov	r0, #1
   1d4b8:	bx	lr
   1d4bc:	ldr	r3, [pc, #76]	; 1d510 <__read_chk@plt+0x1708c>
   1d4c0:	ldr	r1, [pc, #76]	; 1d514 <__read_chk@plt+0x17090>
   1d4c4:	add	r3, pc, r3
   1d4c8:	ldr	r2, [r0]
   1d4cc:	ldr	r3, [r3, r1]
   1d4d0:	cmp	r2, #1
   1d4d4:	ldr	r3, [r3]
   1d4d8:	beq	1d4e0 <__read_chk@plt+0x1705c>
   1d4dc:	b	275d0 <__read_chk@plt+0x2114c>
   1d4e0:	ldr	r3, [r3, #4]
   1d4e4:	ldr	r3, [r3, #48]	; 0x30
   1d4e8:	cmp	r3, #256	; 0x100
   1d4ec:	beq	1d504 <__read_chk@plt+0x17080>
   1d4f0:	cmp	r3, #512	; 0x200
   1d4f4:	bne	1d4dc <__read_chk@plt+0x17058>
   1d4f8:	ldr	r0, [pc, #24]	; 1d518 <__read_chk@plt+0x17094>
   1d4fc:	add	r0, pc, r0
   1d500:	bx	lr
   1d504:	ldr	r0, [pc, #16]	; 1d51c <__read_chk@plt+0x17098>
   1d508:	add	r0, pc, r0
   1d50c:	bx	lr
   1d510:	andeq	r3, sl, r8, lsr r4
   1d514:	muleq	r0, ip, r6
   1d518:	andeq	r7, r6, r8, ror #25
   1d51c:	andeq	r7, r6, ip, asr #25
   1d520:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d524:	mov	r4, r1
   1d528:	ldr	r6, [pc, #1256]	; 1da18 <__read_chk@plt+0x17594>
   1d52c:	sub	sp, sp, #100	; 0x64
   1d530:	ldr	ip, [pc, #1252]	; 1da1c <__read_chk@plt+0x17598>
   1d534:	movw	r3, #4456	; 0x1168
   1d538:	add	r6, pc, r6
   1d53c:	ldr	r1, [pc, #1244]	; 1da20 <__read_chk@plt+0x1759c>
   1d540:	mov	r9, r0
   1d544:	mov	r2, #0
   1d548:	ldr	r7, [r6, ip]
   1d54c:	ldr	r0, [r4, #12]
   1d550:	ldr	ip, [r7]
   1d554:	str	ip, [sp, #92]	; 0x5c
   1d558:	ldr	r1, [r6, r1]
   1d55c:	ldr	r1, [r1, r3]
   1d560:	bl	288a0 <__read_chk@plt+0x2241c>
   1d564:	subs	r5, r0, #0
   1d568:	beq	1d804 <__read_chk@plt+0x17380>
   1d56c:	ldr	r0, [r4, #12]
   1d570:	bl	2751c <__read_chk@plt+0x21098>
   1d574:	ldr	r1, [pc, #1192]	; 1da24 <__read_chk@plt+0x175a0>
   1d578:	mov	r3, r5
   1d57c:	add	r1, pc, r1
   1d580:	add	r1, r1, #24
   1d584:	mov	r2, r0
   1d588:	ldr	r0, [pc, #1176]	; 1da28 <__read_chk@plt+0x175a4>
   1d58c:	add	r0, pc, r0
   1d590:	bl	402b0 <__read_chk@plt+0x39e2c>
   1d594:	mov	r0, r5
   1d598:	bl	55a8 <free@plt>
   1d59c:	ldr	r0, [r4, #12]
   1d5a0:	add	r1, sp, #36	; 0x24
   1d5a4:	add	r2, sp, #48	; 0x30
   1d5a8:	bl	4a674 <__read_chk@plt+0x441f0>
   1d5ac:	subs	r8, r0, #0
   1d5b0:	beq	1d778 <__read_chk@plt+0x172f4>
   1d5b4:	add	r5, sp, #52	; 0x34
   1d5b8:	mov	r0, r5
   1d5bc:	bl	25f94 <__read_chk@plt+0x1fb10>
   1d5c0:	ldr	r3, [pc, #1124]	; 1da2c <__read_chk@plt+0x175a8>
   1d5c4:	ldr	r8, [r6, r3]
   1d5c8:	ldr	r3, [r8]
   1d5cc:	tst	r3, #16
   1d5d0:	beq	1d7dc <__read_chk@plt+0x17358>
   1d5d4:	ldr	sl, [pc, #1108]	; 1da30 <__read_chk@plt+0x175ac>
   1d5d8:	mov	r0, r5
   1d5dc:	add	sl, pc, sl
   1d5e0:	ldr	r1, [sl, #16]
   1d5e4:	ldr	r2, [sl, #20]
   1d5e8:	bl	324d8 <__read_chk@plt+0x2c054>
   1d5ec:	ldr	sl, [sl, #20]
   1d5f0:	str	sl, [sp, #24]
   1d5f4:	mov	r0, r5
   1d5f8:	mov	r1, #50	; 0x32
   1d5fc:	bl	32464 <__read_chk@plt+0x2bfe0>
   1d600:	mov	r0, r5
   1d604:	ldr	r1, [r9]
   1d608:	bl	3235c <__read_chk@plt+0x2bed8>
   1d60c:	ldr	r3, [r8]
   1d610:	ldr	r1, [pc, #1052]	; 1da34 <__read_chk@plt+0x175b0>
   1d614:	mov	r0, r5
   1d618:	tst	r3, #2
   1d61c:	add	r1, pc, r1
   1d620:	ldreq	r1, [r9, #12]
   1d624:	bl	3235c <__read_chk@plt+0x2bed8>
   1d628:	ldr	r3, [r8]
   1d62c:	tst	r3, #32
   1d630:	beq	1d7a8 <__read_chk@plt+0x17324>
   1d634:	mov	r0, r5
   1d638:	mov	r1, #1
   1d63c:	bl	32464 <__read_chk@plt+0x2bfe0>
   1d640:	mov	r0, r5
   1d644:	ldr	r1, [sp, #36]	; 0x24
   1d648:	ldr	r2, [sp, #48]	; 0x30
   1d64c:	bl	32324 <__read_chk@plt+0x2bea0>
   1d650:	ldr	r0, [r4, #12]
   1d654:	bl	27ae8 <__read_chk@plt+0x21664>
   1d658:	cmp	r0, #0
   1d65c:	beq	1d6c0 <__read_chk@plt+0x1723c>
   1d660:	ldr	sl, [r9, #32]
   1d664:	cmp	sl, #0
   1d668:	beq	1d6a4 <__read_chk@plt+0x17220>
   1d66c:	ldr	r0, [r4, #12]
   1d670:	ldr	r1, [sl, #12]
   1d674:	bl	2826c <__read_chk@plt+0x21de8>
   1d678:	cmp	r0, #0
   1d67c:	beq	1d698 <__read_chk@plt+0x17214>
   1d680:	ldr	r2, [r4, #12]
   1d684:	ldr	r3, [sl, #12]
   1d688:	ldr	r2, [r2]
   1d68c:	ldr	r3, [r3]
   1d690:	cmp	r2, r3
   1d694:	bne	1d924 <__read_chk@plt+0x174a0>
   1d698:	ldr	sl, [sl]
   1d69c:	cmp	sl, #0
   1d6a0:	bne	1d66c <__read_chk@plt+0x171e8>
   1d6a4:	ldr	r1, [pc, #908]	; 1da38 <__read_chk@plt+0x175b4>
   1d6a8:	ldr	r0, [pc, #908]	; 1da3c <__read_chk@plt+0x175b8>
   1d6ac:	add	r1, pc, r1
   1d6b0:	ldr	r2, [r4, #16]
   1d6b4:	add	r0, pc, r0
   1d6b8:	add	r1, r1, #24
   1d6bc:	bl	401e0 <__read_chk@plt+0x39d5c>
   1d6c0:	mov	r0, r5
   1d6c4:	bl	26838 <__read_chk@plt+0x203b4>
   1d6c8:	mov	sl, r0
   1d6cc:	mov	r0, r5
   1d6d0:	bl	265d8 <__read_chk@plt+0x20154>
   1d6d4:	ldr	ip, [r8]
   1d6d8:	str	ip, [sp, #20]
   1d6dc:	mov	fp, r0
   1d6e0:	ldr	r0, [r4, #12]
   1d6e4:	bl	1d4bc <__read_chk@plt+0x17038>
   1d6e8:	mov	ip, r0
   1d6ec:	ldr	r0, [r4, #8]
   1d6f0:	cmn	r0, #1
   1d6f4:	bne	1d8fc <__read_chk@plt+0x17478>
   1d6f8:	ldr	r3, [r4, #24]
   1d6fc:	ldr	r0, [r4, #12]
   1d700:	cmp	r3, #0
   1d704:	bne	1d714 <__read_chk@plt+0x17290>
   1d708:	ldr	r3, [r0, #4]
   1d70c:	tst	r3, #1
   1d710:	beq	1d80c <__read_chk@plt+0x17388>
   1d714:	stm	sp, {fp, ip}
   1d718:	mov	r3, sl
   1d71c:	ldr	ip, [sp, #20]
   1d720:	add	r1, sp, #40	; 0x28
   1d724:	add	r2, sp, #44	; 0x2c
   1d728:	str	ip, [sp, #8]
   1d72c:	bl	29cc0 <__read_chk@plt+0x2383c>
   1d730:	cmp	r0, #0
   1d734:	beq	1d85c <__read_chk@plt+0x173d8>
   1d738:	cmn	r0, #46	; 0x2e
   1d73c:	beq	1d760 <__read_chk@plt+0x172dc>
   1d740:	bl	25854 <__read_chk@plt+0x1f3d0>
   1d744:	ldr	r1, [pc, #756]	; 1da40 <__read_chk@plt+0x175bc>
   1d748:	add	r1, pc, r1
   1d74c:	add	r1, r1, #24
   1d750:	mov	r2, r0
   1d754:	ldr	r0, [pc, #744]	; 1da44 <__read_chk@plt+0x175c0>
   1d758:	add	r0, pc, r0
   1d75c:	bl	4005c <__read_chk@plt+0x39bd8>
   1d760:	ldr	r0, [sp, #36]	; 0x24
   1d764:	mov	r8, #0
   1d768:	bl	55a8 <free@plt>
   1d76c:	mov	r0, r5
   1d770:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1d774:	b	1d78c <__read_chk@plt+0x17308>
   1d778:	ldr	r0, [sp, #36]	; 0x24
   1d77c:	bl	55a8 <free@plt>
   1d780:	ldr	r0, [pc, #704]	; 1da48 <__read_chk@plt+0x175c4>
   1d784:	add	r0, pc, r0
   1d788:	bl	402b0 <__read_chk@plt+0x39e2c>
   1d78c:	ldr	r2, [sp, #92]	; 0x5c
   1d790:	mov	r0, r8
   1d794:	ldr	r3, [r7]
   1d798:	cmp	r2, r3
   1d79c:	bne	1da08 <__read_chk@plt+0x17584>
   1d7a0:	add	sp, sp, #100	; 0x64
   1d7a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d7a8:	ldr	r3, [r9, #16]
   1d7ac:	mov	r0, r5
   1d7b0:	ldr	r1, [r3]
   1d7b4:	bl	3235c <__read_chk@plt+0x2bed8>
   1d7b8:	mov	r0, r5
   1d7bc:	mov	r1, #1
   1d7c0:	bl	32464 <__read_chk@plt+0x2bfe0>
   1d7c4:	ldr	r0, [r4, #12]
   1d7c8:	bl	1d4bc <__read_chk@plt+0x17038>
   1d7cc:	mov	r1, r0
   1d7d0:	mov	r0, r5
   1d7d4:	bl	3235c <__read_chk@plt+0x2bed8>
   1d7d8:	b	1d640 <__read_chk@plt+0x171bc>
   1d7dc:	ldr	r3, [pc, #616]	; 1da4c <__read_chk@plt+0x175c8>
   1d7e0:	mov	r0, r5
   1d7e4:	add	r3, pc, r3
   1d7e8:	ldr	r1, [r3, #16]
   1d7ec:	ldr	r2, [r3, #20]
   1d7f0:	bl	32324 <__read_chk@plt+0x2bea0>
   1d7f4:	mov	r0, r5
   1d7f8:	bl	265d8 <__read_chk@plt+0x20154>
   1d7fc:	str	r0, [sp, #24]
   1d800:	b	1d5f4 <__read_chk@plt+0x17170>
   1d804:	mov	r8, r5
   1d808:	b	1d78c <__read_chk@plt+0x17308>
   1d80c:	mov	r0, r4
   1d810:	str	ip, [sp, #16]
   1d814:	bl	1c110 <__read_chk@plt+0x15c8c>
   1d818:	ldr	ip, [sp, #16]
   1d81c:	subs	r2, r0, #0
   1d820:	str	r2, [sp, #28]
   1d824:	beq	1d760 <__read_chk@plt+0x172dc>
   1d828:	str	ip, [sp, #4]
   1d82c:	mov	r3, sl
   1d830:	ldr	ip, [sp, #20]
   1d834:	add	r1, sp, #40	; 0x28
   1d838:	add	r2, sp, #44	; 0x2c
   1d83c:	str	fp, [sp]
   1d840:	str	ip, [sp, #8]
   1d844:	bl	29cc0 <__read_chk@plt+0x2383c>
   1d848:	mov	sl, r0
   1d84c:	ldr	r0, [sp, #28]
   1d850:	bl	27e40 <__read_chk@plt+0x219bc>
   1d854:	mov	r0, sl
   1d858:	b	1d730 <__read_chk@plt+0x172ac>
   1d85c:	ldr	r3, [r8]
   1d860:	tst	r3, #2
   1d864:	bne	1d95c <__read_chk@plt+0x174d8>
   1d868:	ldr	r0, [sp, #36]	; 0x24
   1d86c:	bl	55a8 <free@plt>
   1d870:	ldr	r1, [sp, #40]	; 0x28
   1d874:	ldr	r2, [sp, #44]	; 0x2c
   1d878:	mov	r0, r5
   1d87c:	bl	32324 <__read_chk@plt+0x2bea0>
   1d880:	ldr	r0, [sp, #40]	; 0x28
   1d884:	bl	55a8 <free@plt>
   1d888:	mov	r0, r5
   1d88c:	bl	265d8 <__read_chk@plt+0x20154>
   1d890:	ldr	ip, [sp, #24]
   1d894:	add	r1, ip, #1
   1d898:	cmp	r0, r1
   1d89c:	bcc	1da0c <__read_chk@plt+0x17588>
   1d8a0:	mov	r0, r5
   1d8a4:	mov	r8, #1
   1d8a8:	bl	326a4 <__read_chk@plt+0x2c220>
   1d8ac:	ldr	r3, [pc, #412]	; 1da50 <__read_chk@plt+0x175cc>
   1d8b0:	mov	r1, #50	; 0x32
   1d8b4:	ldr	r4, [r6, r3]
   1d8b8:	ldr	r0, [r4]
   1d8bc:	bl	468e8 <__read_chk@plt+0x40464>
   1d8c0:	mov	r0, r5
   1d8c4:	ldr	r9, [r4]
   1d8c8:	bl	26838 <__read_chk@plt+0x203b4>
   1d8cc:	mov	r6, r0
   1d8d0:	mov	r0, r5
   1d8d4:	bl	265d8 <__read_chk@plt+0x20154>
   1d8d8:	mov	r1, r6
   1d8dc:	mov	r2, r0
   1d8e0:	mov	r0, r9
   1d8e4:	bl	46a38 <__read_chk@plt+0x405b4>
   1d8e8:	mov	r0, r5
   1d8ec:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1d8f0:	ldr	r0, [r4]
   1d8f4:	bl	46b24 <__read_chk@plt+0x406a0>
   1d8f8:	b	1d78c <__read_chk@plt+0x17308>
   1d8fc:	ldr	r1, [r4, #12]
   1d900:	add	r2, sp, #40	; 0x28
   1d904:	str	ip, [sp, #8]
   1d908:	add	r3, sp, #44	; 0x2c
   1d90c:	ldr	ip, [sp, #20]
   1d910:	str	sl, [sp]
   1d914:	str	fp, [sp, #4]
   1d918:	str	ip, [sp, #12]
   1d91c:	bl	30624 <__read_chk@plt+0x2a1a0>
   1d920:	b	1d730 <__read_chk@plt+0x172ac>
   1d924:	ldr	r3, [sl, #8]
   1d928:	ldr	r2, [sl, #16]
   1d92c:	cmn	r3, #1
   1d930:	beq	1d9fc <__read_chk@plt+0x17578>
   1d934:	ldr	r3, [pc, #280]	; 1da54 <__read_chk@plt+0x175d0>
   1d938:	add	r3, pc, r3
   1d93c:	ldr	r1, [pc, #276]	; 1da58 <__read_chk@plt+0x175d4>
   1d940:	mov	r4, sl
   1d944:	ldr	r0, [pc, #272]	; 1da5c <__read_chk@plt+0x175d8>
   1d948:	add	r1, pc, r1
   1d94c:	add	r0, pc, r0
   1d950:	add	r1, r1, #24
   1d954:	bl	40248 <__read_chk@plt+0x39dc4>
   1d958:	b	1d6c0 <__read_chk@plt+0x1723c>
   1d95c:	ldr	sl, [pc, #252]	; 1da60 <__read_chk@plt+0x175dc>
   1d960:	mov	r0, r5
   1d964:	bl	2634c <__read_chk@plt+0x1fec8>
   1d968:	mov	r0, r5
   1d96c:	add	sl, pc, sl
   1d970:	ldr	r2, [sl, #20]
   1d974:	ldr	r1, [sl, #16]
   1d978:	bl	324d8 <__read_chk@plt+0x2c054>
   1d97c:	ldr	sl, [sl, #20]
   1d980:	mov	r0, r5
   1d984:	mov	r1, #50	; 0x32
   1d988:	str	sl, [sp, #24]
   1d98c:	bl	32464 <__read_chk@plt+0x2bfe0>
   1d990:	mov	r0, r5
   1d994:	ldr	r1, [r9]
   1d998:	bl	3235c <__read_chk@plt+0x2bed8>
   1d99c:	mov	r0, r5
   1d9a0:	ldr	r1, [r9, #12]
   1d9a4:	bl	3235c <__read_chk@plt+0x2bed8>
   1d9a8:	ldr	r3, [r9, #16]
   1d9ac:	mov	r0, r5
   1d9b0:	ldr	r1, [r3]
   1d9b4:	bl	3235c <__read_chk@plt+0x2bed8>
   1d9b8:	mov	r0, r5
   1d9bc:	mov	r1, #1
   1d9c0:	bl	32464 <__read_chk@plt+0x2bfe0>
   1d9c4:	ldr	r3, [r8]
   1d9c8:	tst	r3, #32
   1d9cc:	beq	1d9e4 <__read_chk@plt+0x17560>
   1d9d0:	mov	r0, r5
   1d9d4:	ldr	r1, [sp, #36]	; 0x24
   1d9d8:	ldr	r2, [sp, #48]	; 0x30
   1d9dc:	bl	32324 <__read_chk@plt+0x2bea0>
   1d9e0:	b	1d868 <__read_chk@plt+0x173e4>
   1d9e4:	ldr	r0, [r4, #12]
   1d9e8:	bl	275d0 <__read_chk@plt+0x2114c>
   1d9ec:	mov	r1, r0
   1d9f0:	mov	r0, r5
   1d9f4:	bl	3235c <__read_chk@plt+0x2bed8>
   1d9f8:	b	1d9d0 <__read_chk@plt+0x1754c>
   1d9fc:	ldr	r3, [pc, #96]	; 1da64 <__read_chk@plt+0x175e0>
   1da00:	add	r3, pc, r3
   1da04:	b	1d93c <__read_chk@plt+0x174b8>
   1da08:	bl	5d64 <__stack_chk_fail@plt>
   1da0c:	ldr	r0, [pc, #84]	; 1da68 <__read_chk@plt+0x175e4>
   1da10:	add	r0, pc, r0
   1da14:	bl	3dae8 <__read_chk@plt+0x37664>
   1da18:	andeq	r3, sl, r4, asr #7
   1da1c:	andeq	r0, r0, r8, asr #11
   1da20:	andeq	r0, r0, r4, ror r6
   1da24:	andeq	r7, r6, r4, ror #16
   1da28:	andeq	r7, r6, r4, lsl #25
   1da2c:	andeq	r0, r0, ip, lsr #12
   1da30:	andeq	r4, sl, r0, lsr r1
   1da34:	ldrdeq	r7, [r6], -r8
   1da38:	andeq	r7, r6, r4, lsr r7
   1da3c:	strdeq	r7, [r6], -r8
   1da40:	muleq	r6, r8, r6
   1da44:	andeq	r7, r6, ip, lsl fp
   1da48:	muleq	r6, r8, sl
   1da4c:	andeq	r3, sl, r8, lsr #30
   1da50:	muleq	r0, ip, r6
   1da54:	andeq	r7, r6, ip, asr #17
   1da58:	muleq	r6, r8, r4
   1da5c:	strdeq	r7, [r6], -r8
   1da60:	andeq	r3, sl, r0, lsr #27
   1da64:	andeq	r2, r6, ip, lsl #8
   1da68:	andeq	r7, r6, ip, ror r8
   1da6c:	push	{r3, r4, r5, lr}
   1da70:	subs	r5, r0, #0
   1da74:	beq	1dacc <__read_chk@plt+0x17648>
   1da78:	ldr	r4, [pc, #88]	; 1dad8 <__read_chk@plt+0x17654>
   1da7c:	add	r4, pc, r4
   1da80:	ldr	r1, [r4]
   1da84:	cmp	r1, #0
   1da88:	bne	1da9c <__read_chk@plt+0x17618>
   1da8c:	b	1dab4 <__read_chk@plt+0x17630>
   1da90:	ldr	r1, [r4, #20]!
   1da94:	cmp	r1, #0
   1da98:	beq	1dab4 <__read_chk@plt+0x17630>
   1da9c:	mov	r0, r5
   1daa0:	bl	61d8 <strcmp@plt>
   1daa4:	cmp	r0, #0
   1daa8:	bne	1da90 <__read_chk@plt+0x1760c>
   1daac:	mov	r0, r4
   1dab0:	pop	{r3, r4, r5, pc}
   1dab4:	mov	r1, r5
   1dab8:	ldr	r0, [pc, #28]	; 1dadc <__read_chk@plt+0x17658>
   1dabc:	add	r0, pc, r0
   1dac0:	bl	40248 <__read_chk@plt+0x39dc4>
   1dac4:	mov	r0, #0
   1dac8:	pop	{r3, r4, r5, pc}
   1dacc:	ldr	r1, [pc, #12]	; 1dae0 <__read_chk@plt+0x1765c>
   1dad0:	add	r1, pc, r1
   1dad4:	b	1dab8 <__read_chk@plt+0x17634>
   1dad8:			; <UNDEFINED> instruction: 0x000a35b4
   1dadc:	andeq	r7, r6, r4, lsr #16
   1dae0:	andeq	r8, r6, r8, lsr #11
   1dae4:	push	{r4, r5, r6, lr}
   1dae8:	mov	r4, r0
   1daec:	ldr	r3, [r0]
   1daf0:	mov	r6, r1
   1daf4:	ldr	r5, [pc, #100]	; 1db60 <__read_chk@plt+0x176dc>
   1daf8:	cmp	r3, #0
   1dafc:	add	r5, pc, r5
   1db00:	beq	1db58 <__read_chk@plt+0x176d4>
   1db04:	ldr	r0, [r3]
   1db08:	bl	27b48 <__read_chk@plt+0x216c4>
   1db0c:	cmp	r0, #1
   1db10:	beq	1db28 <__read_chk@plt+0x176a4>
   1db14:	ldr	r3, [r4]
   1db18:	ldr	r0, [r3]
   1db1c:	adds	r0, r0, #0
   1db20:	movne	r0, #1
   1db24:	pop	{r4, r5, r6, pc}
   1db28:	ldr	r3, [pc, #52]	; 1db64 <__read_chk@plt+0x176e0>
   1db2c:	ldr	r3, [r5, r3]
   1db30:	ldr	r3, [r3]
   1db34:	tst	r3, #8192	; 0x2000
   1db38:	beq	1db14 <__read_chk@plt+0x17690>
   1db3c:	ldr	r0, [r4]
   1db40:	bl	2751c <__read_chk@plt+0x21098>
   1db44:	ldr	r2, [r6]
   1db48:	mov	r1, r0
   1db4c:	ldr	r0, [pc, #20]	; 1db68 <__read_chk@plt+0x176e4>
   1db50:	add	r0, pc, r0
   1db54:	bl	401e0 <__read_chk@plt+0x39d5c>
   1db58:	mov	r0, #0
   1db5c:	pop	{r4, r5, r6, pc}
   1db60:	andeq	r2, sl, r0, lsl #28
   1db64:	andeq	r0, r0, ip, lsr #12
   1db68:			; <UNDEFINED> instruction: 0x000677bc
   1db6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db70:	sub	sp, sp, #28
   1db74:	ldr	r5, [pc, #612]	; 1dde0 <__read_chk@plt+0x1795c>
   1db78:	mov	sl, r0
   1db7c:	ldr	r3, [pc, #608]	; 1dde4 <__read_chk@plt+0x17960>
   1db80:	mov	r4, #0
   1db84:	add	r5, pc, r5
   1db88:	ldr	r9, [pc, #600]	; 1dde8 <__read_chk@plt+0x17964>
   1db8c:	ldr	r8, [pc, #600]	; 1ddec <__read_chk@plt+0x17968>
   1db90:	ldr	r3, [r5, r3]
   1db94:	add	r9, pc, r9
   1db98:	ldr	r7, [pc, #592]	; 1ddf0 <__read_chk@plt+0x1796c>
   1db9c:	add	r8, pc, r8
   1dba0:	str	r3, [sp]
   1dba4:	add	r7, pc, r7
   1dba8:	ldr	r1, [sp]
   1dbac:	ldr	r3, [pc, #576]	; 1ddf4 <__read_chk@plt+0x17970>
   1dbb0:	add	r3, pc, r3
   1dbb4:	str	r3, [sp, #4]
   1dbb8:	ldr	r3, [r1]
   1dbbc:	str	r3, [sp, #20]
   1dbc0:	ldr	fp, [sl, #32]
   1dbc4:	cmp	fp, #0
   1dbc8:	beq	1dd88 <__read_chk@plt+0x17904>
   1dbcc:	ldr	r6, [fp, #20]
   1dbd0:	mov	r1, #1
   1dbd4:	mov	r0, r6
   1dbd8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1dbdc:	cmp	r6, #0
   1dbe0:	str	r0, [fp, #20]
   1dbe4:	bne	1dd88 <__read_chk@plt+0x17904>
   1dbe8:	ldr	r2, [fp]
   1dbec:	cmp	r2, #0
   1dbf0:	ldrne	r1, [fp, #4]
   1dbf4:	ldreq	r2, [fp, #4]
   1dbf8:	strne	r1, [r2, #4]
   1dbfc:	streq	r2, [sl, #36]	; 0x24
   1dc00:	ldm	fp, {r1, r2}
   1dc04:	str	r1, [r2]
   1dc08:	str	r4, [fp]
   1dc0c:	ldr	r2, [sl, #36]	; 0x24
   1dc10:	str	r2, [fp, #4]
   1dc14:	ldr	r2, [sl, #36]	; 0x24
   1dc18:	str	fp, [r2]
   1dc1c:	str	fp, [sl, #36]	; 0x24
   1dc20:	ldr	r2, [fp, #12]
   1dc24:	cmp	r2, #0
   1dc28:	beq	1dd2c <__read_chk@plt+0x178a8>
   1dc2c:	add	r0, fp, #12
   1dc30:	add	r1, fp, #16
   1dc34:	bl	1dae4 <__read_chk@plt+0x17660>
   1dc38:	cmp	r0, #0
   1dc3c:	beq	1dbc0 <__read_chk@plt+0x1773c>
   1dc40:	ldr	r0, [fp, #12]
   1dc44:	bl	2751c <__read_chk@plt+0x21098>
   1dc48:	ldr	r2, [fp, #16]
   1dc4c:	mov	r1, r0
   1dc50:	mov	r0, r8
   1dc54:	bl	401e0 <__read_chk@plt+0x39d5c>
   1dc58:	mov	r0, r7
   1dc5c:	bl	402b0 <__read_chk@plt+0x39e2c>
   1dc60:	ldr	r0, [fp, #12]
   1dc64:	add	r1, sp, #12
   1dc68:	add	r2, sp, #16
   1dc6c:	bl	4a674 <__read_chk@plt+0x441f0>
   1dc70:	cmp	r0, #0
   1dc74:	beq	1dd90 <__read_chk@plt+0x1790c>
   1dc78:	ldr	r0, [pc, #376]	; 1ddf8 <__read_chk@plt+0x17974>
   1dc7c:	mov	r1, #60	; 0x3c
   1dc80:	ldr	r2, [pc, #372]	; 1ddfc <__read_chk@plt+0x17978>
   1dc84:	ldr	r4, [r5, r0]
   1dc88:	add	r2, pc, r2
   1dc8c:	ldr	r0, [r4]
   1dc90:	bl	4b358 <__read_chk@plt+0x44ed4>
   1dc94:	ldr	r0, [r4]
   1dc98:	mov	r1, #50	; 0x32
   1dc9c:	bl	468e8 <__read_chk@plt+0x40464>
   1dca0:	ldr	r0, [r4]
   1dca4:	ldr	r1, [sl]
   1dca8:	bl	46a00 <__read_chk@plt+0x4057c>
   1dcac:	ldr	r0, [r4]
   1dcb0:	ldr	r1, [sl, #12]
   1dcb4:	bl	46a00 <__read_chk@plt+0x4057c>
   1dcb8:	ldr	r2, [sl, #16]
   1dcbc:	ldr	r0, [r4]
   1dcc0:	ldr	r1, [r2]
   1dcc4:	bl	46a00 <__read_chk@plt+0x4057c>
   1dcc8:	ldr	r0, [r4]
   1dccc:	mov	r1, #0
   1dcd0:	bl	4691c <__read_chk@plt+0x40498>
   1dcd4:	ldr	r2, [pc, #292]	; 1de00 <__read_chk@plt+0x1797c>
   1dcd8:	ldr	r2, [r5, r2]
   1dcdc:	ldr	r2, [r2]
   1dce0:	tst	r2, #32
   1dce4:	beq	1dda4 <__read_chk@plt+0x17920>
   1dce8:	ldr	r0, [r4]
   1dcec:	mov	r6, #1
   1dcf0:	ldr	r1, [sp, #12]
   1dcf4:	ldr	r2, [sp, #16]
   1dcf8:	bl	469c8 <__read_chk@plt+0x40544>
   1dcfc:	ldr	r0, [sp, #12]
   1dd00:	bl	55a8 <free@plt>
   1dd04:	ldr	r0, [r4]
   1dd08:	bl	46b24 <__read_chk@plt+0x406a0>
   1dd0c:	mov	r0, r6
   1dd10:	ldr	r1, [sp]
   1dd14:	ldr	r2, [sp, #20]
   1dd18:	ldr	r3, [r1]
   1dd1c:	cmp	r2, r3
   1dd20:	bne	1dddc <__read_chk@plt+0x17958>
   1dd24:	add	sp, sp, #28
   1dd28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd2c:	mov	r0, r9
   1dd30:	ldr	r1, [fp, #16]
   1dd34:	bl	401e0 <__read_chk@plt+0x39d5c>
   1dd38:	mov	r0, fp
   1dd3c:	bl	1c110 <__read_chk@plt+0x15c8c>
   1dd40:	cmp	r0, #0
   1dd44:	str	r0, [fp, #12]
   1dd48:	beq	1dbc0 <__read_chk@plt+0x1773c>
   1dd4c:	add	r0, fp, #12
   1dd50:	add	r1, fp, #16
   1dd54:	bl	1dae4 <__read_chk@plt+0x17660>
   1dd58:	cmp	r0, #0
   1dd5c:	moveq	r6, r0
   1dd60:	bne	1ddc0 <__read_chk@plt+0x1793c>
   1dd64:	ldr	r0, [fp, #12]
   1dd68:	bl	27e40 <__read_chk@plt+0x219bc>
   1dd6c:	cmp	r6, #0
   1dd70:	str	r4, [fp, #12]
   1dd74:	str	r4, [fp, #24]
   1dd78:	bne	1dd0c <__read_chk@plt+0x17888>
   1dd7c:	ldr	fp, [sl, #32]
   1dd80:	cmp	fp, #0
   1dd84:	bne	1dbcc <__read_chk@plt+0x17748>
   1dd88:	mov	r0, #0
   1dd8c:	b	1dd10 <__read_chk@plt+0x1788c>
   1dd90:	ldr	r0, [sp, #12]
   1dd94:	bl	55a8 <free@plt>
   1dd98:	ldr	r0, [sp, #4]
   1dd9c:	bl	402b0 <__read_chk@plt+0x39e2c>
   1dda0:	b	1dbc0 <__read_chk@plt+0x1773c>
   1dda4:	ldr	r0, [fp, #12]
   1dda8:	ldr	r5, [r4]
   1ddac:	bl	1d4bc <__read_chk@plt+0x17038>
   1ddb0:	mov	r1, r0
   1ddb4:	mov	r0, r5
   1ddb8:	bl	46a00 <__read_chk@plt+0x4057c>
   1ddbc:	b	1dce8 <__read_chk@plt+0x17864>
   1ddc0:	mov	r2, #1
   1ddc4:	mov	r0, sl
   1ddc8:	str	r2, [fp, #24]
   1ddcc:	mov	r1, fp
   1ddd0:	bl	1d520 <__read_chk@plt+0x1709c>
   1ddd4:	mov	r6, r0
   1ddd8:	b	1dd64 <__read_chk@plt+0x178e0>
   1dddc:	bl	5d64 <__stack_chk_fail@plt>
   1dde0:	andeq	r2, sl, r8, ror sp
   1dde4:	andeq	r0, r0, r8, asr #11
   1dde8:	strdeq	r7, [r6], -r4
   1ddec:	muleq	r6, r8, r7
   1ddf0:	andeq	r7, r6, ip, lsr #15
   1ddf4:			; <UNDEFINED> instruction: 0x000677b4
   1ddf8:	muleq	r0, ip, r6
   1ddfc:	andeq	r2, r0, r4, ror #9
   1de00:	andeq	r0, r0, ip, lsr #12
   1de04:	push	{r4, r5, r6, r7, r8, lr}
   1de08:	mov	r1, #1
   1de0c:	ldr	r7, [pc, #272]	; 1df24 <__read_chk@plt+0x17aa0>
   1de10:	mov	r6, r0
   1de14:	ldr	r4, [pc, #268]	; 1df28 <__read_chk@plt+0x17aa4>
   1de18:	add	r7, pc, r7
   1de1c:	add	r4, pc, r4
   1de20:	ldr	r5, [r7, #24]
   1de24:	mov	r0, r5
   1de28:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1de2c:	ldr	r3, [pc, #248]	; 1df2c <__read_chk@plt+0x17aa8>
   1de30:	str	r0, [r7, #24]
   1de34:	ldr	r7, [r4, r3]
   1de38:	ldr	r3, [r7, #156]	; 0x9c
   1de3c:	cmp	r5, r3
   1de40:	movge	r5, #0
   1de44:	bge	1def0 <__read_chk@plt+0x17a6c>
   1de48:	cmp	r0, #1
   1de4c:	ble	1de5c <__read_chk@plt+0x179d8>
   1de50:	ldr	r5, [r6, #60]	; 0x3c
   1de54:	cmp	r5, #0
   1de58:	beq	1def8 <__read_chk@plt+0x17a74>
   1de5c:	ldr	r0, [pc, #204]	; 1df30 <__read_chk@plt+0x17aac>
   1de60:	mov	r5, #1
   1de64:	ldr	r8, [pc, #200]	; 1df34 <__read_chk@plt+0x17ab0>
   1de68:	add	r0, pc, r0
   1de6c:	bl	40248 <__read_chk@plt+0x39dc4>
   1de70:	ldr	r3, [pc, #192]	; 1df38 <__read_chk@plt+0x17ab4>
   1de74:	mov	r1, #50	; 0x32
   1de78:	add	r8, pc, r8
   1de7c:	ldr	r4, [r4, r3]
   1de80:	ldr	r0, [r4]
   1de84:	bl	468e8 <__read_chk@plt+0x40464>
   1de88:	ldr	r1, [r6]
   1de8c:	ldr	r0, [r4]
   1de90:	bl	46a00 <__read_chk@plt+0x4057c>
   1de94:	ldr	r1, [r6, #12]
   1de98:	ldr	r0, [r4]
   1de9c:	bl	46a00 <__read_chk@plt+0x4057c>
   1dea0:	ldr	r3, [r6, #16]
   1dea4:	ldr	r0, [r4]
   1dea8:	mov	r6, r8
   1deac:	ldr	r1, [r3]
   1deb0:	bl	46a00 <__read_chk@plt+0x4057c>
   1deb4:	ldr	r0, [r4]
   1deb8:	mov	r1, r8
   1debc:	bl	46a00 <__read_chk@plt+0x4057c>
   1dec0:	ldr	r1, [r7, #100]	; 0x64
   1dec4:	ldr	r0, [r4]
   1dec8:	cmp	r1, #0
   1decc:	moveq	r1, r8
   1ded0:	bl	46a00 <__read_chk@plt+0x4057c>
   1ded4:	ldr	r0, [r4]
   1ded8:	bl	46b24 <__read_chk@plt+0x406a0>
   1dedc:	ldr	r2, [pc, #88]	; 1df3c <__read_chk@plt+0x17ab8>
   1dee0:	ldr	r0, [r4]
   1dee4:	mov	r1, #60	; 0x3c
   1dee8:	add	r2, pc, r2
   1deec:	bl	4b358 <__read_chk@plt+0x44ed4>
   1def0:	mov	r0, r5
   1def4:	pop	{r4, r5, r6, r7, r8, pc}
   1def8:	ldr	r0, [pc, #64]	; 1df40 <__read_chk@plt+0x17abc>
   1defc:	add	r0, pc, r0
   1df00:	bl	402b0 <__read_chk@plt+0x39e2c>
   1df04:	ldr	r3, [pc, #44]	; 1df38 <__read_chk@plt+0x17ab4>
   1df08:	mov	r1, #60	; 0x3c
   1df0c:	mov	r2, r5
   1df10:	ldr	r3, [r4, r3]
   1df14:	ldr	r0, [r3]
   1df18:	bl	4b358 <__read_chk@plt+0x44ed4>
   1df1c:	mov	r0, r5
   1df20:	pop	{r4, r5, r6, r7, r8, pc}
   1df24:	strdeq	r3, [sl], -r4
   1df28:	andeq	r2, sl, r0, ror #21
   1df2c:	andeq	r0, r0, r4, ror r6
   1df30:	andeq	r7, r6, r4, ror #10
   1df34:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   1df38:	muleq	r0, ip, r6
   1df3c:			; <UNDEFINED> instruction: 0xfffff388
   1df40:	andeq	r7, r6, r4, lsr #9
   1df44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1df48:	mov	r4, r0
   1df4c:	ldr	r6, [pc, #2992]	; 1eb04 <__read_chk@plt+0x18680>
   1df50:	mov	r3, #0
   1df54:	ldr	r0, [pc, #2988]	; 1eb08 <__read_chk@plt+0x18684>
   1df58:	sub	sp, sp, #204	; 0xcc
   1df5c:	add	r6, pc, r6
   1df60:	ldr	r1, [r4, #52]	; 0x34
   1df64:	ldr	r2, [pc, #2976]	; 1eb0c <__read_chk@plt+0x18688>
   1df68:	ldr	r0, [r6, r0]
   1df6c:	cmp	r1, r3
   1df70:	ldr	r1, [r0]
   1df74:	str	r0, [sp, #24]
   1df78:	str	r1, [sp, #196]	; 0xc4
   1df7c:	ldr	r2, [r6, r2]
   1df80:	str	r3, [sp, #48]	; 0x30
   1df84:	str	r3, [sp, #52]	; 0x34
   1df88:	ldr	r0, [r2]
   1df8c:	str	r2, [sp, #20]
   1df90:	str	r3, [sp, #56]	; 0x38
   1df94:	str	r0, [sp, #28]
   1df98:	str	r3, [sp, #60]	; 0x3c
   1df9c:	str	r3, [sp, #64]	; 0x40
   1dfa0:	beq	1e350 <__read_chk@plt+0x17ecc>
   1dfa4:	ldr	r2, [r4, #56]	; 0x38
   1dfa8:	mov	r7, #0
   1dfac:	ldr	r9, [pc, #2908]	; 1eb10 <__read_chk@plt+0x1868c>
   1dfb0:	ldr	r8, [pc, #2908]	; 1eb14 <__read_chk@plt+0x18690>
   1dfb4:	cmp	r2, r7
   1dfb8:	add	r9, pc, r9
   1dfbc:	add	r8, pc, r8
   1dfc0:	add	r9, r9, #48	; 0x30
   1dfc4:	beq	1e07c <__read_chk@plt+0x17bf8>
   1dfc8:	ldrb	r3, [r2]
   1dfcc:	cmp	r3, #0
   1dfd0:	beq	1e0c8 <__read_chk@plt+0x17c44>
   1dfd4:	mov	r0, r8
   1dfd8:	mov	r1, r9
   1dfdc:	bl	402b0 <__read_chk@plt+0x39e2c>
   1dfe0:	ldr	sl, [r4, #44]	; 0x2c
   1dfe4:	ldr	r2, [sl, #4]
   1dfe8:	cmp	r2, #0
   1dfec:	ble	1e074 <__read_chk@plt+0x17bf0>
   1dff0:	mov	r5, #0
   1dff4:	b	1e018 <__read_chk@plt+0x17b94>
   1dff8:	ldr	sl, [r4, #44]	; 0x2c
   1dffc:	mov	r0, r5
   1e000:	mov	r1, #1
   1e004:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1e008:	ldr	r3, [sl, #4]
   1e00c:	cmp	r3, r0
   1e010:	mov	r5, r0
   1e014:	ble	1e074 <__read_chk@plt+0x17bf0>
   1e018:	ldr	r3, [sl]
   1e01c:	lsl	fp, r5, #2
   1e020:	ldr	r0, [r3, r5, lsl #2]
   1e024:	cmp	r0, #0
   1e028:	beq	1dffc <__read_chk@plt+0x17b78>
   1e02c:	ldr	r3, [r0]
   1e030:	cmp	r3, #0
   1e034:	beq	1dffc <__read_chk@plt+0x17b78>
   1e038:	cmp	r3, #10
   1e03c:	beq	1dffc <__read_chk@plt+0x17b78>
   1e040:	bl	275d0 <__read_chk@plt+0x2114c>
   1e044:	ldr	r1, [r4, #56]	; 0x38
   1e048:	mov	r2, #0
   1e04c:	bl	404b4 <__read_chk@plt+0x3a030>
   1e050:	cmp	r0, #1
   1e054:	bne	1dff8 <__read_chk@plt+0x17b74>
   1e058:	ldr	r3, [r4, #44]	; 0x2c
   1e05c:	ldr	r3, [r3]
   1e060:	add	fp, r3, fp
   1e064:	ldr	r5, [fp]
   1e068:	str	r7, [fp]
   1e06c:	cmp	r5, #0
   1e070:	bne	1e180 <__read_chk@plt+0x17cfc>
   1e074:	mov	r2, #0
   1e078:	str	r7, [r4, #56]	; 0x38
   1e07c:	ldr	r5, [r4, #52]	; 0x34
   1e080:	cmp	r5, #0
   1e084:	beq	1e16c <__read_chk@plt+0x17ce8>
   1e088:	mov	r0, r5
   1e08c:	mov	r1, #44	; 0x2c
   1e090:	str	r2, [sp, #16]
   1e094:	bl	640c <strchr@plt>
   1e098:	ldr	r2, [sp, #16]
   1e09c:	cmp	r0, #0
   1e0a0:	streq	r2, [r4, #52]	; 0x34
   1e0a4:	beq	1e16c <__read_chk@plt+0x17ce8>
   1e0a8:	add	r3, r0, #1
   1e0ac:	str	r3, [r4, #52]	; 0x34
   1e0b0:	strb	r2, [r0]
   1e0b4:	mov	r2, r5
   1e0b8:	str	r5, [r4, #56]	; 0x38
   1e0bc:	ldrb	r3, [r2]
   1e0c0:	cmp	r3, #0
   1e0c4:	bne	1dfd4 <__read_chk@plt+0x17b50>
   1e0c8:	ldr	r0, [r4, #48]	; 0x30
   1e0cc:	mov	r6, #0
   1e0d0:	bl	55a8 <free@plt>
   1e0d4:	ldr	r0, [pc, #2620]	; 1eb18 <__read_chk@plt+0x18694>
   1e0d8:	str	r6, [r4, #52]	; 0x34
   1e0dc:	mov	r5, r6
   1e0e0:	str	r6, [r4, #48]	; 0x30
   1e0e4:	add	r0, pc, r0
   1e0e8:	str	r6, [r4, #56]	; 0x38
   1e0ec:	mov	sl, r6
   1e0f0:	mov	r8, r6
   1e0f4:	mov	r9, r6
   1e0f8:	mov	r7, r6
   1e0fc:	bl	401e0 <__read_chk@plt+0x39d5c>
   1e100:	ldr	r0, [sp, #48]	; 0x30
   1e104:	cmp	r0, #0
   1e108:	beq	1e11c <__read_chk@plt+0x17c98>
   1e10c:	ldr	r1, [sp, #60]	; 0x3c
   1e110:	bl	7b7fc <__read_chk@plt+0x75378>
   1e114:	ldr	r0, [sp, #48]	; 0x30
   1e118:	bl	55a8 <free@plt>
   1e11c:	ldr	r0, [sp, #52]	; 0x34
   1e120:	bl	55a8 <free@plt>
   1e124:	mov	r0, r8
   1e128:	bl	55a8 <free@plt>
   1e12c:	mov	r0, r9
   1e130:	bl	55a8 <free@plt>
   1e134:	ldr	r0, [sp, #56]	; 0x38
   1e138:	bl	55a8 <free@plt>
   1e13c:	mov	r0, r5
   1e140:	bl	27e40 <__read_chk@plt+0x219bc>
   1e144:	mov	r0, r7
   1e148:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1e14c:	ldr	r1, [sp, #24]
   1e150:	ldr	r2, [sp, #196]	; 0xc4
   1e154:	mov	r0, sl
   1e158:	ldr	r3, [r1]
   1e15c:	cmp	r2, r3
   1e160:	bne	1e5bc <__read_chk@plt+0x18138>
   1e164:	add	sp, sp, #204	; 0xcc
   1e168:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e16c:	cmp	r5, #0
   1e170:	str	r5, [r4, #56]	; 0x38
   1e174:	movne	r2, r5
   1e178:	beq	1e0c8 <__read_chk@plt+0x17c44>
   1e17c:	b	1dfc8 <__read_chk@plt+0x17b44>
   1e180:	ldr	r1, [pc, #2452]	; 1eb1c <__read_chk@plt+0x18698>
   1e184:	movw	r3, #4456	; 0x1168
   1e188:	mov	r0, r5
   1e18c:	mov	r2, #0
   1e190:	ldr	r1, [r6, r1]
   1e194:	ldr	r1, [r1, r3]
   1e198:	bl	288a0 <__read_chk@plt+0x2241c>
   1e19c:	subs	r9, r0, #0
   1e1a0:	beq	1e2ec <__read_chk@plt+0x17e68>
   1e1a4:	mov	r0, r5
   1e1a8:	ldr	r7, [pc, #2416]	; 1eb20 <__read_chk@plt+0x1869c>
   1e1ac:	bl	275d0 <__read_chk@plt+0x2114c>
   1e1b0:	mov	r3, r9
   1e1b4:	add	r7, pc, r7
   1e1b8:	add	r7, r7, #48	; 0x30
   1e1bc:	mov	r1, r7
   1e1c0:	mov	r2, r0
   1e1c4:	ldr	r0, [pc, #2392]	; 1eb24 <__read_chk@plt+0x186a0>
   1e1c8:	add	r0, pc, r0
   1e1cc:	bl	401e0 <__read_chk@plt+0x39d5c>
   1e1d0:	ldr	r1, [sp, #20]
   1e1d4:	ldr	r0, [r1]
   1e1d8:	bl	42400 <__read_chk@plt+0x3bf7c>
   1e1dc:	bl	32b6c <__read_chk@plt+0x2c6e8>
   1e1e0:	subs	r8, r0, #0
   1e1e4:	beq	1e314 <__read_chk@plt+0x17e90>
   1e1e8:	ldr	r1, [pc, #2360]	; 1eb28 <__read_chk@plt+0x186a4>
   1e1ec:	mov	r2, r8
   1e1f0:	add	r0, sp, #56	; 0x38
   1e1f4:	ldr	sl, [pc, #2352]	; 1eb2c <__read_chk@plt+0x186a8>
   1e1f8:	add	r1, pc, r1
   1e1fc:	bl	49430 <__read_chk@plt+0x42fac>
   1e200:	ldr	r0, [pc, #2344]	; 1eb30 <__read_chk@plt+0x186ac>
   1e204:	mov	r1, r7
   1e208:	ldr	r2, [sp, #56]	; 0x38
   1e20c:	add	r0, pc, r0
   1e210:	add	sl, pc, sl
   1e214:	bl	40248 <__read_chk@plt+0x39dc4>
   1e218:	ldr	r3, [pc, #2324]	; 1eb34 <__read_chk@plt+0x186b0>
   1e21c:	ldr	fp, [r6, r3]
   1e220:	ldr	r3, [fp]
   1e224:	tst	r3, #65536	; 0x10000
   1e228:	ldreq	sl, [r4, #12]
   1e22c:	bl	25d50 <__read_chk@plt+0x1f8cc>
   1e230:	subs	r7, r0, #0
   1e234:	beq	1e330 <__read_chk@plt+0x17eac>
   1e238:	mov	r0, r5
   1e23c:	add	r1, sp, #52	; 0x34
   1e240:	add	r2, sp, #64	; 0x40
   1e244:	bl	2868c <__read_chk@plt+0x22208>
   1e248:	cmp	r0, #0
   1e24c:	beq	1e278 <__read_chk@plt+0x17df4>
   1e250:	bl	25854 <__read_chk@plt+0x1f3d0>
   1e254:	ldr	r1, [pc, #2268]	; 1eb38 <__read_chk@plt+0x186b4>
   1e258:	mov	sl, #0
   1e25c:	add	r1, pc, r1
   1e260:	add	r1, r1, #48	; 0x30
   1e264:	mov	r2, r0
   1e268:	ldr	r0, [pc, #2252]	; 1eb3c <__read_chk@plt+0x186b8>
   1e26c:	add	r0, pc, r0
   1e270:	bl	4005c <__read_chk@plt+0x39bd8>
   1e274:	b	1e100 <__read_chk@plt+0x17c7c>
   1e278:	ldr	r3, [pc, #2240]	; 1eb40 <__read_chk@plt+0x186bc>
   1e27c:	mov	r0, r7
   1e280:	add	r3, pc, r3
   1e284:	ldr	r1, [r3, #16]
   1e288:	ldr	r2, [r3, #20]
   1e28c:	bl	2ec40 <__read_chk@plt+0x287bc>
   1e290:	subs	r3, r0, #0
   1e294:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e298:	mov	r0, r7
   1e29c:	mov	r1, #50	; 0x32
   1e2a0:	bl	2ebdc <__read_chk@plt+0x28758>
   1e2a4:	subs	r3, r0, #0
   1e2a8:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e2ac:	mov	r0, r7
   1e2b0:	ldr	r1, [r4]
   1e2b4:	bl	2ed04 <__read_chk@plt+0x28880>
   1e2b8:	subs	r3, r0, #0
   1e2bc:	beq	1e370 <__read_chk@plt+0x17eec>
   1e2c0:	mov	r0, r3
   1e2c4:	mov	sl, #0
   1e2c8:	bl	25854 <__read_chk@plt+0x1f3d0>
   1e2cc:	ldr	r1, [pc, #2160]	; 1eb44 <__read_chk@plt+0x186c0>
   1e2d0:	add	r1, pc, r1
   1e2d4:	add	r1, r1, #48	; 0x30
   1e2d8:	mov	r2, r0
   1e2dc:	ldr	r0, [pc, #2148]	; 1eb48 <__read_chk@plt+0x186c4>
   1e2e0:	add	r0, pc, r0
   1e2e4:	bl	4005c <__read_chk@plt+0x39bd8>
   1e2e8:	b	1e100 <__read_chk@plt+0x17c7c>
   1e2ec:	ldr	r1, [pc, #2136]	; 1eb4c <__read_chk@plt+0x186c8>
   1e2f0:	mov	sl, r9
   1e2f4:	ldr	r0, [pc, #2132]	; 1eb50 <__read_chk@plt+0x186cc>
   1e2f8:	mov	r8, r9
   1e2fc:	add	r1, pc, r1
   1e300:	mov	r7, r9
   1e304:	add	r0, pc, r0
   1e308:	add	r1, r1, #48	; 0x30
   1e30c:	bl	4005c <__read_chk@plt+0x39bd8>
   1e310:	b	1e100 <__read_chk@plt+0x17c7c>
   1e314:	ldr	r0, [pc, #2104]	; 1eb54 <__read_chk@plt+0x186d0>
   1e318:	mov	r1, r7
   1e31c:	mov	sl, r8
   1e320:	mov	r7, r8
   1e324:	add	r0, pc, r0
   1e328:	bl	4005c <__read_chk@plt+0x39bd8>
   1e32c:	b	1e100 <__read_chk@plt+0x17c7c>
   1e330:	ldr	r1, [pc, #2080]	; 1eb58 <__read_chk@plt+0x186d4>
   1e334:	mov	sl, r7
   1e338:	ldr	r0, [pc, #2076]	; 1eb5c <__read_chk@plt+0x186d8>
   1e33c:	add	r1, pc, r1
   1e340:	add	r0, pc, r0
   1e344:	add	r1, r1, #48	; 0x30
   1e348:	bl	4005c <__read_chk@plt+0x39bd8>
   1e34c:	b	1e100 <__read_chk@plt+0x17c7c>
   1e350:	ldr	r2, [pc, #1988]	; 1eb1c <__read_chk@plt+0x18698>
   1e354:	movw	r3, #4492	; 0x118c
   1e358:	ldr	r2, [r6, r2]
   1e35c:	ldr	r0, [r2, r3]
   1e360:	bl	49400 <__read_chk@plt+0x42f7c>
   1e364:	str	r0, [r4, #48]	; 0x30
   1e368:	str	r0, [r4, #52]	; 0x34
   1e36c:	b	1dfa4 <__read_chk@plt+0x17b20>
   1e370:	mov	r1, sl
   1e374:	mov	r0, r7
   1e378:	bl	2ed04 <__read_chk@plt+0x28880>
   1e37c:	subs	r3, r0, #0
   1e380:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e384:	ldr	r3, [r4, #16]
   1e388:	mov	r0, r7
   1e38c:	ldr	r1, [r3]
   1e390:	bl	2ed04 <__read_chk@plt+0x28880>
   1e394:	subs	r3, r0, #0
   1e398:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e39c:	mov	r0, r5
   1e3a0:	bl	275d0 <__read_chk@plt+0x2114c>
   1e3a4:	mov	r1, r0
   1e3a8:	mov	r0, r7
   1e3ac:	bl	2ed04 <__read_chk@plt+0x28880>
   1e3b0:	subs	r3, r0, #0
   1e3b4:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e3b8:	mov	r0, r7
   1e3bc:	ldr	r1, [sp, #52]	; 0x34
   1e3c0:	ldr	r2, [sp, #64]	; 0x40
   1e3c4:	bl	2ec40 <__read_chk@plt+0x287bc>
   1e3c8:	subs	r3, r0, #0
   1e3cc:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e3d0:	mov	r0, r7
   1e3d4:	ldr	r1, [sp, #56]	; 0x38
   1e3d8:	bl	2ed04 <__read_chk@plt+0x28880>
   1e3dc:	subs	r3, r0, #0
   1e3e0:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e3e4:	mov	r0, r7
   1e3e8:	ldr	r1, [r4, #4]
   1e3ec:	bl	2ed04 <__read_chk@plt+0x28880>
   1e3f0:	subs	r3, r0, #0
   1e3f4:	bne	1e2c0 <__read_chk@plt+0x17e3c>
   1e3f8:	ldr	r2, [r4, #44]	; 0x2c
   1e3fc:	mov	r0, r7
   1e400:	ldr	r2, [r2, #8]
   1e404:	cmp	r2, #0
   1e408:	beq	1ea9c <__read_chk@plt+0x18618>
   1e40c:	str	r3, [sp, #16]
   1e410:	bl	26778 <__read_chk@plt+0x202f4>
   1e414:	str	r0, [sp, #32]
   1e418:	mov	r0, r7
   1e41c:	bl	265d8 <__read_chk@plt+0x20154>
   1e420:	ldr	r2, [sp, #20]
   1e424:	str	r0, [sp, #36]	; 0x24
   1e428:	ldr	r0, [r2]
   1e42c:	bl	42400 <__read_chk@plt+0x3bf7c>
   1e430:	ldr	r3, [sp, #16]
   1e434:	ldr	r1, [pc, #1828]	; 1eb60 <__read_chk@plt+0x186dc>
   1e438:	add	r2, sp, #88	; 0x58
   1e43c:	add	r1, pc, r1
   1e440:	strb	r3, [sp, #47]	; 0x2f
   1e444:	str	r3, [sp, #48]	; 0x30
   1e448:	str	r3, [sp, #60]	; 0x3c
   1e44c:	mov	sl, r0
   1e450:	mov	r0, #3
   1e454:	bl	562c <__xstat64@plt>
   1e458:	cmp	r0, #0
   1e45c:	blt	1ea70 <__read_chk@plt+0x185ec>
   1e460:	ldr	r3, [pc, #1788]	; 1eb64 <__read_chk@plt+0x186e0>
   1e464:	ldr	r3, [r6, r3]
   1e468:	ldr	r0, [r3]
   1e46c:	bl	6268 <fflush@plt>
   1e470:	subs	r6, r0, #0
   1e474:	bne	1ea44 <__read_chk@plt+0x185c0>
   1e478:	add	r0, sp, #72	; 0x48
   1e47c:	bl	6460 <pipe@plt>
   1e480:	cmp	r0, #0
   1e484:	blt	1ea18 <__read_chk@plt+0x18594>
   1e488:	add	r0, sp, #80	; 0x50
   1e48c:	bl	6460 <pipe@plt>
   1e490:	cmp	r0, #0
   1e494:	blt	1e76c <__read_chk@plt+0x182e8>
   1e498:	bl	5d88 <fork@plt>
   1e49c:	subs	fp, r0, #0
   1e4a0:	blt	1e720 <__read_chk@plt+0x1829c>
   1e4a4:	mov	r1, r6
   1e4a8:	mov	r0, #17
   1e4ac:	bl	74abc <__read_chk@plt+0x6e638>
   1e4b0:	cmp	fp, #0
   1e4b4:	str	r0, [sp, #20]
   1e4b8:	bne	1e610 <__read_chk@plt+0x1818c>
   1e4bc:	mov	r1, #2
   1e4c0:	mov	r2, fp
   1e4c4:	mov	r0, sl
   1e4c8:	bl	59b0 <fcntl@plt>
   1e4cc:	bl	5f38 <getuid@plt>
   1e4d0:	bl	4be1c <__read_chk@plt+0x45998>
   1e4d4:	ldr	r0, [sp, #80]	; 0x50
   1e4d8:	bl	5a1c <close@plt>
   1e4dc:	ldr	r0, [sp, #84]	; 0x54
   1e4e0:	mov	r1, #1
   1e4e4:	bl	5bcc <dup2@plt>
   1e4e8:	cmp	r0, #0
   1e4ec:	blt	1e5e8 <__read_chk@plt+0x18164>
   1e4f0:	ldr	r0, [sp, #76]	; 0x4c
   1e4f4:	bl	5a1c <close@plt>
   1e4f8:	mov	r1, fp
   1e4fc:	ldr	r0, [sp, #72]	; 0x48
   1e500:	bl	5bcc <dup2@plt>
   1e504:	cmp	r0, #0
   1e508:	blt	1e5c0 <__read_chk@plt+0x1813c>
   1e50c:	ldr	r0, [sp, #84]	; 0x54
   1e510:	bl	5a1c <close@plt>
   1e514:	ldr	r0, [sp, #72]	; 0x48
   1e518:	bl	5a1c <close@plt>
   1e51c:	cmp	sl, #3
   1e520:	movgt	r4, #3
   1e524:	ble	1e548 <__read_chk@plt+0x180c4>
   1e528:	mov	r0, r4
   1e52c:	bl	5a1c <close@plt>
   1e530:	mov	r0, r4
   1e534:	mov	r1, #1
   1e538:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1e53c:	cmp	r0, sl
   1e540:	mov	r4, r0
   1e544:	bne	1e528 <__read_chk@plt+0x180a4>
   1e548:	mov	r1, #1
   1e54c:	mov	r0, sl
   1e550:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1e554:	ldr	r5, [pc, #1548]	; 1eb68 <__read_chk@plt+0x186e4>
   1e558:	bl	7485c <__read_chk@plt+0x6e3d8>
   1e55c:	ldr	r4, [pc, #1544]	; 1eb6c <__read_chk@plt+0x186e8>
   1e560:	bl	5458 <getpid@plt>
   1e564:	add	r5, pc, r5
   1e568:	add	r4, pc, r4
   1e56c:	add	r5, r5, #68	; 0x44
   1e570:	mov	r3, r4
   1e574:	mov	r1, r5
   1e578:	mov	r2, r0
   1e57c:	ldr	r0, [pc, #1516]	; 1eb70 <__read_chk@plt+0x186ec>
   1e580:	add	r0, pc, r0
   1e584:	bl	402b0 <__read_chk@plt+0x39e2c>
   1e588:	mov	r1, r4
   1e58c:	mov	r2, #0
   1e590:	mov	r0, r4
   1e594:	bl	58cc <execl@plt>
   1e598:	bl	6214 <__errno_location@plt>
   1e59c:	ldr	r0, [r0]
   1e5a0:	bl	5740 <strerror@plt>
   1e5a4:	mov	r1, r5
   1e5a8:	mov	r2, r4
   1e5ac:	mov	r3, r0
   1e5b0:	ldr	r0, [pc, #1468]	; 1eb74 <__read_chk@plt+0x186f0>
   1e5b4:	add	r0, pc, r0
   1e5b8:	bl	3dae8 <__read_chk@plt+0x37664>
   1e5bc:	bl	5d64 <__stack_chk_fail@plt>
   1e5c0:	bl	6214 <__errno_location@plt>
   1e5c4:	ldr	r0, [r0]
   1e5c8:	bl	5740 <strerror@plt>
   1e5cc:	ldr	r1, [pc, #1444]	; 1eb78 <__read_chk@plt+0x186f4>
   1e5d0:	add	r1, pc, r1
   1e5d4:	add	r1, r1, #68	; 0x44
   1e5d8:	mov	r2, r0
   1e5dc:	ldr	r0, [pc, #1432]	; 1eb7c <__read_chk@plt+0x186f8>
   1e5e0:	add	r0, pc, r0
   1e5e4:	bl	3dae8 <__read_chk@plt+0x37664>
   1e5e8:	bl	6214 <__errno_location@plt>
   1e5ec:	ldr	r0, [r0]
   1e5f0:	bl	5740 <strerror@plt>
   1e5f4:	ldr	r1, [pc, #1412]	; 1eb80 <__read_chk@plt+0x186fc>
   1e5f8:	add	r1, pc, r1
   1e5fc:	add	r1, r1, #68	; 0x44
   1e600:	mov	r2, r0
   1e604:	ldr	r0, [pc, #1400]	; 1eb84 <__read_chk@plt+0x18700>
   1e608:	add	r0, pc, r0
   1e60c:	bl	3dae8 <__read_chk@plt+0x37664>
   1e610:	ldr	r0, [sp, #84]	; 0x54
   1e614:	bl	5a1c <close@plt>
   1e618:	ldr	r0, [sp, #72]	; 0x48
   1e61c:	bl	5a1c <close@plt>
   1e620:	bl	25d50 <__read_chk@plt+0x1f8cc>
   1e624:	subs	r6, r0, #0
   1e628:	beq	1ea00 <__read_chk@plt+0x1857c>
   1e62c:	mov	r1, sl
   1e630:	bl	2eadc <__read_chk@plt+0x28658>
   1e634:	cmp	r0, #0
   1e638:	bne	1e9d8 <__read_chk@plt+0x18554>
   1e63c:	ldr	r1, [sp, #32]
   1e640:	mov	r0, r6
   1e644:	ldr	r2, [sp, #36]	; 0x24
   1e648:	bl	2ec40 <__read_chk@plt+0x287bc>
   1e64c:	subs	sl, r0, #0
   1e650:	bne	1e9dc <__read_chk@plt+0x18558>
   1e654:	ldr	r0, [sp, #76]	; 0x4c
   1e658:	mov	r1, #2
   1e65c:	mov	r2, r6
   1e660:	bl	50cf0 <__read_chk@plt+0x4a86c>
   1e664:	cmn	r0, #1
   1e668:	beq	1e9c0 <__read_chk@plt+0x1853c>
   1e66c:	mov	r0, r6
   1e670:	bl	2634c <__read_chk@plt+0x1fec8>
   1e674:	mov	r1, r6
   1e678:	ldr	r0, [sp, #80]	; 0x50
   1e67c:	bl	50ddc <__read_chk@plt+0x4a958>
   1e680:	mov	r3, r0
   1e684:	ldr	r0, [sp, #80]	; 0x50
   1e688:	str	r3, [sp, #16]
   1e68c:	bl	5a1c <close@plt>
   1e690:	ldr	r0, [sp, #76]	; 0x4c
   1e694:	bl	5a1c <close@plt>
   1e698:	ldr	r3, [sp, #16]
   1e69c:	cmp	r3, #0
   1e6a0:	blt	1e8ec <__read_chk@plt+0x18468>
   1e6a4:	bl	6214 <__errno_location@plt>
   1e6a8:	mov	ip, r4
   1e6ac:	str	sl, [r0]
   1e6b0:	add	sl, sp, #68	; 0x44
   1e6b4:	mov	r4, r0
   1e6b8:	mov	r0, fp
   1e6bc:	mov	r1, sl
   1e6c0:	mov	r2, #0
   1e6c4:	str	ip, [sp, #16]
   1e6c8:	bl	5c80 <waitpid@plt>
   1e6cc:	ldr	ip, [sp, #16]
   1e6d0:	cmp	r0, #0
   1e6d4:	bge	1e798 <__read_chk@plt+0x18314>
   1e6d8:	ldr	r0, [r4]
   1e6dc:	cmp	r0, #4
   1e6e0:	beq	1e6b8 <__read_chk@plt+0x18234>
   1e6e4:	bl	5740 <strerror@plt>
   1e6e8:	ldr	r1, [pc, #1176]	; 1eb88 <__read_chk@plt+0x18704>
   1e6ec:	mov	r2, fp
   1e6f0:	add	r1, pc, r1
   1e6f4:	add	r1, r1, #68	; 0x44
   1e6f8:	mov	r3, r0
   1e6fc:	ldr	r0, [pc, #1160]	; 1eb8c <__read_chk@plt+0x18708>
   1e700:	add	r0, pc, r0
   1e704:	bl	4005c <__read_chk@plt+0x39bd8>
   1e708:	ldr	r1, [sp, #20]
   1e70c:	mov	r0, #17
   1e710:	bl	74abc <__read_chk@plt+0x6e638>
   1e714:	mov	r0, r6
   1e718:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1e71c:	b	1e748 <__read_chk@plt+0x182c4>
   1e720:	bl	6214 <__errno_location@plt>
   1e724:	ldr	r0, [r0]
   1e728:	bl	5740 <strerror@plt>
   1e72c:	ldr	r1, [pc, #1116]	; 1eb90 <__read_chk@plt+0x1870c>
   1e730:	add	r1, pc, r1
   1e734:	add	r1, r1, #68	; 0x44
   1e738:	mov	r2, r0
   1e73c:	ldr	r0, [pc, #1104]	; 1eb94 <__read_chk@plt+0x18710>
   1e740:	add	r0, pc, r0
   1e744:	bl	4005c <__read_chk@plt+0x39bd8>
   1e748:	mov	r0, r5
   1e74c:	mov	sl, #0
   1e750:	bl	275d0 <__read_chk@plt+0x2114c>
   1e754:	mov	r2, r9
   1e758:	mov	r1, r0
   1e75c:	ldr	r0, [pc, #1076]	; 1eb98 <__read_chk@plt+0x18714>
   1e760:	add	r0, pc, r0
   1e764:	bl	4005c <__read_chk@plt+0x39bd8>
   1e768:	b	1e100 <__read_chk@plt+0x17c7c>
   1e76c:	bl	6214 <__errno_location@plt>
   1e770:	ldr	r0, [r0]
   1e774:	bl	5740 <strerror@plt>
   1e778:	ldr	r1, [pc, #1052]	; 1eb9c <__read_chk@plt+0x18718>
   1e77c:	add	r1, pc, r1
   1e780:	add	r1, r1, #68	; 0x44
   1e784:	mov	r2, r0
   1e788:	ldr	r0, [pc, #1040]	; 1eba0 <__read_chk@plt+0x1871c>
   1e78c:	add	r0, pc, r0
   1e790:	bl	4005c <__read_chk@plt+0x39bd8>
   1e794:	b	1e748 <__read_chk@plt+0x182c4>
   1e798:	ldr	r2, [sp, #68]	; 0x44
   1e79c:	mov	r4, ip
   1e7a0:	tst	r2, #127	; 0x7f
   1e7a4:	bne	1e8d0 <__read_chk@plt+0x1844c>
   1e7a8:	ubfx	r2, r2, #8, #8
   1e7ac:	cmp	r2, #0
   1e7b0:	bne	1e8b4 <__read_chk@plt+0x18430>
   1e7b4:	mov	r0, r6
   1e7b8:	add	r1, sp, #47	; 0x2f
   1e7bc:	bl	2e3cc <__read_chk@plt+0x27f48>
   1e7c0:	cmp	r0, #0
   1e7c4:	bne	1e890 <__read_chk@plt+0x1840c>
   1e7c8:	ldrb	r3, [sp, #47]	; 0x2f
   1e7cc:	cmp	r3, #2
   1e7d0:	bne	1e874 <__read_chk@plt+0x183f0>
   1e7d4:	mov	r0, r6
   1e7d8:	add	r1, sp, #48	; 0x30
   1e7dc:	add	r2, sp, #60	; 0x3c
   1e7e0:	bl	2e564 <__read_chk@plt+0x280e0>
   1e7e4:	cmp	r0, #0
   1e7e8:	bne	1e850 <__read_chk@plt+0x183cc>
   1e7ec:	ldr	r1, [sp, #20]
   1e7f0:	mov	r0, #17
   1e7f4:	bl	74abc <__read_chk@plt+0x6e638>
   1e7f8:	mov	r0, r6
   1e7fc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1e800:	ldr	r0, [sp, #28]
   1e804:	mov	r1, #50	; 0x32
   1e808:	bl	44d08 <__read_chk@plt+0x3e884>
   1e80c:	cmp	r0, #0
   1e810:	bne	1e828 <__read_chk@plt+0x183a4>
   1e814:	ldr	r0, [sp, #28]
   1e818:	ldr	r1, [r4]
   1e81c:	bl	44c04 <__read_chk@plt+0x3e780>
   1e820:	cmp	r0, #0
   1e824:	beq	1e908 <__read_chk@plt+0x18484>
   1e828:	bl	25854 <__read_chk@plt+0x1f3d0>
   1e82c:	ldr	r1, [pc, #880]	; 1eba4 <__read_chk@plt+0x18720>
   1e830:	mov	sl, #0
   1e834:	add	r1, pc, r1
   1e838:	add	r1, r1, #48	; 0x30
   1e83c:	mov	r2, r0
   1e840:	ldr	r0, [pc, #864]	; 1eba8 <__read_chk@plt+0x18724>
   1e844:	add	r0, pc, r0
   1e848:	bl	4005c <__read_chk@plt+0x39bd8>
   1e84c:	b	1e100 <__read_chk@plt+0x17c7c>
   1e850:	bl	25854 <__read_chk@plt+0x1f3d0>
   1e854:	ldr	r1, [pc, #848]	; 1ebac <__read_chk@plt+0x18728>
   1e858:	add	r1, pc, r1
   1e85c:	add	r1, r1, #68	; 0x44
   1e860:	mov	r2, r0
   1e864:	ldr	r0, [pc, #836]	; 1ebb0 <__read_chk@plt+0x1872c>
   1e868:	add	r0, pc, r0
   1e86c:	bl	4005c <__read_chk@plt+0x39bd8>
   1e870:	b	1e708 <__read_chk@plt+0x18284>
   1e874:	ldr	r1, [pc, #824]	; 1ebb4 <__read_chk@plt+0x18730>
   1e878:	ldr	r0, [pc, #824]	; 1ebb8 <__read_chk@plt+0x18734>
   1e87c:	add	r1, pc, r1
   1e880:	add	r0, pc, r0
   1e884:	add	r1, r1, #68	; 0x44
   1e888:	bl	4005c <__read_chk@plt+0x39bd8>
   1e88c:	b	1e708 <__read_chk@plt+0x18284>
   1e890:	bl	25854 <__read_chk@plt+0x1f3d0>
   1e894:	ldr	r1, [pc, #800]	; 1ebbc <__read_chk@plt+0x18738>
   1e898:	add	r1, pc, r1
   1e89c:	add	r1, r1, #68	; 0x44
   1e8a0:	mov	r2, r0
   1e8a4:	ldr	r0, [pc, #788]	; 1ebc0 <__read_chk@plt+0x1873c>
   1e8a8:	add	r0, pc, r0
   1e8ac:	bl	4005c <__read_chk@plt+0x39bd8>
   1e8b0:	b	1e708 <__read_chk@plt+0x18284>
   1e8b4:	ldr	r1, [pc, #776]	; 1ebc4 <__read_chk@plt+0x18740>
   1e8b8:	ldr	r0, [pc, #776]	; 1ebc8 <__read_chk@plt+0x18744>
   1e8bc:	add	r1, pc, r1
   1e8c0:	add	r0, pc, r0
   1e8c4:	add	r1, r1, #68	; 0x44
   1e8c8:	bl	4005c <__read_chk@plt+0x39bd8>
   1e8cc:	b	1e708 <__read_chk@plt+0x18284>
   1e8d0:	ldr	r1, [pc, #756]	; 1ebcc <__read_chk@plt+0x18748>
   1e8d4:	ldr	r0, [pc, #756]	; 1ebd0 <__read_chk@plt+0x1874c>
   1e8d8:	add	r1, pc, r1
   1e8dc:	add	r0, pc, r0
   1e8e0:	add	r1, r1, #68	; 0x44
   1e8e4:	bl	4005c <__read_chk@plt+0x39bd8>
   1e8e8:	b	1e708 <__read_chk@plt+0x18284>
   1e8ec:	ldr	r1, [pc, #736]	; 1ebd4 <__read_chk@plt+0x18750>
   1e8f0:	ldr	r0, [pc, #736]	; 1ebd8 <__read_chk@plt+0x18754>
   1e8f4:	add	r1, pc, r1
   1e8f8:	add	r0, pc, r0
   1e8fc:	add	r1, r1, #68	; 0x44
   1e900:	bl	4005c <__read_chk@plt+0x39bd8>
   1e904:	b	1e708 <__read_chk@plt+0x18284>
   1e908:	ldr	r0, [sp, #28]
   1e90c:	ldr	r1, [r4, #12]
   1e910:	bl	44c04 <__read_chk@plt+0x3e780>
   1e914:	cmp	r0, #0
   1e918:	bne	1e828 <__read_chk@plt+0x183a4>
   1e91c:	ldr	r3, [r4, #16]
   1e920:	ldr	r0, [sp, #28]
   1e924:	ldr	r1, [r3]
   1e928:	bl	44c04 <__read_chk@plt+0x3e780>
   1e92c:	cmp	r0, #0
   1e930:	bne	1e828 <__read_chk@plt+0x183a4>
   1e934:	mov	r0, r5
   1e938:	bl	275d0 <__read_chk@plt+0x2114c>
   1e93c:	mov	r1, r0
   1e940:	ldr	r0, [sp, #28]
   1e944:	bl	44c04 <__read_chk@plt+0x3e780>
   1e948:	cmp	r0, #0
   1e94c:	bne	1e828 <__read_chk@plt+0x183a4>
   1e950:	ldr	r0, [sp, #28]
   1e954:	ldr	r1, [sp, #52]	; 0x34
   1e958:	ldr	r2, [sp, #64]	; 0x40
   1e95c:	bl	44bf8 <__read_chk@plt+0x3e774>
   1e960:	cmp	r0, #0
   1e964:	bne	1e828 <__read_chk@plt+0x183a4>
   1e968:	ldr	r0, [sp, #28]
   1e96c:	ldr	r1, [sp, #56]	; 0x38
   1e970:	bl	44c04 <__read_chk@plt+0x3e780>
   1e974:	cmp	r0, #0
   1e978:	bne	1e828 <__read_chk@plt+0x183a4>
   1e97c:	ldr	r1, [r4, #4]
   1e980:	ldr	r0, [sp, #28]
   1e984:	bl	44c04 <__read_chk@plt+0x3e780>
   1e988:	cmp	r0, #0
   1e98c:	bne	1e828 <__read_chk@plt+0x183a4>
   1e990:	ldr	r0, [sp, #28]
   1e994:	ldr	r1, [sp, #48]	; 0x30
   1e998:	ldr	r2, [sp, #60]	; 0x3c
   1e99c:	bl	44bf8 <__read_chk@plt+0x3e774>
   1e9a0:	cmp	r0, #0
   1e9a4:	bne	1e828 <__read_chk@plt+0x183a4>
   1e9a8:	ldr	r0, [sp, #28]
   1e9ac:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   1e9b0:	cmp	r0, #0
   1e9b4:	moveq	sl, #1
   1e9b8:	beq	1e100 <__read_chk@plt+0x17c7c>
   1e9bc:	b	1e828 <__read_chk@plt+0x183a4>
   1e9c0:	ldr	r1, [pc, #532]	; 1ebdc <__read_chk@plt+0x18758>
   1e9c4:	ldr	r0, [pc, #532]	; 1ebe0 <__read_chk@plt+0x1875c>
   1e9c8:	add	r1, pc, r1
   1e9cc:	add	r0, pc, r0
   1e9d0:	add	r1, r1, #68	; 0x44
   1e9d4:	bl	3dae8 <__read_chk@plt+0x37664>
   1e9d8:	mov	sl, #1
   1e9dc:	mov	r0, sl
   1e9e0:	bl	25854 <__read_chk@plt+0x1f3d0>
   1e9e4:	ldr	r1, [pc, #504]	; 1ebe4 <__read_chk@plt+0x18760>
   1e9e8:	add	r1, pc, r1
   1e9ec:	add	r1, r1, #68	; 0x44
   1e9f0:	mov	r2, r0
   1e9f4:	ldr	r0, [pc, #492]	; 1ebe8 <__read_chk@plt+0x18764>
   1e9f8:	add	r0, pc, r0
   1e9fc:	bl	3dae8 <__read_chk@plt+0x37664>
   1ea00:	ldr	r1, [pc, #484]	; 1ebec <__read_chk@plt+0x18768>
   1ea04:	ldr	r0, [pc, #484]	; 1ebf0 <__read_chk@plt+0x1876c>
   1ea08:	add	r1, pc, r1
   1ea0c:	add	r0, pc, r0
   1ea10:	add	r1, r1, #68	; 0x44
   1ea14:	bl	3dae8 <__read_chk@plt+0x37664>
   1ea18:	bl	6214 <__errno_location@plt>
   1ea1c:	ldr	r0, [r0]
   1ea20:	bl	5740 <strerror@plt>
   1ea24:	ldr	r1, [pc, #456]	; 1ebf4 <__read_chk@plt+0x18770>
   1ea28:	add	r1, pc, r1
   1ea2c:	add	r1, r1, #68	; 0x44
   1ea30:	mov	r2, r0
   1ea34:	ldr	r0, [pc, #444]	; 1ebf8 <__read_chk@plt+0x18774>
   1ea38:	add	r0, pc, r0
   1ea3c:	bl	4005c <__read_chk@plt+0x39bd8>
   1ea40:	b	1e748 <__read_chk@plt+0x182c4>
   1ea44:	bl	6214 <__errno_location@plt>
   1ea48:	ldr	r0, [r0]
   1ea4c:	bl	5740 <strerror@plt>
   1ea50:	ldr	r1, [pc, #420]	; 1ebfc <__read_chk@plt+0x18778>
   1ea54:	add	r1, pc, r1
   1ea58:	add	r1, r1, #68	; 0x44
   1ea5c:	mov	r2, r0
   1ea60:	ldr	r0, [pc, #408]	; 1ec00 <__read_chk@plt+0x1877c>
   1ea64:	add	r0, pc, r0
   1ea68:	bl	4005c <__read_chk@plt+0x39bd8>
   1ea6c:	b	1e748 <__read_chk@plt+0x182c4>
   1ea70:	bl	6214 <__errno_location@plt>
   1ea74:	ldr	r0, [r0]
   1ea78:	bl	5740 <strerror@plt>
   1ea7c:	ldr	r1, [pc, #384]	; 1ec04 <__read_chk@plt+0x18780>
   1ea80:	add	r1, pc, r1
   1ea84:	add	r1, r1, #68	; 0x44
   1ea88:	mov	r2, r0
   1ea8c:	ldr	r0, [pc, #372]	; 1ec08 <__read_chk@plt+0x18784>
   1ea90:	add	r0, pc, r0
   1ea94:	bl	4005c <__read_chk@plt+0x39bd8>
   1ea98:	b	1e748 <__read_chk@plt+0x182c4>
   1ea9c:	str	r2, [sp, #16]
   1eaa0:	bl	26778 <__read_chk@plt+0x202f4>
   1eaa4:	mov	r6, r0
   1eaa8:	mov	r0, r7
   1eaac:	bl	265d8 <__read_chk@plt+0x20154>
   1eab0:	ldr	ip, [fp]
   1eab4:	ldr	r2, [sp, #16]
   1eab8:	mov	r3, r6
   1eabc:	add	r1, sp, #48	; 0x30
   1eac0:	str	ip, [sp, #8]
   1eac4:	str	r2, [sp, #4]
   1eac8:	add	r2, sp, #60	; 0x3c
   1eacc:	str	r0, [sp]
   1ead0:	mov	r0, r5
   1ead4:	bl	29cc0 <__read_chk@plt+0x2383c>
   1ead8:	cmp	r0, #0
   1eadc:	beq	1e800 <__read_chk@plt+0x1837c>
   1eae0:	bl	25854 <__read_chk@plt+0x1f3d0>
   1eae4:	ldr	r1, [pc, #288]	; 1ec0c <__read_chk@plt+0x18788>
   1eae8:	add	r1, pc, r1
   1eaec:	add	r1, r1, #48	; 0x30
   1eaf0:	mov	r2, r0
   1eaf4:	ldr	r0, [pc, #276]	; 1ec10 <__read_chk@plt+0x1878c>
   1eaf8:	add	r0, pc, r0
   1eafc:	bl	401e0 <__read_chk@plt+0x39d5c>
   1eb00:	b	1e748 <__read_chk@plt+0x182c4>
   1eb04:	andeq	r2, sl, r0, lsr #19
   1eb08:	andeq	r0, r0, r8, asr #11
   1eb0c:	muleq	r0, ip, r6
   1eb10:	andeq	r6, r6, r8, lsr #28
   1eb14:	andeq	r7, r6, r0, lsr #8
   1eb18:	andeq	r7, r6, r0, lsl r3
   1eb1c:	andeq	r0, r0, r4, ror r6
   1eb20:	andeq	r6, r6, ip, lsr #24
   1eb24:	andeq	r7, r6, r4, ror #4
   1eb28:	andeq	r2, r6, ip, lsr #10
   1eb2c:	andeq	r6, r6, r4, ror #31
   1eb30:	andeq	r7, r6, r0, ror #4
   1eb34:	andeq	r0, r0, ip, lsr #12
   1eb38:	andeq	r6, r6, r4, lsl #23
   1eb3c:	andeq	r7, r6, r0, lsl r2
   1eb40:	andeq	r3, sl, ip, lsl #9
   1eb44:	andeq	r6, r6, r0, lsl fp
   1eb48:			; <UNDEFINED> instruction: 0x000671b4
   1eb4c:	andeq	r6, r6, r4, ror #21
   1eb50:	andeq	r3, r6, r8, ror r2
   1eb54:	andeq	r7, r6, r4, lsr #2
   1eb58:	andeq	r6, r6, r4, lsr #21
   1eb5c:	andeq	r3, r6, r0, asr r3
   1eb60:	andeq	r7, r6, r0, ror r0
   1eb64:	andeq	r0, r0, r0, asr #13
   1eb68:	andeq	r6, r6, ip, ror r8
   1eb6c:	andeq	r6, r6, r4, asr #30
   1eb70:	andeq	r6, r6, r8, lsl #31
   1eb74:	andeq	r6, r6, r4, ror pc
   1eb78:	andeq	r6, r6, r0, lsl r8
   1eb7c:	andeq	pc, r5, r4, lsr sp	; <UNPREDICTABLE>
   1eb80:	andeq	r6, r6, r8, ror #15
   1eb84:	andeq	pc, r5, ip, lsl #26
   1eb88:	strdeq	r6, [r6], -r0
   1eb8c:	andeq	r6, r6, r8, ror #28
   1eb90:			; <UNDEFINED> instruction: 0x000666b0
   1eb94:	andeq	pc, r5, r4, asr fp	; <UNPREDICTABLE>
   1eb98:	andeq	r6, r6, r4, ror lr
   1eb9c:	andeq	r6, r6, r4, ror #12
   1eba0:	andeq	r6, r6, ip, ror #26
   1eba4:	andeq	r6, r6, ip, lsr #11
   1eba8:			; <UNDEFINED> instruction: 0x00066db0
   1ebac:	andeq	r6, r6, r8, lsl #11
   1ebb0:	andeq	r6, r6, ip, lsr #24
   1ebb4:	andeq	r6, r6, r4, ror #10
   1ebb8:	andeq	r6, r6, r0, lsr sp
   1ebbc:	andeq	r6, r6, r8, asr #10
   1ebc0:	andeq	r6, r6, ip, ror #23
   1ebc4:	andeq	r6, r6, r4, lsr #10
   1ebc8:	ldrdeq	r6, [r6], -r4
   1ebcc:	andeq	r6, r6, r8, lsl #10
   1ebd0:	andeq	r6, r6, r0, lsr #25
   1ebd4:	andeq	r6, r6, ip, ror #9
   1ebd8:	andeq	r6, r6, r0, ror #24
   1ebdc:	andeq	r6, r6, r8, lsl r4
   1ebe0:	andeq	r6, r6, r0, ror fp
   1ebe4:	strdeq	r6, [r6], -r8
   1ebe8:	muleq	r6, ip, sl
   1ebec:	ldrdeq	r6, [r6], -r8
   1ebf0:	andeq	r2, r6, r4, lsl #25
   1ebf4:			; <UNDEFINED> instruction: 0x000663b8
   1ebf8:	andeq	r6, r6, r0, asr #21
   1ebfc:	andeq	r6, r6, ip, lsl #7
   1ec00:	andeq	r6, r6, r4, lsl #21
   1ec04:	andeq	r6, r6, r0, ror #6
   1ec08:	andeq	r6, r6, r0, asr #20
   1ec0c:	strdeq	r6, [r6], -r8
   1ec10:	andeq	r6, r6, r8, asr #21
   1ec14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ec18:	sub	sp, sp, #100	; 0x64
   1ec1c:	ldr	lr, [pc, #1760]	; 1f304 <__read_chk@plt+0x18e80>
   1ec20:	mov	r5, r0
   1ec24:	str	r2, [sp, #20]
   1ec28:	mov	r7, r1
   1ec2c:	add	lr, pc, lr
   1ec30:	ldr	r6, [pc, #1744]	; 1f308 <__read_chk@plt+0x18e84>
   1ec34:	add	r9, sp, #52	; 0x34
   1ec38:	ldr	r4, [pc, #1740]	; 1f30c <__read_chk@plt+0x18e88>
   1ec3c:	ldm	lr!, {r0, r1, r2, r3}
   1ec40:	add	r6, pc, r6
   1ec44:	mov	ip, r9
   1ec48:	ldr	fp, [pc, #1728]	; 1f310 <__read_chk@plt+0x18e8c>
   1ec4c:	ldr	r4, [r6, r4]
   1ec50:	ldr	r8, [pc, #1724]	; 1f314 <__read_chk@plt+0x18e90>
   1ec54:	add	fp, pc, fp
   1ec58:	stmia	ip!, {r0, r1, r2, r3}
   1ec5c:	add	r8, pc, r8
   1ec60:	ldm	lr!, {r0, r1, r2, r3}
   1ec64:	str	r4, [sp, #8]
   1ec68:	ldr	r4, [r4]
   1ec6c:	str	r5, [fp]
   1ec70:	stmia	ip!, {r0, r1, r2, r3}
   1ec74:	ldr	r3, [pc, #1692]	; 1f318 <__read_chk@plt+0x18e94>
   1ec78:	ldm	lr, {r0, r1}
   1ec7c:	str	r7, [r8]
   1ec80:	str	r4, [sp, #92]	; 0x5c
   1ec84:	stm	ip, {r0, r1}
   1ec88:	ldr	r4, [r6, r3]
   1ec8c:	ldr	r3, [r4, #64]	; 0x40
   1ec90:	cmp	r3, #0
   1ec94:	streq	r3, [sp, #12]
   1ec98:	streq	r3, [sp, #16]
   1ec9c:	bne	1ef34 <__read_chk@plt+0x18ab0>
   1eca0:	ldr	r1, [pc, #1652]	; 1f31c <__read_chk@plt+0x18e98>
   1eca4:	ldr	r0, [r4, #176]	; 0xb0
   1eca8:	add	r1, pc, r1
   1ecac:	bl	66794 <__read_chk@plt+0x60310>
   1ecb0:	cmp	r0, #0
   1ecb4:	beq	1f2ec <__read_chk@plt+0x18e68>
   1ecb8:	bl	3d9f0 <__read_chk@plt+0x3756c>
   1ecbc:	str	r0, [sp, #52]	; 0x34
   1ecc0:	ldr	r0, [r4, #164]	; 0xa4
   1ecc4:	bl	3d8b8 <__read_chk@plt+0x37434>
   1ecc8:	str	r0, [sp, #60]	; 0x3c
   1eccc:	ldr	r0, [r4, #164]	; 0xa4
   1ecd0:	bl	3d8b8 <__read_chk@plt+0x37434>
   1ecd4:	ldr	r3, [r4, #116]	; 0x74
   1ecd8:	ldr	r2, [pc, #1600]	; 1f320 <__read_chk@plt+0x18e9c>
   1ecdc:	cmp	r3, #0
   1ece0:	add	r2, pc, r2
   1ece4:	str	r0, [sp, #64]	; 0x40
   1ece8:	ldreq	r2, [pc, #1588]	; 1f324 <__read_chk@plt+0x18ea0>
   1ecec:	addeq	r2, pc, r2
   1ecf0:	ldr	r1, [r4, #172]	; 0xac
   1ecf4:	ldr	r3, [r4, #168]	; 0xa8
   1ecf8:	cmp	r1, #0
   1ecfc:	str	r2, [sp, #80]	; 0x50
   1ed00:	str	r2, [sp, #76]	; 0x4c
   1ed04:	str	r3, [sp, #72]	; 0x48
   1ed08:	str	r3, [sp, #68]	; 0x44
   1ed0c:	beq	1efb8 <__read_chk@plt+0x18b34>
   1ed10:	bl	5e48 <FIPS_mode@plt>
   1ed14:	cmp	r0, #0
   1ed18:	bne	1eed0 <__read_chk@plt+0x18a4c>
   1ed1c:	ldr	r0, [pc, #1540]	; 1f328 <__read_chk@plt+0x18ea4>
   1ed20:	add	r0, pc, r0
   1ed24:	add	r1, r4, #172	; 0xac
   1ed28:	bl	66930 <__read_chk@plt+0x604ac>
   1ed2c:	cmp	r0, #0
   1ed30:	bne	1f2c0 <__read_chk@plt+0x18e3c>
   1ed34:	ldr	r0, [r4, #172]	; 0xac
   1ed38:	bl	3d954 <__read_chk@plt+0x374d0>
   1ed3c:	str	r0, [sp, #56]	; 0x38
   1ed40:	ldr	r3, [r4, #64]	; 0x40
   1ed44:	cmp	r3, #0
   1ed48:	beq	1ed74 <__read_chk@plt+0x188f0>
   1ed4c:	ldr	sl, [sp, #16]
   1ed50:	cmp	sl, #0
   1ed54:	beq	1ed74 <__read_chk@plt+0x188f0>
   1ed58:	ldr	r1, [pc, #1484]	; 1f32c <__read_chk@plt+0x18ea8>
   1ed5c:	add	r0, sp, #56	; 0x38
   1ed60:	ldr	r2, [sp, #56]	; 0x38
   1ed64:	add	r1, pc, r1
   1ed68:	bl	49430 <__read_chk@plt+0x42fac>
   1ed6c:	ldr	r0, [sp, #16]
   1ed70:	bl	55a8 <free@plt>
   1ed74:	movw	r3, #2936	; 0xb78
   1ed78:	ldr	r1, [r4, #2944]	; 0xb80
   1ed7c:	ldrd	r2, [r3, r4]
   1ed80:	orrs	ip, r2, r3
   1ed84:	bne	1eedc <__read_chk@plt+0x18a58>
   1ed88:	cmp	r1, #0
   1ed8c:	bne	1eedc <__read_chk@plt+0x18a58>
   1ed90:	ldr	r3, [pc, #1432]	; 1f330 <__read_chk@plt+0x18eac>
   1ed94:	ldr	fp, [r6, r3]
   1ed98:	ldr	r0, [fp]
   1ed9c:	mov	r1, r9
   1eda0:	bl	67b4c <__read_chk@plt+0x616c8>
   1eda4:	cmp	r0, #0
   1eda8:	bne	1f2d8 <__read_chk@plt+0x18e54>
   1edac:	ldr	r0, [fp]
   1edb0:	ldr	r3, [pc, #1404]	; 1f334 <__read_chk@plt+0x18eb0>
   1edb4:	ldr	r1, [pc, #1404]	; 1f338 <__read_chk@plt+0x18eb4>
   1edb8:	ldr	r5, [r0, #4]
   1edbc:	ldr	r3, [r6, r3]
   1edc0:	ldr	r2, [pc, #1396]	; 1f33c <__read_chk@plt+0x18eb8>
   1edc4:	ldr	ip, [r4, #64]	; 0x40
   1edc8:	str	r3, [r5, #128]	; 0x80
   1edcc:	str	r3, [r5, #132]	; 0x84
   1edd0:	cmp	ip, #0
   1edd4:	str	r3, [r5, #136]	; 0x88
   1edd8:	str	r3, [r5, #140]	; 0x8c
   1eddc:	str	r3, [r5, #144]	; 0x90
   1ede0:	ldr	r3, [r6, r1]
   1ede4:	str	r3, [r5, #148]	; 0x94
   1ede8:	str	r3, [r5, #152]	; 0x98
   1edec:	ldr	r3, [r6, r2]
   1edf0:	str	r3, [r5, #156]	; 0x9c
   1edf4:	beq	1eef8 <__read_chk@plt+0x18a74>
   1edf8:	ldr	r3, [pc, #1344]	; 1f340 <__read_chk@plt+0x18ebc>
   1edfc:	ldr	r2, [pc, #1344]	; 1f344 <__read_chk@plt+0x18ec0>
   1ee00:	ldr	lr, [pc, #1344]	; 1f348 <__read_chk@plt+0x18ec4>
   1ee04:	ldr	r3, [r6, r3]
   1ee08:	ldr	ip, [pc, #1340]	; 1f34c <__read_chk@plt+0x18ec8>
   1ee0c:	ldr	r1, [r4, #68]	; 0x44
   1ee10:	str	r3, [r5, #164]	; 0xa4
   1ee14:	str	r3, [r5, #168]	; 0xa8
   1ee18:	str	r3, [r5, #172]	; 0xac
   1ee1c:	ldr	r7, [r6, r2]
   1ee20:	ldr	r3, [r4, #72]	; 0x48
   1ee24:	ldr	sl, [sp, #12]
   1ee28:	str	r7, [r5, #160]	; 0xa0
   1ee2c:	ldr	lr, [r6, lr]
   1ee30:	ldr	r2, [pc, #1304]	; 1f350 <__read_chk@plt+0x18ecc>
   1ee34:	ldr	lr, [lr]
   1ee38:	add	r2, pc, r2
   1ee3c:	str	lr, [r5, #96]	; 0x60
   1ee40:	ldr	ip, [r6, ip]
   1ee44:	str	r1, [r5, #80]	; 0x50
   1ee48:	str	r3, [r5, #84]	; 0x54
   1ee4c:	ldr	r3, [r4, #84]	; 0x54
   1ee50:	ldr	r1, [r4, #80]	; 0x50
   1ee54:	ldr	ip, [ip]
   1ee58:	cmp	r3, #0
   1ee5c:	str	r2, [r5, #108]	; 0x6c
   1ee60:	moveq	r3, sl
   1ee64:	str	r1, [r5, #92]	; 0x5c
   1ee68:	str	ip, [r5, #100]	; 0x64
   1ee6c:	str	r3, [r5, #88]	; 0x58
   1ee70:	mov	r3, r0
   1ee74:	mov	r1, #0
   1ee78:	add	r2, r5, #64	; 0x40
   1ee7c:	bl	4b4ac <__read_chk@plt+0x45028>
   1ee80:	ldr	r0, [r4, #176]	; 0xb0
   1ee84:	bl	3d9f0 <__read_chk@plt+0x3756c>
   1ee88:	mov	r1, r9
   1ee8c:	str	r0, [sp, #52]	; 0x34
   1ee90:	ldr	r0, [r5, #56]	; 0x38
   1ee94:	bl	66ac8 <__read_chk@plt+0x60644>
   1ee98:	cmp	r0, #0
   1ee9c:	bne	1f2a8 <__read_chk@plt+0x18e24>
   1eea0:	ldr	ip, [sp, #8]
   1eea4:	ldr	r0, [sp, #92]	; 0x5c
   1eea8:	ldm	r5, {r1, r2}
   1eeac:	ldr	r3, [ip]
   1eeb0:	cmp	r0, r3
   1eeb4:	ldr	r3, [pc, #1176]	; 1f354 <__read_chk@plt+0x18ed0>
   1eeb8:	add	r3, pc, r3
   1eebc:	str	r1, [r3, #16]
   1eec0:	str	r2, [r3, #20]
   1eec4:	bne	1f2bc <__read_chk@plt+0x18e38>
   1eec8:	add	sp, sp, #100	; 0x64
   1eecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eed0:	ldr	r0, [pc, #1152]	; 1f358 <__read_chk@plt+0x18ed4>
   1eed4:	add	r0, pc, r0
   1eed8:	b	1ed24 <__read_chk@plt+0x188a0>
   1eedc:	ldr	r0, [pc, #1100]	; 1f330 <__read_chk@plt+0x18eac>
   1eee0:	mov	r3, #0
   1eee4:	ldr	fp, [r6, r0]
   1eee8:	ldr	r0, [fp]
   1eeec:	str	r1, [sp]
   1eef0:	bl	440d0 <__read_chk@plt+0x3dc4c>
   1eef4:	b	1ed98 <__read_chk@plt+0x18914>
   1eef8:	ldr	r2, [pc, #1092]	; 1f344 <__read_chk@plt+0x18ec0>
   1eefc:	ldr	r1, [pc, #1092]	; 1f348 <__read_chk@plt+0x18ec4>
   1ef00:	ldr	r3, [pc, #1092]	; 1f34c <__read_chk@plt+0x18ec8>
   1ef04:	ldr	ip, [r6, r2]
   1ef08:	ldr	r2, [pc, #1100]	; 1f35c <__read_chk@plt+0x18ed8>
   1ef0c:	str	ip, [r5, #160]	; 0xa0
   1ef10:	add	r2, pc, r2
   1ef14:	ldr	r1, [r6, r1]
   1ef18:	ldr	r1, [r1]
   1ef1c:	str	r1, [r5, #96]	; 0x60
   1ef20:	ldr	r3, [r6, r3]
   1ef24:	str	r2, [r5, #108]	; 0x6c
   1ef28:	ldr	r3, [r3]
   1ef2c:	str	r3, [r5, #100]	; 0x64
   1ef30:	b	1ee70 <__read_chk@plt+0x189ec>
   1ef34:	bl	5e48 <FIPS_mode@plt>
   1ef38:	cmp	r0, #0
   1ef3c:	bne	1f248 <__read_chk@plt+0x18dc4>
   1ef40:	ldr	r3, [r4, #72]	; 0x48
   1ef44:	ldr	r8, [r4, #176]	; 0xb0
   1ef48:	cmp	r3, #0
   1ef4c:	streq	r5, [sp, #12]
   1ef50:	bne	1ef9c <__read_chk@plt+0x18b18>
   1ef54:	ldr	r0, [sp, #12]
   1ef58:	ldr	r1, [r4, #80]	; 0x50
   1ef5c:	ldr	r2, [r4, #88]	; 0x58
   1ef60:	bl	51af0 <__read_chk@plt+0x4b66c>
   1ef64:	cmp	r0, #0
   1ef68:	str	r0, [sp, #16]
   1ef6c:	beq	1eca0 <__read_chk@plt+0x1881c>
   1ef70:	ldr	r0, [pc, #1000]	; 1f360 <__read_chk@plt+0x18edc>
   1ef74:	ldr	r1, [sp, #16]
   1ef78:	add	r0, pc, r0
   1ef7c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1ef80:	ldr	r1, [pc, #988]	; 1f364 <__read_chk@plt+0x18ee0>
   1ef84:	mov	r3, r8
   1ef88:	add	r0, r4, #176	; 0xb0
   1ef8c:	add	r1, pc, r1
   1ef90:	ldr	r2, [sp, #16]
   1ef94:	bl	49430 <__read_chk@plt+0x42fac>
   1ef98:	b	1eca0 <__read_chk@plt+0x1881c>
   1ef9c:	ldr	r3, [pc, #908]	; 1f330 <__read_chk@plt+0x18eac>
   1efa0:	mov	r1, #1
   1efa4:	ldr	fp, [r6, r3]
   1efa8:	ldr	r0, [fp]
   1efac:	bl	7c254 <__read_chk@plt+0x75dd0>
   1efb0:	str	r0, [sp, #12]
   1efb4:	b	1ef54 <__read_chk@plt+0x18ad0>
   1efb8:	bl	5e48 <FIPS_mode@plt>
   1efbc:	cmp	r0, #0
   1efc0:	beq	1f274 <__read_chk@plt+0x18df0>
   1efc4:	ldr	r0, [pc, #924]	; 1f368 <__read_chk@plt+0x18ee4>
   1efc8:	add	r0, pc, r0
   1efcc:	bl	49400 <__read_chk@plt+0x42f7c>
   1efd0:	mov	r8, #0
   1efd4:	mov	r1, r7
   1efd8:	add	r3, sp, #44	; 0x2c
   1efdc:	ldr	r2, [sp, #20]
   1efe0:	str	r8, [sp]
   1efe4:	str	r0, [r4, #172]	; 0xac
   1efe8:	mov	r0, r5
   1efec:	bl	1865c <__read_chk@plt+0x121d8>
   1eff0:	bl	3e72c <__read_chk@plt+0x382a8>
   1eff4:	ldr	r3, [r4, #336]	; 0x150
   1eff8:	cmp	r3, r8
   1effc:	addne	r7, r4, #336	; 0x150
   1f000:	mov	r5, r0
   1f004:	beq	1f028 <__read_chk@plt+0x18ba4>
   1f008:	mov	r0, r5
   1f00c:	ldr	r1, [sp, #44]	; 0x2c
   1f010:	ldr	r2, [r7, #4]!
   1f014:	add	r8, r8, #1
   1f018:	bl	3f1b8 <__read_chk@plt+0x38d34>
   1f01c:	ldr	r3, [r4, #336]	; 0x150
   1f020:	cmp	r8, r3
   1f024:	bcc	1f008 <__read_chk@plt+0x18b84>
   1f028:	ldr	r3, [r4, #204]	; 0xcc
   1f02c:	cmp	r3, #0
   1f030:	addne	r8, r4, #204	; 0xcc
   1f034:	movne	r7, #0
   1f038:	beq	1f05c <__read_chk@plt+0x18bd8>
   1f03c:	mov	r0, r5
   1f040:	ldr	r1, [sp, #44]	; 0x2c
   1f044:	ldr	r2, [r8, #4]!
   1f048:	add	r7, r7, #1
   1f04c:	bl	3f1b8 <__read_chk@plt+0x38d34>
   1f050:	ldr	r3, [r4, #204]	; 0xcc
   1f054:	cmp	r7, r3
   1f058:	bcc	1f03c <__read_chk@plt+0x18bb8>
   1f05c:	bl	5e48 <FIPS_mode@plt>
   1f060:	cmp	r0, #0
   1f064:	bne	1f268 <__read_chk@plt+0x18de4>
   1f068:	ldr	r0, [pc, #764]	; 1f36c <__read_chk@plt+0x18ee8>
   1f06c:	add	r0, pc, r0
   1f070:	bl	49400 <__read_chk@plt+0x42f7c>
   1f074:	str	r0, [sp, #24]
   1f078:	bl	6088 <strlen@plt>
   1f07c:	add	fp, r0, #1
   1f080:	mov	r0, fp
   1f084:	bl	49320 <__read_chk@plt+0x42e9c>
   1f088:	mov	sl, r0
   1f08c:	mov	r0, fp
   1f090:	bl	49320 <__read_chk@plt+0x42e9c>
   1f094:	ldr	ip, [sp, #24]
   1f098:	mov	r3, #0
   1f09c:	cmp	ip, #0
   1f0a0:	strb	r3, [r0]
   1f0a4:	str	r0, [sp, #20]
   1f0a8:	strb	r3, [sl]
   1f0ac:	beq	1f19c <__read_chk@plt+0x18d18>
   1f0b0:	ldr	r3, [pc, #696]	; 1f370 <__read_chk@plt+0x18eec>
   1f0b4:	ldr	ip, [pc, #696]	; 1f374 <__read_chk@plt+0x18ef0>
   1f0b8:	add	r3, pc, r3
   1f0bc:	ldr	r7, [sp, #24]
   1f0c0:	add	ip, pc, ip
   1f0c4:	str	r3, [sp, #32]
   1f0c8:	str	ip, [sp, #36]	; 0x24
   1f0cc:	ldr	r8, [sp, #20]
   1f0d0:	str	r6, [sp, #28]
   1f0d4:	b	1f100 <__read_chk@plt+0x18c7c>
   1f0d8:	ldrb	r3, [sl]
   1f0dc:	cmp	r3, #0
   1f0e0:	bne	1f220 <__read_chk@plt+0x18d9c>
   1f0e4:	mov	r1, r7
   1f0e8:	mov	r0, sl
   1f0ec:	mov	r2, fp
   1f0f0:	bl	7ad44 <__read_chk@plt+0x748c0>
   1f0f4:	cmp	r6, #0
   1f0f8:	beq	1f17c <__read_chk@plt+0x18cf8>
   1f0fc:	mov	r7, r6
   1f100:	mov	r0, r7
   1f104:	mov	r1, #44	; 0x2c
   1f108:	bl	640c <strchr@plt>
   1f10c:	cmp	r0, #0
   1f110:	moveq	r6, r0
   1f114:	addne	r6, r0, #1
   1f118:	movne	r1, #0
   1f11c:	strbne	r1, [r0]
   1f120:	ldrb	r3, [r7]
   1f124:	cmp	r3, #0
   1f128:	beq	1f17c <__read_chk@plt+0x18cf8>
   1f12c:	mov	r0, r7
   1f130:	bl	276d0 <__read_chk@plt+0x2124c>
   1f134:	cmp	r0, #10
   1f138:	beq	1f28c <__read_chk@plt+0x18e08>
   1f13c:	bl	27b48 <__read_chk@plt+0x216c4>
   1f140:	mov	r2, #0
   1f144:	mov	r1, r0
   1f148:	mov	r0, r5
   1f14c:	bl	3e800 <__read_chk@plt+0x3837c>
   1f150:	cmp	r0, #0
   1f154:	bne	1f0d8 <__read_chk@plt+0x18c54>
   1f158:	ldrb	r3, [r8]
   1f15c:	cmp	r3, #0
   1f160:	bne	1f234 <__read_chk@plt+0x18db0>
   1f164:	mov	r1, r7
   1f168:	mov	r0, r8
   1f16c:	mov	r2, fp
   1f170:	bl	7ad44 <__read_chk@plt+0x748c0>
   1f174:	cmp	r6, #0
   1f178:	bne	1f0fc <__read_chk@plt+0x18c78>
   1f17c:	ldrb	r3, [sl]
   1f180:	ldr	r6, [sp, #28]
   1f184:	cmp	r3, #0
   1f188:	beq	1f19c <__read_chk@plt+0x18d18>
   1f18c:	ldr	ip, [sp, #20]
   1f190:	ldrb	r3, [ip]
   1f194:	cmp	r3, #0
   1f198:	bne	1f280 <__read_chk@plt+0x18dfc>
   1f19c:	ldr	r3, [pc, #468]	; 1f378 <__read_chk@plt+0x18ef4>
   1f1a0:	add	r3, pc, r3
   1f1a4:	ldr	ip, [sp, #20]
   1f1a8:	add	r0, sp, #48	; 0x30
   1f1ac:	ldr	r1, [pc, #456]	; 1f37c <__read_chk@plt+0x18ef8>
   1f1b0:	mov	r2, sl
   1f1b4:	str	ip, [sp]
   1f1b8:	add	r1, pc, r1
   1f1bc:	bl	49430 <__read_chk@plt+0x42fac>
   1f1c0:	ldrb	r3, [sl]
   1f1c4:	cmp	r3, #0
   1f1c8:	beq	1f1e8 <__read_chk@plt+0x18d64>
   1f1cc:	ldr	r1, [pc, #428]	; 1f380 <__read_chk@plt+0x18efc>
   1f1d0:	mov	r2, sl
   1f1d4:	ldr	r0, [pc, #424]	; 1f384 <__read_chk@plt+0x18f00>
   1f1d8:	add	r1, pc, r1
   1f1dc:	add	r0, pc, r0
   1f1e0:	add	r1, r1, #92	; 0x5c
   1f1e4:	bl	402b0 <__read_chk@plt+0x39e2c>
   1f1e8:	mov	r0, sl
   1f1ec:	bl	55a8 <free@plt>
   1f1f0:	ldr	r0, [sp, #20]
   1f1f4:	bl	55a8 <free@plt>
   1f1f8:	ldr	r0, [sp, #44]	; 0x2c
   1f1fc:	bl	55a8 <free@plt>
   1f200:	ldr	r0, [sp, #24]
   1f204:	bl	55a8 <free@plt>
   1f208:	mov	r0, r5
   1f20c:	bl	3e748 <__read_chk@plt+0x382c4>
   1f210:	ldr	r0, [sp, #48]	; 0x30
   1f214:	bl	3d954 <__read_chk@plt+0x374d0>
   1f218:	str	r0, [sp, #56]	; 0x38
   1f21c:	b	1ed40 <__read_chk@plt+0x188bc>
   1f220:	mov	r0, sl
   1f224:	ldr	r1, [sp, #36]	; 0x24
   1f228:	mov	r2, fp
   1f22c:	bl	7ad44 <__read_chk@plt+0x748c0>
   1f230:	b	1f0e4 <__read_chk@plt+0x18c60>
   1f234:	mov	r0, r8
   1f238:	ldr	r1, [sp, #32]
   1f23c:	mov	r2, fp
   1f240:	bl	7ad44 <__read_chk@plt+0x748c0>
   1f244:	b	1f164 <__read_chk@plt+0x18ce0>
   1f248:	ldr	r0, [pc, #312]	; 1f388 <__read_chk@plt+0x18f04>
   1f24c:	add	r0, pc, r0
   1f250:	bl	40110 <__read_chk@plt+0x39c8c>
   1f254:	mov	r3, #0
   1f258:	str	r3, [sp, #12]
   1f25c:	str	r3, [r4, #64]	; 0x40
   1f260:	str	r3, [sp, #16]
   1f264:	b	1eca0 <__read_chk@plt+0x1881c>
   1f268:	ldr	r0, [pc, #284]	; 1f38c <__read_chk@plt+0x18f08>
   1f26c:	add	r0, pc, r0
   1f270:	b	1f070 <__read_chk@plt+0x18bec>
   1f274:	ldr	r0, [pc, #276]	; 1f390 <__read_chk@plt+0x18f0c>
   1f278:	add	r0, pc, r0
   1f27c:	b	1efcc <__read_chk@plt+0x18b48>
   1f280:	ldr	r3, [pc, #268]	; 1f394 <__read_chk@plt+0x18f10>
   1f284:	add	r3, pc, r3
   1f288:	b	1f1a4 <__read_chk@plt+0x18d20>
   1f28c:	ldr	r1, [pc, #260]	; 1f398 <__read_chk@plt+0x18f14>
   1f290:	mov	r2, r7
   1f294:	ldr	r0, [pc, #256]	; 1f39c <__read_chk@plt+0x18f18>
   1f298:	add	r1, pc, r1
   1f29c:	add	r0, pc, r0
   1f2a0:	add	r1, r1, #92	; 0x5c
   1f2a4:	bl	3dae8 <__read_chk@plt+0x37664>
   1f2a8:	bl	25854 <__read_chk@plt+0x1f3d0>
   1f2ac:	mov	r1, r0
   1f2b0:	ldr	r0, [pc, #232]	; 1f3a0 <__read_chk@plt+0x18f1c>
   1f2b4:	add	r0, pc, r0
   1f2b8:	bl	3dae8 <__read_chk@plt+0x37664>
   1f2bc:	bl	5d64 <__stack_chk_fail@plt>
   1f2c0:	ldr	r1, [pc, #220]	; 1f3a4 <__read_chk@plt+0x18f20>
   1f2c4:	ldr	r0, [pc, #220]	; 1f3a8 <__read_chk@plt+0x18f24>
   1f2c8:	add	r1, pc, r1
   1f2cc:	add	r0, pc, r0
   1f2d0:	add	r1, r1, #80	; 0x50
   1f2d4:	bl	3dae8 <__read_chk@plt+0x37664>
   1f2d8:	bl	25854 <__read_chk@plt+0x1f3d0>
   1f2dc:	mov	r1, r0
   1f2e0:	ldr	r0, [pc, #196]	; 1f3ac <__read_chk@plt+0x18f28>
   1f2e4:	add	r0, pc, r0
   1f2e8:	bl	3dae8 <__read_chk@plt+0x37664>
   1f2ec:	ldr	r1, [pc, #188]	; 1f3b0 <__read_chk@plt+0x18f2c>
   1f2f0:	ldr	r0, [pc, #188]	; 1f3b4 <__read_chk@plt+0x18f30>
   1f2f4:	add	r1, pc, r1
   1f2f8:	add	r0, pc, r0
   1f2fc:	add	r1, r1, #80	; 0x50
   1f300:	bl	3dae8 <__read_chk@plt+0x37664>
   1f304:	ldrdeq	r2, [sl], -ip
   1f308:			; <UNDEFINED> instruction: 0x000a1cbc
   1f30c:	andeq	r0, r0, r8, asr #11
   1f310:	andeq	r4, sl, r4, asr #16
   1f314:	andeq	r4, sl, r8, lsr r8
   1f318:	andeq	r0, r0, r4, ror r6
   1f31c:	strdeq	r6, [r6], -r4
   1f320:	andeq	r6, r6, ip, lsr #18
   1f324:	andeq	r6, r6, ip, lsr r9
   1f328:	andeq	r0, r6, r4, ror #28
   1f32c:	andeq	r6, r6, r4, lsr #19
   1f330:	muleq	r0, ip, r6
   1f334:			; <UNDEFINED> instruction: 0x000005b4
   1f338:	andeq	r0, r0, r0, lsr #13
   1f33c:	andeq	r0, r0, r8, lsl #12
   1f340:			; <UNDEFINED> instruction: 0x000006b8
   1f344:	andeq	r0, r0, r8, asr #12
   1f348:	andeq	r0, r0, ip, asr #12
   1f34c:			; <UNDEFINED> instruction: 0x000005b8
   1f350:			; <UNDEFINED> instruction: 0xffffd17c
   1f354:	andeq	r2, sl, r4, asr r8
   1f358:			; <UNDEFINED> instruction: 0x00060bb8
   1f35c:			; <UNDEFINED> instruction: 0xffffd0a4
   1f360:	andeq	r6, r6, r4, lsl #14
   1f364:	andeq	r4, r6, ip, lsr #17
   1f368:	andeq	r0, r6, r4, asr #21
   1f36c:	andeq	r0, r6, r8, lsl fp
   1f370:	andeq	r1, r6, r8, asr #20
   1f374:	andeq	r1, r6, r0, asr #20
   1f378:	andeq	r0, r6, ip, ror #24
   1f37c:	andeq	pc, r5, r8, ror lr	; <UNPREDICTABLE>
   1f380:	andeq	r5, r6, r8, lsl #24
   1f384:	andeq	r6, r6, r0, lsl r5
   1f388:	strdeq	r6, [r6], -r8
   1f38c:	andeq	r0, r6, r0, lsr #16
   1f390:	andeq	r0, r6, ip, lsl #18
   1f394:	andeq	r1, r6, ip, ror r8
   1f398:	andeq	r5, r6, r8, asr #22
   1f39c:	andeq	r6, r6, ip, lsr r4
   1f3a0:	andeq	r6, r6, ip, ror #8
   1f3a4:	andeq	r5, r6, r8, lsl fp
   1f3a8:	strdeq	r6, [r6], -r0
   1f3ac:	andeq	r6, r6, ip, lsr #8
   1f3b0:	andeq	r5, r6, ip, ror #21
   1f3b4:			; <UNDEFINED> instruction: 0x000663b0
   1f3b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f3bc:	sub	sp, sp, #140	; 0x8c
   1f3c0:	ldr	ip, [pc, #2324]	; 1fcdc <__read_chk@plt+0x19858>
   1f3c4:	str	r0, [sp, #20]
   1f3c8:	ldr	r0, [pc, #2320]	; 1fce0 <__read_chk@plt+0x1985c>
   1f3cc:	add	ip, pc, ip
   1f3d0:	str	r1, [sp, #24]
   1f3d4:	str	r2, [sp, #28]
   1f3d8:	str	r3, [sp, #32]
   1f3dc:	mov	r3, ip
   1f3e0:	ldr	r0, [ip, r0]
   1f3e4:	ldr	r1, [pc, #2296]	; 1fce4 <__read_chk@plt+0x19860>
   1f3e8:	ldr	r2, [pc, #2296]	; 1fce8 <__read_chk@plt+0x19864>
   1f3ec:	str	r0, [sp, #16]
   1f3f0:	ldr	r0, [r0]
   1f3f4:	str	r0, [sp, #132]	; 0x84
   1f3f8:	ldr	r4, [ip, r1]
   1f3fc:	ldr	r2, [ip, r2]
   1f400:	add	ip, sp, #64	; 0x40
   1f404:	str	ip, [sp, #12]
   1f408:	ldr	r3, [r4, #56]	; 0x38
   1f40c:	ldr	r6, [r2]
   1f410:	cmp	r3, #0
   1f414:	movne	r3, #1
   1f418:	strne	r3, [r4, #96]	; 0x60
   1f41c:	ldr	r3, [r4, #468]	; 0x1d4
   1f420:	cmp	r3, #0
   1f424:	beq	1fbd8 <__read_chk@plt+0x19754>
   1f428:	mov	r1, #0
   1f42c:	mov	r2, #68	; 0x44
   1f430:	ldr	r0, [sp, #12]
   1f434:	mov	r9, #0
   1f438:	bl	5944 <memset@plt>
   1f43c:	ldr	r1, [r4, #484]	; 0x1e4
   1f440:	add	r2, sp, #136	; 0x88
   1f444:	mvn	r7, #0
   1f448:	cmp	r1, #0
   1f44c:	str	r7, [sp, #40]	; 0x28
   1f450:	mov	r3, r2
   1f454:	addgt	sl, r4, #1280	; 0x500
   1f458:	str	r9, [r3, #-80]!	; 0xffffffb0
   1f45c:	addgt	sl, sl, #8
   1f460:	str	r9, [r2, #-88]!	; 0xffffffa8
   1f464:	movgt	r5, r9
   1f468:	str	r3, [sp, #60]	; 0x3c
   1f46c:	add	r3, sp, #96	; 0x60
   1f470:	str	r2, [sp, #52]	; 0x34
   1f474:	str	r3, [sp, #100]	; 0x64
   1f478:	bgt	1f4c0 <__read_chk@plt+0x1903c>
   1f47c:	b	1f518 <__read_chk@plt+0x19094>
   1f480:	ldr	r3, [r8]
   1f484:	cmp	r3, #0
   1f488:	beq	1f4a4 <__read_chk@plt+0x19020>
   1f48c:	ldr	r3, [r8, #32]
   1f490:	cmp	r3, #0
   1f494:	beq	1f4cc <__read_chk@plt+0x19048>
   1f498:	ldr	r3, [r3, #4]
   1f49c:	cmp	r3, #1
   1f4a0:	beq	1f4cc <__read_chk@plt+0x19048>
   1f4a4:	mov	r0, r9
   1f4a8:	mov	r1, #1
   1f4ac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1f4b0:	ldr	r3, [r4, #484]	; 0x1e4
   1f4b4:	cmp	r0, r3
   1f4b8:	mov	r9, r0
   1f4bc:	bge	1f518 <__read_chk@plt+0x19094>
   1f4c0:	ldr	r8, [sl], #4
   1f4c4:	cmp	r8, #0
   1f4c8:	bne	1f480 <__read_chk@plt+0x18ffc>
   1f4cc:	mov	r1, #32
   1f4d0:	str	r5, [sl, #-4]
   1f4d4:	mov	r0, #1
   1f4d8:	bl	4935c <__read_chk@plt+0x42ed8>
   1f4dc:	mov	fp, r0
   1f4e0:	str	r7, [r0, #8]
   1f4e4:	str	r8, [r0, #12]
   1f4e8:	ldr	r0, [sl, #-804]	; 0xfffffcdc
   1f4ec:	bl	49400 <__read_chk@plt+0x42f7c>
   1f4f0:	str	r0, [fp, #16]
   1f4f4:	ldr	r2, [sl, #-404]	; 0xfffffe6c
   1f4f8:	str	r5, [fp]
   1f4fc:	ldr	r3, [sp, #60]	; 0x3c
   1f500:	str	r2, [fp, #28]
   1f504:	str	r3, [fp, #4]
   1f508:	ldr	r3, [sp, #60]	; 0x3c
   1f50c:	str	fp, [r3]
   1f510:	str	fp, [sp, #60]	; 0x3c
   1f514:	b	1f4a4 <__read_chk@plt+0x19020>
   1f518:	ldr	r3, [r4, #1688]	; 0x698
   1f51c:	cmp	r3, #0
   1f520:	ble	1f5c8 <__read_chk@plt+0x19144>
   1f524:	add	r5, r4, #2480	; 0x9b0
   1f528:	mov	r9, #0
   1f52c:	add	r5, r5, #8
   1f530:	mov	r8, r9
   1f534:	mvn	r7, #0
   1f538:	b	1f558 <__read_chk@plt+0x190d4>
   1f53c:	mov	r0, r9
   1f540:	mov	r1, #1
   1f544:	bl	7cfd8 <__read_chk@plt+0x76b54>
   1f548:	ldr	r3, [r4, #1688]	; 0x698
   1f54c:	cmp	r0, r3
   1f550:	mov	r9, r0
   1f554:	bge	1f5c8 <__read_chk@plt+0x19144>
   1f558:	ldr	sl, [r5, #4]!
   1f55c:	mov	r0, sl
   1f560:	bl	27ae8 <__read_chk@plt+0x21664>
   1f564:	cmp	r0, #0
   1f568:	beq	1f53c <__read_chk@plt+0x190b8>
   1f56c:	ldr	r3, [sl, #32]
   1f570:	cmp	r3, #0
   1f574:	beq	1f53c <__read_chk@plt+0x190b8>
   1f578:	ldr	r0, [r3, #4]
   1f57c:	cmp	r0, #1
   1f580:	bne	1f53c <__read_chk@plt+0x190b8>
   1f584:	mov	r1, #32
   1f588:	bl	4935c <__read_chk@plt+0x42ed8>
   1f58c:	mov	fp, r0
   1f590:	str	r7, [r0, #8]
   1f594:	str	sl, [r0, #12]
   1f598:	ldr	r0, [r5, #-800]	; 0xfffffce0
   1f59c:	bl	49400 <__read_chk@plt+0x42f7c>
   1f5a0:	str	r0, [fp, #16]
   1f5a4:	ldr	r3, [r5, #-400]	; 0xfffffe70
   1f5a8:	str	r8, [fp]
   1f5ac:	str	r3, [fp, #28]
   1f5b0:	ldr	r3, [sp, #100]	; 0x64
   1f5b4:	str	r3, [fp, #4]
   1f5b8:	ldr	r3, [sp, #100]	; 0x64
   1f5bc:	str	fp, [r3]
   1f5c0:	str	fp, [sp, #100]	; 0x64
   1f5c4:	b	1f53c <__read_chk@plt+0x190b8>
   1f5c8:	add	r0, sp, #40	; 0x28
   1f5cc:	bl	2fe08 <__read_chk@plt+0x29984>
   1f5d0:	subs	r3, r0, #0
   1f5d4:	beq	1fa14 <__read_chk@plt+0x19590>
   1f5d8:	cmn	r3, #47	; 0x2f
   1f5dc:	beq	1f600 <__read_chk@plt+0x1917c>
   1f5e0:	bl	25854 <__read_chk@plt+0x1f3d0>
   1f5e4:	ldr	r1, [pc, #1792]	; 1fcec <__read_chk@plt+0x19868>
   1f5e8:	add	r1, pc, r1
   1f5ec:	add	r1, r1, #128	; 0x80
   1f5f0:	mov	r2, r0
   1f5f4:	ldr	r0, [pc, #1780]	; 1fcf0 <__read_chk@plt+0x1986c>
   1f5f8:	add	r0, pc, r0
   1f5fc:	bl	401e0 <__read_chk@plt+0x39d5c>
   1f600:	ldr	r9, [sp, #56]	; 0x38
   1f604:	cmp	r9, #0
   1f608:	movne	r8, r9
   1f60c:	movne	r7, #0
   1f610:	beq	1f758 <__read_chk@plt+0x192d4>
   1f614:	ldr	r3, [r9, #12]
   1f618:	ldr	r5, [r9]
   1f61c:	cmp	r3, #0
   1f620:	beq	1f6ac <__read_chk@plt+0x19228>
   1f624:	ldr	r3, [r3, #4]
   1f628:	tst	r3, #1
   1f62c:	beq	1f6ac <__read_chk@plt+0x19228>
   1f630:	cmp	r8, #0
   1f634:	bne	1f648 <__read_chk@plt+0x191c4>
   1f638:	b	1f6bc <__read_chk@plt+0x19238>
   1f63c:	ldr	r8, [r8]
   1f640:	cmp	r8, #0
   1f644:	beq	1f6bc <__read_chk@plt+0x19238>
   1f648:	ldr	r1, [r8, #12]
   1f64c:	cmp	r1, #0
   1f650:	beq	1f63c <__read_chk@plt+0x191b8>
   1f654:	ldr	r3, [r1, #4]
   1f658:	tst	r3, #1
   1f65c:	beq	1f63c <__read_chk@plt+0x191b8>
   1f660:	ldr	r0, [r9, #12]
   1f664:	bl	28510 <__read_chk@plt+0x2208c>
   1f668:	cmp	r0, #0
   1f66c:	beq	1f63c <__read_chk@plt+0x191b8>
   1f670:	ldr	r3, [r9]
   1f674:	cmp	r3, #0
   1f678:	ldrne	r2, [r9, #4]
   1f67c:	ldreq	r3, [r9, #4]
   1f680:	strne	r2, [r3, #4]
   1f684:	streq	r3, [sp, #60]	; 0x3c
   1f688:	ldm	r9, {r2, r3}
   1f68c:	str	r2, [r3]
   1f690:	str	r7, [r9]
   1f694:	ldr	r3, [sp, #100]	; 0x64
   1f698:	str	r3, [r9, #4]
   1f69c:	ldr	r3, [sp, #100]	; 0x64
   1f6a0:	str	r9, [r3]
   1f6a4:	ldr	r8, [sp, #56]	; 0x38
   1f6a8:	str	r9, [sp, #100]	; 0x64
   1f6ac:	cmp	r5, #0
   1f6b0:	beq	1f70c <__read_chk@plt+0x19288>
   1f6b4:	mov	r9, r5
   1f6b8:	b	1f614 <__read_chk@plt+0x19190>
   1f6bc:	ldr	r3, [r4, #2952]	; 0xb88
   1f6c0:	cmp	r3, #0
   1f6c4:	beq	1f700 <__read_chk@plt+0x1927c>
   1f6c8:	ldr	r3, [r9]
   1f6cc:	mov	r0, r9
   1f6d0:	mov	r1, #32
   1f6d4:	cmp	r3, #0
   1f6d8:	ldrne	r2, [r9, #4]
   1f6dc:	ldreq	r3, [r9, #4]
   1f6e0:	strne	r2, [r3, #4]
   1f6e4:	streq	r3, [sp, #60]	; 0x3c
   1f6e8:	ldr	r3, [r9, #4]
   1f6ec:	ldr	r2, [r9]
   1f6f0:	str	r2, [r3]
   1f6f4:	bl	7b7fc <__read_chk@plt+0x75378>
   1f6f8:	mov	r0, r9
   1f6fc:	bl	55a8 <free@plt>
   1f700:	cmp	r5, #0
   1f704:	ldr	r8, [sp, #56]	; 0x38
   1f708:	bne	1f6b4 <__read_chk@plt+0x19230>
   1f70c:	cmp	r8, #0
   1f710:	beq	1f758 <__read_chk@plt+0x192d4>
   1f714:	ldr	r3, [r8]
   1f718:	cmp	r3, #0
   1f71c:	ldrne	r2, [r8, #4]
   1f720:	ldreq	r3, [r8, #4]
   1f724:	strne	r2, [r3, #4]
   1f728:	streq	r3, [sp, #60]	; 0x3c
   1f72c:	ldm	r8, {r2, r3}
   1f730:	str	r2, [r3]
   1f734:	str	r5, [r8]
   1f738:	ldr	r3, [sp, #100]	; 0x64
   1f73c:	str	r3, [r8, #4]
   1f740:	ldr	r3, [sp, #100]	; 0x64
   1f744:	str	r8, [r3]
   1f748:	str	r8, [sp, #100]	; 0x64
   1f74c:	ldr	r8, [sp, #56]	; 0x38
   1f750:	cmp	r8, #0
   1f754:	bne	1f714 <__read_chk@plt+0x19290>
   1f758:	ldr	r7, [sp, #96]	; 0x60
   1f75c:	cmp	r7, #0
   1f760:	beq	1f878 <__read_chk@plt+0x193f4>
   1f764:	ldr	ip, [pc, #1416]	; 1fcf4 <__read_chk@plt+0x19870>
   1f768:	ldr	fp, [pc, #1416]	; 1fcf8 <__read_chk@plt+0x19874>
   1f76c:	ldr	sl, [pc, #1416]	; 1fcfc <__read_chk@plt+0x19878>
   1f770:	add	ip, pc, ip
   1f774:	ldr	r9, [pc, #1412]	; 1fd00 <__read_chk@plt+0x1987c>
   1f778:	add	fp, pc, fp
   1f77c:	ldr	r8, [pc, #1408]	; 1fd04 <__read_chk@plt+0x19880>
   1f780:	add	sl, pc, sl
   1f784:	ldr	r1, [pc, #1404]	; 1fd08 <__read_chk@plt+0x19884>
   1f788:	add	r9, pc, r9
   1f78c:	str	r6, [sp, #36]	; 0x24
   1f790:	add	r8, pc, r8
   1f794:	add	r1, pc, r1
   1f798:	mov	r6, r7
   1f79c:	str	r1, [sp, #8]
   1f7a0:	mov	r7, ip
   1f7a4:	b	1f808 <__read_chk@plt+0x19384>
   1f7a8:	bl	275d0 <__read_chk@plt+0x2114c>
   1f7ac:	ldr	r2, [r6, #16]
   1f7b0:	mov	r1, r0
   1f7b4:	ldr	r0, [sp, #8]
   1f7b8:	bl	401e0 <__read_chk@plt+0x39d5c>
   1f7bc:	ldr	r2, [r6]
   1f7c0:	cmp	r2, #0
   1f7c4:	ldrne	r1, [r6, #4]
   1f7c8:	ldreq	r2, [r6, #4]
   1f7cc:	streq	r2, [sp, #100]	; 0x64
   1f7d0:	strne	r1, [r2, #4]
   1f7d4:	ldm	r6, {r1, r2}
   1f7d8:	str	r1, [r2]
   1f7dc:	ldr	r0, [r6, #12]
   1f7e0:	bl	27e40 <__read_chk@plt+0x219bc>
   1f7e4:	ldr	r0, [r6, #16]
   1f7e8:	bl	55a8 <free@plt>
   1f7ec:	mov	r0, r6
   1f7f0:	mov	r1, #0
   1f7f4:	mov	r2, #32
   1f7f8:	bl	5944 <memset@plt>
   1f7fc:	cmp	r5, #0
   1f800:	beq	1f874 <__read_chk@plt+0x193f0>
   1f804:	mov	r6, r5
   1f808:	ldr	r0, [r6, #12]
   1f80c:	ldr	r5, [r6]
   1f810:	cmp	r0, #0
   1f814:	beq	1f838 <__read_chk@plt+0x193b4>
   1f818:	bl	275d0 <__read_chk@plt+0x2114c>
   1f81c:	movw	r2, #4496	; 0x1190
   1f820:	ldr	r1, [r4, r2]
   1f824:	mov	r2, #0
   1f828:	bl	404b4 <__read_chk@plt+0x3a030>
   1f82c:	cmp	r0, #1
   1f830:	ldr	r0, [r6, #12]
   1f834:	bne	1f7a8 <__read_chk@plt+0x19324>
   1f838:	ldr	r1, [r6, #28]
   1f83c:	mov	r2, r0
   1f840:	ldr	ip, [r6, #8]
   1f844:	mov	r0, fp
   1f848:	cmp	r1, #0
   1f84c:	ldr	r1, [r6, #16]
   1f850:	moveq	r3, r8
   1f854:	movne	r3, r7
   1f858:	cmn	ip, #1
   1f85c:	moveq	ip, sl
   1f860:	movne	ip, r9
   1f864:	str	ip, [sp]
   1f868:	bl	40248 <__read_chk@plt+0x39dc4>
   1f86c:	cmp	r5, #0
   1f870:	bne	1f804 <__read_chk@plt+0x19380>
   1f874:	ldr	r6, [sp, #36]	; 0x24
   1f878:	ldr	ip, [sp, #24]
   1f87c:	mov	r4, #0
   1f880:	ldr	r0, [pc, #1156]	; 1fd0c <__read_chk@plt+0x19888>
   1f884:	ldr	r3, [pc, #1156]	; 1fd10 <__read_chk@plt+0x1988c>
   1f888:	str	ip, [sp, #64]	; 0x40
   1f88c:	add	r0, pc, r0
   1f890:	ldr	ip, [sp, #20]
   1f894:	add	r3, pc, r3
   1f898:	str	r4, [sp, #84]	; 0x54
   1f89c:	str	r3, [sp, #76]	; 0x4c
   1f8a0:	str	ip, [sp, #68]	; 0x44
   1f8a4:	ldr	ip, [sp, #28]
   1f8a8:	str	ip, [sp, #72]	; 0x48
   1f8ac:	bl	1da6c <__read_chk@plt+0x175e8>
   1f8b0:	ldr	ip, [sp, #32]
   1f8b4:	mvn	r3, #0
   1f8b8:	str	r4, [sp, #88]	; 0x58
   1f8bc:	str	r4, [sp, #128]	; 0x80
   1f8c0:	str	r4, [sp, #116]	; 0x74
   1f8c4:	str	r4, [sp, #112]	; 0x70
   1f8c8:	str	r4, [sp, #120]	; 0x78
   1f8cc:	str	r4, [sp, #124]	; 0x7c
   1f8d0:	str	ip, [sp, #108]	; 0x6c
   1f8d4:	str	r3, [sp, #104]	; 0x68
   1f8d8:	cmp	r0, r4
   1f8dc:	str	r0, [sp, #80]	; 0x50
   1f8e0:	beq	1fcd0 <__read_chk@plt+0x1984c>
   1f8e4:	mov	r0, r6
   1f8e8:	mov	r1, #5
   1f8ec:	bl	44d08 <__read_chk@plt+0x3e884>
   1f8f0:	subs	r4, r0, #0
   1f8f4:	bne	1fca8 <__read_chk@plt+0x19824>
   1f8f8:	ldr	r1, [pc, #1044]	; 1fd14 <__read_chk@plt+0x19890>
   1f8fc:	mov	r0, r6
   1f900:	add	r1, pc, r1
   1f904:	bl	44c04 <__read_chk@plt+0x3e780>
   1f908:	subs	r4, r0, #0
   1f90c:	bne	1fca8 <__read_chk@plt+0x19824>
   1f910:	mov	r0, r6
   1f914:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   1f918:	subs	r4, r0, #0
   1f91c:	bne	1fca8 <__read_chk@plt+0x19824>
   1f920:	ldr	r1, [pc, #1008]	; 1fd18 <__read_chk@plt+0x19894>
   1f924:	mov	r0, r6
   1f928:	add	r1, pc, r1
   1f92c:	bl	4b308 <__read_chk@plt+0x44e84>
   1f930:	ldr	r2, [pc, #996]	; 1fd1c <__read_chk@plt+0x19898>
   1f934:	mov	r0, r6
   1f938:	mov	r1, #7
   1f93c:	add	r2, pc, r2
   1f940:	bl	4b358 <__read_chk@plt+0x44ed4>
   1f944:	ldr	r2, [pc, #980]	; 1fd20 <__read_chk@plt+0x1989c>
   1f948:	mov	r0, r6
   1f94c:	mov	r1, #6
   1f950:	add	r2, pc, r2
   1f954:	bl	4b358 <__read_chk@plt+0x44ed4>
   1f958:	mov	r0, r6
   1f95c:	mov	r1, r4
   1f960:	ldr	r3, [sp, #12]
   1f964:	add	r2, sp, #84	; 0x54
   1f968:	bl	4b364 <__read_chk@plt+0x44ee0>
   1f96c:	ldr	r0, [sp, #104]	; 0x68
   1f970:	cmn	r0, #1
   1f974:	beq	1f9b8 <__read_chk@plt+0x19534>
   1f978:	bl	2ff30 <__read_chk@plt+0x29aac>
   1f97c:	b	1f9b8 <__read_chk@plt+0x19534>
   1f980:	ldr	r3, [r4]
   1f984:	cmp	r3, #0
   1f988:	ldrne	r2, [r4, #4]
   1f98c:	ldreq	r3, [r4, #4]
   1f990:	strne	r2, [r3, #4]
   1f994:	streq	r3, [sp, #100]	; 0x64
   1f998:	ldm	r4, {r2, r3}
   1f99c:	str	r2, [r3]
   1f9a0:	ldr	r0, [r4, #12]
   1f9a4:	bl	27e40 <__read_chk@plt+0x219bc>
   1f9a8:	ldr	r0, [r4, #16]
   1f9ac:	bl	55a8 <free@plt>
   1f9b0:	mov	r0, r4
   1f9b4:	bl	55a8 <free@plt>
   1f9b8:	ldr	r4, [sp, #96]	; 0x60
   1f9bc:	cmp	r4, #0
   1f9c0:	bne	1f980 <__read_chk@plt+0x194fc>
   1f9c4:	mov	r3, #0
   1f9c8:	mov	r0, r6
   1f9cc:	mov	r1, #50	; 0x32
   1f9d0:	mov	r2, #79	; 0x4f
   1f9d4:	bl	4b320 <__read_chk@plt+0x44e9c>
   1f9d8:	ldr	r3, [sp, #84]	; 0x54
   1f9dc:	cmp	r3, #0
   1f9e0:	beq	1fc9c <__read_chk@plt+0x19818>
   1f9e4:	ldr	r3, [sp, #80]	; 0x50
   1f9e8:	ldr	r0, [pc, #820]	; 1fd24 <__read_chk@plt+0x198a0>
   1f9ec:	ldr	r1, [r3]
   1f9f0:	add	r0, pc, r0
   1f9f4:	bl	401e0 <__read_chk@plt+0x39d5c>
   1f9f8:	ldr	ip, [sp, #16]
   1f9fc:	ldr	r2, [sp, #132]	; 0x84
   1fa00:	ldr	r3, [ip]
   1fa04:	cmp	r2, r3
   1fa08:	bne	1fccc <__read_chk@plt+0x19848>
   1fa0c:	add	sp, sp, #140	; 0x8c
   1fa10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa14:	ldr	r0, [sp, #40]	; 0x28
   1fa18:	mov	r1, #2
   1fa1c:	add	r2, sp, #44	; 0x2c
   1fa20:	bl	300c0 <__read_chk@plt+0x29c3c>
   1fa24:	subs	r5, r0, #0
   1fa28:	bne	1fb38 <__read_chk@plt+0x196b4>
   1fa2c:	ldr	r0, [sp, #44]	; 0x2c
   1fa30:	ldr	r3, [r0]
   1fa34:	cmp	r3, #0
   1fa38:	movne	r7, r5
   1fa3c:	movne	r8, r5
   1fa40:	beq	1fad4 <__read_chk@plt+0x19650>
   1fa44:	ldr	r9, [sp, #56]	; 0x38
   1fa48:	cmp	r9, #0
   1fa4c:	bne	1fa64 <__read_chk@plt+0x195e0>
   1fa50:	b	1fb6c <__read_chk@plt+0x196e8>
   1fa54:	ldr	r9, [r9]
   1fa58:	cmp	r9, #0
   1fa5c:	beq	1fb6c <__read_chk@plt+0x196e8>
   1fa60:	ldr	r0, [sp, #44]	; 0x2c
   1fa64:	ldr	r3, [r0, #4]
   1fa68:	ldr	r1, [r9, #12]
   1fa6c:	ldr	r0, [r3, r5]
   1fa70:	bl	28510 <__read_chk@plt+0x2208c>
   1fa74:	cmp	r0, #0
   1fa78:	beq	1fa54 <__read_chk@plt+0x195d0>
   1fa7c:	ldr	r3, [r9]
   1fa80:	cmp	r3, #0
   1fa84:	ldrne	r2, [r9, #4]
   1fa88:	ldreq	r3, [r9, #4]
   1fa8c:	strne	r2, [r3, #4]
   1fa90:	streq	r3, [sp, #60]	; 0x3c
   1fa94:	ldm	r9, {r2, r3}
   1fa98:	str	r2, [r3]
   1fa9c:	str	r8, [r9]
   1faa0:	ldr	r3, [sp, #100]	; 0x64
   1faa4:	str	r3, [r9, #4]
   1faa8:	ldr	r3, [sp, #100]	; 0x64
   1faac:	str	r9, [r3]
   1fab0:	ldr	r3, [sp, #40]	; 0x28
   1fab4:	str	r9, [sp, #100]	; 0x64
   1fab8:	str	r3, [r9, #8]
   1fabc:	ldr	r0, [sp, #44]	; 0x2c
   1fac0:	add	r7, r7, #1
   1fac4:	add	r5, r5, #4
   1fac8:	ldr	r3, [r0]
   1facc:	cmp	r7, r3
   1fad0:	bcc	1fa44 <__read_chk@plt+0x195c0>
   1fad4:	bl	30058 <__read_chk@plt+0x29bd4>
   1fad8:	ldr	r3, [sp, #48]	; 0x30
   1fadc:	cmp	r3, #0
   1fae0:	movne	r1, #0
   1fae4:	beq	1fb2c <__read_chk@plt+0x196a8>
   1fae8:	ldr	r2, [r3]
   1faec:	cmp	r2, #0
   1faf0:	ldrne	r0, [r3, #4]
   1faf4:	ldreq	r2, [r3, #4]
   1faf8:	strne	r0, [r2, #4]
   1fafc:	streq	r2, [sp, #52]	; 0x34
   1fb00:	ldm	r3, {r0, r2}
   1fb04:	str	r0, [r2]
   1fb08:	str	r1, [r3]
   1fb0c:	ldr	r2, [sp, #100]	; 0x64
   1fb10:	str	r2, [r3, #4]
   1fb14:	ldr	r2, [sp, #100]	; 0x64
   1fb18:	str	r3, [r2]
   1fb1c:	str	r3, [sp, #100]	; 0x64
   1fb20:	ldr	r3, [sp, #48]	; 0x30
   1fb24:	cmp	r3, #0
   1fb28:	bne	1fae8 <__read_chk@plt+0x19664>
   1fb2c:	ldr	r3, [sp, #40]	; 0x28
   1fb30:	str	r3, [sp, #104]	; 0x68
   1fb34:	b	1f600 <__read_chk@plt+0x1917c>
   1fb38:	cmn	r5, #48	; 0x30
   1fb3c:	beq	1fb60 <__read_chk@plt+0x196dc>
   1fb40:	bl	25854 <__read_chk@plt+0x1f3d0>
   1fb44:	ldr	r1, [pc, #476]	; 1fd28 <__read_chk@plt+0x198a4>
   1fb48:	add	r1, pc, r1
   1fb4c:	add	r1, r1, #128	; 0x80
   1fb50:	mov	r2, r0
   1fb54:	ldr	r0, [pc, #464]	; 1fd2c <__read_chk@plt+0x198a8>
   1fb58:	add	r0, pc, r0
   1fb5c:	bl	401e0 <__read_chk@plt+0x39d5c>
   1fb60:	ldr	r0, [sp, #40]	; 0x28
   1fb64:	bl	5a1c <close@plt>
   1fb68:	b	1f600 <__read_chk@plt+0x1917c>
   1fb6c:	ldr	r9, [r4, #2952]	; 0xb88
   1fb70:	cmp	r9, #0
   1fb74:	bne	1fabc <__read_chk@plt+0x19638>
   1fb78:	mov	r0, #1
   1fb7c:	mov	r1, #32
   1fb80:	bl	4935c <__read_chk@plt+0x42ed8>
   1fb84:	ldr	r3, [sp, #44]	; 0x2c
   1fb88:	ldr	r2, [r3, #4]
   1fb8c:	ldr	r2, [r2, r5]
   1fb90:	str	r2, [r0, #12]
   1fb94:	ldr	r2, [r3, #8]
   1fb98:	ldr	r2, [r2, r5]
   1fb9c:	str	r2, [r0, #16]
   1fba0:	ldr	r3, [r3, #4]
   1fba4:	str	r9, [r3, r5]
   1fba8:	ldr	r3, [sp, #44]	; 0x2c
   1fbac:	ldr	r3, [r3, #8]
   1fbb0:	str	r9, [r3, r5]
   1fbb4:	ldr	r2, [sp, #40]	; 0x28
   1fbb8:	str	r9, [r0]
   1fbbc:	ldr	r3, [sp, #52]	; 0x34
   1fbc0:	str	r2, [r0, #8]
   1fbc4:	str	r3, [r0, #4]
   1fbc8:	ldr	r3, [sp, #52]	; 0x34
   1fbcc:	str	r0, [r3]
   1fbd0:	str	r0, [sp, #52]	; 0x34
   1fbd4:	b	1fabc <__read_chk@plt+0x19638>
   1fbd8:	ldr	r5, [pc, #336]	; 1fd30 <__read_chk@plt+0x198ac>
   1fbdc:	mov	r0, ip
   1fbe0:	bl	25f94 <__read_chk@plt+0x1fb10>
   1fbe4:	add	r5, pc, r5
   1fbe8:	ldr	r3, [r5]
   1fbec:	cmp	r3, #0
   1fbf0:	beq	1fc50 <__read_chk@plt+0x197cc>
   1fbf4:	ldr	r7, [pc, #312]	; 1fd34 <__read_chk@plt+0x198b0>
   1fbf8:	ldr	r9, [sp, #12]
   1fbfc:	add	r7, pc, r7
   1fc00:	b	1fc10 <__read_chk@plt+0x1978c>
   1fc04:	ldr	r3, [r5, #20]!
   1fc08:	cmp	r3, #0
   1fc0c:	beq	1fc50 <__read_chk@plt+0x197cc>
   1fc10:	mov	r0, r5
   1fc14:	bl	1d468 <__read_chk@plt+0x16fe4>
   1fc18:	cmp	r0, #0
   1fc1c:	beq	1fc04 <__read_chk@plt+0x19780>
   1fc20:	mov	r0, r9
   1fc24:	bl	265d8 <__read_chk@plt+0x20154>
   1fc28:	cmp	r0, #0
   1fc2c:	bne	1fc70 <__read_chk@plt+0x197ec>
   1fc30:	ldr	r8, [r5]
   1fc34:	mov	r0, r8
   1fc38:	bl	6088 <strlen@plt>
   1fc3c:	mov	r1, r8
   1fc40:	mov	r2, r0
   1fc44:	mov	r0, r9
   1fc48:	bl	324d8 <__read_chk@plt+0x2c054>
   1fc4c:	b	1fc04 <__read_chk@plt+0x19780>
   1fc50:	ldr	r0, [sp, #12]
   1fc54:	bl	2f4c8 <__read_chk@plt+0x29044>
   1fc58:	subs	r5, r0, #0
   1fc5c:	beq	1fc84 <__read_chk@plt+0x19800>
   1fc60:	ldr	r0, [sp, #12]
   1fc64:	bl	25fe8 <__read_chk@plt+0x1fb64>
   1fc68:	str	r5, [r4, #468]	; 0x1d4
   1fc6c:	b	1f428 <__read_chk@plt+0x18fa4>
   1fc70:	mov	r0, r9
   1fc74:	mov	r1, r7
   1fc78:	mov	r2, #1
   1fc7c:	bl	324d8 <__read_chk@plt+0x2c054>
   1fc80:	b	1fc30 <__read_chk@plt+0x197ac>
   1fc84:	ldr	r1, [pc, #172]	; 1fd38 <__read_chk@plt+0x198b4>
   1fc88:	ldr	r0, [pc, #172]	; 1fd3c <__read_chk@plt+0x198b8>
   1fc8c:	add	r1, pc, r1
   1fc90:	add	r0, pc, r0
   1fc94:	add	r1, r1, #112	; 0x70
   1fc98:	bl	3dae8 <__read_chk@plt+0x37664>
   1fc9c:	ldr	r0, [pc, #156]	; 1fd40 <__read_chk@plt+0x198bc>
   1fca0:	add	r0, pc, r0
   1fca4:	bl	3dae8 <__read_chk@plt+0x37664>
   1fca8:	mov	r0, r4
   1fcac:	bl	25854 <__read_chk@plt+0x1f3d0>
   1fcb0:	ldr	r1, [pc, #140]	; 1fd44 <__read_chk@plt+0x198c0>
   1fcb4:	add	r1, pc, r1
   1fcb8:	add	r1, r1, #144	; 0x90
   1fcbc:	mov	r2, r0
   1fcc0:	ldr	r0, [pc, #128]	; 1fd48 <__read_chk@plt+0x198c4>
   1fcc4:	add	r0, pc, r0
   1fcc8:	bl	3dae8 <__read_chk@plt+0x37664>
   1fccc:	bl	5d64 <__stack_chk_fail@plt>
   1fcd0:	ldr	r0, [pc, #116]	; 1fd4c <__read_chk@plt+0x198c8>
   1fcd4:	add	r0, pc, r0
   1fcd8:	bl	3dae8 <__read_chk@plt+0x37664>
   1fcdc:	andeq	r1, sl, r0, lsr r5
   1fce0:	andeq	r0, r0, r8, asr #11
   1fce4:	andeq	r0, r0, r4, ror r6
   1fce8:	muleq	r0, ip, r6
   1fcec:	strdeq	r5, [r6], -r8
   1fcf0:	andeq	r2, r6, r8, lsl #5
   1fcf4:	andeq	r5, r6, r4, asr #31
   1fcf8:	andeq	r6, r6, r4, lsr #32
   1fcfc:	andeq	r0, r6, ip, lsl #13
   1fd00:			; <UNDEFINED> instruction: 0x00065fb8
   1fd04:	andeq	r0, r6, ip, ror r6
   1fd08:	ldrdeq	r5, [r6], -r4
   1fd0c:	strdeq	lr, [r5], -r0
   1fd10:	andeq	r5, r6, ip, lsl pc
   1fd14:	strdeq	r5, [r6], -r4
   1fd18:			; <UNDEFINED> instruction: 0xffffc608
   1fd1c:			; <UNDEFINED> instruction: 0xffffc6c4
   1fd20:			; <UNDEFINED> instruction: 0xffffcb28
   1fd24:	andeq	r5, r6, ip, lsr #28
   1fd28:	muleq	r6, r8, r2
   1fd2c:	andeq	r4, r6, r8, lsl #31
   1fd30:	andeq	r1, sl, ip, asr #8
   1fd34:	andeq	r0, r6, r4, lsl #30
   1fd38:	andeq	r5, r6, r4, asr r1
   1fd3c:			; <UNDEFINED> instruction: 0x00065ab8
   1fd40:	andeq	r5, r6, r4, ror #22
   1fd44:	andeq	r5, r6, ip, lsr #2
   1fd48:	andeq	r6, r6, r0, lsr #31
   1fd4c:	andeq	r5, r6, ip, ror #21
   1fd50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd54:	sub	sp, sp, #36	; 0x24
   1fd58:	ldr	fp, [pc, #724]	; 20034 <__read_chk@plt+0x19bb0>
   1fd5c:	ldr	r2, [pc, #724]	; 20038 <__read_chk@plt+0x19bb4>
   1fd60:	add	fp, pc, fp
   1fd64:	str	r0, [sp, #8]
   1fd68:	str	r1, [sp, #4]
   1fd6c:	ldr	r2, [fp, r2]
   1fd70:	ldr	r3, [r0, #16]
   1fd74:	str	r2, [sp, #20]
   1fd78:	cmp	r3, #0
   1fd7c:	ldr	r2, [r2]
   1fd80:	str	r2, [sp, #28]
   1fd84:	beq	1fd98 <__read_chk@plt+0x19914>
   1fd88:	ldr	r3, [r3, #8]
   1fd8c:	cmp	r3, #0
   1fd90:	beq	1fd98 <__read_chk@plt+0x19914>
   1fd94:	blx	r3
   1fd98:	ldr	r1, [sp, #8]
   1fd9c:	ldr	r0, [r1, #64]	; 0x40
   1fda0:	bl	55a8 <free@plt>
   1fda4:	ldr	r2, [sp, #4]
   1fda8:	ldr	r1, [sp, #8]
   1fdac:	mov	r3, #0
   1fdb0:	cmp	r2, #0
   1fdb4:	str	r3, [r1, #64]	; 0x40
   1fdb8:	beq	20024 <__read_chk@plt+0x19ba0>
   1fdbc:	ldr	r3, [sp, #8]
   1fdc0:	ldr	r0, [r3, #24]
   1fdc4:	bl	55a8 <free@plt>
   1fdc8:	ldmib	sp, {r1, r2}
   1fdcc:	str	r1, [r2, #24]
   1fdd0:	ldr	r2, [sp, #4]
   1fdd4:	ldr	r3, [pc, #608]	; 2003c <__read_chk@plt+0x19bb8>
   1fdd8:	ldr	r4, [pc, #608]	; 20040 <__read_chk@plt+0x19bbc>
   1fddc:	cmp	r2, #0
   1fde0:	ldr	r8, [pc, #604]	; 20044 <__read_chk@plt+0x19bc0>
   1fde4:	add	r3, pc, r3
   1fde8:	ldr	r7, [pc, #600]	; 20048 <__read_chk@plt+0x19bc4>
   1fdec:	add	r4, pc, r4
   1fdf0:	ldr	r9, [pc, #596]	; 2004c <__read_chk@plt+0x19bc8>
   1fdf4:	add	r8, pc, r8
   1fdf8:	ldr	r1, [pc, #592]	; 20050 <__read_chk@plt+0x19bcc>
   1fdfc:	add	r7, pc, r7
   1fe00:	str	r3, [sp, #12]
   1fe04:	add	r9, pc, r9
   1fe08:	add	r1, pc, r1
   1fe0c:	str	r1, [sp, #16]
   1fe10:	beq	1ff80 <__read_chk@plt+0x19afc>
   1fe14:	ldrb	r3, [r2]
   1fe18:	cmp	r3, #0
   1fe1c:	beq	1ff80 <__read_chk@plt+0x19afc>
   1fe20:	ldr	r3, [sp, #12]
   1fe24:	ldr	sl, [sp, #4]
   1fe28:	ldr	r6, [r3, #28]
   1fe2c:	cmp	r6, #0
   1fe30:	beq	1ff9c <__read_chk@plt+0x19b18>
   1fe34:	mov	r0, sl
   1fe38:	mov	r1, r6
   1fe3c:	bl	61d8 <strcmp@plt>
   1fe40:	cmp	r0, #0
   1fe44:	bne	1ff9c <__read_chk@plt+0x19b18>
   1fe48:	ldr	r1, [sp, #12]
   1fe4c:	ldr	r5, [r1, #36]	; 0x24
   1fe50:	cmp	r5, #0
   1fe54:	beq	1fe68 <__read_chk@plt+0x199e4>
   1fe58:	mov	r0, r5
   1fe5c:	bl	1d468 <__read_chk@plt+0x16fe4>
   1fe60:	cmp	r0, #0
   1fe64:	bne	1ff2c <__read_chk@plt+0x19aa8>
   1fe68:	mov	r1, r6
   1fe6c:	add	r6, sp, #24
   1fe70:	b	1fec8 <__read_chk@plt+0x19a44>
   1fe74:	ldr	r2, [r4, #32]
   1fe78:	mov	r0, r8
   1fe7c:	ldr	r3, [sp, #24]
   1fe80:	mov	r1, r5
   1fe84:	add	r3, r2, r3
   1fe88:	str	r3, [r4, #32]
   1fe8c:	bl	402b0 <__read_chk@plt+0x39e2c>
   1fe90:	mov	r0, r7
   1fe94:	ldr	r1, [r4, #32]
   1fe98:	bl	402b0 <__read_chk@plt+0x39e2c>
   1fe9c:	mov	r0, r5
   1fea0:	bl	1da6c <__read_chk@plt+0x175e8>
   1fea4:	cmp	r0, #0
   1fea8:	str	r0, [r4, #36]	; 0x24
   1feac:	beq	1febc <__read_chk@plt+0x19a38>
   1feb0:	bl	1d468 <__read_chk@plt+0x16fe4>
   1feb4:	cmp	r0, #0
   1feb8:	bne	1fefc <__read_chk@plt+0x19a78>
   1febc:	mov	r0, r5
   1fec0:	bl	55a8 <free@plt>
   1fec4:	ldr	r1, [r9, #28]
   1fec8:	ldr	r0, [r4, #32]
   1fecc:	mov	r2, r6
   1fed0:	bl	407d8 <__read_chk@plt+0x3a354>
   1fed4:	subs	r5, r0, #0
   1fed8:	bne	1fe74 <__read_chk@plt+0x199f0>
   1fedc:	ldr	r0, [pc, #368]	; 20054 <__read_chk@plt+0x19bd0>
   1fee0:	add	r0, pc, r0
   1fee4:	bl	401e0 <__read_chk@plt+0x39d5c>
   1fee8:	str	r5, [r4, #36]	; 0x24
   1feec:	ldr	r0, [pc, #356]	; 20058 <__read_chk@plt+0x19bd4>
   1fef0:	ldr	r1, [sp, #4]
   1fef4:	add	r0, pc, r0
   1fef8:	bl	3dae8 <__read_chk@plt+0x37664>
   1fefc:	mov	r1, r5
   1ff00:	ldr	r0, [sp, #16]
   1ff04:	bl	402b0 <__read_chk@plt+0x39e2c>
   1ff08:	ldr	r0, [pc, #332]	; 2005c <__read_chk@plt+0x19bd8>
   1ff0c:	mov	r1, r5
   1ff10:	add	r0, pc, r0
   1ff14:	bl	401e0 <__read_chk@plt+0x39d5c>
   1ff18:	mov	r0, r5
   1ff1c:	bl	55a8 <free@plt>
   1ff20:	ldr	r5, [r4, #36]	; 0x24
   1ff24:	cmp	r5, #0
   1ff28:	beq	1feec <__read_chk@plt+0x19a68>
   1ff2c:	ldr	r2, [sp, #8]
   1ff30:	mov	r1, #60	; 0x3c
   1ff34:	ldr	r0, [pc, #292]	; 20060 <__read_chk@plt+0x19bdc>
   1ff38:	mov	r3, #0
   1ff3c:	str	r5, [r2, #16]
   1ff40:	mov	r2, #79	; 0x4f
   1ff44:	ldr	r0, [fp, r0]
   1ff48:	ldr	r0, [r0]
   1ff4c:	bl	4b320 <__read_chk@plt+0x44e9c>
   1ff50:	ldr	r3, [r5, #4]
   1ff54:	ldr	r0, [sp, #8]
   1ff58:	blx	r3
   1ff5c:	subs	r6, r0, #0
   1ff60:	bne	1fff8 <__read_chk@plt+0x19b74>
   1ff64:	ldr	r0, [pc, #248]	; 20064 <__read_chk@plt+0x19be0>
   1ff68:	add	r0, pc, r0
   1ff6c:	bl	40248 <__read_chk@plt+0x39dc4>
   1ff70:	ldr	r2, [sp, #4]
   1ff74:	str	r6, [r5, #12]
   1ff78:	cmp	r2, #0
   1ff7c:	bne	1fe14 <__read_chk@plt+0x19990>
   1ff80:	ldr	r3, [pc, #224]	; 20068 <__read_chk@plt+0x19be4>
   1ff84:	ldr	r3, [fp, r3]
   1ff88:	ldr	sl, [r3, #468]	; 0x1d4
   1ff8c:	ldr	r3, [sp, #12]
   1ff90:	ldr	r6, [r3, #28]
   1ff94:	cmp	r6, #0
   1ff98:	bne	1fe34 <__read_chk@plt+0x199b0>
   1ff9c:	ldr	r5, [pc, #200]	; 2006c <__read_chk@plt+0x19be8>
   1ffa0:	mov	r1, sl
   1ffa4:	ldr	r0, [pc, #196]	; 20070 <__read_chk@plt+0x19bec>
   1ffa8:	add	r5, pc, r5
   1ffac:	add	r0, pc, r0
   1ffb0:	bl	402b0 <__read_chk@plt+0x39e2c>
   1ffb4:	ldr	r0, [r5, #28]
   1ffb8:	bl	55a8 <free@plt>
   1ffbc:	mov	r0, sl
   1ffc0:	bl	49400 <__read_chk@plt+0x42f7c>
   1ffc4:	ldr	r3, [pc, #156]	; 20068 <__read_chk@plt+0x19be4>
   1ffc8:	str	r0, [r5, #28]
   1ffcc:	ldr	r3, [fp, r3]
   1ffd0:	ldr	r0, [pc, #156]	; 20074 <__read_chk@plt+0x19bf0>
   1ffd4:	ldr	r3, [r3, #468]	; 0x1d4
   1ffd8:	add	r0, pc, r0
   1ffdc:	mov	r1, r3
   1ffe0:	str	r3, [r5, #32]
   1ffe4:	bl	402b0 <__read_chk@plt+0x39e2c>
   1ffe8:	mov	r3, #0
   1ffec:	ldr	r1, [r5, #28]
   1fff0:	str	r3, [r5, #36]	; 0x24
   1fff4:	b	1fe6c <__read_chk@plt+0x199e8>
   1fff8:	ldr	r0, [pc, #120]	; 20078 <__read_chk@plt+0x19bf4>
   1fffc:	ldr	r1, [r5]
   20000:	add	r0, pc, r0
   20004:	bl	40248 <__read_chk@plt+0x39dc4>
   20008:	ldr	r1, [sp, #20]
   2000c:	ldr	r2, [sp, #28]
   20010:	ldr	r3, [r1]
   20014:	cmp	r2, r3
   20018:	bne	20030 <__read_chk@plt+0x19bac>
   2001c:	add	sp, sp, #36	; 0x24
   20020:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20024:	ldr	r2, [r1, #24]
   20028:	str	r2, [sp, #4]
   2002c:	b	1fdd0 <__read_chk@plt+0x1994c>
   20030:	bl	5d64 <__stack_chk_fail@plt>
   20034:	muleq	sl, ip, fp
   20038:	andeq	r0, r0, r8, asr #11
   2003c:	andeq	r1, sl, r8, lsr #18
   20040:	andeq	r1, sl, r0, lsr #18
   20044:	andeq	r5, r6, r8, lsr #21
   20048:			; <UNDEFINED> instruction: 0x00065ab8
   2004c:	andeq	r1, sl, r8, lsl #18
   20050:	andeq	r5, r6, r4, asr #21
   20054:	muleq	r6, r4, r9
   20058:	andeq	r5, r6, r4, lsl sl
   2005c:	ldrdeq	r5, [r6], -r8
   20060:	muleq	r0, ip, r6
   20064:	ldrdeq	r5, [r6], -ip
   20068:	andeq	r0, r0, r4, ror r6
   2006c:	andeq	r1, sl, r4, ror #14
   20070:	muleq	r6, r0, r8
   20074:	andeq	r5, r6, ip, lsl #17
   20078:	andeq	r5, r6, r0, lsr #18
   2007c:	push	{r3, r4, r5, r6, r7, lr}
   20080:	subs	r6, r2, #0
   20084:	ldr	r3, [pc, #200]	; 20154 <__read_chk@plt+0x19cd0>
   20088:	add	r3, pc, r3
   2008c:	beq	20148 <__read_chk@plt+0x19cc4>
   20090:	ldr	r2, [pc, #192]	; 20158 <__read_chk@plt+0x19cd4>
   20094:	mov	r1, #0
   20098:	ldr	r4, [r3, r2]
   2009c:	ldr	r0, [r4]
   200a0:	bl	46d90 <__read_chk@plt+0x4090c>
   200a4:	mov	r5, r0
   200a8:	bl	46f98 <__read_chk@plt+0x40b14>
   200ac:	mov	r7, r0
   200b0:	ldr	r0, [r4]
   200b4:	bl	43938 <__read_chk@plt+0x3d4b4>
   200b8:	cmp	r0, #0
   200bc:	bgt	2011c <__read_chk@plt+0x19c98>
   200c0:	cmp	r7, #0
   200c4:	bne	200ec <__read_chk@plt+0x19c68>
   200c8:	ldr	r0, [pc, #140]	; 2015c <__read_chk@plt+0x19cd8>
   200cc:	mov	r1, r5
   200d0:	add	r0, pc, r0
   200d4:	bl	401e0 <__read_chk@plt+0x39d5c>
   200d8:	mov	r0, r6
   200dc:	mov	r1, r5
   200e0:	bl	1fd50 <__read_chk@plt+0x198cc>
   200e4:	mov	r0, #0
   200e8:	pop	{r3, r4, r5, r6, r7, pc}
   200ec:	ldr	r0, [pc, #108]	; 20160 <__read_chk@plt+0x19cdc>
   200f0:	add	r0, pc, r0
   200f4:	bl	40178 <__read_chk@plt+0x39cf4>
   200f8:	ldr	r3, [r6, #32]
   200fc:	cmp	r3, #0
   20100:	beq	200c8 <__read_chk@plt+0x19c44>
   20104:	mov	ip, #0
   20108:	str	ip, [r3, #20]
   2010c:	ldr	r3, [r3]
   20110:	cmp	r3, #0
   20114:	bne	20108 <__read_chk@plt+0x19c84>
   20118:	b	200c8 <__read_chk@plt+0x19c44>
   2011c:	mov	r1, r0
   20120:	ldr	r2, [pc, #60]	; 20164 <__read_chk@plt+0x19ce0>
   20124:	ldr	r0, [pc, #60]	; 20168 <__read_chk@plt+0x19ce4>
   20128:	mov	r3, #632	; 0x278
   2012c:	add	r2, pc, r2
   20130:	add	r0, pc, r0
   20134:	bl	40110 <__read_chk@plt+0x39c8c>
   20138:	ldr	r1, [pc, #44]	; 2016c <__read_chk@plt+0x19ce8>
   2013c:	ldr	r0, [r4]
   20140:	add	r1, pc, r1
   20144:	bl	467c0 <__read_chk@plt+0x4033c>
   20148:	ldr	r0, [pc, #32]	; 20170 <__read_chk@plt+0x19cec>
   2014c:	add	r0, pc, r0
   20150:	bl	3dae8 <__read_chk@plt+0x37664>
   20154:	andeq	r0, sl, r4, ror r8
   20158:	muleq	r0, ip, r6
   2015c:	ldrdeq	r5, [r6], -r4
   20160:	ldrdeq	r5, [r6], -ip
   20164:	ldrdeq	r4, [r6], -ip
   20168:	strdeq	pc, [r5], -ip
   2016c:	andeq	pc, r5, ip, lsr #6
   20170:	andeq	r5, r6, r4, lsr #16
   20174:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20178:	subs	r9, r2, #0
   2017c:	ldr	r4, [pc, #616]	; 203ec <__read_chk@plt+0x19f68>
   20180:	sub	sp, sp, #56	; 0x38
   20184:	ldr	r3, [pc, #612]	; 203f0 <__read_chk@plt+0x19f6c>
   20188:	add	r4, pc, r4
   2018c:	ldr	r8, [r4, r3]
   20190:	ldr	r3, [r8]
   20194:	str	r3, [sp, #52]	; 0x34
   20198:	beq	203b4 <__read_chk@plt+0x19f30>
   2019c:	ldr	r3, [pc, #592]	; 203f4 <__read_chk@plt+0x19f70>
   201a0:	ldr	r3, [r4, r3]
   201a4:	ldr	r3, [r3]
   201a8:	tst	r3, #512	; 0x200
   201ac:	bne	20280 <__read_chk@plt+0x19dfc>
   201b0:	ldr	r3, [pc, #576]	; 203f8 <__read_chk@plt+0x19f74>
   201b4:	add	r1, sp, #4
   201b8:	ldr	r6, [r4, r3]
   201bc:	ldr	r0, [r6]
   201c0:	bl	46d90 <__read_chk@plt+0x4090c>
   201c4:	add	r1, sp, #8
   201c8:	mov	r5, r0
   201cc:	ldr	r0, [r6]
   201d0:	bl	46d90 <__read_chk@plt+0x4090c>
   201d4:	mov	r7, r0
   201d8:	ldr	r0, [r6]
   201dc:	bl	43938 <__read_chk@plt+0x3d4b4>
   201e0:	cmp	r0, #0
   201e4:	bgt	203c0 <__read_chk@plt+0x19f3c>
   201e8:	ldr	r0, [pc, #524]	; 203fc <__read_chk@plt+0x19f78>
   201ec:	mov	r1, r5
   201f0:	ldr	r2, [sp, #8]
   201f4:	add	r0, pc, r0
   201f8:	bl	401e0 <__read_chk@plt+0x39d5c>
   201fc:	mov	r0, r5
   20200:	bl	276d0 <__read_chk@plt+0x2124c>
   20204:	cmp	r0, #10
   20208:	mov	sl, r0
   2020c:	beq	202dc <__read_chk@plt+0x19e58>
   20210:	mov	r0, r7
   20214:	ldr	r1, [sp, #8]
   20218:	bl	4a5cc <__read_chk@plt+0x44148>
   2021c:	subs	r6, r0, #0
   20220:	beq	2039c <__read_chk@plt+0x19f18>
   20224:	ldr	r1, [r6]
   20228:	cmp	sl, r1
   2022c:	beq	202f0 <__read_chk@plt+0x19e6c>
   20230:	ldr	r0, [pc, #456]	; 20400 <__read_chk@plt+0x19f7c>
   20234:	mov	r2, sl
   20238:	add	r0, pc, r0
   2023c:	bl	4005c <__read_chk@plt+0x39bd8>
   20240:	mov	r0, r6
   20244:	bl	27e40 <__read_chk@plt+0x219bc>
   20248:	mov	r0, r5
   2024c:	bl	55a8 <free@plt>
   20250:	mov	r0, r7
   20254:	bl	55a8 <free@plt>
   20258:	mov	r0, r9
   2025c:	mov	r1, #0
   20260:	bl	1fd50 <__read_chk@plt+0x198cc>
   20264:	ldr	r2, [sp, #52]	; 0x34
   20268:	mov	r0, #0
   2026c:	ldr	r3, [r8]
   20270:	cmp	r2, r3
   20274:	bne	203b0 <__read_chk@plt+0x19f2c>
   20278:	add	sp, sp, #56	; 0x38
   2027c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20280:	ldr	r0, [pc, #380]	; 20404 <__read_chk@plt+0x19f80>
   20284:	add	sl, sp, #12
   20288:	add	r0, pc, r0
   2028c:	bl	40248 <__read_chk@plt+0x39dc4>
   20290:	ldr	r3, [pc, #352]	; 203f8 <__read_chk@plt+0x19f74>
   20294:	add	r1, sp, #8
   20298:	ldr	r6, [r4, r3]
   2029c:	ldr	r0, [r6]
   202a0:	bl	46d90 <__read_chk@plt+0x4090c>
   202a4:	mov	r7, r0
   202a8:	mov	r0, sl
   202ac:	bl	25f94 <__read_chk@plt+0x1fb10>
   202b0:	mov	r0, sl
   202b4:	mov	r1, r7
   202b8:	ldr	r2, [sp, #8]
   202bc:	bl	324d8 <__read_chk@plt+0x2c054>
   202c0:	mov	r0, sl
   202c4:	add	r1, sp, #4
   202c8:	bl	3215c <__read_chk@plt+0x2bcd8>
   202cc:	mov	r5, r0
   202d0:	mov	r0, sl
   202d4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   202d8:	b	201d8 <__read_chk@plt+0x19d54>
   202dc:	ldr	r0, [pc, #292]	; 20408 <__read_chk@plt+0x19f84>
   202e0:	mov	r1, r5
   202e4:	add	r0, pc, r0
   202e8:	bl	401e0 <__read_chk@plt+0x39d5c>
   202ec:	b	20248 <__read_chk@plt+0x19dc4>
   202f0:	ldr	r1, [pc, #276]	; 2040c <__read_chk@plt+0x19f88>
   202f4:	movw	r3, #4456	; 0x1168
   202f8:	mov	r2, #0
   202fc:	ldr	r1, [r4, r1]
   20300:	ldr	r1, [r1, r3]
   20304:	bl	288a0 <__read_chk@plt+0x2241c>
   20308:	subs	r4, r0, #0
   2030c:	beq	20240 <__read_chk@plt+0x19dbc>
   20310:	ldr	r0, [pc, #248]	; 20410 <__read_chk@plt+0x19f8c>
   20314:	mov	r1, r4
   20318:	add	r0, pc, r0
   2031c:	bl	40248 <__read_chk@plt+0x39dc4>
   20320:	mov	r0, r4
   20324:	bl	55a8 <free@plt>
   20328:	ldr	r3, [r9, #36]	; 0x24
   2032c:	ldr	r3, [r3, #4]
   20330:	ldr	r4, [r3]
   20334:	cmp	r4, #0
   20338:	bne	20354 <__read_chk@plt+0x19ed0>
   2033c:	b	20240 <__read_chk@plt+0x19dbc>
   20340:	ldr	r3, [r4, #4]
   20344:	ldr	r3, [r3, #4]
   20348:	ldr	r4, [r3]
   2034c:	cmp	r4, #0
   20350:	beq	20240 <__read_chk@plt+0x19dbc>
   20354:	mov	r0, r6
   20358:	ldr	r1, [r4, #12]
   2035c:	bl	28510 <__read_chk@plt+0x2208c>
   20360:	cmp	r0, #0
   20364:	beq	20340 <__read_chk@plt+0x19ebc>
   20368:	mov	r1, r4
   2036c:	mov	r0, r9
   20370:	bl	1d520 <__read_chk@plt+0x1709c>
   20374:	mov	r4, r0
   20378:	mov	r0, r6
   2037c:	bl	27e40 <__read_chk@plt+0x219bc>
   20380:	mov	r0, r5
   20384:	bl	55a8 <free@plt>
   20388:	mov	r0, r7
   2038c:	bl	55a8 <free@plt>
   20390:	cmp	r4, #0
   20394:	bne	20264 <__read_chk@plt+0x19de0>
   20398:	b	20258 <__read_chk@plt+0x19dd4>
   2039c:	ldr	r0, [pc, #112]	; 20414 <__read_chk@plt+0x19f90>
   203a0:	mov	r1, r5
   203a4:	add	r0, pc, r0
   203a8:	bl	401e0 <__read_chk@plt+0x39d5c>
   203ac:	b	20248 <__read_chk@plt+0x19dc4>
   203b0:	bl	5d64 <__stack_chk_fail@plt>
   203b4:	ldr	r0, [pc, #92]	; 20418 <__read_chk@plt+0x19f94>
   203b8:	add	r0, pc, r0
   203bc:	bl	3dae8 <__read_chk@plt+0x37664>
   203c0:	mov	r1, r0
   203c4:	ldr	r2, [pc, #80]	; 2041c <__read_chk@plt+0x19f98>
   203c8:	ldr	r0, [pc, #80]	; 20420 <__read_chk@plt+0x19f9c>
   203cc:	mov	r3, #672	; 0x2a0
   203d0:	add	r2, pc, r2
   203d4:	add	r0, pc, r0
   203d8:	bl	40110 <__read_chk@plt+0x39c8c>
   203dc:	ldr	r1, [pc, #64]	; 20424 <__read_chk@plt+0x19fa0>
   203e0:	ldr	r0, [r6]
   203e4:	add	r1, pc, r1
   203e8:	bl	467c0 <__read_chk@plt+0x4033c>
   203ec:	andeq	r0, sl, r4, ror r7
   203f0:	andeq	r0, r0, r8, asr #11
   203f4:	andeq	r0, r0, ip, lsr #12
   203f8:	muleq	r0, ip, r6
   203fc:	andeq	r5, r6, r0, asr r8
   20400:	andeq	r5, r6, r4, ror #16
   20404:	muleq	r6, r8, r7
   20408:	andeq	r5, r6, r8, lsl #15
   2040c:	andeq	r0, r0, r4, ror r6
   20410:	ldrdeq	r5, [r6], -r4
   20414:	ldrdeq	r5, [r6], -ip
   20418:	andeq	r5, r6, r8, lsr r6
   2041c:	andeq	r4, r6, r8, lsr ip
   20420:	andeq	pc, r5, r8, asr r0	; <UNPREDICTABLE>
   20424:	andeq	pc, r5, r8, lsl #1
   20428:	ldr	r3, [pc, #324]	; 20574 <__read_chk@plt+0x1a0f0>
   2042c:	push	{r4, r5, r6, r7, r8, lr}
   20430:	subs	r5, r2, #0
   20434:	ldr	r2, [pc, #316]	; 20578 <__read_chk@plt+0x1a0f4>
   20438:	add	r3, pc, r3
   2043c:	sub	sp, sp, #8
   20440:	ldr	r6, [r3, r2]
   20444:	ldr	r2, [r6]
   20448:	str	r2, [sp, #4]
   2044c:	beq	20530 <__read_chk@plt+0x1a0ac>
   20450:	ldr	r2, [pc, #292]	; 2057c <__read_chk@plt+0x1a0f8>
   20454:	mov	r1, sp
   20458:	ldr	r8, [r5, #64]	; 0x40
   2045c:	ldr	r7, [r3, r2]
   20460:	ldr	r0, [r7]
   20464:	bl	46d90 <__read_chk@plt+0x4090c>
   20468:	ldr	r3, [sp]
   2046c:	cmp	r3, #2
   20470:	mov	r4, r0
   20474:	bls	20484 <__read_chk@plt+0x1a000>
   20478:	ldrb	r2, [r0]
   2047c:	cmp	r2, #6
   20480:	beq	204c0 <__read_chk@plt+0x1a03c>
   20484:	mov	r0, r4
   20488:	bl	55a8 <free@plt>
   2048c:	ldr	r0, [pc, #236]	; 20580 <__read_chk@plt+0x1a0fc>
   20490:	add	r0, pc, r0
   20494:	bl	401e0 <__read_chk@plt+0x39d5c>
   20498:	mov	r0, r5
   2049c:	mov	r1, #0
   204a0:	bl	1fd50 <__read_chk@plt+0x198cc>
   204a4:	ldr	r2, [sp, #4]
   204a8:	mov	r0, #0
   204ac:	ldr	r3, [r6]
   204b0:	cmp	r2, r3
   204b4:	bne	2052c <__read_chk@plt+0x1a0a8>
   204b8:	add	sp, sp, #8
   204bc:	pop	{r4, r5, r6, r7, r8, pc}
   204c0:	ldrb	r2, [r0, #1]
   204c4:	sub	r3, r3, #2
   204c8:	cmp	r2, r3
   204cc:	bne	20484 <__read_chk@plt+0x1a000>
   204d0:	mov	r0, r8
   204d4:	add	r1, r4, #2
   204d8:	bl	51b78 <__read_chk@plt+0x4b6f4>
   204dc:	cmp	r0, #0
   204e0:	beq	20568 <__read_chk@plt+0x1a0e4>
   204e4:	ldr	r0, [r7]
   204e8:	bl	43938 <__read_chk@plt+0x3d4b4>
   204ec:	cmp	r0, #0
   204f0:	bgt	2053c <__read_chk@plt+0x1a0b8>
   204f4:	mov	r0, r4
   204f8:	bl	55a8 <free@plt>
   204fc:	mov	r0, r5
   20500:	mov	r1, #0
   20504:	bl	1c9dc <__read_chk@plt+0x16558>
   20508:	lsrs	r0, r0, #16
   2050c:	beq	204a4 <__read_chk@plt+0x1a020>
   20510:	ldr	r0, [pc, #108]	; 20584 <__read_chk@plt+0x1a100>
   20514:	add	r0, pc, r0
   20518:	bl	401e0 <__read_chk@plt+0x39d5c>
   2051c:	mov	r0, r5
   20520:	mov	r1, #0
   20524:	bl	1fd50 <__read_chk@plt+0x198cc>
   20528:	b	204a4 <__read_chk@plt+0x1a020>
   2052c:	bl	5d64 <__stack_chk_fail@plt>
   20530:	ldr	r0, [pc, #80]	; 20588 <__read_chk@plt+0x1a104>
   20534:	add	r0, pc, r0
   20538:	bl	3dae8 <__read_chk@plt+0x37664>
   2053c:	mov	r1, r0
   20540:	ldr	r2, [pc, #68]	; 2058c <__read_chk@plt+0x1a108>
   20544:	ldr	r0, [pc, #68]	; 20590 <__read_chk@plt+0x1a10c>
   20548:	movw	r3, #874	; 0x36a
   2054c:	add	r2, pc, r2
   20550:	add	r0, pc, r0
   20554:	bl	40110 <__read_chk@plt+0x39c8c>
   20558:	ldr	r1, [pc, #52]	; 20594 <__read_chk@plt+0x1a110>
   2055c:	ldr	r0, [r7]
   20560:	add	r1, pc, r1
   20564:	bl	467c0 <__read_chk@plt+0x4033c>
   20568:	ldr	r0, [pc, #40]	; 20598 <__read_chk@plt+0x1a114>
   2056c:	add	r0, pc, r0
   20570:	bl	3dae8 <__read_chk@plt+0x37664>
   20574:	andeq	r0, sl, r4, asr #9
   20578:	andeq	r0, r0, r8, asr #11
   2057c:	muleq	r0, ip, r6
   20580:	andeq	r5, r6, r8, ror r6
   20584:	andeq	r5, r6, r8, asr #12
   20588:	andeq	r4, r6, r0, lsr #21
   2058c:			; <UNDEFINED> instruction: 0x00064abc
   20590:	ldrdeq	lr, [r5], -ip
   20594:	andeq	lr, r5, ip, lsl #30
   20598:	andeq	r5, r6, r4, asr #11
   2059c:	ldr	r3, [pc, #212]	; 20678 <__read_chk@plt+0x1a1f4>
   205a0:	push	{r4, r5, r6, lr}
   205a4:	subs	r6, r2, #0
   205a8:	ldr	r2, [pc, #204]	; 2067c <__read_chk@plt+0x1a1f8>
   205ac:	add	r3, pc, r3
   205b0:	sub	sp, sp, #16
   205b4:	ldr	r4, [r3, r2]
   205b8:	ldr	r2, [r4]
   205bc:	str	r2, [sp, #12]
   205c0:	beq	2066c <__read_chk@plt+0x1a1e8>
   205c4:	ldr	r2, [pc, #180]	; 20680 <__read_chk@plt+0x1a1fc>
   205c8:	mov	r1, sp
   205cc:	ldr	r5, [r3, r2]
   205d0:	ldr	r0, [r5]
   205d4:	bl	46d90 <__read_chk@plt+0x4090c>
   205d8:	ldr	r3, [sp]
   205dc:	str	r3, [sp, #4]
   205e0:	str	r0, [sp, #8]
   205e4:	ldr	r0, [r5]
   205e8:	bl	43938 <__read_chk@plt+0x3d4b4>
   205ec:	cmp	r0, #0
   205f0:	bgt	20640 <__read_chk@plt+0x1a1bc>
   205f4:	add	r1, sp, #4
   205f8:	mov	r0, r6
   205fc:	bl	1c9dc <__read_chk@plt+0x16558>
   20600:	mov	r5, r0
   20604:	ldr	r0, [sp, #8]
   20608:	bl	55a8 <free@plt>
   2060c:	lsrs	r5, r5, #16
   20610:	beq	20620 <__read_chk@plt+0x1a19c>
   20614:	mov	r0, r6
   20618:	mov	r1, #0
   2061c:	bl	1fd50 <__read_chk@plt+0x198cc>
   20620:	ldr	r2, [sp, #12]
   20624:	mov	r0, #0
   20628:	ldr	r3, [r4]
   2062c:	cmp	r2, r3
   20630:	bne	2063c <__read_chk@plt+0x1a1b8>
   20634:	add	sp, sp, #16
   20638:	pop	{r4, r5, r6, pc}
   2063c:	bl	5d64 <__stack_chk_fail@plt>
   20640:	mov	r1, r0
   20644:	ldr	r2, [pc, #56]	; 20684 <__read_chk@plt+0x1a200>
   20648:	ldr	r0, [pc, #56]	; 20688 <__read_chk@plt+0x1a204>
   2064c:	movw	r3, #902	; 0x386
   20650:	add	r2, pc, r2
   20654:	add	r0, pc, r0
   20658:	bl	40110 <__read_chk@plt+0x39c8c>
   2065c:	ldr	r1, [pc, #40]	; 2068c <__read_chk@plt+0x1a208>
   20660:	ldr	r0, [r5]
   20664:	add	r1, pc, r1
   20668:	bl	467c0 <__read_chk@plt+0x4033c>
   2066c:	ldr	r0, [pc, #28]	; 20690 <__read_chk@plt+0x1a20c>
   20670:	add	r0, pc, r0
   20674:	bl	3dae8 <__read_chk@plt+0x37664>
   20678:	andeq	r0, sl, r0, asr r3
   2067c:	andeq	r0, r0, r8, asr #11
   20680:	muleq	r0, ip, r6
   20684:			; <UNDEFINED> instruction: 0x000649b8
   20688:	ldrdeq	lr, [r5], -r8
   2068c:	andeq	lr, r5, r8, lsl #28
   20690:	andeq	r4, r6, r4, ror #18
   20694:	cmp	r2, #0
   20698:	push	{r3, lr}
   2069c:	beq	206b4 <__read_chk@plt+0x1a230>
   206a0:	ldr	r3, [r2, #16]
   206a4:	ldr	r0, [pc, #32]	; 206cc <__read_chk@plt+0x1a248>
   206a8:	ldr	r1, [r3]
   206ac:	add	r0, pc, r0
   206b0:	bl	3dae8 <__read_chk@plt+0x37664>
   206b4:	ldr	r1, [pc, #20]	; 206d0 <__read_chk@plt+0x1a24c>
   206b8:	ldr	r0, [pc, #20]	; 206d4 <__read_chk@plt+0x1a250>
   206bc:	add	r1, pc, r1
   206c0:	add	r0, pc, r0
   206c4:	add	r1, r1, #160	; 0xa0
   206c8:	bl	3dae8 <__read_chk@plt+0x37664>
   206cc:	andeq	r5, r6, r8, ror #9
   206d0:	andeq	r4, r6, r4, lsr #14
   206d4:			; <UNDEFINED> instruction: 0x000654b4
   206d8:	ldr	r3, [pc, #8]	; 206e8 <__read_chk@plt+0x1a264>
   206dc:	add	r3, pc, r3
   206e0:	str	r0, [r3]
   206e4:	bx	lr
   206e8:	andeq	r1, sl, r8, asr r0
   206ec:	push	{r4, r5, r6, lr}
   206f0:	mov	r5, r1
   206f4:	mov	r6, r0
   206f8:	ldr	r2, [r1, #4]
   206fc:	ldr	r0, [pc, #68]	; 20748 <__read_chk@plt+0x1a2c4>
   20700:	mov	r4, r3
   20704:	ldr	r1, [pc, #64]	; 2074c <__read_chk@plt+0x1a2c8>
   20708:	add	r0, pc, r0
   2070c:	add	r1, pc, r1
   20710:	bl	401e0 <__read_chk@plt+0x39d5c>
   20714:	ldr	r3, [pc, #52]	; 20750 <__read_chk@plt+0x1a2cc>
   20718:	ldr	r2, [pc, #52]	; 20754 <__read_chk@plt+0x1a2d0>
   2071c:	mov	r0, r4
   20720:	add	r3, pc, r3
   20724:	mov	r1, #-2147483633	; 0x8000000f
   20728:	ldr	r3, [r3, r2]
   2072c:	str	r3, [r5, #300]	; 0x12c
   20730:	bl	32050 <__read_chk@plt+0x2bbcc>
   20734:	mov	r0, r4
   20738:	mov	r1, r6
   2073c:	bl	32050 <__read_chk@plt+0x2bbcc>
   20740:	mov	r0, #0
   20744:	pop	{r4, r5, r6, pc}
   20748:	andeq	r5, r6, ip, ror #15
   2074c:	andeq	r5, r6, ip, lsl #10
   20750:	ldrdeq	r0, [sl], -ip
   20754:	ldrdeq	r0, [r0], -r4
   20758:	ldr	r3, [pc, #364]	; 208cc <__read_chk@plt+0x1a448>
   2075c:	cmp	r0, #2
   20760:	ldr	r2, [pc, #360]	; 208d0 <__read_chk@plt+0x1a44c>
   20764:	add	r3, pc, r3
   20768:	push	{r4, lr}
   2076c:	sub	sp, sp, #16
   20770:	ldr	r4, [r3, r2]
   20774:	ldr	r2, [r4]
   20778:	str	r2, [sp, #12]
   2077c:	beq	20824 <__read_chk@plt+0x1a3a0>
   20780:	cmp	r0, #3
   20784:	beq	20800 <__read_chk@plt+0x1a37c>
   20788:	cmp	r0, #1
   2078c:	beq	207ac <__read_chk@plt+0x1a328>
   20790:	ldr	r1, [pc, #316]	; 208d4 <__read_chk@plt+0x1a450>
   20794:	mov	r2, r0
   20798:	ldr	r0, [pc, #312]	; 208d8 <__read_chk@plt+0x1a454>
   2079c:	add	r1, pc, r1
   207a0:	add	r0, pc, r0
   207a4:	add	r1, r1, #20
   207a8:	bl	3dae8 <__read_chk@plt+0x37664>
   207ac:	ldr	r2, [r1, #8]
   207b0:	cmp	r2, #0
   207b4:	beq	20898 <__read_chk@plt+0x1a414>
   207b8:	ldr	r0, [r1, #20]
   207bc:	ldr	r3, [r1, #4]
   207c0:	cmp	r0, #0
   207c4:	ldreq	r0, [r1, #12]
   207c8:	str	r0, [sp]
   207cc:	add	r0, sp, #8
   207d0:	ldr	ip, [r1, #16]
   207d4:	ldr	r1, [pc, #256]	; 208dc <__read_chk@plt+0x1a458>
   207d8:	str	ip, [sp, #4]
   207dc:	add	r1, pc, r1
   207e0:	bl	49430 <__read_chk@plt+0x42fac>
   207e4:	ldr	r2, [sp, #12]
   207e8:	ldr	r3, [r4]
   207ec:	ldr	r0, [sp, #8]
   207f0:	cmp	r2, r3
   207f4:	bne	208c8 <__read_chk@plt+0x1a444>
   207f8:	add	sp, sp, #16
   207fc:	pop	{r4, pc}
   20800:	ldr	r2, [r1]
   20804:	cmp	r2, #0
   20808:	beq	20860 <__read_chk@plt+0x1a3dc>
   2080c:	ldr	r3, [r1, #4]
   20810:	add	r0, sp, #8
   20814:	ldr	r1, [pc, #196]	; 208e0 <__read_chk@plt+0x1a45c>
   20818:	add	r1, pc, r1
   2081c:	bl	49430 <__read_chk@plt+0x42fac>
   20820:	b	207e4 <__read_chk@plt+0x1a360>
   20824:	ldr	r2, [r1, #8]
   20828:	cmp	r2, #0
   2082c:	beq	20884 <__read_chk@plt+0x1a400>
   20830:	ldr	r0, [r1, #20]
   20834:	ldr	r3, [r1, #4]
   20838:	cmp	r0, #0
   2083c:	ldreq	r0, [r1, #12]
   20840:	str	r0, [sp]
   20844:	add	r0, sp, #8
   20848:	ldr	ip, [r1, #16]
   2084c:	ldr	r1, [pc, #144]	; 208e4 <__read_chk@plt+0x1a460>
   20850:	str	ip, [sp, #4]
   20854:	add	r1, pc, r1
   20858:	bl	49430 <__read_chk@plt+0x42fac>
   2085c:	b	207e4 <__read_chk@plt+0x1a360>
   20860:	ldr	r2, [pc, #128]	; 208e8 <__read_chk@plt+0x1a464>
   20864:	ldr	r3, [r3, r2]
   20868:	ldr	r2, [pc, #124]	; 208ec <__read_chk@plt+0x1a468>
   2086c:	ldr	r3, [r3, #24]
   20870:	add	r2, pc, r2
   20874:	cmp	r3, #0
   20878:	ldreq	r2, [pc, #112]	; 208f0 <__read_chk@plt+0x1a46c>
   2087c:	addeq	r2, pc, r2
   20880:	b	2080c <__read_chk@plt+0x1a388>
   20884:	ldr	r2, [r1]
   20888:	cmp	r2, #0
   2088c:	ldreq	r2, [pc, #96]	; 208f4 <__read_chk@plt+0x1a470>
   20890:	addeq	r2, pc, r2
   20894:	b	20830 <__read_chk@plt+0x1a3ac>
   20898:	ldr	r2, [r1]
   2089c:	cmp	r2, #0
   208a0:	bne	207b8 <__read_chk@plt+0x1a334>
   208a4:	ldr	r2, [pc, #60]	; 208e8 <__read_chk@plt+0x1a464>
   208a8:	ldr	r3, [r3, r2]
   208ac:	ldr	r2, [pc, #68]	; 208f8 <__read_chk@plt+0x1a474>
   208b0:	ldr	r3, [r3, #24]
   208b4:	add	r2, pc, r2
   208b8:	cmp	r3, #0
   208bc:	ldreq	r2, [pc, #56]	; 208fc <__read_chk@plt+0x1a478>
   208c0:	addeq	r2, pc, r2
   208c4:	b	207b8 <__read_chk@plt+0x1a334>
   208c8:	bl	5d64 <__stack_chk_fail@plt>
   208cc:	muleq	sl, r8, r1
   208d0:	andeq	r0, r0, r8, asr #11
   208d4:	andeq	r5, r6, ip, ror r4
   208d8:	andeq	r5, r6, r4, ror #15
   208dc:	andeq	r5, r6, r8, lsr r7
   208e0:	andeq	r5, r6, r4, lsr #14
   208e4:	andeq	r5, r6, r8, lsl #14
   208e8:	andeq	r0, r0, r4, ror r6
   208ec:	andeq	sl, r6, ip, lsl r1
   208f0:	andeq	sp, r5, r4, asr #13
   208f4:			; <UNDEFINED> instruction: 0x0005d6b0
   208f8:	ldrdeq	sl, [r6], -r8
   208fc:	andeq	sp, r5, r0, lsl #13
   20900:	ldr	r3, [pc, #696]	; 20bc0 <__read_chk@plt+0x1a73c>
   20904:	ldr	r2, [pc, #696]	; 20bc4 <__read_chk@plt+0x1a740>
   20908:	add	r3, pc, r3
   2090c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20910:	sub	sp, sp, #116	; 0x74
   20914:	ldr	r7, [r3, r2]
   20918:	mov	r5, r0
   2091c:	ldr	r8, [r0, #304]	; 0x130
   20920:	ldr	r3, [r7]
   20924:	cmp	r8, #0
   20928:	str	r3, [sp, #108]	; 0x6c
   2092c:	beq	20a90 <__read_chk@plt+0x1a60c>
   20930:	add	r4, sp, #28
   20934:	add	r6, sp, #68	; 0x44
   20938:	mov	r0, r4
   2093c:	bl	25f94 <__read_chk@plt+0x1fb10>
   20940:	mov	r0, r6
   20944:	bl	25f94 <__read_chk@plt+0x1fb10>
   20948:	add	r1, sp, #24
   2094c:	add	r0, r5, #64	; 0x40
   20950:	bl	32258 <__read_chk@plt+0x2bdd4>
   20954:	subs	r1, r0, #0
   20958:	beq	2097c <__read_chk@plt+0x1a4f8>
   2095c:	mov	r0, r4
   20960:	ldr	r2, [sp, #24]
   20964:	bl	324d8 <__read_chk@plt+0x2c054>
   20968:	add	r0, sp, #16
   2096c:	mov	r1, r4
   20970:	bl	31e78 <__read_chk@plt+0x2b9f4>
   20974:	subs	r9, r0, #0
   20978:	beq	209c4 <__read_chk@plt+0x1a540>
   2097c:	ldr	r1, [pc, #580]	; 20bc8 <__read_chk@plt+0x1a744>
   20980:	mvn	r8, #0
   20984:	ldr	r0, [pc, #576]	; 20bcc <__read_chk@plt+0x1a748>
   20988:	add	r1, pc, r1
   2098c:	add	r0, pc, r0
   20990:	add	r1, r1, #36	; 0x24
   20994:	bl	4005c <__read_chk@plt+0x39bd8>
   20998:	mov	r0, r4
   2099c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   209a0:	mov	r0, r6
   209a4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   209a8:	mov	r0, r8
   209ac:	ldr	r2, [sp, #108]	; 0x6c
   209b0:	ldr	r3, [r7]
   209b4:	cmp	r2, r3
   209b8:	bne	20bb0 <__read_chk@plt+0x1a72c>
   209bc:	add	sp, sp, #116	; 0x74
   209c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   209c4:	ldr	r2, [r5, #4]
   209c8:	mov	r0, r4
   209cc:	ldr	fp, [sp, #16]
   209d0:	ldr	sl, [pc, #504]	; 20bd0 <__read_chk@plt+0x1a74c>
   209d4:	str	r2, [sp, #12]
   209d8:	bl	265d8 <__read_chk@plt+0x20154>
   209dc:	add	sl, pc, sl
   209e0:	mov	r3, fp
   209e4:	add	sl, sl, #36	; 0x24
   209e8:	ldr	r2, [sp, #12]
   209ec:	mov	r1, sl
   209f0:	str	r0, [sp]
   209f4:	ldr	r0, [pc, #472]	; 20bd4 <__read_chk@plt+0x1a750>
   209f8:	add	r0, pc, r0
   209fc:	bl	402b0 <__read_chk@plt+0x39e2c>
   20a00:	ldr	r3, [sp, #16]
   20a04:	cmp	r3, #1
   20a08:	beq	20a34 <__read_chk@plt+0x1a5b0>
   20a0c:	ldr	r2, [r8]
   20a10:	cmp	r2, #0
   20a14:	bne	20b28 <__read_chk@plt+0x1a6a4>
   20a18:	ldr	r0, [pc, #440]	; 20bd8 <__read_chk@plt+0x1a754>
   20a1c:	mov	r1, sl
   20a20:	mov	r2, #1
   20a24:	mvn	r8, #0
   20a28:	add	r0, pc, r0
   20a2c:	bl	4005c <__read_chk@plt+0x39bd8>
   20a30:	b	20998 <__read_chk@plt+0x1a514>
   20a34:	ldr	r8, [pc, #416]	; 20bdc <__read_chk@plt+0x1a758>
   20a38:	str	r9, [sp, #20]
   20a3c:	add	r8, pc, r8
   20a40:	ldr	r0, [sp, #20]
   20a44:	mov	r1, r5
   20a48:	mov	r2, r4
   20a4c:	mov	r3, r6
   20a50:	blx	r8
   20a54:	mov	r8, r0
   20a58:	mov	r0, r6
   20a5c:	bl	265d8 <__read_chk@plt+0x20154>
   20a60:	cmp	r0, #0
   20a64:	beq	20998 <__read_chk@plt+0x1a514>
   20a68:	mov	r0, r6
   20a6c:	bl	26838 <__read_chk@plt+0x203b4>
   20a70:	mov	r9, r0
   20a74:	mov	r0, r6
   20a78:	bl	265d8 <__read_chk@plt+0x20154>
   20a7c:	mov	r1, r9
   20a80:	mov	r2, r0
   20a84:	add	r0, r5, #104	; 0x68
   20a88:	bl	32324 <__read_chk@plt+0x2bea0>
   20a8c:	b	20998 <__read_chk@plt+0x1a514>
   20a90:	mov	r1, #4
   20a94:	mov	r0, #1
   20a98:	bl	4935c <__read_chk@plt+0x42ed8>
   20a9c:	ldr	r1, [pc, #316]	; 20be0 <__read_chk@plt+0x1a75c>
   20aa0:	add	r4, sp, #68	; 0x44
   20aa4:	mov	r2, r8
   20aa8:	add	r1, pc, r1
   20aac:	str	r0, [r5, #304]	; 0x130
   20ab0:	ldr	r0, [r5, #4]
   20ab4:	bl	37f7c <__read_chk@plt+0x31af8>
   20ab8:	mov	r0, r4
   20abc:	bl	25f94 <__read_chk@plt+0x1fb10>
   20ac0:	mov	r0, r4
   20ac4:	mov	r1, #1
   20ac8:	bl	32050 <__read_chk@plt+0x2bbcc>
   20acc:	mov	r1, #4
   20ad0:	mov	r0, r4
   20ad4:	bl	32050 <__read_chk@plt+0x2bbcc>
   20ad8:	mov	r0, r4
   20adc:	bl	26838 <__read_chk@plt+0x203b4>
   20ae0:	mov	r6, r0
   20ae4:	mov	r0, r4
   20ae8:	bl	265d8 <__read_chk@plt+0x20154>
   20aec:	mov	r1, r6
   20af0:	mov	r2, r0
   20af4:	add	r0, r5, #104	; 0x68
   20af8:	bl	32324 <__read_chk@plt+0x2bea0>
   20afc:	mov	r0, r4
   20b00:	bl	25fe8 <__read_chk@plt+0x1fb64>
   20b04:	ldr	r1, [pc, #216]	; 20be4 <__read_chk@plt+0x1a760>
   20b08:	ldr	r0, [pc, #216]	; 20be8 <__read_chk@plt+0x1a764>
   20b0c:	add	r1, pc, r1
   20b10:	ldr	r2, [r5, #4]
   20b14:	add	r0, pc, r0
   20b18:	add	r1, r1, #36	; 0x24
   20b1c:	bl	402b0 <__read_chk@plt+0x39e2c>
   20b20:	mov	r0, r8
   20b24:	b	209ac <__read_chk@plt+0x1a528>
   20b28:	add	r0, sp, #20
   20b2c:	mov	r1, r4
   20b30:	bl	31e78 <__read_chk@plt+0x2b9f4>
   20b34:	cmp	r0, #0
   20b38:	bne	2097c <__read_chk@plt+0x1a4f8>
   20b3c:	ldr	r2, [sp, #16]
   20b40:	cmp	r2, #1
   20b44:	beq	20bb4 <__read_chk@plt+0x1a730>
   20b48:	ldr	r1, [pc, #156]	; 20bec <__read_chk@plt+0x1a768>
   20b4c:	add	r1, pc, r1
   20b50:	b	20b60 <__read_chk@plt+0x1a6dc>
   20b54:	ldr	r3, [r1, #8]!
   20b58:	cmp	r3, r2
   20b5c:	beq	20a40 <__read_chk@plt+0x1a5bc>
   20b60:	ldr	r8, [r1, #12]
   20b64:	cmp	r8, #0
   20b68:	bne	20b54 <__read_chk@plt+0x1a6d0>
   20b6c:	ldr	r1, [pc, #124]	; 20bf0 <__read_chk@plt+0x1a76c>
   20b70:	ldr	r0, [pc, #124]	; 20bf4 <__read_chk@plt+0x1a770>
   20b74:	add	r1, pc, r1
   20b78:	add	r0, pc, r0
   20b7c:	add	r1, r1, #36	; 0x24
   20b80:	bl	4005c <__read_chk@plt+0x39bd8>
   20b84:	mov	r0, r6
   20b88:	mov	r1, #-2147483645	; 0x80000003
   20b8c:	bl	32050 <__read_chk@plt+0x2bbcc>
   20b90:	mov	r0, r6
   20b94:	ldr	r1, [sp, #20]
   20b98:	bl	32050 <__read_chk@plt+0x2bbcc>
   20b9c:	ldr	r1, [pc, #84]	; 20bf8 <__read_chk@plt+0x1a774>
   20ba0:	mov	r0, r6
   20ba4:	add	r1, pc, r1
   20ba8:	bl	3235c <__read_chk@plt+0x2bed8>
   20bac:	b	20a58 <__read_chk@plt+0x1a5d4>
   20bb0:	bl	5d64 <__stack_chk_fail@plt>
   20bb4:	ldr	r8, [pc, #64]	; 20bfc <__read_chk@plt+0x1a778>
   20bb8:	add	r8, pc, r8
   20bbc:	b	20a40 <__read_chk@plt+0x1a5bc>
   20bc0:	strdeq	pc, [r9], -r4
   20bc4:	andeq	r0, r0, r8, asr #11
   20bc8:	muleq	r6, r0, r2
   20bcc:	andeq	r5, r6, r0, lsr r6
   20bd0:	andeq	r5, r6, ip, lsr r2
   20bd4:	ldrdeq	r5, [r6], -ip
   20bd8:	ldrdeq	r5, [r6], -r8
   20bdc:			; <UNDEFINED> instruction: 0x000003b8
   20be0:	strdeq	r1, [r0], -r4
   20be4:	andeq	r5, r6, ip, lsl #2
   20be8:	andeq	r5, r6, ip, lsl #9
   20bec:	andeq	lr, r9, r4, lsr #27
   20bf0:	andeq	r5, r6, r4, lsr #1
   20bf4:			; <UNDEFINED> instruction: 0x000654bc
   20bf8:			; <UNDEFINED> instruction: 0x000654b4
   20bfc:	andeq	r0, r0, ip, lsr r2
   20c00:	ldr	r3, [pc, #440]	; 20dc0 <__read_chk@plt+0x1a93c>
   20c04:	ldr	ip, [pc, #440]	; 20dc4 <__read_chk@plt+0x1a940>
   20c08:	add	r3, pc, r3
   20c0c:	push	{r4, r5, r6, r7, r8, r9, lr}
   20c10:	subs	r8, r2, #0
   20c14:	ldr	r7, [r3, ip]
   20c18:	sub	sp, sp, #52	; 0x34
   20c1c:	mov	r4, r1
   20c20:	mov	r9, r0
   20c24:	ldr	r3, [r7]
   20c28:	str	r3, [sp, #44]	; 0x2c
   20c2c:	beq	20da8 <__read_chk@plt+0x1a924>
   20c30:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   20c34:	subs	r6, r0, #0
   20c38:	beq	20d8c <__read_chk@plt+0x1a908>
   20c3c:	ldr	r0, [r6, #40]	; 0x28
   20c40:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   20c44:	subs	r5, r0, #0
   20c48:	beq	20d6c <__read_chk@plt+0x1a8e8>
   20c4c:	cmp	r4, #0
   20c50:	beq	20d00 <__read_chk@plt+0x1a87c>
   20c54:	ldr	r1, [pc, #364]	; 20dc8 <__read_chk@plt+0x1a944>
   20c58:	add	r4, sp, #4
   20c5c:	ldr	r0, [pc, #360]	; 20dcc <__read_chk@plt+0x1a948>
   20c60:	add	r1, pc, r1
   20c64:	add	r1, r1, #56	; 0x38
   20c68:	add	r0, pc, r0
   20c6c:	bl	402b0 <__read_chk@plt+0x39e2c>
   20c70:	mov	r0, r4
   20c74:	bl	25f94 <__read_chk@plt+0x1fb10>
   20c78:	mov	r0, r4
   20c7c:	mov	r1, #-2147483642	; 0x80000006
   20c80:	bl	32050 <__read_chk@plt+0x2bbcc>
   20c84:	mov	r0, r4
   20c88:	ldr	r1, [r8]
   20c8c:	bl	32050 <__read_chk@plt+0x2bbcc>
   20c90:	mov	r0, r4
   20c94:	ldr	r1, [r6, #4]
   20c98:	bl	32050 <__read_chk@plt+0x2bbcc>
   20c9c:	mov	r0, r4
   20ca0:	bl	26838 <__read_chk@plt+0x203b4>
   20ca4:	mov	r9, r0
   20ca8:	mov	r0, r4
   20cac:	bl	265d8 <__read_chk@plt+0x20154>
   20cb0:	mov	r1, r9
   20cb4:	mov	r2, r0
   20cb8:	add	r0, r5, #104	; 0x68
   20cbc:	bl	32324 <__read_chk@plt+0x2bea0>
   20cc0:	mov	r0, r4
   20cc4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   20cc8:	ldr	r2, [r5, #308]	; 0x134
   20ccc:	cmp	r2, #0
   20cd0:	ble	20d50 <__read_chk@plt+0x1a8cc>
   20cd4:	ldr	r1, [sp, #44]	; 0x2c
   20cd8:	mov	r3, #0
   20cdc:	ldr	r2, [r7]
   20ce0:	str	r3, [r5, #308]	; 0x134
   20ce4:	cmp	r1, r2
   20ce8:	str	r3, [r6, #244]	; 0xf4
   20cec:	bne	20d68 <__read_chk@plt+0x1a8e4>
   20cf0:	mov	r0, r8
   20cf4:	add	sp, sp, #52	; 0x34
   20cf8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   20cfc:	b	55a8 <free@plt>
   20d00:	ldr	r1, [pc, #200]	; 20dd0 <__read_chk@plt+0x1a94c>
   20d04:	add	r4, sp, #4
   20d08:	ldr	r0, [pc, #196]	; 20dd4 <__read_chk@plt+0x1a950>
   20d0c:	add	r1, pc, r1
   20d10:	add	r1, r1, #56	; 0x38
   20d14:	add	r0, pc, r0
   20d18:	bl	402b0 <__read_chk@plt+0x39e2c>
   20d1c:	mov	r0, r4
   20d20:	bl	25f94 <__read_chk@plt+0x1fb10>
   20d24:	mov	r0, r4
   20d28:	mov	r1, #-2147483645	; 0x80000003
   20d2c:	bl	32050 <__read_chk@plt+0x2bbcc>
   20d30:	mov	r0, r4
   20d34:	ldr	r1, [r8]
   20d38:	bl	32050 <__read_chk@plt+0x2bbcc>
   20d3c:	ldr	r1, [pc, #148]	; 20dd8 <__read_chk@plt+0x1a954>
   20d40:	mov	r0, r4
   20d44:	add	r1, pc, r1
   20d48:	bl	3235c <__read_chk@plt+0x2bed8>
   20d4c:	b	20c9c <__read_chk@plt+0x1a818>
   20d50:	ldr	r1, [pc, #132]	; 20ddc <__read_chk@plt+0x1a958>
   20d54:	ldr	r0, [pc, #132]	; 20de0 <__read_chk@plt+0x1a95c>
   20d58:	add	r1, pc, r1
   20d5c:	add	r0, pc, r0
   20d60:	add	r1, r1, #56	; 0x38
   20d64:	bl	3dae8 <__read_chk@plt+0x37664>
   20d68:	bl	5d64 <__stack_chk_fail@plt>
   20d6c:	ldr	r1, [pc, #112]	; 20de4 <__read_chk@plt+0x1a960>
   20d70:	mov	r2, r9
   20d74:	ldr	r0, [pc, #108]	; 20de8 <__read_chk@plt+0x1a964>
   20d78:	add	r1, pc, r1
   20d7c:	ldr	r3, [r6, #40]	; 0x28
   20d80:	add	r1, r1, #56	; 0x38
   20d84:	add	r0, pc, r0
   20d88:	bl	3dae8 <__read_chk@plt+0x37664>
   20d8c:	ldr	r1, [pc, #88]	; 20dec <__read_chk@plt+0x1a968>
   20d90:	mov	r2, r9
   20d94:	ldr	r0, [pc, #84]	; 20df0 <__read_chk@plt+0x1a96c>
   20d98:	add	r1, pc, r1
   20d9c:	add	r0, pc, r0
   20da0:	add	r1, r1, #56	; 0x38
   20da4:	bl	3dae8 <__read_chk@plt+0x37664>
   20da8:	ldr	r1, [pc, #68]	; 20df4 <__read_chk@plt+0x1a970>
   20dac:	ldr	r0, [pc, #68]	; 20df8 <__read_chk@plt+0x1a974>
   20db0:	add	r1, pc, r1
   20db4:	add	r0, pc, r0
   20db8:	add	r1, r1, #56	; 0x38
   20dbc:	bl	3dae8 <__read_chk@plt+0x37664>
   20dc0:	strdeq	pc, [r9], -r4
   20dc4:	andeq	r0, r0, r8, asr #11
   20dc8:			; <UNDEFINED> instruction: 0x00064fb8
   20dcc:	muleq	r6, r8, r4
   20dd0:	andeq	r4, r6, ip, lsl #30
   20dd4:			; <UNDEFINED> instruction: 0x000653b0
   20dd8:	muleq	r6, ip, r3
   20ddc:	andeq	r4, r6, r0, asr #29
   20de0:	andeq	r5, r6, r0, asr #7
   20de4:	andeq	r4, r6, r0, lsr #29
   20de8:	andeq	r5, r6, r8, lsl r3
   20dec:	andeq	r4, r6, r0, lsl #29
   20df0:	andeq	r5, r6, r4, ror #5
   20df4:	andeq	r4, r6, r8, ror #28
   20df8:			; <UNDEFINED> instruction: 0x000652b8
   20dfc:	ldr	r3, [pc, #392]	; 20f8c <__read_chk@plt+0x1ab08>
   20e00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20e04:	mov	r4, r1
   20e08:	ldr	r1, [pc, #384]	; 20f90 <__read_chk@plt+0x1ab0c>
   20e0c:	add	r3, pc, r3
   20e10:	ldr	r8, [r4, #304]	; 0x130
   20e14:	sub	sp, sp, #8
   20e18:	mov	r5, r2
   20e1c:	ldr	r9, [r3, r1]
   20e20:	cmp	r8, #0
   20e24:	ldr	r3, [r9]
   20e28:	str	r3, [sp, #4]
   20e2c:	beq	20f70 <__read_chk@plt+0x1aaec>
   20e30:	ldr	r3, [r8]
   20e34:	cmp	r3, #0
   20e38:	bne	20f4c <__read_chk@plt+0x1aac8>
   20e3c:	mov	r0, sp
   20e40:	mov	r1, r2
   20e44:	bl	31e78 <__read_chk@plt+0x2b9f4>
   20e48:	subs	sl, r0, #0
   20e4c:	bne	20f10 <__read_chk@plt+0x1aa8c>
   20e50:	ldr	r3, [sp]
   20e54:	cmp	r3, #4
   20e58:	bne	20f30 <__read_chk@plt+0x1aaac>
   20e5c:	ldr	r1, [pc, #304]	; 20f94 <__read_chk@plt+0x1ab10>
   20e60:	ldr	r0, [pc, #304]	; 20f98 <__read_chk@plt+0x1ab14>
   20e64:	add	r1, pc, r1
   20e68:	ldr	r7, [pc, #300]	; 20f9c <__read_chk@plt+0x1ab18>
   20e6c:	ldr	r2, [r4, #4]
   20e70:	add	r1, r1, #76	; 0x4c
   20e74:	add	r0, pc, r0
   20e78:	add	r7, pc, r7
   20e7c:	bl	40248 <__read_chk@plt+0x39dc4>
   20e80:	b	20ecc <__read_chk@plt+0x1aa48>
   20e84:	mov	r1, #0
   20e88:	mov	r0, r5
   20e8c:	bl	320c0 <__read_chk@plt+0x2bc3c>
   20e90:	mov	r1, #0
   20e94:	mov	r4, r0
   20e98:	mov	r0, r5
   20e9c:	bl	320c0 <__read_chk@plt+0x2bc3c>
   20ea0:	cmp	r4, #0
   20ea4:	cmpne	r0, #0
   20ea8:	mov	r6, r0
   20eac:	beq	20f00 <__read_chk@plt+0x1aa7c>
   20eb0:	mov	r0, r7
   20eb4:	mov	r1, r4
   20eb8:	bl	40248 <__read_chk@plt+0x39dc4>
   20ebc:	mov	r0, r4
   20ec0:	bl	55a8 <free@plt>
   20ec4:	mov	r0, r6
   20ec8:	bl	55a8 <free@plt>
   20ecc:	mov	r0, r5
   20ed0:	bl	265d8 <__read_chk@plt+0x20154>
   20ed4:	cmp	r0, #0
   20ed8:	bne	20e84 <__read_chk@plt+0x1aa00>
   20edc:	mov	r3, #1
   20ee0:	str	r3, [r8]
   20ee4:	ldr	r2, [sp, #4]
   20ee8:	mov	r0, sl
   20eec:	ldr	r3, [r9]
   20ef0:	cmp	r2, r3
   20ef4:	bne	20f6c <__read_chk@plt+0x1aae8>
   20ef8:	add	sp, sp, #8
   20efc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20f00:	mov	r0, r4
   20f04:	bl	55a8 <free@plt>
   20f08:	mov	r0, r6
   20f0c:	bl	55a8 <free@plt>
   20f10:	ldr	r1, [pc, #136]	; 20fa0 <__read_chk@plt+0x1ab1c>
   20f14:	mvn	sl, #0
   20f18:	ldr	r0, [pc, #132]	; 20fa4 <__read_chk@plt+0x1ab20>
   20f1c:	add	r1, pc, r1
   20f20:	add	r0, pc, r0
   20f24:	add	r1, r1, #76	; 0x4c
   20f28:	bl	4005c <__read_chk@plt+0x39bd8>
   20f2c:	b	20ee4 <__read_chk@plt+0x1aa60>
   20f30:	ldr	r0, [pc, #112]	; 20fa8 <__read_chk@plt+0x1ab24>
   20f34:	mov	r1, r3
   20f38:	mov	r2, #4
   20f3c:	mvn	sl, #0
   20f40:	add	r0, pc, r0
   20f44:	bl	4005c <__read_chk@plt+0x39bd8>
   20f48:	b	20ee4 <__read_chk@plt+0x1aa60>
   20f4c:	ldr	r1, [pc, #88]	; 20fac <__read_chk@plt+0x1ab28>
   20f50:	mvn	sl, #0
   20f54:	ldr	r0, [pc, #84]	; 20fb0 <__read_chk@plt+0x1ab2c>
   20f58:	add	r1, pc, r1
   20f5c:	add	r0, pc, r0
   20f60:	add	r1, r1, #76	; 0x4c
   20f64:	bl	4005c <__read_chk@plt+0x39bd8>
   20f68:	b	20ee4 <__read_chk@plt+0x1aa60>
   20f6c:	bl	5d64 <__stack_chk_fail@plt>
   20f70:	ldr	r1, [pc, #60]	; 20fb4 <__read_chk@plt+0x1ab30>
   20f74:	ldr	r0, [pc, #60]	; 20fb8 <__read_chk@plt+0x1ab34>
   20f78:	add	r1, pc, r1
   20f7c:	ldr	r2, [r4, #4]
   20f80:	add	r1, r1, #76	; 0x4c
   20f84:	add	r0, pc, r0
   20f88:	bl	3dae8 <__read_chk@plt+0x37664>
   20f8c:	strdeq	pc, [r9], -r0
   20f90:	andeq	r0, r0, r8, asr #11
   20f94:			; <UNDEFINED> instruction: 0x00064db4
   20f98:	andeq	r5, r6, r8, lsr r3
   20f9c:	andeq	r5, r6, r4, asr r3
   20fa0:	strdeq	r4, [r6], -ip
   20fa4:	muleq	r6, ip, r0
   20fa8:	andeq	r5, r6, r0, lsr r2
   20fac:	andeq	r4, r6, r0, asr #25
   20fb0:	strdeq	r5, [r6], -r8
   20fb4:	andeq	r4, r6, r0, lsr #25
   20fb8:	andeq	r5, r6, ip, lsr #3
   20fbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fc0:	mov	r6, r2
   20fc4:	ldr	r7, [pc, #812]	; 212f8 <__read_chk@plt+0x1ae74>
   20fc8:	sub	sp, sp, #28
   20fcc:	ldr	r2, [pc, #808]	; 212fc <__read_chk@plt+0x1ae78>
   20fd0:	mov	sl, r3
   20fd4:	add	r7, pc, r7
   20fd8:	str	r0, [sp, #12]
   20fdc:	mov	r4, r1
   20fe0:	mov	r0, r6
   20fe4:	ldr	r2, [r7, r2]
   20fe8:	mov	r1, #0
   20fec:	ldr	r3, [r2]
   20ff0:	str	r2, [sp, #8]
   20ff4:	str	r3, [sp, #20]
   20ff8:	bl	320c0 <__read_chk@plt+0x2bc3c>
   20ffc:	subs	r5, r0, #0
   21000:	beq	211e4 <__read_chk@plt+0x1ad60>
   21004:	mov	r0, r6
   21008:	mov	r1, #0
   2100c:	bl	320c0 <__read_chk@plt+0x2bc3c>
   21010:	subs	r9, r0, #0
   21014:	beq	211e4 <__read_chk@plt+0x1ad60>
   21018:	mov	r1, r6
   2101c:	add	r0, sp, #16
   21020:	bl	31e78 <__read_chk@plt+0x2b9f4>
   21024:	subs	fp, r0, #0
   21028:	bne	211e8 <__read_chk@plt+0x1ad64>
   2102c:	ldr	r8, [pc, #716]	; 21300 <__read_chk@plt+0x1ae7c>
   21030:	mov	r0, r5
   21034:	bl	55a8 <free@plt>
   21038:	ldr	ip, [sp, #16]
   2103c:	add	r8, pc, r8
   21040:	ldr	r0, [pc, #700]	; 21304 <__read_chk@plt+0x1ae80>
   21044:	add	r8, r8, #104	; 0x68
   21048:	ldr	r2, [r4, #4]
   2104c:	mov	r3, r9
   21050:	add	r0, pc, r0
   21054:	mov	r1, r8
   21058:	str	ip, [sp]
   2105c:	bl	40248 <__read_chk@plt+0x39dc4>
   21060:	ldr	r0, [r4, #36]	; 0x24
   21064:	bl	4efb8 <__read_chk@plt+0x48b34>
   21068:	cmn	r0, #1
   2106c:	mov	r5, r0
   21070:	beq	21288 <__read_chk@plt+0x1ae04>
   21074:	ldr	r0, [r4, #36]	; 0x24
   21078:	bl	4efb8 <__read_chk@plt+0x48b34>
   2107c:	cmn	r0, #1
   21080:	mov	r6, r0
   21084:	beq	212d4 <__read_chk@plt+0x1ae50>
   21088:	ldr	r0, [pc, #632]	; 21308 <__read_chk@plt+0x1ae84>
   2108c:	mov	r3, r6
   21090:	mov	r1, r8
   21094:	mov	r2, r5
   21098:	add	r0, pc, r0
   2109c:	bl	402b0 <__read_chk@plt+0x39e2c>
   210a0:	ldr	r3, [r4, #8]
   210a4:	cmn	r3, #1
   210a8:	beq	2111c <__read_chk@plt+0x1ac98>
   210ac:	ldr	r0, [pc, #600]	; 2130c <__read_chk@plt+0x1ae88>
   210b0:	mov	r1, r8
   210b4:	add	r0, pc, r0
   210b8:	bl	40248 <__read_chk@plt+0x39dc4>
   210bc:	mov	r0, sl
   210c0:	mov	r1, #-2147483645	; 0x80000003
   210c4:	bl	32050 <__read_chk@plt+0x2bbcc>
   210c8:	mov	r0, sl
   210cc:	ldr	r1, [sp, #12]
   210d0:	bl	32050 <__read_chk@plt+0x2bbcc>
   210d4:	ldr	r1, [pc, #564]	; 21310 <__read_chk@plt+0x1ae8c>
   210d8:	mov	r0, sl
   210dc:	add	r1, pc, r1
   210e0:	bl	3235c <__read_chk@plt+0x2bed8>
   210e4:	mov	r0, r5
   210e8:	bl	5a1c <close@plt>
   210ec:	mov	r0, r6
   210f0:	bl	5a1c <close@plt>
   210f4:	mov	r0, r9
   210f8:	bl	55a8 <free@plt>
   210fc:	ldr	r1, [sp, #8]
   21100:	mov	r0, fp
   21104:	ldr	r2, [sp, #20]
   21108:	ldr	r3, [r1]
   2110c:	cmp	r2, r3
   21110:	bne	212f4 <__read_chk@plt+0x1ae70>
   21114:	add	sp, sp, #28
   21118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2111c:	ldr	r3, [pc, #496]	; 21314 <__read_chk@plt+0x1ae90>
   21120:	ldr	r3, [r7, r3]
   21124:	ldr	r3, [r3, #3996]	; 0xf9c
   21128:	sub	r3, r3, #3
   2112c:	cmp	r3, #1
   21130:	bls	21218 <__read_chk@plt+0x1ad94>
   21134:	mov	r0, r5
   21138:	bl	5dd0 <isatty@plt>
   2113c:	cmp	r0, #0
   21140:	beq	2127c <__read_chk@plt+0x1adf8>
   21144:	mov	r0, r6
   21148:	bl	5dd0 <isatty@plt>
   2114c:	cmp	r0, #0
   21150:	beq	21270 <__read_chk@plt+0x1adec>
   21154:	mov	r2, r5
   21158:	mov	r3, r6
   2115c:	ldrh	r1, [sp, #16]
   21160:	mov	r0, r9
   21164:	bl	38108 <__read_chk@plt+0x31c84>
   21168:	ldr	r2, [r4, #4]
   2116c:	ldr	r1, [pc, #420]	; 21318 <__read_chk@plt+0x1ae94>
   21170:	add	r1, pc, r1
   21174:	add	r1, r1, #104	; 0x68
   21178:	ldr	r3, [r0, #4]
   2117c:	mov	r5, r0
   21180:	str	r2, [r0, #40]	; 0x28
   21184:	ldr	r0, [pc, #400]	; 2131c <__read_chk@plt+0x1ae98>
   21188:	str	r3, [r4, #8]
   2118c:	add	r0, pc, r0
   21190:	ldr	r3, [r5, #40]	; 0x28
   21194:	ldr	r2, [r5, #4]
   21198:	bl	40248 <__read_chk@plt+0x39dc4>
   2119c:	ldr	r1, [pc, #380]	; 21320 <__read_chk@plt+0x1ae9c>
   211a0:	mov	r2, #1
   211a4:	ldr	r0, [r5, #4]
   211a8:	add	r1, pc, r1
   211ac:	bl	37f7c <__read_chk@plt+0x31af8>
   211b0:	mov	r1, #4
   211b4:	mov	r0, #1
   211b8:	bl	4935c <__read_chk@plt+0x42ed8>
   211bc:	ldr	r1, [sp, #12]
   211c0:	str	r1, [r0]
   211c4:	mov	r2, r0
   211c8:	ldr	r1, [pc, #340]	; 21324 <__read_chk@plt+0x1aea0>
   211cc:	ldr	r0, [r5, #4]
   211d0:	add	r1, pc, r1
   211d4:	bl	37f40 <__read_chk@plt+0x31abc>
   211d8:	mov	r3, #1
   211dc:	str	r3, [r4, #308]	; 0x134
   211e0:	b	210fc <__read_chk@plt+0x1ac78>
   211e4:	mov	r9, #0
   211e8:	mov	r0, r5
   211ec:	mvn	fp, #0
   211f0:	bl	55a8 <free@plt>
   211f4:	mov	r0, r9
   211f8:	bl	55a8 <free@plt>
   211fc:	ldr	r1, [pc, #292]	; 21328 <__read_chk@plt+0x1aea4>
   21200:	ldr	r0, [pc, #292]	; 2132c <__read_chk@plt+0x1aea8>
   21204:	add	r1, pc, r1
   21208:	add	r0, pc, r0
   2120c:	add	r1, r1, #104	; 0x68
   21210:	bl	4005c <__read_chk@plt+0x39bd8>
   21214:	b	210fc <__read_chk@plt+0x1ac78>
   21218:	ldr	r0, [pc, #272]	; 21330 <__read_chk@plt+0x1aeac>
   2121c:	mov	r1, r9
   21220:	ldr	r2, [sp, #16]
   21224:	add	r0, pc, r0
   21228:	bl	47790 <__read_chk@plt+0x4130c>
   2122c:	cmp	r0, #0
   21230:	bne	21134 <__read_chk@plt+0x1acb0>
   21234:	ldr	r0, [pc, #248]	; 21334 <__read_chk@plt+0x1aeb0>
   21238:	mov	r1, r8
   2123c:	add	r0, pc, r0
   21240:	bl	40248 <__read_chk@plt+0x39dc4>
   21244:	mov	r0, sl
   21248:	mov	r1, #-2147483646	; 0x80000002
   2124c:	bl	32050 <__read_chk@plt+0x2bbcc>
   21250:	mov	r0, sl
   21254:	ldr	r1, [sp, #12]
   21258:	bl	32050 <__read_chk@plt+0x2bbcc>
   2125c:	ldr	r1, [pc, #212]	; 21338 <__read_chk@plt+0x1aeb4>
   21260:	mov	r0, sl
   21264:	add	r1, pc, r1
   21268:	bl	3235c <__read_chk@plt+0x2bed8>
   2126c:	b	210e4 <__read_chk@plt+0x1ac60>
   21270:	mov	r0, r6
   21274:	bl	4c340 <__read_chk@plt+0x45ebc>
   21278:	b	21154 <__read_chk@plt+0x1acd0>
   2127c:	mov	r0, r5
   21280:	bl	4c340 <__read_chk@plt+0x45ebc>
   21284:	b	21144 <__read_chk@plt+0x1acc0>
   21288:	ldr	r0, [pc, #172]	; 2133c <__read_chk@plt+0x1aeb8>
   2128c:	mov	r1, r8
   21290:	mov	r2, fp
   21294:	add	r0, pc, r0
   21298:	bl	4005c <__read_chk@plt+0x39bd8>
   2129c:	mov	r0, r9
   212a0:	mvn	fp, #0
   212a4:	bl	55a8 <free@plt>
   212a8:	mov	r0, sl
   212ac:	mov	r1, #-2147483645	; 0x80000003
   212b0:	bl	32050 <__read_chk@plt+0x2bbcc>
   212b4:	mov	r0, sl
   212b8:	ldr	r1, [sp, #12]
   212bc:	bl	32050 <__read_chk@plt+0x2bbcc>
   212c0:	ldr	r1, [pc, #120]	; 21340 <__read_chk@plt+0x1aebc>
   212c4:	mov	r0, sl
   212c8:	add	r1, pc, r1
   212cc:	bl	3235c <__read_chk@plt+0x2bed8>
   212d0:	b	210fc <__read_chk@plt+0x1ac78>
   212d4:	ldr	r0, [pc, #104]	; 21344 <__read_chk@plt+0x1aec0>
   212d8:	mov	r1, r8
   212dc:	mov	r2, #1
   212e0:	add	r0, pc, r0
   212e4:	bl	4005c <__read_chk@plt+0x39bd8>
   212e8:	mov	r0, r5
   212ec:	bl	5a1c <close@plt>
   212f0:	b	2129c <__read_chk@plt+0x1ae18>
   212f4:	bl	5d64 <__stack_chk_fail@plt>
   212f8:	andeq	pc, r9, r8, lsr #18
   212fc:	andeq	r0, r0, r8, asr #11
   21300:	ldrdeq	r4, [r6], -ip
   21304:	andeq	r5, r6, r0, lsr #3
   21308:	andeq	r5, r6, r4, lsl #3
   2130c:	andeq	r5, r6, ip, lsr #3
   21310:	andeq	r5, r6, r0, lsr #3
   21314:	andeq	r0, r0, r4, ror r6
   21318:	andeq	r4, r6, r8, lsr #21
   2131c:	andeq	r5, r6, r0, ror #2
   21320:	andeq	r1, r0, r0, asr #30
   21324:			; <UNDEFINED> instruction: 0xfffffa28
   21328:	andeq	r4, r6, r4, lsl sl
   2132c:			; <UNDEFINED> instruction: 0x00064db4
   21330:	andeq	r5, r6, r8, ror r0
   21334:	andeq	r5, r6, ip, ror r0
   21338:	andeq	r5, r6, r4, ror r0
   2133c:	andeq	r5, r6, ip, lsl #1
   21340:	andeq	r4, r6, r4, ror pc
   21344:	andeq	r5, r6, r0, asr #32
   21348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2134c:	mov	r6, r2
   21350:	ldr	r4, [pc, #724]	; 2162c <__read_chk@plt+0x1b1a8>
   21354:	sub	sp, sp, #60	; 0x3c
   21358:	ldr	r2, [pc, #720]	; 21630 <__read_chk@plt+0x1b1ac>
   2135c:	mov	r3, #0
   21360:	add	r4, pc, r4
   21364:	mov	sl, r0
   21368:	ldr	r0, [r6]
   2136c:	ldr	r9, [r4, r2]
   21370:	str	r3, [sp, #8]
   21374:	ldr	r3, [r9]
   21378:	str	r3, [sp, #52]	; 0x34
   2137c:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   21380:	subs	r7, r0, #0
   21384:	beq	215c4 <__read_chk@plt+0x1b140>
   21388:	add	r5, sp, #12
   2138c:	mov	r0, r5
   21390:	bl	25f94 <__read_chk@plt+0x1fb10>
   21394:	ldr	r3, [pc, #664]	; 21634 <__read_chk@plt+0x1b1b0>
   21398:	ldr	r8, [r6, #8]
   2139c:	ldr	r3, [r4, r3]
   213a0:	ldr	r2, [r3, #2908]	; 0xb5c
   213a4:	cmp	r8, r2
   213a8:	bge	21540 <__read_chk@plt+0x1b0bc>
   213ac:	ldr	fp, [r3, #2912]	; 0xb60
   213b0:	add	r4, fp, r8, lsl #5
   213b4:	ldr	r1, [r4, #20]
   213b8:	cmp	r1, #0
   213bc:	beq	21534 <__read_chk@plt+0x1b0b0>
   213c0:	ldr	r2, [pc, #624]	; 21638 <__read_chk@plt+0x1b1b4>
   213c4:	cmp	sl, #81	; 0x51
   213c8:	add	r2, pc, r2
   213cc:	ldrne	r2, [pc, #616]	; 2163c <__read_chk@plt+0x1b1b8>
   213d0:	addne	r2, pc, r2
   213d4:	cmp	r1, #0
   213d8:	ldr	r3, [r4, #4]
   213dc:	ldr	r0, [pc, #604]	; 21640 <__read_chk@plt+0x1b1bc>
   213e0:	ldreq	r1, [r4, #12]
   213e4:	add	r0, pc, r0
   213e8:	str	r1, [sp]
   213ec:	ldr	r1, [pc, #592]	; 21644 <__read_chk@plt+0x1b1c0>
   213f0:	ldr	ip, [r4, #16]
   213f4:	add	r1, pc, r1
   213f8:	add	r1, r1, #128	; 0x80
   213fc:	str	ip, [sp, #4]
   21400:	bl	401e0 <__read_chk@plt+0x39d5c>
   21404:	cmp	sl, #81	; 0x51
   21408:	ldr	r3, [r4, #4]
   2140c:	beq	21558 <__read_chk@plt+0x1b0d4>
   21410:	cmp	r3, #0
   21414:	beq	215b4 <__read_chk@plt+0x1b130>
   21418:	ldr	r2, [r4, #8]
   2141c:	add	r0, sp, #8
   21420:	cmp	r2, #0
   21424:	beq	215fc <__read_chk@plt+0x1b178>
   21428:	ldr	r1, [pc, #536]	; 21648 <__read_chk@plt+0x1b1c4>
   2142c:	add	r1, pc, r1
   21430:	bl	49430 <__read_chk@plt+0x42fac>
   21434:	ldr	r3, [r4, #20]
   21438:	ldr	ip, [r4, #16]
   2143c:	ldr	r1, [pc, #520]	; 2164c <__read_chk@plt+0x1b1c8>
   21440:	cmp	r3, #0
   21444:	ldr	r0, [pc, #516]	; 21650 <__read_chk@plt+0x1b1cc>
   21448:	add	r1, pc, r1
   2144c:	ldr	r2, [r4, #4]
   21450:	ldreq	r3, [r4, #12]
   21454:	add	r1, r1, #128	; 0x80
   21458:	str	ip, [sp]
   2145c:	add	r0, pc, r0
   21460:	bl	40248 <__read_chk@plt+0x39dc4>
   21464:	ldr	r0, [fp, r8, lsl #5]
   21468:	bl	55a8 <free@plt>
   2146c:	ldr	r0, [r4, #8]
   21470:	bl	55a8 <free@plt>
   21474:	ldr	r0, [r4, #12]
   21478:	bl	55a8 <free@plt>
   2147c:	ldr	r0, [r4, #20]
   21480:	bl	55a8 <free@plt>
   21484:	mov	r0, r4
   21488:	mov	r1, #0
   2148c:	mov	r2, #32
   21490:	bl	5944 <memset@plt>
   21494:	ldr	r1, [pc, #440]	; 21654 <__read_chk@plt+0x1b1d0>
   21498:	ldr	r0, [pc, #440]	; 21658 <__read_chk@plt+0x1b1d4>
   2149c:	add	r1, pc, r1
   214a0:	ldr	r2, [sp, #8]
   214a4:	add	r0, pc, r0
   214a8:	add	r1, r1, #128	; 0x80
   214ac:	bl	4005c <__read_chk@plt+0x39bd8>
   214b0:	mov	r0, r5
   214b4:	mov	r1, #-2147483645	; 0x80000003
   214b8:	bl	32050 <__read_chk@plt+0x2bbcc>
   214bc:	mov	r0, r5
   214c0:	ldr	r1, [r6, #4]
   214c4:	bl	32050 <__read_chk@plt+0x2bbcc>
   214c8:	mov	r0, r5
   214cc:	ldr	r1, [sp, #8]
   214d0:	bl	3235c <__read_chk@plt+0x2bed8>
   214d4:	ldr	r0, [sp, #8]
   214d8:	bl	55a8 <free@plt>
   214dc:	mov	r0, r5
   214e0:	bl	26838 <__read_chk@plt+0x203b4>
   214e4:	mov	r4, r0
   214e8:	mov	r0, r5
   214ec:	bl	265d8 <__read_chk@plt+0x20154>
   214f0:	mov	r1, r4
   214f4:	mov	r2, r0
   214f8:	add	r0, r7, #104	; 0x68
   214fc:	bl	32324 <__read_chk@plt+0x2bea0>
   21500:	mov	r0, r5
   21504:	bl	25fe8 <__read_chk@plt+0x1fb64>
   21508:	ldr	r2, [r7, #308]	; 0x134
   2150c:	cmp	r2, #0
   21510:	movgt	r3, #0
   21514:	strgt	r3, [r7, #308]	; 0x134
   21518:	ble	21614 <__read_chk@plt+0x1b190>
   2151c:	ldr	r2, [sp, #52]	; 0x34
   21520:	ldr	r3, [r9]
   21524:	cmp	r2, r3
   21528:	bne	21610 <__read_chk@plt+0x1b18c>
   2152c:	add	sp, sp, #60	; 0x3c
   21530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21534:	ldr	r3, [r4, #12]
   21538:	cmp	r3, #0
   2153c:	bne	213c0 <__read_chk@plt+0x1af3c>
   21540:	ldr	r1, [pc, #276]	; 2165c <__read_chk@plt+0x1b1d8>
   21544:	mov	r2, r8
   21548:	add	r0, sp, #8
   2154c:	add	r1, pc, r1
   21550:	bl	49430 <__read_chk@plt+0x42fac>
   21554:	b	21494 <__read_chk@plt+0x1b010>
   21558:	cmp	r3, #0
   2155c:	bne	215e0 <__read_chk@plt+0x1b15c>
   21560:	bl	46fa8 <__read_chk@plt+0x40b24>
   21564:	ldr	r2, [r4, #12]
   21568:	ldr	r3, [r4, #16]
   2156c:	mov	r1, r0
   21570:	str	r0, [r4, #24]
   21574:	ldr	r0, [pc, #228]	; 21660 <__read_chk@plt+0x1b1dc>
   21578:	add	r0, pc, r0
   2157c:	bl	401e0 <__read_chk@plt+0x39d5c>
   21580:	mov	r0, r5
   21584:	mov	r1, #-2147483641	; 0x80000007
   21588:	bl	32050 <__read_chk@plt+0x2bbcc>
   2158c:	mov	r0, r5
   21590:	ldr	r1, [r6, #4]
   21594:	bl	32050 <__read_chk@plt+0x2bbcc>
   21598:	mov	r0, r5
   2159c:	ldr	r1, [r4, #24]
   215a0:	bl	32050 <__read_chk@plt+0x2bbcc>
   215a4:	ldr	r0, [r4, #28]
   215a8:	ldr	r1, [r4, #24]
   215ac:	bl	3ab14 <__read_chk@plt+0x34690>
   215b0:	b	214dc <__read_chk@plt+0x1b058>
   215b4:	ldr	r0, [r4, #28]
   215b8:	mvn	r1, #0
   215bc:	bl	3ab14 <__read_chk@plt+0x34690>
   215c0:	b	21418 <__read_chk@plt+0x1af94>
   215c4:	ldr	r1, [pc, #152]	; 21664 <__read_chk@plt+0x1b1e0>
   215c8:	ldr	r0, [pc, #152]	; 21668 <__read_chk@plt+0x1b1e4>
   215cc:	add	r1, pc, r1
   215d0:	add	r0, pc, r0
   215d4:	add	r1, r1, #128	; 0x80
   215d8:	bl	4005c <__read_chk@plt+0x39bd8>
   215dc:	b	2151c <__read_chk@plt+0x1b098>
   215e0:	mov	r0, r5
   215e4:	mov	r1, #-2147483647	; 0x80000001
   215e8:	bl	32050 <__read_chk@plt+0x2bbcc>
   215ec:	mov	r0, r5
   215f0:	ldr	r1, [r6, #4]
   215f4:	bl	32050 <__read_chk@plt+0x2bbcc>
   215f8:	b	214dc <__read_chk@plt+0x1b058>
   215fc:	ldr	r1, [pc, #104]	; 2166c <__read_chk@plt+0x1b1e8>
   21600:	ldr	r2, [r4, #4]
   21604:	add	r1, pc, r1
   21608:	bl	49430 <__read_chk@plt+0x42fac>
   2160c:	b	21434 <__read_chk@plt+0x1afb0>
   21610:	bl	5d64 <__stack_chk_fail@plt>
   21614:	ldr	r1, [pc, #84]	; 21670 <__read_chk@plt+0x1b1ec>
   21618:	ldr	r0, [pc, #84]	; 21674 <__read_chk@plt+0x1b1f0>
   2161c:	add	r1, pc, r1
   21620:	add	r0, pc, r0
   21624:	add	r1, r1, #128	; 0x80
   21628:	bl	3dae8 <__read_chk@plt+0x37664>
   2162c:	muleq	r9, ip, r5
   21630:	andeq	r0, r0, r8, asr #11
   21634:	andeq	r0, r0, r4, ror r6
   21638:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   2163c:	andeq	ip, r6, r0, asr #18
   21640:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   21644:	andeq	r4, r6, r4, lsr #16
   21648:	andeq	r4, r6, r8, lsr #31
   2164c:	ldrdeq	r4, [r6], -r0
   21650:	andeq	r4, r6, r0, ror #31
   21654:	andeq	r4, r6, ip, ror r7
   21658:	andeq	r5, r6, r0, asr #15
   2165c:	andeq	r4, r6, r0, lsl lr
   21660:	andeq	r4, r6, r8, lsr #28
   21664:	andeq	r4, r6, ip, asr #12
   21668:	andeq	r4, r6, r8, ror sp
   2166c:	andeq	r4, r6, r4, lsl #28
   21670:	strdeq	r4, [r6], -ip
   21674:	strdeq	r4, [r6], -ip
   21678:	push	{r3, r4, r5, lr}
   2167c:	mov	r5, r0
   21680:	ldr	r2, [r1, #4]
   21684:	mov	r4, r3
   21688:	ldr	r1, [pc, #64]	; 216d0 <__read_chk@plt+0x1b24c>
   2168c:	ldr	r0, [pc, #64]	; 216d4 <__read_chk@plt+0x1b250>
   21690:	add	r1, pc, r1
   21694:	add	r0, pc, r0
   21698:	add	r1, r1, #156	; 0x9c
   2169c:	bl	40248 <__read_chk@plt+0x39dc4>
   216a0:	mov	r0, r4
   216a4:	mov	r1, #-2147483643	; 0x80000005
   216a8:	bl	32050 <__read_chk@plt+0x2bbcc>
   216ac:	mov	r1, r5
   216b0:	mov	r0, r4
   216b4:	bl	32050 <__read_chk@plt+0x2bbcc>
   216b8:	bl	5458 <getpid@plt>
   216bc:	mov	r1, r0
   216c0:	mov	r0, r4
   216c4:	bl	32050 <__read_chk@plt+0x2bbcc>
   216c8:	mov	r0, #0
   216cc:	pop	{r3, r4, r5, pc}
   216d0:	andeq	r4, r6, r8, lsl #11
   216d4:	andeq	r4, r6, r8, ror #27
   216d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   216dc:	subs	r5, r2, #0
   216e0:	ldr	r9, [pc, #808]	; 21a10 <__read_chk@plt+0x1b58c>
   216e4:	sub	sp, sp, #76	; 0x4c
   216e8:	ldr	r3, [pc, #804]	; 21a14 <__read_chk@plt+0x1b590>
   216ec:	mov	r4, r1
   216f0:	add	r9, pc, r9
   216f4:	mov	sl, r0
   216f8:	ldr	r8, [r9, r3]
   216fc:	ldr	r3, [r8]
   21700:	str	r3, [sp, #68]	; 0x44
   21704:	beq	219f8 <__read_chk@plt+0x1b574>
   21708:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   2170c:	subs	r6, r0, #0
   21710:	beq	219dc <__read_chk@plt+0x1b558>
   21714:	ldr	r0, [r6, #40]	; 0x28
   21718:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   2171c:	subs	r7, r0, #0
   21720:	beq	219bc <__read_chk@plt+0x1b538>
   21724:	cmp	r4, #0
   21728:	bne	21828 <__read_chk@plt+0x1b3a4>
   2172c:	ldr	r1, [pc, #740]	; 21a18 <__read_chk@plt+0x1b594>
   21730:	add	r4, sp, #28
   21734:	ldr	r0, [pc, #736]	; 21a1c <__read_chk@plt+0x1b598>
   21738:	add	r1, pc, r1
   2173c:	add	r1, r1, #180	; 0xb4
   21740:	add	r0, pc, r0
   21744:	bl	402b0 <__read_chk@plt+0x39e2c>
   21748:	mov	r0, r4
   2174c:	bl	25f94 <__read_chk@plt+0x1fb10>
   21750:	mov	r0, r4
   21754:	mov	r1, #-2147483645	; 0x80000003
   21758:	bl	32050 <__read_chk@plt+0x2bbcc>
   2175c:	mov	r0, r4
   21760:	ldr	r1, [r5, #124]	; 0x7c
   21764:	bl	32050 <__read_chk@plt+0x2bbcc>
   21768:	ldr	r1, [pc, #688]	; 21a20 <__read_chk@plt+0x1b59c>
   2176c:	mov	r0, r4
   21770:	add	r1, pc, r1
   21774:	bl	3235c <__read_chk@plt+0x2bed8>
   21778:	mov	r0, r4
   2177c:	bl	26838 <__read_chk@plt+0x203b4>
   21780:	mov	r9, r0
   21784:	mov	r0, r4
   21788:	bl	265d8 <__read_chk@plt+0x20154>
   2178c:	mov	r1, r9
   21790:	mov	r2, r0
   21794:	add	r0, r7, #104	; 0x68
   21798:	bl	32324 <__read_chk@plt+0x2bea0>
   2179c:	mov	r0, r4
   217a0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   217a4:	ldr	r2, [r7, #308]	; 0x134
   217a8:	cmp	r2, #0
   217ac:	ble	219a4 <__read_chk@plt+0x1b520>
   217b0:	mov	r3, #0
   217b4:	add	r0, r5, #16
   217b8:	str	r3, [r7, #308]	; 0x134
   217bc:	str	r3, [r6, #244]	; 0xf4
   217c0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   217c4:	ldr	r0, [r5, #56]	; 0x38
   217c8:	bl	55a8 <free@plt>
   217cc:	ldr	r3, [r5, #120]	; 0x78
   217d0:	cmp	r3, #0
   217d4:	beq	21808 <__read_chk@plt+0x1b384>
   217d8:	ldr	r0, [r3]
   217dc:	cmp	r0, #0
   217e0:	beq	21800 <__read_chk@plt+0x1b37c>
   217e4:	mov	r4, #4
   217e8:	bl	55a8 <free@plt>
   217ec:	ldr	r3, [r5, #120]	; 0x78
   217f0:	ldr	r0, [r3, r4]
   217f4:	add	r4, r4, #4
   217f8:	cmp	r0, #0
   217fc:	bne	217e8 <__read_chk@plt+0x1b364>
   21800:	mov	r0, r3
   21804:	bl	55a8 <free@plt>
   21808:	ldr	r2, [sp, #68]	; 0x44
   2180c:	ldr	r3, [r8]
   21810:	cmp	r2, r3
   21814:	bne	219a0 <__read_chk@plt+0x1b51c>
   21818:	mov	r0, r5
   2181c:	add	sp, sp, #76	; 0x4c
   21820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21824:	b	55a8 <free@plt>
   21828:	ldr	r0, [pc, #500]	; 21a24 <__read_chk@plt+0x1b5a0>
   2182c:	add	r0, pc, r0
   21830:	bl	6388 <getenv@plt>
   21834:	ldr	r3, [r5, #8]
   21838:	cmp	r3, #0
   2183c:	mov	fp, r0
   21840:	bne	218e0 <__read_chk@plt+0x1b45c>
   21844:	add	r4, sp, #28
   21848:	ldr	r3, [r5, #12]
   2184c:	cmp	r3, #0
   21850:	beq	21868 <__read_chk@plt+0x1b3e4>
   21854:	ldr	r3, [pc, #460]	; 21a28 <__read_chk@plt+0x1b5a4>
   21858:	ldr	r3, [r9, r3]
   2185c:	ldr	r3, [r3]
   21860:	cmp	r3, #0
   21864:	bne	2196c <__read_chk@plt+0x1b4e8>
   21868:	ldr	r2, [r5, #4]
   2186c:	add	ip, r5, #60	; 0x3c
   21870:	ldr	r3, [r5, #56]	; 0x38
   21874:	add	lr, r5, #16
   21878:	ldr	r1, [r5]
   2187c:	mov	r0, sl
   21880:	str	ip, [sp]
   21884:	ldr	ip, [r6, #24]
   21888:	stmib	sp, {ip, lr}
   2188c:	ldr	ip, [r5, #120]	; 0x78
   21890:	str	ip, [sp, #12]
   21894:	bl	15278 <__read_chk@plt+0xedf4>
   21898:	ldr	r1, [pc, #396]	; 21a2c <__read_chk@plt+0x1b5a8>
   2189c:	ldr	r0, [pc, #396]	; 21a30 <__read_chk@plt+0x1b5ac>
   218a0:	add	r1, pc, r1
   218a4:	add	r1, r1, #180	; 0xb4
   218a8:	add	r0, pc, r0
   218ac:	bl	402b0 <__read_chk@plt+0x39e2c>
   218b0:	mov	r0, r4
   218b4:	bl	25f94 <__read_chk@plt+0x1fb10>
   218b8:	mov	r0, r4
   218bc:	mov	r1, #-2147483642	; 0x80000006
   218c0:	bl	32050 <__read_chk@plt+0x2bbcc>
   218c4:	mov	r0, r4
   218c8:	ldr	r1, [r5, #124]	; 0x7c
   218cc:	bl	32050 <__read_chk@plt+0x2bbcc>
   218d0:	mov	r0, r4
   218d4:	ldr	r1, [r6, #4]
   218d8:	bl	32050 <__read_chk@plt+0x2bbcc>
   218dc:	b	21778 <__read_chk@plt+0x1b2f4>
   218e0:	ldr	r3, [pc, #320]	; 21a28 <__read_chk@plt+0x1b5a4>
   218e4:	ldr	r3, [r9, r3]
   218e8:	ldr	r2, [r3, #4]
   218ec:	cmp	r2, #0
   218f0:	beq	21844 <__read_chk@plt+0x1b3c0>
   218f4:	cmp	r0, #0
   218f8:	beq	21844 <__read_chk@plt+0x1b3c0>
   218fc:	ldr	r1, [r3, #20]
   21900:	add	ip, sp, #24
   21904:	ldr	r2, [r3, #12]
   21908:	add	r4, sp, #28
   2190c:	ldr	r3, [r3, #8]
   21910:	str	ip, [sp]
   21914:	str	r4, [sp, #4]
   21918:	bl	14228 <__read_chk@plt+0xdda4>
   2191c:	subs	ip, r0, #0
   21920:	bne	21848 <__read_chk@plt+0x1b3c4>
   21924:	ldr	r0, [pc, #264]	; 21a34 <__read_chk@plt+0x1b5b0>
   21928:	str	ip, [sp, #20]
   2192c:	add	r0, pc, r0
   21930:	bl	401e0 <__read_chk@plt+0x39d5c>
   21934:	ldr	r2, [sp, #24]
   21938:	mov	r1, fp
   2193c:	mov	lr, #1
   21940:	mov	r0, sl
   21944:	ldr	r3, [sp, #28]
   21948:	str	lr, [sp]
   2194c:	bl	3c0c8 <__read_chk@plt+0x35c44>
   21950:	ldr	ip, [sp, #20]
   21954:	ldr	r1, [pc, #220]	; 21a38 <__read_chk@plt+0x1b5b4>
   21958:	mov	r0, sl
   2195c:	mov	r2, ip
   21960:	add	r1, pc, r1
   21964:	bl	14828 <__read_chk@plt+0xe3a4>
   21968:	b	21848 <__read_chk@plt+0x1b3c4>
   2196c:	ldr	r0, [pc, #200]	; 21a3c <__read_chk@plt+0x1b5b8>
   21970:	add	r0, pc, r0
   21974:	bl	401e0 <__read_chk@plt+0x39d5c>
   21978:	ldr	r1, [pc, #192]	; 21a40 <__read_chk@plt+0x1b5bc>
   2197c:	mov	r0, sl
   21980:	mov	r2, #0
   21984:	add	r1, pc, r1
   21988:	bl	37e3c <__read_chk@plt+0x319b8>
   2198c:	ldr	r3, [pc, #176]	; 21a44 <__read_chk@plt+0x1b5c0>
   21990:	ldr	r3, [r9, r3]
   21994:	ldr	r0, [r3]
   21998:	bl	46b24 <__read_chk@plt+0x406a0>
   2199c:	b	21868 <__read_chk@plt+0x1b3e4>
   219a0:	bl	5d64 <__stack_chk_fail@plt>
   219a4:	ldr	r1, [pc, #156]	; 21a48 <__read_chk@plt+0x1b5c4>
   219a8:	ldr	r0, [pc, #156]	; 21a4c <__read_chk@plt+0x1b5c8>
   219ac:	add	r1, pc, r1
   219b0:	add	r0, pc, r0
   219b4:	add	r1, r1, #180	; 0xb4
   219b8:	bl	3dae8 <__read_chk@plt+0x37664>
   219bc:	ldr	r1, [pc, #140]	; 21a50 <__read_chk@plt+0x1b5cc>
   219c0:	mov	r2, sl
   219c4:	ldr	r0, [pc, #136]	; 21a54 <__read_chk@plt+0x1b5d0>
   219c8:	add	r1, pc, r1
   219cc:	ldr	r3, [r6, #40]	; 0x28
   219d0:	add	r1, r1, #180	; 0xb4
   219d4:	add	r0, pc, r0
   219d8:	bl	3dae8 <__read_chk@plt+0x37664>
   219dc:	ldr	r1, [pc, #116]	; 21a58 <__read_chk@plt+0x1b5d4>
   219e0:	mov	r2, sl
   219e4:	ldr	r0, [pc, #112]	; 21a5c <__read_chk@plt+0x1b5d8>
   219e8:	add	r1, pc, r1
   219ec:	add	r0, pc, r0
   219f0:	add	r1, r1, #180	; 0xb4
   219f4:	bl	3dae8 <__read_chk@plt+0x37664>
   219f8:	ldr	r1, [pc, #96]	; 21a60 <__read_chk@plt+0x1b5dc>
   219fc:	ldr	r0, [pc, #96]	; 21a64 <__read_chk@plt+0x1b5e0>
   21a00:	add	r1, pc, r1
   21a04:	add	r0, pc, r0
   21a08:	add	r1, r1, #180	; 0xb4
   21a0c:	bl	3dae8 <__read_chk@plt+0x37664>
   21a10:	andeq	pc, r9, ip, lsl #4
   21a14:	andeq	r0, r0, r8, asr #11
   21a18:	andeq	r4, r6, r0, ror #9
   21a1c:	andeq	r4, r6, r4, lsl #19
   21a20:	andeq	r4, r6, r0, ror r9
   21a24:	andeq	ip, r5, r4, lsl #19
   21a28:	andeq	r0, r0, r4, ror r6
   21a2c:	andeq	r4, r6, r8, ror r3
   21a30:	andeq	r4, r6, r8, asr r8
   21a34:			; <UNDEFINED> instruction: 0x0005c8bc
   21a38:	andeq	r0, r6, r4, lsl #15
   21a3c:			; <UNDEFINED> instruction: 0x0005c8b0
   21a40:	andeq	ip, r5, r8, asr #17
   21a44:	muleq	r0, ip, r6
   21a48:	andeq	r4, r6, ip, ror #4
   21a4c:	andeq	r4, r6, ip, ror #14
   21a50:	andeq	r4, r6, r0, asr r2
   21a54:	andeq	r4, r6, r8, asr #13
   21a58:	andeq	r4, r6, r0, lsr r2
   21a5c:	muleq	r6, r4, r6
   21a60:	andeq	r4, r6, r8, lsl r2
   21a64:	andeq	r4, r6, r8, ror #12
   21a68:	push	{r4, r5, r6, r7, r8, lr}
   21a6c:	sub	sp, sp, #1040	; 0x410
   21a70:	ldr	r4, [pc, #260]	; 21b7c <__read_chk@plt+0x1b6f8>
   21a74:	sub	sp, sp, #8
   21a78:	ldr	r3, [pc, #256]	; 21b80 <__read_chk@plt+0x1b6fc>
   21a7c:	mov	r1, #61	; 0x3d
   21a80:	add	r4, pc, r4
   21a84:	mov	r5, r0
   21a88:	ldr	r8, [r4, r3]
   21a8c:	ldr	r3, [r8]
   21a90:	str	r3, [sp, #1044]	; 0x414
   21a94:	bl	640c <strchr@plt>
   21a98:	subs	r3, r0, #0
   21a9c:	beq	21b58 <__read_chk@plt+0x1b6d4>
   21aa0:	cmp	r3, r5
   21aa4:	beq	21b58 <__read_chk@plt+0x1b6d4>
   21aa8:	ldr	r3, [pc, #212]	; 21b84 <__read_chk@plt+0x1b700>
   21aac:	mov	r1, r5
   21ab0:	add	r6, sp, #20
   21ab4:	add	r3, pc, r3
   21ab8:	str	r3, [sp]
   21abc:	bl	7d06c <__read_chk@plt+0x76be8>
   21ac0:	mov	r1, #1024	; 0x400
   21ac4:	mov	r3, r1
   21ac8:	str	r5, [sp, #8]
   21acc:	mov	r2, #1
   21ad0:	str	r0, [sp, #4]
   21ad4:	mov	r0, r6
   21ad8:	bl	60b8 <__snprintf_chk@plt>
   21adc:	movw	r3, #1022	; 0x3fe
   21ae0:	sub	r0, r0, #1
   21ae4:	cmp	r0, r3
   21ae8:	bhi	21b48 <__read_chk@plt+0x1b6c4>
   21aec:	ldr	r3, [pc, #148]	; 21b88 <__read_chk@plt+0x1b704>
   21af0:	ldr	r7, [r4, r3]
   21af4:	ldr	r3, [r7, #2964]	; 0xb94
   21af8:	cmp	r3, #0
   21afc:	addgt	r5, r7, #2960	; 0xb90
   21b00:	movgt	r4, #0
   21b04:	addgt	r5, r5, #4
   21b08:	bgt	21b2c <__read_chk@plt+0x1b6a8>
   21b0c:	b	21b58 <__read_chk@plt+0x1b6d4>
   21b10:	mov	r0, r4
   21b14:	mov	r1, #1
   21b18:	bl	7cfd8 <__read_chk@plt+0x76b54>
   21b1c:	ldr	r3, [r7, #2964]	; 0xb94
   21b20:	cmp	r3, r0
   21b24:	mov	r4, r0
   21b28:	ble	21b58 <__read_chk@plt+0x1b6d4>
   21b2c:	mov	r0, r6
   21b30:	ldr	r1, [r5, #4]!
   21b34:	bl	4037c <__read_chk@plt+0x39ef8>
   21b38:	cmp	r0, #0
   21b3c:	beq	21b10 <__read_chk@plt+0x1b68c>
   21b40:	mov	r0, #1
   21b44:	b	21b5c <__read_chk@plt+0x1b6d8>
   21b48:	ldr	r0, [pc, #60]	; 21b8c <__read_chk@plt+0x1b708>
   21b4c:	mov	r1, r5
   21b50:	add	r0, pc, r0
   21b54:	bl	4005c <__read_chk@plt+0x39bd8>
   21b58:	mov	r0, #0
   21b5c:	ldr	r2, [sp, #1044]	; 0x414
   21b60:	ldr	r3, [r8]
   21b64:	cmp	r2, r3
   21b68:	bne	21b78 <__read_chk@plt+0x1b6f4>
   21b6c:	add	sp, sp, #1040	; 0x410
   21b70:	add	sp, sp, #8
   21b74:	pop	{r4, r5, r6, r7, r8, pc}
   21b78:	bl	5d64 <__stack_chk_fail@plt>
   21b7c:	andeq	lr, r9, ip, ror lr
   21b80:	andeq	r0, r0, r8, asr #11
   21b84:	andeq	r4, r6, r4, ror #19
   21b88:	andeq	r0, r0, r4, ror r6
   21b8c:	andeq	r4, r6, r0, asr r9
   21b90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21b94:	sub	sp, sp, #76	; 0x4c
   21b98:	ldr	ip, [pc, #1680]	; 22230 <__read_chk@plt+0x1bdac>
   21b9c:	mov	r6, r2
   21ba0:	str	r0, [sp, #40]	; 0x28
   21ba4:	mov	r0, #1
   21ba8:	add	ip, pc, ip
   21bac:	str	ip, [sp, #24]
   21bb0:	ldr	r2, [sp, #24]
   21bb4:	ldr	ip, [pc, #1656]	; 22234 <__read_chk@plt+0x1bdb0>
   21bb8:	str	r1, [sp, #32]
   21bbc:	mov	r1, #128	; 0x80
   21bc0:	str	r3, [sp, #44]	; 0x2c
   21bc4:	ldr	ip, [r2, ip]
   21bc8:	ldr	r3, [ip]
   21bcc:	str	ip, [sp, #28]
   21bd0:	str	r3, [sp, #68]	; 0x44
   21bd4:	bl	4935c <__read_chk@plt+0x42ed8>
   21bd8:	ldr	ip, [sp, #40]	; 0x28
   21bdc:	mov	r3, #0
   21be0:	mov	r1, r3
   21be4:	mov	r4, r0
   21be8:	mov	r0, r6
   21bec:	str	ip, [r4, #124]	; 0x7c
   21bf0:	str	r3, [r4, #56]	; 0x38
   21bf4:	str	r3, [r4, #120]	; 0x78
   21bf8:	bl	320c0 <__read_chk@plt+0x2bc3c>
   21bfc:	subs	r5, r0, #0
   21c00:	beq	21eb0 <__read_chk@plt+0x1ba2c>
   21c04:	mov	r0, r4
   21c08:	mov	r1, r6
   21c0c:	bl	31e78 <__read_chk@plt+0x2b9f4>
   21c10:	cmp	r0, #0
   21c14:	bne	21eb0 <__read_chk@plt+0x1ba2c>
   21c18:	add	r0, r4, #8
   21c1c:	mov	r1, r6
   21c20:	bl	31e78 <__read_chk@plt+0x2b9f4>
   21c24:	cmp	r0, #0
   21c28:	bne	21eb0 <__read_chk@plt+0x1ba2c>
   21c2c:	add	r0, r4, #12
   21c30:	mov	r1, r6
   21c34:	bl	31e78 <__read_chk@plt+0x2b9f4>
   21c38:	cmp	r0, #0
   21c3c:	bne	21eb0 <__read_chk@plt+0x1ba2c>
   21c40:	add	r0, r4, #4
   21c44:	mov	r1, r6
   21c48:	bl	31e78 <__read_chk@plt+0x2b9f4>
   21c4c:	cmp	r0, #0
   21c50:	bne	21eb0 <__read_chk@plt+0x1ba2c>
   21c54:	add	r0, sp, #52	; 0x34
   21c58:	mov	r1, r6
   21c5c:	bl	31e78 <__read_chk@plt+0x2b9f4>
   21c60:	subs	sl, r0, #0
   21c64:	bne	21eb0 <__read_chk@plt+0x1ba2c>
   21c68:	add	r8, sp, #48	; 0x30
   21c6c:	mov	r0, r6
   21c70:	mov	r1, r8
   21c74:	bl	320c0 <__read_chk@plt+0x2bc3c>
   21c78:	cmp	r0, #0
   21c7c:	str	r0, [r4, #56]	; 0x38
   21c80:	beq	21eb0 <__read_chk@plt+0x1ba2c>
   21c84:	mov	r0, r6
   21c88:	mov	r1, r8
   21c8c:	bl	320c0 <__read_chk@plt+0x2bc3c>
   21c90:	cmp	r0, #0
   21c94:	str	r0, [sp, #36]	; 0x24
   21c98:	beq	21eb0 <__read_chk@plt+0x1ba2c>
   21c9c:	mov	r0, r5
   21ca0:	mov	r9, sl
   21ca4:	bl	55a8 <free@plt>
   21ca8:	mov	r5, sl
   21cac:	mov	r0, r6
   21cb0:	bl	265d8 <__read_chk@plt+0x20154>
   21cb4:	cmp	r0, #0
   21cb8:	beq	21cf4 <__read_chk@plt+0x1b870>
   21cbc:	mov	r0, r6
   21cc0:	mov	r1, r8
   21cc4:	bl	320c0 <__read_chk@plt+0x2bc3c>
   21cc8:	subs	r7, r0, #0
   21ccc:	beq	21f0c <__read_chk@plt+0x1ba88>
   21cd0:	bl	21a68 <__read_chk@plt+0x1b5e4>
   21cd4:	cmp	r0, #0
   21cd8:	bne	21e78 <__read_chk@plt+0x1b9f4>
   21cdc:	mov	r0, r7
   21ce0:	bl	55a8 <free@plt>
   21ce4:	mov	r0, r6
   21ce8:	bl	265d8 <__read_chk@plt+0x20154>
   21cec:	cmp	r0, #0
   21cf0:	bne	21cbc <__read_chk@plt+0x1b838>
   21cf4:	ldr	r1, [r4, #8]
   21cf8:	add	r9, r4, #16
   21cfc:	ldr	ip, [sp, #32]
   21d00:	add	r6, sp, #56	; 0x38
   21d04:	ldr	r3, [r4]
   21d08:	mov	r7, #0
   21d0c:	ldr	r2, [ip, #4]
   21d10:	str	r1, [sp]
   21d14:	ldr	r0, [r4, #12]
   21d18:	ldr	ip, [sp, #36]	; 0x24
   21d1c:	ldr	r1, [pc, #1300]	; 22238 <__read_chk@plt+0x1bdb4>
   21d20:	str	r0, [sp, #4]
   21d24:	ldr	r0, [r4, #4]
   21d28:	add	r1, pc, r1
   21d2c:	add	r1, r1, #200	; 0xc8
   21d30:	str	r0, [sp, #8]
   21d34:	ldr	r0, [r4, #56]	; 0x38
   21d38:	str	ip, [sp, #16]
   21d3c:	str	r5, [sp, #20]
   21d40:	str	r0, [sp, #12]
   21d44:	ldr	r0, [pc, #1264]	; 2223c <__read_chk@plt+0x1bdb8>
   21d48:	add	r0, pc, r0
   21d4c:	bl	40248 <__read_chk@plt+0x39dc4>
   21d50:	mov	r0, r9
   21d54:	bl	25f94 <__read_chk@plt+0x1fb10>
   21d58:	ldr	r0, [sp, #36]	; 0x24
   21d5c:	bl	6088 <strlen@plt>
   21d60:	ldr	r1, [sp, #36]	; 0x24
   21d64:	mov	r2, r0
   21d68:	mov	r0, r9
   21d6c:	bl	324d8 <__read_chk@plt+0x2c054>
   21d70:	ldr	r0, [sp, #36]	; 0x24
   21d74:	bl	55a8 <free@plt>
   21d78:	ldr	r8, [sp, #32]
   21d7c:	ldr	r0, [r8, #36]	; 0x24
   21d80:	bl	4efb8 <__read_chk@plt+0x48b34>
   21d84:	cmn	r0, #1
   21d88:	str	r0, [r6, r7, lsl #2]
   21d8c:	beq	22120 <__read_chk@plt+0x1bc9c>
   21d90:	add	r7, r7, #1
   21d94:	cmp	r7, #3
   21d98:	bne	21d7c <__read_chk@plt+0x1b8f8>
   21d9c:	ldr	fp, [pc, #1180]	; 22240 <__read_chk@plt+0x1bdbc>
   21da0:	ldr	r6, [sp, #56]	; 0x38
   21da4:	ldr	r8, [sp, #60]	; 0x3c
   21da8:	add	fp, pc, fp
   21dac:	ldr	r7, [sp, #64]	; 0x40
   21db0:	add	fp, fp, #200	; 0xc8
   21db4:	ldr	r0, [pc, #1160]	; 22244 <__read_chk@plt+0x1bdc0>
   21db8:	mov	r2, r6
   21dbc:	mov	r3, r8
   21dc0:	mov	r1, fp
   21dc4:	add	r0, pc, r0
   21dc8:	str	r7, [sp]
   21dcc:	bl	402b0 <__read_chk@plt+0x39e2c>
   21dd0:	ldr	ip, [sp, #32]
   21dd4:	ldr	r3, [ip, #8]
   21dd8:	cmn	r3, #1
   21ddc:	beq	21f38 <__read_chk@plt+0x1bab4>
   21de0:	ldr	r0, [pc, #1120]	; 22248 <__read_chk@plt+0x1bdc4>
   21de4:	mov	r1, fp
   21de8:	add	r0, pc, r0
   21dec:	bl	40248 <__read_chk@plt+0x39dc4>
   21df0:	ldr	r0, [sp, #44]	; 0x2c
   21df4:	mov	r1, #-2147483645	; 0x80000003
   21df8:	bl	32050 <__read_chk@plt+0x2bbcc>
   21dfc:	ldr	r0, [sp, #44]	; 0x2c
   21e00:	ldr	r1, [sp, #40]	; 0x28
   21e04:	bl	32050 <__read_chk@plt+0x2bbcc>
   21e08:	ldr	r1, [pc, #1084]	; 2224c <__read_chk@plt+0x1bdc8>
   21e0c:	ldr	r0, [sp, #44]	; 0x2c
   21e10:	add	r1, pc, r1
   21e14:	bl	3235c <__read_chk@plt+0x2bed8>
   21e18:	mov	r0, r6
   21e1c:	bl	5a1c <close@plt>
   21e20:	mov	r0, r8
   21e24:	bl	5a1c <close@plt>
   21e28:	mov	r0, r7
   21e2c:	bl	5a1c <close@plt>
   21e30:	ldr	r0, [r4, #56]	; 0x38
   21e34:	bl	55a8 <free@plt>
   21e38:	cmp	r5, #0
   21e3c:	beq	21e64 <__read_chk@plt+0x1b9e0>
   21e40:	mov	r6, #0
   21e44:	ldr	r3, [r4, #120]	; 0x78
   21e48:	ldr	r0, [r3, r6, lsl #2]
   21e4c:	add	r6, r6, #1
   21e50:	bl	55a8 <free@plt>
   21e54:	cmp	r6, r5
   21e58:	bne	21e44 <__read_chk@plt+0x1b9c0>
   21e5c:	ldr	r0, [r4, #120]	; 0x78
   21e60:	bl	55a8 <free@plt>
   21e64:	mov	r0, r9
   21e68:	bl	25fe8 <__read_chk@plt+0x1fb64>
   21e6c:	mov	r0, r4
   21e70:	bl	55a8 <free@plt>
   21e74:	b	21eec <__read_chk@plt+0x1ba68>
   21e78:	add	r1, r5, #2
   21e7c:	ldr	r0, [r4, #120]	; 0x78
   21e80:	mov	r2, #4
   21e84:	add	fp, r5, #1
   21e88:	bl	493d0 <__read_chk@plt+0x42f4c>
   21e8c:	cmp	fp, #4096	; 0x1000
   21e90:	str	r0, [r4, #120]	; 0x78
   21e94:	str	r7, [r0, r5, lsl #2]
   21e98:	ldr	r3, [r4, #120]	; 0x78
   21e9c:	add	r5, r3, r5, lsl #2
   21ea0:	str	r9, [r5, #4]
   21ea4:	bhi	220a4 <__read_chk@plt+0x1bc20>
   21ea8:	mov	r5, fp
   21eac:	b	21cac <__read_chk@plt+0x1b828>
   21eb0:	mov	r0, r5
   21eb4:	bl	55a8 <free@plt>
   21eb8:	ldr	r0, [r4, #120]	; 0x78
   21ebc:	mvn	sl, #0
   21ec0:	bl	55a8 <free@plt>
   21ec4:	ldr	r0, [r4, #56]	; 0x38
   21ec8:	bl	55a8 <free@plt>
   21ecc:	mov	r0, r4
   21ed0:	bl	55a8 <free@plt>
   21ed4:	ldr	r1, [pc, #884]	; 22250 <__read_chk@plt+0x1bdcc>
   21ed8:	ldr	r0, [pc, #884]	; 22254 <__read_chk@plt+0x1bdd0>
   21edc:	add	r1, pc, r1
   21ee0:	add	r0, pc, r0
   21ee4:	add	r1, r1, #200	; 0xc8
   21ee8:	bl	4005c <__read_chk@plt+0x39bd8>
   21eec:	ldr	ip, [sp, #28]
   21ef0:	mov	r0, sl
   21ef4:	ldr	r2, [sp, #68]	; 0x44
   21ef8:	ldr	r3, [ip]
   21efc:	cmp	r2, r3
   21f00:	bne	2222c <__read_chk@plt+0x1bda8>
   21f04:	add	sp, sp, #76	; 0x4c
   21f08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21f0c:	ldr	r0, [sp, #36]	; 0x24
   21f10:	bl	55a8 <free@plt>
   21f14:	cmp	r5, #0
   21f18:	beq	21eb8 <__read_chk@plt+0x1ba34>
   21f1c:	ldr	r3, [r4, #120]	; 0x78
   21f20:	ldr	r0, [r3, r7, lsl #2]
   21f24:	add	r7, r7, #1
   21f28:	bl	55a8 <free@plt>
   21f2c:	cmp	r7, r5
   21f30:	bne	21f1c <__read_chk@plt+0x1ba98>
   21f34:	b	21eb8 <__read_chk@plt+0x1ba34>
   21f38:	ldr	r3, [pc, #792]	; 22258 <__read_chk@plt+0x1bdd4>
   21f3c:	ldr	ip, [sp, #24]
   21f40:	ldr	r3, [ip, r3]
   21f44:	ldr	r3, [r3, #3996]	; 0xf9c
   21f48:	sub	r3, r3, #3
   21f4c:	cmp	r3, #1
   21f50:	bls	221d0 <__read_chk@plt+0x1bd4c>
   21f54:	ldr	r3, [r4]
   21f58:	cmp	r3, #0
   21f5c:	bne	220e0 <__read_chk@plt+0x1bc5c>
   21f60:	mov	r0, r6
   21f64:	bl	5dd0 <isatty@plt>
   21f68:	cmp	r0, #0
   21f6c:	beq	220d4 <__read_chk@plt+0x1bc50>
   21f70:	mov	r0, r8
   21f74:	bl	5dd0 <isatty@plt>
   21f78:	cmp	r0, #0
   21f7c:	beq	220c8 <__read_chk@plt+0x1bc44>
   21f80:	mov	r0, r7
   21f84:	bl	5dd0 <isatty@plt>
   21f88:	cmp	r0, #0
   21f8c:	beq	220bc <__read_chk@plt+0x1bc38>
   21f90:	ldr	r1, [r4]
   21f94:	mov	r0, #2
   21f98:	ldr	ip, [pc, #700]	; 2225c <__read_chk@plt+0x1bdd8>
   21f9c:	mov	r2, r6
   21fa0:	cmp	r1, #0
   21fa4:	str	r0, [sp, #12]
   21fa8:	ldr	r0, [pc, #688]	; 22260 <__read_chk@plt+0x1bddc>
   21fac:	add	ip, pc, ip
   21fb0:	movne	r1, #16384	; 0x4000
   21fb4:	moveq	r1, #32768	; 0x8000
   21fb8:	movne	lr, #1048576	; 0x100000
   21fbc:	moveq	lr, #2097152	; 0x200000
   21fc0:	mov	r3, r8
   21fc4:	mov	r6, #0
   21fc8:	str	r1, [sp, #8]
   21fcc:	add	r0, pc, r0
   21fd0:	str	ip, [sp, #16]
   21fd4:	mov	r1, #3
   21fd8:	str	r7, [sp]
   21fdc:	str	lr, [sp, #4]
   21fe0:	str	r6, [sp, #20]
   21fe4:	bl	350e4 <__read_chk@plt+0x2ec60>
   21fe8:	ldr	ip, [sp, #32]
   21fec:	ldr	r2, [ip, #4]
   21ff0:	ldr	r3, [r0, #4]
   21ff4:	mov	r5, r0
   21ff8:	str	r2, [r0, #40]	; 0x28
   21ffc:	str	r3, [ip, #8]
   22000:	ldr	r3, [r4]
   22004:	cmp	r3, r6
   22008:	beq	22044 <__read_chk@plt+0x1bbc0>
   2200c:	ldr	r0, [sp, #52]	; 0x34
   22010:	cmn	r0, #1
   22014:	beq	22044 <__read_chk@plt+0x1bbc0>
   22018:	ldr	r7, [r5, #4]
   2201c:	bl	150a4 <__read_chk@plt+0xec20>
   22020:	ldr	ip, [sp, #24]
   22024:	mov	r2, r6
   22028:	ldr	r1, [pc, #564]	; 22264 <__read_chk@plt+0x1bde0>
   2202c:	ldr	r3, [pc, #564]	; 22268 <__read_chk@plt+0x1bde4>
   22030:	ldr	r1, [ip, r1]
   22034:	ldr	r3, [ip, r3]
   22038:	str	r0, [sp]
   2203c:	mov	r0, r7
   22040:	bl	37ff0 <__read_chk@plt+0x31b6c>
   22044:	ldr	r1, [pc, #544]	; 2226c <__read_chk@plt+0x1bde8>
   22048:	ldr	r0, [pc, #544]	; 22270 <__read_chk@plt+0x1bdec>
   2204c:	add	r1, pc, r1
   22050:	ldr	r3, [r5, #40]	; 0x28
   22054:	ldr	r2, [r5, #4]
   22058:	add	r1, r1, #200	; 0xc8
   2205c:	add	r0, pc, r0
   22060:	bl	40248 <__read_chk@plt+0x39dc4>
   22064:	ldr	r0, [r5, #4]
   22068:	bl	37da0 <__read_chk@plt+0x3191c>
   2206c:	ldr	r1, [pc, #512]	; 22274 <__read_chk@plt+0x1bdf0>
   22070:	mov	r2, r4
   22074:	ldr	r0, [r5, #4]
   22078:	add	r1, pc, r1
   2207c:	bl	37f40 <__read_chk@plt+0x31abc>
   22080:	ldr	ip, [sp, #32]
   22084:	ldr	r1, [pc, #492]	; 22278 <__read_chk@plt+0x1bdf4>
   22088:	mov	r3, #1
   2208c:	mov	r2, r3
   22090:	str	r3, [ip, #308]	; 0x134
   22094:	add	r1, pc, r1
   22098:	ldr	r0, [r5, #4]
   2209c:	bl	37f7c <__read_chk@plt+0x31af8>
   220a0:	b	21eec <__read_chk@plt+0x1ba68>
   220a4:	ldr	r0, [pc, #464]	; 2227c <__read_chk@plt+0x1bdf8>
   220a8:	mov	r1, #4096	; 0x1000
   220ac:	mov	r5, fp
   220b0:	add	r0, pc, r0
   220b4:	bl	4005c <__read_chk@plt+0x39bd8>
   220b8:	b	21cf4 <__read_chk@plt+0x1b870>
   220bc:	mov	r0, r7
   220c0:	bl	4c340 <__read_chk@plt+0x45ebc>
   220c4:	b	21f90 <__read_chk@plt+0x1bb0c>
   220c8:	mov	r0, r8
   220cc:	bl	4c340 <__read_chk@plt+0x45ebc>
   220d0:	b	21f80 <__read_chk@plt+0x1bafc>
   220d4:	mov	r0, r6
   220d8:	bl	4c340 <__read_chk@plt+0x45ebc>
   220dc:	b	21f70 <__read_chk@plt+0x1baec>
   220e0:	mov	r0, r6
   220e4:	add	r1, r4, #60	; 0x3c
   220e8:	bl	6208 <tcgetattr@plt>
   220ec:	cmn	r0, #1
   220f0:	bne	21f60 <__read_chk@plt+0x1badc>
   220f4:	bl	6214 <__errno_location@plt>
   220f8:	ldr	r0, [r0]
   220fc:	bl	5740 <strerror@plt>
   22100:	ldr	r1, [pc, #376]	; 22280 <__read_chk@plt+0x1bdfc>
   22104:	add	r1, pc, r1
   22108:	add	r1, r1, #200	; 0xc8
   2210c:	mov	r2, r0
   22110:	ldr	r0, [pc, #364]	; 22284 <__read_chk@plt+0x1be00>
   22114:	add	r0, pc, r0
   22118:	bl	4005c <__read_chk@plt+0x39bd8>
   2211c:	b	21f60 <__read_chk@plt+0x1badc>
   22120:	ldr	r1, [pc, #352]	; 22288 <__read_chk@plt+0x1be04>
   22124:	mov	r2, r7
   22128:	ldr	r0, [pc, #348]	; 2228c <__read_chk@plt+0x1be08>
   2212c:	add	r1, pc, r1
   22130:	add	r0, pc, r0
   22134:	add	r1, r1, #200	; 0xc8
   22138:	bl	4005c <__read_chk@plt+0x39bd8>
   2213c:	cmp	r7, #0
   22140:	movne	r8, #0
   22144:	beq	2215c <__read_chk@plt+0x1bcd8>
   22148:	ldr	r0, [r6, r8, lsl #2]
   2214c:	add	r8, r8, #1
   22150:	bl	5a1c <close@plt>
   22154:	cmp	r8, r7
   22158:	bne	22148 <__read_chk@plt+0x1bcc4>
   2215c:	cmp	r5, #0
   22160:	movne	r6, #0
   22164:	beq	22180 <__read_chk@plt+0x1bcfc>
   22168:	ldr	r3, [r4, #120]	; 0x78
   2216c:	ldr	r0, [r3, r6, lsl #2]
   22170:	add	r6, r6, #1
   22174:	bl	55a8 <free@plt>
   22178:	cmp	r6, r5
   2217c:	bne	22168 <__read_chk@plt+0x1bce4>
   22180:	ldr	r0, [r4, #120]	; 0x78
   22184:	mvn	sl, #0
   22188:	bl	55a8 <free@plt>
   2218c:	ldr	r0, [r4, #56]	; 0x38
   22190:	bl	55a8 <free@plt>
   22194:	mov	r0, r9
   22198:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2219c:	mov	r0, r4
   221a0:	bl	55a8 <free@plt>
   221a4:	ldr	r0, [sp, #44]	; 0x2c
   221a8:	mov	r1, #-2147483645	; 0x80000003
   221ac:	bl	32050 <__read_chk@plt+0x2bbcc>
   221b0:	ldr	r0, [sp, #44]	; 0x2c
   221b4:	ldr	r1, [sp, #40]	; 0x28
   221b8:	bl	32050 <__read_chk@plt+0x2bbcc>
   221bc:	ldr	r1, [pc, #204]	; 22290 <__read_chk@plt+0x1be0c>
   221c0:	ldr	r0, [sp, #44]	; 0x2c
   221c4:	add	r1, pc, r1
   221c8:	bl	3235c <__read_chk@plt+0x2bed8>
   221cc:	b	21eec <__read_chk@plt+0x1ba68>
   221d0:	ldr	r3, [pc, #188]	; 22294 <__read_chk@plt+0x1be10>
   221d4:	ldr	r0, [pc, #188]	; 22298 <__read_chk@plt+0x1be14>
   221d8:	ldr	r3, [ip, r3]
   221dc:	add	r0, pc, r0
   221e0:	ldr	r1, [r3]
   221e4:	bl	47790 <__read_chk@plt+0x4130c>
   221e8:	cmp	r0, #0
   221ec:	bne	21f54 <__read_chk@plt+0x1bad0>
   221f0:	ldr	r0, [pc, #164]	; 2229c <__read_chk@plt+0x1be18>
   221f4:	mov	r1, fp
   221f8:	add	r0, pc, r0
   221fc:	bl	40248 <__read_chk@plt+0x39dc4>
   22200:	ldr	r0, [sp, #44]	; 0x2c
   22204:	mov	r1, #-2147483646	; 0x80000002
   22208:	bl	32050 <__read_chk@plt+0x2bbcc>
   2220c:	ldr	r0, [sp, #44]	; 0x2c
   22210:	ldr	r1, [sp, #40]	; 0x28
   22214:	bl	32050 <__read_chk@plt+0x2bbcc>
   22218:	ldr	r1, [pc, #128]	; 222a0 <__read_chk@plt+0x1be1c>
   2221c:	ldr	r0, [sp, #44]	; 0x2c
   22220:	add	r1, pc, r1
   22224:	bl	3235c <__read_chk@plt+0x2bed8>
   22228:	b	21e18 <__read_chk@plt+0x1b994>
   2222c:	bl	5d64 <__stack_chk_fail@plt>
   22230:	andeq	lr, r9, r4, asr sp
   22234:	andeq	r0, r0, r8, asr #11
   22238:	strdeq	r3, [r6], -r0
   2223c:			; <UNDEFINED> instruction: 0x000647bc
   22240:	andeq	r3, r6, r0, ror lr
   22244:	muleq	r6, r8, r7
   22248:	andeq	r4, r6, r8, ror r4
   2224c:	andeq	r4, r6, ip, ror #8
   22250:	andeq	r3, r6, ip, lsr sp
   22254:	ldrdeq	r4, [r6], -ip
   22258:	andeq	r0, r0, r4, ror r6
   2225c:	andeq	sp, r5, r0, lsr #4
   22260:	strdeq	sp, [r5], -r8
   22264:	andeq	r0, r0, r0, lsl #12
   22268:	andeq	r0, r0, r8, lsl #13
   2226c:	andeq	r3, r6, ip, asr #23
   22270:	muleq	r6, r0, r2
   22274:			; <UNDEFINED> instruction: 0xfffff658
   22278:	andeq	r1, r0, r4, asr r0
   2227c:	andeq	r4, r6, ip, lsl r4
   22280:	andeq	r3, r6, r4, lsl fp
   22284:			; <UNDEFINED> instruction: 0x000644b0
   22288:	andeq	r3, r6, ip, ror #21
   2228c:	strdeq	r4, [r6], -r0
   22290:	andeq	r4, r6, r8, ror r0
   22294:	strdeq	r0, [r0], -r4
   22298:	andeq	r4, r6, ip, lsr #7
   2229c:			; <UNDEFINED> instruction: 0x000643b0
   222a0:	strheq	r4, [r6], -r8
   222a4:	push	{r4, r5, r6, lr}
   222a8:	mov	r5, r0
   222ac:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   222b0:	ldr	r6, [pc, #232]	; 223a0 <__read_chk@plt+0x1bf1c>
   222b4:	mov	r2, r5
   222b8:	add	r6, pc, r6
   222bc:	add	r6, r6, #224	; 0xe0
   222c0:	mov	r1, r6
   222c4:	mov	r4, r0
   222c8:	ldr	r0, [pc, #212]	; 223a4 <__read_chk@plt+0x1bf20>
   222cc:	add	r0, pc, r0
   222d0:	bl	402b0 <__read_chk@plt+0x39e2c>
   222d4:	cmp	r4, #0
   222d8:	beq	22378 <__read_chk@plt+0x1bef4>
   222dc:	ldr	r0, [r4, #8]
   222e0:	cmn	r0, #1
   222e4:	beq	22328 <__read_chk@plt+0x1bea4>
   222e8:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   222ec:	subs	r5, r0, #0
   222f0:	beq	2238c <__read_chk@plt+0x1bf08>
   222f4:	mvn	r3, #0
   222f8:	str	r3, [r4, #8]
   222fc:	ldr	r2, [r5]
   22300:	str	r3, [r5, #40]	; 0x28
   22304:	sub	r3, r2, #3
   22308:	cmp	r3, #1
   2230c:	bhi	22334 <__read_chk@plt+0x1beb0>
   22310:	ldr	r3, [r5, #12]
   22314:	cmp	r3, #0
   22318:	beq	22370 <__read_chk@plt+0x1beec>
   2231c:	ldr	r3, [r5, #16]
   22320:	cmp	r3, #0
   22324:	beq	2235c <__read_chk@plt+0x1bed8>
   22328:	ldr	r0, [r4, #4]
   2232c:	pop	{r4, r5, r6, lr}
   22330:	b	37fb8 <__read_chk@plt+0x31b34>
   22334:	ldr	r0, [pc, #108]	; 223a8 <__read_chk@plt+0x1bf24>
   22338:	mov	r1, r6
   2233c:	ldr	r2, [r5, #4]
   22340:	add	r0, pc, r0
   22344:	bl	40248 <__read_chk@plt+0x39dc4>
   22348:	mov	r0, r5
   2234c:	bl	414f0 <__read_chk@plt+0x3b06c>
   22350:	ldr	r0, [r4, #4]
   22354:	pop	{r4, r5, r6, lr}
   22358:	b	37fb8 <__read_chk@plt+0x31b34>
   2235c:	mov	r0, r5
   22360:	bl	41340 <__read_chk@plt+0x3aebc>
   22364:	ldr	r0, [r4, #4]
   22368:	pop	{r4, r5, r6, lr}
   2236c:	b	37fb8 <__read_chk@plt+0x31b34>
   22370:	bl	40e68 <__read_chk@plt+0x3a9e4>
   22374:	b	2231c <__read_chk@plt+0x1be98>
   22378:	ldr	r0, [pc, #44]	; 223ac <__read_chk@plt+0x1bf28>
   2237c:	mov	r1, r6
   22380:	mov	r2, r5
   22384:	add	r0, pc, r0
   22388:	bl	3dae8 <__read_chk@plt+0x37664>
   2238c:	ldr	r0, [pc, #28]	; 223b0 <__read_chk@plt+0x1bf2c>
   22390:	mov	r1, r6
   22394:	ldmib	r4, {r2, r3}
   22398:	add	r0, pc, r0
   2239c:	bl	3dae8 <__read_chk@plt+0x37664>
   223a0:	andeq	r3, r6, r0, ror #18
   223a4:	andeq	r4, r6, ip, lsl #6
   223a8:	andeq	r4, r6, r0, lsl #6
   223ac:	andeq	r4, r6, r0, ror r2
   223b0:	andeq	r4, r6, ip, ror r2
   223b4:	ldr	r3, [pc, #396]	; 22548 <__read_chk@plt+0x1c0c4>
   223b8:	ldr	r2, [pc, #396]	; 2254c <__read_chk@plt+0x1c0c8>
   223bc:	add	r3, pc, r3
   223c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   223c4:	sub	sp, sp, #68	; 0x44
   223c8:	ldr	r2, [r3, r2]
   223cc:	add	r9, sp, #20
   223d0:	mov	r4, r1
   223d4:	mov	r6, r0
   223d8:	mov	r0, r9
   223dc:	mov	r1, #4
   223e0:	ldr	r3, [r2]
   223e4:	str	r2, [sp, #4]
   223e8:	strh	r1, [sp, #16]
   223ec:	str	r3, [sp, #60]	; 0x3c
   223f0:	str	r6, [sp, #12]
   223f4:	bl	25f94 <__read_chk@plt+0x1fb10>
   223f8:	mov	r0, r4
   223fc:	bl	26838 <__read_chk@plt+0x203b4>
   22400:	mov	r5, r0
   22404:	mov	r0, r4
   22408:	bl	265d8 <__read_chk@plt+0x20154>
   2240c:	mov	r1, r5
   22410:	mov	r2, r0
   22414:	mov	r0, r9
   22418:	bl	32324 <__read_chk@plt+0x2bea0>
   2241c:	mov	r0, r9
   22420:	bl	265d8 <__read_chk@plt+0x20154>
   22424:	mov	r5, r0
   22428:	mov	r0, r9
   2242c:	bl	26838 <__read_chk@plt+0x203b4>
   22430:	cmp	r5, #0
   22434:	mov	r7, r0
   22438:	beq	224c4 <__read_chk@plt+0x1c040>
   2243c:	ldr	r3, [pc, #268]	; 22550 <__read_chk@plt+0x1c0cc>
   22440:	add	fp, sp, #12
   22444:	ldr	r8, [pc, #264]	; 22554 <__read_chk@plt+0x1c0d0>
   22448:	ldr	r4, [pc, r3]
   2244c:	cmp	r4, #0
   22450:	add	r8, pc, r8
   22454:	beq	22478 <__read_chk@plt+0x1bff4>
   22458:	b	2250c <__read_chk@plt+0x1c088>
   2245c:	beq	22528 <__read_chk@plt+0x1c0a4>
   22460:	add	r4, r4, r0
   22464:	cmp	r4, r5
   22468:	bcs	224c4 <__read_chk@plt+0x1c040>
   2246c:	ldr	r3, [r8]
   22470:	cmp	r3, #0
   22474:	bne	2250c <__read_chk@plt+0x1c088>
   22478:	mov	r0, r6
   2247c:	add	r1, r7, r4
   22480:	rsb	r2, r4, r5
   22484:	bl	610c <write@plt>
   22488:	cmp	r0, #0
   2248c:	bge	2245c <__read_chk@plt+0x1bfd8>
   22490:	bl	6214 <__errno_location@plt>
   22494:	ldr	r3, [r0]
   22498:	mov	sl, r0
   2249c:	cmp	r3, #4
   224a0:	beq	22464 <__read_chk@plt+0x1bfe0>
   224a4:	cmp	r3, #11
   224a8:	bne	224d4 <__read_chk@plt+0x1c050>
   224ac:	mov	r0, fp
   224b0:	mov	r1, #1
   224b4:	mvn	r2, #0
   224b8:	bl	5a88 <poll@plt>
   224bc:	cmp	r4, r5
   224c0:	bcc	2246c <__read_chk@plt+0x1bfe8>
   224c4:	mov	r0, r9
   224c8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   224cc:	mov	r3, #0
   224d0:	b	224ec <__read_chk@plt+0x1c068>
   224d4:	mov	r0, r9
   224d8:	str	r3, [sp]
   224dc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   224e0:	ldr	r3, [sp]
   224e4:	str	r3, [sl]
   224e8:	mvn	r3, #0
   224ec:	ldr	r1, [sp, #4]
   224f0:	mov	r0, r3
   224f4:	ldr	r2, [sp, #60]	; 0x3c
   224f8:	ldr	r3, [r1]
   224fc:	cmp	r2, r3
   22500:	bne	22544 <__read_chk@plt+0x1c0c0>
   22504:	add	sp, sp, #68	; 0x44
   22508:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2250c:	mov	r0, r9
   22510:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22514:	bl	6214 <__errno_location@plt>
   22518:	mov	r2, #4
   2251c:	mvn	r3, #0
   22520:	str	r2, [r0]
   22524:	b	224ec <__read_chk@plt+0x1c068>
   22528:	mov	r0, r9
   2252c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22530:	bl	6214 <__errno_location@plt>
   22534:	mov	r2, #32
   22538:	mvn	r3, #0
   2253c:	str	r2, [r0]
   22540:	b	224ec <__read_chk@plt+0x1c068>
   22544:	bl	5d64 <__stack_chk_fail@plt>
   22548:	andeq	lr, r9, r0, asr #10
   2254c:	andeq	r0, r0, r8, asr #11
   22550:	andeq	pc, r9, ip, ror #5
   22554:	andeq	pc, r9, r4, ror #5
   22558:	ldr	r3, [pc, #284]	; 2267c <__read_chk@plt+0x1c1f8>
   2255c:	ldr	ip, [pc, #284]	; 22680 <__read_chk@plt+0x1c1fc>
   22560:	add	r3, pc, r3
   22564:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22568:	sub	sp, sp, #16
   2256c:	ldr	r9, [r3, ip]
   22570:	mov	r6, r0
   22574:	mov	r0, r1
   22578:	mov	r1, r2
   2257c:	mov	r5, r2
   22580:	str	r6, [sp, #4]
   22584:	ldr	r3, [r9]
   22588:	mov	r2, #1
   2258c:	strh	r2, [sp, #8]
   22590:	str	r3, [sp, #12]
   22594:	bl	3250c <__read_chk@plt+0x2c088>
   22598:	cmp	r5, #0
   2259c:	mov	r7, r0
   225a0:	beq	22628 <__read_chk@plt+0x1c1a4>
   225a4:	ldr	r3, [pc, #216]	; 22684 <__read_chk@plt+0x1c200>
   225a8:	add	sl, sp, #4
   225ac:	ldr	r8, [pc, #212]	; 22688 <__read_chk@plt+0x1c204>
   225b0:	ldr	r4, [pc, r3]
   225b4:	cmp	r4, #0
   225b8:	add	r8, pc, r8
   225bc:	beq	225e0 <__read_chk@plt+0x1c15c>
   225c0:	b	22650 <__read_chk@plt+0x1c1cc>
   225c4:	beq	22664 <__read_chk@plt+0x1c1e0>
   225c8:	add	r4, r4, r0
   225cc:	cmp	r4, r5
   225d0:	bcs	22628 <__read_chk@plt+0x1c1a4>
   225d4:	ldr	r3, [r8]
   225d8:	cmp	r3, #0
   225dc:	bne	22650 <__read_chk@plt+0x1c1cc>
   225e0:	mov	r0, r6
   225e4:	add	r1, r7, r4
   225e8:	rsb	r2, r4, r5
   225ec:	bl	5a58 <read@plt>
   225f0:	cmp	r0, #0
   225f4:	bge	225c4 <__read_chk@plt+0x1c140>
   225f8:	bl	6214 <__errno_location@plt>
   225fc:	ldr	r3, [r0]
   22600:	cmp	r3, #4
   22604:	beq	225cc <__read_chk@plt+0x1c148>
   22608:	cmp	r3, #11
   2260c:	bne	22630 <__read_chk@plt+0x1c1ac>
   22610:	mov	r0, sl
   22614:	mov	r1, #1
   22618:	mvn	r2, #0
   2261c:	bl	5a88 <poll@plt>
   22620:	cmp	r4, r5
   22624:	bcc	225d4 <__read_chk@plt+0x1c150>
   22628:	mov	r3, #0
   2262c:	b	22634 <__read_chk@plt+0x1c1b0>
   22630:	mvn	r3, #0
   22634:	ldr	r2, [sp, #12]
   22638:	mov	r0, r3
   2263c:	ldr	r3, [r9]
   22640:	cmp	r2, r3
   22644:	bne	22678 <__read_chk@plt+0x1c1f4>
   22648:	add	sp, sp, #16
   2264c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22650:	bl	6214 <__errno_location@plt>
   22654:	mov	r2, #4
   22658:	mvn	r3, #0
   2265c:	str	r2, [r0]
   22660:	b	22634 <__read_chk@plt+0x1c1b0>
   22664:	bl	6214 <__errno_location@plt>
   22668:	mov	r2, #32
   2266c:	mvn	r3, #0
   22670:	str	r2, [r0]
   22674:	b	22634 <__read_chk@plt+0x1c1b0>
   22678:	bl	5d64 <__stack_chk_fail@plt>
   2267c:	muleq	r9, ip, r3
   22680:	andeq	r0, r0, r8, asr #11
   22684:	andeq	pc, r9, r4, lsl #3
   22688:	andeq	pc, r9, ip, ror r1	; <UNPREDICTABLE>
   2268c:	ldr	r3, [pc, #320]	; 227d4 <__read_chk@plt+0x1c350>
   22690:	ldr	r2, [pc, #320]	; 227d8 <__read_chk@plt+0x1c354>
   22694:	add	r3, pc, r3
   22698:	push	{r4, r5, r6, r7, r8, lr}
   2269c:	sub	sp, sp, #48	; 0x30
   226a0:	ldr	r5, [r3, r2]
   226a4:	add	r4, sp, #4
   226a8:	mov	r6, r0
   226ac:	mov	r7, r1
   226b0:	mov	r0, r4
   226b4:	ldr	r3, [r5]
   226b8:	str	r3, [sp, #44]	; 0x2c
   226bc:	bl	25f94 <__read_chk@plt+0x1fb10>
   226c0:	mov	r0, r6
   226c4:	mov	r1, r4
   226c8:	mov	r2, #4
   226cc:	bl	22558 <__read_chk@plt+0x1c0d4>
   226d0:	cmp	r0, #0
   226d4:	bne	2273c <__read_chk@plt+0x1c2b8>
   226d8:	mov	r0, r4
   226dc:	bl	26838 <__read_chk@plt+0x203b4>
   226e0:	bl	4d8a8 <__read_chk@plt+0x47424>
   226e4:	mov	r1, r4
   226e8:	mov	r2, r0
   226ec:	mov	r0, r6
   226f0:	bl	22558 <__read_chk@plt+0x1c0d4>
   226f4:	subs	r6, r0, #0
   226f8:	bne	22764 <__read_chk@plt+0x1c2e0>
   226fc:	mov	r1, sp
   22700:	mov	r0, r4
   22704:	bl	322f4 <__read_chk@plt+0x2be70>
   22708:	ldr	r2, [sp]
   2270c:	mov	r1, r0
   22710:	mov	r0, r7
   22714:	bl	324d8 <__read_chk@plt+0x2c054>
   22718:	mov	r0, r4
   2271c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22720:	ldr	r2, [sp, #44]	; 0x2c
   22724:	mov	r0, r6
   22728:	ldr	r3, [r5]
   2272c:	cmp	r2, r3
   22730:	bne	227d0 <__read_chk@plt+0x1c34c>
   22734:	add	sp, sp, #48	; 0x30
   22738:	pop	{r4, r5, r6, r7, r8, pc}
   2273c:	bl	6214 <__errno_location@plt>
   22740:	ldr	r7, [r0]
   22744:	mov	r8, r0
   22748:	cmp	r7, #32
   2274c:	beq	227a8 <__read_chk@plt+0x1c324>
   22750:	mov	r0, r4
   22754:	mvn	r6, #0
   22758:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2275c:	str	r7, [r8]
   22760:	b	22720 <__read_chk@plt+0x1c29c>
   22764:	bl	6214 <__errno_location@plt>
   22768:	mvn	r6, #0
   2276c:	ldr	r8, [r0]
   22770:	mov	r7, r0
   22774:	mov	r0, r8
   22778:	bl	5740 <strerror@plt>
   2277c:	ldr	r1, [pc, #88]	; 227dc <__read_chk@plt+0x1c358>
   22780:	add	r1, pc, r1
   22784:	add	r1, r1, #256	; 0x100
   22788:	mov	r2, r0
   2278c:	ldr	r0, [pc, #76]	; 227e0 <__read_chk@plt+0x1c35c>
   22790:	add	r0, pc, r0
   22794:	bl	402b0 <__read_chk@plt+0x39e2c>
   22798:	mov	r0, r4
   2279c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   227a0:	str	r8, [r7]
   227a4:	b	22720 <__read_chk@plt+0x1c29c>
   227a8:	mov	r0, r7
   227ac:	bl	5740 <strerror@plt>
   227b0:	ldr	r1, [pc, #44]	; 227e4 <__read_chk@plt+0x1c360>
   227b4:	add	r1, pc, r1
   227b8:	add	r1, r1, #256	; 0x100
   227bc:	mov	r2, r0
   227c0:	ldr	r0, [pc, #32]	; 227e8 <__read_chk@plt+0x1c364>
   227c4:	add	r0, pc, r0
   227c8:	bl	402b0 <__read_chk@plt+0x39e2c>
   227cc:	b	22750 <__read_chk@plt+0x1c2cc>
   227d0:	bl	5d64 <__stack_chk_fail@plt>
   227d4:	andeq	lr, r9, r8, ror #4
   227d8:	andeq	r0, r0, r8, asr #11
   227dc:	muleq	r6, r8, r4
   227e0:	andeq	r3, r6, r8, ror #29
   227e4:	andeq	r3, r6, r4, ror #8
   227e8:	muleq	r6, r8, lr
   227ec:	ldr	r3, [pc, #360]	; 2295c <__read_chk@plt+0x1c4d8>
   227f0:	ldr	r2, [pc, #360]	; 22960 <__read_chk@plt+0x1c4dc>
   227f4:	add	r3, pc, r3
   227f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   227fc:	mov	r7, r0
   22800:	ldr	r6, [r3, r2]
   22804:	sub	sp, sp, #52	; 0x34
   22808:	ldr	r8, [pc, #340]	; 22964 <__read_chk@plt+0x1c4e0>
   2280c:	add	r4, sp, #4
   22810:	ldr	r0, [pc, #336]	; 22968 <__read_chk@plt+0x1c4e4>
   22814:	add	r8, pc, r8
   22818:	ldr	r3, [r6]
   2281c:	add	r8, r8, #280	; 0x118
   22820:	ldr	r5, [pc, #324]	; 2296c <__read_chk@plt+0x1c4e8>
   22824:	add	r0, pc, r0
   22828:	mov	r1, r8
   2282c:	str	r3, [sp, #44]	; 0x2c
   22830:	add	r5, pc, r5
   22834:	bl	402b0 <__read_chk@plt+0x39e2c>
   22838:	mov	r0, r4
   2283c:	bl	25f94 <__read_chk@plt+0x1fb10>
   22840:	mov	r0, r4
   22844:	mov	r1, #268435460	; 0x10000004
   22848:	bl	32050 <__read_chk@plt+0x2bbcc>
   2284c:	mov	r0, r4
   22850:	ldr	r1, [r5, #4]
   22854:	bl	32050 <__read_chk@plt+0x2bbcc>
   22858:	mov	r0, r7
   2285c:	mov	r1, r4
   22860:	bl	223b4 <__read_chk@plt+0x1bf30>
   22864:	subs	r9, r0, #0
   22868:	bne	2290c <__read_chk@plt+0x1c488>
   2286c:	mov	r0, r4
   22870:	bl	2634c <__read_chk@plt+0x1fec8>
   22874:	mov	r0, r7
   22878:	mov	r1, r4
   2287c:	bl	2268c <__read_chk@plt+0x1c208>
   22880:	subs	r7, r0, #0
   22884:	mov	r0, r4
   22888:	bne	228fc <__read_chk@plt+0x1c478>
   2288c:	bl	31ecc <__read_chk@plt+0x2ba48>
   22890:	cmp	r0, #-2147483643	; 0x80000005
   22894:	mov	r0, r4
   22898:	bne	22940 <__read_chk@plt+0x1c4bc>
   2289c:	bl	31ecc <__read_chk@plt+0x2ba48>
   228a0:	ldr	r2, [r5, #4]
   228a4:	cmp	r0, r2
   228a8:	bne	2292c <__read_chk@plt+0x1c4a8>
   228ac:	mov	r0, r4
   228b0:	bl	31ecc <__read_chk@plt+0x2ba48>
   228b4:	mov	r7, r0
   228b8:	mov	r0, r4
   228bc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   228c0:	ldr	r0, [pc, #168]	; 22970 <__read_chk@plt+0x1c4ec>
   228c4:	mov	r1, r8
   228c8:	mov	r2, r7
   228cc:	add	r0, pc, r0
   228d0:	bl	402b0 <__read_chk@plt+0x39e2c>
   228d4:	ldr	r3, [r5, #4]
   228d8:	mov	r0, r7
   228dc:	add	r3, r3, #1
   228e0:	str	r3, [r5, #4]
   228e4:	ldr	r1, [sp, #44]	; 0x2c
   228e8:	ldr	r3, [r6]
   228ec:	cmp	r1, r3
   228f0:	bne	22908 <__read_chk@plt+0x1c484>
   228f4:	add	sp, sp, #52	; 0x34
   228f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   228fc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22900:	mov	r0, r9
   22904:	b	228e4 <__read_chk@plt+0x1c460>
   22908:	bl	5d64 <__stack_chk_fail@plt>
   2290c:	bl	6214 <__errno_location@plt>
   22910:	ldr	r0, [r0]
   22914:	bl	5740 <strerror@plt>
   22918:	mov	r1, r8
   2291c:	mov	r2, r0
   22920:	ldr	r0, [pc, #76]	; 22974 <__read_chk@plt+0x1c4f0>
   22924:	add	r0, pc, r0
   22928:	bl	3dae8 <__read_chk@plt+0x37664>
   2292c:	mov	r3, r0
   22930:	ldr	r0, [pc, #64]	; 22978 <__read_chk@plt+0x1c4f4>
   22934:	mov	r1, r8
   22938:	add	r0, pc, r0
   2293c:	bl	3dae8 <__read_chk@plt+0x37664>
   22940:	mov	r1, r7
   22944:	bl	3215c <__read_chk@plt+0x2bcd8>
   22948:	mov	r1, r8
   2294c:	mov	r2, r0
   22950:	ldr	r0, [pc, #36]	; 2297c <__read_chk@plt+0x1c4f8>
   22954:	add	r0, pc, r0
   22958:	bl	3dae8 <__read_chk@plt+0x37664>
   2295c:	andeq	lr, r9, r8, lsl #2
   22960:	andeq	r0, r0, r8, asr #11
   22964:	andeq	r3, r6, r4, lsl #8
   22968:	andeq	r3, r6, r0, ror lr
   2296c:	andeq	lr, r9, r4, lsl #30
   22970:	andeq	r3, r6, r0, asr #28
   22974:	andeq	r3, r6, r0, lsl #27
   22978:	andeq	r3, r6, r4, lsr #27
   2297c:	andeq	r3, r6, r8, ror #26
   22980:	push	{r4, r5, r6, lr}
   22984:	mov	r6, r0
   22988:	bl	6214 <__errno_location@plt>
   2298c:	ldr	r3, [pc, #36]	; 229b8 <__read_chk@plt+0x1c534>
   22990:	add	r3, pc, r3
   22994:	mov	r4, r0
   22998:	ldr	r5, [r0]
   2299c:	ldr	r0, [r3, #8]
   229a0:	cmp	r0, #1
   229a4:	bls	229b0 <__read_chk@plt+0x1c52c>
   229a8:	mov	r1, r6
   229ac:	bl	5ba8 <kill@plt>
   229b0:	str	r5, [r4]
   229b4:	pop	{r4, r5, r6, pc}
   229b8:	andeq	lr, r9, r4, lsr #27
   229bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   229c0:	mov	r7, r2
   229c4:	ldr	r6, [pc, #872]	; 22d34 <__read_chk@plt+0x1c8b0>
   229c8:	mov	fp, r1
   229cc:	ldr	r2, [pc, #868]	; 22d38 <__read_chk@plt+0x1c8b4>
   229d0:	mov	r1, r3
   229d4:	add	r6, pc, r6
   229d8:	mov	r5, r3
   229dc:	sub	sp, sp, #52	; 0x34
   229e0:	mov	r9, r0
   229e4:	ldr	sl, [r6, r2]
   229e8:	mov	r0, r7
   229ec:	ldr	r3, [sl]
   229f0:	str	r3, [sp, #44]	; 0x2c
   229f4:	bl	20758 <__read_chk@plt+0x1a2d4>
   229f8:	cmp	fp, #0
   229fc:	mov	r8, r0
   22a00:	beq	22b20 <__read_chk@plt+0x1c69c>
   22a04:	ldr	r0, [pc, #816]	; 22d3c <__read_chk@plt+0x1c8b8>
   22a08:	mov	r2, r8
   22a0c:	ldr	r1, [pc, #812]	; 22d40 <__read_chk@plt+0x1c8bc>
   22a10:	add	r4, sp, #4
   22a14:	add	r0, pc, r0
   22a18:	add	r1, pc, r1
   22a1c:	bl	401e0 <__read_chk@plt+0x39d5c>
   22a20:	mov	r0, r8
   22a24:	bl	55a8 <free@plt>
   22a28:	mov	r0, r4
   22a2c:	bl	25f94 <__read_chk@plt+0x1fb10>
   22a30:	mov	r1, #268435463	; 0x10000007
   22a34:	mov	r0, r4
   22a38:	bl	32050 <__read_chk@plt+0x2bbcc>
   22a3c:	ldr	r3, [pc, #768]	; 22d44 <__read_chk@plt+0x1c8c0>
   22a40:	mov	r0, r4
   22a44:	add	r3, pc, r3
   22a48:	ldr	r1, [r3, #4]
   22a4c:	bl	32050 <__read_chk@plt+0x2bbcc>
   22a50:	mov	r1, r7
   22a54:	mov	r0, r4
   22a58:	bl	32050 <__read_chk@plt+0x2bbcc>
   22a5c:	ldr	r1, [r5, #8]
   22a60:	cmp	r1, #0
   22a64:	beq	22bf4 <__read_chk@plt+0x1c770>
   22a68:	mov	r0, r4
   22a6c:	bl	3235c <__read_chk@plt+0x2bed8>
   22a70:	ldr	r1, [r5, #4]
   22a74:	mov	r0, r4
   22a78:	bl	32050 <__read_chk@plt+0x2bbcc>
   22a7c:	ldr	r1, [r5, #20]
   22a80:	cmp	r1, #0
   22a84:	beq	22c14 <__read_chk@plt+0x1c790>
   22a88:	mov	r0, r4
   22a8c:	bl	3235c <__read_chk@plt+0x2bed8>
   22a90:	mov	r0, r4
   22a94:	ldr	r1, [r5, #16]
   22a98:	bl	32050 <__read_chk@plt+0x2bbcc>
   22a9c:	mov	r0, r9
   22aa0:	mov	r1, r4
   22aa4:	bl	223b4 <__read_chk@plt+0x1bf30>
   22aa8:	cmp	r0, #0
   22aac:	bne	22cd8 <__read_chk@plt+0x1c854>
   22ab0:	mov	r0, r4
   22ab4:	bl	2634c <__read_chk@plt+0x1fec8>
   22ab8:	mov	r0, r9
   22abc:	mov	r1, r4
   22ac0:	bl	2268c <__read_chk@plt+0x1c208>
   22ac4:	subs	r7, r0, #0
   22ac8:	mov	r0, r4
   22acc:	bne	22cbc <__read_chk@plt+0x1c838>
   22ad0:	bl	31ecc <__read_chk@plt+0x2ba48>
   22ad4:	mov	r8, r0
   22ad8:	mov	r0, r4
   22adc:	bl	31ecc <__read_chk@plt+0x2ba48>
   22ae0:	ldr	r3, [pc, #608]	; 22d48 <__read_chk@plt+0x1c8c4>
   22ae4:	add	r3, pc, r3
   22ae8:	ldr	r2, [r3, #4]
   22aec:	cmp	r0, r2
   22af0:	bne	22d00 <__read_chk@plt+0x1c87c>
   22af4:	sub	r3, r8, #-2147483647	; 0x80000001
   22af8:	cmp	r3, #6
   22afc:	addls	pc, pc, r3, lsl #2
   22b00:	b	22c94 <__read_chk@plt+0x1c810>
   22b04:	b	22bbc <__read_chk@plt+0x1c738>
   22b08:	b	22c28 <__read_chk@plt+0x1c7a4>
   22b0c:	b	22c58 <__read_chk@plt+0x1c7d4>
   22b10:	b	22c94 <__read_chk@plt+0x1c810>
   22b14:	b	22c94 <__read_chk@plt+0x1c810>
   22b18:	b	22c94 <__read_chk@plt+0x1c810>
   22b1c:	b	22b54 <__read_chk@plt+0x1c6d0>
   22b20:	ldr	r0, [pc, #548]	; 22d4c <__read_chk@plt+0x1c8c8>
   22b24:	mov	r2, r8
   22b28:	ldr	r1, [pc, #544]	; 22d50 <__read_chk@plt+0x1c8cc>
   22b2c:	add	r4, sp, #4
   22b30:	add	r0, pc, r0
   22b34:	add	r1, pc, r1
   22b38:	bl	401e0 <__read_chk@plt+0x39d5c>
   22b3c:	mov	r0, r8
   22b40:	bl	55a8 <free@plt>
   22b44:	mov	r0, r4
   22b48:	bl	25f94 <__read_chk@plt+0x1fb10>
   22b4c:	mov	r1, #268435462	; 0x10000006
   22b50:	b	22a34 <__read_chk@plt+0x1c5b0>
   22b54:	cmp	fp, #0
   22b58:	bne	22d1c <__read_chk@plt+0x1c898>
   22b5c:	mov	r0, r4
   22b60:	bl	31ecc <__read_chk@plt+0x2ba48>
   22b64:	ldr	r2, [r5, #12]
   22b68:	cmp	r2, #0
   22b6c:	mov	r1, r0
   22b70:	str	r0, [r5, #24]
   22b74:	beq	22cc8 <__read_chk@plt+0x1c844>
   22b78:	ldr	r0, [pc, #468]	; 22d54 <__read_chk@plt+0x1c8d0>
   22b7c:	ldr	r3, [r5, #16]
   22b80:	add	r0, pc, r0
   22b84:	bl	40178 <__read_chk@plt+0x39cf4>
   22b88:	ldr	r3, [pc, #456]	; 22d58 <__read_chk@plt+0x1c8d4>
   22b8c:	add	r3, pc, r3
   22b90:	ldr	r3, [r3, #12]
   22b94:	cmp	r3, #5
   22b98:	bne	22bbc <__read_chk@plt+0x1c738>
   22b9c:	ldr	r0, [pc, #440]	; 22d5c <__read_chk@plt+0x1c8d8>
   22ba0:	mov	r1, #1
   22ba4:	ldr	r2, [pc, #436]	; 22d60 <__read_chk@plt+0x1c8dc>
   22ba8:	ldr	r3, [r5, #24]
   22bac:	ldr	r0, [r6, r0]
   22bb0:	add	r2, pc, r2
   22bb4:	ldr	r0, [r0]
   22bb8:	bl	58a8 <__fprintf_chk@plt>
   22bbc:	mov	r0, r4
   22bc0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22bc4:	ldr	r3, [pc, #408]	; 22d64 <__read_chk@plt+0x1c8e0>
   22bc8:	add	r3, pc, r3
   22bcc:	ldr	r2, [r3, #4]
   22bd0:	add	r2, r2, #1
   22bd4:	str	r2, [r3, #4]
   22bd8:	ldr	r2, [sp, #44]	; 0x2c
   22bdc:	mov	r0, r7
   22be0:	ldr	r3, [sl]
   22be4:	cmp	r2, r3
   22be8:	bne	22cd4 <__read_chk@plt+0x1c850>
   22bec:	add	sp, sp, #52	; 0x34
   22bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22bf4:	ldr	r1, [r5]
   22bf8:	cmp	r1, #0
   22bfc:	beq	22cb0 <__read_chk@plt+0x1c82c>
   22c00:	ldrb	r3, [r1]
   22c04:	cmp	r3, #0
   22c08:	ldreq	r1, [pc, #344]	; 22d68 <__read_chk@plt+0x1c8e4>
   22c0c:	addeq	r1, pc, r1
   22c10:	b	22a68 <__read_chk@plt+0x1c5e4>
   22c14:	ldr	r1, [r5, #12]
   22c18:	cmp	r1, #0
   22c1c:	ldreq	r1, [pc, #328]	; 22d6c <__read_chk@plt+0x1c8e8>
   22c20:	addeq	r1, pc, r1
   22c24:	b	22a88 <__read_chk@plt+0x1c604>
   22c28:	mov	r1, #0
   22c2c:	mov	r0, r4
   22c30:	bl	3215c <__read_chk@plt+0x2bcd8>
   22c34:	mvn	r7, #0
   22c38:	mov	r5, r0
   22c3c:	mov	r0, r4
   22c40:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22c44:	ldr	r0, [pc, #292]	; 22d70 <__read_chk@plt+0x1c8ec>
   22c48:	mov	r1, r5
   22c4c:	add	r0, pc, r0
   22c50:	bl	4005c <__read_chk@plt+0x39bd8>
   22c54:	b	22bd8 <__read_chk@plt+0x1c754>
   22c58:	mov	r1, #0
   22c5c:	mov	r0, r4
   22c60:	bl	3215c <__read_chk@plt+0x2bcd8>
   22c64:	mvn	r7, #0
   22c68:	mov	r5, r0
   22c6c:	mov	r0, r4
   22c70:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22c74:	ldr	r1, [pc, #248]	; 22d74 <__read_chk@plt+0x1c8f0>
   22c78:	ldr	r0, [pc, #248]	; 22d78 <__read_chk@plt+0x1c8f4>
   22c7c:	mov	r2, r5
   22c80:	add	r1, pc, r1
   22c84:	add	r0, pc, r0
   22c88:	add	r1, r1, #308	; 0x134
   22c8c:	bl	4005c <__read_chk@plt+0x39bd8>
   22c90:	b	22bd8 <__read_chk@plt+0x1c754>
   22c94:	ldr	r1, [pc, #224]	; 22d7c <__read_chk@plt+0x1c8f8>
   22c98:	mov	r2, r8
   22c9c:	ldr	r0, [pc, #220]	; 22d80 <__read_chk@plt+0x1c8fc>
   22ca0:	add	r1, pc, r1
   22ca4:	add	r0, pc, r0
   22ca8:	add	r1, r1, #308	; 0x134
   22cac:	bl	3dae8 <__read_chk@plt+0x37664>
   22cb0:	ldr	r1, [pc, #204]	; 22d84 <__read_chk@plt+0x1c900>
   22cb4:	add	r1, pc, r1
   22cb8:	b	22a68 <__read_chk@plt+0x1c5e4>
   22cbc:	mvn	r7, #0
   22cc0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   22cc4:	b	22bd8 <__read_chk@plt+0x1c754>
   22cc8:	ldr	r2, [pc, #184]	; 22d88 <__read_chk@plt+0x1c904>
   22ccc:	add	r2, pc, r2
   22cd0:	b	22b78 <__read_chk@plt+0x1c6f4>
   22cd4:	bl	5d64 <__stack_chk_fail@plt>
   22cd8:	bl	6214 <__errno_location@plt>
   22cdc:	ldr	r0, [r0]
   22ce0:	bl	5740 <strerror@plt>
   22ce4:	ldr	r1, [pc, #160]	; 22d8c <__read_chk@plt+0x1c908>
   22ce8:	add	r1, pc, r1
   22cec:	add	r1, r1, #308	; 0x134
   22cf0:	mov	r2, r0
   22cf4:	ldr	r0, [pc, #148]	; 22d90 <__read_chk@plt+0x1c90c>
   22cf8:	add	r0, pc, r0
   22cfc:	bl	3dae8 <__read_chk@plt+0x37664>
   22d00:	ldr	r1, [pc, #140]	; 22d94 <__read_chk@plt+0x1c910>
   22d04:	mov	r3, r0
   22d08:	ldr	r0, [pc, #136]	; 22d98 <__read_chk@plt+0x1c914>
   22d0c:	add	r1, pc, r1
   22d10:	add	r0, pc, r0
   22d14:	add	r1, r1, #308	; 0x134
   22d18:	bl	3dae8 <__read_chk@plt+0x37664>
   22d1c:	ldr	r1, [pc, #120]	; 22d9c <__read_chk@plt+0x1c918>
   22d20:	ldr	r0, [pc, #120]	; 22da0 <__read_chk@plt+0x1c91c>
   22d24:	add	r1, pc, r1
   22d28:	add	r0, pc, r0
   22d2c:	add	r1, r1, #308	; 0x134
   22d30:	bl	3dae8 <__read_chk@plt+0x37664>
   22d34:	andeq	sp, r9, r8, lsr #30
   22d38:	andeq	r0, r0, r8, asr #11
   22d3c:			; <UNDEFINED> instruction: 0x00063db0
   22d40:	andeq	r3, r6, r0, asr #27
   22d44:	strdeq	lr, [r9], -r0
   22d48:	andeq	lr, r9, r0, asr ip
   22d4c:	muleq	r6, r4, ip
   22d50:			; <UNDEFINED> instruction: 0x00063cb4
   22d54:	andeq	fp, r5, ip, lsl r8
   22d58:	andeq	lr, r9, r8, lsr #23
   22d5c:	andeq	r0, r0, r0, asr #13
   22d60:	muleq	r6, r8, fp
   22d64:	andeq	lr, r9, ip, ror #22
   22d68:	andeq	r7, r6, r0, lsl #27
   22d6c:	andeq	sp, r5, ip, ror #3
   22d70:	andeq	r3, r6, r0, lsl #22
   22d74:	muleq	r6, r8, pc	; <UNPREDICTABLE>
   22d78:	strdeq	r3, [r6], -r0
   22d7c:	andeq	r2, r6, r8, ror pc
   22d80:	strdeq	r3, [r6], -r4
   22d84:	andeq	sp, r5, r8, asr r1
   22d88:	andeq	sp, r5, r0, asr #2
   22d8c:	andeq	r2, r6, r0, lsr pc
   22d90:	andeq	r3, r6, ip, lsr #19
   22d94:	andeq	r2, r6, ip, lsl #30
   22d98:	andeq	r3, r6, ip, asr #19
   22d9c:	strdeq	r2, [r6], -r4
   22da0:	strdeq	r3, [r6], -r8
   22da4:	push	{r4, r5, r6, r7, r8, lr}
   22da8:	subs	r8, r1, #0
   22dac:	ldr	r2, [pc, #248]	; 22eac <__read_chk@plt+0x1ca28>
   22db0:	sub	sp, sp, #8
   22db4:	ldr	r3, [pc, #244]	; 22eb0 <__read_chk@plt+0x1ca2c>
   22db8:	mov	r7, r0
   22dbc:	add	r2, pc, r2
   22dc0:	add	r3, pc, r3
   22dc4:	ldreq	r2, [pc, #232]	; 22eb4 <__read_chk@plt+0x1ca30>
   22dc8:	addeq	r2, pc, r2
   22dcc:	ldr	ip, [pc, #228]	; 22eb8 <__read_chk@plt+0x1ca34>
   22dd0:	mov	r5, #0
   22dd4:	ldr	r1, [pc, #224]	; 22ebc <__read_chk@plt+0x1ca38>
   22dd8:	ldr	r0, [pc, #224]	; 22ec0 <__read_chk@plt+0x1ca3c>
   22ddc:	ldr	r4, [r3, ip]
   22de0:	add	r1, pc, r1
   22de4:	add	r0, pc, r0
   22de8:	add	r1, r1, #328	; 0x148
   22dec:	ldr	ip, [r4, #2908]	; 0xb5c
   22df0:	ldr	r3, [r4, #2900]	; 0xb54
   22df4:	str	ip, [sp]
   22df8:	bl	402b0 <__read_chk@plt+0x39e2c>
   22dfc:	ldr	r3, [r4, #2900]	; 0xb54
   22e00:	cmp	r3, #0
   22e04:	ble	22e54 <__read_chk@plt+0x1c9d0>
   22e08:	mov	r6, r5
   22e0c:	ldr	r3, [r4, #2904]	; 0xb58
   22e10:	mov	r1, r8
   22e14:	mov	r0, r7
   22e18:	add	r3, r3, r6, lsl #5
   22e1c:	ldr	r2, [r3, #16]
   22e20:	cmp	r2, #0
   22e24:	movne	r2, #1
   22e28:	moveq	r2, #3
   22e2c:	bl	229bc <__read_chk@plt+0x1c538>
   22e30:	mov	r1, #1
   22e34:	cmp	r0, #0
   22e38:	mov	r0, r6
   22e3c:	mvnne	r5, #0
   22e40:	bl	7cfd8 <__read_chk@plt+0x76b54>
   22e44:	ldr	r3, [r4, #2900]	; 0xb54
   22e48:	cmp	r3, r0
   22e4c:	mov	r6, r0
   22e50:	bgt	22e0c <__read_chk@plt+0x1c988>
   22e54:	ldr	r3, [r4, #2908]	; 0xb5c
   22e58:	cmp	r3, #0
   22e5c:	ble	22ea0 <__read_chk@plt+0x1ca1c>
   22e60:	mov	r6, #0
   22e64:	ldr	r3, [r4, #2912]	; 0xb60
   22e68:	mov	r1, r8
   22e6c:	mov	r2, #2
   22e70:	mov	r0, r7
   22e74:	add	r3, r3, r6, lsl #5
   22e78:	bl	229bc <__read_chk@plt+0x1c538>
   22e7c:	mov	r1, #1
   22e80:	cmp	r0, #0
   22e84:	mov	r0, r6
   22e88:	mvnne	r5, #0
   22e8c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   22e90:	ldr	r3, [r4, #2908]	; 0xb5c
   22e94:	cmp	r3, r0
   22e98:	mov	r6, r0
   22e9c:	bgt	22e64 <__read_chk@plt+0x1c9e0>
   22ea0:	mov	r0, r5
   22ea4:	add	sp, sp, #8
   22ea8:	pop	{r4, r5, r6, r7, r8, pc}
   22eac:	andeq	fp, r5, r8, asr #17
   22eb0:	andeq	sp, r9, ip, lsr fp
   22eb4:	andeq	r5, r6, r4, lsr #20
   22eb8:	andeq	r0, r0, r4, ror r6
   22ebc:	andeq	r2, r6, r8, lsr lr
   22ec0:	andeq	r3, r6, r4, lsl sl
   22ec4:	push	{r3, r4, r5, r6, r7, lr}
   22ec8:	mov	r7, r0
   22ecc:	ldr	r6, [pc, #200]	; 22f9c <__read_chk@plt+0x1cb18>
   22ed0:	mov	r5, r3
   22ed4:	ldr	r0, [pc, #196]	; 22fa0 <__read_chk@plt+0x1cb1c>
   22ed8:	add	r6, pc, r6
   22edc:	ldr	r2, [r1, #4]
   22ee0:	add	r6, r6, #348	; 0x15c
   22ee4:	add	r0, pc, r0
   22ee8:	ldr	r4, [pc, #180]	; 22fa4 <__read_chk@plt+0x1cb20>
   22eec:	mov	r1, r6
   22ef0:	bl	40248 <__read_chk@plt+0x39dc4>
   22ef4:	ldr	r3, [pc, #172]	; 22fa8 <__read_chk@plt+0x1cb24>
   22ef8:	add	r4, pc, r4
   22efc:	ldr	r3, [r4, r3]
   22f00:	ldr	r3, [r3, #3996]	; 0xf9c
   22f04:	sub	r3, r3, #3
   22f08:	cmp	r3, #1
   22f0c:	bls	22f40 <__read_chk@plt+0x1cabc>
   22f10:	ldr	r3, [pc, #148]	; 22fac <__read_chk@plt+0x1cb28>
   22f14:	mov	r0, r5
   22f18:	mov	r1, #-2147483647	; 0x80000001
   22f1c:	mov	r2, #1
   22f20:	ldr	r3, [r4, r3]
   22f24:	str	r2, [r3]
   22f28:	bl	32050 <__read_chk@plt+0x2bbcc>
   22f2c:	mov	r0, r5
   22f30:	mov	r1, r7
   22f34:	bl	32050 <__read_chk@plt+0x2bbcc>
   22f38:	mov	r0, #0
   22f3c:	pop	{r3, r4, r5, r6, r7, pc}
   22f40:	ldr	r3, [pc, #104]	; 22fb0 <__read_chk@plt+0x1cb2c>
   22f44:	ldr	r0, [pc, #104]	; 22fb4 <__read_chk@plt+0x1cb30>
   22f48:	ldr	r3, [r4, r3]
   22f4c:	add	r0, pc, r0
   22f50:	ldr	r1, [r3]
   22f54:	bl	47790 <__read_chk@plt+0x4130c>
   22f58:	cmp	r0, #0
   22f5c:	bne	22f10 <__read_chk@plt+0x1ca8c>
   22f60:	ldr	r0, [pc, #80]	; 22fb8 <__read_chk@plt+0x1cb34>
   22f64:	mov	r1, r6
   22f68:	add	r0, pc, r0
   22f6c:	bl	40248 <__read_chk@plt+0x39dc4>
   22f70:	mov	r0, r5
   22f74:	mov	r1, #-2147483646	; 0x80000002
   22f78:	bl	32050 <__read_chk@plt+0x2bbcc>
   22f7c:	mov	r0, r5
   22f80:	mov	r1, r7
   22f84:	bl	32050 <__read_chk@plt+0x2bbcc>
   22f88:	ldr	r1, [pc, #44]	; 22fbc <__read_chk@plt+0x1cb38>
   22f8c:	mov	r0, r5
   22f90:	add	r1, pc, r1
   22f94:	bl	3235c <__read_chk@plt+0x2bed8>
   22f98:	b	22f38 <__read_chk@plt+0x1cab4>
   22f9c:	andeq	r2, r6, r0, asr #26
   22fa0:	andeq	r3, r6, ip, lsr r9
   22fa4:	andeq	sp, r9, r4, lsl #20
   22fa8:	andeq	r0, r0, r4, ror r6
   22fac:	andeq	r0, r0, r8, asr #13
   22fb0:	strdeq	r0, [r0], -r4
   22fb4:	strdeq	r3, [r6], -r8
   22fb8:	andeq	r3, r6, r0, lsl #18
   22fbc:	andeq	r3, r6, r8, asr #6
   22fc0:	push	{r4, r5, r6, r7, r8, lr}
   22fc4:	mov	r8, r0
   22fc8:	ldr	r7, [pc, #248]	; 230c8 <__read_chk@plt+0x1cc44>
   22fcc:	mov	r6, r3
   22fd0:	ldr	r0, [pc, #244]	; 230cc <__read_chk@plt+0x1cc48>
   22fd4:	add	r7, pc, r7
   22fd8:	ldr	r2, [r1, #4]
   22fdc:	add	r7, r7, #372	; 0x174
   22fe0:	add	r0, pc, r0
   22fe4:	ldr	r5, [pc, #228]	; 230d0 <__read_chk@plt+0x1cc4c>
   22fe8:	mov	r1, r7
   22fec:	bl	401e0 <__read_chk@plt+0x39d5c>
   22ff0:	ldr	r3, [pc, #220]	; 230d4 <__read_chk@plt+0x1cc50>
   22ff4:	add	r5, pc, r5
   22ff8:	ldr	r4, [r5, r3]
   22ffc:	ldr	r3, [r4, #3996]	; 0xf9c
   23000:	sub	r3, r3, #3
   23004:	cmp	r3, #1
   23008:	bls	2306c <__read_chk@plt+0x1cbe8>
   2300c:	ldr	r5, [pc, #196]	; 230d8 <__read_chk@plt+0x1cc54>
   23010:	add	r5, pc, r5
   23014:	ldr	r0, [r5, #16]
   23018:	cmp	r0, #0
   2301c:	beq	2304c <__read_chk@plt+0x1cbc8>
   23020:	bl	37414 <__read_chk@plt+0x30f90>
   23024:	bl	15674 <__read_chk@plt+0xf1f0>
   23028:	ldr	r0, [r4, #3992]	; 0xf98
   2302c:	bl	55a8 <free@plt>
   23030:	ldr	r2, [pc, #164]	; 230dc <__read_chk@plt+0x1cc58>
   23034:	mov	r3, #0
   23038:	mvn	r1, #0
   2303c:	add	r2, pc, r2
   23040:	str	r3, [r4, #3992]	; 0xf98
   23044:	str	r3, [r5, #16]
   23048:	str	r1, [r2]
   2304c:	mov	r0, r6
   23050:	mov	r1, #-2147483647	; 0x80000001
   23054:	bl	32050 <__read_chk@plt+0x2bbcc>
   23058:	mov	r0, r6
   2305c:	mov	r1, r8
   23060:	bl	32050 <__read_chk@plt+0x2bbcc>
   23064:	mov	r0, #0
   23068:	pop	{r4, r5, r6, r7, r8, pc}
   2306c:	ldr	r3, [pc, #108]	; 230e0 <__read_chk@plt+0x1cc5c>
   23070:	ldr	r0, [pc, #108]	; 230e4 <__read_chk@plt+0x1cc60>
   23074:	ldr	r3, [r5, r3]
   23078:	add	r0, pc, r0
   2307c:	ldr	r1, [r3]
   23080:	bl	47790 <__read_chk@plt+0x4130c>
   23084:	cmp	r0, #0
   23088:	bne	2300c <__read_chk@plt+0x1cb88>
   2308c:	ldr	r0, [pc, #84]	; 230e8 <__read_chk@plt+0x1cc64>
   23090:	mov	r1, r7
   23094:	add	r0, pc, r0
   23098:	bl	40248 <__read_chk@plt+0x39dc4>
   2309c:	mov	r0, r6
   230a0:	mov	r1, #-2147483646	; 0x80000002
   230a4:	bl	32050 <__read_chk@plt+0x2bbcc>
   230a8:	mov	r0, r6
   230ac:	mov	r1, r8
   230b0:	bl	32050 <__read_chk@plt+0x2bbcc>
   230b4:	ldr	r1, [pc, #48]	; 230ec <__read_chk@plt+0x1cc68>
   230b8:	mov	r0, r6
   230bc:	add	r1, pc, r1
   230c0:	bl	3235c <__read_chk@plt+0x2bed8>
   230c4:	b	23064 <__read_chk@plt+0x1cbe0>
   230c8:	andeq	r2, r6, r4, asr #24
   230cc:	andeq	r3, r6, r8, lsr #17
   230d0:	andeq	sp, r9, r8, lsl #18
   230d4:	andeq	r0, r0, r4, ror r6
   230d8:	andeq	lr, r9, r4, lsr #14
   230dc:	muleq	r9, r4, r0
   230e0:	strdeq	r0, [r0], -r4
   230e4:	andeq	r3, r6, r0, lsr r8
   230e8:	andeq	r3, r6, r0, asr r8
   230ec:	andeq	r3, r6, ip, lsl r2
   230f0:	push	{r4, r5, r6, lr}
   230f4:	mov	r6, r0
   230f8:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   230fc:	ldr	r5, [pc, #132]	; 23188 <__read_chk@plt+0x1cd04>
   23100:	mov	r2, r6
   23104:	add	r5, pc, r5
   23108:	add	r5, r5, #400	; 0x190
   2310c:	mov	r1, r5
   23110:	mov	r4, r0
   23114:	ldr	r0, [pc, #112]	; 2318c <__read_chk@plt+0x1cd08>
   23118:	add	r0, pc, r0
   2311c:	bl	402b0 <__read_chk@plt+0x39e2c>
   23120:	cmp	r4, #0
   23124:	beq	2315c <__read_chk@plt+0x1ccd8>
   23128:	ldr	r0, [r4, #40]	; 0x28
   2312c:	cmn	r0, #1
   23130:	beq	23150 <__read_chk@plt+0x1cccc>
   23134:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   23138:	subs	r2, r0, #0
   2313c:	beq	23170 <__read_chk@plt+0x1ccec>
   23140:	mvn	r3, #0
   23144:	str	r3, [r4, #40]	; 0x28
   23148:	str	r3, [r2, #8]
   2314c:	bl	411d4 <__read_chk@plt+0x3ad50>
   23150:	ldr	r0, [r4, #4]
   23154:	pop	{r4, r5, r6, lr}
   23158:	b	37fb8 <__read_chk@plt+0x31b34>
   2315c:	ldr	r0, [pc, #44]	; 23190 <__read_chk@plt+0x1cd0c>
   23160:	mov	r1, r5
   23164:	mov	r2, r6
   23168:	add	r0, pc, r0
   2316c:	bl	3dae8 <__read_chk@plt+0x37664>
   23170:	ldr	r0, [pc, #28]	; 23194 <__read_chk@plt+0x1cd10>
   23174:	mov	r1, r5
   23178:	ldr	r2, [r4, #4]
   2317c:	add	r0, pc, r0
   23180:	ldr	r3, [r4, #40]	; 0x28
   23184:	bl	3dae8 <__read_chk@plt+0x37664>
   23188:	andeq	r2, r6, r4, lsl fp
   2318c:	andeq	r3, r6, r0, asr #9
   23190:	andeq	r3, r6, ip, lsl #9
   23194:	andeq	r3, r6, r8, lsl #15
   23198:	rsbs	r2, r0, #1
   2319c:	push	{r3, lr}
   231a0:	movcc	r2, #0
   231a4:	rsbs	r3, r1, #1
   231a8:	movcc	r3, #0
   231ac:	ands	ip, r2, r3
   231b0:	bne	231d4 <__read_chk@plt+0x1cd50>
   231b4:	orrs	r3, r2, r3
   231b8:	bne	231cc <__read_chk@plt+0x1cd48>
   231bc:	bl	61d8 <strcmp@plt>
   231c0:	rsbs	r0, r0, #1
   231c4:	movcc	r0, #0
   231c8:	pop	{r3, pc}
   231cc:	mov	r0, ip
   231d0:	pop	{r3, pc}
   231d4:	mov	r0, #1
   231d8:	pop	{r3, pc}
   231dc:	push	{r3, r4, r5, lr}
   231e0:	mov	r5, r0
   231e4:	mov	r4, r1
   231e8:	ldr	r0, [r0]
   231ec:	ldr	r1, [r1]
   231f0:	bl	23198 <__read_chk@plt+0x1cd14>
   231f4:	cmp	r0, #0
   231f8:	popeq	{r3, r4, r5, pc}
   231fc:	ldr	r0, [r5, #8]
   23200:	ldr	r1, [r4, #8]
   23204:	bl	23198 <__read_chk@plt+0x1cd14>
   23208:	cmp	r0, #0
   2320c:	popeq	{r3, r4, r5, pc}
   23210:	ldr	r2, [r5, #4]
   23214:	ldr	r3, [r4, #4]
   23218:	cmp	r2, r3
   2321c:	beq	23228 <__read_chk@plt+0x1cda4>
   23220:	mov	r0, #0
   23224:	pop	{r3, r4, r5, pc}
   23228:	ldr	r0, [r5, #12]
   2322c:	ldr	r1, [r4, #12]
   23230:	bl	23198 <__read_chk@plt+0x1cd14>
   23234:	cmp	r0, #0
   23238:	popeq	{r3, r4, r5, pc}
   2323c:	ldr	r0, [r5, #20]
   23240:	ldr	r1, [r4, #20]
   23244:	bl	23198 <__read_chk@plt+0x1cd14>
   23248:	cmp	r0, #0
   2324c:	popeq	{r3, r4, r5, pc}
   23250:	ldr	r0, [r5, #16]
   23254:	ldr	r3, [r4, #16]
   23258:	subs	r3, r0, r3
   2325c:	rsbs	r0, r3, #0
   23260:	adcs	r0, r0, r3
   23264:	pop	{r3, r4, r5, pc}
   23268:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2326c:	mov	r4, r2
   23270:	ldr	r7, [pc, #996]	; 2365c <__read_chk@plt+0x1d1d8>
   23274:	sub	sp, sp, #76	; 0x4c
   23278:	ldr	r2, [pc, #992]	; 23660 <__read_chk@plt+0x1d1dc>
   2327c:	mov	r8, r1
   23280:	add	r7, pc, r7
   23284:	str	r0, [sp, #16]
   23288:	str	r3, [sp, #8]
   2328c:	add	r0, sp, #24
   23290:	ldr	r2, [r7, r2]
   23294:	mov	r1, r4
   23298:	mov	r3, #0
   2329c:	str	r3, [sp, #36]	; 0x24
   232a0:	str	r3, [sp, #40]	; 0x28
   232a4:	str	r2, [sp, #4]
   232a8:	ldr	r2, [r2]
   232ac:	str	r3, [sp, #44]	; 0x2c
   232b0:	str	r3, [sp, #48]	; 0x30
   232b4:	str	r2, [sp, #68]	; 0x44
   232b8:	str	r3, [sp, #52]	; 0x34
   232bc:	str	r3, [sp, #56]	; 0x38
   232c0:	str	r3, [sp, #60]	; 0x3c
   232c4:	str	r3, [sp, #64]	; 0x40
   232c8:	bl	31e78 <__read_chk@plt+0x2b9f4>
   232cc:	subs	r5, r0, #0
   232d0:	bne	234c4 <__read_chk@plt+0x1d040>
   232d4:	mov	r0, r4
   232d8:	mov	r1, r5
   232dc:	bl	320c0 <__read_chk@plt+0x2bc3c>
   232e0:	subs	r6, r0, #0
   232e4:	beq	234c4 <__read_chk@plt+0x1d040>
   232e8:	mov	r1, r4
   232ec:	add	r0, sp, #28
   232f0:	bl	31e78 <__read_chk@plt+0x2b9f4>
   232f4:	subs	r1, r0, #0
   232f8:	bne	234cc <__read_chk@plt+0x1d048>
   232fc:	mov	r0, r4
   23300:	bl	320c0 <__read_chk@plt+0x2bc3c>
   23304:	subs	r5, r0, #0
   23308:	beq	234cc <__read_chk@plt+0x1d048>
   2330c:	mov	r1, r4
   23310:	add	r0, sp, #32
   23314:	bl	31e78 <__read_chk@plt+0x2b9f4>
   23318:	cmp	r0, #0
   2331c:	bne	234cc <__read_chk@plt+0x1d048>
   23320:	ldr	r3, [sp, #28]
   23324:	movw	r2, #65535	; 0xffff
   23328:	cmn	r3, #2
   2332c:	cmpne	r3, r2
   23330:	bhi	234cc <__read_chk@plt+0x1d048>
   23334:	ldr	r3, [sp, #32]
   23338:	cmn	r3, #2
   2333c:	cmpne	r3, r2
   23340:	bhi	234cc <__read_chk@plt+0x1d048>
   23344:	ldrb	r3, [r6]
   23348:	cmp	r3, #0
   2334c:	beq	235e4 <__read_chk@plt+0x1d160>
   23350:	ldrb	r3, [r5]
   23354:	cmp	r3, #0
   23358:	beq	235d4 <__read_chk@plt+0x1d150>
   2335c:	mov	r3, #0
   23360:	ldr	r2, [sp, #28]
   23364:	str	r3, [sp, #36]	; 0x24
   23368:	add	r4, sp, #36	; 0x24
   2336c:	str	r3, [sp, #44]	; 0x2c
   23370:	cmn	r2, #2
   23374:	str	r3, [sp, #48]	; 0x30
   23378:	mov	r1, r4
   2337c:	str	r3, [sp, #56]	; 0x38
   23380:	str	r3, [sp, #60]	; 0x3c
   23384:	str	r3, [sp, #64]	; 0x40
   23388:	ldr	r3, [sp, #32]
   2338c:	ldr	r0, [sp, #24]
   23390:	ldr	r8, [r8, #4]
   23394:	str	r2, [sp, #40]	; 0x28
   23398:	streq	r6, [sp, #44]	; 0x2c
   2339c:	strne	r6, [sp, #36]	; 0x24
   233a0:	cmn	r3, #2
   233a4:	str	r3, [sp, #52]	; 0x34
   233a8:	streq	r5, [sp, #56]	; 0x38
   233ac:	strne	r5, [sp, #48]	; 0x30
   233b0:	bl	20758 <__read_chk@plt+0x1a2d4>
   233b4:	ldr	r1, [pc, #680]	; 23664 <__read_chk@plt+0x1d1e0>
   233b8:	mov	r2, r8
   233bc:	add	r1, pc, r1
   233c0:	add	r1, r1, #432	; 0x1b0
   233c4:	str	r0, [sp, #12]
   233c8:	mov	r3, r0
   233cc:	ldr	r0, [pc, #660]	; 23668 <__read_chk@plt+0x1d1e4>
   233d0:	add	r0, pc, r0
   233d4:	bl	40248 <__read_chk@plt+0x39dc4>
   233d8:	ldr	r8, [sp, #24]
   233dc:	cmp	r8, #2
   233e0:	beq	2345c <__read_chk@plt+0x1cfd8>
   233e4:	cmp	r8, #3
   233e8:	beq	234f4 <__read_chk@plt+0x1d070>
   233ec:	cmp	r8, #1
   233f0:	beq	234f4 <__read_chk@plt+0x1d070>
   233f4:	ldr	r4, [pc, #624]	; 2366c <__read_chk@plt+0x1d1e8>
   233f8:	add	r4, pc, r4
   233fc:	ldr	r0, [sp, #8]
   23400:	mov	r1, #-2147483645	; 0x80000003
   23404:	bl	32050 <__read_chk@plt+0x2bbcc>
   23408:	ldr	r0, [sp, #8]
   2340c:	ldr	r1, [sp, #16]
   23410:	bl	32050 <__read_chk@plt+0x2bbcc>
   23414:	mov	r1, r4
   23418:	ldr	r0, [sp, #8]
   2341c:	mov	r4, #0
   23420:	bl	3235c <__read_chk@plt+0x2bed8>
   23424:	ldr	r0, [sp, #12]
   23428:	bl	55a8 <free@plt>
   2342c:	mov	r0, r6
   23430:	bl	55a8 <free@plt>
   23434:	mov	r0, r5
   23438:	bl	55a8 <free@plt>
   2343c:	ldr	ip, [sp, #4]
   23440:	ldr	r2, [sp, #68]	; 0x44
   23444:	mov	r0, r4
   23448:	ldr	r3, [ip]
   2344c:	cmp	r2, r3
   23450:	bne	2364c <__read_chk@plt+0x1d1c8>
   23454:	add	sp, sp, #76	; 0x4c
   23458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2345c:	ldr	r3, [pc, #524]	; 23670 <__read_chk@plt+0x1d1ec>
   23460:	ldr	r3, [r7, r3]
   23464:	ldr	r7, [r3, #2908]	; 0xb5c
   23468:	cmp	r7, #0
   2346c:	ldrgt	r8, [r3, #2912]	; 0xb60
   23470:	movgt	sl, #0
   23474:	bgt	23498 <__read_chk@plt+0x1d014>
   23478:	b	23640 <__read_chk@plt+0x1d1bc>
   2347c:	mov	r0, sl
   23480:	mov	r1, #1
   23484:	bl	7cfd8 <__read_chk@plt+0x76b54>
   23488:	add	r8, r8, #32
   2348c:	cmp	r0, r7
   23490:	mov	sl, r0
   23494:	beq	23628 <__read_chk@plt+0x1d1a4>
   23498:	mov	r0, r4
   2349c:	mov	r1, r8
   234a0:	bl	231dc <__read_chk@plt+0x1cd58>
   234a4:	mov	fp, r8
   234a8:	cmp	r0, #0
   234ac:	beq	2347c <__read_chk@plt+0x1cff8>
   234b0:	cmp	r8, #0
   234b4:	bne	235f4 <__read_chk@plt+0x1d170>
   234b8:	ldr	r4, [pc, #436]	; 23674 <__read_chk@plt+0x1d1f0>
   234bc:	add	r4, pc, r4
   234c0:	b	233fc <__read_chk@plt+0x1cf78>
   234c4:	mov	r5, #0
   234c8:	mov	r6, r5
   234cc:	ldr	r1, [pc, #420]	; 23678 <__read_chk@plt+0x1d1f4>
   234d0:	mov	ip, #0
   234d4:	ldr	r0, [pc, #416]	; 2367c <__read_chk@plt+0x1d1f8>
   234d8:	mvn	r4, #0
   234dc:	add	r1, pc, r1
   234e0:	str	ip, [sp, #12]
   234e4:	add	r0, pc, r0
   234e8:	add	r1, r1, #432	; 0x1b0
   234ec:	bl	4005c <__read_chk@plt+0x39bd8>
   234f0:	b	23424 <__read_chk@plt+0x1cfa0>
   234f4:	ldr	r3, [pc, #372]	; 23670 <__read_chk@plt+0x1d1ec>
   234f8:	ldr	r3, [r7, r3]
   234fc:	ldr	r7, [r3, #2900]	; 0xb54
   23500:	str	r3, [sp, #20]
   23504:	cmp	r7, #0
   23508:	ble	23634 <__read_chk@plt+0x1d1b0>
   2350c:	ldr	sl, [r3, #2904]	; 0xb58
   23510:	mov	r9, #0
   23514:	b	23534 <__read_chk@plt+0x1d0b0>
   23518:	mov	r0, r9
   2351c:	mov	r1, #1
   23520:	bl	7cfd8 <__read_chk@plt+0x76b54>
   23524:	add	sl, sl, #32
   23528:	cmp	r0, r7
   2352c:	mov	r9, r0
   23530:	beq	2361c <__read_chk@plt+0x1d198>
   23534:	mov	r0, r4
   23538:	mov	r1, sl
   2353c:	bl	231dc <__read_chk@plt+0x1cd58>
   23540:	mov	fp, sl
   23544:	cmp	r0, #0
   23548:	beq	23518 <__read_chk@plt+0x1d094>
   2354c:	cmp	sl, #0
   23550:	beq	23650 <__read_chk@plt+0x1d1cc>
   23554:	cmp	r8, #2
   23558:	beq	235f4 <__read_chk@plt+0x1d170>
   2355c:	ldr	r3, [sp, #20]
   23560:	mov	r0, r4
   23564:	ldr	r1, [sp, #52]	; 0x34
   23568:	add	r2, r3, #24
   2356c:	bl	3a230 <__read_chk@plt+0x33dac>
   23570:	cmn	r0, #1
   23574:	beq	23610 <__read_chk@plt+0x1d18c>
   23578:	ldr	r0, [sp, #8]
   2357c:	mov	r1, #-2147483647	; 0x80000001
   23580:	bl	32050 <__read_chk@plt+0x2bbcc>
   23584:	ldr	r1, [sp, #16]
   23588:	ldr	r0, [sp, #8]
   2358c:	bl	32050 <__read_chk@plt+0x2bbcc>
   23590:	ldr	r0, [fp]
   23594:	bl	55a8 <free@plt>
   23598:	ldr	r0, [fp, #8]
   2359c:	bl	55a8 <free@plt>
   235a0:	ldr	r0, [fp, #12]
   235a4:	bl	55a8 <free@plt>
   235a8:	ldr	r0, [fp, #20]
   235ac:	bl	55a8 <free@plt>
   235b0:	mov	r3, #0
   235b4:	mov	r4, r3
   235b8:	str	r3, [fp, #12]
   235bc:	str	r3, [fp]
   235c0:	str	r3, [fp, #20]
   235c4:	str	r3, [fp, #8]
   235c8:	str	r3, [fp, #16]
   235cc:	str	r3, [fp, #4]
   235d0:	b	23424 <__read_chk@plt+0x1cfa0>
   235d4:	mov	r0, r5
   235d8:	mov	r5, r3
   235dc:	bl	55a8 <free@plt>
   235e0:	b	2335c <__read_chk@plt+0x1ced8>
   235e4:	mov	r0, r6
   235e8:	mov	r6, r3
   235ec:	bl	55a8 <free@plt>
   235f0:	b	23350 <__read_chk@plt+0x1cecc>
   235f4:	mov	r0, fp
   235f8:	bl	3a734 <__read_chk@plt+0x342b0>
   235fc:	cmn	r0, #1
   23600:	bne	23578 <__read_chk@plt+0x1d0f4>
   23604:	ldr	r4, [pc, #116]	; 23680 <__read_chk@plt+0x1d1fc>
   23608:	add	r4, pc, r4
   2360c:	b	233fc <__read_chk@plt+0x1cf78>
   23610:	ldr	r4, [pc, #108]	; 23684 <__read_chk@plt+0x1d200>
   23614:	add	r4, pc, r4
   23618:	b	233fc <__read_chk@plt+0x1cf78>
   2361c:	ldr	r4, [pc, #100]	; 23688 <__read_chk@plt+0x1d204>
   23620:	add	r4, pc, r4
   23624:	b	233fc <__read_chk@plt+0x1cf78>
   23628:	ldr	r4, [pc, #92]	; 2368c <__read_chk@plt+0x1d208>
   2362c:	add	r4, pc, r4
   23630:	b	233fc <__read_chk@plt+0x1cf78>
   23634:	ldr	r4, [pc, #84]	; 23690 <__read_chk@plt+0x1d20c>
   23638:	add	r4, pc, r4
   2363c:	b	233fc <__read_chk@plt+0x1cf78>
   23640:	ldr	r4, [pc, #76]	; 23694 <__read_chk@plt+0x1d210>
   23644:	add	r4, pc, r4
   23648:	b	233fc <__read_chk@plt+0x1cf78>
   2364c:	bl	5d64 <__stack_chk_fail@plt>
   23650:	ldr	r4, [pc, #64]	; 23698 <__read_chk@plt+0x1d214>
   23654:	add	r4, pc, r4
   23658:	b	233fc <__read_chk@plt+0x1cf78>
   2365c:	andeq	sp, r9, ip, ror r6
   23660:	andeq	r0, r0, r8, asr #11
   23664:	andeq	r2, r6, ip, asr r8
   23668:	andeq	r3, r6, r0, lsr #11
   2366c:	andeq	r3, r6, r4, ror #10
   23670:	andeq	r0, r0, r4, ror r6
   23674:	andeq	r3, r6, r0, lsr #9
   23678:	andeq	r2, r6, ip, lsr r7
   2367c:	ldrdeq	r2, [r6], -r8
   23680:	andeq	r3, r6, r8, lsr r3
   23684:	andeq	r3, r6, ip, lsl r3
   23688:	andeq	r3, r6, ip, lsr r3
   2368c:	andeq	r3, r6, r0, lsr r3
   23690:	andeq	r3, r6, r4, lsr #6
   23694:	andeq	r3, r6, r8, lsl r3
   23698:	andeq	r3, r6, r8, lsl #6
   2369c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   236a0:	mov	r6, r2
   236a4:	ldr	r4, [pc, #1664]	; 23d2c <__read_chk@plt+0x1d8a8>
   236a8:	sub	sp, sp, #84	; 0x54
   236ac:	ldr	r2, [pc, #1660]	; 23d30 <__read_chk@plt+0x1d8ac>
   236b0:	mov	r9, r0
   236b4:	add	r4, pc, r4
   236b8:	mov	sl, r1
   236bc:	add	r0, sp, #32
   236c0:	mov	r1, r6
   236c4:	ldr	r5, [r4, r2]
   236c8:	mov	r8, r3
   236cc:	mov	r3, #0
   236d0:	str	r3, [sp, #44]	; 0x2c
   236d4:	str	r3, [sp, #48]	; 0x30
   236d8:	ldr	r2, [r5]
   236dc:	str	r3, [sp, #52]	; 0x34
   236e0:	str	r3, [sp, #56]	; 0x38
   236e4:	str	r2, [sp, #76]	; 0x4c
   236e8:	str	r3, [sp, #60]	; 0x3c
   236ec:	str	r3, [sp, #64]	; 0x40
   236f0:	str	r3, [sp, #68]	; 0x44
   236f4:	str	r3, [sp, #72]	; 0x48
   236f8:	bl	31e78 <__read_chk@plt+0x2b9f4>
   236fc:	subs	r1, r0, #0
   23700:	bne	23728 <__read_chk@plt+0x1d2a4>
   23704:	mov	r0, r6
   23708:	bl	320c0 <__read_chk@plt+0x2bc3c>
   2370c:	subs	fp, r0, #0
   23710:	beq	23728 <__read_chk@plt+0x1d2a4>
   23714:	mov	r1, r6
   23718:	add	r0, sp, #36	; 0x24
   2371c:	bl	31e78 <__read_chk@plt+0x2b9f4>
   23720:	subs	r1, r0, #0
   23724:	beq	2378c <__read_chk@plt+0x1d308>
   23728:	ldr	r1, [pc, #1540]	; 23d34 <__read_chk@plt+0x1d8b0>
   2372c:	mvn	r6, #0
   23730:	ldr	r0, [pc, #1536]	; 23d38 <__read_chk@plt+0x1d8b4>
   23734:	mov	r7, #0
   23738:	add	r1, pc, r1
   2373c:	add	r0, pc, r0
   23740:	add	r1, r1, #456	; 0x1c8
   23744:	bl	4005c <__read_chk@plt+0x39bd8>
   23748:	mov	r0, r7
   2374c:	bl	55a8 <free@plt>
   23750:	ldr	r0, [sp, #44]	; 0x2c
   23754:	bl	55a8 <free@plt>
   23758:	ldr	r0, [sp, #52]	; 0x34
   2375c:	bl	55a8 <free@plt>
   23760:	ldr	r0, [sp, #56]	; 0x38
   23764:	bl	55a8 <free@plt>
   23768:	ldr	r0, [sp, #64]	; 0x40
   2376c:	bl	55a8 <free@plt>
   23770:	ldr	r2, [sp, #76]	; 0x4c
   23774:	mov	r0, r6
   23778:	ldr	r3, [r5]
   2377c:	cmp	r2, r3
   23780:	bne	23afc <__read_chk@plt+0x1d678>
   23784:	add	sp, sp, #84	; 0x54
   23788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2378c:	mov	r0, r6
   23790:	bl	320c0 <__read_chk@plt+0x2bc3c>
   23794:	cmp	r0, #0
   23798:	str	r0, [sp, #4]
   2379c:	beq	23728 <__read_chk@plt+0x1d2a4>
   237a0:	mov	r1, r6
   237a4:	add	r0, sp, #40	; 0x28
   237a8:	bl	31e78 <__read_chk@plt+0x2b9f4>
   237ac:	subs	r6, r0, #0
   237b0:	bne	23728 <__read_chk@plt+0x1d2a4>
   237b4:	ldr	r3, [sp, #36]	; 0x24
   237b8:	movw	r2, #65535	; 0xffff
   237bc:	cmn	r3, #2
   237c0:	cmpne	r3, r2
   237c4:	bhi	23728 <__read_chk@plt+0x1d2a4>
   237c8:	ldr	r3, [sp, #40]	; 0x28
   237cc:	cmn	r3, #2
   237d0:	cmpne	r3, r2
   237d4:	bhi	23728 <__read_chk@plt+0x1d2a4>
   237d8:	ldrb	r3, [fp]
   237dc:	cmp	r3, #0
   237e0:	beq	23a0c <__read_chk@plt+0x1d588>
   237e4:	ldr	r1, [sp, #4]
   237e8:	ldrb	r3, [r1]
   237ec:	cmp	r3, #0
   237f0:	beq	239fc <__read_chk@plt+0x1d578>
   237f4:	mov	r3, #0
   237f8:	ldr	r2, [sp, #36]	; 0x24
   237fc:	str	r3, [sp, #44]	; 0x2c
   23800:	add	r1, sp, #44	; 0x2c
   23804:	str	r3, [sp, #52]	; 0x34
   23808:	cmn	r2, #2
   2380c:	str	r3, [sp, #56]	; 0x38
   23810:	str	r3, [sp, #64]	; 0x40
   23814:	str	r3, [sp, #68]	; 0x44
   23818:	str	r3, [sp, #72]	; 0x48
   2381c:	ldr	r3, [sp, #40]	; 0x28
   23820:	streq	fp, [sp, #52]	; 0x34
   23824:	strne	fp, [sp, #44]	; 0x2c
   23828:	cmn	r3, #2
   2382c:	str	r2, [sp, #48]	; 0x30
   23830:	ldreq	r2, [sp, #4]
   23834:	str	r3, [sp, #60]	; 0x3c
   23838:	ldrne	r3, [sp, #4]
   2383c:	streq	r2, [sp, #64]	; 0x40
   23840:	ldr	r2, [sl, #4]
   23844:	ldr	r0, [sp, #32]
   23848:	strne	r3, [sp, #56]	; 0x38
   2384c:	str	r1, [sp, #12]
   23850:	str	r2, [sp]
   23854:	bl	20758 <__read_chk@plt+0x1a2d4>
   23858:	ldr	ip, [pc, #1244]	; 23d3c <__read_chk@plt+0x1d8b8>
   2385c:	ldr	r2, [sp]
   23860:	add	ip, pc, ip
   23864:	add	ip, ip, #456	; 0x1c8
   23868:	str	ip, [sp]
   2386c:	mov	r1, ip
   23870:	mov	r3, r0
   23874:	mov	r7, r0
   23878:	ldr	r0, [pc, #1216]	; 23d40 <__read_chk@plt+0x1d8bc>
   2387c:	add	r0, pc, r0
   23880:	bl	40248 <__read_chk@plt+0x39dc4>
   23884:	ldr	r2, [sp, #32]
   23888:	ldr	ip, [sp]
   2388c:	sub	r3, r2, #1
   23890:	cmp	r3, #2
   23894:	str	r2, [sp, #8]
   23898:	bhi	239b0 <__read_chk@plt+0x1d52c>
   2389c:	ldr	r3, [sp, #8]
   238a0:	cmp	r3, #3
   238a4:	beq	23a38 <__read_chk@plt+0x1d5b4>
   238a8:	ldr	r2, [sp, #48]	; 0x30
   238ac:	cmp	r2, #65536	; 0x10000
   238b0:	str	r2, [sp, #16]
   238b4:	bge	23a58 <__read_chk@plt+0x1d5d4>
   238b8:	ldr	r2, [sp, #60]	; 0x3c
   238bc:	cmp	r2, #65536	; 0x10000
   238c0:	bge	23a1c <__read_chk@plt+0x1d598>
   238c4:	ldr	r1, [sp, #8]
   238c8:	sub	r3, r1, #2
   238cc:	cmp	r3, #1
   238d0:	bls	23bdc <__read_chk@plt+0x1d758>
   238d4:	cmp	r2, #0
   238d8:	beq	23a1c <__read_chk@plt+0x1d598>
   238dc:	ldr	r3, [sp, #56]	; 0x38
   238e0:	cmp	r3, #0
   238e4:	beq	23c58 <__read_chk@plt+0x1d7d4>
   238e8:	ldr	r3, [sp, #8]
   238ec:	cmp	r3, #2
   238f0:	beq	23b00 <__read_chk@plt+0x1d67c>
   238f4:	ldr	r3, [pc, #1096]	; 23d44 <__read_chk@plt+0x1d8c0>
   238f8:	ldr	r3, [r4, r3]
   238fc:	str	r3, [sp, #4]
   23900:	ldr	r3, [r3, #2900]	; 0xb54
   23904:	cmp	r3, #0
   23908:	ble	23a80 <__read_chk@plt+0x1d5fc>
   2390c:	ldr	r1, [sp, #4]
   23910:	mov	fp, #0
   23914:	str	r4, [sp, #24]
   23918:	mov	r4, r3
   2391c:	mov	r3, r5
   23920:	str	r6, [sp, #20]
   23924:	ldr	r2, [r1, #2904]	; 0xb58
   23928:	mov	r5, fp
   2392c:	str	r7, [sp, #16]
   23930:	mov	fp, r3
   23934:	add	r7, sp, #44	; 0x2c
   23938:	mov	r6, r2
   2393c:	b	2395c <__read_chk@plt+0x1d4d8>
   23940:	mov	r0, r5
   23944:	mov	r1, #1
   23948:	bl	7cfd8 <__read_chk@plt+0x76b54>
   2394c:	add	r6, r6, #32
   23950:	cmp	r0, r4
   23954:	mov	r5, r0
   23958:	beq	23c80 <__read_chk@plt+0x1d7fc>
   2395c:	mov	r0, r7
   23960:	mov	r1, r6
   23964:	bl	231dc <__read_chk@plt+0x1cd58>
   23968:	cmp	r0, #0
   2396c:	beq	23940 <__read_chk@plt+0x1d4bc>
   23970:	ldr	r7, [sp, #16]
   23974:	mov	r5, fp
   23978:	ldr	r1, [pc, #968]	; 23d48 <__read_chk@plt+0x1d8c4>
   2397c:	mov	r6, #0
   23980:	ldr	r0, [pc, #964]	; 23d4c <__read_chk@plt+0x1d8c8>
   23984:	add	r1, pc, r1
   23988:	add	r0, pc, r0
   2398c:	add	r1, r1, #456	; 0x1c8
   23990:	bl	40248 <__read_chk@plt+0x39dc4>
   23994:	mov	r0, r8
   23998:	mov	r1, #-2147483647	; 0x80000001
   2399c:	bl	32050 <__read_chk@plt+0x2bbcc>
   239a0:	mov	r0, r8
   239a4:	mov	r1, r9
   239a8:	bl	32050 <__read_chk@plt+0x2bbcc>
   239ac:	b	23748 <__read_chk@plt+0x1d2c4>
   239b0:	ldr	r0, [pc, #920]	; 23d50 <__read_chk@plt+0x1d8cc>
   239b4:	mov	r1, ip
   239b8:	add	r0, pc, r0
   239bc:	bl	40110 <__read_chk@plt+0x39c8c>
   239c0:	mov	r0, fp
   239c4:	bl	55a8 <free@plt>
   239c8:	ldr	r0, [sp, #4]
   239cc:	bl	55a8 <free@plt>
   239d0:	mov	r0, r8
   239d4:	mov	r1, #-2147483645	; 0x80000003
   239d8:	bl	32050 <__read_chk@plt+0x2bbcc>
   239dc:	mov	r0, r8
   239e0:	mov	r1, r9
   239e4:	bl	32050 <__read_chk@plt+0x2bbcc>
   239e8:	ldr	r1, [pc, #868]	; 23d54 <__read_chk@plt+0x1d8d0>
   239ec:	mov	r0, r8
   239f0:	add	r1, pc, r1
   239f4:	bl	3235c <__read_chk@plt+0x2bed8>
   239f8:	b	23770 <__read_chk@plt+0x1d2ec>
   239fc:	mov	r0, r1
   23a00:	str	r3, [sp, #4]
   23a04:	bl	55a8 <free@plt>
   23a08:	b	237f4 <__read_chk@plt+0x1d370>
   23a0c:	mov	r0, fp
   23a10:	mov	fp, r6
   23a14:	bl	55a8 <free@plt>
   23a18:	b	237e4 <__read_chk@plt+0x1d360>
   23a1c:	ldr	r1, [pc, #820]	; 23d58 <__read_chk@plt+0x1d8d4>
   23a20:	ldr	r0, [pc, #820]	; 23d5c <__read_chk@plt+0x1d8d8>
   23a24:	add	r1, pc, r1
   23a28:	add	r0, pc, r0
   23a2c:	add	r1, r1, #456	; 0x1c8
   23a30:	bl	40110 <__read_chk@plt+0x39c8c>
   23a34:	b	239c0 <__read_chk@plt+0x1d53c>
   23a38:	ldr	r3, [sp, #52]	; 0x34
   23a3c:	cmp	r3, #0
   23a40:	beq	238a8 <__read_chk@plt+0x1d424>
   23a44:	ldr	r0, [pc, #788]	; 23d60 <__read_chk@plt+0x1d8dc>
   23a48:	mov	r1, ip
   23a4c:	add	r0, pc, r0
   23a50:	bl	40110 <__read_chk@plt+0x39c8c>
   23a54:	b	239c0 <__read_chk@plt+0x1d53c>
   23a58:	ldr	r1, [pc, #772]	; 23d64 <__read_chk@plt+0x1d8e0>
   23a5c:	ldr	r0, [pc, #772]	; 23d68 <__read_chk@plt+0x1d8e4>
   23a60:	add	r1, pc, r1
   23a64:	add	r0, pc, r0
   23a68:	add	r1, r1, #456	; 0x1c8
   23a6c:	bl	40110 <__read_chk@plt+0x39c8c>
   23a70:	b	239c0 <__read_chk@plt+0x1d53c>
   23a74:	ldr	r6, [sp, #24]
   23a78:	ldr	r4, [sp, #28]
   23a7c:	ldr	r5, [sp, #20]
   23a80:	ldr	r2, [sp, #4]
   23a84:	ldr	r3, [r2, #3996]	; 0xf9c
   23a88:	sub	r3, r3, #3
   23a8c:	cmp	r3, #1
   23a90:	ldrhi	r3, [sp, #8]
   23a94:	bls	23cbc <__read_chk@plt+0x1d838>
   23a98:	bic	r3, r3, #2
   23a9c:	add	r0, sp, #44	; 0x2c
   23aa0:	cmp	r3, #1
   23aa4:	bne	23bec <__read_chk@plt+0x1d768>
   23aa8:	ldr	r3, [sp, #4]
   23aac:	add	r1, r3, #24
   23ab0:	bl	3a438 <__read_chk@plt+0x33fb4>
   23ab4:	cmp	r0, #0
   23ab8:	bne	23c94 <__read_chk@plt+0x1d810>
   23abc:	ldr	r0, [pc, #680]	; 23d6c <__read_chk@plt+0x1d8e8>
   23ac0:	mov	r1, r7
   23ac4:	mov	r6, #0
   23ac8:	add	r0, pc, r0
   23acc:	bl	40110 <__read_chk@plt+0x39c8c>
   23ad0:	mov	r0, r8
   23ad4:	mov	r1, #-2147483645	; 0x80000003
   23ad8:	bl	32050 <__read_chk@plt+0x2bbcc>
   23adc:	mov	r0, r8
   23ae0:	mov	r1, r9
   23ae4:	bl	32050 <__read_chk@plt+0x2bbcc>
   23ae8:	ldr	r1, [pc, #640]	; 23d70 <__read_chk@plt+0x1d8ec>
   23aec:	mov	r0, r8
   23af0:	add	r1, pc, r1
   23af4:	bl	3235c <__read_chk@plt+0x2bed8>
   23af8:	b	23748 <__read_chk@plt+0x1d2c4>
   23afc:	bl	5d64 <__stack_chk_fail@plt>
   23b00:	ldr	r3, [pc, #572]	; 23d44 <__read_chk@plt+0x1d8c0>
   23b04:	ldr	r3, [r4, r3]
   23b08:	ldr	r2, [r3, #2908]	; 0xb5c
   23b0c:	str	r3, [sp, #4]
   23b10:	cmp	r2, #0
   23b14:	ble	23a80 <__read_chk@plt+0x1d5fc>
   23b18:	ldr	r3, [sp, #4]
   23b1c:	str	r6, [sp, #24]
   23b20:	add	r6, sp, #44	; 0x2c
   23b24:	str	r4, [sp, #28]
   23b28:	ldr	fp, [r3, #2912]	; 0xb60
   23b2c:	mov	r3, #0
   23b30:	str	r5, [sp, #20]
   23b34:	mov	r4, r3
   23b38:	mov	r5, r2
   23b3c:	b	23b5c <__read_chk@plt+0x1d6d8>
   23b40:	mov	r0, r4
   23b44:	mov	r1, #1
   23b48:	bl	7cfd8 <__read_chk@plt+0x76b54>
   23b4c:	add	fp, fp, #32
   23b50:	cmp	r0, r5
   23b54:	mov	r4, r0
   23b58:	beq	23a74 <__read_chk@plt+0x1d5f0>
   23b5c:	mov	r0, r6
   23b60:	mov	r1, fp
   23b64:	bl	231dc <__read_chk@plt+0x1cd58>
   23b68:	lsl	r2, r4, #5
   23b6c:	cmp	r0, #0
   23b70:	beq	23b40 <__read_chk@plt+0x1d6bc>
   23b74:	ldr	r3, [sp, #16]
   23b78:	ldr	r5, [sp, #20]
   23b7c:	cmp	r3, #0
   23b80:	bne	23978 <__read_chk@plt+0x1d4f4>
   23b84:	ldr	r1, [pc, #488]	; 23d74 <__read_chk@plt+0x1d8f0>
   23b88:	mov	r6, r3
   23b8c:	ldr	r0, [pc, #484]	; 23d78 <__read_chk@plt+0x1d8f4>
   23b90:	add	r1, pc, r1
   23b94:	str	r2, [sp]
   23b98:	add	r0, pc, r0
   23b9c:	add	r1, r1, #456	; 0x1c8
   23ba0:	bl	40248 <__read_chk@plt+0x39dc4>
   23ba4:	mov	r0, r8
   23ba8:	mov	r1, #-2147483641	; 0x80000007
   23bac:	bl	32050 <__read_chk@plt+0x2bbcc>
   23bb0:	mov	r0, r8
   23bb4:	mov	r1, r9
   23bb8:	bl	32050 <__read_chk@plt+0x2bbcc>
   23bbc:	ldr	r1, [sp, #4]
   23bc0:	ldr	r2, [sp]
   23bc4:	mov	r0, r8
   23bc8:	ldr	r3, [r1, #2912]	; 0xb60
   23bcc:	add	r2, r3, r2
   23bd0:	ldr	r1, [r2, #24]
   23bd4:	bl	32050 <__read_chk@plt+0x2bbcc>
   23bd8:	b	23748 <__read_chk@plt+0x1d2c4>
   23bdc:	ldr	r2, [sp, #8]
   23be0:	cmp	r2, #3
   23be4:	beq	238f4 <__read_chk@plt+0x1d470>
   23be8:	b	238dc <__read_chk@plt+0x1d458>
   23bec:	bl	3a4a4 <__read_chk@plt+0x34020>
   23bf0:	cmp	r0, #0
   23bf4:	str	r0, [sp, #72]	; 0x48
   23bf8:	blt	23abc <__read_chk@plt+0x1d638>
   23bfc:	add	r1, sp, #44	; 0x2c
   23c00:	ldr	r0, [sp, #4]
   23c04:	bl	c6d8 <__read_chk@plt+0x6254>
   23c08:	mov	r1, #12
   23c0c:	mov	r0, #1
   23c10:	bl	4935c <__read_chk@plt+0x42ed8>
   23c14:	ldr	r3, [sl, #4]
   23c18:	mvn	r1, #0
   23c1c:	stm	r0, {r3, r9}
   23c20:	mov	r4, r0
   23c24:	ldr	r3, [sp, #4]
   23c28:	ldr	r0, [r3, #2908]	; 0xb5c
   23c2c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   23c30:	mov	r1, r4
   23c34:	str	r0, [r4, #8]
   23c38:	ldr	r0, [pc, #316]	; 23d7c <__read_chk@plt+0x1d8f8>
   23c3c:	add	r0, pc, r0
   23c40:	bl	14878 <__read_chk@plt+0xe3f4>
   23c44:	mov	r3, #1
   23c48:	str	r3, [sl, #308]	; 0x134
   23c4c:	mov	r0, r7
   23c50:	bl	55a8 <free@plt>
   23c54:	b	23770 <__read_chk@plt+0x1d2ec>
   23c58:	ldr	r3, [sp, #64]	; 0x40
   23c5c:	cmp	r3, #0
   23c60:	bne	238e8 <__read_chk@plt+0x1d464>
   23c64:	ldr	r1, [pc, #276]	; 23d80 <__read_chk@plt+0x1d8fc>
   23c68:	ldr	r0, [pc, #276]	; 23d84 <__read_chk@plt+0x1d900>
   23c6c:	add	r1, pc, r1
   23c70:	add	r0, pc, r0
   23c74:	add	r1, r1, #456	; 0x1c8
   23c78:	bl	40110 <__read_chk@plt+0x39c8c>
   23c7c:	b	239c0 <__read_chk@plt+0x1d53c>
   23c80:	ldr	r6, [sp, #20]
   23c84:	mov	r5, fp
   23c88:	ldr	r7, [sp, #16]
   23c8c:	ldr	r4, [sp, #24]
   23c90:	b	23a80 <__read_chk@plt+0x1d5fc>
   23c94:	ldr	r0, [sp, #4]
   23c98:	add	r1, sp, #44	; 0x2c
   23c9c:	bl	c5d0 <__read_chk@plt+0x614c>
   23ca0:	mov	r0, r8
   23ca4:	mov	r1, #-2147483647	; 0x80000001
   23ca8:	bl	32050 <__read_chk@plt+0x2bbcc>
   23cac:	mov	r0, r8
   23cb0:	mov	r1, r9
   23cb4:	bl	32050 <__read_chk@plt+0x2bbcc>
   23cb8:	b	23c4c <__read_chk@plt+0x1d7c8>
   23cbc:	ldr	r3, [pc, #196]	; 23d88 <__read_chk@plt+0x1d904>
   23cc0:	mov	r1, r7
   23cc4:	ldr	r0, [pc, #192]	; 23d8c <__read_chk@plt+0x1d908>
   23cc8:	ldr	r3, [r4, r3]
   23ccc:	add	r0, pc, r0
   23cd0:	ldr	r2, [r3]
   23cd4:	bl	47790 <__read_chk@plt+0x4130c>
   23cd8:	cmp	r0, #0
   23cdc:	ldrne	r3, [sp, #32]
   23ce0:	bne	23a98 <__read_chk@plt+0x1d614>
   23ce4:	ldr	r1, [pc, #164]	; 23d90 <__read_chk@plt+0x1d90c>
   23ce8:	mov	r6, r0
   23cec:	ldr	r0, [pc, #160]	; 23d94 <__read_chk@plt+0x1d910>
   23cf0:	add	r1, pc, r1
   23cf4:	add	r0, pc, r0
   23cf8:	add	r1, r1, #456	; 0x1c8
   23cfc:	bl	40248 <__read_chk@plt+0x39dc4>
   23d00:	mov	r0, r8
   23d04:	mov	r1, #-2147483646	; 0x80000002
   23d08:	bl	32050 <__read_chk@plt+0x2bbcc>
   23d0c:	mov	r0, r8
   23d10:	mov	r1, r9
   23d14:	bl	32050 <__read_chk@plt+0x2bbcc>
   23d18:	ldr	r1, [pc, #120]	; 23d98 <__read_chk@plt+0x1d914>
   23d1c:	mov	r0, r8
   23d20:	add	r1, pc, r1
   23d24:	bl	3235c <__read_chk@plt+0x2bed8>
   23d28:	b	23748 <__read_chk@plt+0x1d2c4>
   23d2c:	andeq	sp, r9, r8, asr #4
   23d30:	andeq	r0, r0, r8, asr #11
   23d34:	andeq	r2, r6, r0, ror #9
   23d38:	andeq	r2, r6, r0, lsl #17
   23d3c:			; <UNDEFINED> instruction: 0x000623b8
   23d40:	andeq	r3, r6, r8, lsl r1
   23d44:	andeq	r0, r0, r4, ror r6
   23d48:	muleq	r6, r4, r2
   23d4c:	strdeq	r3, [r6], -r4
   23d50:	strdeq	r2, [r6], -r8
   23d54:	andeq	r2, r6, r0, ror #31
   23d58:	strdeq	r2, [r6], -r4
   23d5c:	andeq	r3, r6, ip, lsl r0
   23d60:	andeq	r2, r6, r0, lsr #31
   23d64:			; <UNDEFINED> instruction: 0x000621b8
   23d68:	andeq	r2, r6, r4, asr #31
   23d6c:	andeq	r3, r6, r0, lsr #32
   23d70:	andeq	r3, r6, r4, lsl r0
   23d74:	andeq	r2, r6, r8, lsl #1
   23d78:	andeq	r2, r6, r4, lsl #30
   23d7c:			; <UNDEFINED> instruction: 0xffffd704
   23d80:	andeq	r1, r6, ip, lsr #31
   23d84:	strdeq	r2, [r6], -r0
   23d88:	strdeq	r0, [r0], -r4
   23d8c:	andeq	r2, r6, ip, ror #27
   23d90:	andeq	r1, r6, r8, lsr #30
   23d94:	ldrdeq	r2, [r6], -r4
   23d98:			; <UNDEFINED> instruction: 0x000625b8
   23d9c:	ldr	ip, [pc, #232]	; 23e8c <__read_chk@plt+0x1da08>
   23da0:	mov	r3, r1
   23da4:	push	{r4, r5, r6, r7, r8, lr}
   23da8:	add	ip, pc, ip
   23dac:	ldr	lr, [pc, #220]	; 23e90 <__read_chk@plt+0x1da0c>
   23db0:	mov	r5, r0
   23db4:	ldr	r4, [pc, #216]	; 23e94 <__read_chk@plt+0x1da10>
   23db8:	sub	sp, sp, #48	; 0x30
   23dbc:	ldr	r2, [r0, #4]
   23dc0:	mov	r0, ip
   23dc4:	ldr	r6, [ip, lr]
   23dc8:	add	r4, pc, r4
   23dcc:	add	r4, r4, #480	; 0x1e0
   23dd0:	ldr	r0, [pc, #192]	; 23e98 <__read_chk@plt+0x1da14>
   23dd4:	mov	r7, r1
   23dd8:	ldr	ip, [r6]
   23ddc:	add	r0, pc, r0
   23de0:	mov	r1, r4
   23de4:	str	ip, [sp, #44]	; 0x2c
   23de8:	bl	402b0 <__read_chk@plt+0x39e2c>
   23dec:	ldr	r0, [r5, #40]	; 0x28
   23df0:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   23df4:	subs	r8, r0, #0
   23df8:	beq	23e70 <__read_chk@plt+0x1d9ec>
   23dfc:	add	r4, sp, #4
   23e00:	mov	r0, r4
   23e04:	bl	25f94 <__read_chk@plt+0x1fb10>
   23e08:	mov	r0, r4
   23e0c:	mov	r1, #-2147483644	; 0x80000004
   23e10:	bl	32050 <__read_chk@plt+0x2bbcc>
   23e14:	ldr	r1, [r5, #4]
   23e18:	mov	r0, r4
   23e1c:	bl	32050 <__read_chk@plt+0x2bbcc>
   23e20:	mov	r1, r7
   23e24:	mov	r0, r4
   23e28:	bl	32050 <__read_chk@plt+0x2bbcc>
   23e2c:	mov	r0, r4
   23e30:	bl	26838 <__read_chk@plt+0x203b4>
   23e34:	mov	r5, r0
   23e38:	mov	r0, r4
   23e3c:	bl	265d8 <__read_chk@plt+0x20154>
   23e40:	mov	r1, r5
   23e44:	mov	r2, r0
   23e48:	add	r0, r8, #104	; 0x68
   23e4c:	bl	32324 <__read_chk@plt+0x2bea0>
   23e50:	mov	r0, r4
   23e54:	bl	25fe8 <__read_chk@plt+0x1fb64>
   23e58:	ldr	r2, [sp, #44]	; 0x2c
   23e5c:	ldr	r3, [r6]
   23e60:	cmp	r2, r3
   23e64:	bne	23e88 <__read_chk@plt+0x1da04>
   23e68:	add	sp, sp, #48	; 0x30
   23e6c:	pop	{r4, r5, r6, r7, r8, pc}
   23e70:	ldr	r0, [pc, #36]	; 23e9c <__read_chk@plt+0x1da18>
   23e74:	mov	r1, r4
   23e78:	ldr	r2, [r5, #4]
   23e7c:	add	r0, pc, r0
   23e80:	ldr	r3, [r5, #40]	; 0x28
   23e84:	bl	3dae8 <__read_chk@plt+0x37664>
   23e88:	bl	5d64 <__stack_chk_fail@plt>
   23e8c:	andeq	ip, r9, r4, asr fp
   23e90:	andeq	r0, r0, r8, asr #11
   23e94:	andeq	r1, r6, r0, asr lr
   23e98:	andeq	r2, r6, r0, asr #26
   23e9c:	andeq	r2, r6, ip, asr #25
   23ea0:	ldr	r3, [pc, #208]	; 23f78 <__read_chk@plt+0x1daf4>
   23ea4:	ldr	r1, [pc, #208]	; 23f7c <__read_chk@plt+0x1daf8>
   23ea8:	add	r3, pc, r3
   23eac:	push	{r4, r5, r6, r7, lr}
   23eb0:	mov	r5, r0
   23eb4:	ldr	r6, [r3, r1]
   23eb8:	sub	sp, sp, #52	; 0x34
   23ebc:	ldr	r4, [pc, #188]	; 23f80 <__read_chk@plt+0x1dafc>
   23ec0:	ldr	r2, [r0, #4]
   23ec4:	add	r4, pc, r4
   23ec8:	ldr	r3, [r6]
   23ecc:	add	r4, r4, #500	; 0x1f4
   23ed0:	ldr	r0, [pc, #172]	; 23f84 <__read_chk@plt+0x1db00>
   23ed4:	mov	r1, r4
   23ed8:	add	r0, pc, r0
   23edc:	str	r3, [sp, #44]	; 0x2c
   23ee0:	bl	402b0 <__read_chk@plt+0x39e2c>
   23ee4:	ldr	r0, [r5, #40]	; 0x28
   23ee8:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   23eec:	subs	r7, r0, #0
   23ef0:	beq	23f5c <__read_chk@plt+0x1dad8>
   23ef4:	add	r4, sp, #4
   23ef8:	mov	r0, r4
   23efc:	bl	25f94 <__read_chk@plt+0x1fb10>
   23f00:	mov	r0, r4
   23f04:	mov	r1, #-2147483640	; 0x80000008
   23f08:	bl	32050 <__read_chk@plt+0x2bbcc>
   23f0c:	ldr	r1, [r5, #4]
   23f10:	mov	r0, r4
   23f14:	bl	32050 <__read_chk@plt+0x2bbcc>
   23f18:	mov	r0, r4
   23f1c:	bl	26838 <__read_chk@plt+0x203b4>
   23f20:	mov	r5, r0
   23f24:	mov	r0, r4
   23f28:	bl	265d8 <__read_chk@plt+0x20154>
   23f2c:	mov	r1, r5
   23f30:	mov	r2, r0
   23f34:	add	r0, r7, #104	; 0x68
   23f38:	bl	32324 <__read_chk@plt+0x2bea0>
   23f3c:	mov	r0, r4
   23f40:	bl	25fe8 <__read_chk@plt+0x1fb64>
   23f44:	ldr	r2, [sp, #44]	; 0x2c
   23f48:	ldr	r3, [r6]
   23f4c:	cmp	r2, r3
   23f50:	bne	23f74 <__read_chk@plt+0x1daf0>
   23f54:	add	sp, sp, #52	; 0x34
   23f58:	pop	{r4, r5, r6, r7, pc}
   23f5c:	ldr	r0, [pc, #36]	; 23f88 <__read_chk@plt+0x1db04>
   23f60:	mov	r1, r4
   23f64:	ldr	r2, [r5, #4]
   23f68:	add	r0, pc, r0
   23f6c:	ldr	r3, [r5, #40]	; 0x28
   23f70:	bl	3dae8 <__read_chk@plt+0x37664>
   23f74:	bl	5d64 <__stack_chk_fail@plt>
   23f78:	andeq	ip, r9, r4, asr sl
   23f7c:	andeq	r0, r0, r8, asr #11
   23f80:	andeq	r1, r6, r4, asr sp
   23f84:	muleq	r6, r8, ip
   23f88:	andeq	r2, r6, r0, ror #23
   23f8c:	ldr	r3, [pc, #672]	; 24234 <__read_chk@plt+0x1ddb0>
   23f90:	ldr	r1, [pc, #672]	; 24238 <__read_chk@plt+0x1ddb4>
   23f94:	add	r3, pc, r3
   23f98:	ldr	r2, [pc, #668]	; 2423c <__read_chk@plt+0x1ddb8>
   23f9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23fa0:	sub	sp, sp, #48	; 0x30
   23fa4:	ldr	r7, [r3, r1]
   23fa8:	ldr	r1, [r7]
   23fac:	str	r1, [sp, #44]	; 0x2c
   23fb0:	ldr	r5, [r3, r2]
   23fb4:	ldr	r8, [r5, #3992]	; 0xf98
   23fb8:	cmp	r8, #0
   23fbc:	beq	23fcc <__read_chk@plt+0x1db48>
   23fc0:	ldr	r3, [r5, #3996]	; 0xf9c
   23fc4:	cmp	r3, #0
   23fc8:	bne	23fe4 <__read_chk@plt+0x1db60>
   23fcc:	ldr	r2, [sp, #44]	; 0x2c
   23fd0:	ldr	r3, [r7]
   23fd4:	cmp	r2, r3
   23fd8:	bne	24204 <__read_chk@plt+0x1dd80>
   23fdc:	add	sp, sp, #48	; 0x30
   23fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23fe4:	ldr	r0, [pc, #596]	; 24240 <__read_chk@plt+0x1ddbc>
   23fe8:	add	r4, sp, #23
   23fec:	add	r6, sp, #39	; 0x27
   23ff0:	add	r0, pc, r0
   23ff4:	bl	401e0 <__read_chk@plt+0x39d5c>
   23ff8:	mov	r0, #62	; 0x3e
   23ffc:	bl	746c8 <__read_chk@plt+0x6e244>
   24000:	cmp	r0, #25
   24004:	addls	ip, r0, #97	; 0x61
   24008:	uxtbls	ip, ip
   2400c:	bls	24020 <__read_chk@plt+0x1db9c>
   24010:	cmp	r0, #51	; 0x33
   24014:	addls	r0, r0, #39	; 0x27
   24018:	subhi	r0, r0, #4
   2401c:	uxtb	ip, r0
   24020:	strb	ip, [r4, #1]!
   24024:	cmp	r4, r6
   24028:	bne	23ff8 <__read_chk@plt+0x1db74>
   2402c:	ldr	r1, [pc, #528]	; 24244 <__read_chk@plt+0x1ddc0>
   24030:	mov	r0, r5
   24034:	ldr	sl, [pc, #524]	; 24248 <__read_chk@plt+0x1ddc4>
   24038:	add	r3, sp, #24
   2403c:	mov	r4, #0
   24040:	add	r1, pc, r1
   24044:	mov	r2, r8
   24048:	str	r4, [r0, #3992]!	; 0xf98
   2404c:	add	sl, pc, sl
   24050:	strb	r4, [sp, #40]	; 0x28
   24054:	add	sl, sl, #524	; 0x20c
   24058:	bl	49430 <__read_chk@plt+0x42fac>
   2405c:	ldr	r0, [pc, #488]	; 2424c <__read_chk@plt+0x1ddc8>
   24060:	ldr	r2, [r5, #3992]	; 0xf98
   24064:	mov	r1, sl
   24068:	add	r0, pc, r0
   2406c:	ldr	r6, [pc, #476]	; 24250 <__read_chk@plt+0x1ddcc>
   24070:	bl	402b0 <__read_chk@plt+0x39e2c>
   24074:	mov	r0, #127	; 0x7f
   24078:	bl	601c <umask@plt>
   2407c:	mov	r2, r4
   24080:	mov	r1, #64	; 0x40
   24084:	add	r6, pc, r6
   24088:	mov	r9, r0
   2408c:	ldr	r0, [r5, #3992]	; 0xf98
   24090:	bl	4e204 <__read_chk@plt+0x47d80>
   24094:	str	r0, [r6]
   24098:	bl	6214 <__errno_location@plt>
   2409c:	mov	r4, r0
   240a0:	mov	r0, r9
   240a4:	ldr	r9, [r4]
   240a8:	bl	601c <umask@plt>
   240ac:	ldr	r3, [r6]
   240b0:	cmp	r3, #0
   240b4:	blt	24130 <__read_chk@plt+0x1dcac>
   240b8:	ldr	r0, [r5, #3992]	; 0xf98
   240bc:	mov	r1, r8
   240c0:	bl	58e4 <link@plt>
   240c4:	subs	r9, r0, #0
   240c8:	beq	24158 <__read_chk@plt+0x1dcd4>
   240cc:	ldr	r0, [r4]
   240d0:	cmp	r0, #17
   240d4:	bne	24208 <__read_chk@plt+0x1dd84>
   240d8:	ldr	r0, [pc, #372]	; 24254 <__read_chk@plt+0x1ddd0>
   240dc:	mov	r1, r8
   240e0:	add	r0, pc, r0
   240e4:	bl	4005c <__read_chk@plt+0x39bd8>
   240e8:	ldr	r0, [r5, #3992]	; 0xf98
   240ec:	bl	5b3c <unlink@plt>
   240f0:	ldr	r4, [pc, #352]	; 24258 <__read_chk@plt+0x1ddd4>
   240f4:	add	r4, pc, r4
   240f8:	ldr	r0, [r4]
   240fc:	cmn	r0, #1
   24100:	beq	24110 <__read_chk@plt+0x1dc8c>
   24104:	bl	5a1c <close@plt>
   24108:	mvn	r3, #0
   2410c:	str	r3, [r4]
   24110:	mov	r0, r8
   24114:	bl	55a8 <free@plt>
   24118:	ldr	r0, [r5, #3992]	; 0xf98
   2411c:	bl	55a8 <free@plt>
   24120:	mov	r3, #0
   24124:	str	r3, [r5, #3992]	; 0xf98
   24128:	str	r3, [r5, #3996]	; 0xf9c
   2412c:	b	23fcc <__read_chk@plt+0x1db48>
   24130:	cmp	r9, #36	; 0x24
   24134:	beq	241f0 <__read_chk@plt+0x1dd6c>
   24138:	cmp	r9, #22
   2413c:	cmpne	r9, #98	; 0x62
   24140:	bne	2422c <__read_chk@plt+0x1dda8>
   24144:	ldr	r0, [pc, #272]	; 2425c <__read_chk@plt+0x1ddd8>
   24148:	ldr	r1, [r5, #3992]	; 0xf98
   2414c:	add	r0, pc, r0
   24150:	bl	4005c <__read_chk@plt+0x39bd8>
   24154:	b	240f0 <__read_chk@plt+0x1dc6c>
   24158:	ldr	r0, [r5, #3992]	; 0xf98
   2415c:	bl	5b3c <unlink@plt>
   24160:	ldr	r0, [r5, #3992]	; 0xf98
   24164:	bl	55a8 <free@plt>
   24168:	ldr	r0, [r6]
   2416c:	str	r8, [r5, #3992]	; 0xf98
   24170:	bl	4c340 <__read_chk@plt+0x45ebc>
   24174:	ldr	r2, [r6]
   24178:	mov	r0, #2097152	; 0x200000
   2417c:	ldr	r3, [r5, #3992]	; 0xf98
   24180:	mvn	ip, #0
   24184:	str	r0, [sp, #4]
   24188:	mov	r0, #1
   2418c:	str	r0, [sp, #20]
   24190:	mov	r1, #32768	; 0x8000
   24194:	ldr	r0, [pc, #196]	; 24260 <__read_chk@plt+0x1dddc>
   24198:	str	ip, [sp]
   2419c:	str	r3, [sp, #16]
   241a0:	add	r0, pc, r0
   241a4:	mov	r3, r2
   241a8:	str	r1, [sp, #8]
   241ac:	str	r9, [sp, #12]
   241b0:	mov	r1, #15
   241b4:	bl	350e4 <__read_chk@plt+0x2ec60>
   241b8:	ldr	r3, [pc, #164]	; 24264 <__read_chk@plt+0x1dde0>
   241bc:	ldr	lr, [pc, #164]	; 24268 <__read_chk@plt+0x1dde4>
   241c0:	mov	r1, sl
   241c4:	add	r3, pc, r3
   241c8:	add	lr, pc, lr
   241cc:	mov	ip, r0
   241d0:	ldr	r2, [r0, #4]
   241d4:	str	r3, [r0, #300]	; 0x12c
   241d8:	ldr	r3, [r0, #36]	; 0x24
   241dc:	ldr	r0, [pc, #136]	; 2426c <__read_chk@plt+0x1dde8>
   241e0:	str	ip, [lr, #16]
   241e4:	add	r0, pc, r0
   241e8:	bl	402b0 <__read_chk@plt+0x39e2c>
   241ec:	b	23fcc <__read_chk@plt+0x1db48>
   241f0:	ldr	r0, [pc, #120]	; 24270 <__read_chk@plt+0x1ddec>
   241f4:	ldr	r1, [r5, #3992]	; 0xf98
   241f8:	add	r0, pc, r0
   241fc:	bl	4005c <__read_chk@plt+0x39bd8>
   24200:	b	240f0 <__read_chk@plt+0x1dc6c>
   24204:	bl	5d64 <__stack_chk_fail@plt>
   24208:	ldr	r4, [r5, #3992]	; 0xf98
   2420c:	bl	5740 <strerror@plt>
   24210:	mov	r1, sl
   24214:	mov	r3, r8
   24218:	mov	r2, r4
   2421c:	str	r0, [sp]
   24220:	ldr	r0, [pc, #76]	; 24274 <__read_chk@plt+0x1ddf0>
   24224:	add	r0, pc, r0
   24228:	bl	3dae8 <__read_chk@plt+0x37664>
   2422c:	mov	r0, #255	; 0xff
   24230:	bl	15704 <__read_chk@plt+0xf280>
   24234:	andeq	ip, r9, r8, ror #18
   24238:	andeq	r0, r0, r8, asr #11
   2423c:	andeq	r0, r0, r4, ror r6
   24240:	andeq	r2, r6, r4, lsr #23
   24244:	andeq	r2, r6, r8, ror fp
   24248:	andeq	r1, r6, ip, asr #23
   2424c:	andeq	r2, r6, r8, asr fp
   24250:	andeq	sp, r9, ip, asr #32
   24254:	andeq	r2, r6, r0, lsr fp
   24258:	ldrdeq	ip, [r9], -ip	; <UNPREDICTABLE>
   2425c:	andeq	r2, r6, r4, asr #21
   24260:	andeq	r2, r6, ip, asr #21
   24264:			; <UNDEFINED> instruction: 0xffffc734
   24268:	andeq	sp, r9, ip, ror #10
   2426c:	muleq	r6, r8, sl
   24270:	andeq	r2, r6, r8, ror #19
   24274:	andeq	r2, r6, r4, lsr #20
   24278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2427c:	sub	sp, sp, #180	; 0xb4
   24280:	ldr	r5, [pc, #4064]	; 25268 <__read_chk@plt+0x1ede4>
   24284:	mov	r4, r0
   24288:	ldr	r2, [pc, #4060]	; 2526c <__read_chk@plt+0x1ede8>
   2428c:	add	r5, pc, r5
   24290:	ldr	r3, [pc, #4056]	; 25270 <__read_chk@plt+0x1edec>
   24294:	ldr	sl, [r5, r2]
   24298:	add	r3, pc, r3
   2429c:	ldr	r1, [r3, #12]
   242a0:	ldr	r2, [sl]
   242a4:	cmp	r1, #0
   242a8:	str	r2, [sp, #172]	; 0xac
   242ac:	beq	244a0 <__read_chk@plt+0x1e01c>
   242b0:	ldr	r3, [pc, #4028]	; 25274 <__read_chk@plt+0x1edf0>
   242b4:	ldr	r6, [r5, r3]
   242b8:	ldr	r3, [r6, #3996]	; 0xf9c
   242bc:	cmp	r3, #2
   242c0:	beq	242f4 <__read_chk@plt+0x1de70>
   242c4:	cmp	r3, #4
   242c8:	beq	242f4 <__read_chk@plt+0x1de70>
   242cc:	cmp	r3, #0
   242d0:	beq	24300 <__read_chk@plt+0x1de7c>
   242d4:	mvn	r9, #0
   242d8:	ldr	r2, [sp, #172]	; 0xac
   242dc:	mov	r0, r9
   242e0:	ldr	r3, [sl]
   242e4:	cmp	r2, r3
   242e8:	bne	251c0 <__read_chk@plt+0x1ed3c>
   242ec:	add	sp, sp, #180	; 0xb4
   242f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   242f4:	ldr	r0, [pc, #3964]	; 25278 <__read_chk@plt+0x1edf4>
   242f8:	add	r0, pc, r0
   242fc:	bl	401e0 <__read_chk@plt+0x39d5c>
   24300:	add	r9, sp, #60	; 0x3c
   24304:	mov	r1, #0
   24308:	mov	r2, #110	; 0x6e
   2430c:	mov	r8, #1
   24310:	mov	r0, r9
   24314:	bl	5944 <memset@plt>
   24318:	mov	r0, r4
   2431c:	strh	r8, [sp, #60]	; 0x3c
   24320:	bl	6088 <strlen@plt>
   24324:	mov	r1, r4
   24328:	mov	r2, #108	; 0x6c
   2432c:	add	fp, r0, #3
   24330:	add	r0, sp, #62	; 0x3e
   24334:	bl	7ae18 <__read_chk@plt+0x74994>
   24338:	cmp	r0, #107	; 0x6b
   2433c:	bhi	251c4 <__read_chk@plt+0x1ed40>
   24340:	mov	r0, r8
   24344:	mov	r1, r8
   24348:	mov	r2, #0
   2434c:	bl	5d94 <socket@plt>
   24350:	subs	r7, r0, #0
   24354:	blt	251d8 <__read_chk@plt+0x1ed54>
   24358:	mov	r1, r9
   2435c:	mov	r2, fp
   24360:	bl	5f50 <connect@plt>
   24364:	cmn	r0, #1
   24368:	mov	r9, r0
   2436c:	beq	244c0 <__read_chk@plt+0x1e03c>
   24370:	add	r4, sp, #20
   24374:	mov	r0, r7
   24378:	bl	4c340 <__read_chk@plt+0x45ebc>
   2437c:	mov	r0, r4
   24380:	bl	25f94 <__read_chk@plt+0x1fb10>
   24384:	mov	r0, r4
   24388:	mov	r1, r8
   2438c:	bl	32050 <__read_chk@plt+0x2bbcc>
   24390:	mov	r0, r4
   24394:	mov	r1, #4
   24398:	bl	32050 <__read_chk@plt+0x2bbcc>
   2439c:	mov	r0, r7
   243a0:	mov	r1, r4
   243a4:	bl	223b4 <__read_chk@plt+0x1bf30>
   243a8:	cmp	r0, #0
   243ac:	bne	25598 <__read_chk@plt+0x1f114>
   243b0:	mov	r0, r4
   243b4:	bl	2634c <__read_chk@plt+0x1fec8>
   243b8:	mov	r0, r7
   243bc:	mov	r1, r4
   243c0:	bl	2268c <__read_chk@plt+0x1c208>
   243c4:	cmp	r0, #0
   243c8:	mov	r0, r4
   243cc:	bne	24bf8 <__read_chk@plt+0x1e774>
   243d0:	bl	31ecc <__read_chk@plt+0x2ba48>
   243d4:	cmp	r0, #1
   243d8:	bne	25218 <__read_chk@plt+0x1ed94>
   243dc:	mov	r0, r4
   243e0:	bl	31ecc <__read_chk@plt+0x2ba48>
   243e4:	cmp	r0, #4
   243e8:	mov	r2, r0
   243ec:	bne	25238 <__read_chk@plt+0x1edb4>
   243f0:	ldr	r1, [pc, #3716]	; 2527c <__read_chk@plt+0x1edf8>
   243f4:	ldr	r0, [pc, #3716]	; 25280 <__read_chk@plt+0x1edfc>
   243f8:	add	r1, pc, r1
   243fc:	ldr	fp, [pc, #3712]	; 25284 <__read_chk@plt+0x1ee00>
   24400:	add	r0, pc, r0
   24404:	add	r1, r1, #556	; 0x22c
   24408:	add	fp, pc, fp
   2440c:	bl	40248 <__read_chk@plt+0x39dc4>
   24410:	b	2444c <__read_chk@plt+0x1dfc8>
   24414:	mov	r1, #0
   24418:	bl	3215c <__read_chk@plt+0x2bcd8>
   2441c:	mov	r1, #0
   24420:	mov	r8, r0
   24424:	mov	r0, r4
   24428:	bl	3215c <__read_chk@plt+0x2bcd8>
   2442c:	mov	r1, r8
   24430:	mov	r9, r0
   24434:	mov	r0, fp
   24438:	bl	40248 <__read_chk@plt+0x39dc4>
   2443c:	mov	r0, r8
   24440:	bl	55a8 <free@plt>
   24444:	mov	r0, r9
   24448:	bl	55a8 <free@plt>
   2444c:	mov	r0, r4
   24450:	bl	265d8 <__read_chk@plt+0x20154>
   24454:	subs	r8, r0, #0
   24458:	mov	r0, r4
   2445c:	bne	24414 <__read_chk@plt+0x1df90>
   24460:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24464:	ldr	r3, [pc, #3612]	; 25288 <__read_chk@plt+0x1ee04>
   24468:	add	r3, pc, r3
   2446c:	ldr	r1, [r3, #12]
   24470:	sub	r3, r1, #1
   24474:	cmp	r3, #7
   24478:	addls	pc, pc, r3, lsl #2
   2447c:	b	249e0 <__read_chk@plt+0x1e55c>
   24480:	b	24604 <__read_chk@plt+0x1e180>
   24484:	b	24638 <__read_chk@plt+0x1e1b4>
   24488:	b	24660 <__read_chk@plt+0x1e1dc>
   2448c:	b	24700 <__read_chk@plt+0x1e27c>
   24490:	b	249b4 <__read_chk@plt+0x1e530>
   24494:	b	248c4 <__read_chk@plt+0x1e440>
   24498:	b	24984 <__read_chk@plt+0x1e500>
   2449c:	b	24554 <__read_chk@plt+0x1e0d0>
   244a0:	ldr	r2, [pc, #3532]	; 25274 <__read_chk@plt+0x1edf0>
   244a4:	ldr	r6, [r5, r2]
   244a8:	ldr	r2, [r6, #2920]	; 0xb68
   244ac:	cmp	r2, #0
   244b0:	movne	r2, #4
   244b4:	moveq	r2, #1
   244b8:	str	r2, [r3, #12]
   244bc:	b	242b8 <__read_chk@plt+0x1de34>
   244c0:	ldr	r3, [pc, #3524]	; 2528c <__read_chk@plt+0x1ee08>
   244c4:	add	r3, pc, r3
   244c8:	ldr	r3, [r3, #12]
   244cc:	cmp	r3, #1
   244d0:	beq	244dc <__read_chk@plt+0x1e058>
   244d4:	cmp	r3, #4
   244d8:	bne	25694 <__read_chk@plt+0x1f210>
   244dc:	bl	6214 <__errno_location@plt>
   244e0:	ldr	r0, [r0]
   244e4:	cmp	r0, #111	; 0x6f
   244e8:	beq	2452c <__read_chk@plt+0x1e0a8>
   244ec:	cmp	r0, #2
   244f0:	beq	24518 <__read_chk@plt+0x1e094>
   244f4:	bl	5740 <strerror@plt>
   244f8:	mov	r1, r4
   244fc:	mov	r2, r0
   24500:	ldr	r0, [pc, #3464]	; 25290 <__read_chk@plt+0x1ee0c>
   24504:	add	r0, pc, r0
   24508:	bl	4005c <__read_chk@plt+0x39bd8>
   2450c:	mov	r0, r7
   24510:	bl	5a1c <close@plt>
   24514:	b	242d8 <__read_chk@plt+0x1de54>
   24518:	ldr	r0, [pc, #3444]	; 25294 <__read_chk@plt+0x1ee10>
   2451c:	mov	r1, r4
   24520:	add	r0, pc, r0
   24524:	bl	401e0 <__read_chk@plt+0x39d5c>
   24528:	b	2450c <__read_chk@plt+0x1e088>
   2452c:	ldr	r3, [r6, #3996]	; 0xf9c
   24530:	cmp	r3, #0
   24534:	beq	244f4 <__read_chk@plt+0x1e070>
   24538:	ldr	r0, [pc, #3416]	; 25298 <__read_chk@plt+0x1ee14>
   2453c:	mov	r1, r4
   24540:	add	r0, pc, r0
   24544:	bl	401e0 <__read_chk@plt+0x39d5c>
   24548:	mov	r0, r4
   2454c:	bl	5b3c <unlink@plt>
   24550:	b	2450c <__read_chk@plt+0x1e088>
   24554:	ldr	r5, [pc, #3392]	; 2529c <__read_chk@plt+0x1ee18>
   24558:	mov	r0, r4
   2455c:	bl	25f94 <__read_chk@plt+0x1fb10>
   24560:	mov	r0, r4
   24564:	add	r5, pc, r5
   24568:	mov	r1, #268435471	; 0x1000000f
   2456c:	bl	32050 <__read_chk@plt+0x2bbcc>
   24570:	mov	r0, r4
   24574:	ldr	r1, [r5, #4]
   24578:	bl	32050 <__read_chk@plt+0x2bbcc>
   2457c:	mov	r0, r7
   24580:	mov	r1, r4
   24584:	bl	223b4 <__read_chk@plt+0x1bf30>
   24588:	cmp	r0, #0
   2458c:	bne	255e0 <__read_chk@plt+0x1f15c>
   24590:	mov	r0, r4
   24594:	bl	2634c <__read_chk@plt+0x1fec8>
   24598:	mov	r0, r7
   2459c:	mov	r1, r4
   245a0:	bl	2268c <__read_chk@plt+0x1c208>
   245a4:	subs	r6, r0, #0
   245a8:	mov	r0, r4
   245ac:	bne	24bf0 <__read_chk@plt+0x1e76c>
   245b0:	bl	31ecc <__read_chk@plt+0x2ba48>
   245b4:	cmp	r0, #-2147483633	; 0x8000000f
   245b8:	mov	r0, r4
   245bc:	bne	257c4 <__read_chk@plt+0x1f340>
   245c0:	bl	31ecc <__read_chk@plt+0x2ba48>
   245c4:	ldr	r2, [r5, #4]
   245c8:	cmp	r0, r2
   245cc:	bne	257a8 <__read_chk@plt+0x1f324>
   245d0:	mov	r0, r4
   245d4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   245d8:	ldr	r1, [pc, #3264]	; 252a0 <__read_chk@plt+0x1ee1c>
   245dc:	ldr	r0, [pc, #3264]	; 252a4 <__read_chk@plt+0x1ee20>
   245e0:	add	r1, pc, r1
   245e4:	add	r0, pc, r0
   245e8:	add	r1, r1, #712	; 0x2c8
   245ec:	bl	402b0 <__read_chk@plt+0x39e2c>
   245f0:	ldr	r3, [r5, #4]
   245f4:	add	r3, r3, #1
   245f8:	str	r3, [r5, #4]
   245fc:	mov	r9, r7
   24600:	b	242d8 <__read_chk@plt+0x1de54>
   24604:	mov	r0, r7
   24608:	mov	r1, #0
   2460c:	bl	22da4 <__read_chk@plt+0x1c920>
   24610:	subs	r9, r0, #0
   24614:	beq	249ec <__read_chk@plt+0x1e568>
   24618:	ldr	r1, [pc, #3208]	; 252a8 <__read_chk@plt+0x1ee24>
   2461c:	mvn	r9, #0
   24620:	ldr	r0, [pc, #3204]	; 252ac <__read_chk@plt+0x1ee28>
   24624:	add	r1, pc, r1
   24628:	add	r0, pc, r0
   2462c:	add	r1, r1, #544	; 0x220
   24630:	bl	4005c <__read_chk@plt+0x39bd8>
   24634:	b	242d8 <__read_chk@plt+0x1de54>
   24638:	mov	r0, r7
   2463c:	bl	227ec <__read_chk@plt+0x1c368>
   24640:	subs	r3, r0, #0
   24644:	bne	24bcc <__read_chk@plt+0x1e748>
   24648:	ldr	r1, [pc, #3168]	; 252b0 <__read_chk@plt+0x1ee2c>
   2464c:	ldr	r0, [pc, #3168]	; 252b4 <__read_chk@plt+0x1ee30>
   24650:	add	r1, pc, r1
   24654:	add	r0, pc, r0
   24658:	add	r1, r1, #544	; 0x220
   2465c:	bl	3dae8 <__read_chk@plt+0x37664>
   24660:	ldr	r9, [pc, #3152]	; 252b8 <__read_chk@plt+0x1ee34>
   24664:	ldr	r0, [pc, #3152]	; 252bc <__read_chk@plt+0x1ee38>
   24668:	add	r9, pc, r9
   2466c:	ldr	r8, [pc, #3148]	; 252c0 <__read_chk@plt+0x1ee3c>
   24670:	add	r9, r9, #584	; 0x248
   24674:	add	r0, pc, r0
   24678:	add	r8, pc, r8
   2467c:	mov	r1, r9
   24680:	bl	402b0 <__read_chk@plt+0x39e2c>
   24684:	mov	r0, r4
   24688:	bl	25f94 <__read_chk@plt+0x1fb10>
   2468c:	mov	r0, r4
   24690:	mov	r1, #268435461	; 0x10000005
   24694:	bl	32050 <__read_chk@plt+0x2bbcc>
   24698:	ldr	r1, [r8, #4]
   2469c:	mov	r0, r4
   246a0:	bl	32050 <__read_chk@plt+0x2bbcc>
   246a4:	mov	r0, r7
   246a8:	mov	r1, r4
   246ac:	bl	223b4 <__read_chk@plt+0x1bf30>
   246b0:	cmp	r0, #0
   246b4:	bne	25608 <__read_chk@plt+0x1f184>
   246b8:	mov	r0, r4
   246bc:	bl	2634c <__read_chk@plt+0x1fec8>
   246c0:	mov	r0, r7
   246c4:	mov	r1, r4
   246c8:	bl	2268c <__read_chk@plt+0x1c208>
   246cc:	subs	r7, r0, #0
   246d0:	beq	24d0c <__read_chk@plt+0x1e888>
   246d4:	bl	6214 <__errno_location@plt>
   246d8:	ldr	r0, [r0]
   246dc:	cmp	r0, #32
   246e0:	bne	2563c <__read_chk@plt+0x1f1b8>
   246e4:	mov	r0, r4
   246e8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   246ec:	ldr	r3, [r6, #136]	; 0x88
   246f0:	cmp	r3, #0
   246f4:	bne	24ef4 <__read_chk@plt+0x1ea70>
   246f8:	mov	r0, #0
   246fc:	bl	5728 <exit@plt>
   24700:	ldr	r8, [pc, #3004]	; 252c4 <__read_chk@plt+0x1ee40>
   24704:	ldr	r0, [pc, #3004]	; 252c8 <__read_chk@plt+0x1ee44>
   24708:	add	r8, pc, r8
   2470c:	add	r8, r8, #644	; 0x284
   24710:	add	r0, pc, r0
   24714:	mov	r1, r8
   24718:	bl	402b0 <__read_chk@plt+0x39e2c>
   2471c:	mov	r0, r7
   24720:	bl	227ec <__read_chk@plt+0x1c368>
   24724:	ldr	r3, [pc, #2976]	; 252cc <__read_chk@plt+0x1ee48>
   24728:	add	r3, pc, r3
   2472c:	cmp	r0, #0
   24730:	str	r0, [r3, #8]
   24734:	beq	25180 <__read_chk@plt+0x1ecfc>
   24738:	mov	r0, #13
   2473c:	mov	r1, #1
   24740:	bl	74abc <__read_chk@plt+0x6e638>
   24744:	ldr	r3, [pc, #2948]	; 252d0 <__read_chk@plt+0x1ee4c>
   24748:	ldr	r3, [r5, r3]
   2474c:	ldr	r3, [r3]
   24750:	cmp	r3, #0
   24754:	beq	2478c <__read_chk@plt+0x1e308>
   24758:	ldr	r0, [pc, #2932]	; 252d4 <__read_chk@plt+0x1ee50>
   2475c:	mov	r1, #0
   24760:	add	r0, pc, r0
   24764:	bl	5c44 <open64@plt>
   24768:	cmn	r0, #1
   2476c:	mov	r5, r0
   24770:	beq	25804 <__read_chk@plt+0x1f380>
   24774:	mov	r1, #0
   24778:	bl	5bcc <dup2@plt>
   2477c:	cmn	r0, #1
   24780:	beq	257e8 <__read_chk@plt+0x1f364>
   24784:	cmp	r5, #2
   24788:	bgt	24f2c <__read_chk@plt+0x1eaa8>
   2478c:	ldr	r8, [pc, #2884]	; 252d8 <__read_chk@plt+0x1ee54>
   24790:	mov	r0, r4
   24794:	bl	25f94 <__read_chk@plt+0x1fb10>
   24798:	mov	r0, r4
   2479c:	add	r8, pc, r8
   247a0:	mov	r1, #268435464	; 0x10000008
   247a4:	bl	32050 <__read_chk@plt+0x2bbcc>
   247a8:	mov	r0, r4
   247ac:	ldr	r1, [r8, #4]
   247b0:	bl	32050 <__read_chk@plt+0x2bbcc>
   247b4:	ldr	r1, [pc, #2848]	; 252dc <__read_chk@plt+0x1ee58>
   247b8:	mov	r0, r4
   247bc:	add	r1, pc, r1
   247c0:	bl	3235c <__read_chk@plt+0x2bed8>
   247c4:	mov	r0, r4
   247c8:	ldr	r1, [r6, #2920]	; 0xb68
   247cc:	bl	3235c <__read_chk@plt+0x2bed8>
   247d0:	mov	r0, r4
   247d4:	ldr	r1, [r6, #2924]	; 0xb6c
   247d8:	bl	32050 <__read_chk@plt+0x2bbcc>
   247dc:	mov	r0, r7
   247e0:	mov	r1, r4
   247e4:	bl	223b4 <__read_chk@plt+0x1bf30>
   247e8:	subs	r5, r0, #0
   247ec:	bne	256f4 <__read_chk@plt+0x1f270>
   247f0:	mov	r0, r7
   247f4:	mov	r1, r5
   247f8:	bl	4ee2c <__read_chk@plt+0x489a8>
   247fc:	cmn	r0, #1
   24800:	beq	256dc <__read_chk@plt+0x1f258>
   24804:	mov	r0, r7
   24808:	mov	r1, #1
   2480c:	bl	4ee2c <__read_chk@plt+0x489a8>
   24810:	cmn	r0, #1
   24814:	beq	256dc <__read_chk@plt+0x1f258>
   24818:	ldr	r0, [pc, #2752]	; 252e0 <__read_chk@plt+0x1ee5c>
   2481c:	mov	r1, r5
   24820:	add	r0, pc, r0
   24824:	bl	74b7c <__read_chk@plt+0x6e6f8>
   24828:	cmn	r0, #1
   2482c:	beq	256b4 <__read_chk@plt+0x1f230>
   24830:	ldr	r6, [pc, #2732]	; 252e4 <__read_chk@plt+0x1ee60>
   24834:	bl	69b28 <__read_chk@plt+0x636a4>
   24838:	ldr	r0, [pc, #2728]	; 252e8 <__read_chk@plt+0x1ee64>
   2483c:	add	r6, pc, r6
   24840:	add	r6, r6, #644	; 0x284
   24844:	add	r0, pc, r0
   24848:	mov	r1, r6
   2484c:	bl	402b0 <__read_chk@plt+0x39e2c>
   24850:	mov	r0, r4
   24854:	bl	2634c <__read_chk@plt+0x1fec8>
   24858:	mov	r0, r7
   2485c:	mov	r1, r4
   24860:	bl	2268c <__read_chk@plt+0x1c208>
   24864:	subs	r9, r0, #0
   24868:	bne	25194 <__read_chk@plt+0x1ed10>
   2486c:	mov	r0, r4
   24870:	bl	31ecc <__read_chk@plt+0x2ba48>
   24874:	mov	r5, r0
   24878:	mov	r0, r4
   2487c:	bl	31ecc <__read_chk@plt+0x2ba48>
   24880:	ldr	r2, [r8, #4]
   24884:	cmp	r0, r2
   24888:	bne	25628 <__read_chk@plt+0x1f1a4>
   2488c:	cmp	r5, #-2147483645	; 0x80000003
   24890:	beq	24ecc <__read_chk@plt+0x1ea48>
   24894:	cmp	r5, #-2147483642	; 0x80000006
   24898:	beq	24e00 <__read_chk@plt+0x1e97c>
   2489c:	cmp	r5, #-2147483646	; 0x80000002
   248a0:	beq	24dd8 <__read_chk@plt+0x1e954>
   248a4:	mov	r0, r4
   248a8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   248ac:	ldr	r0, [pc, #2616]	; 252ec <__read_chk@plt+0x1ee68>
   248b0:	mov	r1, r6
   248b4:	mov	r2, r5
   248b8:	add	r0, pc, r0
   248bc:	bl	4005c <__read_chk@plt+0x39bd8>
   248c0:	b	246f8 <__read_chk@plt+0x1e274>
   248c4:	ldr	r9, [pc, #2596]	; 252f0 <__read_chk@plt+0x1ee6c>
   248c8:	ldr	r0, [pc, #2596]	; 252f4 <__read_chk@plt+0x1ee70>
   248cc:	add	r9, pc, r9
   248d0:	ldr	r8, [pc, #2592]	; 252f8 <__read_chk@plt+0x1ee74>
   248d4:	add	r9, r9, #676	; 0x2a4
   248d8:	add	r0, pc, r0
   248dc:	add	r8, pc, r8
   248e0:	mov	r1, r9
   248e4:	bl	402b0 <__read_chk@plt+0x39e2c>
   248e8:	mov	r0, r4
   248ec:	bl	25f94 <__read_chk@plt+0x1fb10>
   248f0:	mov	r0, r4
   248f4:	mov	r1, #268435465	; 0x10000009
   248f8:	bl	32050 <__read_chk@plt+0x2bbcc>
   248fc:	ldr	r1, [r8, #4]
   24900:	mov	r0, r4
   24904:	bl	32050 <__read_chk@plt+0x2bbcc>
   24908:	mov	r0, r7
   2490c:	mov	r1, r4
   24910:	bl	223b4 <__read_chk@plt+0x1bf30>
   24914:	cmp	r0, #0
   24918:	bne	25764 <__read_chk@plt+0x1f2e0>
   2491c:	mov	r0, r4
   24920:	bl	2634c <__read_chk@plt+0x1fec8>
   24924:	mov	r0, r7
   24928:	mov	r1, r4
   2492c:	bl	2268c <__read_chk@plt+0x1c208>
   24930:	subs	sl, r0, #0
   24934:	bne	25744 <__read_chk@plt+0x1f2c0>
   24938:	mov	r0, r4
   2493c:	bl	31ecc <__read_chk@plt+0x2ba48>
   24940:	mov	r7, r0
   24944:	mov	r0, r4
   24948:	bl	31ecc <__read_chk@plt+0x2ba48>
   2494c:	ldr	r2, [r8, #4]
   24950:	cmp	r0, r2
   24954:	bne	25730 <__read_chk@plt+0x1f2ac>
   24958:	cmp	r7, #-2147483646	; 0x80000002
   2495c:	beq	24dbc <__read_chk@plt+0x1e938>
   24960:	cmp	r7, #-2147483645	; 0x80000003
   24964:	beq	24d9c <__read_chk@plt+0x1e918>
   24968:	cmp	r7, #-2147483647	; 0x80000001
   2496c:	beq	24d58 <__read_chk@plt+0x1e8d4>
   24970:	ldr	r0, [pc, #2436]	; 252fc <__read_chk@plt+0x1ee78>
   24974:	mov	r1, r9
   24978:	mov	r2, r7
   2497c:	add	r0, pc, r0
   24980:	bl	3dae8 <__read_chk@plt+0x37664>
   24984:	mov	r0, r7
   24988:	mov	r1, #1
   2498c:	bl	22da4 <__read_chk@plt+0x1c920>
   24990:	cmp	r0, #0
   24994:	beq	246f8 <__read_chk@plt+0x1e274>
   24998:	ldr	r1, [pc, #2400]	; 25300 <__read_chk@plt+0x1ee7c>
   2499c:	ldr	r0, [pc, #2400]	; 25304 <__read_chk@plt+0x1ee80>
   249a0:	add	r1, pc, r1
   249a4:	add	r0, pc, r0
   249a8:	add	r1, r1, #544	; 0x220
   249ac:	bl	4005c <__read_chk@plt+0x39bd8>
   249b0:	b	246f8 <__read_chk@plt+0x1e274>
   249b4:	mov	r0, r7
   249b8:	mov	r1, #0
   249bc:	bl	22da4 <__read_chk@plt+0x1c920>
   249c0:	cmp	r0, #0
   249c4:	beq	246f8 <__read_chk@plt+0x1e274>
   249c8:	ldr	r1, [pc, #2360]	; 25308 <__read_chk@plt+0x1ee84>
   249cc:	ldr	r0, [pc, #2360]	; 2530c <__read_chk@plt+0x1ee88>
   249d0:	add	r1, pc, r1
   249d4:	add	r0, pc, r0
   249d8:	add	r1, r1, #544	; 0x220
   249dc:	bl	3dae8 <__read_chk@plt+0x37664>
   249e0:	ldr	r0, [pc, #2344]	; 25310 <__read_chk@plt+0x1ee8c>
   249e4:	add	r0, pc, r0
   249e8:	bl	3dae8 <__read_chk@plt+0x37664>
   249ec:	ldr	fp, [pc, #2336]	; 25314 <__read_chk@plt+0x1ee90>
   249f0:	ldr	r0, [pc, #2336]	; 25318 <__read_chk@plt+0x1ee94>
   249f4:	add	fp, pc, fp
   249f8:	add	fp, fp, #616	; 0x268
   249fc:	add	r0, pc, r0
   24a00:	mov	r1, fp
   24a04:	bl	402b0 <__read_chk@plt+0x39e2c>
   24a08:	mov	r0, r7
   24a0c:	bl	227ec <__read_chk@plt+0x1c368>
   24a10:	ldr	r3, [pc, #2308]	; 2531c <__read_chk@plt+0x1ee98>
   24a14:	add	r3, pc, r3
   24a18:	cmp	r0, #0
   24a1c:	str	r0, [r3, #8]
   24a20:	beq	24f18 <__read_chk@plt+0x1ea94>
   24a24:	mov	r0, #13
   24a28:	mov	r1, #1
   24a2c:	bl	74abc <__read_chk@plt+0x6e638>
   24a30:	ldr	r3, [pc, #2200]	; 252d0 <__read_chk@plt+0x1ee4c>
   24a34:	ldr	r3, [r5, r3]
   24a38:	ldr	r3, [r3]
   24a3c:	cmp	r3, #0
   24a40:	beq	24a78 <__read_chk@plt+0x1e5f4>
   24a44:	ldr	r0, [pc, #2260]	; 25320 <__read_chk@plt+0x1ee9c>
   24a48:	mov	r1, r9
   24a4c:	add	r0, pc, r0
   24a50:	bl	5c44 <open64@plt>
   24a54:	cmn	r0, #1
   24a58:	mov	fp, r0
   24a5c:	beq	2557c <__read_chk@plt+0x1f0f8>
   24a60:	mov	r1, r9
   24a64:	bl	5bcc <dup2@plt>
   24a68:	cmn	r0, #1
   24a6c:	beq	25560 <__read_chk@plt+0x1f0dc>
   24a70:	cmp	fp, #2
   24a74:	bgt	24fb8 <__read_chk@plt+0x1eb34>
   24a78:	ldr	r0, [pc, #2212]	; 25324 <__read_chk@plt+0x1eea0>
   24a7c:	ldr	r9, [pc, #2212]	; 25328 <__read_chk@plt+0x1eea4>
   24a80:	add	r0, pc, r0
   24a84:	bl	6388 <getenv@plt>
   24a88:	add	r9, pc, r9
   24a8c:	mov	fp, r0
   24a90:	mov	r0, r4
   24a94:	bl	25f94 <__read_chk@plt+0x1fb10>
   24a98:	mov	r0, r4
   24a9c:	mov	r1, #268435458	; 0x10000002
   24aa0:	bl	32050 <__read_chk@plt+0x2bbcc>
   24aa4:	ldr	r3, [pc, #2176]	; 2532c <__read_chk@plt+0x1eea8>
   24aa8:	mov	r0, r4
   24aac:	add	r3, pc, r3
   24ab0:	ldr	r1, [r3, #4]
   24ab4:	bl	32050 <__read_chk@plt+0x2bbcc>
   24ab8:	mov	r1, r9
   24abc:	mov	r0, r4
   24ac0:	bl	3235c <__read_chk@plt+0x2bed8>
   24ac4:	ldr	r3, [pc, #2148]	; 25330 <__read_chk@plt+0x1eeac>
   24ac8:	mov	r0, r4
   24acc:	ldr	r3, [r5, r3]
   24ad0:	ldr	r1, [r3]
   24ad4:	str	r3, [sp, #8]
   24ad8:	bl	32050 <__read_chk@plt+0x2bbcc>
   24adc:	mov	r0, r4
   24ae0:	ldr	r1, [r6, #4]
   24ae4:	bl	32050 <__read_chk@plt+0x2bbcc>
   24ae8:	mov	r0, r4
   24aec:	ldr	r1, [r6]
   24af0:	bl	32050 <__read_chk@plt+0x2bbcc>
   24af4:	ldr	r3, [pc, #2104]	; 25334 <__read_chk@plt+0x1eeb0>
   24af8:	mov	r0, r4
   24afc:	ldr	r3, [r5, r3]
   24b00:	ldr	r1, [r3]
   24b04:	bl	32050 <__read_chk@plt+0x2bbcc>
   24b08:	ldr	r1, [r6, #200]	; 0xc8
   24b0c:	mov	r0, r4
   24b10:	cmn	r1, #2
   24b14:	mvneq	r1, #0
   24b18:	bl	32050 <__read_chk@plt+0x2bbcc>
   24b1c:	cmp	fp, #0
   24b20:	mov	r0, r4
   24b24:	movne	r1, fp
   24b28:	moveq	r1, r9
   24b2c:	bl	3235c <__read_chk@plt+0x2bed8>
   24b30:	ldr	r3, [pc, #2048]	; 25338 <__read_chk@plt+0x1eeb4>
   24b34:	ldr	r9, [r5, r3]
   24b38:	mov	r0, r9
   24b3c:	bl	26838 <__read_chk@plt+0x203b4>
   24b40:	mov	fp, r0
   24b44:	mov	r0, r9
   24b48:	bl	265d8 <__read_chk@plt+0x20154>
   24b4c:	mov	r1, fp
   24b50:	mov	r2, r0
   24b54:	mov	r0, r4
   24b58:	bl	32324 <__read_chk@plt+0x2bea0>
   24b5c:	ldr	r3, [r6, #2964]	; 0xb94
   24b60:	cmp	r3, #0
   24b64:	ble	24c1c <__read_chk@plt+0x1e798>
   24b68:	ldr	r3, [pc, #1996]	; 2533c <__read_chk@plt+0x1eeb8>
   24b6c:	ldr	fp, [r5, r3]
   24b70:	ldr	r3, [fp]
   24b74:	cmp	r3, #0
   24b78:	beq	24c1c <__read_chk@plt+0x1e798>
   24b7c:	ldr	r0, [r3]
   24b80:	cmp	r0, #0
   24b84:	beq	24c1c <__read_chk@plt+0x1e798>
   24b88:	mov	r9, #4
   24b8c:	b	24bac <__read_chk@plt+0x1e728>
   24b90:	ldr	r3, [fp]
   24b94:	add	r2, r9, #4
   24b98:	ldr	r0, [r3, r9]
   24b9c:	cmp	r0, #0
   24ba0:	beq	24c1c <__read_chk@plt+0x1e798>
   24ba4:	mov	r8, r9
   24ba8:	mov	r9, r2
   24bac:	bl	21a68 <__read_chk@plt+0x1b5e4>
   24bb0:	cmp	r0, #0
   24bb4:	beq	24b90 <__read_chk@plt+0x1e70c>
   24bb8:	ldr	r3, [fp]
   24bbc:	mov	r0, r4
   24bc0:	ldr	r1, [r3, r8]
   24bc4:	bl	3235c <__read_chk@plt+0x2bed8>
   24bc8:	b	24b90 <__read_chk@plt+0x1e70c>
   24bcc:	ldr	r0, [pc, #2076]	; 253f0 <__read_chk@plt+0x1ef6c>
   24bd0:	mov	r1, #1
   24bd4:	ldr	r2, [pc, #1892]	; 25340 <__read_chk@plt+0x1eebc>
   24bd8:	ldr	r0, [r5, r0]
   24bdc:	add	r2, pc, r2
   24be0:	ldr	r0, [r0]
   24be4:	bl	58a8 <__fprintf_chk@plt>
   24be8:	mov	r0, #0
   24bec:	bl	5728 <exit@plt>
   24bf0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24bf4:	b	245fc <__read_chk@plt+0x1e178>
   24bf8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24bfc:	ldr	r1, [pc, #1856]	; 25344 <__read_chk@plt+0x1eec0>
   24c00:	ldr	r0, [pc, #1856]	; 25348 <__read_chk@plt+0x1eec4>
   24c04:	mvn	r9, #0
   24c08:	add	r1, pc, r1
   24c0c:	add	r0, pc, r0
   24c10:	add	r1, r1, #544	; 0x220
   24c14:	bl	4005c <__read_chk@plt+0x39bd8>
   24c18:	b	2450c <__read_chk@plt+0x1e088>
   24c1c:	mov	r1, r4
   24c20:	mov	r0, r7
   24c24:	bl	223b4 <__read_chk@plt+0x1bf30>
   24c28:	subs	r1, r0, #0
   24c2c:	bne	2566c <__read_chk@plt+0x1f1e8>
   24c30:	mov	r0, r7
   24c34:	bl	4ee2c <__read_chk@plt+0x489a8>
   24c38:	cmn	r0, #1
   24c3c:	beq	25654 <__read_chk@plt+0x1f1d0>
   24c40:	mov	r0, r7
   24c44:	mov	r1, #1
   24c48:	bl	4ee2c <__read_chk@plt+0x489a8>
   24c4c:	cmn	r0, #1
   24c50:	beq	25654 <__read_chk@plt+0x1f1d0>
   24c54:	mov	r0, r7
   24c58:	mov	r1, #2
   24c5c:	bl	4ee2c <__read_chk@plt+0x489a8>
   24c60:	cmn	r0, #1
   24c64:	beq	25654 <__read_chk@plt+0x1f1d0>
   24c68:	ldr	r8, [pc, #1756]	; 2534c <__read_chk@plt+0x1eec8>
   24c6c:	ldr	r0, [pc, #1756]	; 25350 <__read_chk@plt+0x1eecc>
   24c70:	add	r8, pc, r8
   24c74:	add	r8, r8, #616	; 0x268
   24c78:	add	r0, pc, r0
   24c7c:	mov	r1, r8
   24c80:	bl	402b0 <__read_chk@plt+0x39e2c>
   24c84:	mov	r0, r4
   24c88:	bl	2634c <__read_chk@plt+0x1fec8>
   24c8c:	mov	r0, r7
   24c90:	mov	r1, r4
   24c94:	bl	2268c <__read_chk@plt+0x1c208>
   24c98:	subs	fp, r0, #0
   24c9c:	bne	24f38 <__read_chk@plt+0x1eab4>
   24ca0:	ldr	ip, [pc, #1708]	; 25354 <__read_chk@plt+0x1eed0>
   24ca4:	mov	r0, r4
   24ca8:	add	ip, pc, ip
   24cac:	str	ip, [sp, #4]
   24cb0:	bl	31ecc <__read_chk@plt+0x2ba48>
   24cb4:	mov	r9, r0
   24cb8:	mov	r0, r4
   24cbc:	bl	31ecc <__read_chk@plt+0x2ba48>
   24cc0:	ldr	ip, [sp, #4]
   24cc4:	ldr	r2, [ip, #4]
   24cc8:	cmp	r0, r2
   24ccc:	mov	r3, r0
   24cd0:	bne	25784 <__read_chk@plt+0x1f300>
   24cd4:	cmp	r9, #-2147483645	; 0x80000003
   24cd8:	beq	250fc <__read_chk@plt+0x1ec78>
   24cdc:	cmp	r9, #-2147483642	; 0x80000006
   24ce0:	beq	24ff0 <__read_chk@plt+0x1eb6c>
   24ce4:	cmp	r9, #-2147483646	; 0x80000002
   24ce8:	beq	24fc4 <__read_chk@plt+0x1eb40>
   24cec:	mov	r0, r4
   24cf0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24cf4:	ldr	r0, [pc, #1628]	; 25358 <__read_chk@plt+0x1eed4>
   24cf8:	mov	r1, r8
   24cfc:	mov	r2, r9
   24d00:	add	r0, pc, r0
   24d04:	bl	4005c <__read_chk@plt+0x39bd8>
   24d08:	b	242d4 <__read_chk@plt+0x1de50>
   24d0c:	mov	r0, r4
   24d10:	bl	31ecc <__read_chk@plt+0x2ba48>
   24d14:	mov	sl, r0
   24d18:	mov	r0, r4
   24d1c:	bl	31ecc <__read_chk@plt+0x2ba48>
   24d20:	ldr	r2, [r8, #4]
   24d24:	cmp	r0, r2
   24d28:	bne	25794 <__read_chk@plt+0x1f310>
   24d2c:	cmp	sl, #-2147483646	; 0x80000002
   24d30:	beq	24f9c <__read_chk@plt+0x1eb18>
   24d34:	cmp	sl, #-2147483645	; 0x80000003
   24d38:	beq	24f7c <__read_chk@plt+0x1eaf8>
   24d3c:	cmp	sl, #-2147483647	; 0x80000001
   24d40:	beq	24f64 <__read_chk@plt+0x1eae0>
   24d44:	ldr	r0, [pc, #1552]	; 2535c <__read_chk@plt+0x1eed8>
   24d48:	mov	r1, r9
   24d4c:	mov	r2, sl
   24d50:	add	r0, pc, r0
   24d54:	bl	3dae8 <__read_chk@plt+0x37664>
   24d58:	mov	r0, r4
   24d5c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24d60:	ldr	r2, [r6, #136]	; 0x88
   24d64:	ldr	r3, [r8, #4]
   24d68:	cmp	r2, #0
   24d6c:	add	r3, r3, #1
   24d70:	str	r3, [r8, #4]
   24d74:	beq	246f8 <__read_chk@plt+0x1e274>
   24d78:	ldr	r3, [pc, #1648]	; 253f0 <__read_chk@plt+0x1ef6c>
   24d7c:	mov	r1, #1
   24d80:	ldr	r0, [pc, #1496]	; 25360 <__read_chk@plt+0x1eedc>
   24d84:	mov	r2, #30
   24d88:	ldr	r3, [r5, r3]
   24d8c:	add	r0, pc, r0
   24d90:	ldr	r3, [r3]
   24d94:	bl	5fec <fwrite@plt>
   24d98:	b	246f8 <__read_chk@plt+0x1e274>
   24d9c:	mov	r1, sl
   24da0:	mov	r0, r4
   24da4:	bl	3215c <__read_chk@plt+0x2bcd8>
   24da8:	mov	r1, r9
   24dac:	mov	r2, r0
   24db0:	ldr	r0, [pc, #1452]	; 25364 <__read_chk@plt+0x1eee0>
   24db4:	add	r0, pc, r0
   24db8:	bl	3dae8 <__read_chk@plt+0x37664>
   24dbc:	mov	r1, sl
   24dc0:	mov	r0, r4
   24dc4:	bl	3215c <__read_chk@plt+0x2bcd8>
   24dc8:	mov	r1, r0
   24dcc:	ldr	r0, [pc, #1428]	; 25368 <__read_chk@plt+0x1eee4>
   24dd0:	add	r0, pc, r0
   24dd4:	bl	3dae8 <__read_chk@plt+0x37664>
   24dd8:	mov	r1, r9
   24ddc:	mov	r0, r4
   24de0:	bl	3215c <__read_chk@plt+0x2bcd8>
   24de4:	mov	r5, r0
   24de8:	mov	r0, r4
   24dec:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24df0:	ldr	r0, [pc, #1396]	; 2536c <__read_chk@plt+0x1eee8>
   24df4:	mov	r1, r5
   24df8:	add	r0, pc, r0
   24dfc:	bl	3dae8 <__read_chk@plt+0x37664>
   24e00:	mov	r0, r4
   24e04:	ldr	r9, [pc, #1380]	; 25370 <__read_chk@plt+0x1eeec>
   24e08:	bl	31ecc <__read_chk@plt+0x2ba48>
   24e0c:	mov	r1, r6
   24e10:	add	r9, pc, r9
   24e14:	mov	r2, r0
   24e18:	ldr	r0, [pc, #1364]	; 25374 <__read_chk@plt+0x1eef0>
   24e1c:	add	r0, pc, r0
   24e20:	bl	401e0 <__read_chk@plt+0x39d5c>
   24e24:	ldr	r3, [r8, #4]
   24e28:	mov	r1, r9
   24e2c:	mov	r0, #1
   24e30:	add	r3, r3, r0
   24e34:	str	r3, [r8, #4]
   24e38:	bl	74abc <__read_chk@plt+0x6e638>
   24e3c:	mov	r1, r9
   24e40:	mov	r0, #2
   24e44:	bl	74abc <__read_chk@plt+0x6e638>
   24e48:	mov	r1, r9
   24e4c:	mov	r0, #15
   24e50:	bl	74abc <__read_chk@plt+0x6e638>
   24e54:	ldr	r1, [pc, #1308]	; 25378 <__read_chk@plt+0x1eef4>
   24e58:	mov	r0, #28
   24e5c:	add	r1, pc, r1
   24e60:	bl	74abc <__read_chk@plt+0x6e638>
   24e64:	mov	r0, r4
   24e68:	bl	2634c <__read_chk@plt+0x1fec8>
   24e6c:	mov	r0, r7
   24e70:	mov	r1, r4
   24e74:	bl	2268c <__read_chk@plt+0x1c208>
   24e78:	cmp	r0, #0
   24e7c:	beq	2571c <__read_chk@plt+0x1f298>
   24e80:	bl	6214 <__errno_location@plt>
   24e84:	ldr	r0, [r0]
   24e88:	cmp	r0, #32
   24e8c:	beq	246f8 <__read_chk@plt+0x1e274>
   24e90:	cmp	r0, #4
   24e94:	bne	24eac <__read_chk@plt+0x1ea28>
   24e98:	ldr	r3, [pc, #1244]	; 2537c <__read_chk@plt+0x1eef8>
   24e9c:	add	r3, pc, r3
   24ea0:	ldr	r3, [r3]
   24ea4:	cmp	r3, #0
   24ea8:	bne	246f8 <__read_chk@plt+0x1e274>
   24eac:	bl	5740 <strerror@plt>
   24eb0:	ldr	r1, [pc, #1224]	; 25380 <__read_chk@plt+0x1eefc>
   24eb4:	add	r1, pc, r1
   24eb8:	add	r1, r1, #644	; 0x284
   24ebc:	mov	r2, r0
   24ec0:	ldr	r0, [pc, #1212]	; 25384 <__read_chk@plt+0x1ef00>
   24ec4:	add	r0, pc, r0
   24ec8:	bl	3dae8 <__read_chk@plt+0x37664>
   24ecc:	mov	r1, r9
   24ed0:	mov	r0, r4
   24ed4:	bl	3215c <__read_chk@plt+0x2bcd8>
   24ed8:	mov	r5, r0
   24edc:	mov	r0, r4
   24ee0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24ee4:	ldr	r0, [pc, #1180]	; 25388 <__read_chk@plt+0x1ef04>
   24ee8:	mov	r1, r5
   24eec:	add	r0, pc, r0
   24ef0:	bl	3dae8 <__read_chk@plt+0x37664>
   24ef4:	ldr	r3, [pc, #1268]	; 253f0 <__read_chk@plt+0x1ef6c>
   24ef8:	mov	r1, #1
   24efc:	ldr	r0, [pc, #1160]	; 2538c <__read_chk@plt+0x1ef08>
   24f00:	mov	r2, #20
   24f04:	ldr	r3, [r5, r3]
   24f08:	add	r0, pc, r0
   24f0c:	ldr	r3, [r3]
   24f10:	bl	5fec <fwrite@plt>
   24f14:	b	246f8 <__read_chk@plt+0x1e274>
   24f18:	ldr	r0, [pc, #1136]	; 25390 <__read_chk@plt+0x1ef0c>
   24f1c:	mov	r1, fp
   24f20:	add	r0, pc, r0
   24f24:	bl	4005c <__read_chk@plt+0x39bd8>
   24f28:	b	242d4 <__read_chk@plt+0x1de50>
   24f2c:	mov	r0, r5
   24f30:	bl	5a1c <close@plt>
   24f34:	b	2478c <__read_chk@plt+0x1e308>
   24f38:	bl	6214 <__errno_location@plt>
   24f3c:	ldr	r0, [r0]
   24f40:	bl	5740 <strerror@plt>
   24f44:	mov	r1, r8
   24f48:	mov	r2, r0
   24f4c:	ldr	r0, [pc, #1088]	; 25394 <__read_chk@plt+0x1ef10>
   24f50:	add	r0, pc, r0
   24f54:	bl	4005c <__read_chk@plt+0x39bd8>
   24f58:	mov	r0, r4
   24f5c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24f60:	b	242d4 <__read_chk@plt+0x1de50>
   24f64:	mov	r0, r4
   24f68:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24f6c:	ldr	r3, [r8, #4]
   24f70:	add	r3, r3, #1
   24f74:	str	r3, [r8, #4]
   24f78:	b	246ec <__read_chk@plt+0x1e268>
   24f7c:	mov	r1, r7
   24f80:	mov	r0, r4
   24f84:	bl	3215c <__read_chk@plt+0x2bcd8>
   24f88:	mov	r1, r9
   24f8c:	mov	r2, r0
   24f90:	ldr	r0, [pc, #1024]	; 25398 <__read_chk@plt+0x1ef14>
   24f94:	add	r0, pc, r0
   24f98:	bl	3dae8 <__read_chk@plt+0x37664>
   24f9c:	mov	r1, r7
   24fa0:	mov	r0, r4
   24fa4:	bl	3215c <__read_chk@plt+0x2bcd8>
   24fa8:	mov	r1, r0
   24fac:	ldr	r0, [pc, #1000]	; 2539c <__read_chk@plt+0x1ef18>
   24fb0:	add	r0, pc, r0
   24fb4:	bl	3dae8 <__read_chk@plt+0x37664>
   24fb8:	mov	r0, fp
   24fbc:	bl	5a1c <close@plt>
   24fc0:	b	24a78 <__read_chk@plt+0x1e5f4>
   24fc4:	mov	r1, fp
   24fc8:	mov	r0, r4
   24fcc:	bl	3215c <__read_chk@plt+0x2bcd8>
   24fd0:	mov	r5, r0
   24fd4:	mov	r0, r4
   24fd8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   24fdc:	ldr	r0, [pc, #956]	; 253a0 <__read_chk@plt+0x1ef1c>
   24fe0:	mov	r1, r5
   24fe4:	add	r0, pc, r0
   24fe8:	bl	4005c <__read_chk@plt+0x39bd8>
   24fec:	b	242d4 <__read_chk@plt+0x1de50>
   24ff0:	mov	r0, r4
   24ff4:	str	ip, [sp, #4]
   24ff8:	bl	31ecc <__read_chk@plt+0x2ba48>
   24ffc:	mov	r1, r8
   25000:	mov	r2, r0
   25004:	mov	r9, r0
   25008:	ldr	r0, [pc, #916]	; 253a4 <__read_chk@plt+0x1ef20>
   2500c:	add	r0, pc, r0
   25010:	bl	401e0 <__read_chk@plt+0x39d5c>
   25014:	ldr	ip, [sp, #4]
   25018:	ldr	r0, [pc, #904]	; 253a8 <__read_chk@plt+0x1ef24>
   2501c:	mov	r1, fp
   25020:	ldr	r3, [ip, #4]
   25024:	add	r0, pc, r0
   25028:	add	r3, r3, #1
   2502c:	str	r3, [ip, #4]
   25030:	bl	74b7c <__read_chk@plt+0x6e6f8>
   25034:	cmn	r0, #1
   25038:	beq	255c0 <__read_chk@plt+0x1f13c>
   2503c:	ldr	r8, [pc, #872]	; 253ac <__read_chk@plt+0x1ef28>
   25040:	bl	69b28 <__read_chk@plt+0x636a4>
   25044:	mov	r0, #1
   25048:	add	r8, pc, r8
   2504c:	mov	r1, r8
   25050:	bl	74abc <__read_chk@plt+0x6e638>
   25054:	mov	r1, r8
   25058:	mov	r0, #2
   2505c:	bl	74abc <__read_chk@plt+0x6e638>
   25060:	mov	r1, r8
   25064:	mov	r0, #15
   25068:	bl	74abc <__read_chk@plt+0x6e638>
   2506c:	ldr	r1, [pc, #828]	; 253b0 <__read_chk@plt+0x1ef2c>
   25070:	mov	r0, #28
   25074:	add	r1, pc, r1
   25078:	bl	74abc <__read_chk@plt+0x6e638>
   2507c:	ldr	r3, [sp, #8]
   25080:	ldr	fp, [r3]
   25084:	cmp	fp, #0
   25088:	bne	25200 <__read_chk@plt+0x1ed7c>
   2508c:	mov	sl, #0
   25090:	mov	r8, #255	; 0xff
   25094:	mov	r0, r4
   25098:	bl	2634c <__read_chk@plt+0x1fec8>
   2509c:	mov	r0, r7
   250a0:	mov	r1, r4
   250a4:	bl	2268c <__read_chk@plt+0x1c208>
   250a8:	cmp	r0, #0
   250ac:	str	r0, [sp, #12]
   250b0:	bne	25498 <__read_chk@plt+0x1f014>
   250b4:	mov	r0, r4
   250b8:	bl	31ecc <__read_chk@plt+0x2ba48>
   250bc:	cmp	r0, #-2147483644	; 0x80000004
   250c0:	beq	25150 <__read_chk@plt+0x1eccc>
   250c4:	cmp	r0, #-2147483640	; 0x80000008
   250c8:	mov	r0, r4
   250cc:	bne	2512c <__read_chk@plt+0x1eca8>
   250d0:	bl	31ecc <__read_chk@plt+0x2ba48>
   250d4:	cmp	r9, r0
   250d8:	mov	r3, r0
   250dc:	bne	2524c <__read_chk@plt+0x1edc8>
   250e0:	ldr	r0, [r6, #4036]	; 0xfc4
   250e4:	ldr	fp, [sp, #12]
   250e8:	subs	r2, r0, #3
   250ec:	rsbs	r0, r2, #0
   250f0:	adcs	r0, r0, r2
   250f4:	bl	16fa0 <__read_chk@plt+0x10b1c>
   250f8:	b	25094 <__read_chk@plt+0x1ec10>
   250fc:	mov	r1, fp
   25100:	mov	r0, r4
   25104:	bl	3215c <__read_chk@plt+0x2bcd8>
   25108:	mov	r5, r0
   2510c:	mov	r0, r4
   25110:	bl	25fe8 <__read_chk@plt+0x1fb64>
   25114:	ldr	r0, [pc, #664]	; 253b4 <__read_chk@plt+0x1ef30>
   25118:	mov	r2, r5
   2511c:	mov	r1, r8
   25120:	add	r0, pc, r0
   25124:	bl	4005c <__read_chk@plt+0x39bd8>
   25128:	b	242d4 <__read_chk@plt+0x1de50>
   2512c:	ldr	r1, [sp, #12]
   25130:	bl	3215c <__read_chk@plt+0x2bcd8>
   25134:	ldr	r1, [pc, #636]	; 253b8 <__read_chk@plt+0x1ef34>
   25138:	add	r1, pc, r1
   2513c:	add	r1, r1, #616	; 0x268
   25140:	mov	r2, r0
   25144:	ldr	r0, [pc, #624]	; 253bc <__read_chk@plt+0x1ef38>
   25148:	add	r0, pc, r0
   2514c:	bl	3dae8 <__read_chk@plt+0x37664>
   25150:	mov	r0, r4
   25154:	bl	31ecc <__read_chk@plt+0x2ba48>
   25158:	cmp	r9, r0
   2515c:	mov	r3, r0
   25160:	bne	25838 <__read_chk@plt+0x1f3b4>
   25164:	cmp	sl, #0
   25168:	bne	25820 <__read_chk@plt+0x1f39c>
   2516c:	mov	r0, r4
   25170:	mov	sl, #1
   25174:	bl	31ecc <__read_chk@plt+0x2ba48>
   25178:	mov	r8, r0
   2517c:	b	25094 <__read_chk@plt+0x1ec10>
   25180:	ldr	r0, [pc, #568]	; 253c0 <__read_chk@plt+0x1ef3c>
   25184:	mov	r1, r8
   25188:	add	r0, pc, r0
   2518c:	bl	4005c <__read_chk@plt+0x39bd8>
   25190:	b	246f8 <__read_chk@plt+0x1e274>
   25194:	bl	6214 <__errno_location@plt>
   25198:	ldr	r0, [r0]
   2519c:	bl	5740 <strerror@plt>
   251a0:	mov	r1, r6
   251a4:	mov	r2, r0
   251a8:	ldr	r0, [pc, #532]	; 253c4 <__read_chk@plt+0x1ef40>
   251ac:	add	r0, pc, r0
   251b0:	bl	4005c <__read_chk@plt+0x39bd8>
   251b4:	mov	r0, r4
   251b8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   251bc:	b	246f8 <__read_chk@plt+0x1e274>
   251c0:	bl	5d64 <__stack_chk_fail@plt>
   251c4:	ldr	r0, [pc, #508]	; 253c8 <__read_chk@plt+0x1ef44>
   251c8:	mov	r1, r4
   251cc:	mov	r2, #108	; 0x6c
   251d0:	add	r0, pc, r0
   251d4:	bl	3dae8 <__read_chk@plt+0x37664>
   251d8:	bl	6214 <__errno_location@plt>
   251dc:	ldr	r0, [r0]
   251e0:	bl	5740 <strerror@plt>
   251e4:	ldr	r1, [pc, #480]	; 253cc <__read_chk@plt+0x1ef48>
   251e8:	add	r1, pc, r1
   251ec:	add	r1, r1, #544	; 0x220
   251f0:	mov	r2, r0
   251f4:	ldr	r0, [pc, #468]	; 253d0 <__read_chk@plt+0x1ef4c>
   251f8:	add	r0, pc, r0
   251fc:	bl	3dae8 <__read_chk@plt+0x37664>
   25200:	ldr	r0, [r6, #4036]	; 0xfc4
   25204:	subs	r1, r0, #3
   25208:	rsbs	r0, r1, #0
   2520c:	adcs	r0, r0, r1
   25210:	bl	17018 <__read_chk@plt+0x10b94>
   25214:	b	2508c <__read_chk@plt+0x1ec08>
   25218:	ldr	r1, [pc, #436]	; 253d4 <__read_chk@plt+0x1ef50>
   2521c:	mov	r3, r0
   25220:	ldr	r0, [pc, #432]	; 253d8 <__read_chk@plt+0x1ef54>
   25224:	mov	r2, r8
   25228:	add	r1, pc, r1
   2522c:	add	r0, pc, r0
   25230:	add	r1, r1, #556	; 0x22c
   25234:	bl	3dae8 <__read_chk@plt+0x37664>
   25238:	mov	r1, r0
   2523c:	ldr	r0, [pc, #408]	; 253dc <__read_chk@plt+0x1ef58>
   25240:	mov	r2, #4
   25244:	add	r0, pc, r0
   25248:	bl	3dae8 <__read_chk@plt+0x37664>
   2524c:	ldr	r1, [pc, #396]	; 253e0 <__read_chk@plt+0x1ef5c>
   25250:	mov	r2, r9
   25254:	ldr	r0, [pc, #392]	; 253e4 <__read_chk@plt+0x1ef60>
   25258:	add	r1, pc, r1
   2525c:	add	r0, pc, r0
   25260:	add	r1, r1, #616	; 0x268
   25264:	bl	3dae8 <__read_chk@plt+0x37664>
   25268:	andeq	ip, r9, r0, ror r6
   2526c:	andeq	r0, r0, r8, asr #11
   25270:	muleq	r9, ip, r4
   25274:	andeq	r0, r0, r4, ror r6
   25278:	andeq	r2, r6, r8, lsr #19
   2527c:	andeq	r1, r6, r0, lsr #16
   25280:			; <UNDEFINED> instruction: 0x000629b8
   25284:	andeq	r2, r6, r8, asr #19
   25288:	andeq	sp, r9, ip, asr #5
   2528c:	andeq	sp, r9, r0, ror r2
   25290:	strdeq	r2, [r6], -r8
   25294:	andeq	r2, r6, r8, lsr #16
   25298:	andeq	r2, r6, r0, ror #15
   2529c:	ldrdeq	sp, [r9], -r0
   252a0:	andeq	r1, r6, r8, lsr r6
   252a4:	andeq	r2, r6, ip, lsl ip
   252a8:	strdeq	r1, [r6], -r4
   252ac:	andeq	r2, r6, ip, lsl #17
   252b0:	andeq	r1, r6, r8, asr #11
   252b4:	andeq	r2, r6, r0, lsr #15
   252b8:			; <UNDEFINED> instruction: 0x000615b0
   252bc:	andeq	r2, r6, r0, lsr #32
   252c0:	strheq	sp, [r9], -ip
   252c4:	andeq	r1, r6, r0, lsl r5
   252c8:	andeq	r1, r6, r4, lsl #31
   252cc:	andeq	sp, r9, ip
   252d0:	andeq	r0, r0, r4, asr r6
   252d4:	andeq	r9, r5, ip, lsl #23
   252d8:	muleq	r9, r8, pc	; <UNPREDICTABLE>
   252dc:	andeq	fp, r5, r0, asr r6
   252e0:	andeq	r2, r6, r4, lsr #14
   252e4:	ldrdeq	r1, [r6], -ip
   252e8:	andeq	r2, r6, r0, ror #16
   252ec:	andeq	r1, r6, r0, ror #29
   252f0:	andeq	r1, r6, ip, asr #6
   252f4:			; <UNDEFINED> instruction: 0x00061dbc
   252f8:	andeq	ip, r9, r8, asr lr
   252fc:	andeq	r1, r6, ip, lsl lr
   25300:	andeq	r1, r6, r8, ror r2
   25304:	andeq	r2, r6, r0, lsr r8
   25308:	andeq	r1, r6, r8, asr #4
   2530c:	andeq	r2, r6, r0, ror #9
   25310:	andeq	r2, r6, r8, lsr #16
   25314:	andeq	r1, r6, r4, lsr #4
   25318:	muleq	r6, r8, ip
   2531c:	andeq	ip, r9, r0, lsr #26
   25320:	andeq	r9, r5, r0, lsr #17
   25324:	andeq	r9, r5, r8, ror #15
   25328:	andeq	fp, r5, r4, lsl #7
   2532c:	andeq	ip, r9, r8, lsl #25
   25330:	andeq	r0, r0, r4, lsr r6
   25334:	andeq	r0, r0, r8, ror #11
   25338:	andeq	r0, r0, ip, lsl r6
   2533c:	andeq	r0, r0, ip, ror r6
   25340:	andeq	r2, r6, r8, lsr r2
   25344:	andeq	r1, r6, r0, lsl r0
   25348:	andeq	r2, r6, r4, ror #2
   2534c:	andeq	r0, r6, r8, lsr #31
   25350:	muleq	r6, r4, r2
   25354:	andeq	ip, r9, ip, lsl #21
   25358:	muleq	r6, r8, sl
   2535c:	andeq	r1, r6, r8, asr #20
   25360:	andeq	r2, r6, r8, lsr #8
   25364:	ldrdeq	r2, [r6], -r8
   25368:	muleq	r6, r0, r3
   2536c:	andeq	r2, r6, ip, asr #5
   25370:			; <UNDEFINED> instruction: 0xffffb8c0
   25374:	andeq	r2, r6, ip, lsl #2
   25378:			; <UNDEFINED> instruction: 0xffffdb1c
   2537c:	muleq	r9, r8, r8
   25380:	andeq	r0, r6, r4, ror #26
   25384:	andeq	r2, r6, r0, asr r2
   25388:	andeq	r2, r6, r4, lsl #4
   2538c:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   25390:			; <UNDEFINED> instruction: 0x00061fb8
   25394:	andeq	r1, r6, r0, ror #29
   25398:	andeq	r1, r6, r4, ror #29
   2539c:	andeq	r1, r6, r0, lsr #29
   253a0:	andeq	r1, r6, r0, ror pc
   253a4:	andeq	r1, r6, ip, lsl pc
   253a8:	andeq	r1, r6, r0, lsr #30
   253ac:			; <UNDEFINED> instruction: 0xffffb688
   253b0:			; <UNDEFINED> instruction: 0xffffd904
   253b4:	andeq	r1, r6, r8, asr lr
   253b8:	andeq	r0, r6, r0, ror #21
   253bc:	andeq	r1, r6, r4, ror r5
   253c0:	andeq	r1, r6, r0, asr sp
   253c4:	andeq	r1, r6, r4, lsl #25
   253c8:	strdeq	r1, [r6], -r4
   253cc:	andeq	r0, r6, r0, lsr sl
   253d0:	strdeq	r1, [r6], -r4
   253d4:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   253d8:	andeq	r1, r6, r8, ror #22
   253dc:	andeq	r0, r6, ip, lsr #30
   253e0:	andeq	r0, r6, r0, asr #19
   253e4:	andeq	r1, r6, ip, lsr sp
   253e8:	andeq	ip, r9, r4, ror r2
   253ec:	andeq	r1, r6, r4, asr fp
   253f0:	andeq	r0, r0, r4, asr #12
   253f4:	strdeq	r0, [r0], -r4
   253f8:	andeq	r1, r6, r4, ror #22
   253fc:	andeq	r1, r6, r0, lsr #22
   25400:	andeq	r1, r6, r8, asr #21
   25404:	andeq	r8, r5, r4, lsr #27
   25408:	andeq	sl, r5, ip, asr lr
   2540c:	andeq	r0, r6, r0, ror r6
   25410:	andeq	r1, r6, ip, ror #1
   25414:	andeq	sp, r5, r4, lsr #2
   25418:	andeq	r0, r6, r8, lsr #12
   2541c:	andeq	r1, r6, r4, lsr #1
   25420:	andeq	r1, r6, r4, lsl #1
   25424:	andeq	r1, r6, r8, lsr #1
   25428:	andeq	r1, r6, r4, ror #15
   2542c:			; <UNDEFINED> instruction: 0x000605bc
   25430:	muleq	r6, r8, r8
   25434:	muleq	r6, ip, r5
   25438:	andeq	r1, r6, r8, lsl r0
   2543c:	andeq	r1, r6, r0, asr r6
   25440:	andeq	r0, r6, r4, asr r5
   25444:	andeq	sp, r5, r8, lsr #32
   25448:	andeq	r0, r6, r4, lsr r5
   2544c:	andeq	r1, r6, r0, lsl r8
   25450:	andeq	r0, r6, r4, lsl r5
   25454:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   25458:	andeq	r1, r6, ip, lsl #20
   2545c:	andeq	r0, r6, r0, lsr #31
   25460:	ldrdeq	r1, [r6], -r4
   25464:	andeq	r0, r6, r8, lsr #30
   25468:	andeq	r0, r6, r0, asr pc
   2546c:	andeq	r0, r6, ip, lsr pc
   25470:	andeq	r0, r6, r4, ror #8
   25474:	andeq	r0, r6, r4, lsr #30
   25478:	andeq	r0, r6, r8, asr #8
   2547c:	ldrdeq	r0, [r6], -ip
   25480:	andeq	r8, r5, ip, lsl fp
   25484:	ldrdeq	sl, [r5], -r4
   25488:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   2548c:	ldrdeq	r1, [r6], -r8
   25490:	ldrdeq	r0, [r6], -r4
   25494:	andeq	r1, r6, ip, lsl #15
   25498:	mov	r0, r7
   2549c:	bl	5a1c <close@plt>
   254a0:	cmp	fp, #0
   254a4:	beq	254bc <__read_chk@plt+0x1f038>
   254a8:	ldr	r0, [r6, #4036]	; 0xfc4
   254ac:	subs	r3, r0, #3
   254b0:	rsbs	r0, r3, #0
   254b4:	adcs	r0, r0, r3
   254b8:	bl	16fa0 <__read_chk@plt+0x10b1c>
   254bc:	ldr	r3, [pc, #-220]	; 253e8 <__read_chk@plt+0x1ef64>
   254c0:	add	r3, pc, r3
   254c4:	ldr	r2, [r3]
   254c8:	cmp	r2, #0
   254cc:	bne	25548 <__read_chk@plt+0x1f0c4>
   254d0:	cmp	sl, #0
   254d4:	bne	25534 <__read_chk@plt+0x1f0b0>
   254d8:	ldr	r0, [pc, #-244]	; 253ec <__read_chk@plt+0x1ef68>
   254dc:	mov	r8, #255	; 0xff
   254e0:	add	r0, pc, r0
   254e4:	bl	40248 <__read_chk@plt+0x39dc4>
   254e8:	ldr	r2, [sp, #8]
   254ec:	ldr	r3, [r2]
   254f0:	cmp	r3, #0
   254f4:	beq	2552c <__read_chk@plt+0x1f0a8>
   254f8:	ldr	r3, [r6, #136]	; 0x88
   254fc:	cmp	r3, #0
   25500:	beq	2552c <__read_chk@plt+0x1f0a8>
   25504:	ldr	r0, [pc, #-284]	; 253f0 <__read_chk@plt+0x1ef6c>
   25508:	mov	r1, #1
   2550c:	ldr	r3, [pc, #-288]	; 253f4 <__read_chk@plt+0x1ef70>
   25510:	ldr	r2, [pc, #-288]	; 253f8 <__read_chk@plt+0x1ef74>
   25514:	ldr	r0, [r5, r0]
   25518:	ldr	r3, [r5, r3]
   2551c:	add	r2, pc, r2
   25520:	ldr	r0, [r0]
   25524:	ldr	r3, [r3]
   25528:	bl	58a8 <__fprintf_chk@plt>
   2552c:	mov	r0, r8
   25530:	bl	5728 <exit@plt>
   25534:	ldr	r0, [pc, #-320]	; 253fc <__read_chk@plt+0x1ef78>
   25538:	mov	r1, r8
   2553c:	add	r0, pc, r0
   25540:	bl	40248 <__read_chk@plt+0x39dc4>
   25544:	b	254e8 <__read_chk@plt+0x1f064>
   25548:	ldr	r0, [pc, #-336]	; 25400 <__read_chk@plt+0x1ef7c>
   2554c:	mov	r8, #255	; 0xff
   25550:	ldr	r1, [r3]
   25554:	add	r0, pc, r0
   25558:	bl	40248 <__read_chk@plt+0x39dc4>
   2555c:	b	254e8 <__read_chk@plt+0x1f064>
   25560:	bl	6214 <__errno_location@plt>
   25564:	ldr	r0, [r0]
   25568:	bl	5740 <strerror@plt>
   2556c:	mov	r1, r0
   25570:	ldr	r0, [pc, #-372]	; 25404 <__read_chk@plt+0x1ef80>
   25574:	add	r0, pc, r0
   25578:	bl	3dae8 <__read_chk@plt+0x37664>
   2557c:	bl	6214 <__errno_location@plt>
   25580:	ldr	r0, [r0]
   25584:	bl	5740 <strerror@plt>
   25588:	mov	r1, r0
   2558c:	ldr	r0, [pc, #-396]	; 25408 <__read_chk@plt+0x1ef84>
   25590:	add	r0, pc, r0
   25594:	bl	3dae8 <__read_chk@plt+0x37664>
   25598:	bl	6214 <__errno_location@plt>
   2559c:	ldr	r0, [r0]
   255a0:	bl	5740 <strerror@plt>
   255a4:	ldr	r1, [pc, #-416]	; 2540c <__read_chk@plt+0x1ef88>
   255a8:	add	r1, pc, r1
   255ac:	add	r1, r1, #556	; 0x22c
   255b0:	mov	r2, r0
   255b4:	ldr	r0, [pc, #-428]	; 25410 <__read_chk@plt+0x1ef8c>
   255b8:	add	r0, pc, r0
   255bc:	bl	3dae8 <__read_chk@plt+0x37664>
   255c0:	bl	6214 <__errno_location@plt>
   255c4:	ldr	r0, [r0]
   255c8:	bl	5740 <strerror@plt>
   255cc:	mov	r1, r8
   255d0:	mov	r2, r0
   255d4:	ldr	r0, [pc, #-456]	; 25414 <__read_chk@plt+0x1ef90>
   255d8:	add	r0, pc, r0
   255dc:	bl	3dae8 <__read_chk@plt+0x37664>
   255e0:	bl	6214 <__errno_location@plt>
   255e4:	ldr	r0, [r0]
   255e8:	bl	5740 <strerror@plt>
   255ec:	ldr	r1, [pc, #-476]	; 25418 <__read_chk@plt+0x1ef94>
   255f0:	add	r1, pc, r1
   255f4:	add	r1, r1, #712	; 0x2c8
   255f8:	mov	r2, r0
   255fc:	ldr	r0, [pc, #-488]	; 2541c <__read_chk@plt+0x1ef98>
   25600:	add	r0, pc, r0
   25604:	bl	3dae8 <__read_chk@plt+0x37664>
   25608:	bl	6214 <__errno_location@plt>
   2560c:	ldr	r0, [r0]
   25610:	bl	5740 <strerror@plt>
   25614:	mov	r1, r9
   25618:	mov	r2, r0
   2561c:	ldr	r0, [pc, #-516]	; 25420 <__read_chk@plt+0x1ef9c>
   25620:	add	r0, pc, r0
   25624:	bl	3dae8 <__read_chk@plt+0x37664>
   25628:	mov	r3, r0
   2562c:	ldr	r0, [pc, #-528]	; 25424 <__read_chk@plt+0x1efa0>
   25630:	mov	r1, r6
   25634:	add	r0, pc, r0
   25638:	bl	3dae8 <__read_chk@plt+0x37664>
   2563c:	bl	5740 <strerror@plt>
   25640:	mov	r1, r9
   25644:	mov	r2, r0
   25648:	ldr	r0, [pc, #-552]	; 25428 <__read_chk@plt+0x1efa4>
   2564c:	add	r0, pc, r0
   25650:	bl	3dae8 <__read_chk@plt+0x37664>
   25654:	ldr	r1, [pc, #-560]	; 2542c <__read_chk@plt+0x1efa8>
   25658:	ldr	r0, [pc, #-560]	; 25430 <__read_chk@plt+0x1efac>
   2565c:	add	r1, pc, r1
   25660:	add	r0, pc, r0
   25664:	add	r1, r1, #616	; 0x268
   25668:	bl	3dae8 <__read_chk@plt+0x37664>
   2566c:	bl	6214 <__errno_location@plt>
   25670:	ldr	r0, [r0]
   25674:	bl	5740 <strerror@plt>
   25678:	ldr	r1, [pc, #-588]	; 25434 <__read_chk@plt+0x1efb0>
   2567c:	add	r1, pc, r1
   25680:	add	r1, r1, #616	; 0x268
   25684:	mov	r2, r0
   25688:	ldr	r0, [pc, #-600]	; 25438 <__read_chk@plt+0x1efb4>
   2568c:	add	r0, pc, r0
   25690:	bl	3dae8 <__read_chk@plt+0x37664>
   25694:	bl	6214 <__errno_location@plt>
   25698:	ldr	r0, [r0]
   2569c:	bl	5740 <strerror@plt>
   256a0:	mov	r1, r4
   256a4:	mov	r2, r0
   256a8:	ldr	r0, [pc, #-628]	; 2543c <__read_chk@plt+0x1efb8>
   256ac:	add	r0, pc, r0
   256b0:	bl	3dae8 <__read_chk@plt+0x37664>
   256b4:	bl	6214 <__errno_location@plt>
   256b8:	ldr	r0, [r0]
   256bc:	bl	5740 <strerror@plt>
   256c0:	ldr	r1, [pc, #-648]	; 25440 <__read_chk@plt+0x1efbc>
   256c4:	add	r1, pc, r1
   256c8:	add	r1, r1, #644	; 0x284
   256cc:	mov	r2, r0
   256d0:	ldr	r0, [pc, #-660]	; 25444 <__read_chk@plt+0x1efc0>
   256d4:	add	r0, pc, r0
   256d8:	bl	3dae8 <__read_chk@plt+0x37664>
   256dc:	ldr	r1, [pc, #-668]	; 25448 <__read_chk@plt+0x1efc4>
   256e0:	ldr	r0, [pc, #-668]	; 2544c <__read_chk@plt+0x1efc8>
   256e4:	add	r1, pc, r1
   256e8:	add	r0, pc, r0
   256ec:	add	r1, r1, #644	; 0x284
   256f0:	bl	3dae8 <__read_chk@plt+0x37664>
   256f4:	bl	6214 <__errno_location@plt>
   256f8:	ldr	r0, [r0]
   256fc:	bl	5740 <strerror@plt>
   25700:	ldr	r1, [pc, #-696]	; 25450 <__read_chk@plt+0x1efcc>
   25704:	add	r1, pc, r1
   25708:	add	r1, r1, #644	; 0x284
   2570c:	mov	r2, r0
   25710:	ldr	r0, [pc, #-708]	; 25454 <__read_chk@plt+0x1efd0>
   25714:	add	r0, pc, r0
   25718:	bl	3dae8 <__read_chk@plt+0x37664>
   2571c:	ldr	r0, [pc, #-716]	; 25458 <__read_chk@plt+0x1efd4>
   25720:	mov	r1, r6
   25724:	mov	r2, r5
   25728:	add	r0, pc, r0
   2572c:	bl	3dae8 <__read_chk@plt+0x37664>
   25730:	mov	r3, r0
   25734:	ldr	r0, [pc, #-736]	; 2545c <__read_chk@plt+0x1efd8>
   25738:	mov	r1, r9
   2573c:	add	r0, pc, r0
   25740:	bl	3dae8 <__read_chk@plt+0x37664>
   25744:	bl	6214 <__errno_location@plt>
   25748:	ldr	r0, [r0]
   2574c:	bl	5740 <strerror@plt>
   25750:	mov	r1, r9
   25754:	mov	r2, r0
   25758:	ldr	r0, [pc, #-768]	; 25460 <__read_chk@plt+0x1efdc>
   2575c:	add	r0, pc, r0
   25760:	bl	3dae8 <__read_chk@plt+0x37664>
   25764:	bl	6214 <__errno_location@plt>
   25768:	ldr	r0, [r0]
   2576c:	bl	5740 <strerror@plt>
   25770:	mov	r1, r9
   25774:	mov	r2, r0
   25778:	ldr	r0, [pc, #-796]	; 25464 <__read_chk@plt+0x1efe0>
   2577c:	add	r0, pc, r0
   25780:	bl	3dae8 <__read_chk@plt+0x37664>
   25784:	ldr	r0, [pc, #-804]	; 25468 <__read_chk@plt+0x1efe4>
   25788:	mov	r1, r8
   2578c:	add	r0, pc, r0
   25790:	bl	3dae8 <__read_chk@plt+0x37664>
   25794:	mov	r3, r0
   25798:	ldr	r0, [pc, #-820]	; 2546c <__read_chk@plt+0x1efe8>
   2579c:	mov	r1, r9
   257a0:	add	r0, pc, r0
   257a4:	bl	3dae8 <__read_chk@plt+0x37664>
   257a8:	ldr	r1, [pc, #-832]	; 25470 <__read_chk@plt+0x1efec>
   257ac:	mov	r3, r0
   257b0:	ldr	r0, [pc, #-836]	; 25474 <__read_chk@plt+0x1eff0>
   257b4:	add	r1, pc, r1
   257b8:	add	r0, pc, r0
   257bc:	add	r1, r1, #712	; 0x2c8
   257c0:	bl	3dae8 <__read_chk@plt+0x37664>
   257c4:	mov	r1, r6
   257c8:	bl	3215c <__read_chk@plt+0x2bcd8>
   257cc:	ldr	r1, [pc, #-860]	; 25478 <__read_chk@plt+0x1eff4>
   257d0:	add	r1, pc, r1
   257d4:	add	r1, r1, #712	; 0x2c8
   257d8:	mov	r2, r0
   257dc:	ldr	r0, [pc, #-872]	; 2547c <__read_chk@plt+0x1eff8>
   257e0:	add	r0, pc, r0
   257e4:	bl	3dae8 <__read_chk@plt+0x37664>
   257e8:	bl	6214 <__errno_location@plt>
   257ec:	ldr	r0, [r0]
   257f0:	bl	5740 <strerror@plt>
   257f4:	mov	r1, r0
   257f8:	ldr	r0, [pc, #-896]	; 25480 <__read_chk@plt+0x1effc>
   257fc:	add	r0, pc, r0
   25800:	bl	3dae8 <__read_chk@plt+0x37664>
   25804:	bl	6214 <__errno_location@plt>
   25808:	ldr	r0, [r0]
   2580c:	bl	5740 <strerror@plt>
   25810:	mov	r1, r0
   25814:	ldr	r0, [pc, #-920]	; 25484 <__read_chk@plt+0x1f000>
   25818:	add	r0, pc, r0
   2581c:	bl	3dae8 <__read_chk@plt+0x37664>
   25820:	ldr	r1, [pc, #-928]	; 25488 <__read_chk@plt+0x1f004>
   25824:	ldr	r0, [pc, #-928]	; 2548c <__read_chk@plt+0x1f008>
   25828:	add	r1, pc, r1
   2582c:	add	r0, pc, r0
   25830:	add	r1, r1, #616	; 0x268
   25834:	bl	3dae8 <__read_chk@plt+0x37664>
   25838:	ldr	r1, [pc, #-944]	; 25490 <__read_chk@plt+0x1f00c>
   2583c:	mov	r2, r9
   25840:	ldr	r0, [pc, #-948]	; 25494 <__read_chk@plt+0x1f010>
   25844:	add	r1, pc, r1
   25848:	add	r0, pc, r0
   2584c:	add	r1, r1, #616	; 0x268
   25850:	bl	3dae8 <__read_chk@plt+0x37664>
   25854:	add	r0, r0, #55	; 0x37
   25858:	push	{r3, lr}
   2585c:	cmp	r0, #55	; 0x37
   25860:	addls	pc, pc, r0, lsl #2
   25864:	b	25bec <__read_chk@plt+0x1f768>
   25868:	b	25bd4 <__read_chk@plt+0x1f750>
   2586c:	b	25bc8 <__read_chk@plt+0x1f744>
   25870:	b	25bbc <__read_chk@plt+0x1f738>
   25874:	b	25bb0 <__read_chk@plt+0x1f72c>
   25878:	b	25ba4 <__read_chk@plt+0x1f720>
   2587c:	b	25b98 <__read_chk@plt+0x1f714>
   25880:	b	25b8c <__read_chk@plt+0x1f708>
   25884:	b	25b80 <__read_chk@plt+0x1f6fc>
   25888:	b	25b74 <__read_chk@plt+0x1f6f0>
   2588c:	b	25b68 <__read_chk@plt+0x1f6e4>
   25890:	b	25b5c <__read_chk@plt+0x1f6d8>
   25894:	b	25b50 <__read_chk@plt+0x1f6cc>
   25898:	b	25b44 <__read_chk@plt+0x1f6c0>
   2589c:	b	25b38 <__read_chk@plt+0x1f6b4>
   258a0:	b	25b2c <__read_chk@plt+0x1f6a8>
   258a4:	b	25b20 <__read_chk@plt+0x1f69c>
   258a8:	b	25b14 <__read_chk@plt+0x1f690>
   258ac:	b	25b08 <__read_chk@plt+0x1f684>
   258b0:	b	25afc <__read_chk@plt+0x1f678>
   258b4:	b	25af0 <__read_chk@plt+0x1f66c>
   258b8:	b	25ae4 <__read_chk@plt+0x1f660>
   258bc:	b	25ad8 <__read_chk@plt+0x1f654>
   258c0:	b	25acc <__read_chk@plt+0x1f648>
   258c4:	b	25ac0 <__read_chk@plt+0x1f63c>
   258c8:	b	25ab4 <__read_chk@plt+0x1f630>
   258cc:	b	25aa8 <__read_chk@plt+0x1f624>
   258d0:	b	25a9c <__read_chk@plt+0x1f618>
   258d4:	b	25a90 <__read_chk@plt+0x1f60c>
   258d8:	b	25a84 <__read_chk@plt+0x1f600>
   258dc:	b	25a78 <__read_chk@plt+0x1f5f4>
   258e0:	b	25a6c <__read_chk@plt+0x1f5e8>
   258e4:	b	25a5c <__read_chk@plt+0x1f5d8>
   258e8:	b	25a50 <__read_chk@plt+0x1f5cc>
   258ec:	b	25a44 <__read_chk@plt+0x1f5c0>
   258f0:	b	25a38 <__read_chk@plt+0x1f5b4>
   258f4:	b	25a2c <__read_chk@plt+0x1f5a8>
   258f8:	b	25a20 <__read_chk@plt+0x1f59c>
   258fc:	b	25a14 <__read_chk@plt+0x1f590>
   25900:	b	25a08 <__read_chk@plt+0x1f584>
   25904:	b	259fc <__read_chk@plt+0x1f578>
   25908:	b	259f0 <__read_chk@plt+0x1f56c>
   2590c:	b	259e4 <__read_chk@plt+0x1f560>
   25910:	b	259d8 <__read_chk@plt+0x1f554>
   25914:	b	259cc <__read_chk@plt+0x1f548>
   25918:	b	259c0 <__read_chk@plt+0x1f53c>
   2591c:	b	259b4 <__read_chk@plt+0x1f530>
   25920:	b	259a8 <__read_chk@plt+0x1f524>
   25924:	b	2599c <__read_chk@plt+0x1f518>
   25928:	b	25990 <__read_chk@plt+0x1f50c>
   2592c:	b	25984 <__read_chk@plt+0x1f500>
   25930:	b	25978 <__read_chk@plt+0x1f4f4>
   25934:	b	2596c <__read_chk@plt+0x1f4e8>
   25938:	b	25960 <__read_chk@plt+0x1f4dc>
   2593c:	b	25954 <__read_chk@plt+0x1f4d0>
   25940:	b	25948 <__read_chk@plt+0x1f4c4>
   25944:	b	25be0 <__read_chk@plt+0x1f75c>
   25948:	ldr	r0, [pc, #680]	; 25bf8 <__read_chk@plt+0x1f774>
   2594c:	add	r0, pc, r0
   25950:	pop	{r3, pc}
   25954:	ldr	r0, [pc, #672]	; 25bfc <__read_chk@plt+0x1f778>
   25958:	add	r0, pc, r0
   2595c:	pop	{r3, pc}
   25960:	ldr	r0, [pc, #664]	; 25c00 <__read_chk@plt+0x1f77c>
   25964:	add	r0, pc, r0
   25968:	pop	{r3, pc}
   2596c:	ldr	r0, [pc, #656]	; 25c04 <__read_chk@plt+0x1f780>
   25970:	add	r0, pc, r0
   25974:	pop	{r3, pc}
   25978:	ldr	r0, [pc, #648]	; 25c08 <__read_chk@plt+0x1f784>
   2597c:	add	r0, pc, r0
   25980:	pop	{r3, pc}
   25984:	ldr	r0, [pc, #640]	; 25c0c <__read_chk@plt+0x1f788>
   25988:	add	r0, pc, r0
   2598c:	pop	{r3, pc}
   25990:	ldr	r0, [pc, #632]	; 25c10 <__read_chk@plt+0x1f78c>
   25994:	add	r0, pc, r0
   25998:	pop	{r3, pc}
   2599c:	ldr	r0, [pc, #624]	; 25c14 <__read_chk@plt+0x1f790>
   259a0:	add	r0, pc, r0
   259a4:	pop	{r3, pc}
   259a8:	ldr	r0, [pc, #616]	; 25c18 <__read_chk@plt+0x1f794>
   259ac:	add	r0, pc, r0
   259b0:	pop	{r3, pc}
   259b4:	ldr	r0, [pc, #608]	; 25c1c <__read_chk@plt+0x1f798>
   259b8:	add	r0, pc, r0
   259bc:	pop	{r3, pc}
   259c0:	ldr	r0, [pc, #600]	; 25c20 <__read_chk@plt+0x1f79c>
   259c4:	add	r0, pc, r0
   259c8:	pop	{r3, pc}
   259cc:	ldr	r0, [pc, #592]	; 25c24 <__read_chk@plt+0x1f7a0>
   259d0:	add	r0, pc, r0
   259d4:	pop	{r3, pc}
   259d8:	ldr	r0, [pc, #584]	; 25c28 <__read_chk@plt+0x1f7a4>
   259dc:	add	r0, pc, r0
   259e0:	pop	{r3, pc}
   259e4:	ldr	r0, [pc, #576]	; 25c2c <__read_chk@plt+0x1f7a8>
   259e8:	add	r0, pc, r0
   259ec:	pop	{r3, pc}
   259f0:	ldr	r0, [pc, #568]	; 25c30 <__read_chk@plt+0x1f7ac>
   259f4:	add	r0, pc, r0
   259f8:	pop	{r3, pc}
   259fc:	ldr	r0, [pc, #560]	; 25c34 <__read_chk@plt+0x1f7b0>
   25a00:	add	r0, pc, r0
   25a04:	pop	{r3, pc}
   25a08:	ldr	r0, [pc, #552]	; 25c38 <__read_chk@plt+0x1f7b4>
   25a0c:	add	r0, pc, r0
   25a10:	pop	{r3, pc}
   25a14:	ldr	r0, [pc, #544]	; 25c3c <__read_chk@plt+0x1f7b8>
   25a18:	add	r0, pc, r0
   25a1c:	pop	{r3, pc}
   25a20:	ldr	r0, [pc, #536]	; 25c40 <__read_chk@plt+0x1f7bc>
   25a24:	add	r0, pc, r0
   25a28:	pop	{r3, pc}
   25a2c:	ldr	r0, [pc, #528]	; 25c44 <__read_chk@plt+0x1f7c0>
   25a30:	add	r0, pc, r0
   25a34:	pop	{r3, pc}
   25a38:	ldr	r0, [pc, #520]	; 25c48 <__read_chk@plt+0x1f7c4>
   25a3c:	add	r0, pc, r0
   25a40:	pop	{r3, pc}
   25a44:	ldr	r0, [pc, #512]	; 25c4c <__read_chk@plt+0x1f7c8>
   25a48:	add	r0, pc, r0
   25a4c:	pop	{r3, pc}
   25a50:	ldr	r0, [pc, #504]	; 25c50 <__read_chk@plt+0x1f7cc>
   25a54:	add	r0, pc, r0
   25a58:	pop	{r3, pc}
   25a5c:	bl	6214 <__errno_location@plt>
   25a60:	pop	{r3, lr}
   25a64:	ldr	r0, [r0]
   25a68:	b	5740 <strerror@plt>
   25a6c:	ldr	r0, [pc, #480]	; 25c54 <__read_chk@plt+0x1f7d0>
   25a70:	add	r0, pc, r0
   25a74:	pop	{r3, pc}
   25a78:	ldr	r0, [pc, #472]	; 25c58 <__read_chk@plt+0x1f7d4>
   25a7c:	add	r0, pc, r0
   25a80:	pop	{r3, pc}
   25a84:	ldr	r0, [pc, #464]	; 25c5c <__read_chk@plt+0x1f7d8>
   25a88:	add	r0, pc, r0
   25a8c:	pop	{r3, pc}
   25a90:	ldr	r0, [pc, #456]	; 25c60 <__read_chk@plt+0x1f7dc>
   25a94:	add	r0, pc, r0
   25a98:	pop	{r3, pc}
   25a9c:	ldr	r0, [pc, #448]	; 25c64 <__read_chk@plt+0x1f7e0>
   25aa0:	add	r0, pc, r0
   25aa4:	pop	{r3, pc}
   25aa8:	ldr	r0, [pc, #440]	; 25c68 <__read_chk@plt+0x1f7e4>
   25aac:	add	r0, pc, r0
   25ab0:	pop	{r3, pc}
   25ab4:	ldr	r0, [pc, #432]	; 25c6c <__read_chk@plt+0x1f7e8>
   25ab8:	add	r0, pc, r0
   25abc:	pop	{r3, pc}
   25ac0:	ldr	r0, [pc, #424]	; 25c70 <__read_chk@plt+0x1f7ec>
   25ac4:	add	r0, pc, r0
   25ac8:	pop	{r3, pc}
   25acc:	ldr	r0, [pc, #416]	; 25c74 <__read_chk@plt+0x1f7f0>
   25ad0:	add	r0, pc, r0
   25ad4:	pop	{r3, pc}
   25ad8:	ldr	r0, [pc, #408]	; 25c78 <__read_chk@plt+0x1f7f4>
   25adc:	add	r0, pc, r0
   25ae0:	pop	{r3, pc}
   25ae4:	ldr	r0, [pc, #400]	; 25c7c <__read_chk@plt+0x1f7f8>
   25ae8:	add	r0, pc, r0
   25aec:	pop	{r3, pc}
   25af0:	ldr	r0, [pc, #392]	; 25c80 <__read_chk@plt+0x1f7fc>
   25af4:	add	r0, pc, r0
   25af8:	pop	{r3, pc}
   25afc:	ldr	r0, [pc, #384]	; 25c84 <__read_chk@plt+0x1f800>
   25b00:	add	r0, pc, r0
   25b04:	pop	{r3, pc}
   25b08:	ldr	r0, [pc, #376]	; 25c88 <__read_chk@plt+0x1f804>
   25b0c:	add	r0, pc, r0
   25b10:	pop	{r3, pc}
   25b14:	ldr	r0, [pc, #368]	; 25c8c <__read_chk@plt+0x1f808>
   25b18:	add	r0, pc, r0
   25b1c:	pop	{r3, pc}
   25b20:	ldr	r0, [pc, #360]	; 25c90 <__read_chk@plt+0x1f80c>
   25b24:	add	r0, pc, r0
   25b28:	pop	{r3, pc}
   25b2c:	ldr	r0, [pc, #352]	; 25c94 <__read_chk@plt+0x1f810>
   25b30:	add	r0, pc, r0
   25b34:	pop	{r3, pc}
   25b38:	ldr	r0, [pc, #344]	; 25c98 <__read_chk@plt+0x1f814>
   25b3c:	add	r0, pc, r0
   25b40:	pop	{r3, pc}
   25b44:	ldr	r0, [pc, #336]	; 25c9c <__read_chk@plt+0x1f818>
   25b48:	add	r0, pc, r0
   25b4c:	pop	{r3, pc}
   25b50:	ldr	r0, [pc, #328]	; 25ca0 <__read_chk@plt+0x1f81c>
   25b54:	add	r0, pc, r0
   25b58:	pop	{r3, pc}
   25b5c:	ldr	r0, [pc, #320]	; 25ca4 <__read_chk@plt+0x1f820>
   25b60:	add	r0, pc, r0
   25b64:	pop	{r3, pc}
   25b68:	ldr	r0, [pc, #312]	; 25ca8 <__read_chk@plt+0x1f824>
   25b6c:	add	r0, pc, r0
   25b70:	pop	{r3, pc}
   25b74:	ldr	r0, [pc, #304]	; 25cac <__read_chk@plt+0x1f828>
   25b78:	add	r0, pc, r0
   25b7c:	pop	{r3, pc}
   25b80:	ldr	r0, [pc, #296]	; 25cb0 <__read_chk@plt+0x1f82c>
   25b84:	add	r0, pc, r0
   25b88:	pop	{r3, pc}
   25b8c:	ldr	r0, [pc, #288]	; 25cb4 <__read_chk@plt+0x1f830>
   25b90:	add	r0, pc, r0
   25b94:	pop	{r3, pc}
   25b98:	ldr	r0, [pc, #280]	; 25cb8 <__read_chk@plt+0x1f834>
   25b9c:	add	r0, pc, r0
   25ba0:	pop	{r3, pc}
   25ba4:	ldr	r0, [pc, #272]	; 25cbc <__read_chk@plt+0x1f838>
   25ba8:	add	r0, pc, r0
   25bac:	pop	{r3, pc}
   25bb0:	ldr	r0, [pc, #264]	; 25cc0 <__read_chk@plt+0x1f83c>
   25bb4:	add	r0, pc, r0
   25bb8:	pop	{r3, pc}
   25bbc:	ldr	r0, [pc, #256]	; 25cc4 <__read_chk@plt+0x1f840>
   25bc0:	add	r0, pc, r0
   25bc4:	pop	{r3, pc}
   25bc8:	ldr	r0, [pc, #248]	; 25cc8 <__read_chk@plt+0x1f844>
   25bcc:	add	r0, pc, r0
   25bd0:	pop	{r3, pc}
   25bd4:	ldr	r0, [pc, #240]	; 25ccc <__read_chk@plt+0x1f848>
   25bd8:	add	r0, pc, r0
   25bdc:	pop	{r3, pc}
   25be0:	ldr	r0, [pc, #232]	; 25cd0 <__read_chk@plt+0x1f84c>
   25be4:	add	r0, pc, r0
   25be8:	pop	{r3, pc}
   25bec:	ldr	r0, [pc, #224]	; 25cd4 <__read_chk@plt+0x1f850>
   25bf0:	add	r0, pc, r0
   25bf4:	pop	{r3, pc}
   25bf8:	andeq	r1, r6, r4, ror #17
   25bfc:	strdeq	r1, [r6], -r4
   25c00:	andeq	r1, r6, r4, lsl #18
   25c04:	strdeq	r7, [r6], -r0
   25c08:	andeq	r1, r6, r0, lsl #18
   25c0c:	andeq	r1, r6, r8, lsl #18
   25c10:	andeq	r1, r6, r0, lsl r9
   25c14:	andeq	r1, r6, r8, lsl r9
   25c18:	andeq	r1, r6, r0, lsr r9
   25c1c:	andeq	r1, r6, r0, asr #18
   25c20:	andeq	r1, r6, r8, asr #18
   25c24:	andeq	r1, r6, r4, asr r9
   25c28:	andeq	r1, r6, r0, ror #18
   25c2c:	andeq	r1, r6, ip, ror #18
   25c30:	andeq	r1, r6, r0, lsl #19
   25c34:	muleq	r6, r4, r9
   25c38:			; <UNDEFINED> instruction: 0x000619b8
   25c3c:	andeq	r1, r6, r8, asr #19
   25c40:	andeq	r1, r6, r4, ror #19
   25c44:	strdeq	r1, [r6], -r8
   25c48:	andeq	r1, r6, ip, lsl #20
   25c4c:	andeq	r1, r6, r4, lsl sl
   25c50:	andeq	r1, r6, ip, lsl sl
   25c54:	andeq	r1, r6, r8, lsr #20
   25c58:	andeq	r1, r6, r0, lsr sl
   25c5c:	andeq	r1, r6, r4, asr #20
   25c60:	andeq	r1, r6, r0, asr sl
   25c64:	andeq	r1, r6, r0, ror #20
   25c68:	andeq	r1, r6, r4, ror #20
   25c6c:	andeq	r1, r6, r0, lsl #21
   25c70:	muleq	r6, r0, sl
   25c74:	muleq	r6, ip, sl
   25c78:			; <UNDEFINED> instruction: 0x00061ab8
   25c7c:	ldrdeq	r1, [r6], -r4
   25c80:	andeq	r1, r6, r4, lsr #22
   25c84:	ldrdeq	r1, [r6], -ip
   25c88:	andeq	r1, r6, ip, ror #21
   25c8c:	andeq	r1, r6, r8, lsl fp
   25c90:	andeq	r1, r6, ip, lsr #22
   25c94:	andeq	r1, r6, r4, asr fp
   25c98:	andeq	r1, r6, r4, ror #22
   25c9c:	andeq	r1, r6, r0, lsl #23
   25ca0:	andeq	r1, r6, ip, lsr #23
   25ca4:			; <UNDEFINED> instruction: 0x00061bb0
   25ca8:	andeq	r1, r6, r4, asr #23
   25cac:	andeq	r1, r6, r8, asr #23
   25cb0:	ldrdeq	r1, [r6], -r0
   25cb4:	andeq	r1, r6, r4, ror #23
   25cb8:	strdeq	r1, [r6], -ip
   25cbc:	andeq	r1, r6, r4, lsl ip
   25cc0:	andeq	r1, r6, r8, lsl ip
   25cc4:	andeq	r1, r6, r0, lsr #24
   25cc8:	andeq	r1, r6, ip, lsr #24
   25ccc:	andeq	r1, r6, r8, lsr ip
   25cd0:	andeq	r8, r5, ip, ror r7
   25cd4:	andeq	r1, r6, r0, lsr ip
   25cd8:	push	{r4, lr}
   25cdc:	mov	r4, r0
   25ce0:	ldr	r3, [r0, #8]
   25ce4:	cmp	r3, #0
   25ce8:	popeq	{r4, pc}
   25cec:	ldr	r2, [r0, #24]
   25cf0:	cmp	r2, #0
   25cf4:	popne	{r4, pc}
   25cf8:	ldr	r2, [r0, #32]
   25cfc:	cmp	r2, #1
   25d00:	pophi	{r4, pc}
   25d04:	cmp	r1, #0
   25d08:	ldrne	r2, [r0, #12]
   25d0c:	bne	25d24 <__read_chk@plt+0x1f8a0>
   25d10:	cmp	r3, #8192	; 0x2000
   25d14:	popcc	{r4, pc}
   25d18:	ldr	r2, [r0, #12]
   25d1c:	cmp	r3, r2, lsr #1
   25d20:	popcc	{r4, pc}
   25d24:	ldr	r0, [r4]
   25d28:	rsb	r2, r3, r2
   25d2c:	add	r1, r0, r3
   25d30:	bl	5ae8 <memmove@plt>
   25d34:	ldr	r2, [r4, #12]
   25d38:	ldr	r3, [r4, #8]
   25d3c:	mov	r1, #0
   25d40:	str	r1, [r4, #8]
   25d44:	rsb	r3, r3, r2
   25d48:	str	r3, [r4, #12]
   25d4c:	pop	{r4, pc}
   25d50:	push	{r3, r4, r5, lr}
   25d54:	mov	r0, #40	; 0x28
   25d58:	mov	r1, #1
   25d5c:	bl	5f80 <calloc@plt>
   25d60:	subs	r4, r0, #0
   25d64:	beq	25dac <__read_chk@plt+0x1f928>
   25d68:	mov	r3, #0
   25d6c:	mov	r1, #256	; 0x100
   25d70:	mov	r0, #1
   25d74:	mov	r2, #134217728	; 0x8000000
   25d78:	str	r1, [r4, #20]
   25d7c:	str	r0, [r4, #32]
   25d80:	str	r2, [r4, #16]
   25d84:	str	r3, [r4, #24]
   25d88:	str	r3, [r4, #36]	; 0x24
   25d8c:	bl	5f80 <calloc@plt>
   25d90:	mov	r5, r0
   25d94:	cmp	r5, #0
   25d98:	mov	r0, r4
   25d9c:	str	r5, [r4]
   25da0:	str	r5, [r4, #4]
   25da4:	beq	25db4 <__read_chk@plt+0x1f930>
   25da8:	pop	{r3, r4, r5, pc}
   25dac:	mov	r0, r4
   25db0:	pop	{r3, r4, r5, pc}
   25db4:	bl	55a8 <free@plt>
   25db8:	mov	r0, r5
   25dbc:	pop	{r3, r4, r5, pc}
   25dc0:	cmp	r1, #134217728	; 0x8000000
   25dc4:	push	{r4, r5, r6, lr}
   25dc8:	movls	r5, #0
   25dcc:	movhi	r5, #1
   25dd0:	cmp	r0, #0
   25dd4:	orreq	r5, r5, #1
   25dd8:	cmp	r5, #0
   25ddc:	mov	r4, r1
   25de0:	mov	r6, r0
   25de4:	bne	25e24 <__read_chk@plt+0x1f9a0>
   25de8:	mov	r0, #40	; 0x28
   25dec:	mov	r1, #1
   25df0:	bl	5f80 <calloc@plt>
   25df4:	subs	r3, r0, #0
   25df8:	beq	25e2c <__read_chk@plt+0x1f9a8>
   25dfc:	mov	r2, #1
   25e00:	str	r4, [r3, #16]
   25e04:	str	r4, [r3, #12]
   25e08:	mov	r0, r3
   25e0c:	str	r4, [r3, #20]
   25e10:	str	r5, [r3, #36]	; 0x24
   25e14:	stm	r3, {r5, r6}
   25e18:	str	r2, [r3, #24]
   25e1c:	str	r2, [r3, #32]
   25e20:	pop	{r4, r5, r6, pc}
   25e24:	mov	r0, #0
   25e28:	pop	{r4, r5, r6, pc}
   25e2c:	mov	r0, r3
   25e30:	pop	{r4, r5, r6, pc}
   25e34:	push	{r3, r4, r5, lr}
   25e38:	subs	r4, r0, #0
   25e3c:	mov	r5, r1
   25e40:	beq	25e80 <__read_chk@plt+0x1f9fc>
   25e44:	ldr	r3, [r4, #24]
   25e48:	cmp	r3, #0
   25e4c:	beq	25f30 <__read_chk@plt+0x1faac>
   25e50:	ldr	r2, [r4, #32]
   25e54:	sub	r2, r2, #1
   25e58:	cmp	r2, #1048576	; 0x100000
   25e5c:	bcs	25e80 <__read_chk@plt+0x1f9fc>
   25e60:	ldr	r2, [r4, #4]
   25e64:	cmp	r2, #0
   25e68:	beq	25e80 <__read_chk@plt+0x1f9fc>
   25e6c:	ldr	r2, [r4, #28]
   25e70:	cmp	r2, #0
   25e74:	beq	25f60 <__read_chk@plt+0x1fadc>
   25e78:	cmp	r3, #0
   25e7c:	beq	25f54 <__read_chk@plt+0x1fad0>
   25e80:	bl	6490 <__read_chk@plt+0xc>
   25e84:	cmp	r0, #0
   25e88:	popne	{r3, r4, r5, pc}
   25e8c:	cmp	r5, #0
   25e90:	beq	25f0c <__read_chk@plt+0x1fa88>
   25e94:	ldr	r3, [r5, #24]
   25e98:	cmp	r3, #0
   25e9c:	beq	25f44 <__read_chk@plt+0x1fac0>
   25ea0:	ldr	r2, [r5, #32]
   25ea4:	sub	r2, r2, #1
   25ea8:	cmp	r2, #1048576	; 0x100000
   25eac:	bcs	25f0c <__read_chk@plt+0x1fa88>
   25eb0:	ldr	r2, [r5, #4]
   25eb4:	cmp	r2, #0
   25eb8:	beq	25f0c <__read_chk@plt+0x1fa88>
   25ebc:	ldr	r2, [r5, #28]
   25ec0:	cmp	r2, #0
   25ec4:	beq	25edc <__read_chk@plt+0x1fa58>
   25ec8:	cmp	r3, #0
   25ecc:	bne	25f0c <__read_chk@plt+0x1fa88>
   25ed0:	ldr	r3, [r5, #36]	; 0x24
   25ed4:	cmp	r3, #0
   25ed8:	bne	25f0c <__read_chk@plt+0x1fa88>
   25edc:	ldr	r3, [r5, #16]
   25ee0:	cmp	r3, #134217728	; 0x8000000
   25ee4:	bhi	25f0c <__read_chk@plt+0x1fa88>
   25ee8:	ldr	r2, [r5, #20]
   25eec:	cmp	r3, r2
   25ef0:	bcc	25f0c <__read_chk@plt+0x1fa88>
   25ef4:	ldr	r3, [r5, #12]
   25ef8:	cmp	r2, r3
   25efc:	bcc	25f0c <__read_chk@plt+0x1fa88>
   25f00:	ldr	r2, [r5, #8]
   25f04:	cmp	r3, r2
   25f08:	bcs	25f18 <__read_chk@plt+0x1fa94>
   25f0c:	bl	6490 <__read_chk@plt+0xc>
   25f10:	cmp	r0, #0
   25f14:	bne	25f40 <__read_chk@plt+0x1fabc>
   25f18:	str	r5, [r4, #36]	; 0x24
   25f1c:	mov	r0, #0
   25f20:	ldr	r3, [r5, #32]
   25f24:	add	r3, r3, #1
   25f28:	str	r3, [r5, #32]
   25f2c:	pop	{r3, r4, r5, pc}
   25f30:	ldm	r4, {r1, r2}
   25f34:	cmp	r1, r2
   25f38:	bne	25e80 <__read_chk@plt+0x1f9fc>
   25f3c:	b	25e50 <__read_chk@plt+0x1f9cc>
   25f40:	pop	{r3, r4, r5, pc}
   25f44:	ldm	r5, {r1, r2}
   25f48:	cmp	r1, r2
   25f4c:	bne	25f0c <__read_chk@plt+0x1fa88>
   25f50:	b	25ea0 <__read_chk@plt+0x1fa1c>
   25f54:	ldr	r3, [r4, #36]	; 0x24
   25f58:	cmp	r3, #0
   25f5c:	bne	25e80 <__read_chk@plt+0x1f9fc>
   25f60:	ldr	r3, [r4, #16]
   25f64:	cmp	r3, #134217728	; 0x8000000
   25f68:	bhi	25e80 <__read_chk@plt+0x1f9fc>
   25f6c:	ldr	r2, [r4, #20]
   25f70:	cmp	r3, r2
   25f74:	bcc	25e80 <__read_chk@plt+0x1f9fc>
   25f78:	ldr	r3, [r4, #12]
   25f7c:	cmp	r2, r3
   25f80:	bcc	25e80 <__read_chk@plt+0x1f9fc>
   25f84:	ldr	r2, [r4, #8]
   25f88:	cmp	r3, r2
   25f8c:	bcc	25e80 <__read_chk@plt+0x1f9fc>
   25f90:	b	25e8c <__read_chk@plt+0x1fa08>
   25f94:	push	{r4, lr}
   25f98:	mov	r1, #40	; 0x28
   25f9c:	mov	r4, r0
   25fa0:	bl	7b7fc <__read_chk@plt+0x75378>
   25fa4:	mov	r3, #1
   25fa8:	mov	r2, #256	; 0x100
   25fac:	mov	r0, #134217728	; 0x8000000
   25fb0:	mov	r1, #0
   25fb4:	str	r0, [r4, #16]
   25fb8:	mov	r0, r3
   25fbc:	str	r1, [r4, #24]
   25fc0:	mov	r1, r2
   25fc4:	str	r2, [r4, #20]
   25fc8:	str	r3, [r4, #28]
   25fcc:	str	r3, [r4, #32]
   25fd0:	bl	5f80 <calloc@plt>
   25fd4:	cmp	r0, #0
   25fd8:	str	r0, [r4]
   25fdc:	str	r0, [r4, #4]
   25fe0:	streq	r0, [r4, #20]
   25fe4:	pop	{r4, pc}
   25fe8:	push	{r3, r4, r5, lr}
   25fec:	subs	r4, r0, #0
   25ff0:	popeq	{r3, r4, r5, pc}
   25ff4:	ldr	r3, [r4, #24]
   25ff8:	cmp	r3, #0
   25ffc:	bne	2606c <__read_chk@plt+0x1fbe8>
   26000:	ldm	r4, {r1, r2}
   26004:	cmp	r1, r2
   26008:	beq	2606c <__read_chk@plt+0x1fbe8>
   2600c:	bl	6490 <__read_chk@plt+0xc>
   26010:	cmp	r0, #0
   26014:	popne	{r3, r4, r5, pc}
   26018:	ldr	r0, [r4, #36]	; 0x24
   2601c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   26020:	ldr	r3, [r4, #32]
   26024:	mov	r2, #0
   26028:	str	r2, [r4, #36]	; 0x24
   2602c:	sub	r3, r3, #1
   26030:	str	r3, [r4, #32]
   26034:	cmp	r3, r2
   26038:	popne	{r3, r4, r5, pc}
   2603c:	ldr	r3, [r4, #24]
   26040:	ldr	r5, [r4, #28]
   26044:	cmp	r3, r2
   26048:	beq	260c8 <__read_chk@plt+0x1fc44>
   2604c:	mov	r0, r4
   26050:	mov	r1, #40	; 0x28
   26054:	bl	7b7fc <__read_chk@plt+0x75378>
   26058:	cmp	r5, #0
   2605c:	popne	{r3, r4, r5, pc}
   26060:	mov	r0, r4
   26064:	pop	{r3, r4, r5, lr}
   26068:	b	55a8 <free@plt>
   2606c:	ldr	r2, [r4, #32]
   26070:	sub	r2, r2, #1
   26074:	cmp	r2, #1048576	; 0x100000
   26078:	bcs	2600c <__read_chk@plt+0x1fb88>
   2607c:	ldr	r2, [r4, #4]
   26080:	cmp	r2, #0
   26084:	beq	2600c <__read_chk@plt+0x1fb88>
   26088:	ldr	r2, [r4, #28]
   2608c:	cmp	r2, #0
   26090:	bne	260e0 <__read_chk@plt+0x1fc5c>
   26094:	ldr	r3, [r4, #16]
   26098:	cmp	r3, #134217728	; 0x8000000
   2609c:	bhi	2600c <__read_chk@plt+0x1fb88>
   260a0:	ldr	r2, [r4, #20]
   260a4:	cmp	r3, r2
   260a8:	bcc	2600c <__read_chk@plt+0x1fb88>
   260ac:	ldr	r3, [r4, #12]
   260b0:	cmp	r2, r3
   260b4:	bcc	2600c <__read_chk@plt+0x1fb88>
   260b8:	ldr	r2, [r4, #8]
   260bc:	cmp	r3, r2
   260c0:	bcc	2600c <__read_chk@plt+0x1fb88>
   260c4:	b	26018 <__read_chk@plt+0x1fb94>
   260c8:	ldr	r0, [r4]
   260cc:	ldr	r1, [r4, #20]
   260d0:	bl	7b7fc <__read_chk@plt+0x75378>
   260d4:	ldr	r0, [r4]
   260d8:	bl	55a8 <free@plt>
   260dc:	b	2604c <__read_chk@plt+0x1fbc8>
   260e0:	cmp	r3, #0
   260e4:	bne	2600c <__read_chk@plt+0x1fb88>
   260e8:	ldr	r3, [r4, #36]	; 0x24
   260ec:	cmp	r3, #0
   260f0:	bne	2600c <__read_chk@plt+0x1fb88>
   260f4:	b	26094 <__read_chk@plt+0x1fc10>
   260f8:	push	{r3, r4, r5, lr}
   260fc:	subs	r4, r0, #0
   26100:	beq	2633c <__read_chk@plt+0x1feb8>
   26104:	ldr	r3, [r4, #24]
   26108:	cmp	r3, #0
   2610c:	beq	261b8 <__read_chk@plt+0x1fd34>
   26110:	ldr	r2, [r4, #32]
   26114:	sub	r2, r2, #1
   26118:	cmp	r2, #1048576	; 0x100000
   2611c:	bcc	262a4 <__read_chk@plt+0x1fe20>
   26120:	bl	6490 <__read_chk@plt+0xc>
   26124:	cmp	r0, #0
   26128:	ldreq	r3, [r4, #24]
   2612c:	bne	2629c <__read_chk@plt+0x1fe18>
   26130:	cmp	r3, #0
   26134:	bne	2623c <__read_chk@plt+0x1fdb8>
   26138:	ldm	r4, {r1, r2}
   2613c:	cmp	r1, r2
   26140:	beq	2623c <__read_chk@plt+0x1fdb8>
   26144:	bl	6490 <__read_chk@plt+0xc>
   26148:	cmp	r0, #0
   2614c:	bne	261c8 <__read_chk@plt+0x1fd44>
   26150:	ldr	r5, [r4, #4]
   26154:	ldr	r2, [r4, #8]
   26158:	ldr	r3, [r4, #24]
   2615c:	cmp	r3, #0
   26160:	add	r5, r5, r2
   26164:	bne	261e0 <__read_chk@plt+0x1fd5c>
   26168:	ldm	r4, {r1, r2}
   2616c:	cmp	r1, r2
   26170:	beq	261e0 <__read_chk@plt+0x1fd5c>
   26174:	bl	6490 <__read_chk@plt+0xc>
   26178:	cmp	r0, #0
   2617c:	movne	r1, #0
   26180:	bne	26190 <__read_chk@plt+0x1fd0c>
   26184:	ldr	r1, [r4, #12]
   26188:	ldr	r3, [r4, #8]
   2618c:	rsb	r1, r3, r1
   26190:	mov	r0, r5
   26194:	bl	25dc0 <__read_chk@plt+0x1f93c>
   26198:	subs	r5, r0, #0
   2619c:	beq	2629c <__read_chk@plt+0x1fe18>
   261a0:	mov	r1, r4
   261a4:	bl	25e34 <__read_chk@plt+0x1f9b0>
   261a8:	cmp	r0, #0
   261ac:	mov	r0, r5
   261b0:	bne	26298 <__read_chk@plt+0x1fe14>
   261b4:	pop	{r3, r4, r5, pc}
   261b8:	ldm	r4, {r1, r2}
   261bc:	cmp	r1, r2
   261c0:	bne	26120 <__read_chk@plt+0x1fc9c>
   261c4:	b	26110 <__read_chk@plt+0x1fc8c>
   261c8:	cmp	r4, #0
   261cc:	beq	26304 <__read_chk@plt+0x1fe80>
   261d0:	ldr	r3, [r4, #24]
   261d4:	mov	r5, #0
   261d8:	cmp	r3, #0
   261dc:	beq	26168 <__read_chk@plt+0x1fce4>
   261e0:	ldr	r2, [r4, #32]
   261e4:	sub	r2, r2, #1
   261e8:	cmp	r2, #1048576	; 0x100000
   261ec:	bcs	26174 <__read_chk@plt+0x1fcf0>
   261f0:	ldr	r2, [r4, #4]
   261f4:	cmp	r2, #0
   261f8:	beq	26174 <__read_chk@plt+0x1fcf0>
   261fc:	ldr	r2, [r4, #28]
   26200:	cmp	r2, #0
   26204:	bne	2630c <__read_chk@plt+0x1fe88>
   26208:	ldr	r3, [r4, #16]
   2620c:	cmp	r3, #134217728	; 0x8000000
   26210:	bhi	26174 <__read_chk@plt+0x1fcf0>
   26214:	ldr	r2, [r4, #20]
   26218:	cmp	r3, r2
   2621c:	bcc	26174 <__read_chk@plt+0x1fcf0>
   26220:	ldr	r1, [r4, #12]
   26224:	cmp	r2, r1
   26228:	bcc	26174 <__read_chk@plt+0x1fcf0>
   2622c:	ldr	r3, [r4, #8]
   26230:	cmp	r1, r3
   26234:	bcc	26174 <__read_chk@plt+0x1fcf0>
   26238:	b	2618c <__read_chk@plt+0x1fd08>
   2623c:	ldr	r2, [r4, #32]
   26240:	sub	r2, r2, #1
   26244:	cmp	r2, #1048576	; 0x100000
   26248:	bcs	26144 <__read_chk@plt+0x1fcc0>
   2624c:	ldr	r5, [r4, #4]
   26250:	cmp	r5, #0
   26254:	beq	26144 <__read_chk@plt+0x1fcc0>
   26258:	ldr	r2, [r4, #28]
   2625c:	cmp	r2, #0
   26260:	bne	26324 <__read_chk@plt+0x1fea0>
   26264:	ldr	r2, [r4, #16]
   26268:	cmp	r2, #134217728	; 0x8000000
   2626c:	bhi	26144 <__read_chk@plt+0x1fcc0>
   26270:	ldr	r1, [r4, #20]
   26274:	cmp	r2, r1
   26278:	bcc	26144 <__read_chk@plt+0x1fcc0>
   2627c:	ldr	r0, [r4, #12]
   26280:	cmp	r1, r0
   26284:	bcc	26144 <__read_chk@plt+0x1fcc0>
   26288:	ldr	r2, [r4, #8]
   2628c:	cmp	r0, r2
   26290:	bcc	26144 <__read_chk@plt+0x1fcc0>
   26294:	b	2615c <__read_chk@plt+0x1fcd8>
   26298:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2629c:	mov	r0, #0
   262a0:	pop	{r3, r4, r5, pc}
   262a4:	ldr	r2, [r4, #4]
   262a8:	cmp	r2, #0
   262ac:	beq	26120 <__read_chk@plt+0x1fc9c>
   262b0:	ldr	r2, [r4, #28]
   262b4:	cmp	r2, #0
   262b8:	beq	262d0 <__read_chk@plt+0x1fe4c>
   262bc:	cmp	r3, #0
   262c0:	bne	26120 <__read_chk@plt+0x1fc9c>
   262c4:	ldr	r2, [r4, #36]	; 0x24
   262c8:	cmp	r2, #0
   262cc:	bne	26120 <__read_chk@plt+0x1fc9c>
   262d0:	ldr	r2, [r4, #16]
   262d4:	cmp	r2, #134217728	; 0x8000000
   262d8:	bhi	26120 <__read_chk@plt+0x1fc9c>
   262dc:	ldr	r1, [r4, #20]
   262e0:	cmp	r2, r1
   262e4:	bcc	26120 <__read_chk@plt+0x1fc9c>
   262e8:	ldr	r2, [r4, #12]
   262ec:	cmp	r1, r2
   262f0:	bcc	26120 <__read_chk@plt+0x1fc9c>
   262f4:	ldr	r1, [r4, #8]
   262f8:	cmp	r2, r1
   262fc:	bcc	26120 <__read_chk@plt+0x1fc9c>
   26300:	b	26130 <__read_chk@plt+0x1fcac>
   26304:	mov	r5, r4
   26308:	b	26174 <__read_chk@plt+0x1fcf0>
   2630c:	cmp	r3, #0
   26310:	bne	26174 <__read_chk@plt+0x1fcf0>
   26314:	ldr	r3, [r4, #36]	; 0x24
   26318:	cmp	r3, #0
   2631c:	bne	26174 <__read_chk@plt+0x1fcf0>
   26320:	b	26208 <__read_chk@plt+0x1fd84>
   26324:	cmp	r3, #0
   26328:	bne	26144 <__read_chk@plt+0x1fcc0>
   2632c:	ldr	r2, [r4, #36]	; 0x24
   26330:	cmp	r2, #0
   26334:	bne	26144 <__read_chk@plt+0x1fcc0>
   26338:	b	26264 <__read_chk@plt+0x1fde0>
   2633c:	bl	6490 <__read_chk@plt+0xc>
   26340:	cmp	r0, #0
   26344:	beq	26144 <__read_chk@plt+0x1fcc0>
   26348:	b	2629c <__read_chk@plt+0x1fe18>
   2634c:	push	{r4, lr}
   26350:	mov	r4, r0
   26354:	ldr	r3, [r0, #24]
   26358:	cmp	r3, #0
   2635c:	bne	2636c <__read_chk@plt+0x1fee8>
   26360:	ldr	r3, [r0, #32]
   26364:	cmp	r3, #1
   26368:	bls	26378 <__read_chk@plt+0x1fef4>
   2636c:	ldr	r3, [r4, #12]
   26370:	str	r3, [r4, #8]
   26374:	pop	{r4, pc}
   26378:	ldr	r2, [r0]
   2637c:	ldr	r1, [r0, #4]
   26380:	cmp	r2, r1
   26384:	beq	263d0 <__read_chk@plt+0x1ff4c>
   26388:	bl	6490 <__read_chk@plt+0xc>
   2638c:	cmp	r0, #0
   26390:	beq	26428 <__read_chk@plt+0x1ffa4>
   26394:	ldr	r2, [r4, #20]
   26398:	mov	r3, #0
   2639c:	str	r3, [r4, #12]
   263a0:	cmp	r2, #256	; 0x100
   263a4:	str	r3, [r4, #8]
   263a8:	popeq	{r4, pc}
   263ac:	ldr	r0, [r4]
   263b0:	mov	r1, #256	; 0x100
   263b4:	bl	5c20 <realloc@plt>
   263b8:	cmp	r0, #0
   263bc:	strne	r0, [r4]
   263c0:	strne	r0, [r4, #4]
   263c4:	movne	r3, #256	; 0x100
   263c8:	strne	r3, [r4, #20]
   263cc:	pop	{r4, pc}
   263d0:	cmp	r3, #0
   263d4:	beq	26388 <__read_chk@plt+0x1ff04>
   263d8:	cmp	r2, #0
   263dc:	beq	26388 <__read_chk@plt+0x1ff04>
   263e0:	ldr	r3, [r0, #28]
   263e4:	cmp	r3, #0
   263e8:	beq	263f8 <__read_chk@plt+0x1ff74>
   263ec:	ldr	r3, [r0, #36]	; 0x24
   263f0:	cmp	r3, #0
   263f4:	bne	26388 <__read_chk@plt+0x1ff04>
   263f8:	ldr	r3, [r4, #16]
   263fc:	cmp	r3, #134217728	; 0x8000000
   26400:	bhi	26388 <__read_chk@plt+0x1ff04>
   26404:	ldr	r2, [r4, #20]
   26408:	cmp	r3, r2
   2640c:	bcc	26388 <__read_chk@plt+0x1ff04>
   26410:	ldr	r3, [r4, #12]
   26414:	cmp	r2, r3
   26418:	bcc	26388 <__read_chk@plt+0x1ff04>
   2641c:	ldr	r2, [r4, #8]
   26420:	cmp	r3, r2
   26424:	bcc	26388 <__read_chk@plt+0x1ff04>
   26428:	ldr	r0, [r4]
   2642c:	ldr	r1, [r4, #20]
   26430:	bl	7b7fc <__read_chk@plt+0x75378>
   26434:	b	26394 <__read_chk@plt+0x1ff10>
   26438:	ldr	r0, [r0, #16]
   2643c:	bx	lr
   26440:	ldr	r0, [r0, #20]
   26444:	bx	lr
   26448:	ldr	r0, [r0, #36]	; 0x24
   2644c:	bx	lr
   26450:	ldr	r0, [r0, #32]
   26454:	bx	lr
   26458:	push	{r3, r4, r5, r6, r7, lr}
   2645c:	subs	r4, r0, #0
   26460:	mov	r6, r1
   26464:	beq	264a4 <__read_chk@plt+0x20020>
   26468:	ldr	r3, [r4, #24]
   2646c:	cmp	r3, #0
   26470:	beq	2656c <__read_chk@plt+0x200e8>
   26474:	ldr	r2, [r4, #32]
   26478:	sub	r2, r2, #1
   2647c:	cmp	r2, #1048576	; 0x100000
   26480:	bcs	264a4 <__read_chk@plt+0x20020>
   26484:	ldr	r2, [r4, #4]
   26488:	cmp	r2, #0
   2648c:	beq	264a4 <__read_chk@plt+0x20020>
   26490:	ldr	r2, [r4, #28]
   26494:	cmp	r2, #0
   26498:	beq	2659c <__read_chk@plt+0x20118>
   2649c:	cmp	r3, #0
   264a0:	beq	26590 <__read_chk@plt+0x2010c>
   264a4:	bl	6490 <__read_chk@plt+0xc>
   264a8:	subs	r5, r0, #0
   264ac:	bne	26564 <__read_chk@plt+0x200e0>
   264b0:	ldr	r3, [r4, #16]
   264b4:	cmp	r6, r3
   264b8:	moveq	r5, #0
   264bc:	beq	26564 <__read_chk@plt+0x200e0>
   264c0:	ldr	r5, [r4, #24]
   264c4:	cmp	r5, #0
   264c8:	bne	26588 <__read_chk@plt+0x20104>
   264cc:	ldr	r3, [r4, #32]
   264d0:	cmp	r3, #1
   264d4:	bhi	26588 <__read_chk@plt+0x20104>
   264d8:	cmp	r6, #134217728	; 0x8000000
   264dc:	bhi	2657c <__read_chk@plt+0x200f8>
   264e0:	ldr	r1, [r4, #12]
   264e4:	mov	r0, r4
   264e8:	cmp	r1, r6
   264ec:	movls	r1, #0
   264f0:	movhi	r1, #1
   264f4:	bl	25cd8 <__read_chk@plt+0x1f854>
   264f8:	ldr	r1, [r4, #20]
   264fc:	cmp	r6, r1
   26500:	bcs	26560 <__read_chk@plt+0x200dc>
   26504:	ldr	r2, [r4, #12]
   26508:	cmp	r6, r2
   2650c:	bls	2657c <__read_chk@plt+0x200f8>
   26510:	cmp	r2, #255	; 0xff
   26514:	ldr	r0, [r4]
   26518:	addhi	r7, r2, #255	; 0xff
   2651c:	rsb	r1, r2, r1
   26520:	bichi	r7, r7, #255	; 0xff
   26524:	movls	r7, #256	; 0x100
   26528:	cmp	r7, r6
   2652c:	movcs	r7, r6
   26530:	add	r0, r0, r2
   26534:	bl	7b7fc <__read_chk@plt+0x75378>
   26538:	ldr	r0, [r4]
   2653c:	mov	r1, r7
   26540:	bl	5c20 <realloc@plt>
   26544:	cmp	r0, #0
   26548:	beq	265d0 <__read_chk@plt+0x2014c>
   2654c:	cmp	r6, r7
   26550:	str	r0, [r4]
   26554:	str	r0, [r4, #4]
   26558:	str	r7, [r4, #20]
   2655c:	bcc	2657c <__read_chk@plt+0x200f8>
   26560:	str	r6, [r4, #16]
   26564:	mov	r0, r5
   26568:	pop	{r3, r4, r5, r6, r7, pc}
   2656c:	ldm	r4, {r1, r2}
   26570:	cmp	r1, r2
   26574:	bne	264a4 <__read_chk@plt+0x20020>
   26578:	b	26474 <__read_chk@plt+0x1fff0>
   2657c:	mvn	r5, #8
   26580:	mov	r0, r5
   26584:	pop	{r3, r4, r5, r6, r7, pc}
   26588:	mvn	r5, #48	; 0x30
   2658c:	b	26564 <__read_chk@plt+0x200e0>
   26590:	ldr	r3, [r4, #36]	; 0x24
   26594:	cmp	r3, #0
   26598:	bne	264a4 <__read_chk@plt+0x20020>
   2659c:	ldr	r3, [r4, #16]
   265a0:	cmp	r3, #134217728	; 0x8000000
   265a4:	bhi	264a4 <__read_chk@plt+0x20020>
   265a8:	ldr	r2, [r4, #20]
   265ac:	cmp	r3, r2
   265b0:	bcc	264a4 <__read_chk@plt+0x20020>
   265b4:	ldr	r1, [r4, #12]
   265b8:	cmp	r2, r1
   265bc:	bcc	264a4 <__read_chk@plt+0x20020>
   265c0:	ldr	r2, [r4, #8]
   265c4:	cmp	r1, r2
   265c8:	bcc	264a4 <__read_chk@plt+0x20020>
   265cc:	b	264b4 <__read_chk@plt+0x20030>
   265d0:	mvn	r5, #1
   265d4:	b	26564 <__read_chk@plt+0x200e0>
   265d8:	push	{r4, lr}
   265dc:	subs	r4, r0, #0
   265e0:	beq	26620 <__read_chk@plt+0x2019c>
   265e4:	ldr	r3, [r4, #24]
   265e8:	cmp	r3, #0
   265ec:	beq	2663c <__read_chk@plt+0x201b8>
   265f0:	ldr	r2, [r4, #32]
   265f4:	sub	r2, r2, #1
   265f8:	cmp	r2, #1048576	; 0x100000
   265fc:	bcs	26620 <__read_chk@plt+0x2019c>
   26600:	ldr	r2, [r4, #4]
   26604:	cmp	r2, #0
   26608:	beq	26620 <__read_chk@plt+0x2019c>
   2660c:	ldr	r2, [r4, #28]
   26610:	cmp	r2, #0
   26614:	beq	26668 <__read_chk@plt+0x201e4>
   26618:	cmp	r3, #0
   2661c:	beq	2665c <__read_chk@plt+0x201d8>
   26620:	bl	6490 <__read_chk@plt+0xc>
   26624:	cmp	r0, #0
   26628:	bne	26654 <__read_chk@plt+0x201d0>
   2662c:	ldr	r0, [r4, #12]
   26630:	ldr	r3, [r4, #8]
   26634:	rsb	r0, r3, r0
   26638:	pop	{r4, pc}
   2663c:	ldm	r4, {r1, r2}
   26640:	cmp	r1, r2
   26644:	beq	265f0 <__read_chk@plt+0x2016c>
   26648:	bl	6490 <__read_chk@plt+0xc>
   2664c:	cmp	r0, #0
   26650:	beq	2662c <__read_chk@plt+0x201a8>
   26654:	mov	r0, #0
   26658:	pop	{r4, pc}
   2665c:	ldr	r3, [r4, #36]	; 0x24
   26660:	cmp	r3, #0
   26664:	bne	26620 <__read_chk@plt+0x2019c>
   26668:	ldr	r3, [r4, #16]
   2666c:	cmp	r3, #134217728	; 0x8000000
   26670:	bhi	26620 <__read_chk@plt+0x2019c>
   26674:	ldr	r2, [r4, #20]
   26678:	cmp	r3, r2
   2667c:	bcc	26620 <__read_chk@plt+0x2019c>
   26680:	ldr	r0, [r4, #12]
   26684:	cmp	r2, r0
   26688:	bcc	26620 <__read_chk@plt+0x2019c>
   2668c:	ldr	r3, [r4, #8]
   26690:	cmp	r0, r3
   26694:	bcc	26620 <__read_chk@plt+0x2019c>
   26698:	b	26634 <__read_chk@plt+0x201b0>
   2669c:	push	{r4, lr}
   266a0:	subs	r4, r0, #0
   266a4:	beq	266e4 <__read_chk@plt+0x20260>
   266a8:	ldr	r3, [r4, #24]
   266ac:	cmp	r3, #0
   266b0:	beq	26710 <__read_chk@plt+0x2028c>
   266b4:	ldr	r2, [r4, #32]
   266b8:	sub	r2, r2, #1
   266bc:	cmp	r2, #1048576	; 0x100000
   266c0:	bcs	266e4 <__read_chk@plt+0x20260>
   266c4:	ldr	r2, [r4, #4]
   266c8:	cmp	r2, #0
   266cc:	beq	266e4 <__read_chk@plt+0x20260>
   266d0:	ldr	r2, [r4, #28]
   266d4:	cmp	r2, #0
   266d8:	beq	26744 <__read_chk@plt+0x202c0>
   266dc:	cmp	r3, #0
   266e0:	beq	26738 <__read_chk@plt+0x202b4>
   266e4:	bl	6490 <__read_chk@plt+0xc>
   266e8:	cmp	r0, #0
   266ec:	bne	26708 <__read_chk@plt+0x20284>
   266f0:	ldr	r3, [r4, #24]
   266f4:	cmp	r3, #0
   266f8:	bne	26708 <__read_chk@plt+0x20284>
   266fc:	ldr	r3, [r4, #32]
   26700:	cmp	r3, #1
   26704:	bls	26720 <__read_chk@plt+0x2029c>
   26708:	mov	r0, #0
   2670c:	pop	{r4, pc}
   26710:	ldm	r4, {r1, r2}
   26714:	cmp	r1, r2
   26718:	bne	266e4 <__read_chk@plt+0x20260>
   2671c:	b	266b4 <__read_chk@plt+0x20230>
   26720:	ldr	r0, [r4, #8]
   26724:	ldr	r2, [r4, #16]
   26728:	ldr	r3, [r4, #12]
   2672c:	add	r0, r0, r2
   26730:	rsb	r0, r3, r0
   26734:	pop	{r4, pc}
   26738:	ldr	r2, [r4, #36]	; 0x24
   2673c:	cmp	r2, #0
   26740:	bne	266e4 <__read_chk@plt+0x20260>
   26744:	ldr	r2, [r4, #16]
   26748:	cmp	r2, #134217728	; 0x8000000
   2674c:	bhi	266e4 <__read_chk@plt+0x20260>
   26750:	ldr	r1, [r4, #20]
   26754:	cmp	r2, r1
   26758:	bcc	266e4 <__read_chk@plt+0x20260>
   2675c:	ldr	r2, [r4, #12]
   26760:	cmp	r1, r2
   26764:	bcc	266e4 <__read_chk@plt+0x20260>
   26768:	ldr	r1, [r4, #8]
   2676c:	cmp	r2, r1
   26770:	bcc	266e4 <__read_chk@plt+0x20260>
   26774:	b	266f4 <__read_chk@plt+0x20270>
   26778:	push	{r4, lr}
   2677c:	subs	r4, r0, #0
   26780:	beq	267c0 <__read_chk@plt+0x2033c>
   26784:	ldr	r3, [r4, #24]
   26788:	cmp	r3, #0
   2678c:	beq	267d8 <__read_chk@plt+0x20354>
   26790:	ldr	r2, [r4, #32]
   26794:	sub	r2, r2, #1
   26798:	cmp	r2, #1048576	; 0x100000
   2679c:	bcs	267c0 <__read_chk@plt+0x2033c>
   267a0:	ldr	r0, [r4, #4]
   267a4:	cmp	r0, #0
   267a8:	beq	267c0 <__read_chk@plt+0x2033c>
   267ac:	ldr	r2, [r4, #28]
   267b0:	cmp	r2, #0
   267b4:	beq	26804 <__read_chk@plt+0x20380>
   267b8:	cmp	r3, #0
   267bc:	beq	267f8 <__read_chk@plt+0x20374>
   267c0:	bl	6490 <__read_chk@plt+0xc>
   267c4:	cmp	r0, #0
   267c8:	bne	267f0 <__read_chk@plt+0x2036c>
   267cc:	ldmib	r4, {r0, r3}
   267d0:	add	r0, r0, r3
   267d4:	pop	{r4, pc}
   267d8:	ldm	r4, {r1, r2}
   267dc:	cmp	r1, r2
   267e0:	beq	26790 <__read_chk@plt+0x2030c>
   267e4:	bl	6490 <__read_chk@plt+0xc>
   267e8:	cmp	r0, #0
   267ec:	beq	267cc <__read_chk@plt+0x20348>
   267f0:	mov	r0, #0
   267f4:	pop	{r4, pc}
   267f8:	ldr	r3, [r4, #36]	; 0x24
   267fc:	cmp	r3, #0
   26800:	bne	267c0 <__read_chk@plt+0x2033c>
   26804:	ldr	r3, [r4, #16]
   26808:	cmp	r3, #134217728	; 0x8000000
   2680c:	bhi	267c0 <__read_chk@plt+0x2033c>
   26810:	ldr	r2, [r4, #20]
   26814:	cmp	r3, r2
   26818:	bcc	267c0 <__read_chk@plt+0x2033c>
   2681c:	ldr	r1, [r4, #12]
   26820:	cmp	r2, r1
   26824:	bcc	267c0 <__read_chk@plt+0x2033c>
   26828:	ldr	r3, [r4, #8]
   2682c:	cmp	r1, r3
   26830:	bcc	267c0 <__read_chk@plt+0x2033c>
   26834:	b	267d0 <__read_chk@plt+0x2034c>
   26838:	push	{r4, lr}
   2683c:	subs	r4, r0, #0
   26840:	beq	26880 <__read_chk@plt+0x203fc>
   26844:	ldr	r3, [r4, #24]
   26848:	cmp	r3, #0
   2684c:	beq	268b4 <__read_chk@plt+0x20430>
   26850:	ldr	r2, [r4, #32]
   26854:	sub	r2, r2, #1
   26858:	cmp	r2, #1048576	; 0x100000
   2685c:	bcs	26880 <__read_chk@plt+0x203fc>
   26860:	ldr	r2, [r4, #4]
   26864:	cmp	r2, #0
   26868:	beq	26880 <__read_chk@plt+0x203fc>
   2686c:	ldr	r2, [r4, #28]
   26870:	cmp	r2, #0
   26874:	beq	268e0 <__read_chk@plt+0x2045c>
   26878:	cmp	r3, #0
   2687c:	beq	268d4 <__read_chk@plt+0x20450>
   26880:	bl	6490 <__read_chk@plt+0xc>
   26884:	cmp	r0, #0
   26888:	bne	268cc <__read_chk@plt+0x20448>
   2688c:	ldr	r3, [r4, #24]
   26890:	cmp	r3, #0
   26894:	bne	268cc <__read_chk@plt+0x20448>
   26898:	ldr	r3, [r4, #32]
   2689c:	cmp	r3, #1
   268a0:	bhi	268cc <__read_chk@plt+0x20448>
   268a4:	ldr	r0, [r4]
   268a8:	ldr	r3, [r4, #8]
   268ac:	add	r0, r0, r3
   268b0:	pop	{r4, pc}
   268b4:	ldm	r4, {r1, r2}
   268b8:	cmp	r1, r2
   268bc:	beq	26850 <__read_chk@plt+0x203cc>
   268c0:	bl	6490 <__read_chk@plt+0xc>
   268c4:	cmp	r0, #0
   268c8:	beq	2688c <__read_chk@plt+0x20408>
   268cc:	mov	r0, #0
   268d0:	pop	{r4, pc}
   268d4:	ldr	r2, [r4, #36]	; 0x24
   268d8:	cmp	r2, #0
   268dc:	bne	26880 <__read_chk@plt+0x203fc>
   268e0:	ldr	r2, [r4, #16]
   268e4:	cmp	r2, #134217728	; 0x8000000
   268e8:	bhi	26880 <__read_chk@plt+0x203fc>
   268ec:	ldr	r1, [r4, #20]
   268f0:	cmp	r2, r1
   268f4:	bcc	26880 <__read_chk@plt+0x203fc>
   268f8:	ldr	r2, [r4, #12]
   268fc:	cmp	r1, r2
   26900:	bcc	26880 <__read_chk@plt+0x203fc>
   26904:	ldr	r1, [r4, #8]
   26908:	cmp	r2, r1
   2690c:	bcc	26880 <__read_chk@plt+0x203fc>
   26910:	b	26890 <__read_chk@plt+0x2040c>
   26914:	push	{r3, r4, r5, lr}
   26918:	subs	r4, r0, #0
   2691c:	mov	r5, r1
   26920:	beq	26960 <__read_chk@plt+0x204dc>
   26924:	ldr	r3, [r4, #24]
   26928:	cmp	r3, #0
   2692c:	beq	269b0 <__read_chk@plt+0x2052c>
   26930:	ldr	r2, [r4, #32]
   26934:	sub	r2, r2, #1
   26938:	cmp	r2, #1048576	; 0x100000
   2693c:	bcs	26960 <__read_chk@plt+0x204dc>
   26940:	ldr	r2, [r4, #4]
   26944:	cmp	r2, #0
   26948:	beq	26960 <__read_chk@plt+0x204dc>
   2694c:	ldr	r2, [r4, #28]
   26950:	cmp	r2, #0
   26954:	beq	269d4 <__read_chk@plt+0x20550>
   26958:	cmp	r3, #0
   2695c:	beq	269c8 <__read_chk@plt+0x20544>
   26960:	bl	6490 <__read_chk@plt+0xc>
   26964:	cmp	r0, #0
   26968:	popne	{r3, r4, r5, pc}
   2696c:	ldr	r3, [r4, #24]
   26970:	cmp	r3, #0
   26974:	bne	269c0 <__read_chk@plt+0x2053c>
   26978:	ldr	r3, [r4, #32]
   2697c:	cmp	r3, #1
   26980:	bhi	269c0 <__read_chk@plt+0x2053c>
   26984:	ldr	r3, [r4, #16]
   26988:	cmp	r5, r3
   2698c:	bhi	26a08 <__read_chk@plt+0x20584>
   26990:	rsb	r5, r5, r3
   26994:	ldr	r2, [r4, #12]
   26998:	ldr	r3, [r4, #8]
   2699c:	rsb	r2, r3, r2
   269a0:	cmp	r5, r2
   269a4:	movcs	r0, #0
   269a8:	mvncc	r0, #8
   269ac:	pop	{r3, r4, r5, pc}
   269b0:	ldm	r4, {r1, r2}
   269b4:	cmp	r1, r2
   269b8:	bne	26960 <__read_chk@plt+0x204dc>
   269bc:	b	26930 <__read_chk@plt+0x204ac>
   269c0:	mvn	r0, #48	; 0x30
   269c4:	pop	{r3, r4, r5, pc}
   269c8:	ldr	r2, [r4, #36]	; 0x24
   269cc:	cmp	r2, #0
   269d0:	bne	26960 <__read_chk@plt+0x204dc>
   269d4:	ldr	r2, [r4, #16]
   269d8:	cmp	r2, #134217728	; 0x8000000
   269dc:	bhi	26960 <__read_chk@plt+0x204dc>
   269e0:	ldr	r1, [r4, #20]
   269e4:	cmp	r2, r1
   269e8:	bcc	26960 <__read_chk@plt+0x204dc>
   269ec:	ldr	r2, [r4, #12]
   269f0:	cmp	r1, r2
   269f4:	bcc	26960 <__read_chk@plt+0x204dc>
   269f8:	ldr	r1, [r4, #8]
   269fc:	cmp	r2, r1
   26a00:	bcc	26960 <__read_chk@plt+0x204dc>
   26a04:	b	26970 <__read_chk@plt+0x204ec>
   26a08:	mvn	r0, #8
   26a0c:	pop	{r3, r4, r5, pc}
   26a10:	push	{r3, r4, r5, r6, r7, lr}
   26a14:	mov	r4, r0
   26a18:	mov	r5, r1
   26a1c:	bl	26914 <__read_chk@plt+0x20490>
   26a20:	subs	r7, r0, #0
   26a24:	beq	26a30 <__read_chk@plt+0x205ac>
   26a28:	mov	r0, r7
   26a2c:	pop	{r3, r4, r5, r6, r7, pc}
   26a30:	ldr	r1, [r4, #12]
   26a34:	mov	r0, r4
   26a38:	ldr	r3, [r4, #16]
   26a3c:	add	r1, r5, r1
   26a40:	cmp	r1, r3
   26a44:	movls	r1, #0
   26a48:	movhi	r1, #1
   26a4c:	bl	25cd8 <__read_chk@plt+0x1f854>
   26a50:	ldr	r6, [r4, #12]
   26a54:	ldr	r3, [r4, #20]
   26a58:	add	r6, r5, r6
   26a5c:	cmp	r6, r3
   26a60:	bls	26a28 <__read_chk@plt+0x205a4>
   26a64:	add	r3, r6, #255	; 0xff
   26a68:	ldr	r2, [r4, #16]
   26a6c:	bic	r3, r3, #255	; 0xff
   26a70:	ldr	r0, [r4]
   26a74:	cmp	r3, r2
   26a78:	movls	r6, r3
   26a7c:	mov	r1, r6
   26a80:	bl	5c20 <realloc@plt>
   26a84:	subs	r3, r0, #0
   26a88:	beq	26aac <__read_chk@plt+0x20628>
   26a8c:	str	r6, [r4, #20]
   26a90:	mov	r0, r4
   26a94:	str	r3, [r4]
   26a98:	mov	r1, r5
   26a9c:	str	r3, [r4, #4]
   26aa0:	bl	26914 <__read_chk@plt+0x20490>
   26aa4:	and	r0, r0, r0, asr #31
   26aa8:	pop	{r3, r4, r5, r6, r7, pc}
   26aac:	mvn	r0, #1
   26ab0:	pop	{r3, r4, r5, r6, r7, pc}
   26ab4:	push	{r4, r5, r6, lr}
   26ab8:	subs	r5, r2, #0
   26abc:	mov	r4, r0
   26ac0:	mov	r6, r1
   26ac4:	movne	r3, #0
   26ac8:	strne	r3, [r5]
   26acc:	bl	26a10 <__read_chk@plt+0x2058c>
   26ad0:	cmp	r0, #0
   26ad4:	popne	{r4, r5, r6, pc}
   26ad8:	ldr	r3, [r4, #12]
   26adc:	cmp	r5, #0
   26ae0:	ldr	r2, [r4]
   26ae4:	add	r6, r6, r3
   26ae8:	moveq	r0, r5
   26aec:	str	r6, [r4, #12]
   26af0:	add	r3, r2, r3
   26af4:	strne	r3, [r5]
   26af8:	pop	{r4, r5, r6, pc}
   26afc:	push	{r3, r4, r5, lr}
   26b00:	subs	r4, r0, #0
   26b04:	mov	r5, r1
   26b08:	beq	26b48 <__read_chk@plt+0x206c4>
   26b0c:	ldr	r3, [r4, #24]
   26b10:	cmp	r3, #0
   26b14:	beq	26b64 <__read_chk@plt+0x206e0>
   26b18:	ldr	r2, [r4, #32]
   26b1c:	sub	r2, r2, #1
   26b20:	cmp	r2, #1048576	; 0x100000
   26b24:	bcs	26b48 <__read_chk@plt+0x206c4>
   26b28:	ldr	r2, [r4, #4]
   26b2c:	cmp	r2, #0
   26b30:	beq	26b48 <__read_chk@plt+0x206c4>
   26b34:	ldr	r2, [r4, #28]
   26b38:	cmp	r2, #0
   26b3c:	beq	26c58 <__read_chk@plt+0x207d4>
   26b40:	cmp	r3, #0
   26b44:	beq	26c4c <__read_chk@plt+0x207c8>
   26b48:	bl	6490 <__read_chk@plt+0xc>
   26b4c:	cmp	r0, #0
   26b50:	bne	26b7c <__read_chk@plt+0x206f8>
   26b54:	cmp	r5, #0
   26b58:	bne	26b80 <__read_chk@plt+0x206fc>
   26b5c:	mov	r0, #0
   26b60:	pop	{r3, r4, r5, pc}
   26b64:	ldm	r4, {r1, r2}
   26b68:	cmp	r1, r2
   26b6c:	beq	26b18 <__read_chk@plt+0x20694>
   26b70:	bl	6490 <__read_chk@plt+0xc>
   26b74:	cmp	r0, #0
   26b78:	beq	26b54 <__read_chk@plt+0x206d0>
   26b7c:	pop	{r3, r4, r5, pc}
   26b80:	cmp	r4, #0
   26b84:	beq	26c00 <__read_chk@plt+0x2077c>
   26b88:	ldr	r3, [r4, #24]
   26b8c:	cmp	r3, #0
   26b90:	beq	26c3c <__read_chk@plt+0x207b8>
   26b94:	ldr	r2, [r4, #32]
   26b98:	sub	r2, r2, #1
   26b9c:	cmp	r2, #1048576	; 0x100000
   26ba0:	bcs	26c00 <__read_chk@plt+0x2077c>
   26ba4:	ldr	r2, [r4, #4]
   26ba8:	cmp	r2, #0
   26bac:	beq	26c00 <__read_chk@plt+0x2077c>
   26bb0:	ldr	r2, [r4, #28]
   26bb4:	cmp	r2, #0
   26bb8:	beq	26bd0 <__read_chk@plt+0x2074c>
   26bbc:	cmp	r3, #0
   26bc0:	bne	26c00 <__read_chk@plt+0x2077c>
   26bc4:	ldr	r3, [r4, #36]	; 0x24
   26bc8:	cmp	r3, #0
   26bcc:	bne	26c00 <__read_chk@plt+0x2077c>
   26bd0:	ldr	r3, [r4, #16]
   26bd4:	cmp	r3, #134217728	; 0x8000000
   26bd8:	bhi	26c00 <__read_chk@plt+0x2077c>
   26bdc:	ldr	r2, [r4, #20]
   26be0:	cmp	r3, r2
   26be4:	bcc	26c00 <__read_chk@plt+0x2077c>
   26be8:	ldr	r3, [r4, #12]
   26bec:	cmp	r2, r3
   26bf0:	bcc	26c00 <__read_chk@plt+0x2077c>
   26bf4:	ldr	r2, [r4, #8]
   26bf8:	cmp	r3, r2
   26bfc:	bcs	26c34 <__read_chk@plt+0x207b0>
   26c00:	bl	6490 <__read_chk@plt+0xc>
   26c04:	cmp	r0, #0
   26c08:	movne	r3, #0
   26c0c:	beq	26c2c <__read_chk@plt+0x207a8>
   26c10:	cmp	r5, r3
   26c14:	ldrls	r3, [r4, #8]
   26c18:	movls	r0, #0
   26c1c:	mvnhi	r0, #2
   26c20:	addls	r5, r3, r5
   26c24:	strls	r5, [r4, #8]
   26c28:	pop	{r3, r4, r5, pc}
   26c2c:	ldr	r3, [r4, #12]
   26c30:	ldr	r2, [r4, #8]
   26c34:	rsb	r3, r2, r3
   26c38:	b	26c10 <__read_chk@plt+0x2078c>
   26c3c:	ldm	r4, {r1, r2}
   26c40:	cmp	r1, r2
   26c44:	bne	26c00 <__read_chk@plt+0x2077c>
   26c48:	b	26b94 <__read_chk@plt+0x20710>
   26c4c:	ldr	r2, [r4, #36]	; 0x24
   26c50:	cmp	r2, #0
   26c54:	bne	26b48 <__read_chk@plt+0x206c4>
   26c58:	ldr	r2, [r4, #16]
   26c5c:	cmp	r2, #134217728	; 0x8000000
   26c60:	bhi	26b48 <__read_chk@plt+0x206c4>
   26c64:	ldr	r1, [r4, #20]
   26c68:	cmp	r2, r1
   26c6c:	bcc	26b48 <__read_chk@plt+0x206c4>
   26c70:	ldr	r2, [r4, #12]
   26c74:	cmp	r1, r2
   26c78:	bcc	26b48 <__read_chk@plt+0x206c4>
   26c7c:	ldr	r1, [r4, #8]
   26c80:	cmp	r2, r1
   26c84:	bcc	26b48 <__read_chk@plt+0x206c4>
   26c88:	cmp	r5, #0
   26c8c:	beq	26b5c <__read_chk@plt+0x206d8>
   26c90:	b	26b8c <__read_chk@plt+0x20708>
   26c94:	push	{r3, r4, r5, lr}
   26c98:	subs	r4, r0, #0
   26c9c:	mov	r5, r1
   26ca0:	beq	26ce0 <__read_chk@plt+0x2085c>
   26ca4:	ldr	r3, [r4, #24]
   26ca8:	cmp	r3, #0
   26cac:	beq	26cfc <__read_chk@plt+0x20878>
   26cb0:	ldr	r2, [r4, #32]
   26cb4:	sub	r2, r2, #1
   26cb8:	cmp	r2, #1048576	; 0x100000
   26cbc:	bcs	26ce0 <__read_chk@plt+0x2085c>
   26cc0:	ldr	r2, [r4, #4]
   26cc4:	cmp	r2, #0
   26cc8:	beq	26ce0 <__read_chk@plt+0x2085c>
   26ccc:	ldr	r2, [r4, #28]
   26cd0:	cmp	r2, #0
   26cd4:	beq	26df0 <__read_chk@plt+0x2096c>
   26cd8:	cmp	r3, #0
   26cdc:	beq	26de4 <__read_chk@plt+0x20960>
   26ce0:	bl	6490 <__read_chk@plt+0xc>
   26ce4:	cmp	r0, #0
   26ce8:	bne	26d14 <__read_chk@plt+0x20890>
   26cec:	cmp	r5, #0
   26cf0:	bne	26d18 <__read_chk@plt+0x20894>
   26cf4:	mov	r0, #0
   26cf8:	pop	{r3, r4, r5, pc}
   26cfc:	ldm	r4, {r1, r2}
   26d00:	cmp	r1, r2
   26d04:	beq	26cb0 <__read_chk@plt+0x2082c>
   26d08:	bl	6490 <__read_chk@plt+0xc>
   26d0c:	cmp	r0, #0
   26d10:	beq	26cec <__read_chk@plt+0x20868>
   26d14:	pop	{r3, r4, r5, pc}
   26d18:	cmp	r4, #0
   26d1c:	beq	26d98 <__read_chk@plt+0x20914>
   26d20:	ldr	r3, [r4, #24]
   26d24:	cmp	r3, #0
   26d28:	beq	26dd4 <__read_chk@plt+0x20950>
   26d2c:	ldr	r2, [r4, #32]
   26d30:	sub	r2, r2, #1
   26d34:	cmp	r2, #1048576	; 0x100000
   26d38:	bcs	26d98 <__read_chk@plt+0x20914>
   26d3c:	ldr	r2, [r4, #4]
   26d40:	cmp	r2, #0
   26d44:	beq	26d98 <__read_chk@plt+0x20914>
   26d48:	ldr	r2, [r4, #28]
   26d4c:	cmp	r2, #0
   26d50:	beq	26d68 <__read_chk@plt+0x208e4>
   26d54:	cmp	r3, #0
   26d58:	bne	26d98 <__read_chk@plt+0x20914>
   26d5c:	ldr	r3, [r4, #36]	; 0x24
   26d60:	cmp	r3, #0
   26d64:	bne	26d98 <__read_chk@plt+0x20914>
   26d68:	ldr	r3, [r4, #16]
   26d6c:	cmp	r3, #134217728	; 0x8000000
   26d70:	bhi	26d98 <__read_chk@plt+0x20914>
   26d74:	ldr	r2, [r4, #20]
   26d78:	cmp	r3, r2
   26d7c:	bcc	26d98 <__read_chk@plt+0x20914>
   26d80:	ldr	r3, [r4, #12]
   26d84:	cmp	r2, r3
   26d88:	bcc	26d98 <__read_chk@plt+0x20914>
   26d8c:	ldr	r2, [r4, #8]
   26d90:	cmp	r3, r2
   26d94:	bcs	26dcc <__read_chk@plt+0x20948>
   26d98:	bl	6490 <__read_chk@plt+0xc>
   26d9c:	cmp	r0, #0
   26da0:	movne	r3, #0
   26da4:	beq	26dc4 <__read_chk@plt+0x20940>
   26da8:	cmp	r5, r3
   26dac:	ldrls	r3, [r4, #12]
   26db0:	movls	r0, #0
   26db4:	mvnhi	r0, #2
   26db8:	rsbls	r5, r5, r3
   26dbc:	strls	r5, [r4, #12]
   26dc0:	pop	{r3, r4, r5, pc}
   26dc4:	ldr	r3, [r4, #12]
   26dc8:	ldr	r2, [r4, #8]
   26dcc:	rsb	r3, r2, r3
   26dd0:	b	26da8 <__read_chk@plt+0x20924>
   26dd4:	ldm	r4, {r1, r2}
   26dd8:	cmp	r1, r2
   26ddc:	bne	26d98 <__read_chk@plt+0x20914>
   26de0:	b	26d2c <__read_chk@plt+0x208a8>
   26de4:	ldr	r2, [r4, #36]	; 0x24
   26de8:	cmp	r2, #0
   26dec:	bne	26ce0 <__read_chk@plt+0x2085c>
   26df0:	ldr	r2, [r4, #16]
   26df4:	cmp	r2, #134217728	; 0x8000000
   26df8:	bhi	26ce0 <__read_chk@plt+0x2085c>
   26dfc:	ldr	r1, [r4, #20]
   26e00:	cmp	r2, r1
   26e04:	bcc	26ce0 <__read_chk@plt+0x2085c>
   26e08:	ldr	r2, [r4, #12]
   26e0c:	cmp	r1, r2
   26e10:	bcc	26ce0 <__read_chk@plt+0x2085c>
   26e14:	ldr	r1, [r4, #8]
   26e18:	cmp	r2, r1
   26e1c:	bcc	26ce0 <__read_chk@plt+0x2085c>
   26e20:	cmp	r5, #0
   26e24:	beq	26cf4 <__read_chk@plt+0x20870>
   26e28:	b	26d24 <__read_chk@plt+0x208a0>
   26e2c:	push	{r3, r4, r5, r6, r7, lr}
   26e30:	subs	r6, r0, #0
   26e34:	mov	r5, r1
   26e38:	mov	r7, r2
   26e3c:	beq	27108 <__read_chk@plt+0x20c84>
   26e40:	ldr	r4, [r6]
   26e44:	ldr	r3, [pc, #724]	; 27120 <__read_chk@plt+0x20c9c>
   26e48:	cmp	r4, #4
   26e4c:	add	r3, pc, r3
   26e50:	add	r3, r3, #24
   26e54:	bne	26e64 <__read_chk@plt+0x209e0>
   26e58:	b	26f28 <__read_chk@plt+0x20aa4>
   26e5c:	cmp	r4, ip
   26e60:	beq	26f30 <__read_chk@plt+0x20aac>
   26e64:	ldr	ip, [r3, #8]
   26e68:	mov	r1, r3
   26e6c:	add	r3, r3, #24
   26e70:	cmn	ip, #1
   26e74:	bne	26e5c <__read_chk@plt+0x209d8>
   26e78:	mov	ip, r4
   26e7c:	cmp	r7, #0
   26e80:	beq	26ea8 <__read_chk@plt+0x20a24>
   26e84:	sub	r3, ip, #5
   26e88:	cmp	r3, #3
   26e8c:	addls	pc, pc, r3, lsl #2
   26e90:	b	26ea8 <__read_chk@plt+0x20a24>
   26e94:	b	270e0 <__read_chk@plt+0x20c5c>
   26e98:	b	270d4 <__read_chk@plt+0x20c50>
   26e9c:	b	26ea4 <__read_chk@plt+0x20a20>
   26ea0:	b	270cc <__read_chk@plt+0x20c48>
   26ea4:	mov	ip, #3
   26ea8:	ldr	r1, [r6, #16]
   26eac:	ldr	r3, [pc, #624]	; 27124 <__read_chk@plt+0x20ca0>
   26eb0:	mov	r2, #4
   26eb4:	add	r3, pc, r3
   26eb8:	b	26ecc <__read_chk@plt+0x20a48>
   26ebc:	add	r3, r3, #24
   26ec0:	ldr	r2, [r3, #8]
   26ec4:	cmn	r2, #1
   26ec8:	beq	26f1c <__read_chk@plt+0x20a98>
   26ecc:	cmp	r2, ip
   26ed0:	bne	26ebc <__read_chk@plt+0x20a38>
   26ed4:	ldr	r2, [r3, #12]
   26ed8:	cmp	r2, #0
   26edc:	beq	26ee8 <__read_chk@plt+0x20a64>
   26ee0:	cmp	r1, r2
   26ee4:	bne	26ebc <__read_chk@plt+0x20a38>
   26ee8:	ldr	r1, [r3]
   26eec:	sub	ip, ip, #1
   26ef0:	cmp	ip, #7
   26ef4:	addls	pc, pc, ip, lsl #2
   26ef8:	b	27118 <__read_chk@plt+0x20c94>
   26efc:	b	27084 <__read_chk@plt+0x20c00>
   26f00:	b	2700c <__read_chk@plt+0x20b88>
   26f04:	b	26fa4 <__read_chk@plt+0x20b20>
   26f08:	b	26f74 <__read_chk@plt+0x20af0>
   26f0c:	b	26f60 <__read_chk@plt+0x20adc>
   26f10:	b	26f60 <__read_chk@plt+0x20adc>
   26f14:	b	26f60 <__read_chk@plt+0x20adc>
   26f18:	b	26f60 <__read_chk@plt+0x20adc>
   26f1c:	ldr	r1, [pc, #516]	; 27128 <__read_chk@plt+0x20ca4>
   26f20:	add	r1, pc, r1
   26f24:	b	26eec <__read_chk@plt+0x20a68>
   26f28:	ldr	r1, [pc, #508]	; 2712c <__read_chk@plt+0x20ca8>
   26f2c:	add	r1, pc, r1
   26f30:	ldr	r3, [r1, #16]
   26f34:	cmp	r3, #0
   26f38:	beq	26e78 <__read_chk@plt+0x209f4>
   26f3c:	ldr	r3, [r6, #32]
   26f40:	cmp	r3, #0
   26f44:	beq	27110 <__read_chk@plt+0x20c8c>
   26f48:	ldr	r0, [r3]
   26f4c:	bl	265d8 <__read_chk@plt+0x20154>
   26f50:	cmp	r0, #0
   26f54:	beq	27100 <__read_chk@plt+0x20c7c>
   26f58:	ldr	ip, [r6]
   26f5c:	b	26e7c <__read_chk@plt+0x209f8>
   26f60:	ldr	r3, [r6, #32]
   26f64:	mov	r0, r5
   26f68:	ldr	r1, [r3]
   26f6c:	pop	{r3, r4, r5, r6, r7, lr}
   26f70:	b	2e8ac <__read_chk@plt+0x28428>
   26f74:	ldr	r3, [r6, #28]
   26f78:	cmp	r3, #0
   26f7c:	beq	27108 <__read_chk@plt+0x20c84>
   26f80:	mov	r0, r5
   26f84:	bl	2ed04 <__read_chk@plt+0x28880>
   26f88:	cmp	r0, #0
   26f8c:	popne	{r3, r4, r5, r6, r7, pc}
   26f90:	mov	r0, r5
   26f94:	ldr	r1, [r6, #28]
   26f98:	mov	r2, #32
   26f9c:	pop	{r3, r4, r5, r6, r7, lr}
   26fa0:	b	2ec40 <__read_chk@plt+0x287bc>
   26fa4:	ldr	r3, [r6, #20]
   26fa8:	cmp	r3, #0
   26fac:	beq	27108 <__read_chk@plt+0x20c84>
   26fb0:	mov	r0, r5
   26fb4:	bl	2ed04 <__read_chk@plt+0x28880>
   26fb8:	cmp	r0, #0
   26fbc:	popne	{r3, r4, r5, r6, r7, pc}
   26fc0:	ldr	r3, [r6, #16]
   26fc4:	movw	r2, #715	; 0x2cb
   26fc8:	cmp	r3, r2
   26fcc:	beq	270e8 <__read_chk@plt+0x20c64>
   26fd0:	cmp	r3, #716	; 0x2cc
   26fd4:	beq	270f4 <__read_chk@plt+0x20c70>
   26fd8:	sub	r2, r2, #300	; 0x12c
   26fdc:	ldr	r1, [pc, #332]	; 27130 <__read_chk@plt+0x20cac>
   26fe0:	cmp	r3, r2
   26fe4:	add	r1, pc, r1
   26fe8:	movne	r1, r0
   26fec:	mov	r0, r5
   26ff0:	bl	2ed04 <__read_chk@plt+0x28880>
   26ff4:	cmp	r0, #0
   26ff8:	popne	{r3, r4, r5, r6, r7, pc}
   26ffc:	mov	r0, r5
   27000:	ldr	r1, [r6, #20]
   27004:	pop	{r3, r4, r5, r6, r7, lr}
   27008:	b	2fbf0 <__read_chk@plt+0x2976c>
   2700c:	ldr	r3, [r6, #12]
   27010:	cmp	r3, #0
   27014:	beq	27108 <__read_chk@plt+0x20c84>
   27018:	mov	r0, r5
   2701c:	bl	2ed04 <__read_chk@plt+0x28880>
   27020:	cmp	r0, #0
   27024:	popne	{r3, r4, r5, r6, r7, pc}
   27028:	ldr	r3, [r6, #12]
   2702c:	mov	r0, r5
   27030:	ldr	r1, [r3, #12]
   27034:	bl	2f8cc <__read_chk@plt+0x29448>
   27038:	cmp	r0, #0
   2703c:	popne	{r3, r4, r5, r6, r7, pc}
   27040:	ldr	r3, [r6, #12]
   27044:	mov	r0, r5
   27048:	ldr	r1, [r3, #16]
   2704c:	bl	2f8cc <__read_chk@plt+0x29448>
   27050:	cmp	r0, #0
   27054:	popne	{r3, r4, r5, r6, r7, pc}
   27058:	ldr	r3, [r6, #12]
   2705c:	mov	r0, r5
   27060:	ldr	r1, [r3, #20]
   27064:	bl	2f8cc <__read_chk@plt+0x29448>
   27068:	cmp	r0, #0
   2706c:	popne	{r3, r4, r5, r6, r7, pc}
   27070:	ldr	r3, [r6, #12]
   27074:	mov	r0, r5
   27078:	ldr	r1, [r3, #24]
   2707c:	pop	{r3, r4, r5, r6, r7, lr}
   27080:	b	2f8cc <__read_chk@plt+0x29448>
   27084:	ldr	r3, [r6, #8]
   27088:	cmp	r3, #0
   2708c:	beq	27108 <__read_chk@plt+0x20c84>
   27090:	mov	r0, r5
   27094:	bl	2ed04 <__read_chk@plt+0x28880>
   27098:	cmp	r0, #0
   2709c:	popne	{r3, r4, r5, r6, r7, pc}
   270a0:	ldr	r3, [r6, #8]
   270a4:	mov	r0, r5
   270a8:	ldr	r1, [r3, #20]
   270ac:	bl	2f8cc <__read_chk@plt+0x29448>
   270b0:	cmp	r0, #0
   270b4:	popne	{r3, r4, r5, r6, r7, pc}
   270b8:	ldr	r3, [r6, #8]
   270bc:	mov	r0, r5
   270c0:	ldr	r1, [r3, #16]
   270c4:	pop	{r3, r4, r5, r6, r7, lr}
   270c8:	b	2f8cc <__read_chk@plt+0x29448>
   270cc:	mov	ip, #4
   270d0:	b	26ea8 <__read_chk@plt+0x20a24>
   270d4:	ldr	r1, [r6, #16]
   270d8:	mov	ip, #2
   270dc:	b	26eac <__read_chk@plt+0x20a28>
   270e0:	mov	ip, #1
   270e4:	b	26ea8 <__read_chk@plt+0x20a24>
   270e8:	ldr	r1, [pc, #68]	; 27134 <__read_chk@plt+0x20cb0>
   270ec:	add	r1, pc, r1
   270f0:	b	26fec <__read_chk@plt+0x20b68>
   270f4:	ldr	r1, [pc, #60]	; 27138 <__read_chk@plt+0x20cb4>
   270f8:	add	r1, pc, r1
   270fc:	b	26fec <__read_chk@plt+0x20b68>
   27100:	mvn	r0, #16
   27104:	pop	{r3, r4, r5, r6, r7, pc}
   27108:	mvn	r0, #9
   2710c:	pop	{r3, r4, r5, r6, r7, pc}
   27110:	mvn	r0, #15
   27114:	pop	{r3, r4, r5, r6, r7, pc}
   27118:	mvn	r0, #13
   2711c:	pop	{r3, r4, r5, r6, r7, pc}
   27120:	strdeq	r8, [r9], -r4
   27124:	andeq	r8, r9, ip, lsl #21
   27128:	muleq	r6, r4, r9
   2712c:	andeq	r8, r9, r4, lsl sl
   27130:	ldrdeq	r0, [r6], -ip
   27134:	andeq	r0, r6, r0, ror #15
   27138:	andeq	r0, r6, r0, ror #15
   2713c:	push	{r4, r5, r6, r7, r8, lr}
   27140:	subs	r6, r2, #0
   27144:	mov	r8, r3
   27148:	mov	r7, r0
   2714c:	movne	r3, #0
   27150:	strne	r3, [r6]
   27154:	cmp	r1, #0
   27158:	mov	r5, r1
   2715c:	movne	r3, #0
   27160:	strne	r3, [r1]
   27164:	bl	25d50 <__read_chk@plt+0x1f8cc>
   27168:	subs	r4, r0, #0
   2716c:	beq	271e8 <__read_chk@plt+0x20d64>
   27170:	mov	r0, r7
   27174:	mov	r2, r8
   27178:	mov	r1, r4
   2717c:	bl	26e2c <__read_chk@plt+0x209a8>
   27180:	subs	r7, r0, #0
   27184:	beq	27198 <__read_chk@plt+0x20d14>
   27188:	mov	r0, r4
   2718c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   27190:	mov	r0, r7
   27194:	pop	{r4, r5, r6, r7, r8, pc}
   27198:	mov	r0, r4
   2719c:	bl	265d8 <__read_chk@plt+0x20154>
   271a0:	cmp	r6, #0
   271a4:	strne	r0, [r6]
   271a8:	cmp	r5, #0
   271ac:	mov	r8, r0
   271b0:	beq	27188 <__read_chk@plt+0x20d04>
   271b4:	bl	6070 <malloc@plt>
   271b8:	cmp	r0, #0
   271bc:	mov	r6, r0
   271c0:	str	r0, [r5]
   271c4:	mvneq	r7, #1
   271c8:	beq	27188 <__read_chk@plt+0x20d04>
   271cc:	mov	r0, r4
   271d0:	bl	26778 <__read_chk@plt+0x202f4>
   271d4:	mov	r2, r8
   271d8:	mov	r1, r0
   271dc:	mov	r0, r6
   271e0:	bl	6010 <memcpy@plt>
   271e4:	b	27188 <__read_chk@plt+0x20d04>
   271e8:	mvn	r0, #1
   271ec:	pop	{r4, r5, r6, r7, r8, pc}
   271f0:	ldr	r3, [pc, #292]	; 2731c <__read_chk@plt+0x20e98>
   271f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   271f8:	mov	r8, r1
   271fc:	ldr	r1, [pc, #284]	; 27320 <__read_chk@plt+0x20e9c>
   27200:	add	r3, pc, r3
   27204:	sub	sp, sp, #44	; 0x2c
   27208:	mov	r5, r2
   2720c:	mov	r4, r0
   27210:	add	r6, r5, r5, lsl #1
   27214:	ldr	r1, [r3, r1]
   27218:	add	r6, r6, #2
   2721c:	ldr	r3, [r1]
   27220:	str	r1, [sp, #20]
   27224:	str	r3, [sp, #36]	; 0x24
   27228:	bl	6088 <strlen@plt>
   2722c:	cmp	r5, #65536	; 0x10000
   27230:	add	r6, r6, r0
   27234:	bhi	27310 <__read_chk@plt+0x20e8c>
   27238:	mov	r0, #1
   2723c:	mov	r1, r6
   27240:	bl	5f80 <calloc@plt>
   27244:	subs	r7, r0, #0
   27248:	beq	27310 <__read_chk@plt+0x20e8c>
   2724c:	mov	r1, r4
   27250:	mov	r2, r6
   27254:	bl	7ae18 <__read_chk@plt+0x74994>
   27258:	ldr	r1, [pc, #196]	; 27324 <__read_chk@plt+0x20ea0>
   2725c:	mov	r0, r7
   27260:	mov	r2, r6
   27264:	add	r1, pc, r1
   27268:	bl	7ad44 <__read_chk@plt+0x748c0>
   2726c:	cmp	r5, #0
   27270:	beq	272f0 <__read_chk@plt+0x20e6c>
   27274:	ldr	r3, [pc, #172]	; 27328 <__read_chk@plt+0x20ea4>
   27278:	mov	sl, #0
   2727c:	ldr	r9, [pc, #168]	; 2732c <__read_chk@plt+0x20ea8>
   27280:	add	r4, sp, #28
   27284:	ldr	fp, [pc, #164]	; 27330 <__read_chk@plt+0x20eac>
   27288:	add	r3, pc, r3
   2728c:	ldr	r1, [pc, #160]	; 27334 <__read_chk@plt+0x20eb0>
   27290:	add	r9, pc, r9
   27294:	add	fp, pc, fp
   27298:	add	r1, pc, r1
   2729c:	str	r1, [sp, #16]
   272a0:	b	272b0 <__read_chk@plt+0x20e2c>
   272a4:	ldr	r3, [sp, #16]
   272a8:	cmp	sl, #0
   272ac:	movne	r3, fp
   272b0:	str	r3, [sp, #4]
   272b4:	mov	r1, #5
   272b8:	str	r9, [sp]
   272bc:	mov	r3, r1
   272c0:	ldrb	lr, [r8, sl]
   272c4:	mov	r2, #1
   272c8:	mov	r0, r4
   272cc:	add	sl, sl, r2
   272d0:	str	lr, [sp, #8]
   272d4:	bl	60b8 <__snprintf_chk@plt>
   272d8:	mov	r0, r7
   272dc:	mov	r1, r4
   272e0:	mov	r2, r6
   272e4:	bl	7ad44 <__read_chk@plt+0x748c0>
   272e8:	cmp	sl, r5
   272ec:	bne	272a4 <__read_chk@plt+0x20e20>
   272f0:	mov	r0, r7
   272f4:	ldr	r1, [sp, #20]
   272f8:	ldr	r2, [sp, #36]	; 0x24
   272fc:	ldr	r3, [r1]
   27300:	cmp	r2, r3
   27304:	bne	27318 <__read_chk@plt+0x20e94>
   27308:	add	sp, sp, #44	; 0x2c
   2730c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27310:	mov	r0, #0
   27314:	b	272f4 <__read_chk@plt+0x20e70>
   27318:	bl	5d64 <__stack_chk_fail@plt>
   2731c:	strdeq	r9, [r9], -ip
   27320:	andeq	r0, r0, r8, asr #11
   27324:			; <UNDEFINED> instruction: 0x00064cb0
   27328:	andeq	r8, r5, r4, lsl #23
   2732c:	andeq	r0, r6, r4, asr r6
   27330:	andeq	r4, r6, r0, lsl #25
   27334:	andeq	r8, r5, r4, ror fp
   27338:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2733c:	mov	r4, r2
   27340:	mov	sl, r1
   27344:	mov	r9, r0
   27348:	bl	6088 <strlen@plt>
   2734c:	add	r7, r4, #2
   27350:	movw	r3, #43691	; 0xaaab
   27354:	movt	r3, #43690	; 0xaaaa
   27358:	cmp	r4, #65536	; 0x10000
   2735c:	umull	r2, r7, r3, r7
   27360:	lsr	r7, r7, #1
   27364:	lsl	r7, r7, #2
   27368:	add	r7, r7, #1
   2736c:	add	r8, r0, #1
   27370:	add	r5, r8, r7
   27374:	bhi	27430 <__read_chk@plt+0x20fac>
   27378:	mov	r0, #1
   2737c:	mov	r1, r5
   27380:	bl	5f80 <calloc@plt>
   27384:	subs	r6, r0, #0
   27388:	beq	27430 <__read_chk@plt+0x20fac>
   2738c:	mov	r1, r9
   27390:	mov	r2, r5
   27394:	bl	7ae18 <__read_chk@plt+0x74994>
   27398:	ldr	r1, [pc, #160]	; 27440 <__read_chk@plt+0x20fbc>
   2739c:	mov	r0, r6
   273a0:	mov	r2, r5
   273a4:	add	r1, pc, r1
   273a8:	bl	7ad44 <__read_chk@plt+0x748c0>
   273ac:	cmp	r4, #0
   273b0:	bne	273bc <__read_chk@plt+0x20f38>
   273b4:	mov	r0, r6
   273b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   273bc:	mov	r0, sl
   273c0:	mov	r1, r4
   273c4:	add	r2, r6, r8
   273c8:	mov	r3, r7
   273cc:	bl	74c74 <__read_chk@plt+0x6e7f0>
   273d0:	cmn	r0, #1
   273d4:	beq	2741c <__read_chk@plt+0x20f98>
   273d8:	ldrb	r3, [r6]
   273dc:	cmp	r3, #0
   273e0:	beq	27438 <__read_chk@plt+0x20fb4>
   273e4:	cmp	r3, #61	; 0x3d
   273e8:	addne	r3, r6, #1
   273ec:	bne	273fc <__read_chk@plt+0x20f78>
   273f0:	b	27438 <__read_chk@plt+0x20fb4>
   273f4:	cmp	r2, #61	; 0x3d
   273f8:	beq	2740c <__read_chk@plt+0x20f88>
   273fc:	mov	r1, r3
   27400:	ldrb	r2, [r3], #1
   27404:	cmp	r2, #0
   27408:	bne	273f4 <__read_chk@plt+0x20f70>
   2740c:	mov	r3, #0
   27410:	mov	r0, r6
   27414:	strb	r3, [r1]
   27418:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2741c:	mov	r0, r6
   27420:	mov	r1, r5
   27424:	bl	7b7fc <__read_chk@plt+0x75378>
   27428:	mov	r0, r6
   2742c:	bl	55a8 <free@plt>
   27430:	mov	r0, #0
   27434:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27438:	mov	r1, r6
   2743c:	b	2740c <__read_chk@plt+0x20f88>
   27440:	andeq	r4, r6, r0, ror fp
   27444:	push	{r4, r5, r6, r7, r8, r9, lr}
   27448:	sub	sp, sp, #12
   2744c:	ldr	r4, [r0]
   27450:	mov	r6, r0
   27454:	str	r1, [sp, #4]
   27458:	ldrb	r3, [r4]
   2745c:	cmp	r3, #32
   27460:	cmpne	r3, #9
   27464:	bne	27480 <__read_chk@plt+0x20ffc>
   27468:	add	r3, r4, #1
   2746c:	mov	r4, r3
   27470:	ldrb	r2, [r3], #1
   27474:	cmp	r2, #32
   27478:	cmpne	r2, #9
   2747c:	beq	2746c <__read_chk@plt+0x20fe8>
   27480:	ldr	r1, [pc, #140]	; 27514 <__read_chk@plt+0x21090>
   27484:	mov	r0, r4
   27488:	add	r1, pc, r1
   2748c:	bl	5974 <strspn@plt>
   27490:	subs	r5, r0, #0
   27494:	beq	27504 <__read_chk@plt+0x21080>
   27498:	cmp	r5, #6144	; 0x1800
   2749c:	bhi	2750c <__read_chk@plt+0x21088>
   274a0:	ldrb	r1, [r4, r5]
   274a4:	add	r8, r4, r5
   274a8:	cmp	r1, #0
   274ac:	beq	274fc <__read_chk@plt+0x21078>
   274b0:	ldr	r0, [pc, #96]	; 27518 <__read_chk@plt+0x21094>
   274b4:	add	r0, pc, r0
   274b8:	bl	640c <strchr@plt>
   274bc:	cmp	r0, #0
   274c0:	beq	27504 <__read_chk@plt+0x21080>
   274c4:	mov	r9, #1
   274c8:	mov	r7, #0
   274cc:	add	r0, sp, #4
   274d0:	strb	r7, [r8]
   274d4:	mov	r1, r4
   274d8:	bl	5c38 <BN_dec2bn@plt>
   274dc:	cmp	r0, r7
   274e0:	ble	27504 <__read_chk@plt+0x21080>
   274e4:	add	r5, r9, r5
   274e8:	mov	r0, r7
   274ec:	add	r4, r4, r5
   274f0:	str	r4, [r6]
   274f4:	add	sp, sp, #12
   274f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   274fc:	mov	r9, r1
   27500:	b	274c8 <__read_chk@plt+0x21044>
   27504:	mvn	r0, #3
   27508:	b	274f4 <__read_chk@plt+0x21070>
   2750c:	mvn	r0, #6
   27510:	b	274f4 <__read_chk@plt+0x21070>
   27514:	andeq	r5, r8, r8, lsr r3
   27518:	andeq	r8, r5, r4, asr r9
   2751c:	ldr	r1, [r0]
   27520:	ldr	r3, [pc, #72]	; 27570 <__read_chk@plt+0x210ec>
   27524:	cmp	r1, #4
   27528:	add	r3, pc, r3
   2752c:	add	r3, r3, #24
   27530:	bne	27540 <__read_chk@plt+0x210bc>
   27534:	b	27560 <__read_chk@plt+0x210dc>
   27538:	cmp	r2, r1
   2753c:	beq	27568 <__read_chk@plt+0x210e4>
   27540:	ldr	r2, [r3, #8]
   27544:	mov	r0, r3
   27548:	add	r3, r3, #24
   2754c:	cmn	r2, #1
   27550:	bne	27538 <__read_chk@plt+0x210b4>
   27554:	ldr	r0, [pc, #24]	; 27574 <__read_chk@plt+0x210f0>
   27558:	add	r0, pc, r0
   2755c:	bx	lr
   27560:	ldr	r0, [pc, #16]	; 27578 <__read_chk@plt+0x210f4>
   27564:	add	r0, pc, r0
   27568:	ldr	r0, [r0, #4]
   2756c:	bx	lr
   27570:	andeq	r8, r9, r8, lsl r4
   27574:	andeq	r0, r6, r0, ror #6
   27578:	ldrdeq	r8, [r9], -ip
   2757c:	ldr	r3, [pc, #68]	; 275c8 <__read_chk@plt+0x21144>
   27580:	cmp	r0, #4
   27584:	add	r3, pc, r3
   27588:	add	r3, r3, #24
   2758c:	bne	2759c <__read_chk@plt+0x21118>
   27590:	b	275b8 <__read_chk@plt+0x21134>
   27594:	cmp	r2, r0
   27598:	beq	275c0 <__read_chk@plt+0x2113c>
   2759c:	ldr	r2, [r3, #8]
   275a0:	mov	r1, r3
   275a4:	add	r3, r3, #24
   275a8:	cmn	r2, #1
   275ac:	bne	27594 <__read_chk@plt+0x21110>
   275b0:	mov	r0, #0
   275b4:	bx	lr
   275b8:	ldr	r1, [pc, #12]	; 275cc <__read_chk@plt+0x21148>
   275bc:	add	r1, pc, r1
   275c0:	ldr	r0, [r1, #16]
   275c4:	bx	lr
   275c8:			; <UNDEFINED> instruction: 0x000983bc
   275cc:	andeq	r8, r9, r4, lsl #7
   275d0:	ldr	r3, [pc, #80]	; 27628 <__read_chk@plt+0x211a4>
   275d4:	mov	r2, #4
   275d8:	ldr	r1, [r0]
   275dc:	add	r3, pc, r3
   275e0:	ldr	r0, [r0, #16]
   275e4:	b	275f8 <__read_chk@plt+0x21174>
   275e8:	add	r3, r3, #24
   275ec:	ldr	r2, [r3, #8]
   275f0:	cmn	r2, #1
   275f4:	beq	2761c <__read_chk@plt+0x21198>
   275f8:	cmp	r1, r2
   275fc:	bne	275e8 <__read_chk@plt+0x21164>
   27600:	ldr	r2, [r3, #12]
   27604:	cmp	r2, #0
   27608:	beq	27614 <__read_chk@plt+0x21190>
   2760c:	cmp	r0, r2
   27610:	bne	275e8 <__read_chk@plt+0x21164>
   27614:	ldr	r0, [r3]
   27618:	bx	lr
   2761c:	ldr	r0, [pc, #8]	; 2762c <__read_chk@plt+0x211a8>
   27620:	add	r0, pc, r0
   27624:	bx	lr
   27628:	andeq	r8, r9, r4, ror #6
   2762c:	muleq	r6, r4, r2
   27630:	ldr	r1, [r0]
   27634:	sub	r3, r1, #5
   27638:	cmp	r3, #3
   2763c:	addls	pc, pc, r3, lsl #2
   27640:	b	27658 <__read_chk@plt+0x211d4>
   27644:	b	276c0 <__read_chk@plt+0x2123c>
   27648:	b	276ac <__read_chk@plt+0x21228>
   2764c:	b	276b8 <__read_chk@plt+0x21234>
   27650:	b	27654 <__read_chk@plt+0x211d0>
   27654:	mov	r1, #4
   27658:	ldr	r0, [r0, #16]
   2765c:	ldr	r3, [pc, #100]	; 276c8 <__read_chk@plt+0x21244>
   27660:	mov	r2, #4
   27664:	add	r3, pc, r3
   27668:	b	2767c <__read_chk@plt+0x211f8>
   2766c:	add	r3, r3, #24
   27670:	ldr	r2, [r3, #8]
   27674:	cmn	r2, #1
   27678:	beq	276a0 <__read_chk@plt+0x2121c>
   2767c:	cmp	r1, r2
   27680:	bne	2766c <__read_chk@plt+0x211e8>
   27684:	ldr	r2, [r3, #12]
   27688:	cmp	r2, #0
   2768c:	beq	27698 <__read_chk@plt+0x21214>
   27690:	cmp	r0, r2
   27694:	bne	2766c <__read_chk@plt+0x211e8>
   27698:	ldr	r0, [r3]
   2769c:	bx	lr
   276a0:	ldr	r0, [pc, #36]	; 276cc <__read_chk@plt+0x21248>
   276a4:	add	r0, pc, r0
   276a8:	bx	lr
   276ac:	ldr	r0, [r0, #16]
   276b0:	mov	r1, #2
   276b4:	b	2765c <__read_chk@plt+0x211d8>
   276b8:	mov	r1, #3
   276bc:	b	27658 <__read_chk@plt+0x211d4>
   276c0:	mov	r1, #1
   276c4:	b	27658 <__read_chk@plt+0x211d4>
   276c8:	ldrdeq	r8, [r9], -ip
   276cc:	andeq	r0, r6, r0, lsl r2
   276d0:	push	{r4, r5, r6, lr}
   276d4:	mov	r6, r0
   276d8:	ldr	r4, [pc, #96]	; 27740 <__read_chk@plt+0x212bc>
   276dc:	mov	r5, #4
   276e0:	add	r4, pc, r4
   276e4:	add	r4, r4, #24
   276e8:	ldr	r1, [r4, #-24]	; 0xffffffe8
   276ec:	mov	r0, r6
   276f0:	cmp	r1, #0
   276f4:	beq	27704 <__read_chk@plt+0x21280>
   276f8:	bl	61d8 <strcmp@plt>
   276fc:	cmp	r0, #0
   27700:	beq	27738 <__read_chk@plt+0x212b4>
   27704:	ldr	r3, [r4, #-8]
   27708:	mov	r1, r6
   2770c:	cmp	r3, #0
   27710:	bne	27724 <__read_chk@plt+0x212a0>
   27714:	ldr	r0, [r4, #-20]	; 0xffffffec
   27718:	bl	5548 <strcasecmp@plt>
   2771c:	cmp	r0, #0
   27720:	beq	27738 <__read_chk@plt+0x212b4>
   27724:	add	r4, r4, #24
   27728:	ldr	r5, [r4, #-16]
   2772c:	cmn	r5, #1
   27730:	bne	276e8 <__read_chk@plt+0x21264>
   27734:	mov	r5, #10
   27738:	mov	r0, r5
   2773c:	pop	{r4, r5, r6, pc}
   27740:	andeq	r8, r9, r0, ror #4
   27744:	push	{r3, r4, r5, lr}
   27748:	mov	r5, r0
   2774c:	ldr	r4, [pc, #84]	; 277a8 <__read_chk@plt+0x21324>
   27750:	add	r4, pc, r4
   27754:	add	r4, r4, #24
   27758:	b	27780 <__read_chk@plt+0x212fc>
   2775c:	cmp	r2, #3
   27760:	bne	2777c <__read_chk@plt+0x212f8>
   27764:	ldr	r1, [r4]
   27768:	cmp	r1, #0
   2776c:	beq	2777c <__read_chk@plt+0x212f8>
   27770:	bl	61d8 <strcmp@plt>
   27774:	cmp	r0, #0
   27778:	beq	2779c <__read_chk@plt+0x21318>
   2777c:	add	r4, r4, #24
   27780:	ldr	r3, [r4, #8]
   27784:	mov	r0, r5
   27788:	cmn	r3, #1
   2778c:	bic	r2, r3, #4
   27790:	bne	2775c <__read_chk@plt+0x212d8>
   27794:	mov	r0, r3
   27798:	pop	{r3, r4, r5, pc}
   2779c:	ldr	r3, [r4, #12]
   277a0:	mov	r0, r3
   277a4:	pop	{r3, r4, r5, pc}
   277a8:	strdeq	r8, [r9], -r0
   277ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   277b0:	mov	r9, #0
   277b4:	ldr	r4, [pc, #216]	; 27894 <__read_chk@plt+0x21410>
   277b8:	sub	sp, sp, #12
   277bc:	mov	r6, r0
   277c0:	mov	r7, r1
   277c4:	add	r4, pc, r4
   277c8:	mov	r5, r9
   277cc:	add	r4, r4, #24
   277d0:	str	r2, [sp, #4]
   277d4:	ldr	r3, [r4, #-24]	; 0xffffffe8
   277d8:	cmp	r3, #0
   277dc:	beq	27864 <__read_chk@plt+0x213e0>
   277e0:	ldr	ip, [r4, #-4]
   277e4:	cmp	ip, #0
   277e8:	bne	27864 <__read_chk@plt+0x213e0>
   277ec:	cmp	r6, #0
   277f0:	beq	27800 <__read_chk@plt+0x2137c>
   277f4:	ldr	r2, [r4, #-8]
   277f8:	cmp	r2, #0
   277fc:	beq	27864 <__read_chk@plt+0x213e0>
   27800:	cmp	r7, #0
   27804:	beq	27814 <__read_chk@plt+0x21390>
   27808:	ldr	r2, [r4, #-8]
   2780c:	cmp	r2, #0
   27810:	bne	27864 <__read_chk@plt+0x213e0>
   27814:	cmp	r5, #0
   27818:	addne	sl, r9, #1
   2781c:	ldrne	r3, [sp, #4]
   27820:	moveq	r0, r3
   27824:	moveq	sl, r9
   27828:	strbne	r3, [r5, r9]
   2782c:	ldrne	r0, [r4, #-24]	; 0xffffffe8
   27830:	bl	6088 <strlen@plt>
   27834:	add	r9, r0, sl
   27838:	mov	r8, r0
   2783c:	add	r1, r9, #2
   27840:	mov	r0, r5
   27844:	bl	5c20 <realloc@plt>
   27848:	subs	fp, r0, #0
   2784c:	beq	27880 <__read_chk@plt+0x213fc>
   27850:	add	r0, fp, sl
   27854:	add	r2, r8, #1
   27858:	ldr	r1, [r4, #-24]	; 0xffffffe8
   2785c:	mov	r5, fp
   27860:	bl	6010 <memcpy@plt>
   27864:	add	r4, r4, #24
   27868:	ldr	r3, [r4, #-16]
   2786c:	cmn	r3, #1
   27870:	bne	277d4 <__read_chk@plt+0x21350>
   27874:	mov	r0, r5
   27878:	add	sp, sp, #12
   2787c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27880:	mov	r0, r5
   27884:	bl	55a8 <free@plt>
   27888:	mov	r0, fp
   2788c:	add	sp, sp, #12
   27890:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27894:	andeq	r8, r9, ip, ror r1
   27898:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2789c:	subs	r3, r0, #0
   278a0:	mov	r8, r1
   278a4:	beq	278b4 <__read_chk@plt+0x21430>
   278a8:	ldrb	r3, [r3]
   278ac:	cmp	r3, #0
   278b0:	bne	278bc <__read_chk@plt+0x21438>
   278b4:	mov	r0, #0
   278b8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   278bc:	bl	5a10 <__strdup@plt>
   278c0:	subs	r9, r0, #0
   278c4:	beq	278b4 <__read_chk@plt+0x21430>
   278c8:	mov	r1, #44	; 0x2c
   278cc:	mov	r5, r9
   278d0:	bl	640c <strchr@plt>
   278d4:	ldr	sl, [pc, #228]	; 279c0 <__read_chk@plt+0x2153c>
   278d8:	mov	r7, #0
   278dc:	add	sl, pc, sl
   278e0:	cmp	r0, #0
   278e4:	addne	r6, r0, #1
   278e8:	movne	r3, #0
   278ec:	strbne	r3, [r0]
   278f0:	ldrb	r3, [r5]
   278f4:	moveq	r6, r0
   278f8:	cmp	r3, #0
   278fc:	beq	2794c <__read_chk@plt+0x214c8>
   27900:	mov	r0, r5
   27904:	bl	276d0 <__read_chk@plt+0x2124c>
   27908:	subs	r4, r0, #0
   2790c:	beq	279b0 <__read_chk@plt+0x2152c>
   27910:	cmp	r4, #10
   27914:	beq	2795c <__read_chk@plt+0x214d8>
   27918:	cmp	r6, #0
   2791c:	beq	2794c <__read_chk@plt+0x214c8>
   27920:	mov	r0, r6
   27924:	mov	r1, #44	; 0x2c
   27928:	bl	640c <strchr@plt>
   2792c:	cmp	r0, #0
   27930:	strbne	r7, [r0]
   27934:	addne	r0, r0, #1
   27938:	mov	r5, r6
   2793c:	mov	r6, r0
   27940:	ldrb	r3, [r5]
   27944:	cmp	r3, #0
   27948:	bne	27900 <__read_chk@plt+0x2147c>
   2794c:	mov	r0, r9
   27950:	bl	55a8 <free@plt>
   27954:	mov	r0, #1
   27958:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2795c:	cmp	r8, #0
   27960:	beq	279b0 <__read_chk@plt+0x2152c>
   27964:	add	r4, sl, #24
   27968:	mov	r3, #4
   2796c:	b	27980 <__read_chk@plt+0x214fc>
   27970:	add	r4, r4, #24
   27974:	ldr	r3, [r4, #-16]
   27978:	cmn	r3, #1
   2797c:	beq	279b0 <__read_chk@plt+0x2152c>
   27980:	cmp	r3, #0
   27984:	sub	fp, r4, #24
   27988:	beq	27970 <__read_chk@plt+0x214ec>
   2798c:	ldr	r0, [r4, #-24]	; 0xffffffe8
   27990:	mov	r1, r5
   27994:	mov	r2, #0
   27998:	bl	404b4 <__read_chk@plt+0x3a030>
   2799c:	cmp	r0, #0
   279a0:	beq	27970 <__read_chk@plt+0x214ec>
   279a4:	ldr	r3, [fp, #8]
   279a8:	cmn	r3, #1
   279ac:	bne	27918 <__read_chk@plt+0x21494>
   279b0:	mov	r0, r9
   279b4:	bl	55a8 <free@plt>
   279b8:	mov	r0, #0
   279bc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   279c0:	andeq	r8, r9, r4, rrx
   279c4:	ldr	r3, [r0]
   279c8:	cmp	r3, #8
   279cc:	addls	pc, pc, r3, lsl #2
   279d0:	b	27a54 <__read_chk@plt+0x215d0>
   279d4:	b	27a38 <__read_chk@plt+0x215b4>
   279d8:	b	27a38 <__read_chk@plt+0x215b4>
   279dc:	b	27a2c <__read_chk@plt+0x215a8>
   279e0:	b	27a00 <__read_chk@plt+0x2157c>
   279e4:	b	279f8 <__read_chk@plt+0x21574>
   279e8:	b	27a38 <__read_chk@plt+0x215b4>
   279ec:	b	27a2c <__read_chk@plt+0x215a8>
   279f0:	b	27a00 <__read_chk@plt+0x2157c>
   279f4:	b	279f8 <__read_chk@plt+0x21574>
   279f8:	mov	r0, #256	; 0x100
   279fc:	bx	lr
   27a00:	ldr	r3, [r0, #16]
   27a04:	movw	r2, #715	; 0x2cb
   27a08:	cmp	r3, r2
   27a0c:	beq	27a44 <__read_chk@plt+0x215c0>
   27a10:	cmp	r3, #716	; 0x2cc
   27a14:	beq	27a4c <__read_chk@plt+0x215c8>
   27a18:	movw	r0, #415	; 0x19f
   27a1c:	cmp	r3, r0
   27a20:	moveq	r0, #256	; 0x100
   27a24:	movne	r0, #0
   27a28:	bx	lr
   27a2c:	ldr	r3, [r0, #12]
   27a30:	ldr	r0, [r3, #12]
   27a34:	b	5ff8 <BN_num_bits@plt>
   27a38:	ldr	r3, [r0, #8]
   27a3c:	ldr	r0, [r3, #16]
   27a40:	b	5ff8 <BN_num_bits@plt>
   27a44:	mov	r0, #384	; 0x180
   27a48:	bx	lr
   27a4c:	movw	r0, #521	; 0x209
   27a50:	bx	lr
   27a54:	mov	r0, #0
   27a58:	bx	lr
   27a5c:	push	{r3, lr}
   27a60:	ldr	r3, [r0]
   27a64:	cmp	r3, #8
   27a68:	addls	pc, pc, r3, lsl #2
   27a6c:	b	27ae0 <__read_chk@plt+0x2165c>
   27a70:	b	27acc <__read_chk@plt+0x21648>
   27a74:	b	27acc <__read_chk@plt+0x21648>
   27a78:	b	27ab8 <__read_chk@plt+0x21634>
   27a7c:	b	27aa4 <__read_chk@plt+0x21620>
   27a80:	b	27a94 <__read_chk@plt+0x21610>
   27a84:	b	27acc <__read_chk@plt+0x21648>
   27a88:	b	27ab8 <__read_chk@plt+0x21634>
   27a8c:	b	27aa4 <__read_chk@plt+0x21620>
   27a90:	b	27a94 <__read_chk@plt+0x21610>
   27a94:	ldr	r0, [r0, #28]
   27a98:	adds	r0, r0, #0
   27a9c:	movne	r0, #1
   27aa0:	pop	{r3, pc}
   27aa4:	ldr	r0, [r0, #20]
   27aa8:	bl	5a40 <EC_KEY_get0_private_key@plt>
   27aac:	adds	r0, r0, #0
   27ab0:	movne	r0, #1
   27ab4:	pop	{r3, pc}
   27ab8:	ldr	r3, [r0, #12]
   27abc:	ldr	r0, [r3, #28]
   27ac0:	adds	r0, r0, #0
   27ac4:	movne	r0, #1
   27ac8:	pop	{r3, pc}
   27acc:	ldr	r3, [r0, #8]
   27ad0:	ldr	r0, [r3, #24]
   27ad4:	adds	r0, r0, #0
   27ad8:	movne	r0, #1
   27adc:	pop	{r3, pc}
   27ae0:	mov	r0, #0
   27ae4:	pop	{r3, pc}
   27ae8:	cmp	r0, #0
   27aec:	bxeq	lr
   27af0:	ldr	r1, [r0]
   27af4:	ldr	r3, [pc, #68]	; 27b40 <__read_chk@plt+0x216bc>
   27af8:	cmp	r1, #4
   27afc:	add	r3, pc, r3
   27b00:	add	r3, r3, #24
   27b04:	bne	27b14 <__read_chk@plt+0x21690>
   27b08:	b	27b30 <__read_chk@plt+0x216ac>
   27b0c:	cmp	r1, r2
   27b10:	beq	27b38 <__read_chk@plt+0x216b4>
   27b14:	ldr	r2, [r3, #8]
   27b18:	mov	r0, r3
   27b1c:	add	r3, r3, #24
   27b20:	cmn	r2, #1
   27b24:	bne	27b0c <__read_chk@plt+0x21688>
   27b28:	mov	r0, #0
   27b2c:	bx	lr
   27b30:	ldr	r0, [pc, #12]	; 27b44 <__read_chk@plt+0x216c0>
   27b34:	add	r0, pc, r0
   27b38:	ldr	r0, [r0, #16]
   27b3c:	bx	lr
   27b40:	andeq	r7, r9, r4, asr #28
   27b44:	andeq	r7, r9, ip, lsl #28
   27b48:	sub	r3, r0, #5
   27b4c:	cmp	r3, #3
   27b50:	addls	pc, pc, r3, lsl #2
   27b54:	b	27b6c <__read_chk@plt+0x216e8>
   27b58:	b	27b70 <__read_chk@plt+0x216ec>
   27b5c:	b	27b68 <__read_chk@plt+0x216e4>
   27b60:	b	27b80 <__read_chk@plt+0x216fc>
   27b64:	b	27b78 <__read_chk@plt+0x216f4>
   27b68:	mov	r0, #2
   27b6c:	bx	lr
   27b70:	mov	r0, #1
   27b74:	bx	lr
   27b78:	mov	r0, #4
   27b7c:	bx	lr
   27b80:	mov	r0, #3
   27b84:	bx	lr
   27b88:	ldr	r1, [pc, #92]	; 27bec <__read_chk@plt+0x21768>
   27b8c:	push	{r4, lr}
   27b90:	add	r1, pc, r1
   27b94:	mov	r4, r0
   27b98:	bl	61d8 <strcmp@plt>
   27b9c:	cmp	r0, #0
   27ba0:	bne	27bac <__read_chk@plt+0x21728>
   27ba4:	movw	r0, #415	; 0x19f
   27ba8:	pop	{r4, pc}
   27bac:	ldr	r1, [pc, #60]	; 27bf0 <__read_chk@plt+0x2176c>
   27bb0:	mov	r0, r4
   27bb4:	add	r1, pc, r1
   27bb8:	bl	61d8 <strcmp@plt>
   27bbc:	cmp	r0, #0
   27bc0:	bne	27bcc <__read_chk@plt+0x21748>
   27bc4:	movw	r0, #715	; 0x2cb
   27bc8:	pop	{r4, pc}
   27bcc:	ldr	r1, [pc, #32]	; 27bf4 <__read_chk@plt+0x21770>
   27bd0:	mov	r0, r4
   27bd4:	add	r1, pc, r1
   27bd8:	bl	61d8 <strcmp@plt>
   27bdc:	cmp	r0, #0
   27be0:	mvnne	r0, #0
   27be4:	moveq	r0, #716	; 0x2cc
   27be8:	pop	{r4, pc}
   27bec:	andeq	pc, r5, r0, lsr sp	; <UNPREDICTABLE>
   27bf0:	andeq	pc, r5, r8, lsl sp	; <UNPREDICTABLE>
   27bf4:	andeq	pc, r5, r4, lsl #26
   27bf8:	movw	r3, #715	; 0x2cb
   27bfc:	cmp	r0, r3
   27c00:	beq	27c20 <__read_chk@plt+0x2179c>
   27c04:	cmp	r0, #716	; 0x2cc
   27c08:	beq	27c28 <__read_chk@plt+0x217a4>
   27c0c:	sub	r3, r3, #300	; 0x12c
   27c10:	cmp	r0, r3
   27c14:	moveq	r0, #256	; 0x100
   27c18:	movne	r0, #0
   27c1c:	bx	lr
   27c20:	mov	r0, #384	; 0x180
   27c24:	bx	lr
   27c28:	movw	r0, #521	; 0x209
   27c2c:	bx	lr
   27c30:	cmp	r0, #384	; 0x180
   27c34:	beq	27c54 <__read_chk@plt+0x217d0>
   27c38:	movw	r3, #521	; 0x209
   27c3c:	cmp	r0, r3
   27c40:	beq	27c5c <__read_chk@plt+0x217d8>
   27c44:	cmp	r0, #256	; 0x100
   27c48:	movw	r0, #415	; 0x19f
   27c4c:	mvnne	r0, #0
   27c50:	bx	lr
   27c54:	movw	r0, #715	; 0x2cb
   27c58:	bx	lr
   27c5c:	mov	r0, #716	; 0x2cc
   27c60:	bx	lr
   27c64:	movw	r3, #715	; 0x2cb
   27c68:	cmp	r0, r3
   27c6c:	beq	27ca4 <__read_chk@plt+0x21820>
   27c70:	cmp	r0, #716	; 0x2cc
   27c74:	beq	27c98 <__read_chk@plt+0x21814>
   27c78:	sub	r3, r3, #300	; 0x12c
   27c7c:	cmp	r0, r3
   27c80:	beq	27c8c <__read_chk@plt+0x21808>
   27c84:	mov	r0, #0
   27c88:	bx	lr
   27c8c:	ldr	r0, [pc, #28]	; 27cb0 <__read_chk@plt+0x2182c>
   27c90:	add	r0, pc, r0
   27c94:	bx	lr
   27c98:	ldr	r0, [pc, #20]	; 27cb4 <__read_chk@plt+0x21830>
   27c9c:	add	r0, pc, r0
   27ca0:	bx	lr
   27ca4:	ldr	r0, [pc, #12]	; 27cb8 <__read_chk@plt+0x21834>
   27ca8:	add	r0, pc, r0
   27cac:	bx	lr
   27cb0:	andeq	pc, r5, r0, lsr ip	; <UNPREDICTABLE>
   27cb4:	andeq	pc, r5, ip, lsr ip	; <UNPREDICTABLE>
   27cb8:	andeq	pc, r5, r4, lsr #24
   27cbc:	movw	r3, #715	; 0x2cb
   27cc0:	cmp	r0, r3
   27cc4:	beq	27ce4 <__read_chk@plt+0x21860>
   27cc8:	cmp	r0, #716	; 0x2cc
   27ccc:	beq	27cec <__read_chk@plt+0x21868>
   27cd0:	sub	r3, r3, #300	; 0x12c
   27cd4:	cmp	r0, r3
   27cd8:	moveq	r0, #3
   27cdc:	mvnne	r0, #0
   27ce0:	bx	lr
   27ce4:	mov	r0, #4
   27ce8:	bx	lr
   27cec:	mov	r0, #5
   27cf0:	bx	lr
   27cf4:	push	{r3, r4, r5, lr}
   27cf8:	mov	r4, r0
   27cfc:	ldr	r2, [r0]
   27d00:	cmp	r2, #10
   27d04:	bhi	27dac <__read_chk@plt+0x21928>
   27d08:	mov	r1, #1
   27d0c:	movw	r3, #1432	; 0x598
   27d10:	lsl	r2, r1, r2
   27d14:	and	r3, r2, r3
   27d18:	cmp	r3, #0
   27d1c:	bne	27d7c <__read_chk@plt+0x218f8>
   27d20:	tst	r2, #68	; 0x44
   27d24:	bne	27d84 <__read_chk@plt+0x21900>
   27d28:	tst	r2, #35	; 0x23
   27d2c:	beq	27dac <__read_chk@plt+0x21928>
   27d30:	ldr	r5, [r0, #8]
   27d34:	ldr	r3, [r5, #24]
   27d38:	cmp	r3, #0
   27d3c:	beq	27de0 <__read_chk@plt+0x2195c>
   27d40:	ldr	r3, [r5, #44]	; 0x2c
   27d44:	cmp	r3, #0
   27d48:	beq	27df8 <__read_chk@plt+0x21974>
   27d4c:	ldr	r3, [r5, #32]
   27d50:	cmp	r3, #0
   27d54:	beq	27e10 <__read_chk@plt+0x2198c>
   27d58:	ldr	r3, [r5, #28]
   27d5c:	cmp	r3, #0
   27d60:	beq	27e28 <__read_chk@plt+0x219a4>
   27d64:	ldr	r3, [r5, #40]	; 0x28
   27d68:	cmp	r3, #0
   27d6c:	beq	27dc8 <__read_chk@plt+0x21944>
   27d70:	ldr	r3, [r5, #36]	; 0x24
   27d74:	cmp	r3, #0
   27d78:	beq	27db4 <__read_chk@plt+0x21930>
   27d7c:	mov	r0, #0
   27d80:	pop	{r3, r4, r5, pc}
   27d84:	ldr	r5, [r0, #12]
   27d88:	ldr	r4, [r5, #28]
   27d8c:	cmp	r4, #0
   27d90:	bne	27d7c <__read_chk@plt+0x218f8>
   27d94:	bl	6400 <BN_new@plt>
   27d98:	cmp	r0, #0
   27d9c:	str	r0, [r5, #28]
   27da0:	bne	27d7c <__read_chk@plt+0x218f8>
   27da4:	mvn	r0, #1
   27da8:	pop	{r3, r4, r5, pc}
   27dac:	mvn	r0, #9
   27db0:	pop	{r3, r4, r5, pc}
   27db4:	bl	6400 <BN_new@plt>
   27db8:	cmp	r0, #0
   27dbc:	str	r0, [r5, #36]	; 0x24
   27dc0:	bne	27d7c <__read_chk@plt+0x218f8>
   27dc4:	b	27da4 <__read_chk@plt+0x21920>
   27dc8:	bl	6400 <BN_new@plt>
   27dcc:	cmp	r0, #0
   27dd0:	str	r0, [r5, #40]	; 0x28
   27dd4:	beq	27da4 <__read_chk@plt+0x21920>
   27dd8:	ldr	r5, [r4, #8]
   27ddc:	b	27d70 <__read_chk@plt+0x218ec>
   27de0:	bl	6400 <BN_new@plt>
   27de4:	cmp	r0, #0
   27de8:	str	r0, [r5, #24]
   27dec:	ldrne	r5, [r4, #8]
   27df0:	bne	27d40 <__read_chk@plt+0x218bc>
   27df4:	b	27da4 <__read_chk@plt+0x21920>
   27df8:	bl	6400 <BN_new@plt>
   27dfc:	cmp	r0, #0
   27e00:	str	r0, [r5, #44]	; 0x2c
   27e04:	ldrne	r5, [r4, #8]
   27e08:	bne	27d4c <__read_chk@plt+0x218c8>
   27e0c:	b	27da4 <__read_chk@plt+0x21920>
   27e10:	bl	6400 <BN_new@plt>
   27e14:	cmp	r0, #0
   27e18:	str	r0, [r5, #32]
   27e1c:	beq	27da4 <__read_chk@plt+0x21920>
   27e20:	ldr	r5, [r4, #8]
   27e24:	b	27d58 <__read_chk@plt+0x218d4>
   27e28:	bl	6400 <BN_new@plt>
   27e2c:	cmp	r0, #0
   27e30:	str	r0, [r5, #28]
   27e34:	beq	27da4 <__read_chk@plt+0x21920>
   27e38:	ldr	r5, [r4, #8]
   27e3c:	b	27d64 <__read_chk@plt+0x218e0>
   27e40:	push	{r4, lr}
   27e44:	subs	r4, r0, #0
   27e48:	popeq	{r4, pc}
   27e4c:	ldr	r1, [r4]
   27e50:	cmp	r1, #8
   27e54:	addls	pc, pc, r1, lsl #2
   27e58:	b	27ecc <__read_chk@plt+0x21a48>
   27e5c:	b	27f38 <__read_chk@plt+0x21ab4>
   27e60:	b	27f38 <__read_chk@plt+0x21ab4>
   27e64:	b	27f58 <__read_chk@plt+0x21ad4>
   27e68:	b	27f78 <__read_chk@plt+0x21af4>
   27e6c:	b	27e80 <__read_chk@plt+0x219fc>
   27e70:	b	27f38 <__read_chk@plt+0x21ab4>
   27e74:	b	27f58 <__read_chk@plt+0x21ad4>
   27e78:	b	27f78 <__read_chk@plt+0x21af4>
   27e7c:	b	27e80 <__read_chk@plt+0x219fc>
   27e80:	ldr	r0, [r4, #28]
   27e84:	cmp	r0, #0
   27e88:	beq	27ea4 <__read_chk@plt+0x21a20>
   27e8c:	mov	r1, #32
   27e90:	bl	7b7fc <__read_chk@plt+0x75378>
   27e94:	ldr	r0, [r4, #28]
   27e98:	bl	55a8 <free@plt>
   27e9c:	mov	r3, #0
   27ea0:	str	r3, [r4, #28]
   27ea4:	ldr	r0, [r4, #24]
   27ea8:	cmp	r0, #0
   27eac:	beq	27f98 <__read_chk@plt+0x21b14>
   27eb0:	mov	r1, #64	; 0x40
   27eb4:	bl	7b7fc <__read_chk@plt+0x75378>
   27eb8:	ldr	r0, [r4, #24]
   27ebc:	bl	55a8 <free@plt>
   27ec0:	ldr	r1, [r4]
   27ec4:	mov	r3, #0
   27ec8:	str	r3, [r4, #24]
   27ecc:	ldr	r3, [pc, #204]	; 27fa0 <__read_chk@plt+0x21b1c>
   27ed0:	cmp	r1, #4
   27ed4:	add	r3, pc, r3
   27ed8:	add	r3, r3, #24
   27edc:	bne	27eec <__read_chk@plt+0x21a68>
   27ee0:	b	27f18 <__read_chk@plt+0x21a94>
   27ee4:	cmp	r1, r2
   27ee8:	beq	27f20 <__read_chk@plt+0x21a9c>
   27eec:	ldr	r2, [r3, #8]
   27ef0:	mov	ip, r3
   27ef4:	add	r3, r3, #24
   27ef8:	cmn	r2, #1
   27efc:	bne	27ee4 <__read_chk@plt+0x21a60>
   27f00:	mov	r0, r4
   27f04:	mov	r1, #36	; 0x24
   27f08:	bl	7b7fc <__read_chk@plt+0x75378>
   27f0c:	mov	r0, r4
   27f10:	pop	{r4, lr}
   27f14:	b	55a8 <free@plt>
   27f18:	ldr	ip, [pc, #132]	; 27fa4 <__read_chk@plt+0x21b20>
   27f1c:	add	ip, pc, ip
   27f20:	ldr	r3, [ip, #16]
   27f24:	cmp	r3, #0
   27f28:	beq	27f00 <__read_chk@plt+0x21a7c>
   27f2c:	ldr	r0, [r4, #32]
   27f30:	bl	27fa8 <__read_chk@plt+0x21b24>
   27f34:	b	27f00 <__read_chk@plt+0x21a7c>
   27f38:	ldr	r0, [r4, #8]
   27f3c:	cmp	r0, #0
   27f40:	beq	27f4c <__read_chk@plt+0x21ac8>
   27f44:	bl	5c8c <RSA_free@plt>
   27f48:	ldr	r1, [r4]
   27f4c:	mov	r3, #0
   27f50:	str	r3, [r4, #8]
   27f54:	b	27ecc <__read_chk@plt+0x21a48>
   27f58:	ldr	r0, [r4, #12]
   27f5c:	cmp	r0, #0
   27f60:	beq	27f6c <__read_chk@plt+0x21ae8>
   27f64:	bl	607c <DSA_free@plt>
   27f68:	ldr	r1, [r4]
   27f6c:	mov	r3, #0
   27f70:	str	r3, [r4, #12]
   27f74:	b	27ecc <__read_chk@plt+0x21a48>
   27f78:	ldr	r0, [r4, #20]
   27f7c:	cmp	r0, #0
   27f80:	beq	27f8c <__read_chk@plt+0x21b08>
   27f84:	bl	6124 <EC_KEY_free@plt>
   27f88:	ldr	r1, [r4]
   27f8c:	mov	r3, #0
   27f90:	str	r3, [r4, #20]
   27f94:	b	27ecc <__read_chk@plt+0x21a48>
   27f98:	ldr	r1, [r4]
   27f9c:	b	27ecc <__read_chk@plt+0x21a48>
   27fa0:	andeq	r7, r9, ip, ror #20
   27fa4:	andeq	r7, r9, r4, lsr #20
   27fa8:	push	{r3, r4, r5, lr}
   27fac:	subs	r5, r0, #0
   27fb0:	popeq	{r3, r4, r5, pc}
   27fb4:	ldr	r0, [r5]
   27fb8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   27fbc:	ldr	r0, [r5, #48]	; 0x30
   27fc0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   27fc4:	ldr	r0, [r5, #52]	; 0x34
   27fc8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   27fcc:	ldr	r0, [r5, #16]
   27fd0:	bl	55a8 <free@plt>
   27fd4:	ldr	r3, [r5, #20]
   27fd8:	cmp	r3, #0
   27fdc:	movne	r4, #0
   27fe0:	beq	28000 <__read_chk@plt+0x21b7c>
   27fe4:	ldr	r3, [r5, #24]
   27fe8:	ldr	r0, [r3, r4, lsl #2]
   27fec:	add	r4, r4, #1
   27ff0:	bl	55a8 <free@plt>
   27ff4:	ldr	r3, [r5, #20]
   27ff8:	cmp	r3, r4
   27ffc:	bhi	27fe4 <__read_chk@plt+0x21b60>
   28000:	ldr	r0, [r5, #24]
   28004:	bl	55a8 <free@plt>
   28008:	ldr	r0, [r5, #56]	; 0x38
   2800c:	bl	27e40 <__read_chk@plt+0x219bc>
   28010:	mov	r0, r5
   28014:	mov	r1, #64	; 0x40
   28018:	bl	7b7fc <__read_chk@plt+0x75378>
   2801c:	mov	r0, r5
   28020:	pop	{r3, r4, r5, lr}
   28024:	b	55a8 <free@plt>
   28028:	push	{r4, lr}
   2802c:	mov	r0, #1
   28030:	mov	r1, #64	; 0x40
   28034:	bl	5f80 <calloc@plt>
   28038:	subs	r4, r0, #0
   2803c:	beq	28090 <__read_chk@plt+0x21c0c>
   28040:	bl	25d50 <__read_chk@plt+0x1f8cc>
   28044:	cmp	r0, #0
   28048:	str	r0, [r4]
   2804c:	beq	28088 <__read_chk@plt+0x21c04>
   28050:	bl	25d50 <__read_chk@plt+0x1f8cc>
   28054:	cmp	r0, #0
   28058:	str	r0, [r4, #48]	; 0x30
   2805c:	beq	28088 <__read_chk@plt+0x21c04>
   28060:	bl	25d50 <__read_chk@plt+0x1f8cc>
   28064:	cmp	r0, #0
   28068:	str	r0, [r4, #52]	; 0x34
   2806c:	beq	28088 <__read_chk@plt+0x21c04>
   28070:	mov	r3, #0
   28074:	mov	r0, r4
   28078:	str	r3, [r4, #16]
   2807c:	str	r3, [r4, #24]
   28080:	str	r3, [r4, #56]	; 0x38
   28084:	pop	{r4, pc}
   28088:	mov	r0, r4
   2808c:	bl	27fa8 <__read_chk@plt+0x21b24>
   28090:	mov	r0, #0
   28094:	pop	{r4, pc}
   28098:	push	{r3, r4, r5, lr}
   2809c:	mov	r1, #36	; 0x24
   280a0:	mov	r5, r0
   280a4:	mov	r0, #1
   280a8:	bl	5f80 <calloc@plt>
   280ac:	subs	r4, r0, #0
   280b0:	beq	28150 <__read_chk@plt+0x21ccc>
   280b4:	cmp	r5, #10
   280b8:	mov	r3, #0
   280bc:	mvn	r2, #0
   280c0:	str	r5, [r4]
   280c4:	str	r3, [r4, #20]
   280c8:	str	r3, [r4, #12]
   280cc:	str	r3, [r4, #8]
   280d0:	str	r3, [r4, #32]
   280d4:	str	r3, [r4, #24]
   280d8:	str	r3, [r4, #28]
   280dc:	str	r2, [r4, #16]
   280e0:	bhi	28148 <__read_chk@plt+0x21cc4>
   280e4:	mov	r2, #1
   280e8:	movw	r3, #1432	; 0x598
   280ec:	lsl	r2, r2, r5
   280f0:	and	r3, r2, r3
   280f4:	cmp	r3, #0
   280f8:	bne	28158 <__read_chk@plt+0x21cd4>
   280fc:	tst	r2, #68	; 0x44
   28100:	bne	281c8 <__read_chk@plt+0x21d44>
   28104:	tst	r2, #35	; 0x23
   28108:	beq	28148 <__read_chk@plt+0x21cc4>
   2810c:	bl	5b84 <RSA_new@plt>
   28110:	subs	r5, r0, #0
   28114:	beq	28148 <__read_chk@plt+0x21cc4>
   28118:	bl	6400 <BN_new@plt>
   2811c:	cmp	r0, #0
   28120:	str	r0, [r5, #16]
   28124:	beq	28140 <__read_chk@plt+0x21cbc>
   28128:	bl	6400 <BN_new@plt>
   2812c:	cmp	r0, #0
   28130:	str	r0, [r5, #20]
   28134:	strne	r5, [r4, #8]
   28138:	ldrne	r0, [r4]
   2813c:	bne	2815c <__read_chk@plt+0x21cd8>
   28140:	mov	r0, r5
   28144:	bl	5c8c <RSA_free@plt>
   28148:	mov	r0, r4
   2814c:	bl	55a8 <free@plt>
   28150:	mov	r0, #0
   28154:	pop	{r3, r4, r5, pc}
   28158:	mov	r0, r5
   2815c:	cmp	r0, #4
   28160:	beq	28198 <__read_chk@plt+0x21d14>
   28164:	ldr	r3, [pc, #200]	; 28234 <__read_chk@plt+0x21db0>
   28168:	add	r3, pc, r3
   2816c:	add	r3, r3, #24
   28170:	b	2817c <__read_chk@plt+0x21cf8>
   28174:	cmp	r0, r2
   28178:	beq	281a0 <__read_chk@plt+0x21d1c>
   2817c:	ldr	r2, [r3, #8]
   28180:	mov	r1, r3
   28184:	add	r3, r3, #24
   28188:	cmn	r2, #1
   2818c:	bne	28174 <__read_chk@plt+0x21cf0>
   28190:	mov	r0, r4
   28194:	pop	{r3, r4, r5, pc}
   28198:	ldr	r1, [pc, #152]	; 28238 <__read_chk@plt+0x21db4>
   2819c:	add	r1, pc, r1
   281a0:	ldr	r3, [r1, #16]
   281a4:	cmp	r3, #0
   281a8:	beq	28190 <__read_chk@plt+0x21d0c>
   281ac:	bl	28028 <__read_chk@plt+0x21ba4>
   281b0:	mov	r5, r0
   281b4:	cmp	r5, #0
   281b8:	mov	r0, r4
   281bc:	str	r5, [r4, #32]
   281c0:	beq	28228 <__read_chk@plt+0x21da4>
   281c4:	pop	{r3, r4, r5, pc}
   281c8:	bl	6370 <DSA_new@plt>
   281cc:	subs	r5, r0, #0
   281d0:	beq	28148 <__read_chk@plt+0x21cc4>
   281d4:	bl	6400 <BN_new@plt>
   281d8:	cmp	r0, #0
   281dc:	str	r0, [r5, #12]
   281e0:	beq	2821c <__read_chk@plt+0x21d98>
   281e4:	bl	6400 <BN_new@plt>
   281e8:	cmp	r0, #0
   281ec:	str	r0, [r5, #16]
   281f0:	beq	2821c <__read_chk@plt+0x21d98>
   281f4:	bl	6400 <BN_new@plt>
   281f8:	cmp	r0, #0
   281fc:	str	r0, [r5, #20]
   28200:	beq	2821c <__read_chk@plt+0x21d98>
   28204:	bl	6400 <BN_new@plt>
   28208:	cmp	r0, #0
   2820c:	str	r0, [r5, #24]
   28210:	strne	r5, [r4, #12]
   28214:	ldrne	r0, [r4]
   28218:	bne	2815c <__read_chk@plt+0x21cd8>
   2821c:	mov	r0, r5
   28220:	bl	607c <DSA_free@plt>
   28224:	b	28148 <__read_chk@plt+0x21cc4>
   28228:	bl	27e40 <__read_chk@plt+0x219bc>
   2822c:	mov	r0, r5
   28230:	pop	{r3, r4, r5, pc}
   28234:	ldrdeq	r7, [r9], -r8
   28238:	andeq	r7, r9, r4, lsr #15
   2823c:	push	{r4, lr}
   28240:	bl	28098 <__read_chk@plt+0x21c14>
   28244:	subs	r4, r0, #0
   28248:	beq	28264 <__read_chk@plt+0x21de0>
   2824c:	bl	27cf4 <__read_chk@plt+0x21870>
   28250:	cmp	r0, #0
   28254:	mov	r0, r4
   28258:	bne	28260 <__read_chk@plt+0x21ddc>
   2825c:	pop	{r4, pc}
   28260:	bl	27e40 <__read_chk@plt+0x219bc>
   28264:	mov	r0, #0
   28268:	pop	{r4, pc}
   2826c:	cmp	r1, #0
   28270:	cmpne	r0, #0
   28274:	push	{r3, r4, r5, r6, r7, lr}
   28278:	mov	r4, r0
   2827c:	mov	r5, r1
   28280:	beq	282a8 <__read_chk@plt+0x21e24>
   28284:	ldr	r1, [r0]
   28288:	sub	r3, r1, #5
   2828c:	cmp	r3, #3
   28290:	addls	pc, pc, r3, lsl #2
   28294:	b	28344 <__read_chk@plt+0x21ec0>
   28298:	b	2833c <__read_chk@plt+0x21eb8>
   2829c:	b	282b0 <__read_chk@plt+0x21e2c>
   282a0:	b	2832c <__read_chk@plt+0x21ea8>
   282a4:	b	28334 <__read_chk@plt+0x21eb0>
   282a8:	mov	r0, #0
   282ac:	pop	{r3, r4, r5, r6, r7, pc}
   282b0:	mov	r0, #2
   282b4:	ldr	r3, [r5]
   282b8:	sub	r2, r3, #5
   282bc:	cmp	r2, #3
   282c0:	addls	pc, pc, r2, lsl #2
   282c4:	b	282dc <__read_chk@plt+0x21e58>
   282c8:	b	28314 <__read_chk@plt+0x21e90>
   282cc:	b	282d8 <__read_chk@plt+0x21e54>
   282d0:	b	28324 <__read_chk@plt+0x21ea0>
   282d4:	b	2831c <__read_chk@plt+0x21e98>
   282d8:	mov	r3, #2
   282dc:	cmp	r0, r3
   282e0:	bne	282a8 <__read_chk@plt+0x21e24>
   282e4:	cmp	r1, #8
   282e8:	addls	pc, pc, r1, lsl #2
   282ec:	b	282a8 <__read_chk@plt+0x21e24>
   282f0:	b	284b4 <__read_chk@plt+0x22030>
   282f4:	b	284b4 <__read_chk@plt+0x22030>
   282f8:	b	28430 <__read_chk@plt+0x21fac>
   282fc:	b	28378 <__read_chk@plt+0x21ef4>
   28300:	b	2834c <__read_chk@plt+0x21ec8>
   28304:	b	284b4 <__read_chk@plt+0x22030>
   28308:	b	28430 <__read_chk@plt+0x21fac>
   2830c:	b	28378 <__read_chk@plt+0x21ef4>
   28310:	b	2834c <__read_chk@plt+0x21ec8>
   28314:	mov	r3, #1
   28318:	b	282dc <__read_chk@plt+0x21e58>
   2831c:	mov	r3, #4
   28320:	b	282dc <__read_chk@plt+0x21e58>
   28324:	mov	r3, #3
   28328:	b	282dc <__read_chk@plt+0x21e58>
   2832c:	mov	r0, #3
   28330:	b	282b4 <__read_chk@plt+0x21e30>
   28334:	mov	r0, #4
   28338:	b	282b4 <__read_chk@plt+0x21e30>
   2833c:	mov	r0, #1
   28340:	b	282b4 <__read_chk@plt+0x21e30>
   28344:	mov	r0, r1
   28348:	b	282b4 <__read_chk@plt+0x21e30>
   2834c:	ldr	r0, [r4, #28]
   28350:	cmp	r0, #0
   28354:	popeq	{r3, r4, r5, r6, r7, pc}
   28358:	ldr	r1, [r5, #28]
   2835c:	cmp	r1, #0
   28360:	beq	282a8 <__read_chk@plt+0x21e24>
   28364:	mov	r2, #32
   28368:	bl	6298 <memcmp@plt>
   2836c:	rsbs	r0, r0, #1
   28370:	movcc	r0, #0
   28374:	pop	{r3, r4, r5, r6, r7, pc}
   28378:	ldr	r0, [r4, #20]
   2837c:	cmp	r0, #0
   28380:	beq	282a8 <__read_chk@plt+0x21e24>
   28384:	ldr	r3, [r5, #20]
   28388:	cmp	r3, #0
   2838c:	beq	282a8 <__read_chk@plt+0x21e24>
   28390:	bl	57a0 <EC_KEY_get0_public_key@plt>
   28394:	cmp	r0, #0
   28398:	beq	282a8 <__read_chk@plt+0x21e24>
   2839c:	ldr	r0, [r5, #20]
   283a0:	bl	57a0 <EC_KEY_get0_public_key@plt>
   283a4:	cmp	r0, #0
   283a8:	beq	282a8 <__read_chk@plt+0x21e24>
   283ac:	bl	5b24 <BN_CTX_new@plt>
   283b0:	subs	r6, r0, #0
   283b4:	beq	282a8 <__read_chk@plt+0x21e24>
   283b8:	ldr	r0, [r4, #20]
   283bc:	bl	5ee4 <EC_KEY_get0_group@plt>
   283c0:	mov	r7, r0
   283c4:	ldr	r0, [r5, #20]
   283c8:	bl	5ee4 <EC_KEY_get0_group@plt>
   283cc:	mov	r2, r6
   283d0:	mov	r1, r0
   283d4:	mov	r0, r7
   283d8:	bl	53d4 <EC_GROUP_cmp@plt>
   283dc:	cmp	r0, #0
   283e0:	bne	28420 <__read_chk@plt+0x21f9c>
   283e4:	ldr	r0, [r4, #20]
   283e8:	bl	5ee4 <EC_KEY_get0_group@plt>
   283ec:	mov	r7, r0
   283f0:	ldr	r0, [r4, #20]
   283f4:	bl	57a0 <EC_KEY_get0_public_key@plt>
   283f8:	mov	r4, r0
   283fc:	ldr	r0, [r5, #20]
   28400:	bl	57a0 <EC_KEY_get0_public_key@plt>
   28404:	mov	r1, r4
   28408:	mov	r3, r6
   2840c:	mov	r2, r0
   28410:	mov	r0, r7
   28414:	bl	63d0 <EC_POINT_cmp@plt>
   28418:	cmp	r0, #0
   2841c:	beq	28500 <__read_chk@plt+0x2207c>
   28420:	mov	r0, r6
   28424:	bl	62bc <BN_CTX_free@plt>
   28428:	mov	r0, #0
   2842c:	pop	{r3, r4, r5, r6, r7, pc}
   28430:	ldr	r3, [r4, #12]
   28434:	cmp	r3, #0
   28438:	beq	282a8 <__read_chk@plt+0x21e24>
   2843c:	ldr	r2, [r5, #12]
   28440:	cmp	r2, #0
   28444:	beq	282a8 <__read_chk@plt+0x21e24>
   28448:	ldr	r0, [r3, #12]
   2844c:	ldr	r1, [r2, #12]
   28450:	bl	5fd4 <BN_cmp@plt>
   28454:	cmp	r0, #0
   28458:	bne	282a8 <__read_chk@plt+0x21e24>
   2845c:	ldr	r2, [r4, #12]
   28460:	ldr	r3, [r5, #12]
   28464:	ldr	r0, [r2, #16]
   28468:	ldr	r1, [r3, #16]
   2846c:	bl	5fd4 <BN_cmp@plt>
   28470:	cmp	r0, #0
   28474:	bne	282a8 <__read_chk@plt+0x21e24>
   28478:	ldr	r2, [r4, #12]
   2847c:	ldr	r3, [r5, #12]
   28480:	ldr	r0, [r2, #20]
   28484:	ldr	r1, [r3, #20]
   28488:	bl	5fd4 <BN_cmp@plt>
   2848c:	cmp	r0, #0
   28490:	bne	282a8 <__read_chk@plt+0x21e24>
   28494:	ldr	r2, [r4, #12]
   28498:	ldr	r3, [r5, #12]
   2849c:	ldr	r0, [r2, #24]
   284a0:	ldr	r1, [r3, #24]
   284a4:	bl	5fd4 <BN_cmp@plt>
   284a8:	rsbs	r0, r0, #1
   284ac:	movcc	r0, #0
   284b0:	pop	{r3, r4, r5, r6, r7, pc}
   284b4:	ldr	r3, [r4, #8]
   284b8:	cmp	r3, #0
   284bc:	beq	282a8 <__read_chk@plt+0x21e24>
   284c0:	ldr	r2, [r5, #8]
   284c4:	cmp	r2, #0
   284c8:	beq	282a8 <__read_chk@plt+0x21e24>
   284cc:	ldr	r0, [r3, #20]
   284d0:	ldr	r1, [r2, #20]
   284d4:	bl	5fd4 <BN_cmp@plt>
   284d8:	cmp	r0, #0
   284dc:	bne	282a8 <__read_chk@plt+0x21e24>
   284e0:	ldr	r2, [r4, #8]
   284e4:	ldr	r3, [r5, #8]
   284e8:	ldr	r0, [r2, #16]
   284ec:	ldr	r1, [r3, #16]
   284f0:	bl	5fd4 <BN_cmp@plt>
   284f4:	rsbs	r0, r0, #1
   284f8:	movcc	r0, #0
   284fc:	pop	{r3, r4, r5, r6, r7, pc}
   28500:	mov	r0, r6
   28504:	bl	62bc <BN_CTX_free@plt>
   28508:	mov	r0, #1
   2850c:	pop	{r3, r4, r5, r6, r7, pc}
   28510:	cmp	r1, #0
   28514:	cmpne	r0, #0
   28518:	push	{r4, r5, r6, r7, r8, lr}
   2851c:	mov	r5, r0
   28520:	mov	r4, r1
   28524:	beq	28538 <__read_chk@plt+0x220b4>
   28528:	ldr	ip, [r0]
   2852c:	ldr	r3, [r1]
   28530:	cmp	ip, r3
   28534:	beq	28540 <__read_chk@plt+0x220bc>
   28538:	mov	r0, #0
   2853c:	pop	{r4, r5, r6, r7, r8, pc}
   28540:	ldr	r3, [pc, #208]	; 28618 <__read_chk@plt+0x22194>
   28544:	cmp	ip, #4
   28548:	add	r3, pc, r3
   2854c:	add	r3, r3, #24
   28550:	bne	28560 <__read_chk@plt+0x220dc>
   28554:	b	28584 <__read_chk@plt+0x22100>
   28558:	cmp	ip, r2
   2855c:	beq	2858c <__read_chk@plt+0x22108>
   28560:	ldr	r2, [r3, #8]
   28564:	mov	r1, r3
   28568:	add	r3, r3, #24
   2856c:	cmn	r2, #1
   28570:	bne	28558 <__read_chk@plt+0x220d4>
   28574:	mov	r0, r5
   28578:	mov	r1, r4
   2857c:	pop	{r4, r5, r6, r7, r8, lr}
   28580:	b	2826c <__read_chk@plt+0x21de8>
   28584:	ldr	r1, [pc, #144]	; 2861c <__read_chk@plt+0x22198>
   28588:	add	r1, pc, r1
   2858c:	ldr	r3, [r1, #16]
   28590:	cmp	r3, #0
   28594:	beq	28574 <__read_chk@plt+0x220f0>
   28598:	ldr	r6, [r5, #32]
   2859c:	ldr	r7, [r4, #32]
   285a0:	rsbs	r3, r6, #1
   285a4:	movcc	r3, #0
   285a8:	rsbs	r2, r7, #1
   285ac:	movcc	r2, #0
   285b0:	tst	r2, r3
   285b4:	bne	28574 <__read_chk@plt+0x220f0>
   285b8:	orrs	r2, r2, r3
   285bc:	bne	28538 <__read_chk@plt+0x220b4>
   285c0:	ldr	r0, [r6]
   285c4:	bl	265d8 <__read_chk@plt+0x20154>
   285c8:	mov	r8, r0
   285cc:	ldr	r0, [r7]
   285d0:	bl	265d8 <__read_chk@plt+0x20154>
   285d4:	cmp	r8, r0
   285d8:	bne	28538 <__read_chk@plt+0x220b4>
   285dc:	ldr	r0, [r6]
   285e0:	bl	26778 <__read_chk@plt+0x202f4>
   285e4:	mov	r8, r0
   285e8:	ldr	r0, [r7]
   285ec:	bl	26778 <__read_chk@plt+0x202f4>
   285f0:	mov	r7, r0
   285f4:	ldr	r0, [r6]
   285f8:	bl	265d8 <__read_chk@plt+0x20154>
   285fc:	mov	r1, r7
   28600:	mov	r2, r0
   28604:	mov	r0, r8
   28608:	bl	7b00c <__read_chk@plt+0x74b88>
   2860c:	cmp	r0, #0
   28610:	beq	28574 <__read_chk@plt+0x220f0>
   28614:	b	28538 <__read_chk@plt+0x220b4>
   28618:	strdeq	r7, [r9], -r8
   2861c:			; <UNDEFINED> instruction: 0x000973b8
   28620:	mov	r2, #0
   28624:	b	26e2c <__read_chk@plt+0x209a8>
   28628:	push	{r4, r5, r6, lr}
   2862c:	mov	r5, r0
   28630:	mov	r6, r1
   28634:	bl	25d50 <__read_chk@plt+0x1f8cc>
   28638:	subs	r4, r0, #0
   2863c:	beq	2867c <__read_chk@plt+0x221f8>
   28640:	mov	r0, r5
   28644:	mov	r1, r4
   28648:	mov	r2, #0
   2864c:	bl	26e2c <__read_chk@plt+0x209a8>
   28650:	subs	r5, r0, #0
   28654:	beq	28668 <__read_chk@plt+0x221e4>
   28658:	mov	r0, r4
   2865c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   28660:	mov	r0, r5
   28664:	pop	{r4, r5, r6, pc}
   28668:	mov	r0, r6
   2866c:	mov	r1, r4
   28670:	bl	2ed44 <__read_chk@plt+0x288c0>
   28674:	mov	r5, r0
   28678:	b	28658 <__read_chk@plt+0x221d4>
   2867c:	mvn	r0, #1
   28680:	pop	{r4, r5, r6, pc}
   28684:	mov	r2, #1
   28688:	b	26e2c <__read_chk@plt+0x209a8>
   2868c:	mov	r3, #0
   28690:	b	2713c <__read_chk@plt+0x20cb8>
   28694:	mov	r3, #1
   28698:	b	2713c <__read_chk@plt+0x20cb8>
   2869c:	ldr	ip, [pc, #500]	; 28898 <__read_chk@plt+0x22414>
   286a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   286a4:	add	ip, pc, ip
   286a8:	subs	r8, r2, #0
   286ac:	ldr	r2, [pc, #488]	; 2889c <__read_chk@plt+0x22418>
   286b0:	mov	r5, r3
   286b4:	mov	r3, ip
   286b8:	sub	sp, sp, #24
   286bc:	mov	ip, #0
   286c0:	ldr	r6, [r3, r2]
   286c4:	mov	r4, r0
   286c8:	mov	r0, r1
   286cc:	mov	r7, r1
   286d0:	str	ip, [sp, #12]
   286d4:	ldr	r3, [r6]
   286d8:	strne	ip, [r8]
   286dc:	cmp	r5, #0
   286e0:	str	ip, [sp, #16]
   286e4:	str	r3, [sp, #20]
   286e8:	movne	r3, #0
   286ec:	strne	r3, [r5]
   286f0:	bl	56acc <__read_chk@plt+0x50648>
   286f4:	cmp	r0, #0
   286f8:	beq	2886c <__read_chk@plt+0x223e8>
   286fc:	ldr	r9, [r4]
   28700:	cmp	r9, #0
   28704:	bne	28800 <__read_chk@plt+0x2237c>
   28708:	ldr	r3, [r4, #8]
   2870c:	ldr	r0, [r3, #16]
   28710:	bl	5ff8 <BN_num_bits@plt>
   28714:	mov	r1, #7
   28718:	bl	7cfd8 <__read_chk@plt+0x76b54>
   2871c:	ldr	r3, [r4, #8]
   28720:	cmp	r0, #0
   28724:	add	sl, r0, #7
   28728:	movge	sl, r0
   2872c:	ldr	r0, [r3, #20]
   28730:	bl	5ff8 <BN_num_bits@plt>
   28734:	mov	r1, #7
   28738:	bl	7cfd8 <__read_chk@plt+0x76b54>
   2873c:	asr	sl, sl, #3
   28740:	add	r1, r0, #7
   28744:	cmp	r0, #0
   28748:	movlt	r0, r1
   2874c:	asr	r1, r0, #3
   28750:	orrs	r3, r1, sl
   28754:	bmi	2887c <__read_chk@plt+0x223f8>
   28758:	mov	r0, sl
   2875c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   28760:	str	r0, [sp, #16]
   28764:	bl	6070 <malloc@plt>
   28768:	cmp	r0, #0
   2876c:	str	r0, [sp, #12]
   28770:	beq	2888c <__read_chk@plt+0x22408>
   28774:	ldr	r3, [r4, #8]
   28778:	mov	r1, r0
   2877c:	ldr	r0, [r3, #16]
   28780:	bl	56a4 <BN_bn2bin@plt>
   28784:	ldr	r3, [r4, #8]
   28788:	ldr	r1, [sp, #12]
   2878c:	ldr	r0, [r3, #20]
   28790:	add	r1, r1, sl
   28794:	bl	56a4 <BN_bn2bin@plt>
   28798:	mov	r0, #1
   2879c:	mov	r1, #64	; 0x40
   287a0:	bl	5f80 <calloc@plt>
   287a4:	subs	r4, r0, #0
   287a8:	ldreq	r7, [sp, #12]
   287ac:	mvneq	r9, #1
   287b0:	beq	28824 <__read_chk@plt+0x223a0>
   287b4:	mov	r3, #64	; 0x40
   287b8:	ldr	r1, [sp, #12]
   287bc:	str	r3, [sp]
   287c0:	mov	r0, r7
   287c4:	ldr	r2, [sp, #16]
   287c8:	mov	r3, r4
   287cc:	bl	56d30 <__read_chk@plt+0x508ac>
   287d0:	subs	r9, r0, #0
   287d4:	bne	28864 <__read_chk@plt+0x223e0>
   287d8:	cmp	r8, #0
   287dc:	strne	r4, [r8]
   287e0:	movne	r4, r9
   287e4:	cmp	r5, #0
   287e8:	beq	28864 <__read_chk@plt+0x223e0>
   287ec:	mov	r0, r7
   287f0:	bl	56acc <__read_chk@plt+0x50648>
   287f4:	ldr	r7, [sp, #12]
   287f8:	str	r0, [r5]
   287fc:	b	28824 <__read_chk@plt+0x223a0>
   28800:	mov	r0, r4
   28804:	add	r1, sp, #12
   28808:	add	r2, sp, #16
   2880c:	mov	r3, #1
   28810:	bl	2713c <__read_chk@plt+0x20cb8>
   28814:	subs	r9, r0, #0
   28818:	beq	28798 <__read_chk@plt+0x22314>
   2881c:	ldr	r7, [sp, #12]
   28820:	mov	r4, #0
   28824:	mov	r0, r4
   28828:	bl	55a8 <free@plt>
   2882c:	cmp	r7, #0
   28830:	beq	28848 <__read_chk@plt+0x223c4>
   28834:	mov	r0, r7
   28838:	ldr	r1, [sp, #16]
   2883c:	bl	7b7fc <__read_chk@plt+0x75378>
   28840:	ldr	r0, [sp, #12]
   28844:	bl	55a8 <free@plt>
   28848:	ldr	r2, [sp, #20]
   2884c:	mov	r0, r9
   28850:	ldr	r3, [r6]
   28854:	cmp	r2, r3
   28858:	bne	28894 <__read_chk@plt+0x22410>
   2885c:	add	sp, sp, #24
   28860:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28864:	ldr	r7, [sp, #12]
   28868:	b	28824 <__read_chk@plt+0x223a0>
   2886c:	mov	r4, r0
   28870:	ldr	r7, [sp, #12]
   28874:	mvn	r9, #9
   28878:	b	28824 <__read_chk@plt+0x223a0>
   2887c:	mov	r4, r9
   28880:	ldr	r7, [sp, #12]
   28884:	mvn	r9, #3
   28888:	b	28824 <__read_chk@plt+0x223a0>
   2888c:	mvn	r9, #1
   28890:	b	28848 <__read_chk@plt+0x223c4>
   28894:	bl	5d64 <__stack_chk_fail@plt>
   28898:	andeq	r8, r9, r8, asr r2
   2889c:	andeq	r0, r0, r8, asr #11
   288a0:	ldr	ip, [pc, #1780]	; 28f9c <__read_chk@plt+0x22b18>
   288a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   288a8:	add	ip, pc, ip
   288ac:	ldr	lr, [pc, #1772]	; 28fa0 <__read_chk@plt+0x22b1c>
   288b0:	sub	sp, sp, #252	; 0xfc
   288b4:	mov	r4, r2
   288b8:	add	r3, sp, #44	; 0x2c
   288bc:	add	r2, sp, #40	; 0x28
   288c0:	mov	r8, r0
   288c4:	ldr	lr, [ip, lr]
   288c8:	mov	r5, r1
   288cc:	ldr	ip, [lr]
   288d0:	str	lr, [sp, #16]
   288d4:	str	ip, [sp, #244]	; 0xf4
   288d8:	bl	2869c <__read_chk@plt+0x22218>
   288dc:	cmp	r0, #0
   288e0:	bne	28f24 <__read_chk@plt+0x22aa0>
   288e4:	cmp	r4, #4
   288e8:	addls	pc, pc, r4, lsl #2
   288ec:	b	28f08 <__read_chk@plt+0x22a84>
   288f0:	b	28c9c <__read_chk@plt+0x22818>
   288f4:	b	28d10 <__read_chk@plt+0x2288c>
   288f8:	b	28cec <__read_chk@plt+0x22868>
   288fc:	b	28d18 <__read_chk@plt+0x22894>
   28900:	b	28904 <__read_chk@plt+0x22480>
   28904:	mov	r0, r5
   28908:	bl	56a90 <__read_chk@plt+0x5060c>
   2890c:	mov	r1, #11
   28910:	ldr	r6, [sp, #40]	; 0x28
   28914:	ldr	r9, [sp, #44]	; 0x2c
   28918:	str	r0, [sp, #24]
   2891c:	mov	r0, #20
   28920:	bl	5f80 <calloc@plt>
   28924:	cmp	r0, #0
   28928:	str	r0, [sp, #20]
   2892c:	beq	28f8c <__read_chk@plt+0x22b08>
   28930:	add	r4, sp, #48	; 0x30
   28934:	mov	r1, #0
   28938:	mov	r2, #153	; 0x99
   2893c:	mov	r0, r4
   28940:	bl	5944 <memset@plt>
   28944:	cmp	r9, #0
   28948:	beq	28f6c <__read_chk@plt+0x22ae8>
   2894c:	add	r9, r6, r9
   28950:	mov	fp, #4
   28954:	mov	r3, #8
   28958:	ldrb	r5, [r6], #1
   2895c:	mov	r7, #4
   28960:	tst	r5, #1
   28964:	mov	r1, r3
   28968:	mvneq	r0, #0
   2896c:	movne	r0, #1
   28970:	bl	7cfd8 <__read_chk@plt+0x76b54>
   28974:	tst	r5, #2
   28978:	mov	r1, fp
   2897c:	asr	r5, r5, #2
   28980:	mov	sl, r0
   28984:	mvneq	r0, #0
   28988:	movne	r0, #1
   2898c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   28990:	bic	r3, sl, sl, asr #31
   28994:	cmp	r3, #16
   28998:	movge	r3, #16
   2899c:	add	sl, sp, #248	; 0xf8
   289a0:	lsl	r1, r3, #3
   289a4:	add	r2, r1, r3
   289a8:	add	r2, sl, r2
   289ac:	bic	r0, r0, r0, asr #31
   289b0:	cmp	r0, #8
   289b4:	movlt	fp, r0
   289b8:	movge	fp, #8
   289bc:	add	r2, r2, fp
   289c0:	ldrb	r0, [r2, #-200]	; 0xffffff38
   289c4:	cmp	r0, #13
   289c8:	addls	r0, r0, #1
   289cc:	strbls	r0, [r2, #-200]	; 0xffffff38
   289d0:	subs	r7, r7, #1
   289d4:	bne	28960 <__read_chk@plt+0x224dc>
   289d8:	cmp	r6, r9
   289dc:	bne	28958 <__read_chk@plt+0x224d4>
   289e0:	add	r3, r1, r3
   289e4:	ldr	r0, [r8]
   289e8:	add	ip, sp, #248	; 0xf8
   289ec:	add	r2, ip, r3
   289f0:	cmp	r0, #4
   289f4:	add	fp, r2, fp
   289f8:	mov	r3, #15
   289fc:	strb	r3, [sp, #124]	; 0x7c
   28a00:	mov	r3, #16
   28a04:	strb	r3, [fp, #-200]	; 0xffffff38
   28a08:	beq	28f2c <__read_chk@plt+0x22aa8>
   28a0c:	ldr	r3, [pc, #1424]	; 28fa4 <__read_chk@plt+0x22b20>
   28a10:	add	r3, pc, r3
   28a14:	add	r3, r3, #24
   28a18:	b	28a28 <__read_chk@plt+0x225a4>
   28a1c:	cmp	r2, r0
   28a20:	add	r3, r3, #24
   28a24:	beq	28f34 <__read_chk@plt+0x22ab0>
   28a28:	ldr	r2, [r3, #8]
   28a2c:	mov	r1, r3
   28a30:	cmn	r2, #1
   28a34:	bne	28a1c <__read_chk@plt+0x22598>
   28a38:	ldr	r5, [pc, #1384]	; 28fa8 <__read_chk@plt+0x22b24>
   28a3c:	add	r5, pc, r5
   28a40:	mov	r0, r8
   28a44:	add	sl, sp, #204	; 0xcc
   28a48:	bl	279c4 <__read_chk@plt+0x21540>
   28a4c:	ldr	ip, [pc, #1368]	; 28fac <__read_chk@plt+0x22b28>
   28a50:	mov	r1, #17
   28a54:	str	r5, [sp, #4]
   28a58:	add	ip, pc, ip
   28a5c:	mov	r3, r1
   28a60:	mov	r2, #1
   28a64:	str	ip, [sp]
   28a68:	str	r0, [sp, #8]
   28a6c:	mov	r0, sl
   28a70:	bl	60b8 <__snprintf_chk@plt>
   28a74:	cmp	r0, #17
   28a78:	bls	28ae0 <__read_chk@plt+0x2265c>
   28a7c:	ldr	r1, [r8]
   28a80:	ldr	r3, [pc, #1320]	; 28fb0 <__read_chk@plt+0x22b2c>
   28a84:	cmp	r1, #4
   28a88:	add	r3, pc, r3
   28a8c:	add	r3, r3, #24
   28a90:	bne	28aa4 <__read_chk@plt+0x22620>
   28a94:	b	28f54 <__read_chk@plt+0x22ad0>
   28a98:	cmp	r2, r1
   28a9c:	add	r3, r3, #24
   28aa0:	beq	28f5c <__read_chk@plt+0x22ad8>
   28aa4:	ldr	r2, [r3, #8]
   28aa8:	mov	r0, r3
   28aac:	cmn	r2, #1
   28ab0:	bne	28a98 <__read_chk@plt+0x22614>
   28ab4:	ldr	r3, [pc, #1272]	; 28fb4 <__read_chk@plt+0x22b30>
   28ab8:	add	r3, pc, r3
   28abc:	ldr	ip, [pc, #1268]	; 28fb8 <__read_chk@plt+0x22b34>
   28ac0:	mov	r1, #17
   28ac4:	str	r3, [sp, #4]
   28ac8:	mov	r0, sl
   28acc:	add	ip, pc, ip
   28ad0:	mov	r3, r1
   28ad4:	mov	r2, #1
   28ad8:	str	ip, [sp]
   28adc:	bl	60b8 <__snprintf_chk@plt>
   28ae0:	cmp	r0, #0
   28ae4:	ble	28f48 <__read_chk@plt+0x22ac4>
   28ae8:	mov	r0, sl
   28aec:	bl	6088 <strlen@plt>
   28af0:	rsb	r6, r0, #17
   28af4:	mov	r5, r0
   28af8:	lsr	r6, r6, #1
   28afc:	ldr	ip, [sp, #24]
   28b00:	add	r8, sp, #224	; 0xe0
   28b04:	ldr	r2, [pc, #1200]	; 28fbc <__read_chk@plt+0x22b38>
   28b08:	mov	r1, #17
   28b0c:	mov	r0, r8
   28b10:	mov	r3, r1
   28b14:	add	r2, pc, r2
   28b18:	str	ip, [sp, #4]
   28b1c:	str	r2, [sp]
   28b20:	mov	r2, #1
   28b24:	bl	60b8 <__snprintf_chk@plt>
   28b28:	cmp	r0, #0
   28b2c:	ble	28f3c <__read_chk@plt+0x22ab8>
   28b30:	mov	r0, r8
   28b34:	bl	6088 <strlen@plt>
   28b38:	rsb	r7, r0, #17
   28b3c:	mov	r9, r0
   28b40:	lsr	r7, r7, #1
   28b44:	ldr	lr, [sp, #20]
   28b48:	cmp	r6, #0
   28b4c:	mov	r3, #43	; 0x2b
   28b50:	add	ip, lr, #1
   28b54:	strb	r3, [lr]
   28b58:	beq	28b78 <__read_chk@plt+0x226f4>
   28b5c:	add	r1, r6, lr
   28b60:	mov	r3, lr
   28b64:	mov	r2, #45	; 0x2d
   28b68:	strb	r2, [r3, #1]!
   28b6c:	cmp	r3, r1
   28b70:	bne	28b68 <__read_chk@plt+0x226e4>
   28b74:	add	ip, ip, r6
   28b78:	mov	r0, ip
   28b7c:	mov	r1, sl
   28b80:	mov	r2, r5
   28b84:	mov	r3, #219	; 0xdb
   28b88:	bl	547c <__memcpy_chk@plt>
   28b8c:	add	r6, r6, r5
   28b90:	cmp	r6, #16
   28b94:	add	ip, r0, r5
   28b98:	bhi	28f64 <__read_chk@plt+0x22ae0>
   28b9c:	rsb	r6, r6, #17
   28ba0:	mov	r3, #45	; 0x2d
   28ba4:	add	sl, ip, r6
   28ba8:	strb	r3, [ip], #1
   28bac:	cmp	ip, sl
   28bb0:	bne	28ba8 <__read_chk@plt+0x22724>
   28bb4:	ldr	r5, [pc, #1028]	; 28fc0 <__read_chk@plt+0x22b3c>
   28bb8:	mov	r3, #10
   28bbc:	mov	r6, sl
   28bc0:	add	r2, sl, #20
   28bc4:	add	r5, pc, r5
   28bc8:	add	fp, sp, #57	; 0x39
   28bcc:	mov	r1, #43	; 0x2b
   28bd0:	mov	r0, r3
   28bd4:	strb	r1, [r6], #2
   28bd8:	mov	r1, #124	; 0x7c
   28bdc:	strb	r3, [sl, #1]
   28be0:	mov	lr, r6
   28be4:	mov	r3, #0
   28be8:	strb	r1, [r2, #-18]	; 0xffffffee
   28bec:	ldrb	ip, [r4, r3]
   28bf0:	add	r3, r3, #9
   28bf4:	cmp	ip, #16
   28bf8:	movcs	ip, #16
   28bfc:	cmp	r3, #153	; 0x99
   28c00:	ldrb	ip, [r5, ip]
   28c04:	strb	ip, [lr, #1]!
   28c08:	bne	28bec <__read_chk@plt+0x22768>
   28c0c:	add	r4, r4, #1
   28c10:	strb	r1, [r6, #18]
   28c14:	cmp	r4, fp
   28c18:	strb	r0, [r2, #1]
   28c1c:	add	r6, r6, #20
   28c20:	add	r2, r2, #20
   28c24:	bne	28be0 <__read_chk@plt+0x2275c>
   28c28:	cmp	r7, #0
   28c2c:	mov	r2, #43	; 0x2b
   28c30:	add	r3, sl, #183	; 0xb7
   28c34:	strb	r2, [sl, #182]	; 0xb6
   28c38:	beq	28f84 <__read_chk@plt+0x22b00>
   28c3c:	add	ip, r3, r7
   28c40:	mov	r2, #45	; 0x2d
   28c44:	strb	r2, [r3], #1
   28c48:	cmp	r3, ip
   28c4c:	bne	28c44 <__read_chk@plt+0x227c0>
   28c50:	mov	r2, r9
   28c54:	mov	r1, r8
   28c58:	mov	r0, ip
   28c5c:	add	r7, r7, r9
   28c60:	bl	6010 <memcpy@plt>
   28c64:	cmp	r7, #16
   28c68:	add	r9, r0, r9
   28c6c:	bhi	28f7c <__read_chk@plt+0x22af8>
   28c70:	rsb	r3, r7, #17
   28c74:	mov	r2, #45	; 0x2d
   28c78:	add	r3, r9, r3
   28c7c:	strb	r2, [r9], #1
   28c80:	cmp	r9, r3
   28c84:	bne	28c7c <__read_chk@plt+0x227f8>
   28c88:	mov	r2, #43	; 0x2b
   28c8c:	ldr	r0, [sp, #40]	; 0x28
   28c90:	strb	r2, [r3]
   28c94:	ldr	r1, [sp, #44]	; 0x2c
   28c98:	b	28cc0 <__read_chk@plt+0x2283c>
   28c9c:	subs	r0, r5, #0
   28ca0:	bne	28cf0 <__read_chk@plt+0x2286c>
   28ca4:	bl	56a90 <__read_chk@plt+0x5060c>
   28ca8:	ldr	r1, [sp, #40]	; 0x28
   28cac:	ldr	r2, [sp, #44]	; 0x2c
   28cb0:	bl	271f0 <__read_chk@plt+0x20d6c>
   28cb4:	ldr	r1, [sp, #44]	; 0x2c
   28cb8:	str	r0, [sp, #20]
   28cbc:	ldr	r0, [sp, #40]	; 0x28
   28cc0:	bl	7b7fc <__read_chk@plt+0x75378>
   28cc4:	ldr	r0, [sp, #40]	; 0x28
   28cc8:	bl	55a8 <free@plt>
   28ccc:	ldr	r0, [sp, #20]
   28cd0:	ldr	r7, [sp, #16]
   28cd4:	ldr	r2, [sp, #244]	; 0xf4
   28cd8:	ldr	r3, [r7]
   28cdc:	cmp	r2, r3
   28ce0:	bne	28f98 <__read_chk@plt+0x22b14>
   28ce4:	add	sp, sp, #252	; 0xfc
   28ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28cec:	mov	r0, r5
   28cf0:	bl	56a90 <__read_chk@plt+0x5060c>
   28cf4:	ldr	r1, [sp, #40]	; 0x28
   28cf8:	ldr	r2, [sp, #44]	; 0x2c
   28cfc:	bl	27338 <__read_chk@plt+0x20eb4>
   28d00:	ldr	r1, [sp, #44]	; 0x2c
   28d04:	str	r0, [sp, #20]
   28d08:	ldr	r0, [sp, #40]	; 0x28
   28d0c:	b	28cc0 <__read_chk@plt+0x2283c>
   28d10:	mov	r0, r5
   28d14:	b	28ca4 <__read_chk@plt+0x22820>
   28d18:	ldr	r3, [pc, #676]	; 28fc4 <__read_chk@plt+0x22b40>
   28d1c:	add	ip, sp, #224	; 0xe0
   28d20:	ldr	r7, [sp, #44]	; 0x2c
   28d24:	add	r3, pc, r3
   28d28:	ldr	sl, [sp, #40]	; 0x28
   28d2c:	ldr	r0, [r3]
   28d30:	mov	lr, r3
   28d34:	ldrh	r3, [r3, #4]
   28d38:	lsr	r6, r7, #1
   28d3c:	add	r6, r6, #1
   28d40:	str	r7, [sp, #28]
   28d44:	str	r0, [sp, #204]	; 0xcc
   28d48:	ldr	r0, [lr, #8]!
   28d4c:	strh	r3, [sp, #208]	; 0xd0
   28d50:	str	sl, [sp, #32]
   28d54:	ldr	r1, [lr, #4]
   28d58:	ldr	r2, [lr, #8]
   28d5c:	ldr	r3, [lr, #12]
   28d60:	ldrb	lr, [lr, #16]
   28d64:	stmia	ip!, {r0, r1, r2, r3}
   28d68:	mov	r0, r6
   28d6c:	mov	r1, #6
   28d70:	strb	lr, [ip]
   28d74:	bl	5f80 <calloc@plt>
   28d78:	cmp	r0, #0
   28d7c:	str	r0, [sp, #20]
   28d80:	beq	28efc <__read_chk@plt+0x22a78>
   28d84:	mov	r4, #1
   28d88:	mov	r2, r0
   28d8c:	and	ip, r7, r4
   28d90:	movw	r5, #43691	; 0xaaab
   28d94:	movw	r9, #36409	; 0x8e39
   28d98:	str	ip, [sp, #36]	; 0x24
   28d9c:	mov	r0, #120	; 0x78
   28da0:	movt	r5, #43690	; 0xaaaa
   28da4:	movt	r9, #14563	; 0x38e3
   28da8:	mov	r3, r4
   28dac:	ldr	r1, [sp, #32]
   28db0:	mov	ip, #0
   28db4:	mov	fp, #45	; 0x2d
   28db8:	strb	r0, [r2]
   28dbc:	b	28e84 <__read_chk@plt+0x22a00>
   28dc0:	umull	r0, r7, r5, r3
   28dc4:	ldrb	r0, [r1], #2
   28dc8:	add	sl, r4, #3
   28dcc:	str	sl, [sp, #24]
   28dd0:	ubfx	r8, r0, #2, #4
   28dd4:	add	sl, sp, #248	; 0xf8
   28dd8:	add	r8, sl, r8
   28ddc:	and	lr, r0, #3
   28de0:	add	r0, r3, r0, lsr #6
   28de4:	cmp	r6, ip
   28de8:	ldrb	r8, [r8, #-24]	; 0xffffffe8
   28dec:	add	lr, lr, r7, lsr #2
   28df0:	umull	sl, r7, r5, lr
   28df4:	strb	r8, [r2, #2]
   28df8:	umull	sl, r8, r5, r0
   28dfc:	lsr	r7, r7, #2
   28e00:	add	r7, r7, r7, lsl #1
   28e04:	lsr	r8, r8, #2
   28e08:	sub	lr, lr, r7, lsl #1
   28e0c:	add	r7, sp, #248	; 0xf8
   28e10:	add	r8, r8, r8, lsl #1
   28e14:	add	lr, r7, lr
   28e18:	sub	r0, r0, r8, lsl #1
   28e1c:	ldrb	lr, [lr, #-44]	; 0xffffffd4
   28e20:	add	r0, r7, r0
   28e24:	ldrb	r0, [r0, #-44]	; 0xffffffd4
   28e28:	strb	lr, [r2, #3]
   28e2c:	strb	r0, [r2, #1]
   28e30:	bls	28ee4 <__read_chk@plt+0x22a60>
   28e34:	ldrb	lr, [r1, #-1]
   28e38:	add	r3, r3, r3, lsl #2
   28e3c:	strb	fp, [r2, #5]
   28e40:	mov	sl, #7
   28e44:	and	r0, lr, #15
   28e48:	add	r4, r4, #6
   28e4c:	add	r0, r7, r0
   28e50:	add	lr, r7, lr, lsr #4
   28e54:	ldrb	r0, [r0, #-24]	; 0xffffffe8
   28e58:	ldrb	lr, [lr, #-24]	; 0xffffffe8
   28e5c:	strb	lr, [r2, #4]
   28e60:	strb	r0, [r2, #6]!
   28e64:	ldrb	lr, [r1, #-1]
   28e68:	ldrb	r0, [r1, #-2]
   28e6c:	add	r3, lr, r3
   28e70:	smlabb	r0, sl, r0, r3
   28e74:	umull	lr, r3, r9, r0
   28e78:	lsr	r3, r3, #3
   28e7c:	add	r3, r3, r3, lsl #3
   28e80:	sub	r3, r0, r3, lsl #2
   28e84:	add	ip, ip, #1
   28e88:	cmp	r6, ip
   28e8c:	bhi	28dc0 <__read_chk@plt+0x2293c>
   28e90:	ldr	lr, [sp, #36]	; 0x24
   28e94:	cmp	lr, #0
   28e98:	bne	28dc0 <__read_chk@plt+0x2293c>
   28e9c:	movw	r1, #43691	; 0xaaab
   28ea0:	movt	r1, #43690	; 0xaaaa
   28ea4:	add	lr, sp, #248	; 0xf8
   28ea8:	ldr	r2, [sp, #20]
   28eac:	umull	r7, r1, r1, r3
   28eb0:	ldrb	r0, [sp, #240]	; 0xf0
   28eb4:	add	sl, r4, #3
   28eb8:	str	sl, [sp, #24]
   28ebc:	lsr	r1, r1, #2
   28ec0:	add	ip, lr, r1
   28ec4:	add	r1, r1, r1, lsl #1
   28ec8:	ldrb	ip, [ip, #-44]	; 0xffffffd4
   28ecc:	sub	r3, r3, r1, lsl #1
   28ed0:	add	r3, lr, r3
   28ed4:	ldrb	r3, [r3, #-44]	; 0xffffffd4
   28ed8:	strb	r3, [r2, r4]!
   28edc:	strb	ip, [r2, #2]
   28ee0:	strb	r0, [r2, #1]
   28ee4:	ldr	r3, [sp, #20]
   28ee8:	mov	r1, #120	; 0x78
   28eec:	ldr	sl, [sp, #24]
   28ef0:	mov	r2, #0
   28ef4:	strb	r1, [r3, sl]!
   28ef8:	strb	r2, [r3, #1]
   28efc:	ldr	r1, [sp, #28]
   28f00:	ldr	r0, [sp, #32]
   28f04:	b	28cc0 <__read_chk@plt+0x2283c>
   28f08:	ldr	r0, [sp, #40]	; 0x28
   28f0c:	ldr	r1, [sp, #44]	; 0x2c
   28f10:	bl	7b7fc <__read_chk@plt+0x75378>
   28f14:	ldr	r0, [sp, #40]	; 0x28
   28f18:	bl	55a8 <free@plt>
   28f1c:	mov	r0, #0
   28f20:	b	28cd0 <__read_chk@plt+0x2284c>
   28f24:	mov	r0, #0
   28f28:	b	28cd0 <__read_chk@plt+0x2284c>
   28f2c:	ldr	r1, [pc, #148]	; 28fc8 <__read_chk@plt+0x22b44>
   28f30:	add	r1, pc, r1
   28f34:	ldr	r5, [r1, #4]
   28f38:	b	28a40 <__read_chk@plt+0x225bc>
   28f3c:	mov	r7, #8
   28f40:	mov	r9, #0
   28f44:	b	28b44 <__read_chk@plt+0x226c0>
   28f48:	mov	r6, #8
   28f4c:	mov	r5, #0
   28f50:	b	28afc <__read_chk@plt+0x22678>
   28f54:	ldr	r0, [pc, #112]	; 28fcc <__read_chk@plt+0x22b48>
   28f58:	add	r0, pc, r0
   28f5c:	ldr	r3, [r0, #4]
   28f60:	b	28abc <__read_chk@plt+0x22638>
   28f64:	mov	sl, ip
   28f68:	b	28bb4 <__read_chk@plt+0x22730>
   28f6c:	mov	fp, #4
   28f70:	mov	r3, #8
   28f74:	mov	r1, #64	; 0x40
   28f78:	b	289e0 <__read_chk@plt+0x2255c>
   28f7c:	mov	r3, r9
   28f80:	b	28c88 <__read_chk@plt+0x22804>
   28f84:	mov	ip, r3
   28f88:	b	28c50 <__read_chk@plt+0x227cc>
   28f8c:	mov	r1, r9
   28f90:	mov	r0, r6
   28f94:	b	28cc0 <__read_chk@plt+0x2283c>
   28f98:	bl	5d64 <__stack_chk_fail@plt>
   28f9c:	andeq	r8, r9, r4, asr r0
   28fa0:	andeq	r0, r0, r8, asr #11
   28fa4:	andeq	r6, r9, r0, lsr pc
   28fa8:	andeq	lr, r5, ip, ror lr
   28fac:	muleq	r5, r4, lr
   28fb0:			; <UNDEFINED> instruction: 0x00096eb8
   28fb4:	andeq	lr, r5, r0, lsl #28
   28fb8:	andeq	r0, r6, r4, ror r2
   28fbc:	andeq	r0, r6, ip, lsr #4
   28fc0:	andeq	lr, r5, r0, lsr sp
   28fc4:	andeq	lr, r5, ip, lsl #22
   28fc8:	andeq	r6, r9, r0, lsl sl
   28fcc:	andeq	r6, r9, r8, ror #19
   28fd0:	ldr	r3, [pc, #528]	; 291e8 <__read_chk@plt+0x22d64>
   28fd4:	ldr	r2, [pc, #528]	; 291ec <__read_chk@plt+0x22d68>
   28fd8:	add	r3, pc, r3
   28fdc:	push	{r4, r5, r6, r7, lr}
   28fe0:	subs	r4, r0, #0
   28fe4:	ldr	r6, [r3, r2]
   28fe8:	sub	sp, sp, #28
   28fec:	ldr	r3, [r6]
   28ff0:	str	r3, [sp, #20]
   28ff4:	beq	29030 <__read_chk@plt+0x22bac>
   28ff8:	ldr	ip, [r4]
   28ffc:	ldr	r3, [pc, #492]	; 291f0 <__read_chk@plt+0x22d6c>
   29000:	cmp	ip, #4
   29004:	add	r3, pc, r3
   29008:	add	r3, r3, #24
   2900c:	bne	29020 <__read_chk@plt+0x22b9c>
   29010:	b	290c4 <__read_chk@plt+0x22c40>
   29014:	cmp	ip, r2
   29018:	add	r3, r3, #24
   2901c:	beq	290cc <__read_chk@plt+0x22c48>
   29020:	ldr	r2, [r3, #8]
   29024:	mov	lr, r3
   29028:	cmn	r2, #1
   2902c:	bne	29014 <__read_chk@plt+0x22b90>
   29030:	mov	r0, r4
   29034:	mov	r2, #0
   29038:	bl	288a0 <__read_chk@plt+0x2241c>
   2903c:	ldr	r1, [r4]
   29040:	cmp	r1, #4
   29044:	mov	r5, r0
   29048:	beq	291c4 <__read_chk@plt+0x22d40>
   2904c:	ldr	r3, [pc, #416]	; 291f4 <__read_chk@plt+0x22d70>
   29050:	add	r3, pc, r3
   29054:	add	r3, r3, #24
   29058:	b	29068 <__read_chk@plt+0x22be4>
   2905c:	cmp	r2, r1
   29060:	add	r3, r3, #24
   29064:	beq	291cc <__read_chk@plt+0x22d48>
   29068:	ldr	r2, [r3, #8]
   2906c:	mov	ip, r3
   29070:	cmn	r2, #1
   29074:	bne	2905c <__read_chk@plt+0x22bd8>
   29078:	ldr	r2, [pc, #376]	; 291f8 <__read_chk@plt+0x22d74>
   2907c:	add	r2, pc, r2
   29080:	cmp	r5, #0
   29084:	ldr	r3, [pc, #368]	; 291fc <__read_chk@plt+0x22d78>
   29088:	ldr	r1, [pc, #368]	; 29200 <__read_chk@plt+0x22d7c>
   2908c:	add	r0, sp, #16
   29090:	add	r3, pc, r3
   29094:	movne	r3, r5
   29098:	add	r1, pc, r1
   2909c:	bl	49430 <__read_chk@plt+0x42fac>
   290a0:	mov	r0, r5
   290a4:	bl	55a8 <free@plt>
   290a8:	ldr	r2, [sp, #20]
   290ac:	ldr	r3, [r6]
   290b0:	ldr	r0, [sp, #16]
   290b4:	cmp	r2, r3
   290b8:	bne	291e4 <__read_chk@plt+0x22d60>
   290bc:	add	sp, sp, #28
   290c0:	pop	{r4, r5, r6, r7, pc}
   290c4:	ldr	lr, [pc, #312]	; 29204 <__read_chk@plt+0x22d80>
   290c8:	add	lr, pc, lr
   290cc:	ldr	r3, [lr, #16]
   290d0:	cmp	r3, #0
   290d4:	beq	29030 <__read_chk@plt+0x22bac>
   290d8:	ldr	r3, [r4, #32]
   290dc:	mov	r2, #0
   290e0:	ldr	r0, [r3, #56]	; 0x38
   290e4:	bl	288a0 <__read_chk@plt+0x2241c>
   290e8:	ldr	r1, [r4]
   290ec:	ldr	r3, [pc, #276]	; 29208 <__read_chk@plt+0x22d84>
   290f0:	cmp	r1, #4
   290f4:	add	r3, pc, r3
   290f8:	add	r3, r3, #24
   290fc:	mov	r7, r0
   29100:	bne	29114 <__read_chk@plt+0x22c90>
   29104:	b	291d4 <__read_chk@plt+0x22d50>
   29108:	cmp	r2, r1
   2910c:	add	r3, r3, #24
   29110:	beq	291dc <__read_chk@plt+0x22d58>
   29114:	ldr	r2, [r3, #8]
   29118:	mov	r0, r3
   2911c:	cmn	r2, #1
   29120:	bne	29108 <__read_chk@plt+0x22c84>
   29124:	ldr	r2, [pc, #224]	; 2920c <__read_chk@plt+0x22d88>
   29128:	add	r2, pc, r2
   2912c:	ldr	r1, [r4, #32]
   29130:	ldr	r0, [r1, #56]	; 0x38
   29134:	ldr	r3, [r1, #16]
   29138:	ldrd	r4, [r1, #8]
   2913c:	ldr	lr, [r0]
   29140:	cmp	lr, #4
   29144:	beq	291b4 <__read_chk@plt+0x22d30>
   29148:	ldr	r1, [pc, #192]	; 29210 <__read_chk@plt+0x22d8c>
   2914c:	add	r1, pc, r1
   29150:	add	r1, r1, #24
   29154:	b	29164 <__read_chk@plt+0x22ce0>
   29158:	cmp	ip, lr
   2915c:	add	r1, r1, #24
   29160:	beq	291bc <__read_chk@plt+0x22d38>
   29164:	ldr	ip, [r1, #8]
   29168:	mov	r0, r1
   2916c:	cmn	ip, #1
   29170:	bne	29158 <__read_chk@plt+0x22cd4>
   29174:	ldr	r0, [pc, #152]	; 29214 <__read_chk@plt+0x22d90>
   29178:	add	r0, pc, r0
   2917c:	cmp	r7, #0
   29180:	ldr	r1, [pc, #144]	; 29218 <__read_chk@plt+0x22d94>
   29184:	str	r0, [sp, #8]
   29188:	add	r0, sp, #16
   2918c:	add	r1, pc, r1
   29190:	movne	r1, r7
   29194:	str	r1, [sp, #12]
   29198:	ldr	r1, [pc, #124]	; 2921c <__read_chk@plt+0x22d98>
   2919c:	strd	r4, [sp]
   291a0:	add	r1, pc, r1
   291a4:	bl	49430 <__read_chk@plt+0x42fac>
   291a8:	mov	r0, r7
   291ac:	bl	55a8 <free@plt>
   291b0:	b	290a8 <__read_chk@plt+0x22c24>
   291b4:	ldr	r0, [pc, #100]	; 29220 <__read_chk@plt+0x22d9c>
   291b8:	add	r0, pc, r0
   291bc:	ldr	r0, [r0, #4]
   291c0:	b	2917c <__read_chk@plt+0x22cf8>
   291c4:	ldr	ip, [pc, #88]	; 29224 <__read_chk@plt+0x22da0>
   291c8:	add	ip, pc, ip
   291cc:	ldr	r2, [ip, #4]
   291d0:	b	29080 <__read_chk@plt+0x22bfc>
   291d4:	ldr	r0, [pc, #76]	; 29228 <__read_chk@plt+0x22da4>
   291d8:	add	r0, pc, r0
   291dc:	ldr	r2, [r0, #4]
   291e0:	b	2912c <__read_chk@plt+0x22ca8>
   291e4:	bl	5d64 <__stack_chk_fail@plt>
   291e8:	andeq	r7, r9, r4, lsr #18
   291ec:	andeq	r0, r0, r8, asr #11
   291f0:	andeq	r6, r9, ip, lsr r9
   291f4:	strdeq	r6, [r9], -r0
   291f8:	andeq	lr, r5, ip, lsr r8
   291fc:	andeq	lr, r5, r8, ror r8
   29200:	andeq	ip, r5, ip, ror r1
   29204:	andeq	r6, r9, r8, ror r8
   29208:	andeq	r6, r9, ip, asr #16
   2920c:	muleq	r5, r0, r7
   29210:	strdeq	r6, [r9], -r4
   29214:	andeq	lr, r5, r0, asr #14
   29218:	andeq	lr, r5, ip, ror r7
   2921c:	andeq	lr, r5, r0, ror r7
   29220:	andeq	r6, r9, r8, lsl #15
   29224:	andeq	r6, r9, r8, ror r7
   29228:	andeq	r6, r9, r8, ror #14
   2922c:	push	{r3, r4, r5, r6, r7, lr}
   29230:	subs	r6, r1, #0
   29234:	mov	r5, r0
   29238:	movne	r3, #0
   2923c:	strne	r3, [r6]
   29240:	bl	25d50 <__read_chk@plt+0x1f8cc>
   29244:	subs	r4, r0, #0
   29248:	beq	292a4 <__read_chk@plt+0x22e20>
   2924c:	mov	r0, r5
   29250:	mov	r1, r4
   29254:	mov	r2, #0
   29258:	bl	26e2c <__read_chk@plt+0x209a8>
   2925c:	subs	r7, r0, #0
   29260:	movne	r5, #0
   29264:	beq	29280 <__read_chk@plt+0x22dfc>
   29268:	mov	r0, r4
   2926c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   29270:	mov	r0, r5
   29274:	bl	55a8 <free@plt>
   29278:	mov	r0, r7
   2927c:	pop	{r3, r4, r5, r6, r7, pc}
   29280:	mov	r0, r4
   29284:	bl	2f370 <__read_chk@plt+0x28eec>
   29288:	subs	r5, r0, #0
   2928c:	mvneq	r7, #1
   29290:	beq	29268 <__read_chk@plt+0x22de4>
   29294:	cmp	r6, #0
   29298:	strne	r5, [r6]
   2929c:	movne	r5, r7
   292a0:	b	29268 <__read_chk@plt+0x22de4>
   292a4:	mvn	r0, #1
   292a8:	pop	{r3, r4, r5, r6, r7, pc}
   292ac:	ldr	r3, [pc, #548]	; 294d8 <__read_chk@plt+0x23054>
   292b0:	ldr	r2, [pc, #548]	; 294dc <__read_chk@plt+0x23058>
   292b4:	add	r3, pc, r3
   292b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   292bc:	sub	sp, sp, #16
   292c0:	ldr	r6, [r3, r2]
   292c4:	mov	r4, r0
   292c8:	mov	r7, r1
   292cc:	ldr	r3, [r6]
   292d0:	str	r3, [sp, #12]
   292d4:	bl	25d50 <__read_chk@plt+0x1f8cc>
   292d8:	subs	r5, r0, #0
   292dc:	beq	294c0 <__read_chk@plt+0x2303c>
   292e0:	ldr	r3, [r4]
   292e4:	mov	r2, #0
   292e8:	str	r2, [sp, #8]
   292ec:	cmp	r3, r2
   292f0:	bne	293fc <__read_chk@plt+0x22f78>
   292f4:	ldr	r3, [r4, #8]
   292f8:	cmp	r3, r2
   292fc:	beq	294c8 <__read_chk@plt+0x23044>
   29300:	ldr	r0, [r3, #20]
   29304:	cmp	r0, r2
   29308:	beq	294cc <__read_chk@plt+0x23048>
   2930c:	ldr	r3, [r3, #16]
   29310:	cmp	r3, r2
   29314:	beq	294c8 <__read_chk@plt+0x23044>
   29318:	bl	57d0 <BN_bn2dec@plt>
   2931c:	subs	r9, r0, #0
   29320:	ldreq	r0, [sp, #8]
   29324:	mvneq	r8, #1
   29328:	beq	29478 <__read_chk@plt+0x22ff4>
   2932c:	ldr	r3, [r4, #8]
   29330:	ldr	r0, [r3, #16]
   29334:	bl	57d0 <BN_bn2dec@plt>
   29338:	subs	sl, r0, #0
   2933c:	beq	29480 <__read_chk@plt+0x22ffc>
   29340:	ldr	r3, [r4, #8]
   29344:	ldr	r0, [r3, #16]
   29348:	bl	5ff8 <BN_num_bits@plt>
   2934c:	subs	r2, r0, #0
   29350:	beq	294b8 <__read_chk@plt+0x23034>
   29354:	ldr	r1, [pc, #388]	; 294e0 <__read_chk@plt+0x2305c>
   29358:	mov	r0, r5
   2935c:	str	sl, [sp]
   29360:	mov	r3, r9
   29364:	add	r1, pc, r1
   29368:	bl	2e9c4 <__read_chk@plt+0x28540>
   2936c:	mov	r8, r0
   29370:	mov	r0, r9
   29374:	bl	5e3c <CRYPTO_free@plt>
   29378:	mov	r0, sl
   2937c:	bl	5e3c <CRYPTO_free@plt>
   29380:	cmp	r8, #0
   29384:	ldr	r0, [sp, #8]
   29388:	bne	29478 <__read_chk@plt+0x22ff4>
   2938c:	bl	55a8 <free@plt>
   29390:	mov	r0, r5
   29394:	bl	26778 <__read_chk@plt+0x202f4>
   29398:	mov	r4, r0
   2939c:	mov	r0, r5
   293a0:	bl	265d8 <__read_chk@plt+0x20154>
   293a4:	mov	r2, #1
   293a8:	mov	r3, r7
   293ac:	mov	r1, r0
   293b0:	mov	r0, r4
   293b4:	bl	5fec <fwrite@plt>
   293b8:	cmp	r0, #1
   293bc:	moveq	r8, #0
   293c0:	beq	293d8 <__read_chk@plt+0x22f54>
   293c4:	mov	r0, r7
   293c8:	bl	57dc <feof@plt>
   293cc:	cmp	r0, #0
   293d0:	mvneq	r8, #23
   293d4:	bne	29498 <__read_chk@plt+0x23014>
   293d8:	mov	r0, r5
   293dc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   293e0:	mov	r0, r8
   293e4:	ldr	r2, [sp, #12]
   293e8:	ldr	r3, [r6]
   293ec:	cmp	r2, r3
   293f0:	bne	294d4 <__read_chk@plt+0x23050>
   293f4:	add	sp, sp, #16
   293f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   293fc:	mov	r0, r4
   29400:	add	r1, sp, #8
   29404:	bl	2922c <__read_chk@plt+0x22da8>
   29408:	subs	r8, r0, #0
   2940c:	bne	2948c <__read_chk@plt+0x23008>
   29410:	ldr	r2, [pc, #204]	; 294e4 <__read_chk@plt+0x23060>
   29414:	mov	ip, #4
   29418:	ldr	lr, [r4]
   2941c:	ldr	r3, [r4, #16]
   29420:	add	r2, pc, r2
   29424:	b	29438 <__read_chk@plt+0x22fb4>
   29428:	add	r2, r2, #24
   2942c:	ldr	ip, [r2, #8]
   29430:	cmn	ip, #1
   29434:	beq	294ac <__read_chk@plt+0x23028>
   29438:	cmp	lr, ip
   2943c:	bne	29428 <__read_chk@plt+0x22fa4>
   29440:	ldr	ip, [r2, #12]
   29444:	cmp	ip, #0
   29448:	beq	29454 <__read_chk@plt+0x22fd0>
   2944c:	cmp	r3, ip
   29450:	bne	29428 <__read_chk@plt+0x22fa4>
   29454:	ldr	r2, [r2]
   29458:	ldr	r1, [pc, #136]	; 294e8 <__read_chk@plt+0x23064>
   2945c:	mov	r0, r5
   29460:	ldr	r3, [sp, #8]
   29464:	add	r1, pc, r1
   29468:	bl	2e9c4 <__read_chk@plt+0x28540>
   2946c:	subs	r8, r0, #0
   29470:	ldr	r0, [sp, #8]
   29474:	beq	2938c <__read_chk@plt+0x22f08>
   29478:	bl	55a8 <free@plt>
   2947c:	b	293d8 <__read_chk@plt+0x22f54>
   29480:	mov	r0, r9
   29484:	mvn	r8, #1
   29488:	bl	5e3c <CRYPTO_free@plt>
   2948c:	ldr	r0, [sp, #8]
   29490:	bl	55a8 <free@plt>
   29494:	b	293d8 <__read_chk@plt+0x22f54>
   29498:	bl	6214 <__errno_location@plt>
   2949c:	mvn	r8, #23
   294a0:	mov	r3, #32
   294a4:	str	r3, [r0]
   294a8:	b	293d8 <__read_chk@plt+0x22f54>
   294ac:	ldr	r2, [pc, #56]	; 294ec <__read_chk@plt+0x23068>
   294b0:	add	r2, pc, r2
   294b4:	b	29458 <__read_chk@plt+0x22fd4>
   294b8:	mvn	r8, #9
   294bc:	b	29370 <__read_chk@plt+0x22eec>
   294c0:	mvn	r0, #1
   294c4:	b	293e4 <__read_chk@plt+0x22f60>
   294c8:	mov	r0, r3
   294cc:	mvn	r8, #9
   294d0:	b	29478 <__read_chk@plt+0x22ff4>
   294d4:	bl	5d64 <__stack_chk_fail@plt>
   294d8:	andeq	r7, r9, r8, asr #12
   294dc:	andeq	r0, r0, r8, asr #11
   294e0:	andeq	lr, r5, ip, asr #11
   294e4:	andeq	r6, r9, r0, lsr #10
   294e8:			; <UNDEFINED> instruction: 0x0005bdb0
   294ec:	andeq	lr, r5, r4, lsl #8
   294f0:	ldr	r3, [r0, #32]
   294f4:	ldr	r3, [r3, #4]
   294f8:	cmp	r3, #1
   294fc:	beq	29520 <__read_chk@plt+0x2309c>
   29500:	cmp	r3, #2
   29504:	bne	29514 <__read_chk@plt+0x23090>
   29508:	ldr	r0, [pc, #28]	; 2952c <__read_chk@plt+0x230a8>
   2950c:	add	r0, pc, r0
   29510:	bx	lr
   29514:	ldr	r0, [pc, #20]	; 29530 <__read_chk@plt+0x230ac>
   29518:	add	r0, pc, r0
   2951c:	bx	lr
   29520:	ldr	r0, [pc, #12]	; 29534 <__read_chk@plt+0x230b0>
   29524:	add	r0, pc, r0
   29528:	bx	lr
   2952c:	andeq	sl, r5, r0, asr #21
   29530:	andeq	lr, r5, r0, lsr #7
   29534:	andeq	r9, r5, r8, lsr r4
   29538:	ldr	r3, [pc, #284]	; 2965c <__read_chk@plt+0x231d8>
   2953c:	ldr	ip, [pc, #284]	; 29660 <__read_chk@plt+0x231dc>
   29540:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   29544:	add	r3, pc, r3
   29548:	ldr	lr, [pc, #276]	; 29664 <__read_chk@plt+0x231e0>
   2954c:	add	ip, pc, ip
   29550:	add	r3, r3, #28
   29554:	mov	r9, r0
   29558:	sub	sp, sp, #24
   2955c:	ldr	r8, [ip, lr]
   29560:	add	r5, sp, #4
   29564:	ldm	r3, {r0, r1, r2, r3}
   29568:	ldr	ip, [r8]
   2956c:	stm	r5, {r0, r1, r2, r3}
   29570:	mov	r0, r9
   29574:	str	ip, [sp, #20]
   29578:	bl	5ee4 <EC_KEY_get0_group@plt>
   2957c:	mov	r7, r0
   29580:	bl	59bc <EC_GROUP_get_curve_name@plt>
   29584:	cmp	r0, #0
   29588:	movgt	r4, r0
   2958c:	ble	295ac <__read_chk@plt+0x23128>
   29590:	ldr	r2, [sp, #20]
   29594:	mov	r0, r4
   29598:	ldr	r3, [r8]
   2959c:	cmp	r2, r3
   295a0:	bne	29658 <__read_chk@plt+0x231d4>
   295a4:	add	sp, sp, #24
   295a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   295ac:	bl	5b24 <BN_CTX_new@plt>
   295b0:	subs	sl, r0, #0
   295b4:	beq	29650 <__read_chk@plt+0x231cc>
   295b8:	ldr	r4, [sp, #4]
   295bc:	cmn	r4, #1
   295c0:	beq	29608 <__read_chk@plt+0x23184>
   295c4:	mov	r6, r5
   295c8:	b	295f8 <__read_chk@plt+0x23174>
   295cc:	mov	r0, r7
   295d0:	mov	r1, r5
   295d4:	mov	r2, sl
   295d8:	bl	53d4 <EC_GROUP_cmp@plt>
   295dc:	cmp	r0, #0
   295e0:	beq	29618 <__read_chk@plt+0x23194>
   295e4:	mov	r0, r5
   295e8:	bl	5de8 <EC_GROUP_free@plt>
   295ec:	ldr	r4, [r6, #4]!
   295f0:	cmn	r4, #1
   295f4:	beq	29608 <__read_chk@plt+0x23184>
   295f8:	mov	r0, r4
   295fc:	bl	61b4 <EC_GROUP_new_by_curve_name@plt>
   29600:	subs	r5, r0, #0
   29604:	bne	295cc <__read_chk@plt+0x23148>
   29608:	mov	r0, sl
   2960c:	mvn	r4, #0
   29610:	bl	62bc <BN_CTX_free@plt>
   29614:	b	29590 <__read_chk@plt+0x2310c>
   29618:	mov	r0, sl
   2961c:	bl	62bc <BN_CTX_free@plt>
   29620:	mov	r0, r5
   29624:	mov	r1, #1
   29628:	bl	5e18 <EC_GROUP_set_asn1_flag@plt>
   2962c:	mov	r0, r9
   29630:	mov	r1, r5
   29634:	bl	5a7c <EC_KEY_set_group@plt>
   29638:	cmp	r0, #1
   2963c:	beq	29590 <__read_chk@plt+0x2310c>
   29640:	mov	r0, r5
   29644:	mvn	r4, #0
   29648:	bl	5de8 <EC_GROUP_free@plt>
   2964c:	b	29590 <__read_chk@plt+0x2310c>
   29650:	mvn	r4, #0
   29654:	b	29590 <__read_chk@plt+0x2310c>
   29658:	bl	5d64 <__stack_chk_fail@plt>
   2965c:	andeq	lr, r5, ip, ror #5
   29660:			; <UNDEFINED> instruction: 0x000973b0
   29664:	andeq	r0, r0, r8, asr #11
   29668:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2966c:	subs	r6, r2, #0
   29670:	sub	sp, sp, #16
   29674:	mov	r5, r0
   29678:	mov	r7, r1
   2967c:	beq	298c0 <__read_chk@plt+0x2343c>
   29680:	mov	r3, #0
   29684:	mov	r0, #10
   29688:	str	r3, [r6]
   2968c:	bl	28098 <__read_chk@plt+0x21c14>
   29690:	subs	r4, r0, #0
   29694:	beq	298dc <__read_chk@plt+0x23458>
   29698:	cmp	r5, #4
   2969c:	addls	pc, pc, r5, lsl #2
   296a0:	b	298b8 <__read_chk@plt+0x23434>
   296a4:	b	29704 <__read_chk@plt+0x23280>
   296a8:	b	29704 <__read_chk@plt+0x23280>
   296ac:	b	2976c <__read_chk@plt+0x232e8>
   296b0:	b	297cc <__read_chk@plt+0x23348>
   296b4:	b	296b8 <__read_chk@plt+0x23234>
   296b8:	mov	r0, #32
   296bc:	bl	6070 <malloc@plt>
   296c0:	cmp	r0, #0
   296c4:	mov	r7, r0
   296c8:	str	r0, [r4, #28]
   296cc:	beq	29860 <__read_chk@plt+0x233dc>
   296d0:	mov	r0, #64	; 0x40
   296d4:	bl	6070 <malloc@plt>
   296d8:	cmp	r0, #0
   296dc:	mov	r1, r0
   296e0:	str	r0, [r4, #24]
   296e4:	beq	29860 <__read_chk@plt+0x233dc>
   296e8:	mov	r0, r7
   296ec:	bl	5715c <__read_chk@plt+0x50cd8>
   296f0:	mov	r0, #0
   296f4:	str	r5, [r4]
   296f8:	str	r4, [r6]
   296fc:	add	sp, sp, #16
   29700:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29704:	sub	r3, r7, #768	; 0x300
   29708:	cmp	r3, #15616	; 0x3d00
   2970c:	bhi	298b8 <__read_chk@plt+0x23434>
   29710:	mov	r9, #0
   29714:	str	r9, [r4, #8]
   29718:	bl	5b84 <RSA_new@plt>
   2971c:	subs	sl, r0, #0
   29720:	beq	29860 <__read_chk@plt+0x233dc>
   29724:	bl	6400 <BN_new@plt>
   29728:	subs	r8, r0, #0
   2972c:	beq	298b0 <__read_chk@plt+0x2342c>
   29730:	mov	r1, #1
   29734:	movt	r1, #1
   29738:	bl	5dac <BN_set_word@plt>
   2973c:	cmp	r0, r9
   29740:	beq	2982c <__read_chk@plt+0x233a8>
   29744:	mov	r1, r7
   29748:	mov	r0, sl
   2974c:	mov	r2, r8
   29750:	mov	r3, r9
   29754:	bl	61cc <RSA_generate_key_ex@plt>
   29758:	cmp	r0, #0
   2975c:	beq	2982c <__read_chk@plt+0x233a8>
   29760:	mov	r7, r9
   29764:	str	sl, [r4, #8]
   29768:	b	29844 <__read_chk@plt+0x233c0>
   2976c:	cmp	r7, #1024	; 0x400
   29770:	bne	298b8 <__read_chk@plt+0x23434>
   29774:	bl	6370 <DSA_new@plt>
   29778:	subs	r8, r0, #0
   2977c:	beq	29860 <__read_chk@plt+0x233dc>
   29780:	mov	ip, #0
   29784:	mov	r1, r7
   29788:	str	ip, [r4, #12]
   2978c:	mov	r2, ip
   29790:	mov	r3, ip
   29794:	str	ip, [sp]
   29798:	str	ip, [sp, #4]
   2979c:	str	ip, [sp, #8]
   297a0:	bl	5d7c <DSA_generate_parameters_ex@plt>
   297a4:	cmp	r0, #0
   297a8:	bne	29898 <__read_chk@plt+0x23414>
   297ac:	mov	r0, r8
   297b0:	mvn	r7, #21
   297b4:	bl	607c <DSA_free@plt>
   297b8:	mov	r0, r4
   297bc:	bl	27e40 <__read_chk@plt+0x219bc>
   297c0:	mov	r0, r7
   297c4:	add	sp, sp, #16
   297c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   297cc:	cmp	r7, #384	; 0x180
   297d0:	beq	29888 <__read_chk@plt+0x23404>
   297d4:	movw	r3, #521	; 0x209
   297d8:	cmp	r7, r3
   297dc:	beq	29890 <__read_chk@plt+0x2340c>
   297e0:	cmp	r7, #256	; 0x100
   297e4:	mvnne	r3, #0
   297e8:	mvnne	r7, #9
   297ec:	strne	r3, [r4, #16]
   297f0:	bne	297b8 <__read_chk@plt+0x23334>
   297f4:	movw	r0, #415	; 0x19f
   297f8:	mov	r3, #0
   297fc:	str	r0, [r4, #16]
   29800:	str	r3, [r4, #20]
   29804:	bl	61c0 <EC_KEY_new_by_curve_name@plt>
   29808:	subs	r7, r0, #0
   2980c:	beq	29860 <__read_chk@plt+0x233dc>
   29810:	bl	5644 <EC_KEY_generate_key@plt>
   29814:	cmp	r0, #1
   29818:	beq	298c8 <__read_chk@plt+0x23444>
   2981c:	mov	r0, r7
   29820:	mvn	r7, #21
   29824:	bl	6124 <EC_KEY_free@plt>
   29828:	b	297b8 <__read_chk@plt+0x23334>
   2982c:	bl	5e48 <FIPS_mode@plt>
   29830:	cmp	r0, #0
   29834:	mvneq	r7, #21
   29838:	bne	29868 <__read_chk@plt+0x233e4>
   2983c:	mov	r0, sl
   29840:	bl	5c8c <RSA_free@plt>
   29844:	cmp	r8, #0
   29848:	beq	29854 <__read_chk@plt+0x233d0>
   2984c:	mov	r0, r8
   29850:	bl	57ac <BN_free@plt>
   29854:	cmp	r7, #0
   29858:	beq	296f0 <__read_chk@plt+0x2326c>
   2985c:	b	297b8 <__read_chk@plt+0x23334>
   29860:	mvn	r7, #1
   29864:	b	297b8 <__read_chk@plt+0x23334>
   29868:	ldr	r1, [pc, #116]	; 298e4 <__read_chk@plt+0x23460>
   2986c:	mvn	r7, #21
   29870:	ldr	r0, [pc, #112]	; 298e8 <__read_chk@plt+0x23464>
   29874:	add	r1, pc, r1
   29878:	add	r0, pc, r0
   2987c:	add	r1, r1, #44	; 0x2c
   29880:	bl	40110 <__read_chk@plt+0x39c8c>
   29884:	b	2983c <__read_chk@plt+0x233b8>
   29888:	movw	r0, #715	; 0x2cb
   2988c:	b	297f8 <__read_chk@plt+0x23374>
   29890:	mov	r0, #716	; 0x2cc
   29894:	b	297f8 <__read_chk@plt+0x23374>
   29898:	mov	r0, r8
   2989c:	bl	5d40 <DSA_generate_key@plt>
   298a0:	cmp	r0, #0
   298a4:	strne	r8, [r4, #12]
   298a8:	bne	296f0 <__read_chk@plt+0x2326c>
   298ac:	b	297ac <__read_chk@plt+0x23328>
   298b0:	mvn	r7, #1
   298b4:	b	2983c <__read_chk@plt+0x233b8>
   298b8:	mvn	r7, #9
   298bc:	b	297b8 <__read_chk@plt+0x23334>
   298c0:	mvn	r0, #9
   298c4:	b	296fc <__read_chk@plt+0x23278>
   298c8:	mov	r1, r0
   298cc:	mov	r0, r7
   298d0:	bl	54c4 <EC_KEY_set_asn1_flag@plt>
   298d4:	str	r7, [r4, #20]
   298d8:	b	296f0 <__read_chk@plt+0x2326c>
   298dc:	mvn	r0, #1
   298e0:	b	296fc <__read_chk@plt+0x23278>
   298e4:			; <UNDEFINED> instruction: 0x0005dfbc
   298e8:	andeq	lr, r5, r4, asr #1
   298ec:	push	{r3, r4, r5, r6, r7, lr}
   298f0:	mov	r5, r0
   298f4:	mov	r3, #0
   298f8:	str	r3, [r1]
   298fc:	ldr	r0, [r0]
   29900:	mov	r7, r1
   29904:	cmp	r0, #8
   29908:	addls	pc, pc, r0, lsl #2
   2990c:	b	29b38 <__read_chk@plt+0x236b4>
   29910:	b	29ab8 <__read_chk@plt+0x23634>
   29914:	b	29ab8 <__read_chk@plt+0x23634>
   29918:	b	29a2c <__read_chk@plt+0x235a8>
   2991c:	b	299d4 <__read_chk@plt+0x23550>
   29920:	b	29934 <__read_chk@plt+0x234b0>
   29924:	b	29ab8 <__read_chk@plt+0x23634>
   29928:	b	29a2c <__read_chk@plt+0x235a8>
   2992c:	b	299d4 <__read_chk@plt+0x23550>
   29930:	b	29934 <__read_chk@plt+0x234b0>
   29934:	bl	28098 <__read_chk@plt+0x21c14>
   29938:	subs	r6, r0, #0
   2993c:	beq	29ab0 <__read_chk@plt+0x2362c>
   29940:	ldr	r3, [r5, #28]
   29944:	cmp	r3, #0
   29948:	beq	29990 <__read_chk@plt+0x2350c>
   2994c:	mov	r0, #32
   29950:	bl	6070 <malloc@plt>
   29954:	cmp	r0, #0
   29958:	str	r0, [r6, #28]
   2995c:	beq	29aa8 <__read_chk@plt+0x23624>
   29960:	ldr	r4, [r5, #28]
   29964:	mov	ip, r0
   29968:	ldr	r1, [r4, #4]
   2996c:	ldr	r0, [r4]
   29970:	ldr	r2, [r4, #8]
   29974:	ldr	r3, [r4, #12]
   29978:	stmia	ip!, {r0, r1, r2, r3}
   2997c:	ldr	r0, [r4, #16]
   29980:	ldr	r1, [r4, #20]
   29984:	ldr	r2, [r4, #24]
   29988:	ldr	r3, [r4, #28]
   2998c:	stmia	ip!, {r0, r1, r2, r3}
   29990:	ldr	ip, [r5]
   29994:	cmp	ip, #4
   29998:	beq	29b00 <__read_chk@plt+0x2367c>
   2999c:	ldr	r3, [pc, #412]	; 29b40 <__read_chk@plt+0x236bc>
   299a0:	add	r3, pc, r3
   299a4:	add	r3, r3, #24
   299a8:	b	299b4 <__read_chk@plt+0x23530>
   299ac:	cmp	ip, r2
   299b0:	beq	29b08 <__read_chk@plt+0x23684>
   299b4:	ldr	r2, [r3, #8]
   299b8:	mov	r4, r3
   299bc:	add	r3, r3, #24
   299c0:	cmn	r2, #1
   299c4:	bne	299ac <__read_chk@plt+0x23528>
   299c8:	str	r6, [r7]
   299cc:	mov	r0, #0
   299d0:	pop	{r3, r4, r5, r6, r7, pc}
   299d4:	bl	28098 <__read_chk@plt+0x21c14>
   299d8:	subs	r6, r0, #0
   299dc:	beq	29ab0 <__read_chk@plt+0x2362c>
   299e0:	ldr	r3, [r5, #16]
   299e4:	str	r3, [r6, #16]
   299e8:	ldr	r0, [r5, #16]
   299ec:	bl	61c0 <EC_KEY_new_by_curve_name@plt>
   299f0:	cmp	r0, #0
   299f4:	mov	r4, r0
   299f8:	str	r0, [r6, #20]
   299fc:	beq	29aa8 <__read_chk@plt+0x23624>
   29a00:	ldr	r0, [r5, #20]
   29a04:	bl	57a0 <EC_KEY_get0_public_key@plt>
   29a08:	mov	r1, r0
   29a0c:	mov	r0, r4
   29a10:	bl	5620 <EC_KEY_set_public_key@plt>
   29a14:	cmp	r0, #1
   29a18:	beq	29990 <__read_chk@plt+0x2350c>
   29a1c:	mov	r0, r6
   29a20:	bl	27e40 <__read_chk@plt+0x219bc>
   29a24:	mvn	r0, #21
   29a28:	pop	{r3, r4, r5, r6, r7, pc}
   29a2c:	bl	28098 <__read_chk@plt+0x21c14>
   29a30:	subs	r6, r0, #0
   29a34:	beq	29ab0 <__read_chk@plt+0x2362c>
   29a38:	ldr	r2, [r6, #12]
   29a3c:	ldr	r3, [r5, #12]
   29a40:	ldr	r0, [r2, #12]
   29a44:	ldr	r1, [r3, #12]
   29a48:	bl	634c <BN_copy@plt>
   29a4c:	cmp	r0, #0
   29a50:	beq	29aa8 <__read_chk@plt+0x23624>
   29a54:	ldr	r2, [r6, #12]
   29a58:	ldr	r3, [r5, #12]
   29a5c:	ldr	r0, [r2, #16]
   29a60:	ldr	r1, [r3, #16]
   29a64:	bl	634c <BN_copy@plt>
   29a68:	cmp	r0, #0
   29a6c:	beq	29aa8 <__read_chk@plt+0x23624>
   29a70:	ldr	r2, [r6, #12]
   29a74:	ldr	r3, [r5, #12]
   29a78:	ldr	r0, [r2, #20]
   29a7c:	ldr	r1, [r3, #20]
   29a80:	bl	634c <BN_copy@plt>
   29a84:	cmp	r0, #0
   29a88:	beq	29aa8 <__read_chk@plt+0x23624>
   29a8c:	ldr	r2, [r6, #12]
   29a90:	ldr	r3, [r5, #12]
   29a94:	ldr	r0, [r2, #24]
   29a98:	ldr	r1, [r3, #24]
   29a9c:	bl	634c <BN_copy@plt>
   29aa0:	cmp	r0, #0
   29aa4:	bne	29990 <__read_chk@plt+0x2350c>
   29aa8:	mov	r0, r6
   29aac:	bl	27e40 <__read_chk@plt+0x219bc>
   29ab0:	mvn	r0, #1
   29ab4:	pop	{r3, r4, r5, r6, r7, pc}
   29ab8:	bl	28098 <__read_chk@plt+0x21c14>
   29abc:	subs	r6, r0, #0
   29ac0:	beq	29ab0 <__read_chk@plt+0x2362c>
   29ac4:	ldr	r2, [r6, #8]
   29ac8:	ldr	r3, [r5, #8]
   29acc:	ldr	r0, [r2, #16]
   29ad0:	ldr	r1, [r3, #16]
   29ad4:	bl	634c <BN_copy@plt>
   29ad8:	cmp	r0, #0
   29adc:	beq	29aa8 <__read_chk@plt+0x23624>
   29ae0:	ldr	r2, [r6, #8]
   29ae4:	ldr	r3, [r5, #8]
   29ae8:	ldr	r0, [r2, #20]
   29aec:	ldr	r1, [r3, #20]
   29af0:	bl	634c <BN_copy@plt>
   29af4:	cmp	r0, #0
   29af8:	bne	29990 <__read_chk@plt+0x2350c>
   29afc:	b	29aa8 <__read_chk@plt+0x23624>
   29b00:	ldr	r4, [pc, #60]	; 29b44 <__read_chk@plt+0x236c0>
   29b04:	add	r4, pc, r4
   29b08:	ldr	r3, [r4, #16]
   29b0c:	cmp	r3, #0
   29b10:	beq	299c8 <__read_chk@plt+0x23544>
   29b14:	mov	r0, r5
   29b18:	mov	r1, r6
   29b1c:	bl	29b48 <__read_chk@plt+0x236c4>
   29b20:	subs	r4, r0, #0
   29b24:	beq	299c8 <__read_chk@plt+0x23544>
   29b28:	mov	r0, r6
   29b2c:	bl	27e40 <__read_chk@plt+0x219bc>
   29b30:	mov	r0, r4
   29b34:	pop	{r3, r4, r5, r6, r7, pc}
   29b38:	mvn	r0, #13
   29b3c:	pop	{r3, r4, r5, r6, r7, pc}
   29b40:	andeq	r5, r9, r0, lsr #31
   29b44:	andeq	r5, r9, ip, lsr lr
   29b48:	push	{r3, r4, r5, r6, r7, lr}
   29b4c:	mov	r4, r0
   29b50:	ldr	r0, [r1, #32]
   29b54:	mov	r6, r1
   29b58:	cmp	r0, #0
   29b5c:	beq	29b6c <__read_chk@plt+0x236e8>
   29b60:	bl	27fa8 <__read_chk@plt+0x21b24>
   29b64:	mov	r3, #0
   29b68:	str	r3, [r6, #32]
   29b6c:	ldr	r5, [r4, #32]
   29b70:	cmp	r5, #0
   29b74:	beq	29cb0 <__read_chk@plt+0x2382c>
   29b78:	bl	28028 <__read_chk@plt+0x21ba4>
   29b7c:	cmp	r0, #0
   29b80:	mov	r4, r0
   29b84:	str	r0, [r6, #32]
   29b88:	beq	29ca8 <__read_chk@plt+0x23824>
   29b8c:	ldr	r0, [r0]
   29b90:	ldr	r1, [r5]
   29b94:	bl	2e8ac <__read_chk@plt+0x28428>
   29b98:	cmp	r0, #0
   29b9c:	popne	{r3, r4, r5, r6, r7, pc}
   29ba0:	ldr	r0, [r4, #48]	; 0x30
   29ba4:	ldr	r1, [r5, #48]	; 0x30
   29ba8:	bl	2e8ac <__read_chk@plt+0x28428>
   29bac:	cmp	r0, #0
   29bb0:	popne	{r3, r4, r5, r6, r7, pc}
   29bb4:	ldr	r0, [r4, #52]	; 0x34
   29bb8:	ldr	r1, [r5, #52]	; 0x34
   29bbc:	bl	2e8ac <__read_chk@plt+0x28428>
   29bc0:	cmp	r0, #0
   29bc4:	popne	{r3, r4, r5, r6, r7, pc}
   29bc8:	ldrd	r2, [r5, #8]
   29bcc:	strd	r2, [r4, #8]
   29bd0:	ldr	r3, [r5, #4]
   29bd4:	str	r3, [r4, #4]
   29bd8:	ldr	r0, [r5, #16]
   29bdc:	cmp	r0, #0
   29be0:	streq	r0, [r4, #16]
   29be4:	beq	29bf8 <__read_chk@plt+0x23774>
   29be8:	bl	5a10 <__strdup@plt>
   29bec:	cmp	r0, #0
   29bf0:	str	r0, [r4, #16]
   29bf4:	beq	29ca8 <__read_chk@plt+0x23824>
   29bf8:	ldrd	r2, [r5, #32]
   29bfc:	strd	r2, [r4, #32]
   29c00:	ldrd	r2, [r5, #40]	; 0x28
   29c04:	strd	r2, [r4, #40]	; 0x28
   29c08:	ldr	r0, [r5, #56]	; 0x38
   29c0c:	cmp	r0, #0
   29c10:	streq	r0, [r4, #56]	; 0x38
   29c14:	beq	29c28 <__read_chk@plt+0x237a4>
   29c18:	add	r1, r4, #56	; 0x38
   29c1c:	bl	298ec <__read_chk@plt+0x23468>
   29c20:	cmp	r0, #0
   29c24:	popne	{r3, r4, r5, r6, r7, pc}
   29c28:	ldr	r0, [r5, #20]
   29c2c:	cmp	r0, #256	; 0x100
   29c30:	bhi	29cb0 <__read_chk@plt+0x2382c>
   29c34:	cmp	r0, #0
   29c38:	bne	29c48 <__read_chk@plt+0x237c4>
   29c3c:	str	r0, [r4, #20]
   29c40:	mov	r0, #0
   29c44:	pop	{r3, r4, r5, r6, r7, pc}
   29c48:	mov	r1, #4
   29c4c:	bl	5f80 <calloc@plt>
   29c50:	cmp	r0, #0
   29c54:	str	r0, [r4, #24]
   29c58:	beq	29ca8 <__read_chk@plt+0x23824>
   29c5c:	ldr	r3, [r5, #20]
   29c60:	cmp	r3, #0
   29c64:	beq	29cb8 <__read_chk@plt+0x23834>
   29c68:	mov	r7, r0
   29c6c:	mov	r6, #0
   29c70:	b	29c84 <__read_chk@plt+0x23800>
   29c74:	ldr	r3, [r5, #20]
   29c78:	add	r6, r6, #1
   29c7c:	cmp	r3, r6
   29c80:	bls	29cb8 <__read_chk@plt+0x23834>
   29c84:	ldr	r3, [r5, #24]
   29c88:	ldr	r0, [r3, r6, lsl #2]
   29c8c:	bl	5a10 <__strdup@plt>
   29c90:	str	r0, [r7, r6, lsl #2]
   29c94:	ldr	r7, [r4, #24]
   29c98:	ldr	r3, [r7, r6, lsl #2]
   29c9c:	cmp	r3, #0
   29ca0:	bne	29c74 <__read_chk@plt+0x237f0>
   29ca4:	str	r6, [r4, #20]
   29ca8:	mvn	r0, #1
   29cac:	pop	{r3, r4, r5, r6, r7, pc}
   29cb0:	mvn	r0, #9
   29cb4:	pop	{r3, r4, r5, r6, r7, pc}
   29cb8:	mov	r0, r3
   29cbc:	b	29c3c <__read_chk@plt+0x237b8>
   29cc0:	cmp	r1, #0
   29cc4:	push	{r4, r5, r6}
   29cc8:	movne	ip, #0
   29ccc:	ldr	r4, [sp, #12]
   29cd0:	strne	ip, [r1]
   29cd4:	cmp	r2, #0
   29cd8:	ldr	r6, [sp, #16]
   29cdc:	movne	ip, #0
   29ce0:	strne	ip, [r2]
   29ce4:	cmp	r4, #1048576	; 0x100000
   29ce8:	ldr	r5, [sp, #20]
   29cec:	bhi	29d64 <__read_chk@plt+0x238e0>
   29cf0:	ldr	ip, [r0]
   29cf4:	sub	ip, ip, #1
   29cf8:	cmp	ip, #7
   29cfc:	addls	pc, pc, ip, lsl #2
   29d00:	b	29d70 <__read_chk@plt+0x238ec>
   29d04:	b	29d34 <__read_chk@plt+0x238b0>
   29d08:	b	29d44 <__read_chk@plt+0x238c0>
   29d0c:	b	29d54 <__read_chk@plt+0x238d0>
   29d10:	b	29d24 <__read_chk@plt+0x238a0>
   29d14:	b	29d34 <__read_chk@plt+0x238b0>
   29d18:	b	29d44 <__read_chk@plt+0x238c0>
   29d1c:	b	29d54 <__read_chk@plt+0x238d0>
   29d20:	b	29d24 <__read_chk@plt+0x238a0>
   29d24:	str	r4, [sp, #12]
   29d28:	str	r5, [sp, #16]
   29d2c:	pop	{r4, r5, r6}
   29d30:	b	565fc <__read_chk@plt+0x50178>
   29d34:	str	r4, [sp, #12]
   29d38:	str	r6, [sp, #16]
   29d3c:	pop	{r4, r5, r6}
   29d40:	b	4fc3c <__read_chk@plt+0x497b8>
   29d44:	str	r4, [sp, #12]
   29d48:	str	r5, [sp, #16]
   29d4c:	pop	{r4, r5, r6}
   29d50:	b	4f1b0 <__read_chk@plt+0x48d2c>
   29d54:	str	r4, [sp, #12]
   29d58:	str	r5, [sp, #16]
   29d5c:	pop	{r4, r5, r6}
   29d60:	b	4f720 <__read_chk@plt+0x4929c>
   29d64:	mvn	r0, #9
   29d68:	pop	{r4, r5, r6}
   29d6c:	bx	lr
   29d70:	mvn	r0, #13
   29d74:	b	29d68 <__read_chk@plt+0x238e4>
   29d78:	push	{r4, r5}
   29d7c:	ldr	r4, [sp, #8]
   29d80:	ldr	r5, [sp, #12]
   29d84:	cmp	r4, #1048576	; 0x100000
   29d88:	movls	ip, #0
   29d8c:	movhi	ip, #1
   29d90:	cmp	r2, #0
   29d94:	orreq	ip, ip, #1
   29d98:	cmp	ip, #0
   29d9c:	bne	29e10 <__read_chk@plt+0x2398c>
   29da0:	ldr	ip, [r0]
   29da4:	sub	ip, ip, #1
   29da8:	cmp	ip, #7
   29dac:	addls	pc, pc, ip, lsl #2
   29db0:	b	29e1c <__read_chk@plt+0x23998>
   29db4:	b	29de4 <__read_chk@plt+0x23960>
   29db8:	b	29df0 <__read_chk@plt+0x2396c>
   29dbc:	b	29e00 <__read_chk@plt+0x2397c>
   29dc0:	b	29dd4 <__read_chk@plt+0x23950>
   29dc4:	b	29de4 <__read_chk@plt+0x23960>
   29dc8:	b	29df0 <__read_chk@plt+0x2396c>
   29dcc:	b	29e00 <__read_chk@plt+0x2397c>
   29dd0:	b	29dd4 <__read_chk@plt+0x23950>
   29dd4:	str	r4, [sp, #8]
   29dd8:	str	r5, [sp, #12]
   29ddc:	pop	{r4, r5}
   29de0:	b	567d4 <__read_chk@plt+0x50350>
   29de4:	str	r4, [sp, #8]
   29de8:	pop	{r4, r5}
   29dec:	b	4ff3c <__read_chk@plt+0x49ab8>
   29df0:	str	r4, [sp, #8]
   29df4:	str	r5, [sp, #12]
   29df8:	pop	{r4, r5}
   29dfc:	b	4f468 <__read_chk@plt+0x48fe4>
   29e00:	str	r4, [sp, #8]
   29e04:	str	r5, [sp, #12]
   29e08:	pop	{r4, r5}
   29e0c:	b	4f960 <__read_chk@plt+0x494dc>
   29e10:	mvn	r0, #9
   29e14:	pop	{r4, r5}
   29e18:	bx	lr
   29e1c:	mvn	r0, #13
   29e20:	b	29e14 <__read_chk@plt+0x23990>
   29e24:	push	{r3, r4, r5, r6, r7, lr}
   29e28:	mov	r7, r1
   29e2c:	mov	r6, r0
   29e30:	mov	r5, #0
   29e34:	mov	r0, #1
   29e38:	str	r5, [r1]
   29e3c:	mov	r1, #36	; 0x24
   29e40:	bl	5f80 <calloc@plt>
   29e44:	subs	r4, r0, #0
   29e48:	beq	2a070 <__read_chk@plt+0x23bec>
   29e4c:	ldr	r3, [r6]
   29e50:	str	r3, [r4]
   29e54:	ldr	r2, [r6, #4]
   29e58:	str	r2, [r4, #4]
   29e5c:	ldr	r0, [r6, #16]
   29e60:	str	r5, [r4, #12]
   29e64:	str	r5, [r4, #20]
   29e68:	str	r0, [r4, #16]
   29e6c:	str	r5, [r4, #8]
   29e70:	str	r5, [r4, #28]
   29e74:	str	r5, [r4, #24]
   29e78:	cmp	r3, #8
   29e7c:	addls	pc, pc, r3, lsl #2
   29e80:	b	2a078 <__read_chk@plt+0x23bf4>
   29e84:	b	29f2c <__read_chk@plt+0x23aa8>
   29e88:	b	29f2c <__read_chk@plt+0x23aa8>
   29e8c:	b	29f90 <__read_chk@plt+0x23b0c>
   29e90:	b	2a02c <__read_chk@plt+0x23ba8>
   29e94:	b	29ebc <__read_chk@plt+0x23a38>
   29e98:	b	29f18 <__read_chk@plt+0x23a94>
   29e9c:	b	29f7c <__read_chk@plt+0x23af8>
   29ea0:	b	2a014 <__read_chk@plt+0x23b90>
   29ea4:	b	29ea8 <__read_chk@plt+0x23a24>
   29ea8:	mov	r0, r6
   29eac:	mov	r1, r4
   29eb0:	bl	29b48 <__read_chk@plt+0x236c4>
   29eb4:	subs	r5, r0, #0
   29eb8:	bne	2a060 <__read_chk@plt+0x23bdc>
   29ebc:	ldr	r3, [r6, #28]
   29ec0:	cmp	r3, #0
   29ec4:	beq	29f0c <__read_chk@plt+0x23a88>
   29ec8:	mov	r0, #32
   29ecc:	bl	6070 <malloc@plt>
   29ed0:	cmp	r0, #0
   29ed4:	str	r0, [r4, #28]
   29ed8:	beq	29f74 <__read_chk@plt+0x23af0>
   29edc:	ldr	r5, [r6, #28]
   29ee0:	mov	ip, r0
   29ee4:	ldr	r1, [r5, #4]
   29ee8:	ldr	r0, [r5]
   29eec:	ldr	r2, [r5, #8]
   29ef0:	ldr	r3, [r5, #12]
   29ef4:	stmia	ip!, {r0, r1, r2, r3}
   29ef8:	ldr	r0, [r5, #16]
   29efc:	ldr	r1, [r5, #20]
   29f00:	ldr	r2, [r5, #24]
   29f04:	ldr	r3, [r5, #28]
   29f08:	stmia	ip!, {r0, r1, r2, r3}
   29f0c:	mov	r0, #0
   29f10:	str	r4, [r7]
   29f14:	pop	{r3, r4, r5, r6, r7, pc}
   29f18:	mov	r0, r6
   29f1c:	mov	r1, r4
   29f20:	bl	29b48 <__read_chk@plt+0x236c4>
   29f24:	subs	r5, r0, #0
   29f28:	bne	2a060 <__read_chk@plt+0x23bdc>
   29f2c:	bl	5b84 <RSA_new@plt>
   29f30:	cmp	r0, #0
   29f34:	mov	r5, r0
   29f38:	str	r0, [r4, #8]
   29f3c:	beq	29f74 <__read_chk@plt+0x23af0>
   29f40:	ldr	r3, [r6, #8]
   29f44:	ldr	r0, [r3, #20]
   29f48:	bl	55fc <BN_dup@plt>
   29f4c:	cmp	r0, #0
   29f50:	str	r0, [r5, #20]
   29f54:	beq	29f74 <__read_chk@plt+0x23af0>
   29f58:	ldr	r3, [r6, #8]
   29f5c:	ldr	r5, [r4, #8]
   29f60:	ldr	r0, [r3, #16]
   29f64:	bl	55fc <BN_dup@plt>
   29f68:	cmp	r0, #0
   29f6c:	str	r0, [r5, #16]
   29f70:	bne	29f0c <__read_chk@plt+0x23a88>
   29f74:	mvn	r5, #1
   29f78:	b	2a060 <__read_chk@plt+0x23bdc>
   29f7c:	mov	r0, r6
   29f80:	mov	r1, r4
   29f84:	bl	29b48 <__read_chk@plt+0x236c4>
   29f88:	subs	r5, r0, #0
   29f8c:	bne	2a060 <__read_chk@plt+0x23bdc>
   29f90:	bl	6370 <DSA_new@plt>
   29f94:	cmp	r0, #0
   29f98:	mov	r5, r0
   29f9c:	str	r0, [r4, #12]
   29fa0:	beq	29f74 <__read_chk@plt+0x23af0>
   29fa4:	ldr	r3, [r6, #12]
   29fa8:	ldr	r0, [r3, #12]
   29fac:	bl	55fc <BN_dup@plt>
   29fb0:	cmp	r0, #0
   29fb4:	str	r0, [r5, #12]
   29fb8:	beq	29f74 <__read_chk@plt+0x23af0>
   29fbc:	ldr	r3, [r6, #12]
   29fc0:	ldr	r5, [r4, #12]
   29fc4:	ldr	r0, [r3, #16]
   29fc8:	bl	55fc <BN_dup@plt>
   29fcc:	cmp	r0, #0
   29fd0:	str	r0, [r5, #16]
   29fd4:	beq	29f74 <__read_chk@plt+0x23af0>
   29fd8:	ldr	r3, [r6, #12]
   29fdc:	ldr	r5, [r4, #12]
   29fe0:	ldr	r0, [r3, #20]
   29fe4:	bl	55fc <BN_dup@plt>
   29fe8:	cmp	r0, #0
   29fec:	str	r0, [r5, #20]
   29ff0:	beq	29f74 <__read_chk@plt+0x23af0>
   29ff4:	ldr	r3, [r6, #12]
   29ff8:	ldr	r5, [r4, #12]
   29ffc:	ldr	r0, [r3, #24]
   2a000:	bl	55fc <BN_dup@plt>
   2a004:	cmp	r0, #0
   2a008:	str	r0, [r5, #24]
   2a00c:	bne	29f0c <__read_chk@plt+0x23a88>
   2a010:	b	29f74 <__read_chk@plt+0x23af0>
   2a014:	mov	r0, r6
   2a018:	mov	r1, r4
   2a01c:	bl	29b48 <__read_chk@plt+0x236c4>
   2a020:	subs	r5, r0, #0
   2a024:	bne	2a060 <__read_chk@plt+0x23bdc>
   2a028:	ldr	r0, [r4, #16]
   2a02c:	bl	61c0 <EC_KEY_new_by_curve_name@plt>
   2a030:	cmp	r0, #0
   2a034:	mov	r5, r0
   2a038:	str	r0, [r4, #20]
   2a03c:	beq	29f74 <__read_chk@plt+0x23af0>
   2a040:	ldr	r0, [r6, #20]
   2a044:	bl	57a0 <EC_KEY_get0_public_key@plt>
   2a048:	mov	r1, r0
   2a04c:	mov	r0, r5
   2a050:	bl	5620 <EC_KEY_set_public_key@plt>
   2a054:	cmp	r0, #1
   2a058:	mvnne	r5, #21
   2a05c:	beq	29f0c <__read_chk@plt+0x23a88>
   2a060:	mov	r0, r4
   2a064:	bl	27e40 <__read_chk@plt+0x219bc>
   2a068:	mov	r0, r5
   2a06c:	pop	{r3, r4, r5, r6, r7, pc}
   2a070:	mvn	r0, #1
   2a074:	pop	{r3, r4, r5, r6, r7, pc}
   2a078:	mvn	r5, #13
   2a07c:	b	2a060 <__read_chk@plt+0x23bdc>
   2a080:	push	{r3, r4, r5, lr}
   2a084:	mov	r4, r0
   2a088:	ldr	r3, [r0]
   2a08c:	sub	r3, r3, #1
   2a090:	cmp	r3, #3
   2a094:	addls	pc, pc, r3, lsl #2
   2a098:	b	2a0ec <__read_chk@plt+0x23c68>
   2a09c:	b	2a0cc <__read_chk@plt+0x23c48>
   2a0a0:	b	2a0ac <__read_chk@plt+0x23c28>
   2a0a4:	b	2a0dc <__read_chk@plt+0x23c58>
   2a0a8:	b	2a0d4 <__read_chk@plt+0x23c50>
   2a0ac:	mov	r5, #6
   2a0b0:	bl	28028 <__read_chk@plt+0x21ba4>
   2a0b4:	cmp	r0, #0
   2a0b8:	str	r0, [r4, #32]
   2a0bc:	beq	2a0e4 <__read_chk@plt+0x23c60>
   2a0c0:	str	r5, [r4]
   2a0c4:	mov	r0, #0
   2a0c8:	pop	{r3, r4, r5, pc}
   2a0cc:	mov	r5, #5
   2a0d0:	b	2a0b0 <__read_chk@plt+0x23c2c>
   2a0d4:	mov	r5, #8
   2a0d8:	b	2a0b0 <__read_chk@plt+0x23c2c>
   2a0dc:	mov	r5, #7
   2a0e0:	b	2a0b0 <__read_chk@plt+0x23c2c>
   2a0e4:	mvn	r0, #1
   2a0e8:	pop	{r3, r4, r5, pc}
   2a0ec:	mvn	r0, #9
   2a0f0:	pop	{r3, r4, r5, pc}
   2a0f4:	push	{r4, lr}
   2a0f8:	mov	r4, r0
   2a0fc:	ldr	r1, [r0]
   2a100:	ldr	r3, [pc, #164]	; 2a1ac <__read_chk@plt+0x23d28>
   2a104:	cmp	r1, #4
   2a108:	add	r3, pc, r3
   2a10c:	add	r3, r3, #24
   2a110:	bne	2a120 <__read_chk@plt+0x23c9c>
   2a114:	b	2a13c <__read_chk@plt+0x23cb8>
   2a118:	cmp	r1, r2
   2a11c:	beq	2a144 <__read_chk@plt+0x23cc0>
   2a120:	ldr	r2, [r3, #8]
   2a124:	mov	ip, r3
   2a128:	add	r3, r3, #24
   2a12c:	cmn	r2, #1
   2a130:	bne	2a118 <__read_chk@plt+0x23c94>
   2a134:	mvn	r0, #13
   2a138:	pop	{r4, pc}
   2a13c:	ldr	ip, [pc, #108]	; 2a1b0 <__read_chk@plt+0x23d2c>
   2a140:	add	ip, pc, ip
   2a144:	ldr	r3, [ip, #16]
   2a148:	cmp	r3, #0
   2a14c:	beq	2a134 <__read_chk@plt+0x23cb0>
   2a150:	ldr	r0, [r4, #32]
   2a154:	bl	27fa8 <__read_chk@plt+0x21b24>
   2a158:	ldr	r3, [r4]
   2a15c:	mov	r2, #0
   2a160:	str	r2, [r4, #32]
   2a164:	sub	r2, r3, #5
   2a168:	cmp	r2, #3
   2a16c:	addls	pc, pc, r2, lsl #2
   2a170:	b	2a188 <__read_chk@plt+0x23d04>
   2a174:	b	2a1a4 <__read_chk@plt+0x23d20>
   2a178:	b	2a184 <__read_chk@plt+0x23d00>
   2a17c:	b	2a19c <__read_chk@plt+0x23d18>
   2a180:	b	2a194 <__read_chk@plt+0x23d10>
   2a184:	mov	r3, #2
   2a188:	str	r3, [r4]
   2a18c:	mov	r0, #0
   2a190:	pop	{r4, pc}
   2a194:	mov	r3, #4
   2a198:	b	2a188 <__read_chk@plt+0x23d04>
   2a19c:	mov	r3, #3
   2a1a0:	b	2a188 <__read_chk@plt+0x23d04>
   2a1a4:	mov	r3, #1
   2a1a8:	b	2a188 <__read_chk@plt+0x23d04>
   2a1ac:	andeq	r5, r9, r8, lsr r8
   2a1b0:	andeq	r5, r9, r0, lsl #16
   2a1b4:	ldr	r3, [pc, #1232]	; 2a68c <__read_chk@plt+0x24208>
   2a1b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a1bc:	add	r3, pc, r3
   2a1c0:	subs	r7, r0, #0
   2a1c4:	ldr	r0, [pc, #1220]	; 2a690 <__read_chk@plt+0x2420c>
   2a1c8:	mov	r6, r2
   2a1cc:	mov	r2, r3
   2a1d0:	sub	sp, sp, #76	; 0x4c
   2a1d4:	mov	r3, #0
   2a1d8:	ldr	r5, [r2, r0]
   2a1dc:	mov	r4, r1
   2a1e0:	str	r3, [sp, #20]
   2a1e4:	str	r3, [sp, #24]
   2a1e8:	ldr	r3, [r5]
   2a1ec:	str	r3, [sp, #68]	; 0x44
   2a1f0:	beq	2a654 <__read_chk@plt+0x241d0>
   2a1f4:	ldr	r3, [r7, #32]
   2a1f8:	cmp	r3, #0
   2a1fc:	beq	2a654 <__read_chk@plt+0x241d0>
   2a200:	ldr	r3, [r3]
   2a204:	cmp	r3, #0
   2a208:	beq	2a654 <__read_chk@plt+0x241d0>
   2a20c:	cmp	r1, #0
   2a210:	beq	2a654 <__read_chk@plt+0x241d0>
   2a214:	ldr	r2, [r7]
   2a218:	ldr	r3, [pc, #1140]	; 2a694 <__read_chk@plt+0x24210>
   2a21c:	cmp	r2, #4
   2a220:	add	r3, pc, r3
   2a224:	add	r3, r3, #24
   2a228:	bne	2a23c <__read_chk@plt+0x23db8>
   2a22c:	b	2a268 <__read_chk@plt+0x23de4>
   2a230:	cmp	r2, ip
   2a234:	add	r3, r3, #24
   2a238:	beq	2a270 <__read_chk@plt+0x23dec>
   2a23c:	ldr	ip, [r3, #8]
   2a240:	mov	r1, r3
   2a244:	cmn	ip, #1
   2a248:	bne	2a230 <__read_chk@plt+0x23dac>
   2a24c:	mvn	r0, #13
   2a250:	ldr	r2, [sp, #68]	; 0x44
   2a254:	ldr	r3, [r5]
   2a258:	cmp	r2, r3
   2a25c:	bne	2a680 <__read_chk@plt+0x241fc>
   2a260:	add	sp, sp, #76	; 0x4c
   2a264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a268:	ldr	r1, [pc, #1064]	; 2a698 <__read_chk@plt+0x24214>
   2a26c:	add	r1, pc, r1
   2a270:	ldr	r3, [r1, #16]
   2a274:	cmp	r3, #0
   2a278:	beq	2a24c <__read_chk@plt+0x23dc8>
   2a27c:	ldr	r3, [r4]
   2a280:	sub	r3, r3, #1
   2a284:	cmp	r3, #3
   2a288:	bls	2a294 <__read_chk@plt+0x23e10>
   2a28c:	mvn	r0, #18
   2a290:	b	2a250 <__read_chk@plt+0x23dcc>
   2a294:	mov	r0, r4
   2a298:	add	r1, sp, #20
   2a29c:	add	r2, sp, #28
   2a2a0:	mov	r3, #0
   2a2a4:	bl	2713c <__read_chk@plt+0x20cb8>
   2a2a8:	cmp	r0, #0
   2a2ac:	bne	2a28c <__read_chk@plt+0x23e08>
   2a2b0:	ldr	r3, [r7, #32]
   2a2b4:	ldr	r8, [r3]
   2a2b8:	mov	r0, r8
   2a2bc:	bl	2634c <__read_chk@plt+0x1fec8>
   2a2c0:	ldr	r3, [pc, #980]	; 2a69c <__read_chk@plt+0x24218>
   2a2c4:	ldr	lr, [r7]
   2a2c8:	mov	ip, #4
   2a2cc:	ldr	r1, [r7, #16]
   2a2d0:	add	r3, pc, r3
   2a2d4:	b	2a2e8 <__read_chk@plt+0x23e64>
   2a2d8:	add	r3, r3, #24
   2a2dc:	ldr	ip, [r3, #8]
   2a2e0:	cmn	ip, #1
   2a2e4:	beq	2a344 <__read_chk@plt+0x23ec0>
   2a2e8:	cmp	lr, ip
   2a2ec:	bne	2a2d8 <__read_chk@plt+0x23e54>
   2a2f0:	ldr	r2, [r3, #12]
   2a2f4:	cmp	r2, #0
   2a2f8:	beq	2a304 <__read_chk@plt+0x23e80>
   2a2fc:	cmp	r1, r2
   2a300:	bne	2a2d8 <__read_chk@plt+0x23e54>
   2a304:	ldr	r1, [r3]
   2a308:	mov	r0, r8
   2a30c:	bl	2ed04 <__read_chk@plt+0x28880>
   2a310:	subs	r9, r0, #0
   2a314:	beq	2a35c <__read_chk@plt+0x23ed8>
   2a318:	mov	sl, #0
   2a31c:	mov	r0, r8
   2a320:	bl	2634c <__read_chk@plt+0x1fec8>
   2a324:	ldr	r0, [sp, #24]
   2a328:	bl	55a8 <free@plt>
   2a32c:	ldr	r0, [sp, #20]
   2a330:	bl	55a8 <free@plt>
   2a334:	mov	r0, sl
   2a338:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2a33c:	mov	r0, r9
   2a340:	b	2a250 <__read_chk@plt+0x23dcc>
   2a344:	ldr	r1, [pc, #852]	; 2a6a0 <__read_chk@plt+0x2421c>
   2a348:	mov	r0, r8
   2a34c:	add	r1, pc, r1
   2a350:	bl	2ed04 <__read_chk@plt+0x28880>
   2a354:	subs	r9, r0, #0
   2a358:	bne	2a318 <__read_chk@plt+0x23e94>
   2a35c:	add	r9, sp, #36	; 0x24
   2a360:	mov	r1, #32
   2a364:	mov	r0, r9
   2a368:	bl	74550 <__read_chk@plt+0x6e0cc>
   2a36c:	mov	r1, r9
   2a370:	mov	r0, r8
   2a374:	mov	r2, #32
   2a378:	bl	2ec40 <__read_chk@plt+0x287bc>
   2a37c:	subs	r9, r0, #0
   2a380:	bne	2a318 <__read_chk@plt+0x23e94>
   2a384:	ldr	r3, [r7]
   2a388:	sub	r3, r3, #5
   2a38c:	cmp	r3, #3
   2a390:	addls	pc, pc, r3, lsl #2
   2a394:	b	2a674 <__read_chk@plt+0x241f0>
   2a398:	b	2a620 <__read_chk@plt+0x2419c>
   2a39c:	b	2a5bc <__read_chk@plt+0x24138>
   2a3a0:	b	2a550 <__read_chk@plt+0x240cc>
   2a3a4:	b	2a3a8 <__read_chk@plt+0x23f24>
   2a3a8:	mov	r0, r8
   2a3ac:	ldr	r1, [r7, #28]
   2a3b0:	mov	r2, #32
   2a3b4:	bl	2ec40 <__read_chk@plt+0x287bc>
   2a3b8:	subs	r9, r0, #0
   2a3bc:	bne	2a318 <__read_chk@plt+0x23e94>
   2a3c0:	ldr	r3, [r7, #32]
   2a3c4:	mov	r0, r8
   2a3c8:	ldrd	r2, [r3, #8]
   2a3cc:	bl	2ea28 <__read_chk@plt+0x285a4>
   2a3d0:	subs	r9, r0, #0
   2a3d4:	bne	2a318 <__read_chk@plt+0x23e94>
   2a3d8:	ldr	r3, [r7, #32]
   2a3dc:	mov	r0, r8
   2a3e0:	ldr	r1, [r3, #4]
   2a3e4:	bl	2eadc <__read_chk@plt+0x28658>
   2a3e8:	subs	r9, r0, #0
   2a3ec:	bne	2a318 <__read_chk@plt+0x23e94>
   2a3f0:	ldr	r3, [r7, #32]
   2a3f4:	mov	r0, r8
   2a3f8:	ldr	r1, [r3, #16]
   2a3fc:	bl	2ed04 <__read_chk@plt+0x28880>
   2a400:	subs	r9, r0, #0
   2a404:	bne	2a318 <__read_chk@plt+0x23e94>
   2a408:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2a40c:	subs	sl, r0, #0
   2a410:	beq	2a684 <__read_chk@plt+0x24200>
   2a414:	ldr	r3, [r7, #32]
   2a418:	ldr	r2, [r3, #20]
   2a41c:	cmp	r2, #0
   2a420:	movne	fp, r9
   2a424:	beq	2a454 <__read_chk@plt+0x23fd0>
   2a428:	ldr	r3, [r3, #24]
   2a42c:	mov	r0, sl
   2a430:	ldr	r1, [r3, fp, lsl #2]
   2a434:	bl	2ed04 <__read_chk@plt+0x28880>
   2a438:	subs	r9, r0, #0
   2a43c:	bne	2a31c <__read_chk@plt+0x23e98>
   2a440:	ldr	r3, [r7, #32]
   2a444:	add	fp, fp, #1
   2a448:	ldr	r2, [r3, #20]
   2a44c:	cmp	r2, fp
   2a450:	bhi	2a428 <__read_chk@plt+0x23fa4>
   2a454:	mov	r0, r8
   2a458:	mov	r1, sl
   2a45c:	bl	2ed44 <__read_chk@plt+0x288c0>
   2a460:	subs	r9, r0, #0
   2a464:	bne	2a31c <__read_chk@plt+0x23e98>
   2a468:	ldr	r3, [r7, #32]
   2a46c:	mov	r0, r8
   2a470:	ldrd	r2, [r3, #32]
   2a474:	bl	2ea28 <__read_chk@plt+0x285a4>
   2a478:	subs	r9, r0, #0
   2a47c:	bne	2a31c <__read_chk@plt+0x23e98>
   2a480:	ldr	r3, [r7, #32]
   2a484:	mov	r0, r8
   2a488:	ldrd	r2, [r3, #40]	; 0x28
   2a48c:	bl	2ea28 <__read_chk@plt+0x285a4>
   2a490:	subs	r9, r0, #0
   2a494:	bne	2a31c <__read_chk@plt+0x23e98>
   2a498:	ldr	r3, [r7, #32]
   2a49c:	mov	r0, r8
   2a4a0:	ldr	r1, [r3, #48]	; 0x30
   2a4a4:	bl	2ed44 <__read_chk@plt+0x288c0>
   2a4a8:	subs	r9, r0, #0
   2a4ac:	bne	2a31c <__read_chk@plt+0x23e98>
   2a4b0:	ldr	r3, [r7, #32]
   2a4b4:	mov	r0, r8
   2a4b8:	ldr	r1, [r3, #52]	; 0x34
   2a4bc:	bl	2ed44 <__read_chk@plt+0x288c0>
   2a4c0:	subs	r9, r0, #0
   2a4c4:	bne	2a31c <__read_chk@plt+0x23e98>
   2a4c8:	mov	r1, r9
   2a4cc:	mov	r2, r9
   2a4d0:	mov	r0, r8
   2a4d4:	bl	2ec40 <__read_chk@plt+0x287bc>
   2a4d8:	subs	r9, r0, #0
   2a4dc:	bne	2a31c <__read_chk@plt+0x23e98>
   2a4e0:	mov	r0, r8
   2a4e4:	ldr	r1, [sp, #20]
   2a4e8:	ldr	r2, [sp, #28]
   2a4ec:	bl	2ec40 <__read_chk@plt+0x287bc>
   2a4f0:	subs	r9, r0, #0
   2a4f4:	bne	2a31c <__read_chk@plt+0x23e98>
   2a4f8:	mov	r0, r8
   2a4fc:	bl	26778 <__read_chk@plt+0x202f4>
   2a500:	mov	r7, r0
   2a504:	mov	r0, r8
   2a508:	bl	265d8 <__read_chk@plt+0x20154>
   2a50c:	str	r9, [sp, #8]
   2a510:	mov	r3, r7
   2a514:	str	r6, [sp, #4]
   2a518:	add	r1, sp, #24
   2a51c:	add	r2, sp, #32
   2a520:	str	r0, [sp]
   2a524:	mov	r0, r4
   2a528:	bl	29cc0 <__read_chk@plt+0x2383c>
   2a52c:	subs	r9, r0, #0
   2a530:	bne	2a31c <__read_chk@plt+0x23e98>
   2a534:	mov	r0, r8
   2a538:	ldr	r1, [sp, #24]
   2a53c:	ldr	r2, [sp, #32]
   2a540:	bl	2ec40 <__read_chk@plt+0x287bc>
   2a544:	subs	r9, r0, #0
   2a548:	bne	2a31c <__read_chk@plt+0x23e98>
   2a54c:	b	2a324 <__read_chk@plt+0x23ea0>
   2a550:	ldr	r3, [r7, #16]
   2a554:	movw	r2, #715	; 0x2cb
   2a558:	cmp	r3, r2
   2a55c:	beq	2a668 <__read_chk@plt+0x241e4>
   2a560:	cmp	r3, #716	; 0x2cc
   2a564:	beq	2a65c <__read_chk@plt+0x241d8>
   2a568:	sub	r2, r2, #300	; 0x12c
   2a56c:	ldr	r1, [pc, #304]	; 2a6a4 <__read_chk@plt+0x24220>
   2a570:	cmp	r3, r2
   2a574:	add	r1, pc, r1
   2a578:	movne	r1, #0
   2a57c:	mov	r0, r8
   2a580:	bl	2ed04 <__read_chk@plt+0x28880>
   2a584:	subs	r9, r0, #0
   2a588:	bne	2a318 <__read_chk@plt+0x23e94>
   2a58c:	ldr	r0, [r7, #20]
   2a590:	bl	57a0 <EC_KEY_get0_public_key@plt>
   2a594:	mov	r9, r0
   2a598:	ldr	r0, [r7, #20]
   2a59c:	bl	5ee4 <EC_KEY_get0_group@plt>
   2a5a0:	mov	r1, r9
   2a5a4:	mov	r2, r0
   2a5a8:	mov	r0, r8
   2a5ac:	bl	2fafc <__read_chk@plt+0x29678>
   2a5b0:	subs	r9, r0, #0
   2a5b4:	bne	2a318 <__read_chk@plt+0x23e94>
   2a5b8:	b	2a3c0 <__read_chk@plt+0x23f3c>
   2a5bc:	ldr	r3, [r7, #12]
   2a5c0:	mov	r0, r8
   2a5c4:	ldr	r1, [r3, #12]
   2a5c8:	bl	2f8cc <__read_chk@plt+0x29448>
   2a5cc:	subs	r9, r0, #0
   2a5d0:	bne	2a318 <__read_chk@plt+0x23e94>
   2a5d4:	ldr	r3, [r7, #12]
   2a5d8:	mov	r0, r8
   2a5dc:	ldr	r1, [r3, #16]
   2a5e0:	bl	2f8cc <__read_chk@plt+0x29448>
   2a5e4:	subs	r9, r0, #0
   2a5e8:	bne	2a318 <__read_chk@plt+0x23e94>
   2a5ec:	ldr	r3, [r7, #12]
   2a5f0:	mov	r0, r8
   2a5f4:	ldr	r1, [r3, #20]
   2a5f8:	bl	2f8cc <__read_chk@plt+0x29448>
   2a5fc:	subs	r9, r0, #0
   2a600:	bne	2a318 <__read_chk@plt+0x23e94>
   2a604:	ldr	r3, [r7, #12]
   2a608:	mov	r0, r8
   2a60c:	ldr	r1, [r3, #24]
   2a610:	bl	2f8cc <__read_chk@plt+0x29448>
   2a614:	subs	r9, r0, #0
   2a618:	bne	2a318 <__read_chk@plt+0x23e94>
   2a61c:	b	2a3c0 <__read_chk@plt+0x23f3c>
   2a620:	ldr	r3, [r7, #8]
   2a624:	mov	r0, r8
   2a628:	ldr	r1, [r3, #20]
   2a62c:	bl	2f8cc <__read_chk@plt+0x29448>
   2a630:	subs	r9, r0, #0
   2a634:	bne	2a318 <__read_chk@plt+0x23e94>
   2a638:	ldr	r3, [r7, #8]
   2a63c:	mov	r0, r8
   2a640:	ldr	r1, [r3, #16]
   2a644:	bl	2f8cc <__read_chk@plt+0x29448>
   2a648:	subs	r9, r0, #0
   2a64c:	bne	2a318 <__read_chk@plt+0x23e94>
   2a650:	b	2a3c0 <__read_chk@plt+0x23f3c>
   2a654:	mvn	r0, #9
   2a658:	b	2a250 <__read_chk@plt+0x23dcc>
   2a65c:	ldr	r1, [pc, #68]	; 2a6a8 <__read_chk@plt+0x24224>
   2a660:	add	r1, pc, r1
   2a664:	b	2a57c <__read_chk@plt+0x240f8>
   2a668:	ldr	r1, [pc, #60]	; 2a6ac <__read_chk@plt+0x24228>
   2a66c:	add	r1, pc, r1
   2a670:	b	2a57c <__read_chk@plt+0x240f8>
   2a674:	mvn	r9, #9
   2a678:	mov	sl, #0
   2a67c:	b	2a31c <__read_chk@plt+0x23e98>
   2a680:	bl	5d64 <__stack_chk_fail@plt>
   2a684:	mvn	r9, #1
   2a688:	b	2a31c <__read_chk@plt+0x23e98>
   2a68c:	andeq	r6, r9, r0, asr #14
   2a690:	andeq	r0, r0, r8, asr #11
   2a694:	andeq	r5, r9, r0, lsr #14
   2a698:	ldrdeq	r5, [r9], -r4
   2a69c:	andeq	r5, r9, r0, ror r6
   2a6a0:	andeq	sp, r5, r8, ror #10
   2a6a4:	andeq	sp, r5, ip, asr #6
   2a6a8:	andeq	sp, r5, r8, ror r2
   2a6ac:	andeq	sp, r5, r0, ror #4
   2a6b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a6b4:	mov	r5, r0
   2a6b8:	mov	r0, #0
   2a6bc:	ldr	r9, [sp, #32]
   2a6c0:	mov	r8, r3
   2a6c4:	mov	r6, r1
   2a6c8:	mov	sl, r2
   2a6cc:	bl	61f0 <time@plt>
   2a6d0:	cmp	r9, #0
   2a6d4:	movne	r3, #0
   2a6d8:	strne	r3, [r9]
   2a6dc:	cmp	r6, #0
   2a6e0:	ldr	r3, [r5, #32]
   2a6e4:	ldr	r2, [r3, #4]
   2a6e8:	beq	2a778 <__read_chk@plt+0x242f4>
   2a6ec:	cmp	r2, #2
   2a6f0:	bne	2a7a4 <__read_chk@plt+0x24320>
   2a6f4:	cmp	r0, #0
   2a6f8:	blt	2a7b8 <__read_chk@plt+0x24334>
   2a6fc:	ldrd	r6, [r3, #32]
   2a700:	asr	r5, r0, #31
   2a704:	mov	r4, r0
   2a708:	cmp	r5, r7
   2a70c:	cmpeq	r4, r6
   2a710:	bcc	2a7b8 <__read_chk@plt+0x24334>
   2a714:	ldrd	r6, [r3, #40]	; 0x28
   2a718:	cmp	r5, r7
   2a71c:	cmpeq	r4, r6
   2a720:	bcs	2a7d4 <__read_chk@plt+0x24350>
   2a724:	ldr	r6, [r3, #20]
   2a728:	cmp	r6, #0
   2a72c:	beq	2a794 <__read_chk@plt+0x24310>
   2a730:	cmp	r8, #0
   2a734:	beq	2a7cc <__read_chk@plt+0x24348>
   2a738:	ldr	r5, [r3, #24]
   2a73c:	mov	r4, #0
   2a740:	sub	r5, r5, #4
   2a744:	mov	r0, r8
   2a748:	ldr	r1, [r5, #4]!
   2a74c:	bl	61d8 <strcmp@plt>
   2a750:	add	r4, r4, #1
   2a754:	cmp	r0, #0
   2a758:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a75c:	cmp	r4, r6
   2a760:	bne	2a744 <__read_chk@plt+0x242c0>
   2a764:	ldr	r3, [pc, #144]	; 2a7fc <__read_chk@plt+0x24378>
   2a768:	mvn	r0, #24
   2a76c:	add	r3, pc, r3
   2a770:	str	r3, [r9]
   2a774:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a778:	cmp	r2, #1
   2a77c:	beq	2a6f4 <__read_chk@plt+0x24270>
   2a780:	ldr	r3, [pc, #120]	; 2a800 <__read_chk@plt+0x2437c>
   2a784:	mvn	r0, #24
   2a788:	add	r3, pc, r3
   2a78c:	str	r3, [r9]
   2a790:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a794:	cmp	sl, #0
   2a798:	bne	2a7e8 <__read_chk@plt+0x24364>
   2a79c:	mov	r0, sl
   2a7a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a7a4:	ldr	r3, [pc, #88]	; 2a804 <__read_chk@plt+0x24380>
   2a7a8:	mvn	r0, #24
   2a7ac:	add	r3, pc, r3
   2a7b0:	str	r3, [r9]
   2a7b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a7b8:	ldr	r3, [pc, #72]	; 2a808 <__read_chk@plt+0x24384>
   2a7bc:	mvn	r0, #24
   2a7c0:	add	r3, pc, r3
   2a7c4:	str	r3, [r9]
   2a7c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a7cc:	mov	r0, r8
   2a7d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a7d4:	ldr	r3, [pc, #48]	; 2a80c <__read_chk@plt+0x24388>
   2a7d8:	mvn	r0, #24
   2a7dc:	add	r3, pc, r3
   2a7e0:	str	r3, [r9]
   2a7e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a7e8:	ldr	r3, [pc, #32]	; 2a810 <__read_chk@plt+0x2438c>
   2a7ec:	mvn	r0, #24
   2a7f0:	add	r3, pc, r3
   2a7f4:	str	r3, [r9]
   2a7f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a7fc:	andeq	sp, r5, r4, ror #5
   2a800:	andeq	sp, r5, r4, lsr r2
   2a804:	andeq	sp, r5, r4, ror #3
   2a808:	andeq	sp, r5, r8, lsr #4
   2a80c:	andeq	sp, r5, r0, lsr r2
   2a810:	andeq	sp, r5, ip, lsr r2
   2a814:	ldr	r3, [pc, #492]	; 2aa08 <__read_chk@plt+0x24584>
   2a818:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a81c:	add	r3, pc, r3
   2a820:	mov	r6, r0
   2a824:	ldr	r0, [pc, #480]	; 2aa0c <__read_chk@plt+0x24588>
   2a828:	mov	r8, r1
   2a82c:	mov	r1, r3
   2a830:	sub	sp, sp, #152	; 0x98
   2a834:	ldrd	r4, [r6, #32]
   2a838:	ldr	r7, [r1, r0]
   2a83c:	mov	r3, #0
   2a840:	strb	r3, [sp, #52]	; 0x34
   2a844:	orrs	r1, r4, r5
   2a848:	strb	r3, [sp, #20]
   2a84c:	mov	r9, r2
   2a850:	ldr	r3, [r7]
   2a854:	str	r3, [sp, #148]	; 0x94
   2a858:	beq	2a930 <__read_chk@plt+0x244ac>
   2a85c:	mvn	r2, #-2147483648	; 0x80000000
   2a860:	mov	r3, #0
   2a864:	add	sl, sp, #152	; 0x98
   2a868:	cmp	r5, r3
   2a86c:	cmpeq	r4, r2
   2a870:	movhi	r4, r2
   2a874:	str	r4, [sl, #-136]!	; 0xffffff78
   2a878:	mov	r0, sl
   2a87c:	bl	5bd8 <localtime@plt>
   2a880:	ldr	r2, [pc, #392]	; 2aa10 <__read_chk@plt+0x2458c>
   2a884:	mov	r1, #32
   2a888:	add	r2, pc, r2
   2a88c:	mov	r3, r0
   2a890:	add	r0, sp, #20
   2a894:	bl	5920 <strftime@plt>
   2a898:	ldrd	r4, [r6, #40]	; 0x28
   2a89c:	mvn	r2, #0
   2a8a0:	mvn	r3, #0
   2a8a4:	cmp	r5, r3
   2a8a8:	cmpeq	r4, r2
   2a8ac:	bne	2a94c <__read_chk@plt+0x244c8>
   2a8b0:	ldrd	r2, [r6, #32]
   2a8b4:	orrs	r1, r2, r3
   2a8b8:	beq	2a990 <__read_chk@plt+0x2450c>
   2a8bc:	ldrd	r0, [r6, #40]	; 0x28
   2a8c0:	mvn	r2, #0
   2a8c4:	mvn	r3, #0
   2a8c8:	cmp	r1, r3
   2a8cc:	cmpeq	r0, r2
   2a8d0:	beq	2a9c0 <__read_chk@plt+0x2453c>
   2a8d4:	ldr	r2, [pc, #312]	; 2aa14 <__read_chk@plt+0x24590>
   2a8d8:	add	r4, sp, #84	; 0x54
   2a8dc:	mov	r1, #64	; 0x40
   2a8e0:	add	ip, sp, #52	; 0x34
   2a8e4:	add	r2, pc, r2
   2a8e8:	mov	r0, r4
   2a8ec:	str	r2, [sp]
   2a8f0:	mov	r3, r1
   2a8f4:	add	r2, sp, #20
   2a8f8:	str	ip, [sp, #8]
   2a8fc:	str	r2, [sp, #4]
   2a900:	mov	r2, #1
   2a904:	bl	60b8 <__snprintf_chk@plt>
   2a908:	mov	r0, r8
   2a90c:	mov	r1, r4
   2a910:	mov	r2, r9
   2a914:	bl	7ae18 <__read_chk@plt+0x74994>
   2a918:	ldr	r2, [sp, #148]	; 0x94
   2a91c:	ldr	r3, [r7]
   2a920:	cmp	r2, r3
   2a924:	bne	2aa04 <__read_chk@plt+0x24580>
   2a928:	add	sp, sp, #152	; 0x98
   2a92c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a930:	ldrd	r4, [r6, #40]	; 0x28
   2a934:	mvn	r0, #0
   2a938:	mvn	r1, #0
   2a93c:	cmp	r5, r1
   2a940:	cmpeq	r4, r0
   2a944:	beq	2a9f0 <__read_chk@plt+0x2456c>
   2a948:	add	sl, sp, #16
   2a94c:	mvn	r2, #-2147483648	; 0x80000000
   2a950:	mov	r3, #0
   2a954:	cmp	r5, r3
   2a958:	cmpeq	r4, r2
   2a95c:	mov	r0, sl
   2a960:	movhi	r4, r2
   2a964:	str	r4, [sp, #16]
   2a968:	bl	5bd8 <localtime@plt>
   2a96c:	ldr	r2, [pc, #164]	; 2aa18 <__read_chk@plt+0x24594>
   2a970:	mov	r1, #32
   2a974:	add	r2, pc, r2
   2a978:	mov	r3, r0
   2a97c:	add	r0, sp, #52	; 0x34
   2a980:	bl	5920 <strftime@plt>
   2a984:	ldrd	r2, [r6, #32]
   2a988:	orrs	r1, r2, r3
   2a98c:	bne	2a8bc <__read_chk@plt+0x24438>
   2a990:	add	r4, sp, #84	; 0x54
   2a994:	ldr	r2, [pc, #128]	; 2aa1c <__read_chk@plt+0x24598>
   2a998:	mov	r1, #64	; 0x40
   2a99c:	add	ip, sp, #52	; 0x34
   2a9a0:	add	r2, pc, r2
   2a9a4:	mov	r0, r4
   2a9a8:	str	r2, [sp]
   2a9ac:	mov	r3, r1
   2a9b0:	mov	r2, #1
   2a9b4:	str	ip, [sp, #4]
   2a9b8:	bl	60b8 <__snprintf_chk@plt>
   2a9bc:	b	2a908 <__read_chk@plt+0x24484>
   2a9c0:	add	r4, sp, #84	; 0x54
   2a9c4:	ldr	r3, [pc, #84]	; 2aa20 <__read_chk@plt+0x2459c>
   2a9c8:	mov	r1, #64	; 0x40
   2a9cc:	add	r2, sp, #20
   2a9d0:	add	r3, pc, r3
   2a9d4:	str	r2, [sp, #4]
   2a9d8:	str	r3, [sp]
   2a9dc:	mov	r0, r4
   2a9e0:	mov	r3, r1
   2a9e4:	mov	r2, #1
   2a9e8:	bl	60b8 <__snprintf_chk@plt>
   2a9ec:	b	2a908 <__read_chk@plt+0x24484>
   2a9f0:	ldr	r1, [pc, #44]	; 2aa24 <__read_chk@plt+0x245a0>
   2a9f4:	mov	r0, r8
   2a9f8:	add	r1, pc, r1
   2a9fc:	bl	7ae18 <__read_chk@plt+0x74994>
   2aa00:	b	2a918 <__read_chk@plt+0x24494>
   2aa04:	bl	5d64 <__stack_chk_fail@plt>
   2aa08:	andeq	r6, r9, r0, ror #1
   2aa0c:	andeq	r0, r0, r8, asr #11
   2aa10:	andeq	sp, r5, r4, lsl #4
   2aa14:	ldrdeq	sp, [r5], -r4
   2aa18:	andeq	sp, r5, r8, lsl r1
   2aa1c:	andeq	sp, r5, r0, lsl #2
   2aa20:	ldrdeq	sp, [r5], -ip
   2aa24:	andeq	sp, r5, ip, lsl #1
   2aa28:	push	{r3, r4, r5, lr}
   2aa2c:	mov	r2, #4
   2aa30:	ldr	r3, [pc, #804]	; 2ad5c <__read_chk@plt+0x248d8>
   2aa34:	mov	r4, r0
   2aa38:	ldr	ip, [r0]
   2aa3c:	mov	r5, r1
   2aa40:	add	r3, pc, r3
   2aa44:	ldr	lr, [r0, #16]
   2aa48:	b	2aa5c <__read_chk@plt+0x245d8>
   2aa4c:	add	r3, r3, #24
   2aa50:	ldr	r2, [r3, #8]
   2aa54:	cmn	r2, #1
   2aa58:	beq	2aa80 <__read_chk@plt+0x245fc>
   2aa5c:	cmp	ip, r2
   2aa60:	bne	2aa4c <__read_chk@plt+0x245c8>
   2aa64:	ldr	r2, [r3, #12]
   2aa68:	cmp	r2, #0
   2aa6c:	beq	2aa78 <__read_chk@plt+0x245f4>
   2aa70:	cmp	lr, r2
   2aa74:	bne	2aa4c <__read_chk@plt+0x245c8>
   2aa78:	ldr	r1, [r3]
   2aa7c:	b	2aa88 <__read_chk@plt+0x24604>
   2aa80:	ldr	r1, [pc, #728]	; 2ad60 <__read_chk@plt+0x248dc>
   2aa84:	add	r1, pc, r1
   2aa88:	mov	r0, r5
   2aa8c:	bl	2ed04 <__read_chk@plt+0x28880>
   2aa90:	cmp	r0, #0
   2aa94:	popne	{r3, r4, r5, pc}
   2aa98:	ldr	r3, [r4]
   2aa9c:	sub	r3, r3, #1
   2aaa0:	cmp	r3, #7
   2aaa4:	addls	pc, pc, r3, lsl #2
   2aaa8:	b	2ad48 <__read_chk@plt+0x248c4>
   2aaac:	b	2ab2c <__read_chk@plt+0x246a8>
   2aab0:	b	2abb8 <__read_chk@plt+0x24734>
   2aab4:	b	2ac2c <__read_chk@plt+0x247a8>
   2aab8:	b	2ab00 <__read_chk@plt+0x2467c>
   2aabc:	b	2ad04 <__read_chk@plt+0x24880>
   2aac0:	b	2ac94 <__read_chk@plt+0x24810>
   2aac4:	b	2accc <__read_chk@plt+0x24848>
   2aac8:	b	2aacc <__read_chk@plt+0x24648>
   2aacc:	ldr	r3, [r4, #32]
   2aad0:	cmp	r3, #0
   2aad4:	beq	2ad48 <__read_chk@plt+0x248c4>
   2aad8:	ldr	r0, [r3]
   2aadc:	bl	265d8 <__read_chk@plt+0x20154>
   2aae0:	cmp	r0, #0
   2aae4:	beq	2ad48 <__read_chk@plt+0x248c4>
   2aae8:	ldr	r3, [r4, #32]
   2aaec:	mov	r0, r5
   2aaf0:	ldr	r1, [r3]
   2aaf4:	bl	2ed44 <__read_chk@plt+0x288c0>
   2aaf8:	cmp	r0, #0
   2aafc:	popne	{r3, r4, r5, pc}
   2ab00:	mov	r0, r5
   2ab04:	ldr	r1, [r4, #28]
   2ab08:	mov	r2, #32
   2ab0c:	bl	2ec40 <__read_chk@plt+0x287bc>
   2ab10:	cmp	r0, #0
   2ab14:	popne	{r3, r4, r5, pc}
   2ab18:	mov	r0, r5
   2ab1c:	ldr	r1, [r4, #24]
   2ab20:	mov	r2, #64	; 0x40
   2ab24:	pop	{r3, r4, r5, lr}
   2ab28:	b	2ec40 <__read_chk@plt+0x287bc>
   2ab2c:	ldr	r3, [r4, #8]
   2ab30:	mov	r0, r5
   2ab34:	ldr	r1, [r3, #16]
   2ab38:	bl	2f8cc <__read_chk@plt+0x29448>
   2ab3c:	cmp	r0, #0
   2ab40:	popne	{r3, r4, r5, pc}
   2ab44:	ldr	r3, [r4, #8]
   2ab48:	mov	r0, r5
   2ab4c:	ldr	r1, [r3, #20]
   2ab50:	bl	2f8cc <__read_chk@plt+0x29448>
   2ab54:	cmp	r0, #0
   2ab58:	popne	{r3, r4, r5, pc}
   2ab5c:	ldr	r3, [r4, #8]
   2ab60:	mov	r0, r5
   2ab64:	ldr	r1, [r3, #24]
   2ab68:	bl	2f8cc <__read_chk@plt+0x29448>
   2ab6c:	cmp	r0, #0
   2ab70:	popne	{r3, r4, r5, pc}
   2ab74:	ldr	r3, [r4, #8]
   2ab78:	mov	r0, r5
   2ab7c:	ldr	r1, [r3, #44]	; 0x2c
   2ab80:	bl	2f8cc <__read_chk@plt+0x29448>
   2ab84:	cmp	r0, #0
   2ab88:	popne	{r3, r4, r5, pc}
   2ab8c:	ldr	r3, [r4, #8]
   2ab90:	mov	r0, r5
   2ab94:	ldr	r1, [r3, #28]
   2ab98:	bl	2f8cc <__read_chk@plt+0x29448>
   2ab9c:	cmp	r0, #0
   2aba0:	popne	{r3, r4, r5, pc}
   2aba4:	ldr	r3, [r4, #8]
   2aba8:	mov	r0, r5
   2abac:	ldr	r1, [r3, #32]
   2abb0:	pop	{r3, r4, r5, lr}
   2abb4:	b	2f8cc <__read_chk@plt+0x29448>
   2abb8:	ldr	r3, [r4, #12]
   2abbc:	mov	r0, r5
   2abc0:	ldr	r1, [r3, #12]
   2abc4:	bl	2f8cc <__read_chk@plt+0x29448>
   2abc8:	cmp	r0, #0
   2abcc:	popne	{r3, r4, r5, pc}
   2abd0:	ldr	r3, [r4, #12]
   2abd4:	mov	r0, r5
   2abd8:	ldr	r1, [r3, #16]
   2abdc:	bl	2f8cc <__read_chk@plt+0x29448>
   2abe0:	cmp	r0, #0
   2abe4:	popne	{r3, r4, r5, pc}
   2abe8:	ldr	r3, [r4, #12]
   2abec:	mov	r0, r5
   2abf0:	ldr	r1, [r3, #20]
   2abf4:	bl	2f8cc <__read_chk@plt+0x29448>
   2abf8:	cmp	r0, #0
   2abfc:	popne	{r3, r4, r5, pc}
   2ac00:	ldr	r3, [r4, #12]
   2ac04:	mov	r0, r5
   2ac08:	ldr	r1, [r3, #24]
   2ac0c:	bl	2f8cc <__read_chk@plt+0x29448>
   2ac10:	cmp	r0, #0
   2ac14:	popne	{r3, r4, r5, pc}
   2ac18:	ldr	r3, [r4, #12]
   2ac1c:	mov	r0, r5
   2ac20:	ldr	r1, [r3, #28]
   2ac24:	pop	{r3, r4, r5, lr}
   2ac28:	b	2f8cc <__read_chk@plt+0x29448>
   2ac2c:	ldr	r3, [r4, #16]
   2ac30:	movw	r2, #715	; 0x2cb
   2ac34:	cmp	r3, r2
   2ac38:	beq	2ad50 <__read_chk@plt+0x248cc>
   2ac3c:	cmp	r3, #716	; 0x2cc
   2ac40:	beq	2ad3c <__read_chk@plt+0x248b8>
   2ac44:	sub	r2, r2, #300	; 0x12c
   2ac48:	ldr	r1, [pc, #276]	; 2ad64 <__read_chk@plt+0x248e0>
   2ac4c:	cmp	r3, r2
   2ac50:	add	r1, pc, r1
   2ac54:	movne	r1, #0
   2ac58:	mov	r0, r5
   2ac5c:	bl	2ed04 <__read_chk@plt+0x28880>
   2ac60:	cmp	r0, #0
   2ac64:	popne	{r3, r4, r5, pc}
   2ac68:	mov	r0, r5
   2ac6c:	ldr	r1, [r4, #20]
   2ac70:	bl	2fbf0 <__read_chk@plt+0x2976c>
   2ac74:	cmp	r0, #0
   2ac78:	popne	{r3, r4, r5, pc}
   2ac7c:	ldr	r0, [r4, #20]
   2ac80:	bl	5a40 <EC_KEY_get0_private_key@plt>
   2ac84:	mov	r1, r0
   2ac88:	mov	r0, r5
   2ac8c:	pop	{r3, r4, r5, lr}
   2ac90:	b	2f8cc <__read_chk@plt+0x29448>
   2ac94:	ldr	r3, [r4, #32]
   2ac98:	cmp	r3, #0
   2ac9c:	beq	2ad48 <__read_chk@plt+0x248c4>
   2aca0:	ldr	r0, [r3]
   2aca4:	bl	265d8 <__read_chk@plt+0x20154>
   2aca8:	cmp	r0, #0
   2acac:	beq	2ad48 <__read_chk@plt+0x248c4>
   2acb0:	ldr	r3, [r4, #32]
   2acb4:	mov	r0, r5
   2acb8:	ldr	r1, [r3]
   2acbc:	bl	2ed44 <__read_chk@plt+0x288c0>
   2acc0:	cmp	r0, #0
   2acc4:	popne	{r3, r4, r5, pc}
   2acc8:	b	2ac18 <__read_chk@plt+0x24794>
   2accc:	ldr	r3, [r4, #32]
   2acd0:	cmp	r3, #0
   2acd4:	beq	2ad48 <__read_chk@plt+0x248c4>
   2acd8:	ldr	r0, [r3]
   2acdc:	bl	265d8 <__read_chk@plt+0x20154>
   2ace0:	cmp	r0, #0
   2ace4:	beq	2ad48 <__read_chk@plt+0x248c4>
   2ace8:	ldr	r3, [r4, #32]
   2acec:	mov	r0, r5
   2acf0:	ldr	r1, [r3]
   2acf4:	bl	2ed44 <__read_chk@plt+0x288c0>
   2acf8:	cmp	r0, #0
   2acfc:	popne	{r3, r4, r5, pc}
   2ad00:	b	2ac7c <__read_chk@plt+0x247f8>
   2ad04:	ldr	r3, [r4, #32]
   2ad08:	cmp	r3, #0
   2ad0c:	beq	2ad48 <__read_chk@plt+0x248c4>
   2ad10:	ldr	r0, [r3]
   2ad14:	bl	265d8 <__read_chk@plt+0x20154>
   2ad18:	cmp	r0, #0
   2ad1c:	beq	2ad48 <__read_chk@plt+0x248c4>
   2ad20:	ldr	r3, [r4, #32]
   2ad24:	mov	r0, r5
   2ad28:	ldr	r1, [r3]
   2ad2c:	bl	2ed44 <__read_chk@plt+0x288c0>
   2ad30:	cmp	r0, #0
   2ad34:	popne	{r3, r4, r5, pc}
   2ad38:	b	2ab5c <__read_chk@plt+0x246d8>
   2ad3c:	ldr	r1, [pc, #36]	; 2ad68 <__read_chk@plt+0x248e4>
   2ad40:	add	r1, pc, r1
   2ad44:	b	2ac58 <__read_chk@plt+0x247d4>
   2ad48:	mvn	r0, #9
   2ad4c:	pop	{r3, r4, r5, pc}
   2ad50:	ldr	r1, [pc, #20]	; 2ad6c <__read_chk@plt+0x248e8>
   2ad54:	add	r1, pc, r1
   2ad58:	b	2ac58 <__read_chk@plt+0x247d4>
   2ad5c:	andeq	r4, r9, r0, lsl #30
   2ad60:	andeq	ip, r5, r0, lsr lr
   2ad64:	andeq	ip, r5, r0, ror ip
   2ad68:	muleq	r5, r8, fp
   2ad6c:	andeq	ip, r5, r8, ror fp
   2ad70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ad74:	sub	sp, sp, #108	; 0x6c
   2ad78:	ldr	ip, [pc, #1548]	; 2b38c <__read_chk@plt+0x24f08>
   2ad7c:	mov	r4, #0
   2ad80:	str	r0, [sp, #48]	; 0x30
   2ad84:	ldr	r0, [pc, #1540]	; 2b390 <__read_chk@plt+0x24f0c>
   2ad88:	add	ip, pc, ip
   2ad8c:	str	r1, [sp, #44]	; 0x2c
   2ad90:	str	r3, [sp, #52]	; 0x34
   2ad94:	mov	r3, ip
   2ad98:	ldr	r0, [ip, r0]
   2ad9c:	ldr	r1, [sp, #148]	; 0x94
   2ada0:	ldr	r7, [sp, #144]	; 0x90
   2ada4:	cmp	r1, r4
   2ada8:	ldr	r3, [r0]
   2adac:	str	r0, [sp, #20]
   2adb0:	movle	r1, #16
   2adb4:	subs	sl, r2, #0
   2adb8:	str	r1, [sp, #148]	; 0x94
   2adbc:	str	r4, [sp, #72]	; 0x48
   2adc0:	str	r4, [sp, #80]	; 0x50
   2adc4:	str	r3, [sp, #100]	; 0x64
   2adc8:	beq	2b168 <__read_chk@plt+0x24ce4>
   2adcc:	ldrb	r3, [sl]
   2add0:	cmp	r3, r4
   2add4:	beq	2af94 <__read_chk@plt+0x24b10>
   2add8:	cmp	r7, r4
   2addc:	beq	2b154 <__read_chk@plt+0x24cd0>
   2ade0:	mov	r0, r7
   2ade4:	bl	3c6c0 <__read_chk@plt+0x3623c>
   2ade8:	cmn	r0, #3
   2adec:	bne	2b178 <__read_chk@plt+0x24cf4>
   2adf0:	ldr	r5, [pc, #1436]	; 2b394 <__read_chk@plt+0x24f10>
   2adf4:	add	r5, pc, r5
   2adf8:	mov	r0, r7
   2adfc:	bl	3c500 <__read_chk@plt+0x3607c>
   2ae00:	subs	r4, r0, #0
   2ae04:	beq	2b1d4 <__read_chk@plt+0x24d50>
   2ae08:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2ae0c:	cmp	r0, #0
   2ae10:	str	r0, [sp, #24]
   2ae14:	beq	2b1e8 <__read_chk@plt+0x24d64>
   2ae18:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2ae1c:	cmp	r0, #0
   2ae20:	str	r0, [sp, #32]
   2ae24:	beq	2b1fc <__read_chk@plt+0x24d78>
   2ae28:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2ae2c:	cmp	r0, #0
   2ae30:	str	r0, [sp, #36]	; 0x24
   2ae34:	beq	2b1cc <__read_chk@plt+0x24d48>
   2ae38:	mov	r0, r4
   2ae3c:	bl	3c45c <__read_chk@plt+0x35fd8>
   2ae40:	str	r0, [sp, #60]	; 0x3c
   2ae44:	mov	r0, r4
   2ae48:	bl	3c464 <__read_chk@plt+0x35fe0>
   2ae4c:	mov	r8, r0
   2ae50:	mov	r0, r4
   2ae54:	bl	3c4a0 <__read_chk@plt+0x3601c>
   2ae58:	str	r0, [sp, #28]
   2ae5c:	mov	r0, r4
   2ae60:	ldr	r2, [sp, #28]
   2ae64:	add	fp, r2, r8
   2ae68:	bl	3c498 <__read_chk@plt+0x36014>
   2ae6c:	mov	r1, fp
   2ae70:	str	r0, [sp, #56]	; 0x38
   2ae74:	mov	r0, #1
   2ae78:	bl	5f80 <calloc@plt>
   2ae7c:	subs	r6, r0, #0
   2ae80:	beq	2b1cc <__read_chk@plt+0x24d48>
   2ae84:	ldr	r1, [pc, #1292]	; 2b398 <__read_chk@plt+0x24f14>
   2ae88:	mov	r0, r5
   2ae8c:	add	r1, pc, r1
   2ae90:	bl	61d8 <strcmp@plt>
   2ae94:	cmp	r0, #0
   2ae98:	str	r0, [sp, #40]	; 0x28
   2ae9c:	beq	2afa4 <__read_chk@plt+0x24b20>
   2aea0:	ldr	r1, [pc, #1268]	; 2b39c <__read_chk@plt+0x24f18>
   2aea4:	mov	r0, r5
   2aea8:	add	r1, pc, r1
   2aeac:	bl	61d8 <strcmp@plt>
   2aeb0:	cmp	r0, #0
   2aeb4:	bne	2b1bc <__read_chk@plt+0x24d38>
   2aeb8:	add	r9, sp, #84	; 0x54
   2aebc:	ldr	r1, [sp, #28]
   2aec0:	add	r2, r6, r8
   2aec4:	mov	r3, r8
   2aec8:	str	r2, [sp]
   2aecc:	add	r0, sp, #80	; 0x50
   2aed0:	mov	r2, r6
   2aed4:	str	r1, [sp, #4]
   2aed8:	mov	r1, r4
   2aedc:	mov	r4, #1
   2aee0:	str	r4, [sp, #8]
   2aee4:	bl	3c794 <__read_chk@plt+0x36310>
   2aee8:	subs	sl, r0, #0
   2aeec:	beq	2b01c <__read_chk@plt+0x24b98>
   2aef0:	mov	r4, #0
   2aef4:	ldr	r0, [sp, #24]
   2aef8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2aefc:	ldr	r0, [sp, #32]
   2af00:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2af04:	ldr	r0, [sp, #36]	; 0x24
   2af08:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2af0c:	ldr	r0, [sp, #80]	; 0x50
   2af10:	bl	3cc24 <__read_chk@plt+0x367a0>
   2af14:	mov	r0, r9
   2af18:	mov	r1, #16
   2af1c:	bl	7b7fc <__read_chk@plt+0x75378>
   2af20:	mov	r0, r6
   2af24:	mov	r1, fp
   2af28:	bl	7b7fc <__read_chk@plt+0x75378>
   2af2c:	mov	r0, r6
   2af30:	bl	55a8 <free@plt>
   2af34:	ldr	r0, [sp, #72]	; 0x48
   2af38:	cmp	r0, #0
   2af3c:	beq	2af50 <__read_chk@plt+0x24acc>
   2af40:	ldr	r1, [sp, #76]	; 0x4c
   2af44:	bl	7b7fc <__read_chk@plt+0x75378>
   2af48:	ldr	r0, [sp, #72]	; 0x48
   2af4c:	bl	55a8 <free@plt>
   2af50:	cmp	r4, #0
   2af54:	beq	2af74 <__read_chk@plt+0x24af0>
   2af58:	mov	r0, r4
   2af5c:	bl	6088 <strlen@plt>
   2af60:	mov	r1, r0
   2af64:	mov	r0, r4
   2af68:	bl	7b7fc <__read_chk@plt+0x75378>
   2af6c:	mov	r0, r4
   2af70:	bl	55a8 <free@plt>
   2af74:	ldr	r1, [sp, #20]
   2af78:	mov	r0, sl
   2af7c:	ldr	r2, [sp, #100]	; 0x64
   2af80:	ldr	r3, [r1]
   2af84:	cmp	r2, r3
   2af88:	bne	2b218 <__read_chk@plt+0x24d94>
   2af8c:	add	sp, sp, #108	; 0x6c
   2af90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2af94:	ldr	r5, [pc, #1028]	; 2b3a0 <__read_chk@plt+0x24f1c>
   2af98:	add	r5, pc, r5
   2af9c:	mov	r7, r5
   2afa0:	b	2adf8 <__read_chk@plt+0x24974>
   2afa4:	add	r9, sp, #84	; 0x54
   2afa8:	mov	r1, #16
   2afac:	mov	r0, r9
   2afb0:	bl	74550 <__read_chk@plt+0x6e0cc>
   2afb4:	mov	r0, sl
   2afb8:	bl	6088 <strlen@plt>
   2afbc:	ldr	r3, [sp, #148]	; 0x94
   2afc0:	stm	sp, {r6, fp}
   2afc4:	mov	r2, r9
   2afc8:	str	r3, [sp, #8]
   2afcc:	mov	r3, #16
   2afd0:	mov	r1, r0
   2afd4:	mov	r0, sl
   2afd8:	bl	751fc <__read_chk@plt+0x6ed78>
   2afdc:	cmp	r0, #0
   2afe0:	blt	2b20c <__read_chk@plt+0x24d88>
   2afe4:	ldr	r0, [sp, #24]
   2afe8:	mov	r1, r9
   2afec:	mov	r2, #16
   2aff0:	bl	2ec40 <__read_chk@plt+0x287bc>
   2aff4:	subs	sl, r0, #0
   2aff8:	beq	2b004 <__read_chk@plt+0x24b80>
   2affc:	ldr	r4, [sp, #40]	; 0x28
   2b000:	b	2aef4 <__read_chk@plt+0x24a70>
   2b004:	ldr	r1, [sp, #148]	; 0x94
   2b008:	ldr	r0, [sp, #24]
   2b00c:	bl	2eadc <__read_chk@plt+0x28658>
   2b010:	subs	sl, r0, #0
   2b014:	bne	2affc <__read_chk@plt+0x24b78>
   2b018:	b	2aebc <__read_chk@plt+0x24a38>
   2b01c:	ldr	r1, [pc, #896]	; 2b3a4 <__read_chk@plt+0x24f20>
   2b020:	mov	r2, #15
   2b024:	ldr	r0, [sp, #32]
   2b028:	add	r1, pc, r1
   2b02c:	bl	2e828 <__read_chk@plt+0x283a4>
   2b030:	subs	sl, r0, #0
   2b034:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b038:	mov	r1, r7
   2b03c:	ldr	r0, [sp, #32]
   2b040:	bl	2ed04 <__read_chk@plt+0x28880>
   2b044:	subs	sl, r0, #0
   2b048:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b04c:	mov	r1, r5
   2b050:	ldr	r0, [sp, #32]
   2b054:	bl	2ed04 <__read_chk@plt+0x28880>
   2b058:	subs	sl, r0, #0
   2b05c:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b060:	ldr	r0, [sp, #32]
   2b064:	ldr	r1, [sp, #24]
   2b068:	bl	2ed44 <__read_chk@plt+0x288c0>
   2b06c:	subs	sl, r0, #0
   2b070:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b074:	mov	r1, r4
   2b078:	ldr	r0, [sp, #32]
   2b07c:	bl	2eadc <__read_chk@plt+0x28658>
   2b080:	subs	sl, r0, #0
   2b084:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b088:	mov	r3, sl
   2b08c:	ldr	r0, [sp, #48]	; 0x30
   2b090:	add	r1, sp, #72	; 0x48
   2b094:	add	r2, sp, #76	; 0x4c
   2b098:	bl	2713c <__read_chk@plt+0x20cb8>
   2b09c:	subs	sl, r0, #0
   2b0a0:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b0a4:	ldr	r0, [sp, #32]
   2b0a8:	ldr	r1, [sp, #72]	; 0x48
   2b0ac:	ldr	r2, [sp, #76]	; 0x4c
   2b0b0:	bl	2ec40 <__read_chk@plt+0x287bc>
   2b0b4:	subs	sl, r0, #0
   2b0b8:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b0bc:	bl	74410 <__read_chk@plt+0x6df8c>
   2b0c0:	mov	r4, r0
   2b0c4:	ldr	r0, [sp, #36]	; 0x24
   2b0c8:	mov	r1, r4
   2b0cc:	bl	2eadc <__read_chk@plt+0x28658>
   2b0d0:	subs	sl, r0, #0
   2b0d4:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b0d8:	mov	r1, r4
   2b0dc:	ldr	r0, [sp, #36]	; 0x24
   2b0e0:	bl	2eadc <__read_chk@plt+0x28658>
   2b0e4:	subs	sl, r0, #0
   2b0e8:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b0ec:	ldr	r0, [sp, #48]	; 0x30
   2b0f0:	ldr	r1, [sp, #36]	; 0x24
   2b0f4:	bl	2aa28 <__read_chk@plt+0x245a4>
   2b0f8:	subs	sl, r0, #0
   2b0fc:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b100:	ldr	r1, [sp, #52]	; 0x34
   2b104:	ldr	r0, [sp, #36]	; 0x24
   2b108:	bl	2ed04 <__read_chk@plt+0x28880>
   2b10c:	subs	sl, r0, #0
   2b110:	moveq	r5, sl
   2b114:	ldreq	r7, [sp, #36]	; 0x24
   2b118:	bne	2aef0 <__read_chk@plt+0x24a6c>
   2b11c:	mov	r0, r7
   2b120:	bl	265d8 <__read_chk@plt+0x20154>
   2b124:	ldr	r1, [sp, #60]	; 0x3c
   2b128:	bl	7c92c <__read_chk@plt+0x764a8>
   2b12c:	cmp	r1, #0
   2b130:	beq	2b21c <__read_chk@plt+0x24d98>
   2b134:	add	r5, r5, #1
   2b138:	mov	r0, r7
   2b13c:	uxtb	r1, r5
   2b140:	bl	2ebdc <__read_chk@plt+0x28758>
   2b144:	cmp	r0, #0
   2b148:	beq	2b11c <__read_chk@plt+0x24c98>
   2b14c:	mov	sl, r0
   2b150:	b	2aef0 <__read_chk@plt+0x24a6c>
   2b154:	ldr	r5, [pc, #588]	; 2b3a8 <__read_chk@plt+0x24f24>
   2b158:	ldr	r7, [pc, #588]	; 2b3ac <__read_chk@plt+0x24f28>
   2b15c:	add	r5, pc, r5
   2b160:	add	r7, pc, r7
   2b164:	b	2adf8 <__read_chk@plt+0x24974>
   2b168:	ldr	r5, [pc, #576]	; 2b3b0 <__read_chk@plt+0x24f2c>
   2b16c:	add	r5, pc, r5
   2b170:	mov	r7, r5
   2b174:	b	2adf8 <__read_chk@plt+0x24974>
   2b178:	mvn	sl, #9
   2b17c:	str	r4, [sp, #24]
   2b180:	str	r4, [sp, #36]	; 0x24
   2b184:	str	r4, [sp, #32]
   2b188:	ldr	r0, [sp, #24]
   2b18c:	mov	r4, #0
   2b190:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2b194:	ldr	r0, [sp, #32]
   2b198:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2b19c:	ldr	r0, [sp, #36]	; 0x24
   2b1a0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2b1a4:	ldr	r0, [sp, #80]	; 0x50
   2b1a8:	bl	3cc24 <__read_chk@plt+0x367a0>
   2b1ac:	add	r0, sp, #84	; 0x54
   2b1b0:	mov	r1, #16
   2b1b4:	bl	7b7fc <__read_chk@plt+0x75378>
   2b1b8:	b	2af34 <__read_chk@plt+0x24ab0>
   2b1bc:	mvn	sl, #41	; 0x29
   2b1c0:	mov	r4, #0
   2b1c4:	add	r9, sp, #84	; 0x54
   2b1c8:	b	2aef4 <__read_chk@plt+0x24a70>
   2b1cc:	mvn	sl, #1
   2b1d0:	b	2b188 <__read_chk@plt+0x24d04>
   2b1d4:	str	r4, [sp, #24]
   2b1d8:	mvn	sl, #0
   2b1dc:	str	r4, [sp, #36]	; 0x24
   2b1e0:	str	r4, [sp, #32]
   2b1e4:	b	2b188 <__read_chk@plt+0x24d04>
   2b1e8:	ldr	r2, [sp, #24]
   2b1ec:	mvn	sl, #1
   2b1f0:	str	r2, [sp, #36]	; 0x24
   2b1f4:	str	r2, [sp, #32]
   2b1f8:	b	2b188 <__read_chk@plt+0x24d04>
   2b1fc:	ldr	r3, [sp, #32]
   2b200:	mvn	sl, #1
   2b204:	str	r3, [sp, #36]	; 0x24
   2b208:	b	2b188 <__read_chk@plt+0x24d04>
   2b20c:	ldr	r4, [sp, #40]	; 0x28
   2b210:	mvn	sl, #9
   2b214:	b	2aef4 <__read_chk@plt+0x24a70>
   2b218:	bl	5d64 <__stack_chk_fail@plt>
   2b21c:	ldr	r0, [sp, #36]	; 0x24
   2b220:	mov	r4, r1
   2b224:	bl	265d8 <__read_chk@plt+0x20154>
   2b228:	mov	r1, r0
   2b22c:	ldr	r0, [sp, #32]
   2b230:	bl	2eadc <__read_chk@plt+0x28658>
   2b234:	subs	sl, r0, #0
   2b238:	bne	2aef4 <__read_chk@plt+0x24a70>
   2b23c:	ldr	r0, [sp, #36]	; 0x24
   2b240:	bl	265d8 <__read_chk@plt+0x20154>
   2b244:	ldr	r3, [sp, #56]	; 0x38
   2b248:	add	r2, sp, #68	; 0x44
   2b24c:	add	r1, r0, r3
   2b250:	ldr	r0, [sp, #32]
   2b254:	bl	26ab4 <__read_chk@plt+0x20630>
   2b258:	subs	sl, r0, #0
   2b25c:	bne	2aef4 <__read_chk@plt+0x24a70>
   2b260:	ldr	r0, [sp, #36]	; 0x24
   2b264:	ldr	r5, [sp, #80]	; 0x50
   2b268:	ldr	r7, [sp, #68]	; 0x44
   2b26c:	bl	26778 <__read_chk@plt+0x202f4>
   2b270:	mov	r8, r0
   2b274:	ldr	r0, [sp, #36]	; 0x24
   2b278:	bl	265d8 <__read_chk@plt+0x20154>
   2b27c:	ldr	r1, [sp, #56]	; 0x38
   2b280:	str	sl, [sp, #4]
   2b284:	mov	r3, r8
   2b288:	mov	r2, r7
   2b28c:	str	r1, [sp, #8]
   2b290:	mov	r1, sl
   2b294:	str	r0, [sp]
   2b298:	mov	r0, r5
   2b29c:	bl	3c9fc <__read_chk@plt+0x36578>
   2b2a0:	subs	sl, r0, #0
   2b2a4:	bne	2aef4 <__read_chk@plt+0x24a70>
   2b2a8:	ldr	r0, [sp, #32]
   2b2ac:	bl	2f370 <__read_chk@plt+0x28eec>
   2b2b0:	subs	r4, r0, #0
   2b2b4:	beq	2b324 <__read_chk@plt+0x24ea0>
   2b2b8:	ldr	r0, [sp, #44]	; 0x2c
   2b2bc:	bl	2634c <__read_chk@plt+0x1fec8>
   2b2c0:	ldr	r1, [pc, #236]	; 2b3b4 <__read_chk@plt+0x24f30>
   2b2c4:	ldr	r0, [sp, #44]	; 0x2c
   2b2c8:	mov	r2, #36	; 0x24
   2b2cc:	add	r1, pc, r1
   2b2d0:	bl	2e828 <__read_chk@plt+0x283a4>
   2b2d4:	subs	sl, r0, #0
   2b2d8:	moveq	r5, sl
   2b2dc:	ldreq	r7, [sp, #44]	; 0x2c
   2b2e0:	bne	2aef4 <__read_chk@plt+0x24a70>
   2b2e4:	mov	r0, r4
   2b2e8:	bl	6088 <strlen@plt>
   2b2ec:	cmp	r5, r0
   2b2f0:	bcs	2b348 <__read_chk@plt+0x24ec4>
   2b2f4:	mov	r0, r7
   2b2f8:	ldrb	r1, [r4, r5]
   2b2fc:	bl	2ebdc <__read_chk@plt+0x28758>
   2b300:	cmp	r0, #0
   2b304:	bne	2b340 <__read_chk@plt+0x24ebc>
   2b308:	mov	r0, r5
   2b30c:	mov	r1, #70	; 0x46
   2b310:	bl	7c92c <__read_chk@plt+0x764a8>
   2b314:	cmp	r1, #69	; 0x45
   2b318:	beq	2b32c <__read_chk@plt+0x24ea8>
   2b31c:	add	r5, r5, #1
   2b320:	b	2b2e4 <__read_chk@plt+0x24e60>
   2b324:	mvn	sl, #1
   2b328:	b	2aef4 <__read_chk@plt+0x24a70>
   2b32c:	mov	r0, r7
   2b330:	mov	r1, #10
   2b334:	bl	2ebdc <__read_chk@plt+0x28758>
   2b338:	cmp	r0, #0
   2b33c:	beq	2b31c <__read_chk@plt+0x24e98>
   2b340:	mov	sl, r0
   2b344:	b	2aef4 <__read_chk@plt+0x24a70>
   2b348:	mov	r0, r5
   2b34c:	mov	r1, #70	; 0x46
   2b350:	bl	7c92c <__read_chk@plt+0x764a8>
   2b354:	cmp	r1, #69	; 0x45
   2b358:	beq	2b370 <__read_chk@plt+0x24eec>
   2b35c:	ldr	r0, [sp, #44]	; 0x2c
   2b360:	mov	r1, #10
   2b364:	bl	2ebdc <__read_chk@plt+0x28758>
   2b368:	subs	sl, r0, #0
   2b36c:	bne	2aef4 <__read_chk@plt+0x24a70>
   2b370:	ldr	r1, [pc, #64]	; 2b3b8 <__read_chk@plt+0x24f34>
   2b374:	mov	r2, #34	; 0x22
   2b378:	ldr	r0, [sp, #44]	; 0x2c
   2b37c:	add	r1, pc, r1
   2b380:	bl	2e828 <__read_chk@plt+0x283a4>
   2b384:	mov	sl, r0
   2b388:	b	2aef4 <__read_chk@plt+0x24a70>
   2b38c:	andeq	r5, r9, r4, ror fp
   2b390:	andeq	r0, r0, r8, asr #11
   2b394:	ldrdeq	ip, [r5], -r4
   2b398:	andeq	ip, r5, ip, lsr ip
   2b39c:	ldrdeq	r3, [r5], -r4
   2b3a0:	andeq	r3, r5, r4, ror #3
   2b3a4:			; <UNDEFINED> instruction: 0x0005cab4
   2b3a8:	andeq	ip, r5, ip, ror #18
   2b3ac:	andeq	ip, r5, r0, ror r9
   2b3b0:	andeq	r3, r5, r0, lsl r0
   2b3b4:	andeq	ip, r5, r0, lsr #16
   2b3b8:	muleq	r5, r8, r7
   2b3bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b3c0:	sub	sp, sp, #12
   2b3c4:	mov	r4, r0
   2b3c8:	mov	r6, r1
   2b3cc:	bl	5b24 <BN_CTX_new@plt>
   2b3d0:	subs	r5, r0, #0
   2b3d4:	beq	2b488 <__read_chk@plt+0x25004>
   2b3d8:	bl	6040 <BN_CTX_start@plt>
   2b3dc:	mov	r0, r4
   2b3e0:	bl	5c5c <EC_GROUP_method_of@plt>
   2b3e4:	bl	5da0 <EC_METHOD_get_field_type@plt>
   2b3e8:	movw	r2, #406	; 0x196
   2b3ec:	cmp	r0, r2
   2b3f0:	beq	2b40c <__read_chk@plt+0x24f88>
   2b3f4:	mvn	r4, #19
   2b3f8:	mov	r0, r5
   2b3fc:	bl	62bc <BN_CTX_free@plt>
   2b400:	mov	r0, r4
   2b404:	add	sp, sp, #12
   2b408:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b40c:	mov	r0, r4
   2b410:	mov	r1, r6
   2b414:	bl	54e8 <EC_POINT_is_at_infinity@plt>
   2b418:	cmp	r0, #0
   2b41c:	bne	2b3f4 <__read_chk@plt+0x24f70>
   2b420:	mov	r0, r5
   2b424:	bl	56bc <BN_CTX_get@plt>
   2b428:	subs	r7, r0, #0
   2b42c:	beq	2b480 <__read_chk@plt+0x24ffc>
   2b430:	mov	r0, r5
   2b434:	bl	56bc <BN_CTX_get@plt>
   2b438:	subs	r9, r0, #0
   2b43c:	beq	2b480 <__read_chk@plt+0x24ffc>
   2b440:	mov	r0, r5
   2b444:	bl	56bc <BN_CTX_get@plt>
   2b448:	subs	r8, r0, #0
   2b44c:	beq	2b480 <__read_chk@plt+0x24ffc>
   2b450:	mov	r0, r5
   2b454:	bl	56bc <BN_CTX_get@plt>
   2b458:	subs	sl, r0, #0
   2b45c:	beq	2b480 <__read_chk@plt+0x24ffc>
   2b460:	mov	r0, r4
   2b464:	mov	r1, r8
   2b468:	mov	r2, r5
   2b46c:	bl	5d70 <EC_GROUP_get_order@plt>
   2b470:	cmp	r0, #1
   2b474:	beq	2b490 <__read_chk@plt+0x2500c>
   2b478:	mvn	r4, #21
   2b47c:	b	2b3f8 <__read_chk@plt+0x24f74>
   2b480:	mvn	r4, #1
   2b484:	b	2b3f8 <__read_chk@plt+0x24f74>
   2b488:	mvn	r0, #1
   2b48c:	b	2b404 <__read_chk@plt+0x24f80>
   2b490:	str	r5, [sp]
   2b494:	mov	r0, r4
   2b498:	mov	r1, r6
   2b49c:	mov	r2, r7
   2b4a0:	mov	r3, r9
   2b4a4:	bl	565c <EC_POINT_get_affine_coordinates_GFp@plt>
   2b4a8:	cmp	r0, #1
   2b4ac:	bne	2b478 <__read_chk@plt+0x24ff4>
   2b4b0:	mov	r0, r7
   2b4b4:	bl	5ff8 <BN_num_bits@plt>
   2b4b8:	mov	fp, r0
   2b4bc:	mov	r0, r8
   2b4c0:	bl	5ff8 <BN_num_bits@plt>
   2b4c4:	add	r0, r0, r0, lsr #31
   2b4c8:	cmp	fp, r0, asr #1
   2b4cc:	ble	2b3f4 <__read_chk@plt+0x24f70>
   2b4d0:	mov	r0, r9
   2b4d4:	bl	5ff8 <BN_num_bits@plt>
   2b4d8:	mov	fp, r0
   2b4dc:	mov	r0, r8
   2b4e0:	bl	5ff8 <BN_num_bits@plt>
   2b4e4:	add	r0, r0, r0, lsr #31
   2b4e8:	cmp	fp, r0, asr #1
   2b4ec:	ble	2b3f4 <__read_chk@plt+0x24f70>
   2b4f0:	mov	r0, r4
   2b4f4:	bl	61a8 <EC_POINT_new@plt>
   2b4f8:	subs	fp, r0, #0
   2b4fc:	beq	2b480 <__read_chk@plt+0x24ffc>
   2b500:	str	r8, [sp]
   2b504:	mov	r3, r6
   2b508:	str	r5, [sp, #4]
   2b50c:	mov	r0, r4
   2b510:	mov	r1, fp
   2b514:	mov	r2, #0
   2b518:	bl	5404 <EC_POINT_mul@plt>
   2b51c:	cmp	r0, #1
   2b520:	beq	2b540 <__read_chk@plt+0x250bc>
   2b524:	mvn	r4, #21
   2b528:	mov	r0, r5
   2b52c:	bl	62bc <BN_CTX_free@plt>
   2b530:	mov	r0, fp
   2b534:	bl	5704 <EC_POINT_free@plt>
   2b538:	mov	r0, r4
   2b53c:	b	2b404 <__read_chk@plt+0x24f80>
   2b540:	mov	r0, r4
   2b544:	mov	r1, fp
   2b548:	bl	54e8 <EC_POINT_is_at_infinity@plt>
   2b54c:	cmp	r0, #1
   2b550:	beq	2b55c <__read_chk@plt+0x250d8>
   2b554:	mvn	r4, #19
   2b558:	b	2b528 <__read_chk@plt+0x250a4>
   2b55c:	bl	61e4 <BN_value_one@plt>
   2b560:	mov	r1, r8
   2b564:	mov	r2, r0
   2b568:	mov	r0, sl
   2b56c:	bl	5a64 <BN_sub@plt>
   2b570:	cmp	r0, #0
   2b574:	beq	2b524 <__read_chk@plt+0x250a0>
   2b578:	mov	r0, r7
   2b57c:	mov	r1, sl
   2b580:	bl	5fd4 <BN_cmp@plt>
   2b584:	cmp	r0, #0
   2b588:	bge	2b554 <__read_chk@plt+0x250d0>
   2b58c:	mov	r0, r9
   2b590:	mov	r1, sl
   2b594:	bl	5fd4 <BN_cmp@plt>
   2b598:	cmp	r0, #0
   2b59c:	movlt	r4, #0
   2b5a0:	bge	2b554 <__read_chk@plt+0x250d0>
   2b5a4:	b	2b528 <__read_chk@plt+0x250a4>
   2b5a8:	ldr	r3, [pc, #2180]	; 2be34 <__read_chk@plt+0x259b0>
   2b5ac:	ldr	ip, [pc, #2180]	; 2be38 <__read_chk@plt+0x259b4>
   2b5b0:	add	r3, pc, r3
   2b5b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b5b8:	subs	r7, r1, #0
   2b5bc:	mov	r1, r3
   2b5c0:	mov	r8, r2
   2b5c4:	ldr	r6, [r1, ip]
   2b5c8:	sub	sp, sp, #84	; 0x54
   2b5cc:	mov	r3, #0
   2b5d0:	mov	r5, r0
   2b5d4:	str	r3, [sp, #28]
   2b5d8:	ldr	r2, [r6]
   2b5dc:	strne	r3, [r7]
   2b5e0:	str	r3, [sp, #32]
   2b5e4:	str	r3, [sp, #40]	; 0x28
   2b5e8:	str	r2, [sp, #76]	; 0x4c
   2b5ec:	bl	260f8 <__read_chk@plt+0x1fc74>
   2b5f0:	subs	sl, r0, #0
   2b5f4:	beq	2bc70 <__read_chk@plt+0x257ec>
   2b5f8:	mov	r0, r5
   2b5fc:	add	r1, sp, #28
   2b600:	mov	r2, #0
   2b604:	bl	2e644 <__read_chk@plt+0x281c0>
   2b608:	cmp	r0, #0
   2b60c:	bne	2ba00 <__read_chk@plt+0x2557c>
   2b610:	ldr	r0, [sp, #28]
   2b614:	bl	276d0 <__read_chk@plt+0x2124c>
   2b618:	cmp	r8, #0
   2b61c:	mov	r4, r0
   2b620:	bne	2b658 <__read_chk@plt+0x251d4>
   2b624:	ldr	r3, [pc, #2064]	; 2be3c <__read_chk@plt+0x259b8>
   2b628:	cmp	r0, #4
   2b62c:	add	r3, pc, r3
   2b630:	add	r3, r3, #24
   2b634:	bne	2b648 <__read_chk@plt+0x251c4>
   2b638:	b	2b690 <__read_chk@plt+0x2520c>
   2b63c:	cmp	r4, r2
   2b640:	add	r3, r3, #24
   2b644:	beq	2b698 <__read_chk@plt+0x25214>
   2b648:	ldr	r2, [r3, #8]
   2b64c:	mov	r1, r3
   2b650:	cmn	r2, #1
   2b654:	bne	2b63c <__read_chk@plt+0x251b8>
   2b658:	sub	r3, r4, #1
   2b65c:	cmp	r3, #9
   2b660:	addls	pc, pc, r3, lsl #2
   2b664:	b	2bab0 <__read_chk@plt+0x2562c>
   2b668:	b	2b7d4 <__read_chk@plt+0x25350>
   2b66c:	b	2b834 <__read_chk@plt+0x253b0>
   2b670:	b	2b8ec <__read_chk@plt+0x25468>
   2b674:	b	2b6c8 <__read_chk@plt+0x25244>
   2b678:	b	2b7bc <__read_chk@plt+0x25338>
   2b67c:	b	2b81c <__read_chk@plt+0x25398>
   2b680:	b	2b8d4 <__read_chk@plt+0x25450>
   2b684:	b	2b6b0 <__read_chk@plt+0x2522c>
   2b688:	b	2bab0 <__read_chk@plt+0x2562c>
   2b68c:	b	2b9e8 <__read_chk@plt+0x25564>
   2b690:	ldr	r1, [pc, #1960]	; 2be40 <__read_chk@plt+0x259bc>
   2b694:	add	r1, pc, r1
   2b698:	ldr	r3, [r1, #16]
   2b69c:	cmp	r3, #0
   2b6a0:	beq	2b658 <__read_chk@plt+0x251d4>
   2b6a4:	mov	r4, #0
   2b6a8:	mvn	r8, #18
   2b6ac:	b	2b8a8 <__read_chk@plt+0x25424>
   2b6b0:	mov	r1, #0
   2b6b4:	mov	r0, r5
   2b6b8:	mov	r2, r1
   2b6bc:	bl	2e4b4 <__read_chk@plt+0x28030>
   2b6c0:	cmp	r0, #0
   2b6c4:	bne	2ba00 <__read_chk@plt+0x2557c>
   2b6c8:	mov	r0, r5
   2b6cc:	add	r1, sp, #40	; 0x28
   2b6d0:	add	r2, sp, #36	; 0x24
   2b6d4:	bl	2e564 <__read_chk@plt+0x280e0>
   2b6d8:	subs	r8, r0, #0
   2b6dc:	bne	2baa8 <__read_chk@plt+0x25624>
   2b6e0:	ldr	r3, [sp, #36]	; 0x24
   2b6e4:	cmp	r3, #32
   2b6e8:	bne	2ba00 <__read_chk@plt+0x2557c>
   2b6ec:	mov	r0, r4
   2b6f0:	bl	28098 <__read_chk@plt+0x21c14>
   2b6f4:	subs	r4, r0, #0
   2b6f8:	beq	2bc70 <__read_chk@plt+0x257ec>
   2b6fc:	ldr	r3, [sp, #40]	; 0x28
   2b700:	mov	r9, r8
   2b704:	str	r8, [sp, #40]	; 0x28
   2b708:	str	r3, [r4, #28]
   2b70c:	ldr	r1, [r4]
   2b710:	cmp	r1, #4
   2b714:	beq	2ba0c <__read_chk@plt+0x25588>
   2b718:	ldr	r3, [pc, #1828]	; 2be44 <__read_chk@plt+0x259c0>
   2b71c:	add	r3, pc, r3
   2b720:	add	r3, r3, #24
   2b724:	b	2b734 <__read_chk@plt+0x252b0>
   2b728:	cmp	r1, r2
   2b72c:	add	r3, r3, #24
   2b730:	beq	2ba14 <__read_chk@plt+0x25590>
   2b734:	ldr	r2, [r3, #8]
   2b738:	mov	r0, r3
   2b73c:	cmn	r2, #1
   2b740:	bne	2b728 <__read_chk@plt+0x252a4>
   2b744:	mov	r0, r5
   2b748:	bl	265d8 <__read_chk@plt+0x20154>
   2b74c:	cmp	r0, #0
   2b750:	bne	2bc84 <__read_chk@plt+0x25800>
   2b754:	cmp	r7, #0
   2b758:	moveq	r8, r7
   2b75c:	strne	r4, [r7]
   2b760:	movne	r8, r0
   2b764:	movne	r4, r0
   2b768:	mov	r0, sl
   2b76c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2b770:	mov	r0, r4
   2b774:	bl	27e40 <__read_chk@plt+0x219bc>
   2b778:	ldr	r0, [sp, #28]
   2b77c:	bl	55a8 <free@plt>
   2b780:	ldr	r0, [sp, #32]
   2b784:	bl	55a8 <free@plt>
   2b788:	ldr	r0, [sp, #40]	; 0x28
   2b78c:	bl	55a8 <free@plt>
   2b790:	cmp	r9, #0
   2b794:	beq	2b7a0 <__read_chk@plt+0x2531c>
   2b798:	mov	r0, r9
   2b79c:	bl	5704 <EC_POINT_free@plt>
   2b7a0:	ldr	r2, [sp, #76]	; 0x4c
   2b7a4:	mov	r0, r8
   2b7a8:	ldr	r3, [r6]
   2b7ac:	cmp	r2, r3
   2b7b0:	bne	2bcac <__read_chk@plt+0x25828>
   2b7b4:	add	sp, sp, #84	; 0x54
   2b7b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b7bc:	mov	r1, #0
   2b7c0:	mov	r0, r5
   2b7c4:	mov	r2, r1
   2b7c8:	bl	2e4b4 <__read_chk@plt+0x28030>
   2b7cc:	cmp	r0, #0
   2b7d0:	bne	2ba00 <__read_chk@plt+0x2557c>
   2b7d4:	mov	r0, r4
   2b7d8:	bl	28098 <__read_chk@plt+0x21c14>
   2b7dc:	subs	r4, r0, #0
   2b7e0:	beq	2bc70 <__read_chk@plt+0x257ec>
   2b7e4:	ldr	r3, [r4, #8]
   2b7e8:	mov	r0, r5
   2b7ec:	ldr	r1, [r3, #20]
   2b7f0:	bl	2f604 <__read_chk@plt+0x29180>
   2b7f4:	cmp	r0, #0
   2b7f8:	bne	2b8a4 <__read_chk@plt+0x25420>
   2b7fc:	ldr	r3, [r4, #8]
   2b800:	mov	r0, r5
   2b804:	ldr	r1, [r3, #16]
   2b808:	bl	2f604 <__read_chk@plt+0x29180>
   2b80c:	cmp	r0, #0
   2b810:	bne	2b8a4 <__read_chk@plt+0x25420>
   2b814:	mov	r9, r0
   2b818:	b	2b70c <__read_chk@plt+0x25288>
   2b81c:	mov	r1, #0
   2b820:	mov	r0, r5
   2b824:	mov	r2, r1
   2b828:	bl	2e4b4 <__read_chk@plt+0x28030>
   2b82c:	cmp	r0, #0
   2b830:	bne	2ba00 <__read_chk@plt+0x2557c>
   2b834:	mov	r0, r4
   2b838:	bl	28098 <__read_chk@plt+0x21c14>
   2b83c:	subs	r4, r0, #0
   2b840:	beq	2bc70 <__read_chk@plt+0x257ec>
   2b844:	ldr	r3, [r4, #12]
   2b848:	mov	r0, r5
   2b84c:	ldr	r1, [r3, #12]
   2b850:	bl	2f604 <__read_chk@plt+0x29180>
   2b854:	cmp	r0, #0
   2b858:	bne	2b8a4 <__read_chk@plt+0x25420>
   2b85c:	ldr	r3, [r4, #12]
   2b860:	mov	r0, r5
   2b864:	ldr	r1, [r3, #16]
   2b868:	bl	2f604 <__read_chk@plt+0x29180>
   2b86c:	cmp	r0, #0
   2b870:	bne	2b8a4 <__read_chk@plt+0x25420>
   2b874:	ldr	r3, [r4, #12]
   2b878:	mov	r0, r5
   2b87c:	ldr	r1, [r3, #20]
   2b880:	bl	2f604 <__read_chk@plt+0x29180>
   2b884:	cmp	r0, #0
   2b888:	bne	2b8a4 <__read_chk@plt+0x25420>
   2b88c:	ldr	r3, [r4, #12]
   2b890:	mov	r0, r5
   2b894:	ldr	r1, [r3, #24]
   2b898:	bl	2f604 <__read_chk@plt+0x29180>
   2b89c:	cmp	r0, #0
   2b8a0:	beq	2b814 <__read_chk@plt+0x25390>
   2b8a4:	mvn	r8, #3
   2b8a8:	mov	r0, sl
   2b8ac:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2b8b0:	mov	r0, r4
   2b8b4:	bl	27e40 <__read_chk@plt+0x219bc>
   2b8b8:	ldr	r0, [sp, #28]
   2b8bc:	bl	55a8 <free@plt>
   2b8c0:	ldr	r0, [sp, #32]
   2b8c4:	bl	55a8 <free@plt>
   2b8c8:	ldr	r0, [sp, #40]	; 0x28
   2b8cc:	bl	55a8 <free@plt>
   2b8d0:	b	2b7a0 <__read_chk@plt+0x2531c>
   2b8d4:	mov	r1, #0
   2b8d8:	mov	r0, r5
   2b8dc:	mov	r2, r1
   2b8e0:	bl	2e4b4 <__read_chk@plt+0x28030>
   2b8e4:	cmp	r0, #0
   2b8e8:	bne	2ba00 <__read_chk@plt+0x2557c>
   2b8ec:	mov	r0, r4
   2b8f0:	bl	28098 <__read_chk@plt+0x21c14>
   2b8f4:	subs	r4, r0, #0
   2b8f8:	beq	2bc70 <__read_chk@plt+0x257ec>
   2b8fc:	ldr	r0, [sp, #28]
   2b900:	bl	27744 <__read_chk@plt+0x212c0>
   2b904:	add	r1, sp, #32
   2b908:	mov	r2, #0
   2b90c:	str	r0, [r4, #16]
   2b910:	mov	r0, r5
   2b914:	bl	2e644 <__read_chk@plt+0x281c0>
   2b918:	cmp	r0, #0
   2b91c:	bne	2b8a4 <__read_chk@plt+0x25420>
   2b920:	ldr	r0, [sp, #32]
   2b924:	bl	27b88 <__read_chk@plt+0x21704>
   2b928:	ldr	r3, [r4, #16]
   2b92c:	cmp	r3, r0
   2b930:	bne	2bc7c <__read_chk@plt+0x257f8>
   2b934:	ldr	r0, [r4, #20]
   2b938:	cmp	r0, #0
   2b93c:	beq	2b948 <__read_chk@plt+0x254c4>
   2b940:	bl	6124 <EC_KEY_free@plt>
   2b944:	ldr	r3, [r4, #16]
   2b948:	mov	r0, r3
   2b94c:	bl	61c0 <EC_KEY_new_by_curve_name@plt>
   2b950:	cmp	r0, #0
   2b954:	str	r0, [r4, #20]
   2b958:	beq	2bca4 <__read_chk@plt+0x25820>
   2b95c:	bl	5ee4 <EC_KEY_get0_group@plt>
   2b960:	bl	61a8 <EC_POINT_new@plt>
   2b964:	subs	r9, r0, #0
   2b968:	beq	2bc9c <__read_chk@plt+0x25818>
   2b96c:	ldr	r0, [r4, #20]
   2b970:	bl	5ee4 <EC_KEY_get0_group@plt>
   2b974:	mov	r1, r9
   2b978:	mov	r2, r0
   2b97c:	mov	r0, r5
   2b980:	bl	2f730 <__read_chk@plt+0x292ac>
   2b984:	cmp	r0, #0
   2b988:	bne	2bc8c <__read_chk@plt+0x25808>
   2b98c:	ldr	r0, [r4, #20]
   2b990:	bl	5ee4 <EC_KEY_get0_group@plt>
   2b994:	mov	r1, r9
   2b998:	bl	2b3bc <__read_chk@plt+0x24f38>
   2b99c:	cmp	r0, #0
   2b9a0:	bne	2bc94 <__read_chk@plt+0x25810>
   2b9a4:	ldr	r0, [r4, #20]
   2b9a8:	mov	r1, r9
   2b9ac:	bl	5620 <EC_KEY_set_public_key@plt>
   2b9b0:	cmp	r0, #1
   2b9b4:	beq	2b70c <__read_chk@plt+0x25288>
   2b9b8:	mvn	r8, #1
   2b9bc:	mov	r0, sl
   2b9c0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2b9c4:	mov	r0, r4
   2b9c8:	bl	27e40 <__read_chk@plt+0x219bc>
   2b9cc:	ldr	r0, [sp, #28]
   2b9d0:	bl	55a8 <free@plt>
   2b9d4:	ldr	r0, [sp, #32]
   2b9d8:	bl	55a8 <free@plt>
   2b9dc:	ldr	r0, [sp, #40]	; 0x28
   2b9e0:	bl	55a8 <free@plt>
   2b9e4:	b	2b798 <__read_chk@plt+0x25314>
   2b9e8:	mov	r0, #10
   2b9ec:	bl	28098 <__read_chk@plt+0x21c14>
   2b9f0:	subs	r4, r0, #0
   2b9f4:	beq	2bc70 <__read_chk@plt+0x257ec>
   2b9f8:	mov	r9, #0
   2b9fc:	b	2b70c <__read_chk@plt+0x25288>
   2ba00:	mov	r4, #0
   2ba04:	mvn	r8, #3
   2ba08:	b	2b8a8 <__read_chk@plt+0x25424>
   2ba0c:	ldr	r0, [pc, #1076]	; 2be48 <__read_chk@plt+0x259c4>
   2ba10:	add	r0, pc, r0
   2ba14:	ldr	r3, [r0, #16]
   2ba18:	cmp	r3, #0
   2ba1c:	beq	2b744 <__read_chk@plt+0x252c0>
   2ba20:	ldr	r2, [r4, #32]
   2ba24:	mov	r3, #0
   2ba28:	mov	r1, sl
   2ba2c:	str	r3, [sp, #44]	; 0x2c
   2ba30:	str	r3, [sp, #48]	; 0x30
   2ba34:	str	r3, [sp, #52]	; 0x34
   2ba38:	str	r3, [sp, #56]	; 0x38
   2ba3c:	str	r3, [sp, #60]	; 0x3c
   2ba40:	str	r3, [sp, #64]	; 0x40
   2ba44:	str	r3, [sp, #68]	; 0x44
   2ba48:	ldr	r0, [r2]
   2ba4c:	bl	2e8ac <__read_chk@plt+0x28428>
   2ba50:	subs	r8, r0, #0
   2ba54:	bne	2b768 <__read_chk@plt+0x252e4>
   2ba58:	ldr	r1, [r4, #32]
   2ba5c:	mov	r0, r5
   2ba60:	add	r1, r1, #8
   2ba64:	bl	2e224 <__read_chk@plt+0x27da0>
   2ba68:	cmp	r0, #0
   2ba6c:	beq	2babc <__read_chk@plt+0x25638>
   2ba70:	mvn	r8, #3
   2ba74:	ldr	r0, [sp, #56]	; 0x38
   2ba78:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2ba7c:	ldr	r0, [sp, #48]	; 0x30
   2ba80:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2ba84:	ldr	r0, [sp, #52]	; 0x34
   2ba88:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2ba8c:	ldr	r0, [sp, #44]	; 0x2c
   2ba90:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2ba94:	ldr	r0, [sp, #60]	; 0x3c
   2ba98:	bl	55a8 <free@plt>
   2ba9c:	cmp	r8, #0
   2baa0:	beq	2b744 <__read_chk@plt+0x252c0>
   2baa4:	b	2b768 <__read_chk@plt+0x252e4>
   2baa8:	mov	r4, #0
   2baac:	b	2b8a8 <__read_chk@plt+0x25424>
   2bab0:	mov	r4, #0
   2bab4:	mvn	r8, #13
   2bab8:	b	2b8a8 <__read_chk@plt+0x25424>
   2babc:	ldr	r1, [r4, #32]
   2bac0:	mov	r0, r5
   2bac4:	add	r1, r1, #4
   2bac8:	bl	2e320 <__read_chk@plt+0x27e9c>
   2bacc:	cmp	r0, #0
   2bad0:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bad4:	ldr	r1, [r4, #32]
   2bad8:	mov	r0, r5
   2badc:	add	r2, sp, #68	; 0x44
   2bae0:	add	r1, r1, #16
   2bae4:	bl	2e644 <__read_chk@plt+0x281c0>
   2bae8:	cmp	r0, #0
   2baec:	bne	2ba70 <__read_chk@plt+0x255ec>
   2baf0:	mov	r0, r5
   2baf4:	add	r1, sp, #44	; 0x2c
   2baf8:	bl	2ed78 <__read_chk@plt+0x288f4>
   2bafc:	cmp	r0, #0
   2bb00:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bb04:	ldr	r1, [r4, #32]
   2bb08:	mov	r0, r5
   2bb0c:	add	r1, r1, #32
   2bb10:	bl	2e224 <__read_chk@plt+0x27da0>
   2bb14:	cmp	r0, #0
   2bb18:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bb1c:	ldr	r1, [r4, #32]
   2bb20:	mov	r0, r5
   2bb24:	add	r1, r1, #40	; 0x28
   2bb28:	bl	2e224 <__read_chk@plt+0x27da0>
   2bb2c:	cmp	r0, #0
   2bb30:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bb34:	mov	r0, r5
   2bb38:	add	r1, sp, #48	; 0x30
   2bb3c:	bl	2ed78 <__read_chk@plt+0x288f4>
   2bb40:	cmp	r0, #0
   2bb44:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bb48:	mov	r0, r5
   2bb4c:	add	r1, sp, #52	; 0x34
   2bb50:	bl	2ed78 <__read_chk@plt+0x288f4>
   2bb54:	cmp	r0, #0
   2bb58:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bb5c:	mov	r1, #0
   2bb60:	mov	r0, r5
   2bb64:	mov	r2, r1
   2bb68:	bl	2e4b4 <__read_chk@plt+0x28030>
   2bb6c:	cmp	r0, #0
   2bb70:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bb74:	mov	r0, r5
   2bb78:	add	r1, sp, #56	; 0x38
   2bb7c:	bl	2ed78 <__read_chk@plt+0x288f4>
   2bb80:	cmp	r0, #0
   2bb84:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bb88:	ldr	r3, [r4, #32]
   2bb8c:	ldr	r0, [r3]
   2bb90:	bl	265d8 <__read_chk@plt+0x20154>
   2bb94:	mov	r8, r0
   2bb98:	mov	r0, r5
   2bb9c:	bl	265d8 <__read_chk@plt+0x20154>
   2bba0:	add	r1, sp, #60	; 0x3c
   2bba4:	add	r2, sp, #64	; 0x40
   2bba8:	rsb	r8, r0, r8
   2bbac:	mov	r0, r5
   2bbb0:	str	r8, [sp, #20]
   2bbb4:	bl	2e564 <__read_chk@plt+0x280e0>
   2bbb8:	cmp	r0, #0
   2bbbc:	bne	2ba70 <__read_chk@plt+0x255ec>
   2bbc0:	ldr	r3, [r4, #32]
   2bbc4:	ldr	r3, [r3, #4]
   2bbc8:	sub	r3, r3, #1
   2bbcc:	cmp	r3, #1
   2bbd0:	mvnhi	r8, #17
   2bbd4:	bhi	2ba74 <__read_chk@plt+0x255f0>
   2bbd8:	add	r8, sp, #72	; 0x48
   2bbdc:	mov	fp, r4
   2bbe0:	ldr	r0, [sp, #44]	; 0x2c
   2bbe4:	bl	265d8 <__read_chk@plt+0x20154>
   2bbe8:	cmp	r0, #0
   2bbec:	beq	2bcd8 <__read_chk@plt+0x25854>
   2bbf0:	ldr	r3, [fp, #32]
   2bbf4:	mov	r0, #0
   2bbf8:	str	r0, [sp, #72]	; 0x48
   2bbfc:	ldr	r3, [r3, #20]
   2bc00:	cmp	r3, #255	; 0xff
   2bc04:	bhi	2bcd0 <__read_chk@plt+0x2584c>
   2bc08:	ldr	r0, [sp, #44]	; 0x2c
   2bc0c:	mov	r1, r8
   2bc10:	mov	r2, #0
   2bc14:	bl	2e644 <__read_chk@plt+0x281c0>
   2bc18:	cmp	r0, #0
   2bc1c:	bne	2bcd0 <__read_chk@plt+0x2584c>
   2bc20:	ldr	r4, [fp, #32]
   2bc24:	mov	r2, #4
   2bc28:	ldr	ip, [r4, #24]
   2bc2c:	ldr	r1, [r4, #20]
   2bc30:	mov	r0, ip
   2bc34:	add	r1, r1, #1
   2bc38:	str	ip, [sp, #16]
   2bc3c:	bl	7a9d4 <__read_chk@plt+0x74550>
   2bc40:	str	r0, [r4, #24]
   2bc44:	ldr	r3, [fp, #32]
   2bc48:	ldr	ip, [sp, #16]
   2bc4c:	ldr	r2, [r3, #24]
   2bc50:	cmp	r2, #0
   2bc54:	beq	2bcb0 <__read_chk@plt+0x2582c>
   2bc58:	ldr	r1, [r3, #20]
   2bc5c:	ldr	r0, [sp, #72]	; 0x48
   2bc60:	add	ip, r1, #1
   2bc64:	str	ip, [r3, #20]
   2bc68:	str	r0, [r2, r1, lsl #2]
   2bc6c:	b	2bbe0 <__read_chk@plt+0x2575c>
   2bc70:	mov	r4, #0
   2bc74:	mvn	r8, #1
   2bc78:	b	2b8a8 <__read_chk@plt+0x25424>
   2bc7c:	mvn	r8, #14
   2bc80:	b	2b8a8 <__read_chk@plt+0x25424>
   2bc84:	mvn	r8, #3
   2bc88:	b	2b768 <__read_chk@plt+0x252e4>
   2bc8c:	mvn	r8, #3
   2bc90:	b	2b9bc <__read_chk@plt+0x25538>
   2bc94:	mvn	r8, #19
   2bc98:	b	2b9bc <__read_chk@plt+0x25538>
   2bc9c:	mvn	r8, #1
   2bca0:	b	2b8a8 <__read_chk@plt+0x25424>
   2bca4:	mvn	r8, #11
   2bca8:	b	2b8a8 <__read_chk@plt+0x25424>
   2bcac:	bl	5d64 <__stack_chk_fail@plt>
   2bcb0:	mov	r4, fp
   2bcb4:	ldr	r0, [sp, #72]	; 0x48
   2bcb8:	mov	fp, ip
   2bcbc:	bl	55a8 <free@plt>
   2bcc0:	ldr	r3, [r4, #32]
   2bcc4:	mvn	r8, #1
   2bcc8:	str	fp, [r3, #24]
   2bccc:	b	2ba74 <__read_chk@plt+0x255f0>
   2bcd0:	mov	r4, fp
   2bcd4:	b	2ba70 <__read_chk@plt+0x255ec>
   2bcd8:	ldr	r3, [fp, #32]
   2bcdc:	mov	r4, fp
   2bce0:	ldr	r1, [sp, #48]	; 0x30
   2bce4:	ldr	r0, [r3, #48]	; 0x30
   2bce8:	bl	2e8ac <__read_chk@plt+0x28428>
   2bcec:	subs	r8, r0, #0
   2bcf0:	bne	2ba74 <__read_chk@plt+0x255f0>
   2bcf4:	ldr	r1, [sp, #52]	; 0x34
   2bcf8:	cmp	r1, #0
   2bcfc:	beq	2bd14 <__read_chk@plt+0x25890>
   2bd00:	ldr	r3, [fp, #32]
   2bd04:	ldr	r0, [r3, #52]	; 0x34
   2bd08:	bl	2e8ac <__read_chk@plt+0x28428>
   2bd0c:	subs	r8, r0, #0
   2bd10:	bne	2ba74 <__read_chk@plt+0x255f0>
   2bd14:	ldr	r0, [sp, #48]	; 0x30
   2bd18:	bl	265d8 <__read_chk@plt+0x20154>
   2bd1c:	cmp	r0, #0
   2bd20:	beq	2bd64 <__read_chk@plt+0x258e0>
   2bd24:	mov	r1, #0
   2bd28:	ldr	r0, [sp, #48]	; 0x30
   2bd2c:	mov	r2, r1
   2bd30:	bl	2e4b4 <__read_chk@plt+0x28030>
   2bd34:	subs	r1, r0, #0
   2bd38:	bne	2bd50 <__read_chk@plt+0x258cc>
   2bd3c:	ldr	r0, [sp, #48]	; 0x30
   2bd40:	mov	r2, r1
   2bd44:	bl	2e4b4 <__read_chk@plt+0x28030>
   2bd48:	cmp	r0, #0
   2bd4c:	beq	2bd14 <__read_chk@plt+0x25890>
   2bd50:	ldr	r3, [r4, #32]
   2bd54:	mvn	r8, #3
   2bd58:	ldr	r0, [r3, #48]	; 0x30
   2bd5c:	bl	2634c <__read_chk@plt+0x1fec8>
   2bd60:	b	2ba74 <__read_chk@plt+0x255f0>
   2bd64:	ldr	r0, [sp, #52]	; 0x34
   2bd68:	cmp	r0, #0
   2bd6c:	beq	2bdbc <__read_chk@plt+0x25938>
   2bd70:	bl	265d8 <__read_chk@plt+0x20154>
   2bd74:	cmp	r0, #0
   2bd78:	beq	2bdbc <__read_chk@plt+0x25938>
   2bd7c:	mov	r1, #0
   2bd80:	ldr	r0, [sp, #52]	; 0x34
   2bd84:	mov	r2, r1
   2bd88:	bl	2e4b4 <__read_chk@plt+0x28030>
   2bd8c:	subs	r1, r0, #0
   2bd90:	bne	2bda8 <__read_chk@plt+0x25924>
   2bd94:	ldr	r0, [sp, #52]	; 0x34
   2bd98:	mov	r2, r1
   2bd9c:	bl	2e4b4 <__read_chk@plt+0x28030>
   2bda0:	cmp	r0, #0
   2bda4:	beq	2bd64 <__read_chk@plt+0x258e0>
   2bda8:	ldr	r3, [r4, #32]
   2bdac:	mvn	r8, #3
   2bdb0:	ldr	r0, [r3, #52]	; 0x34
   2bdb4:	bl	2634c <__read_chk@plt+0x1fec8>
   2bdb8:	b	2ba74 <__read_chk@plt+0x255f0>
   2bdbc:	ldr	r1, [r4, #32]
   2bdc0:	mov	r2, #0
   2bdc4:	ldr	r0, [sp, #56]	; 0x38
   2bdc8:	add	r1, r1, #56	; 0x38
   2bdcc:	bl	2b5a8 <__read_chk@plt+0x25124>
   2bdd0:	subs	fp, r0, #0
   2bdd4:	beq	2bde0 <__read_chk@plt+0x2595c>
   2bdd8:	mvn	r8, #18
   2bddc:	b	2ba74 <__read_chk@plt+0x255f0>
   2bde0:	ldr	r3, [r4, #32]
   2bde4:	ldr	r8, [r3, #56]	; 0x38
   2bde8:	ldr	r2, [r8]
   2bdec:	sub	r2, r2, #1
   2bdf0:	cmp	r2, #3
   2bdf4:	bhi	2bdd8 <__read_chk@plt+0x25954>
   2bdf8:	ldr	r1, [sp, #60]	; 0x3c
   2bdfc:	ldr	r2, [sp, #64]	; 0x40
   2be00:	ldr	r0, [r3]
   2be04:	str	r1, [sp, #16]
   2be08:	str	r2, [sp, #12]
   2be0c:	bl	26778 <__read_chk@plt+0x202f4>
   2be10:	ldr	r1, [sp, #16]
   2be14:	ldr	r2, [sp, #12]
   2be18:	mov	r3, r0
   2be1c:	ldr	r0, [sp, #20]
   2be20:	stm	sp, {r0, fp}
   2be24:	mov	r0, r8
   2be28:	bl	29d78 <__read_chk@plt+0x238f4>
   2be2c:	mov	r8, r0
   2be30:	b	2ba74 <__read_chk@plt+0x255f0>
   2be34:	andeq	r5, r9, ip, asr #6
   2be38:	andeq	r0, r0, r8, asr #11
   2be3c:	andeq	r4, r9, r4, lsl r3
   2be40:	andeq	r4, r9, ip, lsr #5
   2be44:	andeq	r4, r9, r4, lsr #4
   2be48:	andeq	r3, r9, r0, lsr pc
   2be4c:	push	{r3, r4, r5, lr}
   2be50:	mov	r4, r2
   2be54:	bl	25dc0 <__read_chk@plt+0x1f93c>
   2be58:	subs	r5, r0, #0
   2be5c:	beq	2be80 <__read_chk@plt+0x259fc>
   2be60:	mov	r1, r4
   2be64:	mov	r2, #1
   2be68:	bl	2b5a8 <__read_chk@plt+0x25124>
   2be6c:	mov	r4, r0
   2be70:	mov	r0, r5
   2be74:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2be78:	mov	r0, r4
   2be7c:	pop	{r3, r4, r5, pc}
   2be80:	mvn	r0, #1
   2be84:	pop	{r3, r4, r5, pc}
   2be88:	ldr	r3, [pc, #1272]	; 2c388 <__read_chk@plt+0x25f04>
   2be8c:	ldr	r2, [pc, #1272]	; 2c38c <__read_chk@plt+0x25f08>
   2be90:	add	r3, pc, r3
   2be94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2be98:	subs	r4, r0, #0
   2be9c:	ldr	r5, [r3, r2]
   2bea0:	sub	sp, sp, #20
   2bea4:	mov	r6, r1
   2bea8:	ldr	r3, [r5]
   2beac:	str	r3, [sp, #12]
   2beb0:	beq	2c0e4 <__read_chk@plt+0x25c60>
   2beb4:	ldr	r7, [r4]
   2beb8:	ldr	sl, [r1]
   2bebc:	cmp	r7, #10
   2bec0:	addls	pc, pc, r7, lsl #2
   2bec4:	b	2c0e4 <__read_chk@plt+0x25c60>
   2bec8:	b	2bf3c <__read_chk@plt+0x25ab8>
   2becc:	b	2bef4 <__read_chk@plt+0x25a70>
   2bed0:	b	2bef4 <__read_chk@plt+0x25a70>
   2bed4:	b	2bef4 <__read_chk@plt+0x25a70>
   2bed8:	b	2bef4 <__read_chk@plt+0x25a70>
   2bedc:	b	2bef4 <__read_chk@plt+0x25a70>
   2bee0:	b	2bef4 <__read_chk@plt+0x25a70>
   2bee4:	b	2bef4 <__read_chk@plt+0x25a70>
   2bee8:	b	2bef4 <__read_chk@plt+0x25a70>
   2beec:	b	2c0e4 <__read_chk@plt+0x25c60>
   2bef0:	b	2bef4 <__read_chk@plt+0x25a70>
   2bef4:	mov	r0, sl
   2bef8:	mov	r1, #32
   2befc:	bl	640c <strchr@plt>
   2bf00:	subs	r9, r0, #0
   2bf04:	beq	2c168 <__read_chk@plt+0x25ce4>
   2bf08:	mov	r3, #0
   2bf0c:	mov	r0, sl
   2bf10:	strb	r3, [r9]
   2bf14:	bl	276d0 <__read_chk@plt+0x2124c>
   2bf18:	sub	r8, r0, #5
   2bf1c:	mov	fp, r0
   2bf20:	cmp	r8, #3
   2bf24:	addls	pc, pc, r8, lsl #2
   2bf28:	b	2bfd8 <__read_chk@plt+0x25b54>
   2bf2c:	b	2bfe0 <__read_chk@plt+0x25b5c>
   2bf30:	b	2bfe0 <__read_chk@plt+0x25b5c>
   2bf34:	b	2c170 <__read_chk@plt+0x25cec>
   2bf38:	b	2bfe0 <__read_chk@plt+0x25b5c>
   2bf3c:	add	r8, sp, #8
   2bf40:	mov	r0, sl
   2bf44:	mov	r2, #10
   2bf48:	mov	r1, r8
   2bf4c:	bl	58fc <strtoul@plt>
   2bf50:	ldrb	r3, [sl]
   2bf54:	cmp	r3, #0
   2bf58:	mov	r9, r0
   2bf5c:	beq	2c168 <__read_chk@plt+0x25ce4>
   2bf60:	ldr	r3, [sp, #8]
   2bf64:	ldr	r0, [pc, #1060]	; 2c390 <__read_chk@plt+0x25f0c>
   2bf68:	ldrb	r1, [r3]
   2bf6c:	add	r0, pc, r0
   2bf70:	bl	640c <strchr@plt>
   2bf74:	cmp	r0, #0
   2bf78:	beq	2c168 <__read_chk@plt+0x25ce4>
   2bf7c:	sub	r3, r9, #1
   2bf80:	cmp	r3, #16384	; 0x4000
   2bf84:	bcs	2c168 <__read_chk@plt+0x25ce4>
   2bf88:	ldr	r3, [r4, #8]
   2bf8c:	mov	r0, r8
   2bf90:	ldr	r1, [r3, #20]
   2bf94:	bl	27444 <__read_chk@plt+0x20fc0>
   2bf98:	cmp	r0, #0
   2bf9c:	blt	2c110 <__read_chk@plt+0x25c8c>
   2bfa0:	ldr	r3, [r4, #8]
   2bfa4:	mov	r0, r8
   2bfa8:	ldr	r1, [r3, #16]
   2bfac:	bl	27444 <__read_chk@plt+0x20fc0>
   2bfb0:	cmp	r0, #0
   2bfb4:	blt	2c110 <__read_chk@plt+0x25c8c>
   2bfb8:	ldr	r3, [r4, #8]
   2bfbc:	ldr	r0, [r3, #16]
   2bfc0:	bl	5ff8 <BN_num_bits@plt>
   2bfc4:	cmp	r0, r9
   2bfc8:	bne	2c354 <__read_chk@plt+0x25ed0>
   2bfcc:	ldr	r3, [sp, #8]
   2bfd0:	str	r3, [r6]
   2bfd4:	b	2c0e8 <__read_chk@plt+0x25c64>
   2bfd8:	cmp	r0, #3
   2bfdc:	beq	2c170 <__read_chk@plt+0x25cec>
   2bfe0:	mvn	sl, #0
   2bfe4:	cmp	fp, #10
   2bfe8:	mov	r3, #32
   2bfec:	strb	r3, [r9]
   2bff0:	beq	2c168 <__read_chk@plt+0x25ce4>
   2bff4:	ldrb	r3, [r9, #1]
   2bff8:	add	r9, r9, #1
   2bffc:	cmp	r3, #0
   2c000:	beq	2c168 <__read_chk@plt+0x25ce4>
   2c004:	ldr	r3, [r4]
   2c008:	cmp	r3, #10
   2c00c:	beq	2c018 <__read_chk@plt+0x25b94>
   2c010:	cmp	fp, r3
   2c014:	bne	2c2e4 <__read_chk@plt+0x25e60>
   2c018:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2c01c:	subs	r7, r0, #0
   2c020:	beq	2c36c <__read_chk@plt+0x25ee8>
   2c024:	mov	r0, r9
   2c028:	mov	r1, #32
   2c02c:	bl	640c <strchr@plt>
   2c030:	cmp	r0, #0
   2c034:	beq	2c2d0 <__read_chk@plt+0x25e4c>
   2c038:	ldrb	r3, [r0, #1]
   2c03c:	mov	r2, #0
   2c040:	add	r1, r0, #1
   2c044:	strb	r2, [r0]
   2c048:	cmp	r3, #32
   2c04c:	cmpne	r3, #9
   2c050:	bne	2c06c <__read_chk@plt+0x25be8>
   2c054:	add	r3, r0, #2
   2c058:	mov	r1, r3
   2c05c:	ldrb	r2, [r3], #1
   2c060:	cmp	r2, #32
   2c064:	cmpne	r2, #9
   2c068:	beq	2c058 <__read_chk@plt+0x25bd4>
   2c06c:	str	r1, [sp, #8]
   2c070:	mov	r1, r9
   2c074:	mov	r0, r7
   2c078:	bl	2f418 <__read_chk@plt+0x28f94>
   2c07c:	subs	r3, r0, #0
   2c080:	mov	r0, r7
   2c084:	bne	2c104 <__read_chk@plt+0x25c80>
   2c088:	bl	26778 <__read_chk@plt+0x202f4>
   2c08c:	mov	r9, r0
   2c090:	mov	r0, r7
   2c094:	bl	265d8 <__read_chk@plt+0x20154>
   2c098:	add	r2, sp, #4
   2c09c:	mov	r1, r0
   2c0a0:	mov	r0, r9
   2c0a4:	bl	2be4c <__read_chk@plt+0x259c8>
   2c0a8:	subs	r3, r0, #0
   2c0ac:	mov	r0, r7
   2c0b0:	bne	2c104 <__read_chk@plt+0x25c80>
   2c0b4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2c0b8:	ldr	ip, [sp, #4]
   2c0bc:	ldr	r3, [ip]
   2c0c0:	cmp	fp, r3
   2c0c4:	bne	2c35c <__read_chk@plt+0x25ed8>
   2c0c8:	cmp	r8, #3
   2c0cc:	addls	pc, pc, r8, lsl #2
   2c0d0:	b	2c18c <__read_chk@plt+0x25d08>
   2c0d4:	b	2c118 <__read_chk@plt+0x25c94>
   2c0d8:	b	2c118 <__read_chk@plt+0x25c94>
   2c0dc:	b	2c194 <__read_chk@plt+0x25d10>
   2c0e0:	b	2c118 <__read_chk@plt+0x25c94>
   2c0e4:	mvn	r7, #9
   2c0e8:	ldr	r2, [sp, #12]
   2c0ec:	mov	r0, r7
   2c0f0:	ldr	r3, [r5]
   2c0f4:	cmp	r2, r3
   2c0f8:	bne	2c384 <__read_chk@plt+0x25f00>
   2c0fc:	add	sp, sp, #20
   2c100:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c104:	mov	r7, r3
   2c108:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2c10c:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c110:	mov	r7, r0
   2c114:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c118:	str	fp, [r4]
   2c11c:	ldr	r3, [pc, #624]	; 2c394 <__read_chk@plt+0x25f10>
   2c120:	add	r3, pc, r3
   2c124:	add	r3, r3, #24
   2c128:	b	2c138 <__read_chk@plt+0x25cb4>
   2c12c:	cmp	fp, r2
   2c130:	add	r3, r3, #24
   2c134:	beq	2c1b4 <__read_chk@plt+0x25d30>
   2c138:	ldr	r2, [r3, #8]
   2c13c:	mov	r1, r3
   2c140:	cmn	r2, #1
   2c144:	bne	2c12c <__read_chk@plt+0x25ca8>
   2c148:	sub	r3, fp, #5
   2c14c:	cmp	r3, #3
   2c150:	addls	pc, pc, r3, lsl #2
   2c154:	b	2c32c <__read_chk@plt+0x25ea8>
   2c158:	b	2c268 <__read_chk@plt+0x25de4>
   2c15c:	b	2c23c <__read_chk@plt+0x25db8>
   2c160:	b	2c294 <__read_chk@plt+0x25e10>
   2c164:	b	2c208 <__read_chk@plt+0x25d84>
   2c168:	mvn	r7, #3
   2c16c:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c170:	mov	r0, sl
   2c174:	bl	27744 <__read_chk@plt+0x212c0>
   2c178:	cmn	r0, #1
   2c17c:	mov	sl, r0
   2c180:	bne	2bfe4 <__read_chk@plt+0x25b60>
   2c184:	mvn	r7, #11
   2c188:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c18c:	cmp	fp, #3
   2c190:	bne	2c1a0 <__read_chk@plt+0x25d1c>
   2c194:	ldr	r3, [ip, #16]
   2c198:	cmp	r3, sl
   2c19c:	bne	2c374 <__read_chk@plt+0x25ef0>
   2c1a0:	cmp	fp, #4
   2c1a4:	str	fp, [r4]
   2c1a8:	bne	2c11c <__read_chk@plt+0x25c98>
   2c1ac:	ldr	r1, [pc, #484]	; 2c398 <__read_chk@plt+0x25f14>
   2c1b0:	add	r1, pc, r1
   2c1b4:	ldr	r3, [r1, #16]
   2c1b8:	cmp	r3, #0
   2c1bc:	beq	2c148 <__read_chk@plt+0x25cc4>
   2c1c0:	ldr	r1, [ip]
   2c1c4:	ldr	r3, [pc, #464]	; 2c39c <__read_chk@plt+0x25f18>
   2c1c8:	cmp	r1, #4
   2c1cc:	add	r3, pc, r3
   2c1d0:	add	r3, r3, #24
   2c1d4:	bne	2c1e8 <__read_chk@plt+0x25d64>
   2c1d8:	b	2c2ec <__read_chk@plt+0x25e68>
   2c1dc:	cmp	r1, r2
   2c1e0:	add	r3, r3, #24
   2c1e4:	beq	2c2f4 <__read_chk@plt+0x25e70>
   2c1e8:	ldr	r2, [r3, #8]
   2c1ec:	mov	r0, r3
   2c1f0:	cmn	r2, #1
   2c1f4:	bne	2c1dc <__read_chk@plt+0x25d58>
   2c1f8:	mov	r0, ip
   2c1fc:	mvn	r7, #15
   2c200:	bl	27e40 <__read_chk@plt+0x219bc>
   2c204:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c208:	ldr	r0, [r4, #28]
   2c20c:	bl	55a8 <free@plt>
   2c210:	ldr	r3, [sp, #4]
   2c214:	mov	r2, #0
   2c218:	ldr	r1, [r3, #28]
   2c21c:	mov	r0, r3
   2c220:	str	r1, [r4, #28]
   2c224:	str	r2, [r3, #28]
   2c228:	ldr	r3, [sp, #8]
   2c22c:	mov	r7, #0
   2c230:	str	r3, [r6]
   2c234:	bl	27e40 <__read_chk@plt+0x219bc>
   2c238:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c23c:	ldr	r0, [r4, #12]
   2c240:	cmp	r0, #0
   2c244:	beq	2c250 <__read_chk@plt+0x25dcc>
   2c248:	bl	607c <DSA_free@plt>
   2c24c:	ldr	ip, [sp, #4]
   2c250:	ldr	r2, [ip, #12]
   2c254:	mov	r3, #0
   2c258:	mov	r0, ip
   2c25c:	str	r2, [r4, #12]
   2c260:	str	r3, [ip, #12]
   2c264:	b	2c228 <__read_chk@plt+0x25da4>
   2c268:	ldr	r0, [r4, #8]
   2c26c:	cmp	r0, #0
   2c270:	beq	2c27c <__read_chk@plt+0x25df8>
   2c274:	bl	5c8c <RSA_free@plt>
   2c278:	ldr	ip, [sp, #4]
   2c27c:	ldr	r2, [ip, #8]
   2c280:	mov	r3, #0
   2c284:	mov	r0, ip
   2c288:	str	r2, [r4, #8]
   2c28c:	str	r3, [ip, #8]
   2c290:	b	2c228 <__read_chk@plt+0x25da4>
   2c294:	ldr	r0, [r4, #20]
   2c298:	cmp	r0, #0
   2c29c:	beq	2c2a8 <__read_chk@plt+0x25e24>
   2c2a0:	bl	6124 <EC_KEY_free@plt>
   2c2a4:	ldr	ip, [sp, #4]
   2c2a8:	ldr	r1, [ip, #20]
   2c2ac:	mov	r2, #0
   2c2b0:	mvn	r3, #0
   2c2b4:	mov	r0, ip
   2c2b8:	str	r1, [r4, #20]
   2c2bc:	ldr	r1, [ip, #16]
   2c2c0:	str	r1, [r4, #16]
   2c2c4:	str	r2, [ip, #20]
   2c2c8:	str	r3, [ip, #16]
   2c2cc:	b	2c228 <__read_chk@plt+0x25da4>
   2c2d0:	mov	r0, r9
   2c2d4:	bl	6088 <strlen@plt>
   2c2d8:	add	r0, r9, r0
   2c2dc:	str	r0, [sp, #8]
   2c2e0:	b	2c070 <__read_chk@plt+0x25bec>
   2c2e4:	mvn	r7, #12
   2c2e8:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c2ec:	ldr	r0, [pc, #172]	; 2c3a0 <__read_chk@plt+0x25f1c>
   2c2f0:	add	r0, pc, r0
   2c2f4:	ldr	r3, [r0, #16]
   2c2f8:	cmp	r3, #0
   2c2fc:	beq	2c1f8 <__read_chk@plt+0x25d74>
   2c300:	ldr	r0, [r4, #32]
   2c304:	cmp	r0, #0
   2c308:	beq	2c314 <__read_chk@plt+0x25e90>
   2c30c:	bl	27fa8 <__read_chk@plt+0x21b24>
   2c310:	ldr	ip, [sp, #4]
   2c314:	ldr	r2, [ip, #32]
   2c318:	mov	r3, #0
   2c31c:	str	r2, [r4, #32]
   2c320:	str	r3, [ip, #32]
   2c324:	ldr	fp, [r4]
   2c328:	b	2c148 <__read_chk@plt+0x25cc4>
   2c32c:	sub	fp, fp, #1
   2c330:	cmp	fp, #3
   2c334:	addls	pc, pc, fp, lsl #2
   2c338:	b	2c34c <__read_chk@plt+0x25ec8>
   2c33c:	b	2c268 <__read_chk@plt+0x25de4>
   2c340:	b	2c23c <__read_chk@plt+0x25db8>
   2c344:	b	2c294 <__read_chk@plt+0x25e10>
   2c348:	b	2c208 <__read_chk@plt+0x25d84>
   2c34c:	mov	r0, ip
   2c350:	b	2c228 <__read_chk@plt+0x25da4>
   2c354:	mvn	r7, #10
   2c358:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c35c:	mov	r0, ip
   2c360:	mvn	r7, #12
   2c364:	bl	27e40 <__read_chk@plt+0x219bc>
   2c368:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c36c:	mvn	r7, #1
   2c370:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c374:	mov	r0, ip
   2c378:	mvn	r7, #14
   2c37c:	bl	27e40 <__read_chk@plt+0x219bc>
   2c380:	b	2c0e8 <__read_chk@plt+0x25c64>
   2c384:	bl	5d64 <__stack_chk_fail@plt>
   2c388:	andeq	r4, r9, ip, ror #20
   2c38c:	andeq	r0, r0, r8, asr #11
   2c390:	muleq	r5, ip, lr
   2c394:	andeq	r3, r9, r0, lsr #16
   2c398:	muleq	r9, r0, r7
   2c39c:	andeq	r3, r9, r4, ror r7
   2c3a0:	andeq	r3, r9, r0, asr r6
   2c3a4:	mov	r2, #1
   2c3a8:	b	2b5a8 <__read_chk@plt+0x25124>
   2c3ac:	ldr	r3, [pc, #104]	; 2c41c <__read_chk@plt+0x25f98>
   2c3b0:	ldr	r2, [pc, #104]	; 2c420 <__read_chk@plt+0x25f9c>
   2c3b4:	add	r3, pc, r3
   2c3b8:	push	{r4, r5, lr}
   2c3bc:	sub	sp, sp, #12
   2c3c0:	ldr	r4, [r3, r2]
   2c3c4:	mov	r5, r1
   2c3c8:	mov	r1, sp
   2c3cc:	ldr	r3, [r4]
   2c3d0:	str	r3, [sp, #4]
   2c3d4:	bl	2ed78 <__read_chk@plt+0x288f4>
   2c3d8:	cmp	r0, #0
   2c3dc:	bne	2c400 <__read_chk@plt+0x25f7c>
   2c3e0:	mov	r1, r5
   2c3e4:	mov	r2, #1
   2c3e8:	ldr	r0, [sp]
   2c3ec:	bl	2b5a8 <__read_chk@plt+0x25124>
   2c3f0:	mov	r5, r0
   2c3f4:	ldr	r0, [sp]
   2c3f8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2c3fc:	mov	r0, r5
   2c400:	ldr	r2, [sp, #4]
   2c404:	ldr	r3, [r4]
   2c408:	cmp	r2, r3
   2c40c:	bne	2c418 <__read_chk@plt+0x25f94>
   2c410:	add	sp, sp, #12
   2c414:	pop	{r4, r5, pc}
   2c418:	bl	5d64 <__stack_chk_fail@plt>
   2c41c:	andeq	r4, r9, r8, asr #10
   2c420:	andeq	r0, r0, r8, asr #11
   2c424:	push	{r4, r5, r6, r7, r8, lr}
   2c428:	mov	r5, r0
   2c42c:	bl	5b24 <BN_CTX_new@plt>
   2c430:	subs	r4, r0, #0
   2c434:	beq	2c4fc <__read_chk@plt+0x26078>
   2c438:	bl	6040 <BN_CTX_start@plt>
   2c43c:	mov	r0, r4
   2c440:	bl	56bc <BN_CTX_get@plt>
   2c444:	subs	r6, r0, #0
   2c448:	beq	2c480 <__read_chk@plt+0x25ffc>
   2c44c:	mov	r0, r4
   2c450:	bl	56bc <BN_CTX_get@plt>
   2c454:	subs	r7, r0, #0
   2c458:	beq	2c480 <__read_chk@plt+0x25ffc>
   2c45c:	mov	r0, r5
   2c460:	bl	5ee4 <EC_KEY_get0_group@plt>
   2c464:	mov	r1, r6
   2c468:	mov	r2, r4
   2c46c:	bl	5d70 <EC_GROUP_get_order@plt>
   2c470:	cmp	r0, #1
   2c474:	beq	2c494 <__read_chk@plt+0x26010>
   2c478:	mvn	r5, #21
   2c47c:	b	2c484 <__read_chk@plt+0x26000>
   2c480:	mvn	r5, #1
   2c484:	mov	r0, r4
   2c488:	bl	62bc <BN_CTX_free@plt>
   2c48c:	mov	r0, r5
   2c490:	pop	{r4, r5, r6, r7, r8, pc}
   2c494:	mov	r0, r5
   2c498:	bl	5a40 <EC_KEY_get0_private_key@plt>
   2c49c:	bl	5ff8 <BN_num_bits@plt>
   2c4a0:	mov	r8, r0
   2c4a4:	mov	r0, r6
   2c4a8:	bl	5ff8 <BN_num_bits@plt>
   2c4ac:	add	r0, r0, r0, lsr #31
   2c4b0:	cmp	r8, r0, asr #1
   2c4b4:	bgt	2c4c0 <__read_chk@plt+0x2603c>
   2c4b8:	mvn	r5, #19
   2c4bc:	b	2c484 <__read_chk@plt+0x26000>
   2c4c0:	bl	61e4 <BN_value_one@plt>
   2c4c4:	mov	r1, r6
   2c4c8:	mov	r2, r0
   2c4cc:	mov	r0, r7
   2c4d0:	bl	5a64 <BN_sub@plt>
   2c4d4:	cmp	r0, #0
   2c4d8:	beq	2c478 <__read_chk@plt+0x25ff4>
   2c4dc:	mov	r0, r5
   2c4e0:	bl	5a40 <EC_KEY_get0_private_key@plt>
   2c4e4:	mov	r1, r7
   2c4e8:	bl	5fd4 <BN_cmp@plt>
   2c4ec:	cmp	r0, #0
   2c4f0:	bge	2c4b8 <__read_chk@plt+0x26034>
   2c4f4:	mov	r5, #0
   2c4f8:	b	2c484 <__read_chk@plt+0x26000>
   2c4fc:	mvn	r0, #1
   2c500:	pop	{r4, r5, r6, r7, r8, pc}
   2c504:	ldr	r2, [pc, #1540]	; 2cb10 <__read_chk@plt+0x2668c>
   2c508:	mov	r3, #0
   2c50c:	ldr	ip, [pc, #1536]	; 2cb14 <__read_chk@plt+0x26690>
   2c510:	add	r2, pc, r2
   2c514:	push	{r4, r5, r6, r7, r8, r9, lr}
   2c518:	sub	sp, sp, #36	; 0x24
   2c51c:	ldr	r4, [r2, ip]
   2c520:	subs	r7, r1, #0
   2c524:	mov	r1, sp
   2c528:	mov	r5, r0
   2c52c:	str	r3, [sp]
   2c530:	ldr	r2, [r4]
   2c534:	strne	r3, [r7]
   2c538:	str	r3, [sp, #4]
   2c53c:	str	r2, [sp, #28]
   2c540:	mov	r2, #0
   2c544:	str	r3, [sp, #8]
   2c548:	str	r3, [sp, #12]
   2c54c:	str	r3, [sp, #16]
   2c550:	str	r3, [sp, #20]
   2c554:	str	r3, [sp, #24]
   2c558:	bl	2e644 <__read_chk@plt+0x281c0>
   2c55c:	subs	r6, r0, #0
   2c560:	ldrne	r0, [sp]
   2c564:	beq	2c5d0 <__read_chk@plt+0x2614c>
   2c568:	bl	55a8 <free@plt>
   2c56c:	ldr	r0, [sp, #4]
   2c570:	bl	55a8 <free@plt>
   2c574:	ldr	r0, [sp, #8]
   2c578:	bl	27e40 <__read_chk@plt+0x219bc>
   2c57c:	ldr	r0, [sp, #20]
   2c580:	cmp	r0, #0
   2c584:	beq	2c598 <__read_chk@plt+0x26114>
   2c588:	ldr	r1, [sp, #12]
   2c58c:	bl	7b7fc <__read_chk@plt+0x75378>
   2c590:	ldr	r0, [sp, #20]
   2c594:	bl	55a8 <free@plt>
   2c598:	ldr	r0, [sp, #24]
   2c59c:	cmp	r0, #0
   2c5a0:	beq	2c5b4 <__read_chk@plt+0x26130>
   2c5a4:	ldr	r1, [sp, #16]
   2c5a8:	bl	7b7fc <__read_chk@plt+0x75378>
   2c5ac:	ldr	r0, [sp, #24]
   2c5b0:	bl	55a8 <free@plt>
   2c5b4:	ldr	r2, [sp, #28]
   2c5b8:	mov	r0, r6
   2c5bc:	ldr	r3, [r4]
   2c5c0:	cmp	r2, r3
   2c5c4:	bne	2caf8 <__read_chk@plt+0x26674>
   2c5c8:	add	sp, sp, #36	; 0x24
   2c5cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2c5d0:	ldr	r8, [sp]
   2c5d4:	mov	r0, r8
   2c5d8:	bl	276d0 <__read_chk@plt+0x2124c>
   2c5dc:	sub	r0, r0, #1
   2c5e0:	cmp	r0, #7
   2c5e4:	addls	pc, pc, r0, lsl #2
   2c5e8:	b	2cb04 <__read_chk@plt+0x26680>
   2c5ec:	b	2c62c <__read_chk@plt+0x261a8>
   2c5f0:	b	2c800 <__read_chk@plt+0x2637c>
   2c5f4:	b	2c8a0 <__read_chk@plt+0x2641c>
   2c5f8:	b	2c754 <__read_chk@plt+0x262d0>
   2c5fc:	b	2c7d8 <__read_chk@plt+0x26354>
   2c600:	b	2c954 <__read_chk@plt+0x264d0>
   2c604:	b	2c97c <__read_chk@plt+0x264f8>
   2c608:	b	2c60c <__read_chk@plt+0x26188>
   2c60c:	mov	r0, r5
   2c610:	add	r1, sp, #8
   2c614:	bl	2c3ac <__read_chk@plt+0x25f28>
   2c618:	cmp	r0, #0
   2c61c:	beq	2ca20 <__read_chk@plt+0x2659c>
   2c620:	mov	r6, r0
   2c624:	ldr	r0, [sp]
   2c628:	b	2c568 <__read_chk@plt+0x260e4>
   2c62c:	mov	r0, #1
   2c630:	bl	2823c <__read_chk@plt+0x21db8>
   2c634:	cmp	r0, #0
   2c638:	str	r0, [sp, #8]
   2c63c:	beq	2caac <__read_chk@plt+0x26628>
   2c640:	ldr	r3, [r0, #8]
   2c644:	mov	r0, r5
   2c648:	ldr	r1, [r3, #16]
   2c64c:	bl	2f604 <__read_chk@plt+0x29180>
   2c650:	cmp	r0, #0
   2c654:	bne	2c620 <__read_chk@plt+0x2619c>
   2c658:	ldr	r3, [sp, #8]
   2c65c:	mov	r0, r5
   2c660:	ldr	r3, [r3, #8]
   2c664:	ldr	r1, [r3, #20]
   2c668:	bl	2f604 <__read_chk@plt+0x29180>
   2c66c:	cmp	r0, #0
   2c670:	bne	2c620 <__read_chk@plt+0x2619c>
   2c674:	ldr	r3, [sp, #8]
   2c678:	mov	r0, r5
   2c67c:	ldr	r3, [r3, #8]
   2c680:	ldr	r1, [r3, #24]
   2c684:	bl	2f604 <__read_chk@plt+0x29180>
   2c688:	cmp	r0, #0
   2c68c:	bne	2c620 <__read_chk@plt+0x2619c>
   2c690:	ldr	r3, [sp, #8]
   2c694:	mov	r0, r5
   2c698:	ldr	r3, [r3, #8]
   2c69c:	ldr	r1, [r3, #44]	; 0x2c
   2c6a0:	bl	2f604 <__read_chk@plt+0x29180>
   2c6a4:	cmp	r0, #0
   2c6a8:	bne	2c620 <__read_chk@plt+0x2619c>
   2c6ac:	ldr	r3, [sp, #8]
   2c6b0:	mov	r0, r5
   2c6b4:	ldr	r3, [r3, #8]
   2c6b8:	ldr	r1, [r3, #28]
   2c6bc:	bl	2f604 <__read_chk@plt+0x29180>
   2c6c0:	cmp	r0, #0
   2c6c4:	bne	2c620 <__read_chk@plt+0x2619c>
   2c6c8:	ldr	r3, [sp, #8]
   2c6cc:	mov	r0, r5
   2c6d0:	ldr	r3, [r3, #8]
   2c6d4:	ldr	r1, [r3, #32]
   2c6d8:	bl	2f604 <__read_chk@plt+0x29180>
   2c6dc:	cmp	r0, #0
   2c6e0:	bne	2c620 <__read_chk@plt+0x2619c>
   2c6e4:	ldr	r3, [sp, #8]
   2c6e8:	ldr	r0, [r3, #8]
   2c6ec:	bl	47adc <__read_chk@plt+0x41658>
   2c6f0:	cmp	r0, #0
   2c6f4:	bne	2c620 <__read_chk@plt+0x2619c>
   2c6f8:	mov	r8, r0
   2c6fc:	ldr	r3, [sp, #8]
   2c700:	ldr	r2, [r3]
   2c704:	cmp	r2, #5
   2c708:	bhi	2c71c <__read_chk@plt+0x26298>
   2c70c:	mov	r1, #1
   2c710:	lsl	r2, r1, r2
   2c714:	tst	r2, #35	; 0x23
   2c718:	bne	2cadc <__read_chk@plt+0x26658>
   2c71c:	cmp	r7, #0
   2c720:	ldrne	r3, [sp, #8]
   2c724:	movne	r2, #0
   2c728:	strne	r2, [sp, #8]
   2c72c:	strne	r3, [r7]
   2c730:	ldr	r0, [sp]
   2c734:	bl	55a8 <free@plt>
   2c738:	ldr	r0, [sp, #4]
   2c73c:	bl	55a8 <free@plt>
   2c740:	cmp	r8, #0
   2c744:	beq	2c574 <__read_chk@plt+0x260f0>
   2c748:	mov	r0, r8
   2c74c:	bl	5c50 <BN_clear_free@plt>
   2c750:	b	2c574 <__read_chk@plt+0x260f0>
   2c754:	mov	r0, #4
   2c758:	bl	2823c <__read_chk@plt+0x21db8>
   2c75c:	cmp	r0, #0
   2c760:	str	r0, [sp, #8]
   2c764:	beq	2caac <__read_chk@plt+0x26628>
   2c768:	mov	r0, r5
   2c76c:	add	r1, sp, #20
   2c770:	add	r2, sp, #12
   2c774:	bl	2e564 <__read_chk@plt+0x280e0>
   2c778:	cmp	r0, #0
   2c77c:	bne	2c620 <__read_chk@plt+0x2619c>
   2c780:	mov	r0, r5
   2c784:	add	r1, sp, #24
   2c788:	add	r2, sp, #16
   2c78c:	bl	2e564 <__read_chk@plt+0x280e0>
   2c790:	cmp	r0, #0
   2c794:	bne	2c620 <__read_chk@plt+0x2619c>
   2c798:	ldr	r3, [sp, #12]
   2c79c:	cmp	r3, #32
   2c7a0:	bne	2cad0 <__read_chk@plt+0x2664c>
   2c7a4:	ldr	r3, [sp, #16]
   2c7a8:	cmp	r3, #64	; 0x40
   2c7ac:	bne	2cad0 <__read_chk@plt+0x2664c>
   2c7b0:	ldr	r2, [sp, #8]
   2c7b4:	mov	r8, r0
   2c7b8:	ldr	ip, [sp, #20]
   2c7bc:	ldr	r1, [sp, #24]
   2c7c0:	str	r0, [sp, #20]
   2c7c4:	mov	r3, r2
   2c7c8:	str	ip, [r2, #28]
   2c7cc:	str	r1, [r2, #24]
   2c7d0:	str	r0, [sp, #24]
   2c7d4:	b	2c700 <__read_chk@plt+0x2627c>
   2c7d8:	mov	r0, r5
   2c7dc:	add	r1, sp, #8
   2c7e0:	bl	2c3ac <__read_chk@plt+0x25f28>
   2c7e4:	cmp	r0, #0
   2c7e8:	bne	2c620 <__read_chk@plt+0x2619c>
   2c7ec:	ldr	r0, [sp, #8]
   2c7f0:	bl	27cf4 <__read_chk@plt+0x21870>
   2c7f4:	cmp	r0, #0
   2c7f8:	bne	2c620 <__read_chk@plt+0x2619c>
   2c7fc:	b	2c674 <__read_chk@plt+0x261f0>
   2c800:	mov	r0, #2
   2c804:	bl	2823c <__read_chk@plt+0x21db8>
   2c808:	cmp	r0, #0
   2c80c:	str	r0, [sp, #8]
   2c810:	beq	2caac <__read_chk@plt+0x26628>
   2c814:	ldr	r3, [r0, #12]
   2c818:	mov	r0, r5
   2c81c:	ldr	r1, [r3, #12]
   2c820:	bl	2f604 <__read_chk@plt+0x29180>
   2c824:	cmp	r0, #0
   2c828:	bne	2c620 <__read_chk@plt+0x2619c>
   2c82c:	ldr	r3, [sp, #8]
   2c830:	mov	r0, r5
   2c834:	ldr	r3, [r3, #12]
   2c838:	ldr	r1, [r3, #16]
   2c83c:	bl	2f604 <__read_chk@plt+0x29180>
   2c840:	cmp	r0, #0
   2c844:	bne	2c620 <__read_chk@plt+0x2619c>
   2c848:	ldr	r3, [sp, #8]
   2c84c:	mov	r0, r5
   2c850:	ldr	r3, [r3, #12]
   2c854:	ldr	r1, [r3, #20]
   2c858:	bl	2f604 <__read_chk@plt+0x29180>
   2c85c:	cmp	r0, #0
   2c860:	bne	2c620 <__read_chk@plt+0x2619c>
   2c864:	ldr	r3, [sp, #8]
   2c868:	mov	r0, r5
   2c86c:	ldr	r3, [r3, #12]
   2c870:	ldr	r1, [r3, #24]
   2c874:	bl	2f604 <__read_chk@plt+0x29180>
   2c878:	cmp	r0, #0
   2c87c:	bne	2c620 <__read_chk@plt+0x2619c>
   2c880:	ldr	r3, [sp, #8]
   2c884:	mov	r0, r5
   2c888:	ldr	r3, [r3, #12]
   2c88c:	ldr	r1, [r3, #28]
   2c890:	bl	2f604 <__read_chk@plt+0x29180>
   2c894:	cmp	r0, #0
   2c898:	bne	2c620 <__read_chk@plt+0x2619c>
   2c89c:	b	2c6f8 <__read_chk@plt+0x26274>
   2c8a0:	mov	r0, #3
   2c8a4:	bl	2823c <__read_chk@plt+0x21db8>
   2c8a8:	cmp	r0, #0
   2c8ac:	mov	r8, r0
   2c8b0:	str	r0, [sp, #8]
   2c8b4:	beq	2caac <__read_chk@plt+0x26628>
   2c8b8:	ldr	r9, [sp]
   2c8bc:	mov	r0, r9
   2c8c0:	bl	27744 <__read_chk@plt+0x212c0>
   2c8c4:	cmn	r0, #1
   2c8c8:	str	r0, [r8, #16]
   2c8cc:	beq	2cab8 <__read_chk@plt+0x26634>
   2c8d0:	mov	r0, r5
   2c8d4:	add	r1, sp, #4
   2c8d8:	mov	r2, #0
   2c8dc:	bl	2e644 <__read_chk@plt+0x281c0>
   2c8e0:	cmp	r0, #0
   2c8e4:	bne	2c620 <__read_chk@plt+0x2619c>
   2c8e8:	ldr	r0, [sp, #4]
   2c8ec:	bl	27b88 <__read_chk@plt+0x21704>
   2c8f0:	ldr	r8, [sp, #8]
   2c8f4:	ldr	r3, [r8, #16]
   2c8f8:	cmp	r3, r0
   2c8fc:	bne	2caa0 <__read_chk@plt+0x2661c>
   2c900:	bl	61c0 <EC_KEY_new_by_curve_name@plt>
   2c904:	ldr	r3, [sp, #8]
   2c908:	str	r0, [r8, #20]
   2c90c:	ldr	r3, [r3, #20]
   2c910:	cmp	r3, #0
   2c914:	beq	2cac4 <__read_chk@plt+0x26640>
   2c918:	bl	6400 <BN_new@plt>
   2c91c:	subs	r8, r0, #0
   2c920:	beq	2cac4 <__read_chk@plt+0x26640>
   2c924:	ldr	r3, [sp, #8]
   2c928:	mov	r0, r5
   2c92c:	ldr	r1, [r3, #20]
   2c930:	bl	2f7cc <__read_chk@plt+0x29348>
   2c934:	subs	r3, r0, #0
   2c938:	beq	2c9ac <__read_chk@plt+0x26528>
   2c93c:	ldr	r0, [sp]
   2c940:	mov	r6, r3
   2c944:	bl	55a8 <free@plt>
   2c948:	ldr	r0, [sp, #4]
   2c94c:	bl	55a8 <free@plt>
   2c950:	b	2c748 <__read_chk@plt+0x262c4>
   2c954:	mov	r0, r5
   2c958:	add	r1, sp, #8
   2c95c:	bl	2c3ac <__read_chk@plt+0x25f28>
   2c960:	cmp	r0, #0
   2c964:	bne	2c620 <__read_chk@plt+0x2619c>
   2c968:	ldr	r0, [sp, #8]
   2c96c:	bl	27cf4 <__read_chk@plt+0x21870>
   2c970:	cmp	r0, #0
   2c974:	bne	2c620 <__read_chk@plt+0x2619c>
   2c978:	b	2c880 <__read_chk@plt+0x263fc>
   2c97c:	bl	6400 <BN_new@plt>
   2c980:	subs	r8, r0, #0
   2c984:	beq	2cac4 <__read_chk@plt+0x26640>
   2c988:	mov	r0, r5
   2c98c:	add	r1, sp, #8
   2c990:	bl	2c3ac <__read_chk@plt+0x25f28>
   2c994:	subs	r3, r0, #0
   2c998:	bne	2c93c <__read_chk@plt+0x264b8>
   2c99c:	ldr	r0, [sp, #8]
   2c9a0:	bl	27cf4 <__read_chk@plt+0x21870>
   2c9a4:	subs	r3, r0, #0
   2c9a8:	bne	2c93c <__read_chk@plt+0x264b8>
   2c9ac:	mov	r0, r5
   2c9b0:	mov	r1, r8
   2c9b4:	bl	2f604 <__read_chk@plt+0x29180>
   2c9b8:	subs	r3, r0, #0
   2c9bc:	bne	2c93c <__read_chk@plt+0x264b8>
   2c9c0:	ldr	r3, [sp, #8]
   2c9c4:	mov	r1, r8
   2c9c8:	ldr	r0, [r3, #20]
   2c9cc:	bl	5590 <EC_KEY_set_private_key@plt>
   2c9d0:	cmp	r0, #1
   2c9d4:	bne	2cafc <__read_chk@plt+0x26678>
   2c9d8:	ldr	r3, [sp, #8]
   2c9dc:	ldr	r0, [r3, #20]
   2c9e0:	bl	5ee4 <EC_KEY_get0_group@plt>
   2c9e4:	ldr	r3, [sp, #8]
   2c9e8:	mov	r5, r0
   2c9ec:	ldr	r0, [r3, #20]
   2c9f0:	bl	57a0 <EC_KEY_get0_public_key@plt>
   2c9f4:	mov	r1, r0
   2c9f8:	mov	r0, r5
   2c9fc:	bl	2b3bc <__read_chk@plt+0x24f38>
   2ca00:	subs	r3, r0, #0
   2ca04:	bne	2c93c <__read_chk@plt+0x264b8>
   2ca08:	ldr	r3, [sp, #8]
   2ca0c:	ldr	r0, [r3, #20]
   2ca10:	bl	2c424 <__read_chk@plt+0x25fa0>
   2ca14:	subs	r3, r0, #0
   2ca18:	bne	2c93c <__read_chk@plt+0x264b8>
   2ca1c:	b	2c6fc <__read_chk@plt+0x26278>
   2ca20:	ldr	r0, [sp, #8]
   2ca24:	bl	27cf4 <__read_chk@plt+0x21870>
   2ca28:	cmp	r0, #0
   2ca2c:	bne	2c620 <__read_chk@plt+0x2619c>
   2ca30:	mov	r0, r5
   2ca34:	add	r1, sp, #20
   2ca38:	add	r2, sp, #12
   2ca3c:	bl	2e564 <__read_chk@plt+0x280e0>
   2ca40:	cmp	r0, #0
   2ca44:	bne	2c620 <__read_chk@plt+0x2619c>
   2ca48:	mov	r0, r5
   2ca4c:	add	r1, sp, #24
   2ca50:	add	r2, sp, #16
   2ca54:	bl	2e564 <__read_chk@plt+0x280e0>
   2ca58:	cmp	r0, #0
   2ca5c:	bne	2c620 <__read_chk@plt+0x2619c>
   2ca60:	ldr	r3, [sp, #12]
   2ca64:	cmp	r3, #32
   2ca68:	bne	2cad0 <__read_chk@plt+0x2664c>
   2ca6c:	ldr	r3, [sp, #16]
   2ca70:	cmp	r3, #64	; 0x40
   2ca74:	bne	2cad0 <__read_chk@plt+0x2664c>
   2ca78:	ldr	r2, [sp, #8]
   2ca7c:	mov	r8, r0
   2ca80:	ldr	ip, [sp, #20]
   2ca84:	ldr	r1, [sp, #24]
   2ca88:	str	r0, [sp, #20]
   2ca8c:	mov	r3, r2
   2ca90:	str	ip, [r2, #28]
   2ca94:	str	r1, [r2, #24]
   2ca98:	str	r0, [sp, #24]
   2ca9c:	b	2c700 <__read_chk@plt+0x2627c>
   2caa0:	ldr	r0, [sp]
   2caa4:	mvn	r6, #14
   2caa8:	b	2c568 <__read_chk@plt+0x260e4>
   2caac:	ldr	r0, [sp]
   2cab0:	mvn	r6, #1
   2cab4:	b	2c568 <__read_chk@plt+0x260e4>
   2cab8:	mov	r0, r9
   2cabc:	mvn	r6, #9
   2cac0:	b	2c568 <__read_chk@plt+0x260e4>
   2cac4:	ldr	r0, [sp]
   2cac8:	mvn	r6, #21
   2cacc:	b	2c568 <__read_chk@plt+0x260e4>
   2cad0:	ldr	r0, [sp]
   2cad4:	mvn	r6, #3
   2cad8:	b	2c568 <__read_chk@plt+0x260e4>
   2cadc:	ldr	r0, [r3, #8]
   2cae0:	mov	r1, #0
   2cae4:	bl	53bc <RSA_blinding_on@plt>
   2cae8:	cmp	r0, #1
   2caec:	beq	2c71c <__read_chk@plt+0x26298>
   2caf0:	mvn	r6, #21
   2caf4:	b	2c730 <__read_chk@plt+0x262ac>
   2caf8:	bl	5d64 <__stack_chk_fail@plt>
   2cafc:	mvn	r3, #21
   2cb00:	b	2c93c <__read_chk@plt+0x264b8>
   2cb04:	mov	r0, r8
   2cb08:	mvn	r6, #13
   2cb0c:	b	2c568 <__read_chk@plt+0x260e4>
   2cb10:	andeq	r4, r9, ip, ror #7
   2cb14:	andeq	r0, r0, r8, asr #11
   2cb18:	ldr	ip, [pc, #1896]	; 2d288 <__read_chk@plt+0x26e04>
   2cb1c:	cmp	r2, #0
   2cb20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cb24:	add	ip, pc, ip
   2cb28:	ldr	lr, [pc, #1884]	; 2d28c <__read_chk@plt+0x26e08>
   2cb2c:	sub	sp, sp, #116	; 0x74
   2cb30:	mov	r6, r3
   2cb34:	mov	r3, #0
   2cb38:	str	r2, [sp, #28]
   2cb3c:	mov	r2, ip
   2cb40:	str	r1, [sp, #32]
   2cb44:	mov	r9, r0
   2cb48:	ldr	lr, [ip, lr]
   2cb4c:	str	r3, [sp, #52]	; 0x34
   2cb50:	str	r3, [sp, #56]	; 0x38
   2cb54:	mov	ip, lr
   2cb58:	ldrne	ip, [sp, #28]
   2cb5c:	ldr	r2, [lr]
   2cb60:	str	r3, [sp, #60]	; 0x3c
   2cb64:	strne	r3, [ip]
   2cb68:	cmp	r6, #0
   2cb6c:	str	r3, [sp, #64]	; 0x40
   2cb70:	str	r3, [sp, #68]	; 0x44
   2cb74:	str	r3, [sp, #72]	; 0x48
   2cb78:	str	r3, [sp, #76]	; 0x4c
   2cb7c:	str	r3, [sp, #80]	; 0x50
   2cb80:	movne	r3, #0
   2cb84:	strne	r3, [r6]
   2cb88:	str	lr, [sp, #24]
   2cb8c:	str	r2, [sp, #108]	; 0x6c
   2cb90:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2cb94:	subs	r5, r0, #0
   2cb98:	beq	2ce24 <__read_chk@plt+0x269a0>
   2cb9c:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2cba0:	subs	r7, r0, #0
   2cba4:	beq	2ce24 <__read_chk@plt+0x269a0>
   2cba8:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2cbac:	subs	r8, r0, #0
   2cbb0:	beq	2ce54 <__read_chk@plt+0x269d0>
   2cbb4:	mov	r0, r9
   2cbb8:	bl	26778 <__read_chk@plt+0x202f4>
   2cbbc:	mov	r4, r0
   2cbc0:	mov	r0, r9
   2cbc4:	bl	265d8 <__read_chk@plt+0x20154>
   2cbc8:	cmp	r0, #69	; 0x45
   2cbcc:	mov	sl, r0
   2cbd0:	bls	2cdd0 <__read_chk@plt+0x2694c>
   2cbd4:	ldr	r1, [pc, #1716]	; 2d290 <__read_chk@plt+0x26e0c>
   2cbd8:	mov	r0, r4
   2cbdc:	mov	r2, #36	; 0x24
   2cbe0:	add	r1, pc, r1
   2cbe4:	bl	6298 <memcmp@plt>
   2cbe8:	cmp	r0, #0
   2cbec:	bne	2cdd0 <__read_chk@plt+0x2694c>
   2cbf0:	ldr	r9, [pc, #1692]	; 2d294 <__read_chk@plt+0x26e10>
   2cbf4:	sub	sl, sl, #36	; 0x24
   2cbf8:	add	fp, r4, #36	; 0x24
   2cbfc:	add	r9, pc, r9
   2cc00:	ldrb	r1, [fp], #1
   2cc04:	cmp	r1, #13
   2cc08:	cmpne	r1, #10
   2cc0c:	bne	2ccd8 <__read_chk@plt+0x26854>
   2cc10:	cmp	r1, #10
   2cc14:	sub	sl, sl, #1
   2cc18:	beq	2ccf8 <__read_chk@plt+0x26874>
   2cc1c:	cmp	sl, #0
   2cc20:	bne	2cc00 <__read_chk@plt+0x2677c>
   2cc24:	mov	fp, sl
   2cc28:	mvn	r4, #3
   2cc2c:	mov	r9, fp
   2cc30:	ldr	r0, [sp, #72]	; 0x48
   2cc34:	mov	r3, #0
   2cc38:	strb	r3, [sp, #51]	; 0x33
   2cc3c:	bl	3cc24 <__read_chk@plt+0x367a0>
   2cc40:	ldr	r0, [sp, #56]	; 0x38
   2cc44:	bl	55a8 <free@plt>
   2cc48:	ldr	r0, [sp, #60]	; 0x3c
   2cc4c:	bl	55a8 <free@plt>
   2cc50:	ldr	r0, [sp, #52]	; 0x34
   2cc54:	bl	55a8 <free@plt>
   2cc58:	ldr	r0, [sp, #80]	; 0x50
   2cc5c:	cmp	r0, #0
   2cc60:	beq	2cc74 <__read_chk@plt+0x267f0>
   2cc64:	ldr	r1, [sp, #64]	; 0x40
   2cc68:	bl	7b7fc <__read_chk@plt+0x75378>
   2cc6c:	ldr	r0, [sp, #80]	; 0x50
   2cc70:	bl	55a8 <free@plt>
   2cc74:	cmp	fp, #0
   2cc78:	beq	2cc90 <__read_chk@plt+0x2680c>
   2cc7c:	mov	r0, fp
   2cc80:	add	r1, sl, r9
   2cc84:	bl	7b7fc <__read_chk@plt+0x75378>
   2cc88:	mov	r0, fp
   2cc8c:	bl	55a8 <free@plt>
   2cc90:	mov	r0, r5
   2cc94:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2cc98:	mov	r0, r7
   2cc9c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2cca0:	ldr	r0, [sp, #68]	; 0x44
   2cca4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2cca8:	mov	r0, r8
   2ccac:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2ccb0:	ldr	r0, [sp, #76]	; 0x4c
   2ccb4:	bl	27e40 <__read_chk@plt+0x219bc>
   2ccb8:	ldr	ip, [sp, #24]
   2ccbc:	ldr	r2, [sp, #108]	; 0x6c
   2ccc0:	mov	r0, r4
   2ccc4:	ldr	r3, [ip]
   2ccc8:	cmp	r2, r3
   2cccc:	bne	2d270 <__read_chk@plt+0x26dec>
   2ccd0:	add	sp, sp, #116	; 0x74
   2ccd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ccd8:	mov	r0, r5
   2ccdc:	bl	2ebdc <__read_chk@plt+0x28758>
   2cce0:	cmp	r0, #0
   2cce4:	bne	2cdbc <__read_chk@plt+0x26938>
   2cce8:	ldrb	r1, [fp, #-1]
   2ccec:	sub	sl, sl, #1
   2ccf0:	cmp	r1, #10
   2ccf4:	bne	2cc1c <__read_chk@plt+0x26798>
   2ccf8:	cmp	sl, #33	; 0x21
   2ccfc:	bls	2cc1c <__read_chk@plt+0x26798>
   2cd00:	mov	r0, fp
   2cd04:	mov	r1, r9
   2cd08:	mov	r2, #34	; 0x22
   2cd0c:	bl	6298 <memcmp@plt>
   2cd10:	cmp	r0, #0
   2cd14:	bne	2cc00 <__read_chk@plt+0x2677c>
   2cd18:	mov	ip, r0
   2cd1c:	mov	r0, r5
   2cd20:	mov	r1, ip
   2cd24:	str	ip, [sp, #20]
   2cd28:	bl	2ebdc <__read_chk@plt+0x28758>
   2cd2c:	ldr	ip, [sp, #20]
   2cd30:	subs	r4, r0, #0
   2cd34:	bne	2cd5c <__read_chk@plt+0x268d8>
   2cd38:	mov	r0, r5
   2cd3c:	str	ip, [sp, #20]
   2cd40:	bl	26778 <__read_chk@plt+0x202f4>
   2cd44:	mov	r1, r0
   2cd48:	mov	r0, r7
   2cd4c:	bl	2f418 <__read_chk@plt+0x28f94>
   2cd50:	ldr	ip, [sp, #20]
   2cd54:	subs	r4, r0, #0
   2cd58:	beq	2cd6c <__read_chk@plt+0x268e8>
   2cd5c:	mov	fp, ip
   2cd60:	mov	sl, ip
   2cd64:	mov	r9, ip
   2cd68:	b	2cc30 <__read_chk@plt+0x267ac>
   2cd6c:	mov	r0, r7
   2cd70:	bl	265d8 <__read_chk@plt+0x20154>
   2cd74:	cmp	r0, #14
   2cd78:	bls	2ce40 <__read_chk@plt+0x269bc>
   2cd7c:	mov	r0, r7
   2cd80:	bl	26778 <__read_chk@plt+0x202f4>
   2cd84:	ldr	r1, [pc, #1292]	; 2d298 <__read_chk@plt+0x26e14>
   2cd88:	mov	r2, #15
   2cd8c:	add	r1, pc, r1
   2cd90:	bl	6298 <memcmp@plt>
   2cd94:	subs	r9, r0, #0
   2cd98:	bne	2ce40 <__read_chk@plt+0x269bc>
   2cd9c:	mov	r0, r7
   2cda0:	mov	r1, #15
   2cda4:	bl	26afc <__read_chk@plt+0x20678>
   2cda8:	subs	r4, r0, #0
   2cdac:	beq	2cde4 <__read_chk@plt+0x26960>
   2cdb0:	mov	fp, r9
   2cdb4:	mov	sl, r9
   2cdb8:	b	2cc30 <__read_chk@plt+0x267ac>
   2cdbc:	mov	fp, #0
   2cdc0:	mov	r4, r0
   2cdc4:	mov	sl, fp
   2cdc8:	mov	r9, fp
   2cdcc:	b	2cc30 <__read_chk@plt+0x267ac>
   2cdd0:	mov	fp, #0
   2cdd4:	mvn	r4, #3
   2cdd8:	mov	sl, fp
   2cddc:	mov	r9, fp
   2cde0:	b	2cc30 <__read_chk@plt+0x267ac>
   2cde4:	mov	r2, r4
   2cde8:	mov	r0, r7
   2cdec:	add	r1, sp, #56	; 0x38
   2cdf0:	bl	2e644 <__read_chk@plt+0x281c0>
   2cdf4:	subs	r4, r0, #0
   2cdf8:	bne	2cdb0 <__read_chk@plt+0x2692c>
   2cdfc:	mov	r2, r4
   2ce00:	mov	r0, r7
   2ce04:	add	r1, sp, #60	; 0x3c
   2ce08:	bl	2e644 <__read_chk@plt+0x281c0>
   2ce0c:	subs	r4, r0, #0
   2ce10:	beq	2ce68 <__read_chk@plt+0x269e4>
   2ce14:	mov	fp, #0
   2ce18:	mov	sl, fp
   2ce1c:	mov	r9, fp
   2ce20:	b	2cc30 <__read_chk@plt+0x267ac>
   2ce24:	mov	fp, #0
   2ce28:	mvn	r4, #1
   2ce2c:	mov	r8, fp
   2ce30:	mov	r7, fp
   2ce34:	mov	sl, fp
   2ce38:	mov	r9, fp
   2ce3c:	b	2cc30 <__read_chk@plt+0x267ac>
   2ce40:	mov	fp, r4
   2ce44:	mvn	r4, #3
   2ce48:	mov	sl, fp
   2ce4c:	mov	r9, fp
   2ce50:	b	2cc30 <__read_chk@plt+0x267ac>
   2ce54:	mov	fp, r8
   2ce58:	mov	sl, r8
   2ce5c:	mov	r9, r8
   2ce60:	mvn	r4, #1
   2ce64:	b	2cc30 <__read_chk@plt+0x267ac>
   2ce68:	mov	r0, r7
   2ce6c:	add	r1, sp, #68	; 0x44
   2ce70:	bl	2ed78 <__read_chk@plt+0x288f4>
   2ce74:	subs	r4, r0, #0
   2ce78:	bne	2ce14 <__read_chk@plt+0x26990>
   2ce7c:	mov	r0, r7
   2ce80:	add	r1, sp, #92	; 0x5c
   2ce84:	bl	2e320 <__read_chk@plt+0x27e9c>
   2ce88:	subs	r4, r0, #0
   2ce8c:	bne	2ce14 <__read_chk@plt+0x26990>
   2ce90:	mov	r1, r4
   2ce94:	mov	r2, r4
   2ce98:	mov	r0, r7
   2ce9c:	bl	2e4b4 <__read_chk@plt+0x28030>
   2cea0:	subs	r4, r0, #0
   2cea4:	bne	2ce14 <__read_chk@plt+0x26990>
   2cea8:	mov	r0, r7
   2ceac:	add	r1, sp, #96	; 0x60
   2ceb0:	bl	2e320 <__read_chk@plt+0x27e9c>
   2ceb4:	subs	r4, r0, #0
   2ceb8:	bne	2ce14 <__read_chk@plt+0x26990>
   2cebc:	ldr	r0, [sp, #56]	; 0x38
   2cec0:	bl	3c500 <__read_chk@plt+0x3607c>
   2cec4:	cmp	r0, #0
   2cec8:	str	r0, [sp, #36]	; 0x24
   2cecc:	beq	2d274 <__read_chk@plt+0x26df0>
   2ced0:	ldr	ip, [sp, #32]
   2ced4:	cmp	ip, #0
   2ced8:	beq	2cee8 <__read_chk@plt+0x26a64>
   2cedc:	ldrb	r3, [ip]
   2cee0:	cmp	r3, #0
   2cee4:	bne	2cf00 <__read_chk@plt+0x26a7c>
   2cee8:	ldr	r1, [pc, #940]	; 2d29c <__read_chk@plt+0x26e18>
   2ceec:	ldr	r0, [sp, #56]	; 0x38
   2cef0:	add	r1, pc, r1
   2cef4:	bl	61d8 <strcmp@plt>
   2cef8:	cmp	r0, #0
   2cefc:	bne	2d074 <__read_chk@plt+0x26bf0>
   2cf00:	ldr	r4, [pc, #920]	; 2d2a0 <__read_chk@plt+0x26e1c>
   2cf04:	ldr	r9, [sp, #60]	; 0x3c
   2cf08:	add	r4, pc, r4
   2cf0c:	mov	r0, r9
   2cf10:	mov	r1, r4
   2cf14:	bl	61d8 <strcmp@plt>
   2cf18:	subs	sl, r0, #0
   2cf1c:	beq	2d258 <__read_chk@plt+0x26dd4>
   2cf20:	ldr	r1, [pc, #892]	; 2d2a4 <__read_chk@plt+0x26e20>
   2cf24:	mov	r0, r9
   2cf28:	add	r1, pc, r1
   2cf2c:	bl	61d8 <strcmp@plt>
   2cf30:	cmp	r0, #0
   2cf34:	bne	2d244 <__read_chk@plt+0x26dc0>
   2cf38:	ldr	r4, [sp, #92]	; 0x5c
   2cf3c:	cmp	r4, #1
   2cf40:	bne	2cdd0 <__read_chk@plt+0x2694c>
   2cf44:	ldr	r0, [sp, #36]	; 0x24
   2cf48:	bl	3c45c <__read_chk@plt+0x35fd8>
   2cf4c:	mov	r1, r0
   2cf50:	ldr	r0, [sp, #96]	; 0x60
   2cf54:	cmp	r1, r0
   2cf58:	bhi	2cdd0 <__read_chk@plt+0x2694c>
   2cf5c:	bl	7c92c <__read_chk@plt+0x764a8>
   2cf60:	cmp	r1, #0
   2cf64:	bne	2cdd0 <__read_chk@plt+0x2694c>
   2cf68:	ldr	r0, [sp, #36]	; 0x24
   2cf6c:	bl	3c464 <__read_chk@plt+0x35fe0>
   2cf70:	mov	r9, r0
   2cf74:	ldr	r0, [sp, #36]	; 0x24
   2cf78:	bl	3c4a0 <__read_chk@plt+0x3601c>
   2cf7c:	mov	sl, r0
   2cf80:	ldr	r0, [sp, #36]	; 0x24
   2cf84:	add	r3, sl, r9
   2cf88:	str	r3, [sp, #44]	; 0x2c
   2cf8c:	bl	3c498 <__read_chk@plt+0x36014>
   2cf90:	ldr	r1, [sp, #44]	; 0x2c
   2cf94:	str	r0, [sp, #40]	; 0x28
   2cf98:	mov	r0, r4
   2cf9c:	bl	5f80 <calloc@plt>
   2cfa0:	subs	fp, r0, #0
   2cfa4:	beq	2d23c <__read_chk@plt+0x26db8>
   2cfa8:	ldr	r1, [pc, #760]	; 2d2a8 <__read_chk@plt+0x26e24>
   2cfac:	ldr	r0, [sp, #60]	; 0x3c
   2cfb0:	add	r1, pc, r1
   2cfb4:	bl	61d8 <strcmp@plt>
   2cfb8:	cmp	r0, #0
   2cfbc:	beq	2d1d8 <__read_chk@plt+0x26d54>
   2cfc0:	mov	r0, r7
   2cfc4:	bl	265d8 <__read_chk@plt+0x20154>
   2cfc8:	ldr	r1, [sp, #96]	; 0x60
   2cfcc:	ldr	ip, [sp, #40]	; 0x28
   2cfd0:	add	r3, ip, r1
   2cfd4:	cmp	r0, r3
   2cfd8:	bcc	2d184 <__read_chk@plt+0x26d00>
   2cfdc:	mov	r0, r8
   2cfe0:	add	r2, sp, #84	; 0x54
   2cfe4:	bl	26ab4 <__read_chk@plt+0x20630>
   2cfe8:	subs	r4, r0, #0
   2cfec:	bne	2cc30 <__read_chk@plt+0x267ac>
   2cff0:	str	r4, [sp, #8]
   2cff4:	add	r3, fp, r9
   2cff8:	str	sl, [sp, #4]
   2cffc:	add	r0, sp, #72	; 0x48
   2d000:	str	r3, [sp]
   2d004:	mov	r2, fp
   2d008:	ldr	r1, [sp, #36]	; 0x24
   2d00c:	mov	r3, r9
   2d010:	bl	3c794 <__read_chk@plt+0x36310>
   2d014:	subs	r4, r0, #0
   2d018:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d01c:	ldr	r1, [sp, #72]	; 0x48
   2d020:	mov	r0, r7
   2d024:	ldr	r2, [sp, #84]	; 0x54
   2d028:	str	r1, [sp, #20]
   2d02c:	str	r2, [sp, #16]
   2d030:	bl	26778 <__read_chk@plt+0x202f4>
   2d034:	ldr	r1, [sp, #20]
   2d038:	ldr	lr, [sp, #96]	; 0x60
   2d03c:	ldr	ip, [sp, #40]	; 0x28
   2d040:	str	r4, [sp, #4]
   2d044:	ldr	r2, [sp, #16]
   2d048:	str	ip, [sp, #8]
   2d04c:	str	lr, [sp]
   2d050:	mov	r3, r0
   2d054:	mov	r0, r1
   2d058:	mov	r1, r4
   2d05c:	bl	3c9fc <__read_chk@plt+0x36578>
   2d060:	subs	r4, r0, #0
   2d064:	beq	2d088 <__read_chk@plt+0x26c04>
   2d068:	cmn	r4, #30
   2d06c:	mvneq	r4, #42	; 0x2a
   2d070:	b	2cc30 <__read_chk@plt+0x267ac>
   2d074:	mov	fp, #0
   2d078:	mvn	r4, #42	; 0x2a
   2d07c:	mov	sl, fp
   2d080:	mov	r9, fp
   2d084:	b	2cc30 <__read_chk@plt+0x267ac>
   2d088:	ldr	r1, [sp, #96]	; 0x60
   2d08c:	mov	r0, r7
   2d090:	ldr	ip, [sp, #40]	; 0x28
   2d094:	add	r1, ip, r1
   2d098:	bl	26afc <__read_chk@plt+0x20678>
   2d09c:	subs	r4, r0, #0
   2d0a0:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d0a4:	mov	r0, r7
   2d0a8:	bl	265d8 <__read_chk@plt+0x20154>
   2d0ac:	cmp	r0, #0
   2d0b0:	bne	2d184 <__read_chk@plt+0x26d00>
   2d0b4:	mov	r0, r8
   2d0b8:	add	r1, sp, #100	; 0x64
   2d0bc:	bl	2e320 <__read_chk@plt+0x27e9c>
   2d0c0:	subs	r4, r0, #0
   2d0c4:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d0c8:	mov	r0, r8
   2d0cc:	add	r1, sp, #104	; 0x68
   2d0d0:	bl	2e320 <__read_chk@plt+0x27e9c>
   2d0d4:	subs	r4, r0, #0
   2d0d8:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d0dc:	ldr	r2, [sp, #100]	; 0x64
   2d0e0:	ldr	r3, [sp, #104]	; 0x68
   2d0e4:	cmp	r2, r3
   2d0e8:	mvnne	r4, #42	; 0x2a
   2d0ec:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d0f0:	mov	r0, r8
   2d0f4:	add	r1, sp, #76	; 0x4c
   2d0f8:	bl	2c504 <__read_chk@plt+0x26080>
   2d0fc:	subs	r4, r0, #0
   2d100:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d104:	mov	r0, r8
   2d108:	add	r1, sp, #52	; 0x34
   2d10c:	mov	r2, #0
   2d110:	bl	2e644 <__read_chk@plt+0x281c0>
   2d114:	subs	r4, r0, #0
   2d118:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d11c:	mov	ip, r5
   2d120:	mov	r5, r8
   2d124:	mov	r8, r6
   2d128:	mov	r6, r4
   2d12c:	add	r2, sp, #51	; 0x33
   2d130:	str	r2, [sp, #32]
   2d134:	mov	r0, r5
   2d138:	str	ip, [sp, #20]
   2d13c:	bl	265d8 <__read_chk@plt+0x20154>
   2d140:	ldr	ip, [sp, #20]
   2d144:	cmp	r0, #0
   2d148:	beq	2d19c <__read_chk@plt+0x26d18>
   2d14c:	mov	r0, r5
   2d150:	add	r1, sp, #51	; 0x33
   2d154:	str	ip, [sp, #20]
   2d158:	bl	2e3cc <__read_chk@plt+0x27f48>
   2d15c:	ldr	ip, [sp, #20]
   2d160:	cmp	r0, #0
   2d164:	bne	2d18c <__read_chk@plt+0x26d08>
   2d168:	add	r4, r4, #1
   2d16c:	ldrb	r1, [sp, #51]	; 0x33
   2d170:	uxtb	r2, r4
   2d174:	cmp	r1, r2
   2d178:	beq	2d134 <__read_chk@plt+0x26cb0>
   2d17c:	mov	r8, r5
   2d180:	mov	r5, ip
   2d184:	mvn	r4, #3
   2d188:	b	2cc30 <__read_chk@plt+0x267ac>
   2d18c:	mov	r8, r5
   2d190:	mov	r4, r0
   2d194:	mov	r5, ip
   2d198:	b	2cc30 <__read_chk@plt+0x267ac>
   2d19c:	mov	r4, r6
   2d1a0:	mov	r6, r8
   2d1a4:	mov	r8, r5
   2d1a8:	mov	r5, ip
   2d1ac:	ldr	ip, [sp, #28]
   2d1b0:	cmp	ip, #0
   2d1b4:	ldrne	r3, [sp, #76]	; 0x4c
   2d1b8:	strne	r0, [sp, #76]	; 0x4c
   2d1bc:	strne	r3, [ip]
   2d1c0:	cmp	r6, #0
   2d1c4:	ldrne	r3, [sp, #52]	; 0x34
   2d1c8:	movne	r2, #0
   2d1cc:	strne	r2, [sp, #52]	; 0x34
   2d1d0:	strne	r3, [r6]
   2d1d4:	b	2cc30 <__read_chk@plt+0x267ac>
   2d1d8:	ldr	r0, [sp, #68]	; 0x44
   2d1dc:	add	r1, sp, #80	; 0x50
   2d1e0:	add	r2, sp, #64	; 0x40
   2d1e4:	bl	2e564 <__read_chk@plt+0x280e0>
   2d1e8:	subs	r4, r0, #0
   2d1ec:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d1f0:	ldr	r0, [sp, #68]	; 0x44
   2d1f4:	add	r1, sp, #88	; 0x58
   2d1f8:	bl	2e320 <__read_chk@plt+0x27e9c>
   2d1fc:	subs	r4, r0, #0
   2d200:	bne	2cc30 <__read_chk@plt+0x267ac>
   2d204:	ldr	r0, [sp, #32]
   2d208:	bl	6088 <strlen@plt>
   2d20c:	ldr	lr, [sp, #88]	; 0x58
   2d210:	ldr	ip, [sp, #44]	; 0x2c
   2d214:	ldr	r2, [sp, #80]	; 0x50
   2d218:	ldr	r3, [sp, #64]	; 0x40
   2d21c:	str	fp, [sp]
   2d220:	stmib	sp, {ip, lr}
   2d224:	mov	r1, r0
   2d228:	ldr	r0, [sp, #32]
   2d22c:	bl	751fc <__read_chk@plt+0x6ed78>
   2d230:	cmp	r0, #0
   2d234:	bge	2cfc0 <__read_chk@plt+0x26b3c>
   2d238:	b	2d184 <__read_chk@plt+0x26d00>
   2d23c:	mvn	r4, #1
   2d240:	b	2cc30 <__read_chk@plt+0x267ac>
   2d244:	mov	fp, #0
   2d248:	mvn	r4, #41	; 0x29
   2d24c:	mov	sl, fp
   2d250:	mov	r9, fp
   2d254:	b	2cc30 <__read_chk@plt+0x267ac>
   2d258:	mov	r1, r4
   2d25c:	ldr	r0, [sp, #56]	; 0x38
   2d260:	bl	61d8 <strcmp@plt>
   2d264:	cmp	r0, #0
   2d268:	beq	2cf38 <__read_chk@plt+0x26ab4>
   2d26c:	b	2cc24 <__read_chk@plt+0x267a0>
   2d270:	bl	5d64 <__stack_chk_fail@plt>
   2d274:	mov	fp, r4
   2d278:	mvn	r4, #41	; 0x29
   2d27c:	mov	sl, fp
   2d280:	mov	r9, fp
   2d284:	b	2cc30 <__read_chk@plt+0x267ac>
   2d288:	ldrdeq	r3, [r9], -r8
   2d28c:	andeq	r0, r0, r8, asr #11
   2d290:	andeq	sl, r5, ip, lsl #30
   2d294:	andeq	sl, r5, r8, lsl pc
   2d298:	andeq	sl, r5, r0, asr sp
   2d29c:	andeq	r1, r5, ip, lsl #5
   2d2a0:	andeq	r1, r5, r4, ror r2
   2d2a4:	andeq	sl, r5, r0, lsr #23
   2d2a8:	andeq	sl, r5, r8, lsl fp
   2d2ac:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   2d2b0:	subs	r7, r3, #0
   2d2b4:	mov	r8, r1
   2d2b8:	mov	r9, r2
   2d2bc:	movne	r3, #0
   2d2c0:	strne	r3, [r7]
   2d2c4:	mov	r4, r0
   2d2c8:	bl	6454 <BIO_s_mem@plt>
   2d2cc:	bl	5cb0 <BIO_new@plt>
   2d2d0:	subs	r5, r0, #0
   2d2d4:	beq	2d3a4 <__read_chk@plt+0x26f20>
   2d2d8:	mov	r0, r4
   2d2dc:	bl	265d8 <__read_chk@plt+0x20154>
   2d2e0:	cmp	r0, #0
   2d2e4:	blt	2d3a4 <__read_chk@plt+0x26f20>
   2d2e8:	mov	r0, r4
   2d2ec:	bl	26778 <__read_chk@plt+0x202f4>
   2d2f0:	mov	r6, r0
   2d2f4:	mov	r0, r4
   2d2f8:	bl	265d8 <__read_chk@plt+0x20154>
   2d2fc:	mov	r1, r6
   2d300:	mov	r2, r0
   2d304:	mov	r0, r5
   2d308:	bl	5560 <BIO_write@plt>
   2d30c:	mov	r6, r0
   2d310:	mov	r0, r4
   2d314:	bl	265d8 <__read_chk@plt+0x20154>
   2d318:	cmp	r6, r0
   2d31c:	mvnne	r6, #1
   2d320:	beq	2d340 <__read_chk@plt+0x26ebc>
   2d324:	mov	r0, r5
   2d328:	mov	r4, #0
   2d32c:	bl	57c4 <BIO_free@plt>
   2d330:	mov	r0, r4
   2d334:	bl	27e40 <__read_chk@plt+0x219bc>
   2d338:	mov	r0, r6
   2d33c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2d340:	mov	r1, #0
   2d344:	mov	r3, r9
   2d348:	mov	r2, r1
   2d34c:	mov	r0, r5
   2d350:	bl	60a0 <PEM_read_bio_PrivateKey@plt>
   2d354:	subs	r9, r0, #0
   2d358:	beq	2d44c <__read_chk@plt+0x26fc8>
   2d35c:	ldr	r3, [r9]
   2d360:	cmp	r3, #6
   2d364:	beq	2d3b8 <__read_chk@plt+0x26f34>
   2d368:	cmp	r3, #116	; 0x74
   2d36c:	beq	2d41c <__read_chk@plt+0x26f98>
   2d370:	cmp	r3, #408	; 0x198
   2d374:	bne	2d3ac <__read_chk@plt+0x26f28>
   2d378:	cmp	r8, #10
   2d37c:	cmpne	r8, #3
   2d380:	movne	r4, #0
   2d384:	moveq	r4, #1
   2d388:	beq	2d454 <__read_chk@plt+0x26fd0>
   2d38c:	mvn	r6, #3
   2d390:	mov	r0, r5
   2d394:	bl	57c4 <BIO_free@plt>
   2d398:	mov	r0, r9
   2d39c:	bl	5470 <EVP_PKEY_free@plt>
   2d3a0:	b	2d330 <__read_chk@plt+0x26eac>
   2d3a4:	mvn	r0, #1
   2d3a8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2d3ac:	mvn	r6, #3
   2d3b0:	mov	r4, #0
   2d3b4:	b	2d390 <__read_chk@plt+0x26f0c>
   2d3b8:	cmp	r8, #10
   2d3bc:	cmpne	r8, #1
   2d3c0:	movne	r4, #0
   2d3c4:	moveq	r4, #1
   2d3c8:	bne	2d38c <__read_chk@plt+0x26f08>
   2d3cc:	mov	r0, #10
   2d3d0:	bl	28098 <__read_chk@plt+0x21c14>
   2d3d4:	subs	r4, r0, #0
   2d3d8:	beq	2d4e4 <__read_chk@plt+0x27060>
   2d3dc:	mov	r0, r9
   2d3e0:	bl	5824 <EVP_PKEY_get1_RSA@plt>
   2d3e4:	mov	r3, #1
   2d3e8:	mov	r1, #0
   2d3ec:	str	r3, [r4]
   2d3f0:	str	r0, [r4, #8]
   2d3f4:	bl	53bc <RSA_blinding_on@plt>
   2d3f8:	cmp	r0, #1
   2d3fc:	mvnne	r6, #21
   2d400:	bne	2d390 <__read_chk@plt+0x26f0c>
   2d404:	cmp	r7, #0
   2d408:	moveq	r6, r7
   2d40c:	strne	r4, [r7]
   2d410:	movne	r4, #0
   2d414:	movne	r6, r4
   2d418:	b	2d390 <__read_chk@plt+0x26f0c>
   2d41c:	bic	r8, r8, #8
   2d420:	cmp	r8, #2
   2d424:	bne	2d3ac <__read_chk@plt+0x26f28>
   2d428:	mov	r0, #10
   2d42c:	bl	28098 <__read_chk@plt+0x21c14>
   2d430:	subs	r4, r0, #0
   2d434:	beq	2d4e4 <__read_chk@plt+0x27060>
   2d438:	mov	r0, r9
   2d43c:	bl	5be4 <EVP_PKEY_get1_DSA@plt>
   2d440:	str	r8, [r4]
   2d444:	str	r0, [r4, #12]
   2d448:	b	2d404 <__read_chk@plt+0x26f80>
   2d44c:	mvn	r6, #42	; 0x2a
   2d450:	b	2d324 <__read_chk@plt+0x26ea0>
   2d454:	mov	r0, #10
   2d458:	bl	28098 <__read_chk@plt+0x21c14>
   2d45c:	subs	r4, r0, #0
   2d460:	beq	2d4e4 <__read_chk@plt+0x27060>
   2d464:	mov	r0, r9
   2d468:	bl	6244 <EVP_PKEY_get1_EC_KEY@plt>
   2d46c:	mov	r3, #3
   2d470:	str	r3, [r4]
   2d474:	str	r0, [r4, #20]
   2d478:	bl	29538 <__read_chk@plt+0x230b4>
   2d47c:	cmn	r0, #1
   2d480:	str	r0, [r4, #16]
   2d484:	beq	2d38c <__read_chk@plt+0x26f08>
   2d488:	movw	r3, #415	; 0x19f
   2d48c:	cmp	r0, r3
   2d490:	beq	2d4a8 <__read_chk@plt+0x27024>
   2d494:	blt	2d38c <__read_chk@plt+0x26f08>
   2d498:	sub	r3, r0, #712	; 0x2c8
   2d49c:	sub	r3, r3, #3
   2d4a0:	cmp	r3, #1
   2d4a4:	bhi	2d38c <__read_chk@plt+0x26f08>
   2d4a8:	ldr	r0, [r4, #20]
   2d4ac:	bl	5ee4 <EC_KEY_get0_group@plt>
   2d4b0:	mov	r6, r0
   2d4b4:	ldr	r0, [r4, #20]
   2d4b8:	bl	57a0 <EC_KEY_get0_public_key@plt>
   2d4bc:	mov	r1, r0
   2d4c0:	mov	r0, r6
   2d4c4:	bl	2b3bc <__read_chk@plt+0x24f38>
   2d4c8:	cmp	r0, #0
   2d4cc:	bne	2d38c <__read_chk@plt+0x26f08>
   2d4d0:	ldr	r0, [r4, #20]
   2d4d4:	bl	2c424 <__read_chk@plt+0x25fa0>
   2d4d8:	cmp	r0, #0
   2d4dc:	bne	2d38c <__read_chk@plt+0x26f08>
   2d4e0:	b	2d404 <__read_chk@plt+0x26f80>
   2d4e4:	mvn	r6, #1
   2d4e8:	mov	r4, #0
   2d4ec:	b	2d390 <__read_chk@plt+0x26f0c>
   2d4f0:	push	{r4, r5, r6, r7, r8, r9, lr}
   2d4f4:	subs	r7, r1, #0
   2d4f8:	ldr	r4, [pc, #400]	; 2d690 <__read_chk@plt+0x2720c>
   2d4fc:	sub	sp, sp, #12
   2d500:	mov	r6, r0
   2d504:	add	r4, pc, r4
   2d508:	beq	2d64c <__read_chk@plt+0x271c8>
   2d50c:	bl	5b24 <BN_CTX_new@plt>
   2d510:	subs	r5, r0, #0
   2d514:	beq	2d674 <__read_chk@plt+0x271f0>
   2d518:	bl	6040 <BN_CTX_start@plt>
   2d51c:	mov	r0, r5
   2d520:	bl	56bc <BN_CTX_get@plt>
   2d524:	subs	r8, r0, #0
   2d528:	beq	2d5c4 <__read_chk@plt+0x27140>
   2d52c:	mov	r0, r5
   2d530:	bl	56bc <BN_CTX_get@plt>
   2d534:	subs	r9, r0, #0
   2d538:	beq	2d5c4 <__read_chk@plt+0x27140>
   2d53c:	mov	r0, r6
   2d540:	bl	5c5c <EC_GROUP_method_of@plt>
   2d544:	bl	5da0 <EC_METHOD_get_field_type@plt>
   2d548:	movw	ip, #406	; 0x196
   2d54c:	cmp	r0, ip
   2d550:	beq	2d584 <__read_chk@plt+0x27100>
   2d554:	ldr	r3, [pc, #312]	; 2d694 <__read_chk@plt+0x27210>
   2d558:	mov	r1, #1
   2d55c:	ldr	r2, [pc, #308]	; 2d698 <__read_chk@plt+0x27214>
   2d560:	ldr	r0, [pc, #308]	; 2d69c <__read_chk@plt+0x27218>
   2d564:	add	r3, pc, r3
   2d568:	add	r2, pc, r2
   2d56c:	ldr	r0, [r4, r0]
   2d570:	add	r3, r3, #72	; 0x48
   2d574:	ldr	r0, [r0]
   2d578:	add	sp, sp, #12
   2d57c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2d580:	b	58a8 <__fprintf_chk@plt>
   2d584:	mov	r0, r6
   2d588:	str	r5, [sp]
   2d58c:	mov	r1, r7
   2d590:	mov	r2, r8
   2d594:	mov	r3, r9
   2d598:	bl	565c <EC_POINT_get_affine_coordinates_GFp@plt>
   2d59c:	cmp	r0, #1
   2d5a0:	mov	r6, r0
   2d5a4:	beq	2d5e0 <__read_chk@plt+0x2715c>
   2d5a8:	ldr	r3, [pc, #240]	; 2d6a0 <__read_chk@plt+0x2721c>
   2d5ac:	mov	r1, #1
   2d5b0:	ldr	r2, [pc, #236]	; 2d6a4 <__read_chk@plt+0x27220>
   2d5b4:	ldr	r0, [pc, #224]	; 2d69c <__read_chk@plt+0x27218>
   2d5b8:	add	r3, pc, r3
   2d5bc:	add	r2, pc, r2
   2d5c0:	b	2d56c <__read_chk@plt+0x270e8>
   2d5c4:	ldr	r3, [pc, #220]	; 2d6a8 <__read_chk@plt+0x27224>
   2d5c8:	mov	r1, #1
   2d5cc:	ldr	r2, [pc, #216]	; 2d6ac <__read_chk@plt+0x27228>
   2d5d0:	ldr	r0, [pc, #196]	; 2d69c <__read_chk@plt+0x27218>
   2d5d4:	add	r3, pc, r3
   2d5d8:	add	r2, pc, r2
   2d5dc:	b	2d56c <__read_chk@plt+0x270e8>
   2d5e0:	ldr	r3, [pc, #180]	; 2d69c <__read_chk@plt+0x27218>
   2d5e4:	mov	r1, r0
   2d5e8:	ldr	r0, [pc, #192]	; 2d6b0 <__read_chk@plt+0x2722c>
   2d5ec:	mov	r2, #2
   2d5f0:	ldr	r4, [r4, r3]
   2d5f4:	add	r0, pc, r0
   2d5f8:	ldr	r3, [r4]
   2d5fc:	bl	5fec <fwrite@plt>
   2d600:	mov	r1, r8
   2d604:	ldr	r0, [r4]
   2d608:	bl	54d0 <BN_print_fp@plt>
   2d60c:	ldr	r0, [pc, #160]	; 2d6b4 <__read_chk@plt+0x27230>
   2d610:	ldr	r3, [r4]
   2d614:	mov	r2, #3
   2d618:	mov	r1, r6
   2d61c:	add	r0, pc, r0
   2d620:	bl	5fec <fwrite@plt>
   2d624:	mov	r1, r9
   2d628:	ldr	r0, [r4]
   2d62c:	bl	54d0 <BN_print_fp@plt>
   2d630:	ldr	r1, [r4]
   2d634:	mov	r0, #10
   2d638:	bl	5fe0 <fputc@plt>
   2d63c:	mov	r0, r5
   2d640:	add	sp, sp, #12
   2d644:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2d648:	b	62bc <BN_CTX_free@plt>
   2d64c:	ldr	r3, [pc, #72]	; 2d69c <__read_chk@plt+0x27218>
   2d650:	mov	r1, #1
   2d654:	ldr	r0, [pc, #92]	; 2d6b8 <__read_chk@plt+0x27234>
   2d658:	mov	r2, #13
   2d65c:	ldr	r3, [r4, r3]
   2d660:	add	r0, pc, r0
   2d664:	ldr	r3, [r3]
   2d668:	add	sp, sp, #12
   2d66c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2d670:	b	5fec <fwrite@plt>
   2d674:	ldr	r3, [pc, #64]	; 2d6bc <__read_chk@plt+0x27238>
   2d678:	mov	r1, #1
   2d67c:	ldr	r2, [pc, #60]	; 2d6c0 <__read_chk@plt+0x2723c>
   2d680:	ldr	r0, [pc, #20]	; 2d69c <__read_chk@plt+0x27218>
   2d684:	add	r3, pc, r3
   2d688:	add	r2, pc, r2
   2d68c:	b	2d56c <__read_chk@plt+0x270e8>
   2d690:	strdeq	r3, [r9], -r8
   2d694:	andeq	sl, r5, ip, asr #5
   2d698:	andeq	sl, r5, r0, lsl r6
   2d69c:	andeq	r0, r0, r4, asr #12
   2d6a0:	andeq	sl, r5, r8, ror r2
   2d6a4:	ldrdeq	sl, [r5], -ip
   2d6a8:	andeq	sl, r5, ip, asr r2
   2d6ac:	andeq	sl, r5, r8, lsl #11
   2d6b0:	ldrdeq	sl, [r5], -r0
   2d6b4:	andeq	sl, r5, ip, lsr #11
   2d6b8:	ldrdeq	sl, [r5], -r8
   2d6bc:	andeq	sl, r5, ip, lsr #3
   2d6c0:	andeq	sl, r5, r0, asr #9
   2d6c4:	push	{r4, r5, r6, lr}
   2d6c8:	mov	r5, r0
   2d6cc:	bl	5ee4 <EC_KEY_get0_group@plt>
   2d6d0:	ldr	r4, [pc, #156]	; 2d774 <__read_chk@plt+0x272f0>
   2d6d4:	add	r4, pc, r4
   2d6d8:	mov	r6, r0
   2d6dc:	mov	r0, r5
   2d6e0:	bl	57a0 <EC_KEY_get0_public_key@plt>
   2d6e4:	mov	r1, r0
   2d6e8:	mov	r0, r6
   2d6ec:	bl	2d4f0 <__read_chk@plt+0x2706c>
   2d6f0:	ldr	ip, [pc, #128]	; 2d778 <__read_chk@plt+0x272f4>
   2d6f4:	mov	r3, r4
   2d6f8:	ldr	r0, [pc, #124]	; 2d77c <__read_chk@plt+0x272f8>
   2d6fc:	mov	r1, #1
   2d700:	mov	r2, #9
   2d704:	ldr	r4, [r4, ip]
   2d708:	add	r0, pc, r0
   2d70c:	ldr	r3, [r4]
   2d710:	bl	5fec <fwrite@plt>
   2d714:	mov	r0, r5
   2d718:	bl	5a40 <EC_KEY_get0_private_key@plt>
   2d71c:	cmp	r0, #0
   2d720:	beq	2d74c <__read_chk@plt+0x272c8>
   2d724:	mov	r0, r5
   2d728:	ldr	r5, [r4]
   2d72c:	bl	5a40 <EC_KEY_get0_private_key@plt>
   2d730:	mov	r1, r0
   2d734:	mov	r0, r5
   2d738:	bl	54d0 <BN_print_fp@plt>
   2d73c:	ldr	r1, [r4]
   2d740:	mov	r0, #10
   2d744:	pop	{r4, r5, r6, lr}
   2d748:	b	5fe0 <fputc@plt>
   2d74c:	ldr	r0, [pc, #44]	; 2d780 <__read_chk@plt+0x272fc>
   2d750:	mov	r1, #1
   2d754:	ldr	r3, [r4]
   2d758:	mov	r2, #6
   2d75c:	add	r0, pc, r0
   2d760:	bl	5fec <fwrite@plt>
   2d764:	ldr	r1, [r4]
   2d768:	mov	r0, #10
   2d76c:	pop	{r4, r5, r6, lr}
   2d770:	b	5fe0 <fputc@plt>
   2d774:	andeq	r3, r9, r8, lsr #4
   2d778:	andeq	r0, r0, r4, asr #12
   2d77c:	andeq	sl, r5, r4, asr #9
   2d780:	andeq	sl, r5, ip, ror r4
   2d784:	ldr	ip, [pc, #1108]	; 2dbe0 <__read_chk@plt+0x2775c>
   2d788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d78c:	mov	r5, r0
   2d790:	ldr	r0, [pc, #1100]	; 2dbe4 <__read_chk@plt+0x27760>
   2d794:	add	ip, pc, ip
   2d798:	mov	r6, r2
   2d79c:	sub	sp, sp, #60	; 0x3c
   2d7a0:	mov	r2, ip
   2d7a4:	mov	r7, r1
   2d7a8:	ldr	r4, [ip, r0]
   2d7ac:	mov	fp, r3
   2d7b0:	ldr	r1, [r5]
   2d7b4:	ldr	r0, [sp, #100]	; 0x64
   2d7b8:	ldr	r2, [r4]
   2d7bc:	str	r2, [sp, #52]	; 0x34
   2d7c0:	cmp	r1, #4
   2d7c4:	addls	pc, pc, r1, lsl #2
   2d7c8:	b	2dbd8 <__read_chk@plt+0x27754>
   2d7cc:	b	2d824 <__read_chk@plt+0x273a0>
   2d7d0:	b	2d7e0 <__read_chk@plt+0x2735c>
   2d7d4:	b	2d7e0 <__read_chk@plt+0x2735c>
   2d7d8:	b	2d7e0 <__read_chk@plt+0x2735c>
   2d7dc:	b	2d7ec <__read_chk@plt+0x27368>
   2d7e0:	ldr	r3, [sp, #96]	; 0x60
   2d7e4:	cmp	r3, #0
   2d7e8:	beq	2d8b0 <__read_chk@plt+0x2742c>
   2d7ec:	ldr	r3, [sp, #104]	; 0x68
   2d7f0:	mov	r1, r7
   2d7f4:	str	r0, [sp]
   2d7f8:	mov	r2, r6
   2d7fc:	mov	r0, r5
   2d800:	str	r3, [sp, #4]
   2d804:	mov	r3, fp
   2d808:	bl	2ad70 <__read_chk@plt+0x248ec>
   2d80c:	ldr	r2, [sp, #52]	; 0x34
   2d810:	ldr	r3, [r4]
   2d814:	cmp	r2, r3
   2d818:	bne	2dbd4 <__read_chk@plt+0x27750>
   2d81c:	add	sp, sp, #60	; 0x3c
   2d820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d824:	ldrb	r2, [r6]
   2d828:	mov	r8, #0
   2d82c:	str	r8, [sp, #36]	; 0x24
   2d830:	cmp	r2, r8
   2d834:	movne	r2, #3
   2d838:	moveq	r2, r8
   2d83c:	mov	r0, r2
   2d840:	str	r2, [sp, #16]
   2d844:	bl	3c564 <__read_chk@plt+0x360e0>
   2d848:	cmp	r0, #0
   2d84c:	str	r0, [sp, #28]
   2d850:	beq	2dbcc <__read_chk@plt+0x27748>
   2d854:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2d858:	subs	sl, r0, #0
   2d85c:	beq	2dbc4 <__read_chk@plt+0x27740>
   2d860:	add	r3, sp, #40	; 0x28
   2d864:	mov	r1, #4
   2d868:	str	r3, [sp, #20]
   2d86c:	mov	r2, r3
   2d870:	bl	26ab4 <__read_chk@plt+0x20630>
   2d874:	subs	r9, r0, #0
   2d878:	beq	2d914 <__read_chk@plt+0x27490>
   2d87c:	add	r3, sp, #44	; 0x2c
   2d880:	str	r3, [sp, #24]
   2d884:	ldr	r0, [sp, #36]	; 0x24
   2d888:	bl	3cc24 <__read_chk@plt+0x367a0>
   2d88c:	mov	r1, #8
   2d890:	ldr	r0, [sp, #24]
   2d894:	bl	7b7fc <__read_chk@plt+0x75378>
   2d898:	mov	r0, sl
   2d89c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2d8a0:	mov	r0, r8
   2d8a4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2d8a8:	mov	r0, r9
   2d8ac:	b	2d80c <__read_chk@plt+0x27388>
   2d8b0:	mov	r0, r6
   2d8b4:	bl	6088 <strlen@plt>
   2d8b8:	subs	r8, r0, #0
   2d8bc:	ble	2db68 <__read_chk@plt+0x276e4>
   2d8c0:	bl	55c0 <EVP_aes_128_cbc@plt>
   2d8c4:	mov	r9, r0
   2d8c8:	sub	r3, r8, #1
   2d8cc:	cmp	r3, #3
   2d8d0:	bls	2dbbc <__read_chk@plt+0x27738>
   2d8d4:	bl	6454 <BIO_s_mem@plt>
   2d8d8:	bl	5cb0 <BIO_new@plt>
   2d8dc:	subs	sl, r0, #0
   2d8e0:	beq	2dbc4 <__read_chk@plt+0x27740>
   2d8e4:	ldr	r3, [r5]
   2d8e8:	cmp	r3, #2
   2d8ec:	beq	2db98 <__read_chk@plt+0x27714>
   2d8f0:	cmp	r3, #3
   2d8f4:	beq	2db74 <__read_chk@plt+0x276f0>
   2d8f8:	cmp	r3, #1
   2d8fc:	beq	2db0c <__read_chk@plt+0x27688>
   2d900:	mvn	r9, #21
   2d904:	mov	r0, sl
   2d908:	bl	57c4 <BIO_free@plt>
   2d90c:	mov	r0, r9
   2d910:	b	2d80c <__read_chk@plt+0x27388>
   2d914:	ldr	r0, [sp, #40]	; 0x28
   2d918:	mov	r1, #2
   2d91c:	bl	74550 <__read_chk@plt+0x6e0cc>
   2d920:	ldr	r2, [sp, #40]	; 0x28
   2d924:	mov	r0, sl
   2d928:	ldrh	r1, [r2]
   2d92c:	strh	r1, [r2, #2]
   2d930:	ldr	r2, [r5, #8]
   2d934:	ldr	r1, [r2, #24]
   2d938:	bl	2f9d8 <__read_chk@plt+0x29554>
   2d93c:	subs	r9, r0, #0
   2d940:	bne	2d87c <__read_chk@plt+0x273f8>
   2d944:	ldr	r2, [r5, #8]
   2d948:	mov	r0, sl
   2d94c:	ldr	r1, [r2, #44]	; 0x2c
   2d950:	bl	2f9d8 <__read_chk@plt+0x29554>
   2d954:	subs	r9, r0, #0
   2d958:	bne	2d87c <__read_chk@plt+0x273f8>
   2d95c:	ldr	r2, [r5, #8]
   2d960:	mov	r0, sl
   2d964:	ldr	r1, [r2, #32]
   2d968:	bl	2f9d8 <__read_chk@plt+0x29554>
   2d96c:	subs	r9, r0, #0
   2d970:	bne	2d87c <__read_chk@plt+0x273f8>
   2d974:	ldr	r2, [r5, #8]
   2d978:	mov	r0, sl
   2d97c:	ldr	r1, [r2, #28]
   2d980:	bl	2f9d8 <__read_chk@plt+0x29554>
   2d984:	add	r3, sp, #44	; 0x2c
   2d988:	str	r3, [sp, #24]
   2d98c:	subs	r9, r0, #0
   2d990:	bne	2d884 <__read_chk@plt+0x27400>
   2d994:	mov	r0, r3
   2d998:	mov	r1, #8
   2d99c:	bl	7b7fc <__read_chk@plt+0x75378>
   2d9a0:	mov	r0, sl
   2d9a4:	bl	265d8 <__read_chk@plt+0x20154>
   2d9a8:	ldr	r1, [sp, #24]
   2d9ac:	and	r2, r0, #7
   2d9b0:	mov	r0, sl
   2d9b4:	rsb	r2, r2, #8
   2d9b8:	bl	2e828 <__read_chk@plt+0x283a4>
   2d9bc:	subs	r9, r0, #0
   2d9c0:	bne	2d884 <__read_chk@plt+0x27400>
   2d9c4:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2d9c8:	subs	r8, r0, #0
   2d9cc:	mvneq	r9, #1
   2d9d0:	beq	2d884 <__read_chk@plt+0x27400>
   2d9d4:	ldr	r1, [pc, #524]	; 2dbe8 <__read_chk@plt+0x27764>
   2d9d8:	mov	r2, #33	; 0x21
   2d9dc:	add	r1, pc, r1
   2d9e0:	bl	2e828 <__read_chk@plt+0x283a4>
   2d9e4:	subs	r9, r0, #0
   2d9e8:	bne	2d884 <__read_chk@plt+0x27400>
   2d9ec:	ldr	r1, [sp, #16]
   2d9f0:	mov	r0, r8
   2d9f4:	bl	2ebdc <__read_chk@plt+0x28758>
   2d9f8:	subs	r9, r0, #0
   2d9fc:	bne	2d884 <__read_chk@plt+0x27400>
   2da00:	mov	r1, r9
   2da04:	mov	r0, r8
   2da08:	bl	2eadc <__read_chk@plt+0x28658>
   2da0c:	subs	r9, r0, #0
   2da10:	bne	2d884 <__read_chk@plt+0x27400>
   2da14:	ldr	r2, [r5, #8]
   2da18:	ldr	r0, [r2, #16]
   2da1c:	bl	5ff8 <BN_num_bits@plt>
   2da20:	mov	r1, r0
   2da24:	mov	r0, r8
   2da28:	bl	2eadc <__read_chk@plt+0x28658>
   2da2c:	subs	r9, r0, #0
   2da30:	bne	2d884 <__read_chk@plt+0x27400>
   2da34:	ldr	r2, [r5, #8]
   2da38:	mov	r0, r8
   2da3c:	ldr	r1, [r2, #16]
   2da40:	bl	2f9d8 <__read_chk@plt+0x29554>
   2da44:	subs	r9, r0, #0
   2da48:	bne	2d884 <__read_chk@plt+0x27400>
   2da4c:	ldr	r2, [r5, #8]
   2da50:	mov	r0, r8
   2da54:	ldr	r1, [r2, #20]
   2da58:	bl	2f9d8 <__read_chk@plt+0x29554>
   2da5c:	subs	r9, r0, #0
   2da60:	bne	2d884 <__read_chk@plt+0x27400>
   2da64:	mov	r1, fp
   2da68:	mov	r0, r8
   2da6c:	bl	2ed04 <__read_chk@plt+0x28880>
   2da70:	subs	r9, r0, #0
   2da74:	bne	2d884 <__read_chk@plt+0x27400>
   2da78:	mov	r0, sl
   2da7c:	bl	265d8 <__read_chk@plt+0x20154>
   2da80:	add	r2, sp, #40	; 0x28
   2da84:	mov	r1, r0
   2da88:	mov	r0, r8
   2da8c:	bl	26ab4 <__read_chk@plt+0x20630>
   2da90:	subs	r9, r0, #0
   2da94:	bne	2d884 <__read_chk@plt+0x27400>
   2da98:	ldr	r1, [sp, #28]
   2da9c:	mov	r2, r6
   2daa0:	add	r0, sp, #36	; 0x24
   2daa4:	mov	r3, #1
   2daa8:	bl	3cc98 <__read_chk@plt+0x36814>
   2daac:	subs	r9, r0, #0
   2dab0:	bne	2d884 <__read_chk@plt+0x27400>
   2dab4:	mov	r0, sl
   2dab8:	ldr	r5, [sp, #36]	; 0x24
   2dabc:	ldr	r6, [sp, #40]	; 0x28
   2dac0:	bl	26778 <__read_chk@plt+0x202f4>
   2dac4:	mov	fp, r0
   2dac8:	mov	r0, sl
   2dacc:	bl	265d8 <__read_chk@plt+0x20154>
   2dad0:	str	r9, [sp, #4]
   2dad4:	str	r9, [sp, #8]
   2dad8:	mov	r1, r9
   2dadc:	mov	r3, fp
   2dae0:	mov	r2, r6
   2dae4:	str	r0, [sp]
   2dae8:	mov	r0, r5
   2daec:	bl	3c9fc <__read_chk@plt+0x36578>
   2daf0:	subs	r9, r0, #0
   2daf4:	bne	2d884 <__read_chk@plt+0x27400>
   2daf8:	mov	r0, r7
   2dafc:	mov	r1, r8
   2db00:	bl	2e8ac <__read_chk@plt+0x28428>
   2db04:	mov	r9, r0
   2db08:	b	2d884 <__read_chk@plt+0x27400>
   2db0c:	ldr	r1, [r5, #8]
   2db10:	mov	ip, #0
   2db14:	mov	r2, r9
   2db18:	str	r8, [sp]
   2db1c:	mov	r3, r6
   2db20:	str	ip, [sp, #4]
   2db24:	str	ip, [sp, #8]
   2db28:	bl	5b78 <PEM_write_bio_RSAPrivateKey@plt>
   2db2c:	cmp	r0, #0
   2db30:	beq	2d900 <__read_chk@plt+0x2747c>
   2db34:	mov	r2, #0
   2db38:	mov	r0, sl
   2db3c:	mov	r1, #3
   2db40:	add	r3, sp, #40	; 0x28
   2db44:	bl	5464 <BIO_ctrl@plt>
   2db48:	subs	r2, r0, #0
   2db4c:	mvnle	r9, #0
   2db50:	ble	2d904 <__read_chk@plt+0x27480>
   2db54:	mov	r0, r7
   2db58:	ldr	r1, [sp, #40]	; 0x28
   2db5c:	bl	2e828 <__read_chk@plt+0x283a4>
   2db60:	mov	r9, r0
   2db64:	b	2d904 <__read_chk@plt+0x27480>
   2db68:	ldr	r6, [sp, #96]	; 0x60
   2db6c:	mov	r9, r6
   2db70:	b	2d8c8 <__read_chk@plt+0x27444>
   2db74:	ldr	r1, [r5, #20]
   2db78:	mov	ip, #0
   2db7c:	mov	r2, r9
   2db80:	str	r8, [sp]
   2db84:	mov	r3, r6
   2db88:	str	ip, [sp, #4]
   2db8c:	str	ip, [sp, #8]
   2db90:	bl	6148 <PEM_write_bio_ECPrivateKey@plt>
   2db94:	b	2db2c <__read_chk@plt+0x276a8>
   2db98:	ldr	r1, [r5, #12]
   2db9c:	mov	ip, #0
   2dba0:	mov	r2, r9
   2dba4:	str	r8, [sp]
   2dba8:	mov	r3, r6
   2dbac:	str	ip, [sp, #4]
   2dbb0:	str	ip, [sp, #8]
   2dbb4:	bl	5e24 <PEM_write_bio_DSAPrivateKey@plt>
   2dbb8:	b	2db2c <__read_chk@plt+0x276a8>
   2dbbc:	mvn	r0, #39	; 0x27
   2dbc0:	b	2d80c <__read_chk@plt+0x27388>
   2dbc4:	mvn	r0, #1
   2dbc8:	b	2d80c <__read_chk@plt+0x27388>
   2dbcc:	mvn	r0, #0
   2dbd0:	b	2d80c <__read_chk@plt+0x27388>
   2dbd4:	bl	5d64 <__stack_chk_fail@plt>
   2dbd8:	mvn	r0, #13
   2dbdc:	b	2d80c <__read_chk@plt+0x27388>
   2dbe0:	andeq	r3, r9, r8, ror #2
   2dbe4:	andeq	r0, r0, r8, asr #11
   2dbe8:	andeq	sl, r5, r4, lsl #4
   2dbec:	push	{r4, r5, r6, r7, r8, lr}
   2dbf0:	subs	r7, r1, #0
   2dbf4:	mov	r4, r0
   2dbf8:	mov	r5, r2
   2dbfc:	movne	r3, #0
   2dc00:	strne	r3, [r7]
   2dc04:	cmp	r2, #0
   2dc08:	movne	r3, #0
   2dc0c:	strne	r3, [r2]
   2dc10:	bl	265d8 <__read_chk@plt+0x20154>
   2dc14:	cmp	r0, #32
   2dc18:	bls	2dd14 <__read_chk@plt+0x27890>
   2dc1c:	mov	r0, r4
   2dc20:	bl	26778 <__read_chk@plt+0x202f4>
   2dc24:	ldr	r1, [pc, #248]	; 2dd24 <__read_chk@plt+0x278a0>
   2dc28:	mov	r2, #33	; 0x21
   2dc2c:	add	r1, pc, r1
   2dc30:	bl	6298 <memcmp@plt>
   2dc34:	subs	r8, r0, #0
   2dc38:	bne	2dd14 <__read_chk@plt+0x27890>
   2dc3c:	mov	r0, r4
   2dc40:	bl	260f8 <__read_chk@plt+0x1fc74>
   2dc44:	subs	r6, r0, #0
   2dc48:	beq	2dd1c <__read_chk@plt+0x27898>
   2dc4c:	mov	r1, #33	; 0x21
   2dc50:	bl	26afc <__read_chk@plt+0x20678>
   2dc54:	subs	r4, r0, #0
   2dc58:	beq	2dc74 <__read_chk@plt+0x277f0>
   2dc5c:	mov	r0, r6
   2dc60:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2dc64:	mov	r0, r8
   2dc68:	bl	27e40 <__read_chk@plt+0x219bc>
   2dc6c:	mov	r0, r4
   2dc70:	pop	{r4, r5, r6, r7, r8, pc}
   2dc74:	mov	r1, r4
   2dc78:	mov	r0, r6
   2dc7c:	bl	2e3cc <__read_chk@plt+0x27f48>
   2dc80:	subs	r4, r0, #0
   2dc84:	bne	2dc5c <__read_chk@plt+0x277d8>
   2dc88:	mov	r1, r4
   2dc8c:	mov	r0, r6
   2dc90:	bl	2e320 <__read_chk@plt+0x27e9c>
   2dc94:	subs	r4, r0, #0
   2dc98:	bne	2dc5c <__read_chk@plt+0x277d8>
   2dc9c:	mov	r1, r4
   2dca0:	mov	r0, r6
   2dca4:	bl	2e320 <__read_chk@plt+0x27e9c>
   2dca8:	subs	r4, r0, #0
   2dcac:	bne	2dc5c <__read_chk@plt+0x277d8>
   2dcb0:	bl	28098 <__read_chk@plt+0x21c14>
   2dcb4:	subs	r8, r0, #0
   2dcb8:	beq	2dc5c <__read_chk@plt+0x277d8>
   2dcbc:	ldr	r3, [r8, #8]
   2dcc0:	mov	r0, r6
   2dcc4:	ldr	r1, [r3, #16]
   2dcc8:	bl	2f684 <__read_chk@plt+0x29200>
   2dccc:	subs	r4, r0, #0
   2dcd0:	bne	2dc5c <__read_chk@plt+0x277d8>
   2dcd4:	ldr	r3, [r8, #8]
   2dcd8:	mov	r0, r6
   2dcdc:	ldr	r1, [r3, #20]
   2dce0:	bl	2f684 <__read_chk@plt+0x29200>
   2dce4:	subs	r4, r0, #0
   2dce8:	bne	2dc5c <__read_chk@plt+0x277d8>
   2dcec:	mov	r1, r5
   2dcf0:	mov	r0, r6
   2dcf4:	mov	r2, #0
   2dcf8:	bl	2e564 <__read_chk@plt+0x280e0>
   2dcfc:	subs	r4, r0, #0
   2dd00:	bne	2dc5c <__read_chk@plt+0x277d8>
   2dd04:	cmp	r7, #0
   2dd08:	strne	r8, [r7]
   2dd0c:	movne	r8, r4
   2dd10:	b	2dc5c <__read_chk@plt+0x277d8>
   2dd14:	mvn	r0, #3
   2dd18:	pop	{r4, r5, r6, r7, r8, pc}
   2dd1c:	mvn	r0, #1
   2dd20:	pop	{r4, r5, r6, r7, r8, pc}
   2dd24:			; <UNDEFINED> instruction: 0x00059fb4
   2dd28:	ldr	ip, [pc, #1024]	; 2e130 <__read_chk@plt+0x27cac>
   2dd2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dd30:	subs	r6, r3, #0
   2dd34:	ldr	r3, [pc, #1016]	; 2e134 <__read_chk@plt+0x27cb0>
   2dd38:	add	ip, pc, ip
   2dd3c:	sub	sp, sp, #52	; 0x34
   2dd40:	mov	r7, r0
   2dd44:	mov	r8, r2
   2dd48:	ldr	r5, [ip, r3]
   2dd4c:	ldr	r4, [sp, #88]	; 0x58
   2dd50:	ldr	r3, [r5]
   2dd54:	str	r3, [sp, #44]	; 0x2c
   2dd58:	movne	r3, #0
   2dd5c:	strne	r3, [r6]
   2dd60:	cmp	r4, #0
   2dd64:	movne	r3, #0
   2dd68:	strne	r3, [r4]
   2dd6c:	cmp	r1, #10
   2dd70:	addls	pc, pc, r1, lsl #2
   2dd74:	b	2ded0 <__read_chk@plt+0x27a4c>
   2dd78:	b	2ddfc <__read_chk@plt+0x27978>
   2dd7c:	b	2dec4 <__read_chk@plt+0x27a40>
   2dd80:	b	2dec4 <__read_chk@plt+0x27a40>
   2dd84:	b	2dec4 <__read_chk@plt+0x27a40>
   2dd88:	b	2ddd4 <__read_chk@plt+0x27950>
   2dd8c:	b	2ded0 <__read_chk@plt+0x27a4c>
   2dd90:	b	2ded0 <__read_chk@plt+0x27a4c>
   2dd94:	b	2ded0 <__read_chk@plt+0x27a4c>
   2dd98:	b	2ded0 <__read_chk@plt+0x27a4c>
   2dd9c:	b	2ded0 <__read_chk@plt+0x27a4c>
   2dda0:	b	2dda4 <__read_chk@plt+0x27920>
   2dda4:	mov	r1, r2
   2dda8:	mov	r3, r4
   2ddac:	mov	r2, r6
   2ddb0:	bl	2cb18 <__read_chk@plt+0x26694>
   2ddb4:	cmp	r0, #0
   2ddb8:	beq	2dde4 <__read_chk@plt+0x27960>
   2ddbc:	mov	r0, r7
   2ddc0:	mov	r2, r8
   2ddc4:	mov	r3, r6
   2ddc8:	mov	r1, #10
   2ddcc:	bl	2d2ac <__read_chk@plt+0x26e28>
   2ddd0:	b	2dde4 <__read_chk@plt+0x27960>
   2ddd4:	mov	r1, r2
   2ddd8:	mov	r3, r4
   2dddc:	mov	r2, r6
   2dde0:	bl	2cb18 <__read_chk@plt+0x26694>
   2dde4:	ldr	r2, [sp, #44]	; 0x2c
   2dde8:	ldr	r3, [r5]
   2ddec:	cmp	r2, r3
   2ddf0:	bne	2e12c <__read_chk@plt+0x27ca8>
   2ddf4:	add	sp, sp, #52	; 0x34
   2ddf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ddfc:	bl	5e48 <FIPS_mode@plt>
   2de00:	cmp	r0, #0
   2de04:	bne	2e0e8 <__read_chk@plt+0x27c64>
   2de08:	cmp	r6, #0
   2de0c:	strne	r0, [r6]
   2de10:	cmp	r4, #0
   2de14:	str	r0, [sp, #36]	; 0x24
   2de18:	str	r0, [sp, #40]	; 0x28
   2de1c:	mov	r0, r7
   2de20:	movne	r3, #0
   2de24:	strne	r3, [r4]
   2de28:	bl	265d8 <__read_chk@plt+0x20154>
   2de2c:	cmp	r0, #32
   2de30:	bls	2e118 <__read_chk@plt+0x27c94>
   2de34:	mov	r0, r7
   2de38:	bl	26778 <__read_chk@plt+0x202f4>
   2de3c:	ldr	r1, [pc, #756]	; 2e138 <__read_chk@plt+0x27cb4>
   2de40:	mov	r2, #33	; 0x21
   2de44:	add	r1, pc, r1
   2de48:	bl	6298 <memcmp@plt>
   2de4c:	cmp	r0, #0
   2de50:	bne	2e118 <__read_chk@plt+0x27c94>
   2de54:	bl	2823c <__read_chk@plt+0x21db8>
   2de58:	subs	r9, r0, #0
   2de5c:	beq	2e108 <__read_chk@plt+0x27c84>
   2de60:	mov	r0, r7
   2de64:	bl	260f8 <__read_chk@plt+0x1fc74>
   2de68:	subs	r7, r0, #0
   2de6c:	beq	2e120 <__read_chk@plt+0x27c9c>
   2de70:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2de74:	subs	fp, r0, #0
   2de78:	mvneq	sl, #1
   2de7c:	beq	2de94 <__read_chk@plt+0x27a10>
   2de80:	mov	r0, r7
   2de84:	mov	r1, #33	; 0x21
   2de88:	bl	26afc <__read_chk@plt+0x20678>
   2de8c:	subs	sl, r0, #0
   2de90:	beq	2ded8 <__read_chk@plt+0x27a54>
   2de94:	ldr	r0, [sp, #40]	; 0x28
   2de98:	bl	3cc24 <__read_chk@plt+0x367a0>
   2de9c:	ldr	r0, [sp, #36]	; 0x24
   2dea0:	bl	55a8 <free@plt>
   2dea4:	mov	r0, r9
   2dea8:	bl	27e40 <__read_chk@plt+0x219bc>
   2deac:	mov	r0, r7
   2deb0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2deb4:	mov	r0, fp
   2deb8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2debc:	mov	r0, sl
   2dec0:	b	2dde4 <__read_chk@plt+0x27960>
   2dec4:	mov	r3, r6
   2dec8:	bl	2d2ac <__read_chk@plt+0x26e28>
   2decc:	b	2dde4 <__read_chk@plt+0x27960>
   2ded0:	mvn	r0, #13
   2ded4:	b	2dde4 <__read_chk@plt+0x27960>
   2ded8:	mov	r0, r7
   2dedc:	add	r1, sp, #27
   2dee0:	bl	2e3cc <__read_chk@plt+0x27f48>
   2dee4:	subs	sl, r0, #0
   2dee8:	bne	2de94 <__read_chk@plt+0x27a10>
   2deec:	mov	r1, sl
   2def0:	mov	r0, r7
   2def4:	bl	2e320 <__read_chk@plt+0x27e9c>
   2def8:	subs	sl, r0, #0
   2defc:	bne	2de94 <__read_chk@plt+0x27a10>
   2df00:	mov	r1, sl
   2df04:	mov	r0, r7
   2df08:	bl	2e320 <__read_chk@plt+0x27e9c>
   2df0c:	subs	sl, r0, #0
   2df10:	bne	2de94 <__read_chk@plt+0x27a10>
   2df14:	ldr	r3, [r9, #8]
   2df18:	mov	r0, r7
   2df1c:	ldr	r1, [r3, #16]
   2df20:	bl	2f684 <__read_chk@plt+0x29200>
   2df24:	subs	sl, r0, #0
   2df28:	bne	2de94 <__read_chk@plt+0x27a10>
   2df2c:	ldr	r3, [r9, #8]
   2df30:	mov	r0, r7
   2df34:	ldr	r1, [r3, #20]
   2df38:	bl	2f684 <__read_chk@plt+0x29200>
   2df3c:	subs	sl, r0, #0
   2df40:	bne	2de94 <__read_chk@plt+0x27a10>
   2df44:	mov	r2, sl
   2df48:	mov	r0, r7
   2df4c:	add	r1, sp, #36	; 0x24
   2df50:	bl	2e644 <__read_chk@plt+0x281c0>
   2df54:	subs	sl, r0, #0
   2df58:	bne	2de94 <__read_chk@plt+0x27a10>
   2df5c:	ldrb	r0, [sp, #27]
   2df60:	bl	3c564 <__read_chk@plt+0x360e0>
   2df64:	subs	r3, r0, #0
   2df68:	mvneq	sl, #41	; 0x29
   2df6c:	beq	2de94 <__read_chk@plt+0x27a10>
   2df70:	mov	r0, r7
   2df74:	str	r3, [sp, #16]
   2df78:	bl	265d8 <__read_chk@plt+0x20154>
   2df7c:	add	r2, sp, #32
   2df80:	mov	r1, r0
   2df84:	mov	r0, fp
   2df88:	bl	26ab4 <__read_chk@plt+0x20630>
   2df8c:	ldr	r3, [sp, #16]
   2df90:	subs	sl, r0, #0
   2df94:	bne	2de94 <__read_chk@plt+0x27a10>
   2df98:	mov	r1, r3
   2df9c:	mov	r2, r8
   2dfa0:	mov	r3, sl
   2dfa4:	add	r0, sp, #40	; 0x28
   2dfa8:	bl	3cc98 <__read_chk@plt+0x36814>
   2dfac:	subs	sl, r0, #0
   2dfb0:	bne	2de94 <__read_chk@plt+0x27a10>
   2dfb4:	ldr	r2, [sp, #32]
   2dfb8:	mov	r0, r7
   2dfbc:	ldr	r8, [sp, #40]	; 0x28
   2dfc0:	str	r2, [sp, #20]
   2dfc4:	bl	26778 <__read_chk@plt+0x202f4>
   2dfc8:	mov	r3, r0
   2dfcc:	mov	r0, r7
   2dfd0:	str	r3, [sp, #16]
   2dfd4:	bl	265d8 <__read_chk@plt+0x20154>
   2dfd8:	str	sl, [sp, #4]
   2dfdc:	mov	r1, sl
   2dfe0:	str	sl, [sp, #8]
   2dfe4:	ldr	r3, [sp, #16]
   2dfe8:	ldr	r2, [sp, #20]
   2dfec:	str	r0, [sp]
   2dff0:	mov	r0, r8
   2dff4:	bl	3c9fc <__read_chk@plt+0x36578>
   2dff8:	subs	sl, r0, #0
   2dffc:	bne	2de94 <__read_chk@plt+0x27a10>
   2e000:	mov	r0, fp
   2e004:	add	r1, sp, #28
   2e008:	bl	2e384 <__read_chk@plt+0x27f00>
   2e00c:	subs	sl, r0, #0
   2e010:	bne	2de94 <__read_chk@plt+0x27a10>
   2e014:	mov	r0, fp
   2e018:	add	r1, sp, #30
   2e01c:	bl	2e384 <__read_chk@plt+0x27f00>
   2e020:	subs	sl, r0, #0
   2e024:	bne	2de94 <__read_chk@plt+0x27a10>
   2e028:	ldrh	r2, [sp, #28]
   2e02c:	ldrh	r3, [sp, #30]
   2e030:	cmp	r2, r3
   2e034:	mvnne	sl, #42	; 0x2a
   2e038:	bne	2de94 <__read_chk@plt+0x27a10>
   2e03c:	ldr	r3, [r9, #8]
   2e040:	mov	r0, fp
   2e044:	ldr	r1, [r3, #24]
   2e048:	bl	2f684 <__read_chk@plt+0x29200>
   2e04c:	subs	sl, r0, #0
   2e050:	bne	2de94 <__read_chk@plt+0x27a10>
   2e054:	ldr	r3, [r9, #8]
   2e058:	mov	r0, fp
   2e05c:	ldr	r1, [r3, #44]	; 0x2c
   2e060:	bl	2f684 <__read_chk@plt+0x29200>
   2e064:	subs	sl, r0, #0
   2e068:	bne	2de94 <__read_chk@plt+0x27a10>
   2e06c:	ldr	r3, [r9, #8]
   2e070:	mov	r0, fp
   2e074:	ldr	r1, [r3, #32]
   2e078:	bl	2f684 <__read_chk@plt+0x29200>
   2e07c:	subs	sl, r0, #0
   2e080:	bne	2de94 <__read_chk@plt+0x27a10>
   2e084:	ldr	r3, [r9, #8]
   2e088:	mov	r0, fp
   2e08c:	ldr	r1, [r3, #28]
   2e090:	bl	2f684 <__read_chk@plt+0x29200>
   2e094:	subs	sl, r0, #0
   2e098:	bne	2de94 <__read_chk@plt+0x27a10>
   2e09c:	ldr	r0, [r9, #8]
   2e0a0:	bl	47adc <__read_chk@plt+0x41658>
   2e0a4:	subs	sl, r0, #0
   2e0a8:	bne	2de94 <__read_chk@plt+0x27a10>
   2e0ac:	mov	r1, sl
   2e0b0:	ldr	r0, [r9, #8]
   2e0b4:	bl	53bc <RSA_blinding_on@plt>
   2e0b8:	cmp	r0, #1
   2e0bc:	mvnne	sl, #21
   2e0c0:	bne	2de94 <__read_chk@plt+0x27a10>
   2e0c4:	cmp	r6, #0
   2e0c8:	strne	r9, [r6]
   2e0cc:	movne	r9, sl
   2e0d0:	cmp	r4, #0
   2e0d4:	ldrne	r3, [sp, #36]	; 0x24
   2e0d8:	movne	r2, #0
   2e0dc:	strne	r2, [sp, #36]	; 0x24
   2e0e0:	strne	r3, [r4]
   2e0e4:	b	2de94 <__read_chk@plt+0x27a10>
   2e0e8:	ldr	r1, [pc, #76]	; 2e13c <__read_chk@plt+0x27cb8>
   2e0ec:	ldr	r0, [pc, #76]	; 2e140 <__read_chk@plt+0x27cbc>
   2e0f0:	add	r1, pc, r1
   2e0f4:	add	r0, pc, r0
   2e0f8:	add	r1, r1, #96	; 0x60
   2e0fc:	bl	4005c <__read_chk@plt+0x39bd8>
   2e100:	mvn	r0, #13
   2e104:	b	2dde4 <__read_chk@plt+0x27960>
   2e108:	mov	r7, r9
   2e10c:	mov	fp, r9
   2e110:	mvn	sl, #1
   2e114:	b	2de94 <__read_chk@plt+0x27a10>
   2e118:	mvn	r0, #3
   2e11c:	b	2dde4 <__read_chk@plt+0x27960>
   2e120:	mov	fp, r7
   2e124:	mvn	sl, #1
   2e128:	b	2de94 <__read_chk@plt+0x27a10>
   2e12c:	bl	5d64 <__stack_chk_fail@plt>
   2e130:	andeq	r2, r9, r4, asr #23
   2e134:	andeq	r0, r0, r8, asr #11
   2e138:	muleq	r5, ip, sp
   2e13c:	andeq	r9, r5, r0, asr #14
   2e140:	andeq	r9, r5, r0, lsl fp
   2e144:	push	{r4, r5, r6, r7, lr}
   2e148:	subs	r6, r2, #0
   2e14c:	mov	r4, r3
   2e150:	mov	r7, r1
   2e154:	movne	r3, #0
   2e158:	strne	r3, [r6]
   2e15c:	cmp	r4, #0
   2e160:	mov	r1, #0
   2e164:	sub	sp, sp, #12
   2e168:	mov	r2, r1
   2e16c:	movne	r3, #0
   2e170:	strne	r3, [r4]
   2e174:	mov	r5, r0
   2e178:	bl	2dbec <__read_chk@plt+0x27768>
   2e17c:	cmp	r0, #0
   2e180:	bne	2e190 <__read_chk@plt+0x27d0c>
   2e184:	bl	5e48 <FIPS_mode@plt>
   2e188:	subs	r1, r0, #0
   2e18c:	beq	2e1b0 <__read_chk@plt+0x27d2c>
   2e190:	str	r4, [sp]
   2e194:	mov	r0, r5
   2e198:	mov	r2, r7
   2e19c:	mov	r3, r6
   2e1a0:	mov	r1, #10
   2e1a4:	bl	2dd28 <__read_chk@plt+0x278a4>
   2e1a8:	add	sp, sp, #12
   2e1ac:	pop	{r4, r5, r6, r7, pc}
   2e1b0:	str	r4, [sp]
   2e1b4:	mov	r0, r5
   2e1b8:	mov	r2, r7
   2e1bc:	mov	r3, r6
   2e1c0:	bl	2dd28 <__read_chk@plt+0x278a4>
   2e1c4:	add	sp, sp, #12
   2e1c8:	pop	{r4, r5, r6, r7, pc}
   2e1cc:	push	{r3, r4, r5, r6, r7, lr}
   2e1d0:	mov	r4, r2
   2e1d4:	mov	r6, r0
   2e1d8:	mov	r5, r1
   2e1dc:	bl	26778 <__read_chk@plt+0x202f4>
   2e1e0:	mov	r1, r4
   2e1e4:	mov	r7, r0
   2e1e8:	mov	r0, r6
   2e1ec:	bl	26afc <__read_chk@plt+0x20678>
   2e1f0:	cmp	r0, #0
   2e1f4:	poplt	{r3, r4, r5, r6, r7, pc}
   2e1f8:	cmp	r4, #0
   2e1fc:	cmpne	r5, #0
   2e200:	moveq	r0, #0
   2e204:	movne	r0, #1
   2e208:	popeq	{r3, r4, r5, r6, r7, pc}
   2e20c:	mov	r0, r5
   2e210:	mov	r1, r7
   2e214:	mov	r2, r4
   2e218:	bl	6010 <memcpy@plt>
   2e21c:	mov	r0, #0
   2e220:	pop	{r3, r4, r5, r6, r7, pc}
   2e224:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e228:	sub	sp, sp, #20
   2e22c:	mov	r4, r0
   2e230:	mov	r9, r1
   2e234:	bl	26778 <__read_chk@plt+0x202f4>
   2e238:	mov	r1, #8
   2e23c:	mov	r8, r0
   2e240:	mov	r0, r4
   2e244:	bl	26afc <__read_chk@plt+0x20678>
   2e248:	cmp	r0, #0
   2e24c:	blt	2e310 <__read_chk@plt+0x27e8c>
   2e250:	cmp	r9, #0
   2e254:	beq	2e318 <__read_chk@plt+0x27e94>
   2e258:	ldrb	r4, [r8, #1]
   2e25c:	mov	r5, #0
   2e260:	ldrb	r6, [r8]
   2e264:	mov	r2, #0
   2e268:	orr	r0, r2, r2
   2e26c:	ldrb	sl, [r8, #6]
   2e270:	lsl	r1, r4, #16
   2e274:	ldrb	r4, [r8, #7]
   2e278:	lsl	r3, r6, #24
   2e27c:	ldrb	r6, [r8, #2]
   2e280:	orr	r1, r1, r3
   2e284:	ldrb	fp, [r8, #3]
   2e288:	strd	r4, [sp]
   2e28c:	lsl	r5, r6, #8
   2e290:	ldrd	r6, [sp]
   2e294:	orr	r6, r6, r0
   2e298:	orr	r7, r7, r1
   2e29c:	strd	r6, [sp]
   2e2a0:	ldrd	r6, [sp]
   2e2a4:	ldrb	r0, [r8, #4]
   2e2a8:	orr	r7, r7, r5
   2e2ac:	orr	r6, r6, r2
   2e2b0:	strd	r6, [sp]
   2e2b4:	ldrd	r4, [sp]
   2e2b8:	lsr	r7, r0, #8
   2e2bc:	lsl	r6, r0, #24
   2e2c0:	ldrb	r0, [r8, #5]
   2e2c4:	orr	r5, r5, fp
   2e2c8:	orr	r4, r4, r2
   2e2cc:	mov	fp, #0
   2e2d0:	strd	r4, [sp, #8]
   2e2d4:	strd	sl, [sp]
   2e2d8:	lsr	r5, r0, #16
   2e2dc:	ldrd	sl, [sp, #8]
   2e2e0:	lsl	r4, r0, #16
   2e2e4:	ldr	r3, [sp]
   2e2e8:	mov	r0, r2
   2e2ec:	orr	r6, r6, sl
   2e2f0:	orr	r7, r7, fp
   2e2f4:	orr	r6, r6, r4
   2e2f8:	orr	r7, r7, r5
   2e2fc:	lsr	fp, r3, #24
   2e300:	lsl	sl, r3, #8
   2e304:	orr	sl, sl, r6
   2e308:	orr	fp, fp, r7
   2e30c:	strd	sl, [r9]
   2e310:	add	sp, sp, #20
   2e314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e318:	mov	r0, r9
   2e31c:	b	2e310 <__read_chk@plt+0x27e8c>
   2e320:	push	{r4, r5, r6, lr}
   2e324:	mov	r6, r0
   2e328:	mov	r5, r1
   2e32c:	bl	26778 <__read_chk@plt+0x202f4>
   2e330:	mov	r1, #4
   2e334:	mov	r4, r0
   2e338:	mov	r0, r6
   2e33c:	bl	26afc <__read_chk@plt+0x20678>
   2e340:	cmp	r0, #0
   2e344:	poplt	{r4, r5, r6, pc}
   2e348:	cmp	r5, #0
   2e34c:	beq	2e37c <__read_chk@plt+0x27ef8>
   2e350:	ldrb	r3, [r4, #1]
   2e354:	mov	r0, #0
   2e358:	ldrb	ip, [r4]
   2e35c:	ldrb	r1, [r4, #3]
   2e360:	ldrb	r2, [r4, #2]
   2e364:	lsl	r3, r3, #16
   2e368:	orr	r3, r3, ip, lsl #24
   2e36c:	orr	r3, r3, r1
   2e370:	orr	r3, r3, r2, lsl #8
   2e374:	str	r3, [r5]
   2e378:	pop	{r4, r5, r6, pc}
   2e37c:	mov	r0, r5
   2e380:	pop	{r4, r5, r6, pc}
   2e384:	push	{r4, r5, r6, lr}
   2e388:	mov	r6, r0
   2e38c:	mov	r4, r1
   2e390:	bl	26778 <__read_chk@plt+0x202f4>
   2e394:	mov	r1, #2
   2e398:	mov	r5, r0
   2e39c:	mov	r0, r6
   2e3a0:	bl	26afc <__read_chk@plt+0x20678>
   2e3a4:	cmp	r0, #0
   2e3a8:	poplt	{r4, r5, r6, pc}
   2e3ac:	cmp	r4, #0
   2e3b0:	ldrbne	r2, [r5]
   2e3b4:	movne	r0, #0
   2e3b8:	ldrbne	r3, [r5, #1]
   2e3bc:	moveq	r0, r4
   2e3c0:	orrne	r3, r3, r2, lsl #8
   2e3c4:	strhne	r3, [r4]
   2e3c8:	pop	{r4, r5, r6, pc}
   2e3cc:	push	{r4, r5, r6, lr}
   2e3d0:	mov	r5, r0
   2e3d4:	mov	r4, r1
   2e3d8:	bl	26778 <__read_chk@plt+0x202f4>
   2e3dc:	mov	r1, #1
   2e3e0:	mov	r6, r0
   2e3e4:	mov	r0, r5
   2e3e8:	bl	26afc <__read_chk@plt+0x20678>
   2e3ec:	cmp	r0, #0
   2e3f0:	poplt	{r4, r5, r6, pc}
   2e3f4:	cmp	r4, #0
   2e3f8:	ldrbne	r3, [r6]
   2e3fc:	movne	r0, #0
   2e400:	moveq	r0, r4
   2e404:	strbne	r3, [r4]
   2e408:	pop	{r4, r5, r6, pc}
   2e40c:	push	{r4, r5, r6, r7, r8, lr}
   2e410:	mov	r6, r1
   2e414:	mov	r5, r2
   2e418:	mov	r8, r0
   2e41c:	bl	26778 <__read_chk@plt+0x202f4>
   2e420:	cmp	r6, #0
   2e424:	movne	r3, #0
   2e428:	strne	r3, [r6]
   2e42c:	cmp	r5, #0
   2e430:	mov	r4, r0
   2e434:	mov	r0, r8
   2e438:	movne	r3, #0
   2e43c:	strne	r3, [r5]
   2e440:	bl	265d8 <__read_chk@plt+0x20154>
   2e444:	cmp	r0, #3
   2e448:	bls	2e4ac <__read_chk@plt+0x28028>
   2e44c:	ldrb	r7, [r4, #1]
   2e450:	ldrb	r1, [r4]
   2e454:	ldrb	r2, [r4, #3]
   2e458:	lsl	r7, r7, #16
   2e45c:	ldrb	r3, [r4, #2]
   2e460:	orr	r7, r7, r1, lsl #24
   2e464:	orr	r7, r7, r2
   2e468:	orr	r7, r7, r3, lsl #8
   2e46c:	cmn	r7, #-134217725	; 0xf8000003
   2e470:	bcs	2e4a4 <__read_chk@plt+0x28020>
   2e474:	mov	r0, r8
   2e478:	bl	265d8 <__read_chk@plt+0x20154>
   2e47c:	sub	r0, r0, #4
   2e480:	cmp	r7, r0
   2e484:	bhi	2e4ac <__read_chk@plt+0x28028>
   2e488:	cmp	r6, #0
   2e48c:	mov	r0, #0
   2e490:	addne	r4, r4, #4
   2e494:	strne	r4, [r6]
   2e498:	cmp	r5, #0
   2e49c:	strne	r7, [r5]
   2e4a0:	pop	{r4, r5, r6, r7, r8, pc}
   2e4a4:	mvn	r0, #5
   2e4a8:	pop	{r4, r5, r6, r7, r8, pc}
   2e4ac:	mvn	r0, #2
   2e4b0:	pop	{r4, r5, r6, r7, r8, pc}
   2e4b4:	ldr	r3, [pc, #160]	; 2e55c <__read_chk@plt+0x280d8>
   2e4b8:	push	{r4, r5, r6, r7, lr}
   2e4bc:	subs	r5, r1, #0
   2e4c0:	ldr	r1, [pc, #152]	; 2e560 <__read_chk@plt+0x280dc>
   2e4c4:	add	r3, pc, r3
   2e4c8:	sub	sp, sp, #20
   2e4cc:	mov	r4, r2
   2e4d0:	mov	r7, r0
   2e4d4:	ldr	r6, [r3, r1]
   2e4d8:	add	r1, sp, #8
   2e4dc:	ldr	r3, [r6]
   2e4e0:	str	r3, [sp, #12]
   2e4e4:	movne	r3, #0
   2e4e8:	strne	r3, [r5]
   2e4ec:	cmp	r2, #0
   2e4f0:	movne	r3, #0
   2e4f4:	strne	r3, [r2]
   2e4f8:	add	r2, sp, #4
   2e4fc:	bl	2e40c <__read_chk@plt+0x27f88>
   2e500:	cmp	r0, #0
   2e504:	blt	2e540 <__read_chk@plt+0x280bc>
   2e508:	cmp	r5, #0
   2e50c:	mov	r0, r7
   2e510:	ldrne	r3, [sp, #8]
   2e514:	strne	r3, [r5]
   2e518:	cmp	r4, #0
   2e51c:	ldrne	r3, [sp, #4]
   2e520:	ldreq	r1, [sp, #4]
   2e524:	movne	r1, r3
   2e528:	strne	r3, [r4]
   2e52c:	add	r1, r1, #4
   2e530:	bl	26afc <__read_chk@plt+0x20678>
   2e534:	adds	r0, r0, #0
   2e538:	movne	r0, #1
   2e53c:	bl	7d258 <__read_chk@plt+0x76dd4>
   2e540:	ldr	r2, [sp, #12]
   2e544:	ldr	r3, [r6]
   2e548:	cmp	r2, r3
   2e54c:	bne	2e558 <__read_chk@plt+0x280d4>
   2e550:	add	sp, sp, #20
   2e554:	pop	{r4, r5, r6, r7, pc}
   2e558:	bl	5d64 <__stack_chk_fail@plt>
   2e55c:	andeq	r2, r9, r8, lsr r4
   2e560:	andeq	r0, r0, r8, asr #11
   2e564:	ldr	r3, [pc, #208]	; 2e63c <__read_chk@plt+0x281b8>
   2e568:	push	{r4, r5, r6, r7, lr}
   2e56c:	subs	r5, r1, #0
   2e570:	ldr	r1, [pc, #200]	; 2e640 <__read_chk@plt+0x281bc>
   2e574:	add	r3, pc, r3
   2e578:	sub	sp, sp, #20
   2e57c:	mov	r4, r2
   2e580:	ldr	r6, [r3, r1]
   2e584:	add	r1, sp, #4
   2e588:	ldr	r3, [r6]
   2e58c:	str	r3, [sp, #12]
   2e590:	movne	r3, #0
   2e594:	strne	r3, [r5]
   2e598:	cmp	r2, #0
   2e59c:	movne	r3, #0
   2e5a0:	strne	r3, [r2]
   2e5a4:	add	r2, sp, #8
   2e5a8:	bl	2e4b4 <__read_chk@plt+0x28030>
   2e5ac:	cmp	r0, #0
   2e5b0:	blt	2e5fc <__read_chk@plt+0x28178>
   2e5b4:	cmp	r5, #0
   2e5b8:	beq	2e5e8 <__read_chk@plt+0x28164>
   2e5bc:	ldr	r7, [sp, #8]
   2e5c0:	add	r0, r7, #1
   2e5c4:	bl	6070 <malloc@plt>
   2e5c8:	cmp	r0, #0
   2e5cc:	mov	r3, r0
   2e5d0:	str	r0, [r5]
   2e5d4:	beq	2e630 <__read_chk@plt+0x281ac>
   2e5d8:	cmp	r7, #0
   2e5dc:	bne	2e614 <__read_chk@plt+0x28190>
   2e5e0:	mov	r2, #0
   2e5e4:	strb	r2, [r3, r7]
   2e5e8:	cmp	r4, #0
   2e5ec:	beq	2e628 <__read_chk@plt+0x281a4>
   2e5f0:	ldr	r3, [sp, #8]
   2e5f4:	mov	r0, #0
   2e5f8:	str	r3, [r4]
   2e5fc:	ldr	r2, [sp, #12]
   2e600:	ldr	r3, [r6]
   2e604:	cmp	r2, r3
   2e608:	bne	2e638 <__read_chk@plt+0x281b4>
   2e60c:	add	sp, sp, #20
   2e610:	pop	{r4, r5, r6, r7, pc}
   2e614:	ldr	r1, [sp, #4]
   2e618:	mov	r2, r7
   2e61c:	bl	6010 <memcpy@plt>
   2e620:	ldr	r3, [r5]
   2e624:	b	2e5e0 <__read_chk@plt+0x2815c>
   2e628:	mov	r0, r4
   2e62c:	b	2e5fc <__read_chk@plt+0x28178>
   2e630:	mvn	r0, #1
   2e634:	b	2e5fc <__read_chk@plt+0x28178>
   2e638:	bl	5d64 <__stack_chk_fail@plt>
   2e63c:	andeq	r2, r9, r8, lsl #7
   2e640:	andeq	r0, r0, r8, asr #11
   2e644:	ldr	r3, [pc, #308]	; 2e780 <__read_chk@plt+0x282fc>
   2e648:	push	{r4, r5, r6, r7, r8, r9, lr}
   2e64c:	subs	r6, r1, #0
   2e650:	ldr	r1, [pc, #300]	; 2e784 <__read_chk@plt+0x28300>
   2e654:	add	r3, pc, r3
   2e658:	sub	sp, sp, #20
   2e65c:	mov	r4, r2
   2e660:	mov	r7, r0
   2e664:	ldr	r5, [r3, r1]
   2e668:	add	r1, sp, #8
   2e66c:	ldr	r3, [r5]
   2e670:	str	r3, [sp, #12]
   2e674:	movne	r3, #0
   2e678:	strne	r3, [r6]
   2e67c:	cmp	r2, #0
   2e680:	movne	r3, #0
   2e684:	strne	r3, [r2]
   2e688:	add	r2, sp, #4
   2e68c:	bl	2e40c <__read_chk@plt+0x27f88>
   2e690:	subs	r1, r0, #0
   2e694:	movne	r0, r1
   2e698:	bne	2e730 <__read_chk@plt+0x282ac>
   2e69c:	ldr	r8, [sp, #4]
   2e6a0:	cmp	r8, #0
   2e6a4:	beq	2e6d0 <__read_chk@plt+0x2824c>
   2e6a8:	ldr	r9, [sp, #8]
   2e6ac:	mov	r2, r8
   2e6b0:	mov	r0, r9
   2e6b4:	bl	6220 <memchr@plt>
   2e6b8:	cmp	r0, #0
   2e6bc:	beq	2e6d0 <__read_chk@plt+0x2824c>
   2e6c0:	sub	r8, r8, #1
   2e6c4:	add	r9, r9, r8
   2e6c8:	cmp	r0, r9
   2e6cc:	bcc	2e764 <__read_chk@plt+0x282e0>
   2e6d0:	mov	r1, #0
   2e6d4:	mov	r0, r7
   2e6d8:	mov	r2, r1
   2e6dc:	bl	2e4b4 <__read_chk@plt+0x28030>
   2e6e0:	cmp	r0, #0
   2e6e4:	bne	2e76c <__read_chk@plt+0x282e8>
   2e6e8:	cmp	r6, #0
   2e6ec:	beq	2e71c <__read_chk@plt+0x28298>
   2e6f0:	ldr	r7, [sp, #4]
   2e6f4:	add	r0, r7, #1
   2e6f8:	bl	6070 <malloc@plt>
   2e6fc:	cmp	r0, #0
   2e700:	mov	r3, r0
   2e704:	str	r0, [r6]
   2e708:	beq	2e774 <__read_chk@plt+0x282f0>
   2e70c:	cmp	r7, #0
   2e710:	bne	2e748 <__read_chk@plt+0x282c4>
   2e714:	mov	r2, #0
   2e718:	strb	r2, [r3, r7]
   2e71c:	cmp	r4, #0
   2e720:	beq	2e75c <__read_chk@plt+0x282d8>
   2e724:	ldr	r3, [sp, #4]
   2e728:	mov	r0, #0
   2e72c:	str	r3, [r4]
   2e730:	ldr	r2, [sp, #12]
   2e734:	ldr	r3, [r5]
   2e738:	cmp	r2, r3
   2e73c:	bne	2e77c <__read_chk@plt+0x282f8>
   2e740:	add	sp, sp, #20
   2e744:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e748:	ldr	r1, [sp, #8]
   2e74c:	mov	r2, r7
   2e750:	bl	6010 <memcpy@plt>
   2e754:	ldr	r3, [r6]
   2e758:	b	2e714 <__read_chk@plt+0x28290>
   2e75c:	mov	r0, r4
   2e760:	b	2e730 <__read_chk@plt+0x282ac>
   2e764:	mvn	r0, #3
   2e768:	b	2e730 <__read_chk@plt+0x282ac>
   2e76c:	mvn	r0, #0
   2e770:	b	2e730 <__read_chk@plt+0x282ac>
   2e774:	mvn	r0, #1
   2e778:	b	2e730 <__read_chk@plt+0x282ac>
   2e77c:	bl	5d64 <__stack_chk_fail@plt>
   2e780:	andeq	r2, r9, r8, lsr #5
   2e784:	andeq	r0, r0, r8, asr #11
   2e788:	ldr	r3, [pc, #144]	; 2e820 <__read_chk@plt+0x2839c>
   2e78c:	ldr	ip, [pc, #144]	; 2e824 <__read_chk@plt+0x283a0>
   2e790:	add	r3, pc, r3
   2e794:	push	{r4, r5, r6, lr}
   2e798:	mov	r5, r1
   2e79c:	ldr	r4, [r3, ip]
   2e7a0:	sub	sp, sp, #16
   2e7a4:	mov	r1, #0
   2e7a8:	mov	r6, r0
   2e7ac:	mov	r2, r1
   2e7b0:	ldr	r3, [r4]
   2e7b4:	str	r3, [sp, #12]
   2e7b8:	bl	2e40c <__read_chk@plt+0x27f88>
   2e7bc:	cmp	r0, #0
   2e7c0:	beq	2e7dc <__read_chk@plt+0x28358>
   2e7c4:	ldr	r2, [sp, #12]
   2e7c8:	ldr	r3, [r4]
   2e7cc:	cmp	r2, r3
   2e7d0:	bne	2e81c <__read_chk@plt+0x28398>
   2e7d4:	add	sp, sp, #16
   2e7d8:	pop	{r4, r5, r6, pc}
   2e7dc:	mov	r0, r6
   2e7e0:	add	r1, sp, #4
   2e7e4:	bl	2e320 <__read_chk@plt+0x27e9c>
   2e7e8:	cmp	r0, #0
   2e7ec:	bne	2e7c4 <__read_chk@plt+0x28340>
   2e7f0:	mov	r0, r5
   2e7f4:	ldr	r1, [sp, #4]
   2e7f8:	add	r2, sp, #8
   2e7fc:	bl	26ab4 <__read_chk@plt+0x20630>
   2e800:	cmp	r0, #0
   2e804:	bne	2e7c4 <__read_chk@plt+0x28340>
   2e808:	mov	r0, r6
   2e80c:	ldr	r1, [sp, #8]
   2e810:	ldr	r2, [sp, #4]
   2e814:	bl	2e1cc <__read_chk@plt+0x27d48>
   2e818:	b	2e7c4 <__read_chk@plt+0x28340>
   2e81c:	bl	5d64 <__stack_chk_fail@plt>
   2e820:	andeq	r2, r9, ip, ror #2
   2e824:	andeq	r0, r0, r8, asr #11
   2e828:	ldr	r3, [pc, #116]	; 2e8a4 <__read_chk@plt+0x28420>
   2e82c:	ldr	ip, [pc, #116]	; 2e8a8 <__read_chk@plt+0x28424>
   2e830:	add	r3, pc, r3
   2e834:	push	{r4, r5, r6, lr}
   2e838:	sub	sp, sp, #8
   2e83c:	ldr	r5, [r3, ip]
   2e840:	mov	r4, r2
   2e844:	mov	r6, r1
   2e848:	mov	r2, sp
   2e84c:	mov	r1, r4
   2e850:	ldr	r3, [r5]
   2e854:	str	r3, [sp, #4]
   2e858:	bl	26ab4 <__read_chk@plt+0x20630>
   2e85c:	cmp	r0, #0
   2e860:	blt	2e870 <__read_chk@plt+0x283ec>
   2e864:	cmp	r4, #0
   2e868:	moveq	r0, r4
   2e86c:	bne	2e888 <__read_chk@plt+0x28404>
   2e870:	ldr	r2, [sp, #4]
   2e874:	ldr	r3, [r5]
   2e878:	cmp	r2, r3
   2e87c:	bne	2e8a0 <__read_chk@plt+0x2841c>
   2e880:	add	sp, sp, #8
   2e884:	pop	{r4, r5, r6, pc}
   2e888:	mov	r1, r6
   2e88c:	mov	r2, r4
   2e890:	ldr	r0, [sp]
   2e894:	bl	6010 <memcpy@plt>
   2e898:	mov	r0, #0
   2e89c:	b	2e870 <__read_chk@plt+0x283ec>
   2e8a0:	bl	5d64 <__stack_chk_fail@plt>
   2e8a4:	andeq	r2, r9, ip, asr #1
   2e8a8:	andeq	r0, r0, r8, asr #11
   2e8ac:	push	{r4, r5, r6, lr}
   2e8b0:	mov	r6, r0
   2e8b4:	mov	r0, r1
   2e8b8:	mov	r4, r1
   2e8bc:	bl	26778 <__read_chk@plt+0x202f4>
   2e8c0:	mov	r5, r0
   2e8c4:	mov	r0, r4
   2e8c8:	bl	265d8 <__read_chk@plt+0x20154>
   2e8cc:	mov	r1, r5
   2e8d0:	mov	r2, r0
   2e8d4:	mov	r0, r6
   2e8d8:	pop	{r4, r5, r6, lr}
   2e8dc:	b	2e828 <__read_chk@plt+0x283a4>
   2e8e0:	ldr	ip, [pc, #212]	; 2e9bc <__read_chk@plt+0x28538>
   2e8e4:	ldr	r3, [pc, #212]	; 2e9c0 <__read_chk@plt+0x2853c>
   2e8e8:	add	ip, pc, ip
   2e8ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   2e8f0:	sub	sp, sp, #28
   2e8f4:	ldr	r5, [ip, r3]
   2e8f8:	mov	r4, r2
   2e8fc:	mov	r6, r1
   2e900:	str	r4, [sp, #4]
   2e904:	str	r6, [sp]
   2e908:	mov	r8, r0
   2e90c:	ldr	ip, [r5]
   2e910:	mov	r0, #0
   2e914:	mov	r1, r0
   2e918:	mov	r2, #1
   2e91c:	mvn	r3, #0
   2e920:	str	r4, [sp, #12]
   2e924:	str	ip, [sp, #20]
   2e928:	bl	5788 <__vsnprintf_chk@plt>
   2e92c:	subs	r7, r0, #0
   2e930:	blt	2e9b0 <__read_chk@plt+0x2852c>
   2e934:	moveq	r0, r7
   2e938:	bne	2e954 <__read_chk@plt+0x284d0>
   2e93c:	ldr	r2, [sp, #20]
   2e940:	ldr	r3, [r5]
   2e944:	cmp	r2, r3
   2e948:	bne	2e9b8 <__read_chk@plt+0x28534>
   2e94c:	add	sp, sp, #28
   2e950:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2e954:	add	r9, r7, #1
   2e958:	mov	r0, r8
   2e95c:	add	r2, sp, #16
   2e960:	str	r4, [sp, #12]
   2e964:	mov	r1, r9
   2e968:	bl	26ab4 <__read_chk@plt+0x20630>
   2e96c:	cmp	r0, #0
   2e970:	blt	2e93c <__read_chk@plt+0x284b8>
   2e974:	ldr	ip, [sp, #12]
   2e978:	mov	r1, r9
   2e97c:	ldr	r0, [sp, #16]
   2e980:	mov	r2, #1
   2e984:	str	r6, [sp]
   2e988:	mvn	r3, #0
   2e98c:	str	ip, [sp, #4]
   2e990:	bl	5788 <__vsnprintf_chk@plt>
   2e994:	cmp	r7, r0
   2e998:	mvnne	r0, #0
   2e99c:	bne	2e93c <__read_chk@plt+0x284b8>
   2e9a0:	mov	r0, r8
   2e9a4:	mov	r1, #1
   2e9a8:	bl	26c94 <__read_chk@plt+0x20810>
   2e9ac:	b	2e93c <__read_chk@plt+0x284b8>
   2e9b0:	mvn	r0, #9
   2e9b4:	b	2e93c <__read_chk@plt+0x284b8>
   2e9b8:	bl	5d64 <__stack_chk_fail@plt>
   2e9bc:	andeq	r2, r9, r4, lsl r0
   2e9c0:	andeq	r0, r0, r8, asr #11
   2e9c4:	ldr	ip, [pc, #84]	; 2ea20 <__read_chk@plt+0x2859c>
   2e9c8:	push	{r1, r2, r3}
   2e9cc:	add	ip, pc, ip
   2e9d0:	push	{r4, lr}
   2e9d4:	sub	sp, sp, #12
   2e9d8:	ldr	lr, [pc, #68]	; 2ea24 <__read_chk@plt+0x285a0>
   2e9dc:	add	r3, sp, #24
   2e9e0:	ldr	r1, [sp, #20]
   2e9e4:	mov	r2, r3
   2e9e8:	ldr	r4, [ip, lr]
   2e9ec:	str	r3, [sp]
   2e9f0:	ldr	r3, [r4]
   2e9f4:	str	r3, [sp, #4]
   2e9f8:	bl	2e8e0 <__read_chk@plt+0x2845c>
   2e9fc:	ldr	r2, [sp, #4]
   2ea00:	ldr	r3, [r4]
   2ea04:	cmp	r2, r3
   2ea08:	bne	2ea1c <__read_chk@plt+0x28598>
   2ea0c:	add	sp, sp, #12
   2ea10:	pop	{r4, lr}
   2ea14:	add	sp, sp, #12
   2ea18:	bx	lr
   2ea1c:	bl	5d64 <__stack_chk_fail@plt>
   2ea20:	andeq	r1, r9, r0, lsr pc
   2ea24:	andeq	r0, r0, r8, asr #11
   2ea28:	push	{r4, r5, r6, r7, r8, lr}
   2ea2c:	mov	r5, r3
   2ea30:	ldr	lr, [pc, #156]	; 2ead4 <__read_chk@plt+0x28650>
   2ea34:	sub	sp, sp, #8
   2ea38:	ldr	ip, [pc, #152]	; 2ead8 <__read_chk@plt+0x28654>
   2ea3c:	mov	r4, r2
   2ea40:	add	lr, pc, lr
   2ea44:	mov	r1, #8
   2ea48:	mov	r2, sp
   2ea4c:	ldr	r6, [lr, ip]
   2ea50:	mov	r3, lr
   2ea54:	ldr	r3, [r6]
   2ea58:	str	r3, [sp, #4]
   2ea5c:	bl	26ab4 <__read_chk@plt+0x20630>
   2ea60:	cmp	r0, #0
   2ea64:	blt	2eab8 <__read_chk@plt+0x28634>
   2ea68:	ldr	r3, [sp]
   2ea6c:	lsr	r2, r5, #24
   2ea70:	lsr	r8, r5, #16
   2ea74:	lsr	r7, r5, #8
   2ea78:	mov	r0, #0
   2ea7c:	lsr	ip, r4, #24
   2ea80:	strb	r2, [r3]
   2ea84:	lsr	r1, r4, #16
   2ea88:	ldr	r3, [sp]
   2ea8c:	lsr	r2, r4, #8
   2ea90:	strb	r8, [r3, #1]
   2ea94:	ldr	r3, [sp]
   2ea98:	strb	r7, [r3, #2]
   2ea9c:	ldr	r3, [sp]
   2eaa0:	strb	r5, [r3, #3]
   2eaa4:	ldr	r3, [sp]
   2eaa8:	strb	r4, [r3, #7]
   2eaac:	strb	ip, [r3, #4]
   2eab0:	strb	r1, [r3, #5]
   2eab4:	strb	r2, [r3, #6]
   2eab8:	ldr	r2, [sp, #4]
   2eabc:	ldr	r3, [r6]
   2eac0:	cmp	r2, r3
   2eac4:	bne	2ead0 <__read_chk@plt+0x2864c>
   2eac8:	add	sp, sp, #8
   2eacc:	pop	{r4, r5, r6, r7, r8, pc}
   2ead0:	bl	5d64 <__stack_chk_fail@plt>
   2ead4:			; <UNDEFINED> instruction: 0x00091ebc
   2ead8:	andeq	r0, r0, r8, asr #11
   2eadc:	ldr	r3, [pc, #124]	; 2eb60 <__read_chk@plt+0x286dc>
   2eae0:	ldr	ip, [pc, #124]	; 2eb64 <__read_chk@plt+0x286e0>
   2eae4:	add	r3, pc, r3
   2eae8:	push	{r4, r5, lr}
   2eaec:	sub	sp, sp, #12
   2eaf0:	ldr	r5, [r3, ip]
   2eaf4:	mov	r4, r1
   2eaf8:	mov	r2, sp
   2eafc:	mov	r1, #4
   2eb00:	ldr	r3, [r5]
   2eb04:	str	r3, [sp, #4]
   2eb08:	bl	26ab4 <__read_chk@plt+0x20630>
   2eb0c:	cmp	r0, #0
   2eb10:	blt	2eb44 <__read_chk@plt+0x286c0>
   2eb14:	ldr	r3, [sp]
   2eb18:	lsr	ip, r4, #24
   2eb1c:	lsr	r1, r4, #16
   2eb20:	lsr	r2, r4, #8
   2eb24:	mov	r0, #0
   2eb28:	strb	ip, [r3]
   2eb2c:	ldr	r3, [sp]
   2eb30:	strb	r1, [r3, #1]
   2eb34:	ldr	r3, [sp]
   2eb38:	strb	r2, [r3, #2]
   2eb3c:	ldr	r3, [sp]
   2eb40:	strb	r4, [r3, #3]
   2eb44:	ldr	r2, [sp, #4]
   2eb48:	ldr	r3, [r5]
   2eb4c:	cmp	r2, r3
   2eb50:	bne	2eb5c <__read_chk@plt+0x286d8>
   2eb54:	add	sp, sp, #12
   2eb58:	pop	{r4, r5, pc}
   2eb5c:	bl	5d64 <__stack_chk_fail@plt>
   2eb60:	andeq	r1, r9, r8, lsl lr
   2eb64:	andeq	r0, r0, r8, asr #11
   2eb68:	ldr	r3, [pc, #100]	; 2ebd4 <__read_chk@plt+0x28750>
   2eb6c:	ldr	ip, [pc, #100]	; 2ebd8 <__read_chk@plt+0x28754>
   2eb70:	add	r3, pc, r3
   2eb74:	push	{r4, r5, lr}
   2eb78:	sub	sp, sp, #12
   2eb7c:	ldr	r4, [r3, ip]
   2eb80:	mov	r5, r1
   2eb84:	mov	r2, sp
   2eb88:	mov	r1, #2
   2eb8c:	ldr	r3, [r4]
   2eb90:	str	r3, [sp, #4]
   2eb94:	bl	26ab4 <__read_chk@plt+0x20630>
   2eb98:	cmp	r0, #0
   2eb9c:	blt	2ebb8 <__read_chk@plt+0x28734>
   2eba0:	ldr	r3, [sp]
   2eba4:	lsr	r2, r5, #8
   2eba8:	mov	r0, #0
   2ebac:	strb	r2, [r3]
   2ebb0:	ldr	r3, [sp]
   2ebb4:	strb	r5, [r3, #1]
   2ebb8:	ldr	r2, [sp, #4]
   2ebbc:	ldr	r3, [r4]
   2ebc0:	cmp	r2, r3
   2ebc4:	bne	2ebd0 <__read_chk@plt+0x2874c>
   2ebc8:	add	sp, sp, #12
   2ebcc:	pop	{r4, r5, pc}
   2ebd0:	bl	5d64 <__stack_chk_fail@plt>
   2ebd4:	andeq	r1, r9, ip, lsl #27
   2ebd8:	andeq	r0, r0, r8, asr #11
   2ebdc:	ldr	r3, [pc, #84]	; 2ec38 <__read_chk@plt+0x287b4>
   2ebe0:	ldr	ip, [pc, #84]	; 2ec3c <__read_chk@plt+0x287b8>
   2ebe4:	add	r3, pc, r3
   2ebe8:	push	{r4, r5, lr}
   2ebec:	sub	sp, sp, #12
   2ebf0:	ldr	r4, [r3, ip]
   2ebf4:	mov	r5, r1
   2ebf8:	mov	r2, sp
   2ebfc:	mov	r1, #1
   2ec00:	ldr	r3, [r4]
   2ec04:	str	r3, [sp, #4]
   2ec08:	bl	26ab4 <__read_chk@plt+0x20630>
   2ec0c:	ldr	r2, [sp, #4]
   2ec10:	cmp	r0, #0
   2ec14:	ldrge	r3, [sp]
   2ec18:	movge	r0, #0
   2ec1c:	strbge	r5, [r3]
   2ec20:	ldr	r3, [r4]
   2ec24:	cmp	r2, r3
   2ec28:	bne	2ec34 <__read_chk@plt+0x287b0>
   2ec2c:	add	sp, sp, #12
   2ec30:	pop	{r4, r5, pc}
   2ec34:	bl	5d64 <__stack_chk_fail@plt>
   2ec38:	andeq	r1, r9, r8, lsl sp
   2ec3c:	andeq	r0, r0, r8, asr #11
   2ec40:	ldr	r3, [pc, #180]	; 2ecfc <__read_chk@plt+0x28878>
   2ec44:	push	{r4, r5, r6, lr}
   2ec48:	mov	r4, r2
   2ec4c:	ldr	r2, [pc, #172]	; 2ed00 <__read_chk@plt+0x2887c>
   2ec50:	add	r3, pc, r3
   2ec54:	sub	sp, sp, #8
   2ec58:	cmn	r4, #-134217725	; 0xf8000003
   2ec5c:	mov	r6, r1
   2ec60:	ldr	r5, [r3, r2]
   2ec64:	ldr	r3, [r5]
   2ec68:	str	r3, [sp, #4]
   2ec6c:	bcs	2ecf0 <__read_chk@plt+0x2886c>
   2ec70:	add	r1, r4, #4
   2ec74:	mov	r2, sp
   2ec78:	bl	26ab4 <__read_chk@plt+0x20630>
   2ec7c:	cmp	r0, #0
   2ec80:	blt	2ecbc <__read_chk@plt+0x28838>
   2ec84:	ldr	r3, [sp]
   2ec88:	lsr	r0, r4, #24
   2ec8c:	lsr	r1, r4, #16
   2ec90:	lsr	r2, r4, #8
   2ec94:	cmp	r4, #0
   2ec98:	strb	r0, [r3]
   2ec9c:	ldr	r3, [sp]
   2eca0:	moveq	r0, r4
   2eca4:	strb	r1, [r3, #1]
   2eca8:	ldr	r3, [sp]
   2ecac:	strb	r2, [r3, #2]
   2ecb0:	ldr	r3, [sp]
   2ecb4:	strb	r4, [r3, #3]
   2ecb8:	bne	2ecd4 <__read_chk@plt+0x28850>
   2ecbc:	ldr	r2, [sp, #4]
   2ecc0:	ldr	r3, [r5]
   2ecc4:	cmp	r2, r3
   2ecc8:	bne	2ecf8 <__read_chk@plt+0x28874>
   2eccc:	add	sp, sp, #8
   2ecd0:	pop	{r4, r5, r6, pc}
   2ecd4:	ldr	r0, [sp]
   2ecd8:	mov	r1, r6
   2ecdc:	mov	r2, r4
   2ece0:	add	r0, r0, #4
   2ece4:	bl	6010 <memcpy@plt>
   2ece8:	mov	r0, #0
   2ecec:	b	2ecbc <__read_chk@plt+0x28838>
   2ecf0:	mvn	r0, #8
   2ecf4:	b	2ecbc <__read_chk@plt+0x28838>
   2ecf8:	bl	5d64 <__stack_chk_fail@plt>
   2ecfc:	andeq	r1, r9, ip, lsr #25
   2ed00:	andeq	r0, r0, r8, asr #11
   2ed04:	push	{r3, r4, r5, lr}
   2ed08:	subs	r4, r1, #0
   2ed0c:	mov	r5, r0
   2ed10:	beq	2ed30 <__read_chk@plt+0x288ac>
   2ed14:	mov	r0, r4
   2ed18:	bl	6088 <strlen@plt>
   2ed1c:	mov	r1, r4
   2ed20:	mov	r2, r0
   2ed24:	mov	r0, r5
   2ed28:	pop	{r3, r4, r5, lr}
   2ed2c:	b	2ec40 <__read_chk@plt+0x287bc>
   2ed30:	mov	r2, r4
   2ed34:	mov	r0, r5
   2ed38:	mov	r1, r4
   2ed3c:	pop	{r3, r4, r5, lr}
   2ed40:	b	2ec40 <__read_chk@plt+0x287bc>
   2ed44:	push	{r4, r5, r6, lr}
   2ed48:	mov	r6, r0
   2ed4c:	mov	r0, r1
   2ed50:	mov	r4, r1
   2ed54:	bl	26778 <__read_chk@plt+0x202f4>
   2ed58:	mov	r5, r0
   2ed5c:	mov	r0, r4
   2ed60:	bl	265d8 <__read_chk@plt+0x20154>
   2ed64:	mov	r1, r5
   2ed68:	mov	r2, r0
   2ed6c:	mov	r0, r6
   2ed70:	pop	{r4, r5, r6, lr}
   2ed74:	b	2ec40 <__read_chk@plt+0x287bc>
   2ed78:	ldr	r3, [pc, #204]	; 2ee4c <__read_chk@plt+0x289c8>
   2ed7c:	cmp	r1, #0
   2ed80:	cmpne	r0, #0
   2ed84:	ldr	r2, [pc, #196]	; 2ee50 <__read_chk@plt+0x289cc>
   2ed88:	add	r3, pc, r3
   2ed8c:	movne	ip, #0
   2ed90:	moveq	ip, #1
   2ed94:	push	{r4, r5, r6, r7, r8, lr}
   2ed98:	sub	sp, sp, #16
   2ed9c:	ldr	r5, [r3, r2]
   2eda0:	mov	r4, r1
   2eda4:	mov	r6, r0
   2eda8:	ldr	r3, [r5]
   2edac:	str	r3, [sp, #12]
   2edb0:	beq	2ee38 <__read_chk@plt+0x289b4>
   2edb4:	str	ip, [r1]
   2edb8:	add	r2, sp, #8
   2edbc:	add	r1, sp, #4
   2edc0:	bl	2e40c <__read_chk@plt+0x27f88>
   2edc4:	cmp	r0, #0
   2edc8:	beq	2ede4 <__read_chk@plt+0x28960>
   2edcc:	ldr	r2, [sp, #12]
   2edd0:	ldr	r3, [r5]
   2edd4:	cmp	r2, r3
   2edd8:	bne	2ee48 <__read_chk@plt+0x289c4>
   2eddc:	add	sp, sp, #16
   2ede0:	pop	{r4, r5, r6, r7, r8, pc}
   2ede4:	ldmib	sp, {r0, r1}
   2ede8:	bl	25dc0 <__read_chk@plt+0x1f93c>
   2edec:	subs	r7, r0, #0
   2edf0:	beq	2ee40 <__read_chk@plt+0x289bc>
   2edf4:	ldr	r1, [sp, #8]
   2edf8:	mov	r0, r6
   2edfc:	add	r1, r1, #4
   2ee00:	bl	26afc <__read_chk@plt+0x20678>
   2ee04:	subs	r8, r0, #0
   2ee08:	bne	2ee28 <__read_chk@plt+0x289a4>
   2ee0c:	mov	r1, r6
   2ee10:	mov	r0, r7
   2ee14:	bl	25e34 <__read_chk@plt+0x1f9b0>
   2ee18:	subs	r8, r0, #0
   2ee1c:	streq	r7, [r4]
   2ee20:	moveq	r0, r8
   2ee24:	beq	2edcc <__read_chk@plt+0x28948>
   2ee28:	mov	r0, r7
   2ee2c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2ee30:	mov	r0, r8
   2ee34:	b	2edcc <__read_chk@plt+0x28948>
   2ee38:	mvn	r0, #9
   2ee3c:	b	2edcc <__read_chk@plt+0x28948>
   2ee40:	mvn	r0, #1
   2ee44:	b	2edcc <__read_chk@plt+0x28948>
   2ee48:	bl	5d64 <__stack_chk_fail@plt>
   2ee4c:	andeq	r1, r9, r4, ror fp
   2ee50:	andeq	r0, r0, r8, asr #11
   2ee54:	push	{r4, r5, r6, r7, r8, r9, lr}
   2ee58:	movw	r3, #65531	; 0xfffb
   2ee5c:	ldr	r6, [pc, #304]	; 2ef94 <__read_chk@plt+0x28b10>
   2ee60:	movt	r3, #2047	; 0x7ff
   2ee64:	ldr	ip, [pc, #300]	; 2ef98 <__read_chk@plt+0x28b14>
   2ee68:	cmp	r2, r3
   2ee6c:	add	r6, pc, r6
   2ee70:	sub	sp, sp, #12
   2ee74:	mov	r4, r2
   2ee78:	mov	r5, r1
   2ee7c:	ldr	r7, [r6, ip]
   2ee80:	mov	r3, r6
   2ee84:	ldr	r3, [r7]
   2ee88:	str	r3, [sp, #4]
   2ee8c:	bhi	2ef88 <__read_chk@plt+0x28b04>
   2ee90:	cmp	r2, #0
   2ee94:	beq	2eec8 <__read_chk@plt+0x28a44>
   2ee98:	ldrb	r2, [r1]
   2ee9c:	cmp	r2, #0
   2eea0:	bne	2ef68 <__read_chk@plt+0x28ae4>
   2eea4:	add	r3, r1, #1
   2eea8:	b	2eebc <__read_chk@plt+0x28a38>
   2eeac:	ldrb	r2, [r3]
   2eeb0:	add	r3, r3, #1
   2eeb4:	cmp	r2, #0
   2eeb8:	bne	2ef68 <__read_chk@plt+0x28ae4>
   2eebc:	subs	r4, r4, #1
   2eec0:	mov	r5, r3
   2eec4:	bne	2eeac <__read_chk@plt+0x28a28>
   2eec8:	mov	r1, #4
   2eecc:	mov	r4, #0
   2eed0:	mov	r8, #0
   2eed4:	mov	r6, r4
   2eed8:	mov	r9, r8
   2eedc:	mov	r2, sp
   2eee0:	bl	26ab4 <__read_chk@plt+0x20630>
   2eee4:	cmp	r0, #0
   2eee8:	blt	2ef50 <__read_chk@plt+0x28acc>
   2eeec:	ldr	r3, [sp]
   2eef0:	lsr	r0, r6, #24
   2eef4:	lsr	r1, r6, #16
   2eef8:	lsr	r2, r6, #8
   2eefc:	cmp	r9, #0
   2ef00:	strb	r0, [r3]
   2ef04:	ldr	r3, [sp]
   2ef08:	strb	r1, [r3, #1]
   2ef0c:	ldr	r3, [sp]
   2ef10:	strb	r2, [r3, #2]
   2ef14:	movne	r2, #0
   2ef18:	ldr	r3, [sp]
   2ef1c:	strb	r6, [r3, #3]
   2ef20:	ldrne	r3, [sp]
   2ef24:	strbne	r2, [r3, #4]
   2ef28:	cmp	r4, #0
   2ef2c:	moveq	r0, r4
   2ef30:	beq	2ef50 <__read_chk@plt+0x28acc>
   2ef34:	ldr	r0, [sp]
   2ef38:	add	r8, r8, #4
   2ef3c:	mov	r1, r5
   2ef40:	mov	r2, r4
   2ef44:	add	r0, r0, r8
   2ef48:	bl	6010 <memcpy@plt>
   2ef4c:	mov	r0, #0
   2ef50:	ldr	r2, [sp, #4]
   2ef54:	ldr	r3, [r7]
   2ef58:	cmp	r2, r3
   2ef5c:	bne	2ef90 <__read_chk@plt+0x28b0c>
   2ef60:	add	sp, sp, #12
   2ef64:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2ef68:	tst	r2, #128	; 0x80
   2ef6c:	addeq	r1, r4, #4
   2ef70:	beq	2eed0 <__read_chk@plt+0x28a4c>
   2ef74:	mov	r8, #1
   2ef78:	add	r1, r4, #5
   2ef7c:	add	r6, r4, r8
   2ef80:	mov	r9, r8
   2ef84:	b	2eedc <__read_chk@plt+0x28a58>
   2ef88:	mvn	r0, #8
   2ef8c:	b	2ef50 <__read_chk@plt+0x28acc>
   2ef90:	bl	5d64 <__stack_chk_fail@plt>
   2ef94:	muleq	r9, r0, sl
   2ef98:	andeq	r0, r0, r8, asr #11
   2ef9c:	ldr	r3, [pc, #256]	; 2f0a4 <__read_chk@plt+0x28c20>
   2efa0:	ldr	ip, [pc, #256]	; 2f0a8 <__read_chk@plt+0x28c24>
   2efa4:	add	r3, pc, r3
   2efa8:	push	{r4, r5, r6, r7, r8, lr}
   2efac:	sub	sp, sp, #16
   2efb0:	ldr	r5, [r3, ip]
   2efb4:	mov	r8, r1
   2efb8:	mov	r7, r2
   2efbc:	add	r1, sp, #4
   2efc0:	add	r2, sp, #8
   2efc4:	mov	r6, r0
   2efc8:	ldr	r3, [r5]
   2efcc:	str	r3, [sp, #12]
   2efd0:	bl	2e40c <__read_chk@plt+0x27f88>
   2efd4:	cmp	r0, #0
   2efd8:	blt	2f068 <__read_chk@plt+0x28be4>
   2efdc:	ldr	r4, [sp, #8]
   2efe0:	cmp	r4, #0
   2efe4:	beq	2f038 <__read_chk@plt+0x28bb4>
   2efe8:	ldr	r3, [sp, #4]
   2efec:	ldrb	r2, [r3]
   2eff0:	tst	r2, #128	; 0x80
   2eff4:	bne	2f098 <__read_chk@plt+0x28c14>
   2eff8:	movw	r1, #2049	; 0x801
   2effc:	cmp	r4, r1
   2f000:	bhi	2f090 <__read_chk@plt+0x28c0c>
   2f004:	bne	2f080 <__read_chk@plt+0x28bfc>
   2f008:	cmp	r2, #0
   2f00c:	bne	2f090 <__read_chk@plt+0x28c0c>
   2f010:	mov	ip, r4
   2f014:	add	r3, r3, #1
   2f018:	b	2f02c <__read_chk@plt+0x28ba8>
   2f01c:	ldrb	lr, [r3]
   2f020:	add	r3, r3, #1
   2f024:	cmp	lr, #0
   2f028:	bne	2f03c <__read_chk@plt+0x28bb8>
   2f02c:	subs	ip, ip, #1
   2f030:	str	r3, [sp, #4]
   2f034:	bne	2f01c <__read_chk@plt+0x28b98>
   2f038:	mov	ip, #0
   2f03c:	cmp	r8, #0
   2f040:	mov	r0, r6
   2f044:	add	r1, r4, #4
   2f048:	ldrne	r3, [sp, #4]
   2f04c:	strne	r3, [r8]
   2f050:	cmp	r7, #0
   2f054:	strne	ip, [r7]
   2f058:	bl	26afc <__read_chk@plt+0x20678>
   2f05c:	adds	r0, r0, #0
   2f060:	movne	r0, #1
   2f064:	bl	7d258 <__read_chk@plt+0x76dd4>
   2f068:	ldr	r2, [sp, #12]
   2f06c:	ldr	r3, [r5]
   2f070:	cmp	r2, r3
   2f074:	bne	2f0a0 <__read_chk@plt+0x28c1c>
   2f078:	add	sp, sp, #16
   2f07c:	pop	{r4, r5, r6, r7, r8, pc}
   2f080:	cmp	r2, #0
   2f084:	mov	ip, r4
   2f088:	beq	2f014 <__read_chk@plt+0x28b90>
   2f08c:	b	2f03c <__read_chk@plt+0x28bb8>
   2f090:	mvn	r0, #6
   2f094:	b	2f068 <__read_chk@plt+0x28be4>
   2f098:	mvn	r0, #4
   2f09c:	b	2f068 <__read_chk@plt+0x28be4>
   2f0a0:	bl	5d64 <__stack_chk_fail@plt>
   2f0a4:	andeq	r1, r9, r8, asr r9
   2f0a8:	andeq	r0, r0, r8, asr #11
   2f0ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f0b0:	subs	r7, r1, #0
   2f0b4:	sub	sp, sp, #12
   2f0b8:	mov	r9, r0
   2f0bc:	mov	r6, r2
   2f0c0:	beq	2f1d4 <__read_chk@plt+0x28d50>
   2f0c4:	ldr	r8, [pc, #288]	; 2f1ec <__read_chk@plt+0x28d68>
   2f0c8:	mov	r4, #0
   2f0cc:	ldr	sl, [pc, #284]	; 2f1f0 <__read_chk@plt+0x28d6c>
   2f0d0:	ldr	r3, [pc, #284]	; 2f1f4 <__read_chk@plt+0x28d70>
   2f0d4:	add	r8, pc, r8
   2f0d8:	add	sl, pc, sl
   2f0dc:	add	r3, pc, r3
   2f0e0:	str	r3, [sp, #4]
   2f0e4:	mov	r0, r6
   2f0e8:	mov	r1, #1
   2f0ec:	ldr	r2, [sp, #4]
   2f0f0:	mov	r3, r4
   2f0f4:	add	r5, r4, #16
   2f0f8:	bl	58a8 <__fprintf_chk@plt>
   2f0fc:	cmp	r4, r5
   2f100:	bcs	2f1dc <__read_chk@plt+0x28d58>
   2f104:	mov	fp, r4
   2f108:	b	2f128 <__read_chk@plt+0x28ca4>
   2f10c:	ldrb	r3, [r9, fp]
   2f110:	mov	r0, r6
   2f114:	mov	r2, sl
   2f118:	add	fp, fp, #1
   2f11c:	bl	58a8 <__fprintf_chk@plt>
   2f120:	cmp	fp, r5
   2f124:	beq	2f150 <__read_chk@plt+0x28ccc>
   2f128:	cmp	r7, fp
   2f12c:	mov	r0, r8
   2f130:	mov	r1, #1
   2f134:	mov	r2, #3
   2f138:	mov	r3, r6
   2f13c:	bhi	2f10c <__read_chk@plt+0x28c88>
   2f140:	add	fp, fp, #1
   2f144:	bl	5fec <fwrite@plt>
   2f148:	cmp	fp, r5
   2f14c:	bne	2f128 <__read_chk@plt+0x28ca4>
   2f150:	mov	r1, r6
   2f154:	mov	r0, #32
   2f158:	bl	5fe0 <fputc@plt>
   2f15c:	b	2f178 <__read_chk@plt+0x28cf4>
   2f160:	mov	r0, #46	; 0x2e
   2f164:	mov	r1, r6
   2f168:	bl	5fe0 <fputc@plt>
   2f16c:	add	r4, r4, #1
   2f170:	cmp	r4, r5
   2f174:	beq	2f1bc <__read_chk@plt+0x28d38>
   2f178:	cmp	r7, r4
   2f17c:	bls	2f16c <__read_chk@plt+0x28ce8>
   2f180:	ldrb	fp, [r9, r4]
   2f184:	tst	fp, #128	; 0x80
   2f188:	bne	2f160 <__read_chk@plt+0x28cdc>
   2f18c:	bl	5f20 <__ctype_b_loc@plt>
   2f190:	lsl	r2, fp, #1
   2f194:	ldr	r1, [r0]
   2f198:	ldrh	r2, [r1, r2]
   2f19c:	tst	r2, #16384	; 0x4000
   2f1a0:	beq	2f160 <__read_chk@plt+0x28cdc>
   2f1a4:	mov	r0, fp
   2f1a8:	mov	r1, r6
   2f1ac:	add	r4, r4, #1
   2f1b0:	bl	5fe0 <fputc@plt>
   2f1b4:	cmp	r4, r5
   2f1b8:	bne	2f178 <__read_chk@plt+0x28cf4>
   2f1bc:	mov	r0, #10
   2f1c0:	mov	r1, r6
   2f1c4:	bl	5fe0 <fputc@plt>
   2f1c8:	cmp	r7, r5
   2f1cc:	movhi	r4, r5
   2f1d0:	bhi	2f0e4 <__read_chk@plt+0x28c60>
   2f1d4:	add	sp, sp, #12
   2f1d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f1dc:	mov	r1, r6
   2f1e0:	mov	r0, #32
   2f1e4:	bl	5fe0 <fputc@plt>
   2f1e8:	b	2f1bc <__read_chk@plt+0x28d38>
   2f1ec:	strdeq	r8, [r5], -r4
   2f1f0:	andeq	r8, r5, r8, ror #25
   2f1f4:	ldrdeq	r8, [r5], -ip
   2f1f8:	push	{r4, r5, r6, lr}
   2f1fc:	sub	sp, sp, #8
   2f200:	mov	r5, r1
   2f204:	mov	r4, r0
   2f208:	bl	265d8 <__read_chk@plt+0x20154>
   2f20c:	ldr	r2, [pc, #64]	; 2f254 <__read_chk@plt+0x28dd0>
   2f210:	mov	r3, r4
   2f214:	mov	r1, #1
   2f218:	add	r2, pc, r2
   2f21c:	str	r0, [sp]
   2f220:	mov	r0, r5
   2f224:	bl	58a8 <__fprintf_chk@plt>
   2f228:	mov	r0, r4
   2f22c:	bl	26778 <__read_chk@plt+0x202f4>
   2f230:	mov	r6, r0
   2f234:	mov	r0, r4
   2f238:	bl	265d8 <__read_chk@plt+0x20154>
   2f23c:	mov	r2, r5
   2f240:	mov	r1, r0
   2f244:	mov	r0, r6
   2f248:	add	sp, sp, #8
   2f24c:	pop	{r4, r5, r6, lr}
   2f250:	b	2f0ac <__read_chk@plt+0x28c28>
   2f254:			; <UNDEFINED> instruction: 0x00058bb4
   2f258:	ldr	r3, [pc, #260]	; 2f364 <__read_chk@plt+0x28ee0>
   2f25c:	ldr	r2, [pc, #260]	; 2f368 <__read_chk@plt+0x28ee4>
   2f260:	add	r3, pc, r3
   2f264:	push	{r4, r5, r6, r7, lr}
   2f268:	sub	sp, sp, #28
   2f26c:	ldr	r4, [r3, r2]
   2f270:	mov	r6, r0
   2f274:	ldr	r3, [r4]
   2f278:	str	r3, [sp, #20]
   2f27c:	bl	265d8 <__read_chk@plt+0x20154>
   2f280:	mov	r5, r0
   2f284:	mov	r0, r6
   2f288:	bl	26778 <__read_chk@plt+0x202f4>
   2f28c:	ldr	r6, [pc, #216]	; 2f36c <__read_chk@plt+0x28ee8>
   2f290:	cmp	r5, #0
   2f294:	mov	ip, sp
   2f298:	add	r6, pc, r6
   2f29c:	mov	r7, r0
   2f2a0:	ldm	r6!, {r0, r1, r2, r3}
   2f2a4:	ldr	r6, [r6]
   2f2a8:	stmia	ip!, {r0, r1, r2, r3}
   2f2ac:	strb	r6, [ip]
   2f2b0:	beq	2f334 <__read_chk@plt+0x28eb0>
   2f2b4:	cmn	r5, #-2147483646	; 0x80000002
   2f2b8:	bhi	2f358 <__read_chk@plt+0x28ed4>
   2f2bc:	lsl	r0, r5, #1
   2f2c0:	add	r0, r0, #1
   2f2c4:	bl	6070 <malloc@plt>
   2f2c8:	subs	r6, r0, #0
   2f2cc:	beq	2f358 <__read_chk@plt+0x28ed4>
   2f2d0:	add	ip, r7, r5
   2f2d4:	mov	r3, r7
   2f2d8:	mov	r2, r6
   2f2dc:	ldrb	r1, [r3]
   2f2e0:	add	r0, sp, #24
   2f2e4:	add	r2, r2, #2
   2f2e8:	add	r1, r0, r1, lsr #4
   2f2ec:	ldrb	r1, [r1, #-24]	; 0xffffffe8
   2f2f0:	strb	r1, [r2, #-2]
   2f2f4:	ldrb	r1, [r3], #1
   2f2f8:	and	r1, r1, #15
   2f2fc:	cmp	r3, ip
   2f300:	add	r1, r0, r1
   2f304:	ldrb	r1, [r1, #-24]	; 0xffffffe8
   2f308:	strb	r1, [r2, #-1]
   2f30c:	bne	2f2dc <__read_chk@plt+0x28e58>
   2f310:	mov	r0, r6
   2f314:	mov	r3, #0
   2f318:	strb	r3, [r6, r5, lsl #1]
   2f31c:	ldr	r2, [sp, #20]
   2f320:	ldr	r3, [r4]
   2f324:	cmp	r2, r3
   2f328:	bne	2f360 <__read_chk@plt+0x28edc>
   2f32c:	add	sp, sp, #28
   2f330:	pop	{r4, r5, r6, r7, pc}
   2f334:	ldr	r2, [sp, #20]
   2f338:	ldr	r3, [r4]
   2f33c:	cmp	r2, r3
   2f340:	bne	2f360 <__read_chk@plt+0x28edc>
   2f344:	mov	r0, #1
   2f348:	mov	r1, r0
   2f34c:	add	sp, sp, #28
   2f350:	pop	{r4, r5, r6, r7, lr}
   2f354:	b	5f80 <calloc@plt>
   2f358:	mov	r0, #0
   2f35c:	b	2f31c <__read_chk@plt+0x28e98>
   2f360:	bl	5d64 <__stack_chk_fail@plt>
   2f364:	muleq	r9, ip, r6
   2f368:	andeq	r0, r0, r8, asr #11
   2f36c:	andeq	r8, r5, ip, asr #22
   2f370:	push	{r3, r4, r5, r6, r7, lr}
   2f374:	mov	r5, r0
   2f378:	bl	265d8 <__read_chk@plt+0x20154>
   2f37c:	mov	r4, r0
   2f380:	mov	r0, r5
   2f384:	bl	26778 <__read_chk@plt+0x202f4>
   2f388:	cmp	r4, #0
   2f38c:	mov	r7, r0
   2f390:	beq	2f408 <__read_chk@plt+0x28f84>
   2f394:	movw	r3, #43691	; 0xaaab
   2f398:	add	r5, r4, #2
   2f39c:	movt	r3, #43690	; 0xaaaa
   2f3a0:	cmn	r4, #-2147483646	; 0x80000002
   2f3a4:	umull	r2, r5, r3, r5
   2f3a8:	lsr	r5, r5, #1
   2f3ac:	lsl	r5, r5, #2
   2f3b0:	add	r5, r5, #1
   2f3b4:	bhi	2f400 <__read_chk@plt+0x28f7c>
   2f3b8:	mov	r0, r5
   2f3bc:	bl	6070 <malloc@plt>
   2f3c0:	subs	r6, r0, #0
   2f3c4:	beq	2f400 <__read_chk@plt+0x28f7c>
   2f3c8:	mov	r0, r7
   2f3cc:	mov	r1, r4
   2f3d0:	mov	r2, r6
   2f3d4:	mov	r3, r5
   2f3d8:	bl	74c74 <__read_chk@plt+0x6e7f0>
   2f3dc:	cmn	r0, #1
   2f3e0:	beq	2f3ec <__read_chk@plt+0x28f68>
   2f3e4:	mov	r0, r6
   2f3e8:	pop	{r3, r4, r5, r6, r7, pc}
   2f3ec:	mov	r0, r6
   2f3f0:	mov	r1, r5
   2f3f4:	bl	7b7fc <__read_chk@plt+0x75378>
   2f3f8:	mov	r0, r6
   2f3fc:	bl	55a8 <free@plt>
   2f400:	mov	r0, #0
   2f404:	pop	{r3, r4, r5, r6, r7, pc}
   2f408:	mov	r0, #1
   2f40c:	mov	r1, r0
   2f410:	pop	{r3, r4, r5, r6, r7, lr}
   2f414:	b	5f80 <calloc@plt>
   2f418:	push	{r3, r4, r5, r6, r7, lr}
   2f41c:	mov	r7, r0
   2f420:	mov	r0, r1
   2f424:	mov	r4, r1
   2f428:	bl	6088 <strlen@plt>
   2f42c:	subs	r5, r0, #0
   2f430:	bne	2f43c <__read_chk@plt+0x28fb8>
   2f434:	mov	r0, r5
   2f438:	pop	{r3, r4, r5, r6, r7, pc}
   2f43c:	bl	6070 <malloc@plt>
   2f440:	subs	r6, r0, #0
   2f444:	beq	2f4a4 <__read_chk@plt+0x29020>
   2f448:	mov	r2, r5
   2f44c:	mov	r0, r4
   2f450:	mov	r1, r6
   2f454:	bl	74e04 <__read_chk@plt+0x6e980>
   2f458:	subs	r2, r0, #0
   2f45c:	blt	2f4ac <__read_chk@plt+0x29028>
   2f460:	mov	r1, r6
   2f464:	mov	r0, r7
   2f468:	bl	2e828 <__read_chk@plt+0x283a4>
   2f46c:	mov	r1, r5
   2f470:	subs	r4, r0, #0
   2f474:	mov	r0, r6
   2f478:	blt	2f490 <__read_chk@plt+0x2900c>
   2f47c:	bl	7b7fc <__read_chk@plt+0x75378>
   2f480:	mov	r0, r6
   2f484:	bl	55a8 <free@plt>
   2f488:	mov	r0, #0
   2f48c:	pop	{r3, r4, r5, r6, r7, pc}
   2f490:	bl	7b7fc <__read_chk@plt+0x75378>
   2f494:	mov	r0, r6
   2f498:	bl	55a8 <free@plt>
   2f49c:	mov	r0, r4
   2f4a0:	pop	{r3, r4, r5, r6, r7, pc}
   2f4a4:	mvn	r0, #1
   2f4a8:	pop	{r3, r4, r5, r6, r7, pc}
   2f4ac:	mov	r1, r5
   2f4b0:	mov	r0, r6
   2f4b4:	bl	7b7fc <__read_chk@plt+0x75378>
   2f4b8:	mov	r0, r6
   2f4bc:	bl	55a8 <free@plt>
   2f4c0:	mvn	r0, #3
   2f4c4:	pop	{r3, r4, r5, r6, r7, pc}
   2f4c8:	push	{r4, r5, r6, lr}
   2f4cc:	mov	r4, r0
   2f4d0:	bl	26778 <__read_chk@plt+0x202f4>
   2f4d4:	mov	r5, r0
   2f4d8:	mov	r0, r4
   2f4dc:	bl	265d8 <__read_chk@plt+0x20154>
   2f4e0:	cmp	r5, #0
   2f4e4:	mov	r4, r0
   2f4e8:	beq	2f544 <__read_chk@plt+0x290c0>
   2f4ec:	cmp	r0, #0
   2f4f0:	beq	2f578 <__read_chk@plt+0x290f4>
   2f4f4:	mov	r0, r5
   2f4f8:	mov	r1, #0
   2f4fc:	mov	r2, r4
   2f500:	bl	6220 <memchr@plt>
   2f504:	cmp	r0, #0
   2f508:	beq	2f54c <__read_chk@plt+0x290c8>
   2f50c:	sub	r6, r4, #1
   2f510:	add	r3, r5, r6
   2f514:	cmp	r0, r3
   2f518:	bne	2f544 <__read_chk@plt+0x290c0>
   2f51c:	mov	r0, r4
   2f520:	bl	6070 <malloc@plt>
   2f524:	subs	r3, r0, #0
   2f528:	beq	2f544 <__read_chk@plt+0x290c0>
   2f52c:	cmp	r6, #0
   2f530:	bne	2f560 <__read_chk@plt+0x290dc>
   2f534:	mov	r2, #0
   2f538:	mov	r0, r3
   2f53c:	strb	r2, [r3, r6]
   2f540:	pop	{r4, r5, r6, pc}
   2f544:	mov	r0, #0
   2f548:	pop	{r4, r5, r6, pc}
   2f54c:	add	r0, r4, #1
   2f550:	bl	6070 <malloc@plt>
   2f554:	subs	r3, r0, #0
   2f558:	beq	2f544 <__read_chk@plt+0x290c0>
   2f55c:	mov	r6, r4
   2f560:	mov	r0, r3
   2f564:	mov	r1, r5
   2f568:	mov	r2, r6
   2f56c:	bl	6010 <memcpy@plt>
   2f570:	mov	r3, r0
   2f574:	b	2f534 <__read_chk@plt+0x290b0>
   2f578:	mov	r0, #1
   2f57c:	bl	6070 <malloc@plt>
   2f580:	subs	r3, r0, #0
   2f584:	beq	2f544 <__read_chk@plt+0x290c0>
   2f588:	mov	r6, r4
   2f58c:	b	2f534 <__read_chk@plt+0x290b0>
   2f590:	mov	ip, r1
   2f594:	sub	r1, r1, #1
   2f598:	cmp	r1, #132	; 0x84
   2f59c:	push	{r4, lr}
   2f5a0:	mov	r4, r0
   2f5a4:	sub	sp, sp, #8
   2f5a8:	bhi	2f5fc <__read_chk@plt+0x29178>
   2f5ac:	ldrb	r1, [r0]
   2f5b0:	cmp	r1, #4
   2f5b4:	bne	2f5f4 <__read_chk@plt+0x29170>
   2f5b8:	cmp	r2, #0
   2f5bc:	moveq	r0, r2
   2f5c0:	beq	2f5ec <__read_chk@plt+0x29168>
   2f5c4:	mov	r0, r3
   2f5c8:	mov	r1, r2
   2f5cc:	mov	r3, ip
   2f5d0:	mov	r2, r4
   2f5d4:	mov	ip, #0
   2f5d8:	str	ip, [sp]
   2f5dc:	bl	6154 <EC_POINT_oct2point@plt>
   2f5e0:	cmp	r0, #1
   2f5e4:	moveq	r0, #0
   2f5e8:	mvnne	r0, #3
   2f5ec:	add	sp, sp, #8
   2f5f0:	pop	{r4, pc}
   2f5f4:	mvn	r0, #3
   2f5f8:	b	2f5ec <__read_chk@plt+0x29168>
   2f5fc:	mvn	r0, #7
   2f600:	b	2f5ec <__read_chk@plt+0x29168>
   2f604:	ldr	r3, [pc, #112]	; 2f67c <__read_chk@plt+0x291f8>
   2f608:	ldr	ip, [pc, #112]	; 2f680 <__read_chk@plt+0x291fc>
   2f60c:	add	r3, pc, r3
   2f610:	push	{r4, r5, lr}
   2f614:	sub	sp, sp, #20
   2f618:	ldr	r4, [r3, ip]
   2f61c:	mov	r5, r1
   2f620:	add	r2, sp, #8
   2f624:	add	r1, sp, #4
   2f628:	ldr	r3, [r4]
   2f62c:	str	r3, [sp, #12]
   2f630:	bl	2ef9c <__read_chk@plt+0x28b18>
   2f634:	cmp	r0, #0
   2f638:	bne	2f660 <__read_chk@plt+0x291dc>
   2f63c:	cmp	r5, #0
   2f640:	moveq	r0, r5
   2f644:	beq	2f660 <__read_chk@plt+0x291dc>
   2f648:	mov	r2, r5
   2f64c:	ldmib	sp, {r0, r1}
   2f650:	bl	5cf8 <BN_bin2bn@plt>
   2f654:	cmp	r0, #0
   2f658:	movne	r0, #0
   2f65c:	mvneq	r0, #1
   2f660:	ldr	r2, [sp, #12]
   2f664:	ldr	r3, [r4]
   2f668:	cmp	r2, r3
   2f66c:	bne	2f678 <__read_chk@plt+0x291f4>
   2f670:	add	sp, sp, #20
   2f674:	pop	{r4, r5, pc}
   2f678:	bl	5d64 <__stack_chk_fail@plt>
   2f67c:	strdeq	r1, [r9], -r0
   2f680:	andeq	r0, r0, r8, asr #11
   2f684:	push	{r4, r5, r6, r7, r8, lr}
   2f688:	mov	r4, r0
   2f68c:	mov	r8, r1
   2f690:	bl	26778 <__read_chk@plt+0x202f4>
   2f694:	mov	r5, r0
   2f698:	mov	r0, r4
   2f69c:	bl	265d8 <__read_chk@plt+0x20154>
   2f6a0:	cmp	r0, #1
   2f6a4:	bls	2f720 <__read_chk@plt+0x2929c>
   2f6a8:	ldrb	r0, [r5]
   2f6ac:	mov	r1, #7
   2f6b0:	ldrb	r3, [r5, #1]
   2f6b4:	orr	r0, r3, r0, lsl #8
   2f6b8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   2f6bc:	asr	r6, r0, #3
   2f6c0:	cmp	r6, #2048	; 0x800
   2f6c4:	bhi	2f718 <__read_chk@plt+0x29294>
   2f6c8:	mov	r0, r4
   2f6cc:	add	r7, r6, #2
   2f6d0:	bl	265d8 <__read_chk@plt+0x20154>
   2f6d4:	cmp	r0, r7
   2f6d8:	bcc	2f720 <__read_chk@plt+0x2929c>
   2f6dc:	cmp	r8, #0
   2f6e0:	beq	2f6fc <__read_chk@plt+0x29278>
   2f6e4:	add	r0, r5, #2
   2f6e8:	mov	r1, r6
   2f6ec:	mov	r2, r8
   2f6f0:	bl	5cf8 <BN_bin2bn@plt>
   2f6f4:	cmp	r0, #0
   2f6f8:	beq	2f728 <__read_chk@plt+0x292a4>
   2f6fc:	mov	r0, r4
   2f700:	mov	r1, r7
   2f704:	bl	26afc <__read_chk@plt+0x20678>
   2f708:	adds	r0, r0, #0
   2f70c:	movne	r0, #1
   2f710:	bl	7d258 <__read_chk@plt+0x76dd4>
   2f714:	pop	{r4, r5, r6, r7, r8, pc}
   2f718:	mvn	r0, #6
   2f71c:	pop	{r4, r5, r6, r7, r8, pc}
   2f720:	mvn	r0, #2
   2f724:	pop	{r4, r5, r6, r7, r8, pc}
   2f728:	mvn	r0, #1
   2f72c:	pop	{r4, r5, r6, r7, r8, pc}
   2f730:	ldr	ip, [pc, #140]	; 2f7c4 <__read_chk@plt+0x29340>
   2f734:	push	{r4, r5, r6, r7, lr}
   2f738:	add	ip, pc, ip
   2f73c:	ldr	lr, [pc, #132]	; 2f7c8 <__read_chk@plt+0x29344>
   2f740:	sub	sp, sp, #20
   2f744:	mov	r6, r1
   2f748:	mov	r5, r2
   2f74c:	add	r1, sp, #4
   2f750:	add	r2, sp, #8
   2f754:	ldr	r4, [ip, lr]
   2f758:	mov	r7, r0
   2f75c:	ldr	ip, [r4]
   2f760:	str	ip, [sp, #12]
   2f764:	bl	2e40c <__read_chk@plt+0x27f88>
   2f768:	cmp	r0, #0
   2f76c:	blt	2f78c <__read_chk@plt+0x29308>
   2f770:	ldmib	sp, {r0, r1}
   2f774:	mov	r2, r6
   2f778:	mov	r3, r5
   2f77c:	bl	2f590 <__read_chk@plt+0x2910c>
   2f780:	subs	r1, r0, #0
   2f784:	movne	r0, r1
   2f788:	beq	2f7a4 <__read_chk@plt+0x29320>
   2f78c:	ldr	r2, [sp, #12]
   2f790:	ldr	r3, [r4]
   2f794:	cmp	r2, r3
   2f798:	bne	2f7c0 <__read_chk@plt+0x2933c>
   2f79c:	add	sp, sp, #20
   2f7a0:	pop	{r4, r5, r6, r7, pc}
   2f7a4:	mov	r0, r7
   2f7a8:	mov	r2, r1
   2f7ac:	bl	2e4b4 <__read_chk@plt+0x28030>
   2f7b0:	adds	r0, r0, #0
   2f7b4:	movne	r0, #1
   2f7b8:	bl	7d258 <__read_chk@plt+0x76dd4>
   2f7bc:	b	2f78c <__read_chk@plt+0x29308>
   2f7c0:	bl	5d64 <__stack_chk_fail@plt>
   2f7c4:	andeq	r1, r9, r4, asr #3
   2f7c8:	andeq	r0, r0, r8, asr #11
   2f7cc:	ldr	r3, [pc, #240]	; 2f8c4 <__read_chk@plt+0x29440>
   2f7d0:	ldr	r2, [pc, #240]	; 2f8c8 <__read_chk@plt+0x29444>
   2f7d4:	add	r3, pc, r3
   2f7d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2f7dc:	sub	sp, sp, #20
   2f7e0:	ldr	r6, [r3, r2]
   2f7e4:	mov	r7, r0
   2f7e8:	mov	r0, r1
   2f7ec:	mov	r4, r1
   2f7f0:	ldr	r3, [r6]
   2f7f4:	str	r3, [sp, #12]
   2f7f8:	bl	5ee4 <EC_KEY_get0_group@plt>
   2f7fc:	bl	61a8 <EC_POINT_new@plt>
   2f800:	subs	r5, r0, #0
   2f804:	beq	2f8b8 <__read_chk@plt+0x29434>
   2f808:	mov	r0, r7
   2f80c:	add	r1, sp, #4
   2f810:	add	r2, sp, #8
   2f814:	bl	2e40c <__read_chk@plt+0x27f88>
   2f818:	subs	r8, r0, #0
   2f81c:	blt	2f89c <__read_chk@plt+0x29418>
   2f820:	mov	r0, r4
   2f824:	ldr	r8, [sp, #8]
   2f828:	ldr	r9, [sp, #4]
   2f82c:	bl	5ee4 <EC_KEY_get0_group@plt>
   2f830:	mov	r2, r5
   2f834:	mov	r1, r8
   2f838:	mov	r3, r0
   2f83c:	mov	r0, r9
   2f840:	bl	2f590 <__read_chk@plt+0x2910c>
   2f844:	subs	r8, r0, #0
   2f848:	bne	2f89c <__read_chk@plt+0x29418>
   2f84c:	mov	r0, r4
   2f850:	mov	r1, r5
   2f854:	bl	5620 <EC_KEY_set_public_key@plt>
   2f858:	cmp	r0, #1
   2f85c:	mov	r0, r5
   2f860:	bne	2f8ac <__read_chk@plt+0x29428>
   2f864:	bl	5704 <EC_POINT_free@plt>
   2f868:	mov	r0, r7
   2f86c:	mov	r1, r8
   2f870:	mov	r2, r8
   2f874:	bl	2e4b4 <__read_chk@plt+0x28030>
   2f878:	adds	r0, r0, #0
   2f87c:	movne	r0, #1
   2f880:	bl	7d258 <__read_chk@plt+0x76dd4>
   2f884:	ldr	r2, [sp, #12]
   2f888:	ldr	r3, [r6]
   2f88c:	cmp	r2, r3
   2f890:	bne	2f8c0 <__read_chk@plt+0x2943c>
   2f894:	add	sp, sp, #20
   2f898:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f89c:	mov	r0, r5
   2f8a0:	bl	5704 <EC_POINT_free@plt>
   2f8a4:	mov	r0, r8
   2f8a8:	b	2f884 <__read_chk@plt+0x29400>
   2f8ac:	bl	5704 <EC_POINT_free@plt>
   2f8b0:	mvn	r0, #1
   2f8b4:	b	2f884 <__read_chk@plt+0x29400>
   2f8b8:	mvn	r0, #1
   2f8bc:	b	2f884 <__read_chk@plt+0x29400>
   2f8c0:	bl	5d64 <__stack_chk_fail@plt>
   2f8c4:	andeq	r1, r9, r8, lsr #2
   2f8c8:	andeq	r0, r0, r8, asr #11
   2f8cc:	ldr	r3, [pc, #252]	; 2f9d0 <__read_chk@plt+0x2954c>
   2f8d0:	ldr	r2, [pc, #252]	; 2f9d4 <__read_chk@plt+0x29550>
   2f8d4:	add	r3, pc, r3
   2f8d8:	push	{r4, r5, r6, r7, r8, lr}
   2f8dc:	sub	sp, sp, #2048	; 0x800
   2f8e0:	ldr	r5, [r3, r2]
   2f8e4:	sub	sp, sp, #8
   2f8e8:	mov	r8, r0
   2f8ec:	mov	r0, r1
   2f8f0:	mov	r6, r1
   2f8f4:	ldr	r3, [r5]
   2f8f8:	str	r3, [sp, #2052]	; 0x804
   2f8fc:	bl	5ff8 <BN_num_bits@plt>
   2f900:	mov	r1, #7
   2f904:	bl	7cfd8 <__read_chk@plt+0x76b54>
   2f908:	cmp	r0, #0
   2f90c:	add	r3, r0, #7
   2f910:	movge	r4, r0
   2f914:	movlt	r4, r3
   2f918:	asr	r4, r4, #3
   2f91c:	cmp	r4, #2048	; 0x800
   2f920:	bhi	2f9bc <__read_chk@plt+0x29538>
   2f924:	add	r7, sp, #8
   2f928:	mov	r0, r6
   2f92c:	sub	r1, r7, #7
   2f930:	mov	r6, #0
   2f934:	strb	r6, [sp]
   2f938:	bl	56a4 <BN_bn2bin@plt>
   2f93c:	cmp	r4, r0
   2f940:	bne	2f9c4 <__read_chk@plt+0x29540>
   2f944:	cmp	r4, r6
   2f948:	mov	r0, r4
   2f94c:	sub	r7, r7, #8
   2f950:	ldrbgt	r3, [sp, #1]
   2f954:	movle	r1, r6
   2f958:	movle	r2, #1
   2f95c:	lsrgt	r1, r3, #7
   2f960:	rsbgt	r2, r1, #1
   2f964:	add	r4, r7, r2
   2f968:	bl	7cfd8 <__read_chk@plt+0x76b54>
   2f96c:	mov	r1, r4
   2f970:	mov	r2, r0
   2f974:	mov	r0, r8
   2f978:	bl	2ec40 <__read_chk@plt+0x287bc>
   2f97c:	movw	r1, #2049	; 0x801
   2f980:	subs	r4, r0, #0
   2f984:	mov	r0, sp
   2f988:	blt	2f9b0 <__read_chk@plt+0x2952c>
   2f98c:	bl	7b7fc <__read_chk@plt+0x75378>
   2f990:	mov	r0, #0
   2f994:	ldr	r2, [sp, #2052]	; 0x804
   2f998:	ldr	r3, [r5]
   2f99c:	cmp	r2, r3
   2f9a0:	bne	2f9cc <__read_chk@plt+0x29548>
   2f9a4:	add	sp, sp, #2048	; 0x800
   2f9a8:	add	sp, sp, #8
   2f9ac:	pop	{r4, r5, r6, r7, r8, pc}
   2f9b0:	bl	7b7fc <__read_chk@plt+0x75378>
   2f9b4:	mov	r0, r4
   2f9b8:	b	2f994 <__read_chk@plt+0x29510>
   2f9bc:	mvn	r0, #9
   2f9c0:	b	2f994 <__read_chk@plt+0x29510>
   2f9c4:	mvn	r0, #0
   2f9c8:	b	2f994 <__read_chk@plt+0x29510>
   2f9cc:	bl	5d64 <__stack_chk_fail@plt>
   2f9d0:	andeq	r1, r9, r8, lsr #32
   2f9d4:	andeq	r0, r0, r8, asr #11
   2f9d8:	ldr	r3, [pc, #276]	; 2faf4 <__read_chk@plt+0x29670>
   2f9dc:	ldr	r2, [pc, #276]	; 2faf8 <__read_chk@plt+0x29674>
   2f9e0:	add	r3, pc, r3
   2f9e4:	push	{r4, r5, r6, r7, r8, r9, lr}
   2f9e8:	sub	sp, sp, #2048	; 0x800
   2f9ec:	ldr	r6, [r3, r2]
   2f9f0:	sub	sp, sp, #12
   2f9f4:	mov	r9, r0
   2f9f8:	mov	r0, r1
   2f9fc:	mov	r7, r1
   2fa00:	ldr	r3, [r6]
   2fa04:	str	r3, [sp, #2052]	; 0x804
   2fa08:	bl	5ff8 <BN_num_bits@plt>
   2fa0c:	mov	r1, #7
   2fa10:	mov	r5, r0
   2fa14:	bl	7cfd8 <__read_chk@plt+0x76b54>
   2fa18:	cmp	r0, #0
   2fa1c:	addlt	r4, r5, #14
   2fa20:	movge	r4, r0
   2fa24:	asr	r4, r4, #3
   2fa28:	cmp	r4, #2048	; 0x800
   2fa2c:	movls	r3, #0
   2fa30:	movhi	r3, #1
   2fa34:	orrs	r3, r3, r5, lsr #31
   2fa38:	bne	2fad4 <__read_chk@plt+0x29650>
   2fa3c:	mov	r0, r7
   2fa40:	add	r7, sp, #4
   2fa44:	add	r8, sp, #8
   2fa48:	mov	r1, r7
   2fa4c:	bl	56a4 <BN_bn2bin@plt>
   2fa50:	cmp	r4, r0
   2fa54:	mvnne	r0, #0
   2fa58:	bne	2faa0 <__read_chk@plt+0x2961c>
   2fa5c:	sub	r2, r8, #8
   2fa60:	mov	r0, r9
   2fa64:	add	r1, r4, #2
   2fa68:	bl	26ab4 <__read_chk@plt+0x20630>
   2fa6c:	subs	r8, r0, #0
   2fa70:	blt	2fadc <__read_chk@plt+0x29658>
   2fa74:	ldr	r3, [sp]
   2fa78:	ubfx	r2, r5, #8, #8
   2fa7c:	cmp	r4, #0
   2fa80:	strb	r2, [r3]
   2fa84:	ldr	r3, [sp]
   2fa88:	strb	r5, [r3, #1]
   2fa8c:	bne	2fabc <__read_chk@plt+0x29638>
   2fa90:	mov	r0, r7
   2fa94:	mov	r1, #2048	; 0x800
   2fa98:	bl	7b7fc <__read_chk@plt+0x75378>
   2fa9c:	mov	r0, #0
   2faa0:	ldr	r2, [sp, #2052]	; 0x804
   2faa4:	ldr	r3, [r6]
   2faa8:	cmp	r2, r3
   2faac:	bne	2faf0 <__read_chk@plt+0x2966c>
   2fab0:	add	sp, sp, #2048	; 0x800
   2fab4:	add	sp, sp, #12
   2fab8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2fabc:	ldr	r0, [sp]
   2fac0:	mov	r2, r4
   2fac4:	mov	r1, r7
   2fac8:	add	r0, r0, #2
   2facc:	bl	6010 <memcpy@plt>
   2fad0:	b	2fa90 <__read_chk@plt+0x2960c>
   2fad4:	mvn	r0, #9
   2fad8:	b	2faa0 <__read_chk@plt+0x2961c>
   2fadc:	mov	r0, r7
   2fae0:	mov	r1, #2048	; 0x800
   2fae4:	bl	7b7fc <__read_chk@plt+0x75378>
   2fae8:	mov	r0, r8
   2faec:	b	2faa0 <__read_chk@plt+0x2961c>
   2faf0:	bl	5d64 <__stack_chk_fail@plt>
   2faf4:	andeq	r0, r9, ip, lsl pc
   2faf8:	andeq	r0, r0, r8, asr #11
   2fafc:	ldr	r3, [pc, #228]	; 2fbe8 <__read_chk@plt+0x29764>
   2fb00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fb04:	mov	sl, r0
   2fb08:	ldr	r0, [pc, #220]	; 2fbec <__read_chk@plt+0x29768>
   2fb0c:	add	r3, pc, r3
   2fb10:	sub	sp, sp, #152	; 0x98
   2fb14:	mov	r8, r1
   2fb18:	mov	r9, r2
   2fb1c:	ldr	r7, [r3, r0]
   2fb20:	ldr	r3, [r7]
   2fb24:	str	r3, [sp, #148]	; 0x94
   2fb28:	bl	5b24 <BN_CTX_new@plt>
   2fb2c:	subs	r5, r0, #0
   2fb30:	beq	2fbdc <__read_chk@plt+0x29758>
   2fb34:	mov	r3, #0
   2fb38:	mov	r0, r9
   2fb3c:	stm	sp, {r3, r5}
   2fb40:	mov	r1, r8
   2fb44:	mov	r2, #4
   2fb48:	bl	5e54 <EC_POINT_point2oct@plt>
   2fb4c:	cmp	r0, #133	; 0x85
   2fb50:	mov	r4, r0
   2fb54:	bhi	2fbcc <__read_chk@plt+0x29748>
   2fb58:	add	r6, sp, #12
   2fb5c:	stm	sp, {r4, r5}
   2fb60:	mov	r0, r9
   2fb64:	mov	r1, r8
   2fb68:	mov	r3, r6
   2fb6c:	mov	r2, #4
   2fb70:	bl	5e54 <EC_POINT_point2oct@plt>
   2fb74:	cmp	r4, r0
   2fb78:	mov	r0, r5
   2fb7c:	bne	2fbc0 <__read_chk@plt+0x2973c>
   2fb80:	bl	62bc <BN_CTX_free@plt>
   2fb84:	mov	r1, r6
   2fb88:	mov	r2, r4
   2fb8c:	mov	r0, sl
   2fb90:	bl	2ec40 <__read_chk@plt+0x287bc>
   2fb94:	mov	r1, r4
   2fb98:	mov	r5, r0
   2fb9c:	mov	r0, r6
   2fba0:	bl	7b7fc <__read_chk@plt+0x75378>
   2fba4:	mov	r0, r5
   2fba8:	ldr	r2, [sp, #148]	; 0x94
   2fbac:	ldr	r3, [r7]
   2fbb0:	cmp	r2, r3
   2fbb4:	bne	2fbe4 <__read_chk@plt+0x29760>
   2fbb8:	add	sp, sp, #152	; 0x98
   2fbbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fbc0:	bl	62bc <BN_CTX_free@plt>
   2fbc4:	mvn	r0, #0
   2fbc8:	b	2fba8 <__read_chk@plt+0x29724>
   2fbcc:	mov	r0, r5
   2fbd0:	bl	62bc <BN_CTX_free@plt>
   2fbd4:	mvn	r0, #9
   2fbd8:	b	2fba8 <__read_chk@plt+0x29724>
   2fbdc:	mvn	r0, #1
   2fbe0:	b	2fba8 <__read_chk@plt+0x29724>
   2fbe4:	bl	5d64 <__stack_chk_fail@plt>
   2fbe8:	strdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   2fbec:	andeq	r0, r0, r8, asr #11
   2fbf0:	push	{r4, r5, r6, lr}
   2fbf4:	mov	r6, r0
   2fbf8:	mov	r0, r1
   2fbfc:	mov	r4, r1
   2fc00:	bl	57a0 <EC_KEY_get0_public_key@plt>
   2fc04:	mov	r5, r0
   2fc08:	mov	r0, r4
   2fc0c:	bl	5ee4 <EC_KEY_get0_group@plt>
   2fc10:	mov	r1, r5
   2fc14:	mov	r2, r0
   2fc18:	mov	r0, r6
   2fc1c:	pop	{r4, r5, r6, lr}
   2fc20:	b	2fafc <__read_chk@plt+0x29678>
   2fc24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fc28:	sub	sp, sp, #1040	; 0x410
   2fc2c:	ldr	r4, [pc, #360]	; 2fd9c <__read_chk@plt+0x29918>
   2fc30:	sub	sp, sp, #4
   2fc34:	ldr	r3, [pc, #356]	; 2fda0 <__read_chk@plt+0x2991c>
   2fc38:	mov	r8, r0
   2fc3c:	add	r4, pc, r4
   2fc40:	mov	r0, r1
   2fc44:	mov	r9, r2
   2fc48:	mov	r5, r1
   2fc4c:	ldr	fp, [r4, r3]
   2fc50:	add	r7, sp, #12
   2fc54:	ldr	r3, [fp]
   2fc58:	str	r3, [sp, #1036]	; 0x40c
   2fc5c:	bl	265d8 <__read_chk@plt+0x20154>
   2fc60:	mov	r1, r0
   2fc64:	mov	r0, r7
   2fc68:	bl	4d93c <__read_chk@plt+0x474b8>
   2fc6c:	ldr	r0, [pc, #304]	; 2fda4 <__read_chk@plt+0x29920>
   2fc70:	mov	r2, r7
   2fc74:	mov	r1, r8
   2fc78:	mov	r3, #4
   2fc7c:	ldr	r0, [r4, r0]
   2fc80:	str	r0, [sp, #4]
   2fc84:	bl	4a118 <__read_chk@plt+0x43c94>
   2fc88:	cmp	r0, #4
   2fc8c:	mov	sl, r0
   2fc90:	bne	2fd68 <__read_chk@plt+0x298e4>
   2fc94:	mov	r0, r5
   2fc98:	bl	26778 <__read_chk@plt+0x202f4>
   2fc9c:	mov	r6, r0
   2fca0:	mov	r0, r5
   2fca4:	bl	265d8 <__read_chk@plt+0x20154>
   2fca8:	mov	r2, r6
   2fcac:	mov	r1, r8
   2fcb0:	mov	r3, r0
   2fcb4:	ldr	r0, [sp, #4]
   2fcb8:	bl	4a118 <__read_chk@plt+0x43c94>
   2fcbc:	mov	r6, r0
   2fcc0:	mov	r0, r5
   2fcc4:	bl	265d8 <__read_chk@plt+0x20154>
   2fcc8:	cmp	r6, r0
   2fccc:	bne	2fd68 <__read_chk@plt+0x298e4>
   2fcd0:	ldr	r0, [pc, #208]	; 2fda8 <__read_chk@plt+0x29924>
   2fcd4:	mov	r3, sl
   2fcd8:	mov	r1, r8
   2fcdc:	mov	r2, r7
   2fce0:	ldr	sl, [r4, r0]
   2fce4:	mov	r0, sl
   2fce8:	bl	4a118 <__read_chk@plt+0x43c94>
   2fcec:	cmp	r0, #4
   2fcf0:	bne	2fd68 <__read_chk@plt+0x298e4>
   2fcf4:	mov	r0, r7
   2fcf8:	bl	4d8a8 <__read_chk@plt+0x47424>
   2fcfc:	cmp	r0, #262144	; 0x40000
   2fd00:	mov	r5, r0
   2fd04:	bhi	2fd90 <__read_chk@plt+0x2990c>
   2fd08:	mov	r0, r9
   2fd0c:	bl	2634c <__read_chk@plt+0x1fec8>
   2fd10:	cmp	r5, #0
   2fd14:	bne	2fd3c <__read_chk@plt+0x298b8>
   2fd18:	b	2fd88 <__read_chk@plt+0x29904>
   2fd1c:	mov	r0, r9
   2fd20:	mov	r1, r7
   2fd24:	mov	r2, r4
   2fd28:	bl	2e828 <__read_chk@plt+0x283a4>
   2fd2c:	cmp	r0, #0
   2fd30:	bne	2fd6c <__read_chk@plt+0x298e8>
   2fd34:	subs	r5, r5, r4
   2fd38:	beq	2fd88 <__read_chk@plt+0x29904>
   2fd3c:	cmp	r5, #1024	; 0x400
   2fd40:	movcc	r6, r5
   2fd44:	movcs	r6, #1024	; 0x400
   2fd48:	mov	r0, sl
   2fd4c:	mov	r1, r8
   2fd50:	mov	r2, r7
   2fd54:	mov	r3, r6
   2fd58:	bl	4a118 <__read_chk@plt+0x43c94>
   2fd5c:	cmp	r0, r6
   2fd60:	mov	r4, r0
   2fd64:	beq	2fd1c <__read_chk@plt+0x29898>
   2fd68:	mvn	r0, #25
   2fd6c:	ldr	r2, [sp, #1036]	; 0x40c
   2fd70:	ldr	r3, [fp]
   2fd74:	cmp	r2, r3
   2fd78:	bne	2fd98 <__read_chk@plt+0x29914>
   2fd7c:	add	sp, sp, #1040	; 0x410
   2fd80:	add	sp, sp, #4
   2fd84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fd88:	mov	r0, #0
   2fd8c:	b	2fd6c <__read_chk@plt+0x298e8>
   2fd90:	mvn	r0, #3
   2fd94:	b	2fd6c <__read_chk@plt+0x298e8>
   2fd98:	bl	5d64 <__stack_chk_fail@plt>
   2fd9c:	andeq	r0, r9, r0, asr #25
   2fda0:	andeq	r0, r0, r8, asr #11
   2fda4:			; <UNDEFINED> instruction: 0x000006b0
   2fda8:	andeq	r0, r0, r0, lsr #12
   2fdac:	push	{r4, r5, r6, lr}
   2fdb0:	subs	r6, r1, #0
   2fdb4:	mov	r4, r2
   2fdb8:	mov	r5, r0
   2fdbc:	bne	2fde0 <__read_chk@plt+0x2995c>
   2fdc0:	cmp	r4, #0
   2fdc4:	bne	2fdd0 <__read_chk@plt+0x2994c>
   2fdc8:	mov	r0, r4
   2fdcc:	pop	{r4, r5, r6, pc}
   2fdd0:	mov	r0, r5
   2fdd4:	mov	r1, #2
   2fdd8:	pop	{r4, r5, r6, lr}
   2fddc:	b	2ebdc <__read_chk@plt+0x28758>
   2fde0:	mov	r1, #1
   2fde4:	bl	2ebdc <__read_chk@plt+0x28758>
   2fde8:	cmp	r0, #0
   2fdec:	popne	{r4, r5, r6, pc}
   2fdf0:	mov	r1, r6
   2fdf4:	mov	r0, r5
   2fdf8:	bl	2eadc <__read_chk@plt+0x28658>
   2fdfc:	cmp	r0, #0
   2fe00:	beq	2fdc0 <__read_chk@plt+0x2993c>
   2fe04:	pop	{r4, r5, r6, pc}
   2fe08:	ldr	r3, [pc, #276]	; 2ff24 <__read_chk@plt+0x29aa0>
   2fe0c:	ldr	r2, [pc, #276]	; 2ff28 <__read_chk@plt+0x29aa4>
   2fe10:	add	r3, pc, r3
   2fe14:	push	{r4, r5, r6, r7, r8, lr}
   2fe18:	subs	r5, r0, #0
   2fe1c:	ldr	r6, [r3, r2]
   2fe20:	sub	sp, sp, #120	; 0x78
   2fe24:	ldr	r0, [pc, #256]	; 2ff2c <__read_chk@plt+0x29aa8>
   2fe28:	ldr	r3, [r6]
   2fe2c:	add	r0, pc, r0
   2fe30:	str	r3, [sp, #116]	; 0x74
   2fe34:	mvnne	r3, #0
   2fe38:	strne	r3, [r5]
   2fe3c:	bl	6388 <getenv@plt>
   2fe40:	subs	r8, r0, #0
   2fe44:	beq	2ff18 <__read_chk@plt+0x29a94>
   2fe48:	add	r7, sp, #4
   2fe4c:	mov	r1, #0
   2fe50:	mov	r2, #110	; 0x6e
   2fe54:	mov	r4, #1
   2fe58:	mov	r0, r7
   2fe5c:	bl	5944 <memset@plt>
   2fe60:	mov	r1, r8
   2fe64:	mov	r2, #108	; 0x6c
   2fe68:	add	r0, sp, #6
   2fe6c:	strh	r4, [sp, #4]
   2fe70:	bl	7ae18 <__read_chk@plt+0x74994>
   2fe74:	mov	r0, r4
   2fe78:	mov	r1, r4
   2fe7c:	mov	r2, #0
   2fe80:	bl	5d94 <socket@plt>
   2fe84:	subs	r8, r0, #0
   2fe88:	blt	2fef0 <__read_chk@plt+0x29a6c>
   2fe8c:	mov	r2, r4
   2fe90:	mov	r1, #2
   2fe94:	bl	59b0 <fcntl@plt>
   2fe98:	cmn	r0, #1
   2fe9c:	beq	2fef8 <__read_chk@plt+0x29a74>
   2fea0:	mov	r1, r7
   2fea4:	mov	r0, r8
   2fea8:	mov	r2, #110	; 0x6e
   2feac:	bl	5f50 <connect@plt>
   2feb0:	cmp	r0, #0
   2feb4:	blt	2fef8 <__read_chk@plt+0x29a74>
   2feb8:	cmp	r5, #0
   2febc:	beq	2fee0 <__read_chk@plt+0x29a5c>
   2fec0:	mov	r0, #0
   2fec4:	str	r8, [r5]
   2fec8:	ldr	r2, [sp, #116]	; 0x74
   2fecc:	ldr	r3, [r6]
   2fed0:	cmp	r2, r3
   2fed4:	bne	2ff20 <__read_chk@plt+0x29a9c>
   2fed8:	add	sp, sp, #120	; 0x78
   2fedc:	pop	{r4, r5, r6, r7, r8, pc}
   2fee0:	mov	r0, r8
   2fee4:	bl	5a1c <close@plt>
   2fee8:	mov	r0, r5
   2feec:	b	2fec8 <__read_chk@plt+0x29a44>
   2fef0:	mvn	r0, #23
   2fef4:	b	2fec8 <__read_chk@plt+0x29a44>
   2fef8:	bl	6214 <__errno_location@plt>
   2fefc:	ldr	r5, [r0]
   2ff00:	mov	r4, r0
   2ff04:	mov	r0, r8
   2ff08:	bl	5a1c <close@plt>
   2ff0c:	mvn	r0, #23
   2ff10:	str	r5, [r4]
   2ff14:	b	2fec8 <__read_chk@plt+0x29a44>
   2ff18:	mvn	r0, #46	; 0x2e
   2ff1c:	b	2fec8 <__read_chk@plt+0x29a44>
   2ff20:	bl	5d64 <__stack_chk_fail@plt>
   2ff24:	andeq	r0, r9, ip, ror #21
   2ff28:	andeq	r0, r0, r8, asr #11
   2ff2c:	andeq	pc, r4, r8, lsl r3	; <UNPREDICTABLE>
   2ff30:	push	{r4, lr}
   2ff34:	mov	r4, r0
   2ff38:	ldr	r0, [pc, #24]	; 2ff58 <__read_chk@plt+0x29ad4>
   2ff3c:	add	r0, pc, r0
   2ff40:	bl	6388 <getenv@plt>
   2ff44:	cmp	r0, #0
   2ff48:	popeq	{r4, pc}
   2ff4c:	mov	r0, r4
   2ff50:	pop	{r4, lr}
   2ff54:	b	5a1c <close@plt>
   2ff58:	andeq	pc, r4, r8, lsl #4
   2ff5c:	ldr	r3, [pc, #236]	; 30050 <__read_chk@plt+0x29bcc>
   2ff60:	cmp	r1, #0
   2ff64:	ldr	r1, [pc, #232]	; 30054 <__read_chk@plt+0x29bd0>
   2ff68:	add	r3, pc, r3
   2ff6c:	moveq	ip, #23
   2ff70:	push	{r4, r5, r6, r7, r8, lr}
   2ff74:	sub	sp, sp, #8
   2ff78:	ldr	r4, [r3, r1]
   2ff7c:	movne	ip, #22
   2ff80:	mov	r8, r0
   2ff84:	mov	r7, r2
   2ff88:	strb	ip, [sp, #3]
   2ff8c:	ldr	r3, [r4]
   2ff90:	str	r3, [sp, #4]
   2ff94:	bl	25d50 <__read_chk@plt+0x1f8cc>
   2ff98:	subs	r5, r0, #0
   2ff9c:	beq	3003c <__read_chk@plt+0x29bb8>
   2ffa0:	ldrb	r1, [sp, #3]
   2ffa4:	bl	2ebdc <__read_chk@plt+0x28758>
   2ffa8:	subs	r6, r0, #0
   2ffac:	beq	2ffd4 <__read_chk@plt+0x29b50>
   2ffb0:	mov	r0, r5
   2ffb4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   2ffb8:	mov	r0, r6
   2ffbc:	ldr	r2, [sp, #4]
   2ffc0:	ldr	r3, [r4]
   2ffc4:	cmp	r2, r3
   2ffc8:	bne	3004c <__read_chk@plt+0x29bc8>
   2ffcc:	add	sp, sp, #8
   2ffd0:	pop	{r4, r5, r6, r7, r8, pc}
   2ffd4:	mov	r1, r7
   2ffd8:	mov	r0, r5
   2ffdc:	bl	2ed04 <__read_chk@plt+0x28880>
   2ffe0:	subs	r6, r0, #0
   2ffe4:	bne	2ffb0 <__read_chk@plt+0x29b2c>
   2ffe8:	mov	r0, r8
   2ffec:	mov	r1, r5
   2fff0:	mov	r2, r5
   2fff4:	bl	2fc24 <__read_chk@plt+0x297a0>
   2fff8:	subs	r6, r0, #0
   2fffc:	bne	2ffb0 <__read_chk@plt+0x29b2c>
   30000:	mov	r0, r5
   30004:	add	r1, sp, #3
   30008:	bl	2e3cc <__read_chk@plt+0x27f48>
   3000c:	subs	r6, r0, #0
   30010:	bne	2ffb0 <__read_chk@plt+0x29b2c>
   30014:	ldrb	r3, [sp, #3]
   30018:	cmp	r3, #102	; 0x66
   3001c:	cmpne	r3, #5
   30020:	beq	30044 <__read_chk@plt+0x29bc0>
   30024:	cmp	r3, #30
   30028:	beq	30044 <__read_chk@plt+0x29bc0>
   3002c:	cmp	r3, #6
   30030:	moveq	r6, #0
   30034:	mvnne	r6, #3
   30038:	b	2ffb0 <__read_chk@plt+0x29b2c>
   3003c:	mvn	r0, #1
   30040:	b	2ffbc <__read_chk@plt+0x29b38>
   30044:	mvn	r6, #26
   30048:	b	2ffb0 <__read_chk@plt+0x29b2c>
   3004c:	bl	5d64 <__stack_chk_fail@plt>
   30050:	muleq	r9, r4, r9
   30054:	andeq	r0, r0, r8, asr #11
   30058:	push	{r4, r5, r6, lr}
   3005c:	subs	r5, r0, #0
   30060:	popeq	{r4, r5, r6, pc}
   30064:	ldr	r3, [r5]
   30068:	cmp	r3, #0
   3006c:	movne	r4, #0
   30070:	movne	r6, r4
   30074:	beq	300b4 <__read_chk@plt+0x29c30>
   30078:	ldr	r3, [r5, #4]
   3007c:	add	r6, r6, #1
   30080:	cmp	r3, #0
   30084:	beq	30090 <__read_chk@plt+0x29c0c>
   30088:	ldr	r0, [r3, r4]
   3008c:	bl	27e40 <__read_chk@plt+0x219bc>
   30090:	ldr	r3, [r5, #8]
   30094:	cmp	r3, #0
   30098:	beq	300a4 <__read_chk@plt+0x29c20>
   3009c:	ldr	r0, [r3, r4]
   300a0:	bl	55a8 <free@plt>
   300a4:	ldr	r3, [r5]
   300a8:	add	r4, r4, #4
   300ac:	cmp	r3, r6
   300b0:	bhi	30078 <__read_chk@plt+0x29bf4>
   300b4:	mov	r0, r5
   300b8:	pop	{r4, r5, r6, lr}
   300bc:	b	55a8 <free@plt>
   300c0:	ldr	r3, [pc, #952]	; 30480 <__read_chk@plt+0x29ffc>
   300c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   300c8:	mov	r4, r1
   300cc:	ldr	r1, [pc, #944]	; 30484 <__read_chk@plt+0x2a000>
   300d0:	add	r3, pc, r3
   300d4:	sub	sp, sp, #52	; 0x34
   300d8:	cmp	r4, #1
   300dc:	mov	r8, r0
   300e0:	mov	r7, r2
   300e4:	ldr	r5, [r3, r1]
   300e8:	ldr	r3, [r5]
   300ec:	str	r3, [sp, #44]	; 0x2c
   300f0:	beq	3014c <__read_chk@plt+0x29cc8>
   300f4:	cmp	r4, #2
   300f8:	bne	30130 <__read_chk@plt+0x29cac>
   300fc:	mov	sl, #12
   30100:	mov	r9, #11
   30104:	bl	25d50 <__read_chk@plt+0x1f8cc>
   30108:	subs	r6, r0, #0
   3010c:	beq	301b4 <__read_chk@plt+0x29d30>
   30110:	mov	r1, r9
   30114:	bl	2ebdc <__read_chk@plt+0x28758>
   30118:	subs	r9, r0, #0
   3011c:	beq	30158 <__read_chk@plt+0x29cd4>
   30120:	mov	r0, r6
   30124:	bl	25fe8 <__read_chk@plt+0x1fb64>
   30128:	mov	r0, r9
   3012c:	b	30134 <__read_chk@plt+0x29cb0>
   30130:	mvn	r0, #9
   30134:	ldr	r2, [sp, #44]	; 0x2c
   30138:	ldr	r3, [r5]
   3013c:	cmp	r2, r3
   30140:	bne	302d8 <__read_chk@plt+0x29e54>
   30144:	add	sp, sp, #52	; 0x34
   30148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3014c:	mov	sl, #2
   30150:	mov	r9, r4
   30154:	b	30104 <__read_chk@plt+0x29c80>
   30158:	mov	r0, r8
   3015c:	mov	r1, r6
   30160:	mov	r2, r6
   30164:	bl	2fc24 <__read_chk@plt+0x297a0>
   30168:	subs	r9, r0, #0
   3016c:	bne	30120 <__read_chk@plt+0x29c9c>
   30170:	mov	r0, r6
   30174:	add	r1, sp, #27
   30178:	bl	2e3cc <__read_chk@plt+0x27f48>
   3017c:	subs	r9, r0, #0
   30180:	bne	30120 <__read_chk@plt+0x29c9c>
   30184:	ldrb	r3, [sp, #27]
   30188:	cmp	r3, #102	; 0x66
   3018c:	cmpne	r3, #5
   30190:	beq	301ac <__read_chk@plt+0x29d28>
   30194:	cmp	r3, #30
   30198:	beq	301ac <__read_chk@plt+0x29d28>
   3019c:	cmp	sl, r3
   301a0:	beq	301bc <__read_chk@plt+0x29d38>
   301a4:	mvn	r9, #3
   301a8:	b	30120 <__read_chk@plt+0x29c9c>
   301ac:	mvn	r9, #26
   301b0:	b	30120 <__read_chk@plt+0x29c9c>
   301b4:	mvn	r0, #1
   301b8:	b	30134 <__read_chk@plt+0x29cb0>
   301bc:	mov	r0, r6
   301c0:	add	r1, sp, #28
   301c4:	bl	2e320 <__read_chk@plt+0x27e9c>
   301c8:	subs	r9, r0, #0
   301cc:	bne	30120 <__read_chk@plt+0x29c9c>
   301d0:	ldr	sl, [sp, #28]
   301d4:	cmp	sl, #2048	; 0x800
   301d8:	bhi	301a4 <__read_chk@plt+0x29d20>
   301dc:	cmp	sl, #0
   301e0:	mvneq	r9, #47	; 0x2f
   301e4:	beq	30120 <__read_chk@plt+0x29c9c>
   301e8:	mov	r0, #1
   301ec:	mov	r1, #12
   301f0:	bl	5f80 <calloc@plt>
   301f4:	subs	r8, r0, #0
   301f8:	beq	30478 <__read_chk@plt+0x29ff4>
   301fc:	mov	r0, sl
   30200:	mov	r1, #4
   30204:	bl	5f80 <calloc@plt>
   30208:	cmp	r0, #0
   3020c:	str	r0, [r8, #4]
   30210:	beq	30470 <__read_chk@plt+0x29fec>
   30214:	mov	r0, sl
   30218:	mov	r1, #4
   3021c:	bl	5f80 <calloc@plt>
   30220:	cmp	r0, #0
   30224:	str	r0, [r8, #8]
   30228:	beq	30470 <__read_chk@plt+0x29fec>
   3022c:	ldr	r2, [sp, #28]
   30230:	mov	r3, #0
   30234:	str	r7, [sp, #20]
   30238:	mov	fp, r5
   3023c:	mov	r7, r3
   30240:	mov	r5, r4
   30244:	add	r1, sp, #36	; 0x24
   30248:	str	r9, [sp, #16]
   3024c:	str	r1, [sp, #4]
   30250:	add	r1, sp, #40	; 0x28
   30254:	str	r1, [sp, #8]
   30258:	add	r1, sp, #32
   3025c:	str	r1, [sp, #12]
   30260:	cmp	r7, r2
   30264:	bcs	30388 <__read_chk@plt+0x29f04>
   30268:	cmp	r5, #1
   3026c:	beq	30334 <__read_chk@plt+0x29eb0>
   30270:	cmp	r5, #2
   30274:	bne	3032c <__read_chk@plt+0x29ea8>
   30278:	add	r2, sp, #40	; 0x28
   3027c:	mov	r0, r6
   30280:	add	r1, sp, #36	; 0x24
   30284:	mov	r3, #0
   30288:	ldr	r4, [r8, #4]
   3028c:	str	r3, [sp, #32]
   30290:	ldr	sl, [r8, #8]
   30294:	bl	2e4b4 <__read_chk@plt+0x28030>
   30298:	subs	r2, r0, #0
   3029c:	beq	302dc <__read_chk@plt+0x29e58>
   302a0:	ldr	r0, [sp, #32]
   302a4:	str	r2, [sp]
   302a8:	bl	55a8 <free@plt>
   302ac:	ldr	r2, [sp]
   302b0:	cmn	r2, #14
   302b4:	beq	30460 <__read_chk@plt+0x29fdc>
   302b8:	mov	r5, fp
   302bc:	mov	fp, r2
   302c0:	mov	r0, r6
   302c4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   302c8:	mov	r0, r8
   302cc:	bl	30058 <__read_chk@plt+0x29bd4>
   302d0:	mov	r0, fp
   302d4:	b	30134 <__read_chk@plt+0x29cb0>
   302d8:	bl	5d64 <__stack_chk_fail@plt>
   302dc:	mov	r0, r6
   302e0:	add	r1, sp, #32
   302e4:	bl	2e644 <__read_chk@plt+0x281c0>
   302e8:	subs	r2, r0, #0
   302ec:	bne	302a0 <__read_chk@plt+0x29e1c>
   302f0:	lsl	r9, r7, #2
   302f4:	ldr	r0, [sp, #36]	; 0x24
   302f8:	add	r2, r4, r9
   302fc:	ldr	r1, [sp, #40]	; 0x28
   30300:	bl	2be4c <__read_chk@plt+0x259c8>
   30304:	subs	r2, r0, #0
   30308:	bne	302a0 <__read_chk@plt+0x29e1c>
   3030c:	add	r1, sl, r9
   30310:	cmp	r1, #0
   30314:	ldrne	r1, [sp, #32]
   30318:	strne	r1, [sl, r9]
   3031c:	strne	r2, [sp, #32]
   30320:	ldr	r0, [sp, #32]
   30324:	bl	55a8 <free@plt>
   30328:	ldr	r2, [sp, #28]
   3032c:	add	r7, r7, #1
   30330:	b	30260 <__read_chk@plt+0x29ddc>
   30334:	mov	r3, #0
   30338:	ldr	sl, [r8, #4]
   3033c:	mov	r0, r3
   30340:	str	r3, [sp, #40]	; 0x28
   30344:	ldr	r4, [r8, #8]
   30348:	bl	28098 <__read_chk@plt+0x21c14>
   3034c:	subs	r9, r0, #0
   30350:	beq	30414 <__read_chk@plt+0x29f90>
   30354:	mov	r0, r6
   30358:	add	r1, sp, #36	; 0x24
   3035c:	bl	2e320 <__read_chk@plt+0x27e9c>
   30360:	subs	r2, r0, #0
   30364:	beq	303a0 <__read_chk@plt+0x29f1c>
   30368:	mov	r5, fp
   3036c:	mov	sl, r9
   30370:	mov	fp, r2
   30374:	mov	r0, sl
   30378:	bl	27e40 <__read_chk@plt+0x219bc>
   3037c:	ldr	r0, [sp, #40]	; 0x28
   30380:	bl	55a8 <free@plt>
   30384:	b	302c0 <__read_chk@plt+0x29e3c>
   30388:	ldr	r7, [sp, #20]
   3038c:	mov	r5, fp
   30390:	str	r2, [r8]
   30394:	ldr	r9, [sp, #16]
   30398:	str	r8, [r7]
   3039c:	b	30120 <__read_chk@plt+0x29c9c>
   303a0:	ldr	r2, [r9, #8]
   303a4:	mov	r0, r6
   303a8:	ldr	r1, [r2, #20]
   303ac:	bl	2f684 <__read_chk@plt+0x29200>
   303b0:	subs	r2, r0, #0
   303b4:	bne	30368 <__read_chk@plt+0x29ee4>
   303b8:	ldr	r2, [r9, #8]
   303bc:	mov	r0, r6
   303c0:	ldr	r1, [r2, #16]
   303c4:	bl	2f684 <__read_chk@plt+0x29200>
   303c8:	subs	r2, r0, #0
   303cc:	bne	30368 <__read_chk@plt+0x29ee4>
   303d0:	mov	r0, r6
   303d4:	add	r1, sp, #40	; 0x28
   303d8:	bl	2e644 <__read_chk@plt+0x281c0>
   303dc:	subs	r2, r0, #0
   303e0:	bne	30368 <__read_chk@plt+0x29ee4>
   303e4:	ldr	r2, [r9, #8]
   303e8:	ldr	r0, [r2, #16]
   303ec:	bl	5ff8 <BN_num_bits@plt>
   303f0:	cmp	r0, #0
   303f4:	blt	30404 <__read_chk@plt+0x29f80>
   303f8:	ldr	r2, [sp, #36]	; 0x24
   303fc:	cmp	r0, r2
   30400:	beq	30420 <__read_chk@plt+0x29f9c>
   30404:	mov	r5, fp
   30408:	mov	sl, r9
   3040c:	mvn	fp, #10
   30410:	b	30374 <__read_chk@plt+0x29ef0>
   30414:	mov	r5, fp
   30418:	mvn	fp, #1
   3041c:	b	302c0 <__read_chk@plt+0x29e3c>
   30420:	cmn	sl, r7, lsl #2
   30424:	lsl	r2, r7, #2
   30428:	add	r1, r4, r2
   3042c:	strne	r9, [sl, r7, lsl #2]
   30430:	movne	r9, #0
   30434:	cmp	r1, #0
   30438:	ldrne	r0, [sp, #40]	; 0x28
   3043c:	movne	r1, #0
   30440:	strne	r0, [r4, r2]
   30444:	strne	r1, [sp, #40]	; 0x28
   30448:	mov	r0, r9
   3044c:	bl	27e40 <__read_chk@plt+0x219bc>
   30450:	ldr	r0, [sp, #40]	; 0x28
   30454:	bl	55a8 <free@plt>
   30458:	ldr	r2, [sp, #28]
   3045c:	b	3032c <__read_chk@plt+0x29ea8>
   30460:	ldr	r2, [sp, #28]
   30464:	sub	r2, r2, #1
   30468:	str	r2, [sp, #28]
   3046c:	b	30260 <__read_chk@plt+0x29ddc>
   30470:	mvn	fp, #1
   30474:	b	302c0 <__read_chk@plt+0x29e3c>
   30478:	mvn	r9, #1
   3047c:	b	30120 <__read_chk@plt+0x29c9c>
   30480:	andeq	r0, r9, ip, lsr #16
   30484:	andeq	r0, r0, r8, asr #11
   30488:	ldr	ip, [pc, #396]	; 3061c <__read_chk@plt+0x2a198>
   3048c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30490:	mov	r5, r1
   30494:	ldr	r1, [pc, #388]	; 30620 <__read_chk@plt+0x2a19c>
   30498:	add	ip, pc, ip
   3049c:	mov	r9, r0
   304a0:	ldr	r0, [r5]
   304a4:	mov	sl, r3
   304a8:	sub	sp, sp, #12
   304ac:	ldr	r4, [ip, r1]
   304b0:	cmp	r0, #0
   304b4:	mov	r7, r2
   304b8:	ldr	r8, [sp, #48]	; 0x30
   304bc:	ldr	r3, [r4]
   304c0:	str	r3, [sp, #4]
   304c4:	bne	30600 <__read_chk@plt+0x2a17c>
   304c8:	bl	25d50 <__read_chk@plt+0x1f8cc>
   304cc:	subs	r6, r0, #0
   304d0:	beq	30608 <__read_chk@plt+0x2a184>
   304d4:	mov	r1, #3
   304d8:	bl	2ebdc <__read_chk@plt+0x28758>
   304dc:	subs	fp, r0, #0
   304e0:	beq	30508 <__read_chk@plt+0x2a084>
   304e4:	mov	r0, r6
   304e8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   304ec:	mov	r0, fp
   304f0:	ldr	r2, [sp, #4]
   304f4:	ldr	r3, [r4]
   304f8:	cmp	r2, r3
   304fc:	bne	30610 <__read_chk@plt+0x2a18c>
   30500:	add	sp, sp, #12
   30504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30508:	ldr	r3, [r5, #8]
   3050c:	ldr	r0, [r3, #16]
   30510:	bl	5ff8 <BN_num_bits@plt>
   30514:	mov	r1, r0
   30518:	mov	r0, r6
   3051c:	bl	2eadc <__read_chk@plt+0x28658>
   30520:	subs	fp, r0, #0
   30524:	bne	304e4 <__read_chk@plt+0x2a060>
   30528:	ldr	r3, [r5, #8]
   3052c:	mov	r0, r6
   30530:	ldr	r1, [r3, #20]
   30534:	bl	2f9d8 <__read_chk@plt+0x29554>
   30538:	subs	fp, r0, #0
   3053c:	bne	304e4 <__read_chk@plt+0x2a060>
   30540:	ldr	r3, [r5, #8]
   30544:	mov	r0, r6
   30548:	ldr	r1, [r3, #16]
   3054c:	bl	2f9d8 <__read_chk@plt+0x29554>
   30550:	subs	fp, r0, #0
   30554:	bne	304e4 <__read_chk@plt+0x2a060>
   30558:	mov	r1, r7
   3055c:	mov	r0, r6
   30560:	bl	2f9d8 <__read_chk@plt+0x29554>
   30564:	subs	fp, r0, #0
   30568:	bne	304e4 <__read_chk@plt+0x2a060>
   3056c:	mov	r1, sl
   30570:	mov	r0, r6
   30574:	mov	r2, #16
   30578:	bl	2e828 <__read_chk@plt+0x283a4>
   3057c:	subs	fp, r0, #0
   30580:	bne	304e4 <__read_chk@plt+0x2a060>
   30584:	mov	r0, r6
   30588:	mov	r1, #1
   3058c:	bl	2eadc <__read_chk@plt+0x28658>
   30590:	subs	fp, r0, #0
   30594:	bne	304e4 <__read_chk@plt+0x2a060>
   30598:	mov	r0, r9
   3059c:	mov	r1, r6
   305a0:	mov	r2, r6
   305a4:	bl	2fc24 <__read_chk@plt+0x297a0>
   305a8:	subs	fp, r0, #0
   305ac:	bne	304e4 <__read_chk@plt+0x2a060>
   305b0:	mov	r0, r6
   305b4:	add	r1, sp, #3
   305b8:	bl	2e3cc <__read_chk@plt+0x27f48>
   305bc:	subs	fp, r0, #0
   305c0:	bne	304e4 <__read_chk@plt+0x2a060>
   305c4:	ldrb	r3, [sp, #3]
   305c8:	cmp	r3, #102	; 0x66
   305cc:	cmpne	r3, #5
   305d0:	beq	30614 <__read_chk@plt+0x2a190>
   305d4:	cmp	r3, #30
   305d8:	beq	30614 <__read_chk@plt+0x2a190>
   305dc:	cmp	r3, #4
   305e0:	mvnne	fp, #3
   305e4:	bne	304e4 <__read_chk@plt+0x2a060>
   305e8:	mov	r1, r8
   305ec:	mov	r0, r6
   305f0:	mov	r2, #16
   305f4:	bl	2e1cc <__read_chk@plt+0x27d48>
   305f8:	mov	fp, r0
   305fc:	b	304e4 <__read_chk@plt+0x2a060>
   30600:	mvn	r0, #9
   30604:	b	304f0 <__read_chk@plt+0x2a06c>
   30608:	mvn	r0, #1
   3060c:	b	304f0 <__read_chk@plt+0x2a06c>
   30610:	bl	5d64 <__stack_chk_fail@plt>
   30614:	mvn	fp, #26
   30618:	b	304e4 <__read_chk@plt+0x2a060>
   3061c:	andeq	r0, r9, r4, ror #8
   30620:	andeq	r0, r0, r8, asr #11
   30624:	ldr	ip, [pc, #516]	; 30830 <__read_chk@plt+0x2a3ac>
   30628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3062c:	mov	r8, r2
   30630:	ldr	r2, [pc, #508]	; 30834 <__read_chk@plt+0x2a3b0>
   30634:	add	ip, pc, ip
   30638:	sub	sp, sp, #36	; 0x24
   3063c:	mov	r6, r1
   30640:	mov	r7, r3
   30644:	mov	fp, r0
   30648:	ldr	r2, [ip, r2]
   3064c:	mov	r3, ip
   30650:	ldr	r1, [sp, #76]	; 0x4c
   30654:	mov	r3, #0
   30658:	ldr	sl, [sp, #72]	; 0x48
   3065c:	str	r2, [sp, #4]
   30660:	cmp	r1, #1048576	; 0x100000
   30664:	ldr	r2, [r2]
   30668:	str	r3, [sp, #16]
   3066c:	str	r3, [r8]
   30670:	str	r3, [sp, #20]
   30674:	str	r2, [sp, #28]
   30678:	str	r3, [sp, #24]
   3067c:	str	r3, [r7]
   30680:	ldr	r9, [sp, #80]	; 0x50
   30684:	bhi	30814 <__read_chk@plt+0x2a390>
   30688:	bl	25d50 <__read_chk@plt+0x1f8cc>
   3068c:	subs	r5, r0, #0
   30690:	beq	3081c <__read_chk@plt+0x2a398>
   30694:	mov	r0, r6
   30698:	add	r1, sp, #16
   3069c:	add	r2, sp, #20
   306a0:	bl	2868c <__read_chk@plt+0x22208>
   306a4:	subs	r4, r0, #0
   306a8:	beq	306f0 <__read_chk@plt+0x2a26c>
   306ac:	ldr	r0, [sp, #16]
   306b0:	cmp	r0, #0
   306b4:	beq	306c8 <__read_chk@plt+0x2a244>
   306b8:	ldr	r1, [sp, #20]
   306bc:	bl	7b7fc <__read_chk@plt+0x75378>
   306c0:	ldr	r0, [sp, #16]
   306c4:	bl	55a8 <free@plt>
   306c8:	mov	r0, r5
   306cc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   306d0:	mov	r0, r4
   306d4:	ldr	r1, [sp, #4]
   306d8:	ldr	r2, [sp, #28]
   306dc:	ldr	r3, [r1]
   306e0:	cmp	r2, r3
   306e4:	bne	30824 <__read_chk@plt+0x2a3a0>
   306e8:	add	sp, sp, #36	; 0x24
   306ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   306f0:	cmp	r9, #0
   306f4:	beq	30708 <__read_chk@plt+0x2a284>
   306f8:	ldr	r3, [r6]
   306fc:	cmp	r3, #1
   30700:	movne	r9, r4
   30704:	beq	307d8 <__read_chk@plt+0x2a354>
   30708:	mov	r0, r5
   3070c:	mov	r1, #13
   30710:	bl	2ebdc <__read_chk@plt+0x28758>
   30714:	subs	r4, r0, #0
   30718:	bne	306ac <__read_chk@plt+0x2a228>
   3071c:	mov	r0, r5
   30720:	ldr	r1, [sp, #16]
   30724:	ldr	r2, [sp, #20]
   30728:	bl	2ec40 <__read_chk@plt+0x287bc>
   3072c:	subs	r4, r0, #0
   30730:	bne	306ac <__read_chk@plt+0x2a228>
   30734:	mov	r1, sl
   30738:	ldr	r2, [sp, #76]	; 0x4c
   3073c:	mov	r0, r5
   30740:	bl	2ec40 <__read_chk@plt+0x287bc>
   30744:	subs	r4, r0, #0
   30748:	bne	306ac <__read_chk@plt+0x2a228>
   3074c:	ldr	r2, [sp, #84]	; 0x54
   30750:	mov	r0, r5
   30754:	and	r1, r2, #1
   30758:	orr	r1, r9, r1
   3075c:	bl	2eadc <__read_chk@plt+0x28658>
   30760:	subs	r4, r0, #0
   30764:	bne	306ac <__read_chk@plt+0x2a228>
   30768:	mov	r0, fp
   3076c:	mov	r1, r5
   30770:	mov	r2, r5
   30774:	bl	2fc24 <__read_chk@plt+0x297a0>
   30778:	subs	r4, r0, #0
   3077c:	bne	306ac <__read_chk@plt+0x2a228>
   30780:	mov	r0, r5
   30784:	add	r1, sp, #15
   30788:	bl	2e3cc <__read_chk@plt+0x27f48>
   3078c:	subs	r4, r0, #0
   30790:	bne	306ac <__read_chk@plt+0x2a228>
   30794:	ldrb	r3, [sp, #15]
   30798:	cmp	r3, #102	; 0x66
   3079c:	cmpne	r3, #5
   307a0:	beq	30828 <__read_chk@plt+0x2a3a4>
   307a4:	cmp	r3, #30
   307a8:	beq	30828 <__read_chk@plt+0x2a3a4>
   307ac:	cmp	r3, #14
   307b0:	mvnne	r4, #3
   307b4:	bne	306ac <__read_chk@plt+0x2a228>
   307b8:	mov	r1, r8
   307bc:	mov	r0, r5
   307c0:	add	r2, sp, #24
   307c4:	bl	2e564 <__read_chk@plt+0x280e0>
   307c8:	subs	r4, r0, #0
   307cc:	ldreq	r3, [sp, #24]
   307d0:	streq	r3, [r7]
   307d4:	b	306ac <__read_chk@plt+0x2a228>
   307d8:	ldr	r1, [pc, #88]	; 30838 <__read_chk@plt+0x2a3b4>
   307dc:	mov	r0, r9
   307e0:	add	r1, pc, r1
   307e4:	bl	61d8 <strcmp@plt>
   307e8:	cmp	r0, #0
   307ec:	moveq	r9, #2
   307f0:	beq	30708 <__read_chk@plt+0x2a284>
   307f4:	ldr	r1, [pc, #64]	; 3083c <__read_chk@plt+0x2a3b8>
   307f8:	mov	r0, r9
   307fc:	add	r1, pc, r1
   30800:	bl	61d8 <strcmp@plt>
   30804:	cmp	r0, #0
   30808:	moveq	r9, #4
   3080c:	movne	r9, #0
   30810:	b	30708 <__read_chk@plt+0x2a284>
   30814:	mvn	r0, #9
   30818:	b	306d4 <__read_chk@plt+0x2a250>
   3081c:	mvn	r0, #1
   30820:	b	306d4 <__read_chk@plt+0x2a250>
   30824:	bl	5d64 <__stack_chk_fail@plt>
   30828:	mvn	r4, #26
   3082c:	b	306ac <__read_chk@plt+0x2a228>
   30830:	andeq	r0, r9, r8, asr #5
   30834:	andeq	r0, r0, r8, asr #11
   30838:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   3083c:	andeq	r4, r5, r8, ror #19
   30840:	ldr	ip, [pc, #524]	; 30a54 <__read_chk@plt+0x2a5d0>
   30844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30848:	mov	r7, r3
   3084c:	ldr	r3, [pc, #516]	; 30a58 <__read_chk@plt+0x2a5d4>
   30850:	add	ip, pc, ip
   30854:	sub	sp, sp, #12
   30858:	mov	r8, r0
   3085c:	mov	r5, r1
   30860:	mov	r9, r2
   30864:	ldr	r4, [ip, r3]
   30868:	ldr	r3, [sp, #48]	; 0x30
   3086c:	orrs	r3, r7, r3
   30870:	ldr	r3, [r4]
   30874:	moveq	sl, #0
   30878:	movne	sl, #1
   3087c:	str	r3, [sp, #4]
   30880:	bl	25d50 <__read_chk@plt+0x1f8cc>
   30884:	subs	fp, r0, #0
   30888:	beq	30a40 <__read_chk@plt+0x2a5bc>
   3088c:	ldr	ip, [r5]
   30890:	cmp	ip, #0
   30894:	beq	308ec <__read_chk@plt+0x2a468>
   30898:	blt	308e4 <__read_chk@plt+0x2a460>
   3089c:	cmp	ip, #8
   308a0:	bgt	308e4 <__read_chk@plt+0x2a460>
   308a4:	cmp	sl, #0
   308a8:	moveq	r1, #17
   308ac:	movne	r1, #25
   308b0:	strb	r1, [sp, #3]
   308b4:	bl	2ebdc <__read_chk@plt+0x28758>
   308b8:	subs	r6, r0, #0
   308bc:	beq	30a28 <__read_chk@plt+0x2a5a4>
   308c0:	mov	r0, fp
   308c4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   308c8:	mov	r0, r6
   308cc:	ldr	r2, [sp, #4]
   308d0:	ldr	r3, [r4]
   308d4:	cmp	r2, r3
   308d8:	bne	30a50 <__read_chk@plt+0x2a5cc>
   308dc:	add	sp, sp, #12
   308e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   308e4:	mvn	r6, #9
   308e8:	b	308c0 <__read_chk@plt+0x2a43c>
   308ec:	cmp	sl, #0
   308f0:	moveq	r1, #7
   308f4:	movne	r1, #24
   308f8:	strb	r1, [sp, #3]
   308fc:	bl	2ebdc <__read_chk@plt+0x28758>
   30900:	subs	r6, r0, #0
   30904:	bne	308c0 <__read_chk@plt+0x2a43c>
   30908:	ldr	r5, [r5, #8]
   3090c:	ldr	r0, [r5, #16]
   30910:	bl	5ff8 <BN_num_bits@plt>
   30914:	mov	r1, r0
   30918:	mov	r0, fp
   3091c:	bl	2eadc <__read_chk@plt+0x28658>
   30920:	subs	r6, r0, #0
   30924:	bne	308c0 <__read_chk@plt+0x2a43c>
   30928:	mov	r0, fp
   3092c:	ldr	r1, [r5, #16]
   30930:	bl	2f9d8 <__read_chk@plt+0x29554>
   30934:	subs	r6, r0, #0
   30938:	bne	308c0 <__read_chk@plt+0x2a43c>
   3093c:	mov	r0, fp
   30940:	ldr	r1, [r5, #20]
   30944:	bl	2f9d8 <__read_chk@plt+0x29554>
   30948:	subs	r6, r0, #0
   3094c:	bne	308c0 <__read_chk@plt+0x2a43c>
   30950:	mov	r0, fp
   30954:	ldr	r1, [r5, #24]
   30958:	bl	2f9d8 <__read_chk@plt+0x29554>
   3095c:	subs	r6, r0, #0
   30960:	bne	308c0 <__read_chk@plt+0x2a43c>
   30964:	mov	r0, fp
   30968:	ldr	r1, [r5, #44]	; 0x2c
   3096c:	bl	2f9d8 <__read_chk@plt+0x29554>
   30970:	subs	r6, r0, #0
   30974:	bne	308c0 <__read_chk@plt+0x2a43c>
   30978:	mov	r0, fp
   3097c:	ldr	r1, [r5, #32]
   30980:	bl	2f9d8 <__read_chk@plt+0x29554>
   30984:	subs	r6, r0, #0
   30988:	bne	308c0 <__read_chk@plt+0x2a43c>
   3098c:	ldr	r1, [r5, #28]
   30990:	mov	r0, fp
   30994:	bl	2f9d8 <__read_chk@plt+0x29554>
   30998:	subs	r6, r0, #0
   3099c:	bne	308c0 <__read_chk@plt+0x2a43c>
   309a0:	mov	r1, r9
   309a4:	mov	r0, fp
   309a8:	bl	2ed04 <__read_chk@plt+0x28880>
   309ac:	subs	r6, r0, #0
   309b0:	bne	308c0 <__read_chk@plt+0x2a43c>
   309b4:	cmp	sl, #0
   309b8:	beq	309d4 <__read_chk@plt+0x2a550>
   309bc:	mov	r1, r7
   309c0:	ldr	r2, [sp, #48]	; 0x30
   309c4:	mov	r0, fp
   309c8:	bl	2fdac <__read_chk@plt+0x29928>
   309cc:	subs	r6, r0, #0
   309d0:	bne	308c0 <__read_chk@plt+0x2a43c>
   309d4:	mov	r0, r8
   309d8:	mov	r1, fp
   309dc:	mov	r2, fp
   309e0:	bl	2fc24 <__read_chk@plt+0x297a0>
   309e4:	subs	r6, r0, #0
   309e8:	bne	308c0 <__read_chk@plt+0x2a43c>
   309ec:	mov	r0, fp
   309f0:	add	r1, sp, #3
   309f4:	bl	2e3cc <__read_chk@plt+0x27f48>
   309f8:	subs	r6, r0, #0
   309fc:	bne	308c0 <__read_chk@plt+0x2a43c>
   30a00:	ldrb	r3, [sp, #3]
   30a04:	cmp	r3, #102	; 0x66
   30a08:	cmpne	r3, #5
   30a0c:	beq	30a48 <__read_chk@plt+0x2a5c4>
   30a10:	cmp	r3, #30
   30a14:	beq	30a48 <__read_chk@plt+0x2a5c4>
   30a18:	cmp	r3, #6
   30a1c:	moveq	r6, #0
   30a20:	mvnne	r6, #3
   30a24:	b	308c0 <__read_chk@plt+0x2a43c>
   30a28:	mov	r0, r5
   30a2c:	mov	r1, fp
   30a30:	bl	2aa28 <__read_chk@plt+0x245a4>
   30a34:	subs	r6, r0, #0
   30a38:	bne	308c0 <__read_chk@plt+0x2a43c>
   30a3c:	b	309a0 <__read_chk@plt+0x2a51c>
   30a40:	mvn	r0, #1
   30a44:	b	308cc <__read_chk@plt+0x2a448>
   30a48:	mvn	r6, #26
   30a4c:	b	308c0 <__read_chk@plt+0x2a43c>
   30a50:	bl	5d64 <__stack_chk_fail@plt>
   30a54:	andeq	r0, r9, ip, lsr #1
   30a58:	andeq	r0, r0, r8, asr #11
   30a5c:	ldr	r3, [pc, #408]	; 30bfc <__read_chk@plt+0x2a778>
   30a60:	ldr	r2, [pc, #408]	; 30c00 <__read_chk@plt+0x2a77c>
   30a64:	add	r3, pc, r3
   30a68:	push	{r4, r5, r6, r7, r8, lr}
   30a6c:	sub	sp, sp, #16
   30a70:	ldr	r4, [r3, r2]
   30a74:	mov	r8, r0
   30a78:	mov	r5, r1
   30a7c:	mov	r1, #0
   30a80:	str	r1, [sp, #4]
   30a84:	ldr	r3, [r4]
   30a88:	str	r3, [sp, #12]
   30a8c:	bl	25d50 <__read_chk@plt+0x1f8cc>
   30a90:	subs	r6, r0, #0
   30a94:	beq	30be8 <__read_chk@plt+0x2a764>
   30a98:	ldr	r3, [r5]
   30a9c:	cmp	r3, #0
   30aa0:	beq	30b08 <__read_chk@plt+0x2a684>
   30aa4:	cmp	r3, #10
   30aa8:	mvneq	r7, #9
   30aac:	beq	30ac8 <__read_chk@plt+0x2a644>
   30ab0:	mov	r0, r5
   30ab4:	add	r1, sp, #4
   30ab8:	add	r2, sp, #8
   30abc:	bl	2868c <__read_chk@plt+0x22208>
   30ac0:	subs	r7, r0, #0
   30ac4:	beq	30b6c <__read_chk@plt+0x2a6e8>
   30ac8:	ldr	r0, [sp, #4]
   30acc:	cmp	r0, #0
   30ad0:	beq	30ae4 <__read_chk@plt+0x2a660>
   30ad4:	ldr	r1, [sp, #8]
   30ad8:	bl	7b7fc <__read_chk@plt+0x75378>
   30adc:	ldr	r0, [sp, #4]
   30ae0:	bl	55a8 <free@plt>
   30ae4:	mov	r0, r6
   30ae8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   30aec:	mov	r0, r7
   30af0:	ldr	r2, [sp, #12]
   30af4:	ldr	r3, [r4]
   30af8:	cmp	r2, r3
   30afc:	bne	30bf8 <__read_chk@plt+0x2a774>
   30b00:	add	sp, sp, #16
   30b04:	pop	{r4, r5, r6, r7, r8, pc}
   30b08:	mov	r1, #8
   30b0c:	bl	2ebdc <__read_chk@plt+0x28758>
   30b10:	subs	r7, r0, #0
   30b14:	bne	30ac8 <__read_chk@plt+0x2a644>
   30b18:	ldr	r3, [r5, #8]
   30b1c:	ldr	r0, [r3, #16]
   30b20:	bl	5ff8 <BN_num_bits@plt>
   30b24:	mov	r1, r0
   30b28:	mov	r0, r6
   30b2c:	bl	2eadc <__read_chk@plt+0x28658>
   30b30:	subs	r7, r0, #0
   30b34:	bne	30ac8 <__read_chk@plt+0x2a644>
   30b38:	ldr	r3, [r5, #8]
   30b3c:	mov	r0, r6
   30b40:	ldr	r1, [r3, #20]
   30b44:	bl	2f9d8 <__read_chk@plt+0x29554>
   30b48:	subs	r7, r0, #0
   30b4c:	bne	30ac8 <__read_chk@plt+0x2a644>
   30b50:	ldr	r3, [r5, #8]
   30b54:	mov	r0, r6
   30b58:	ldr	r1, [r3, #16]
   30b5c:	bl	2f9d8 <__read_chk@plt+0x29554>
   30b60:	subs	r7, r0, #0
   30b64:	bne	30ac8 <__read_chk@plt+0x2a644>
   30b68:	b	30b94 <__read_chk@plt+0x2a710>
   30b6c:	mov	r0, r6
   30b70:	mov	r1, #18
   30b74:	bl	2ebdc <__read_chk@plt+0x28758>
   30b78:	subs	r7, r0, #0
   30b7c:	bne	30ac8 <__read_chk@plt+0x2a644>
   30b80:	mov	r0, r6
   30b84:	ldmib	sp, {r1, r2}
   30b88:	bl	2ec40 <__read_chk@plt+0x287bc>
   30b8c:	subs	r7, r0, #0
   30b90:	bne	30ac8 <__read_chk@plt+0x2a644>
   30b94:	mov	r0, r8
   30b98:	mov	r1, r6
   30b9c:	mov	r2, r6
   30ba0:	bl	2fc24 <__read_chk@plt+0x297a0>
   30ba4:	subs	r7, r0, #0
   30ba8:	bne	30ac8 <__read_chk@plt+0x2a644>
   30bac:	mov	r0, r6
   30bb0:	add	r1, sp, #3
   30bb4:	bl	2e3cc <__read_chk@plt+0x27f48>
   30bb8:	subs	r7, r0, #0
   30bbc:	bne	30ac8 <__read_chk@plt+0x2a644>
   30bc0:	ldrb	r3, [sp, #3]
   30bc4:	cmp	r3, #102	; 0x66
   30bc8:	cmpne	r3, #5
   30bcc:	beq	30bf0 <__read_chk@plt+0x2a76c>
   30bd0:	cmp	r3, #30
   30bd4:	beq	30bf0 <__read_chk@plt+0x2a76c>
   30bd8:	cmp	r3, #6
   30bdc:	moveq	r7, #0
   30be0:	mvnne	r7, #3
   30be4:	b	30ac8 <__read_chk@plt+0x2a644>
   30be8:	mvn	r0, #1
   30bec:	b	30af0 <__read_chk@plt+0x2a66c>
   30bf0:	mvn	r7, #26
   30bf4:	b	30ac8 <__read_chk@plt+0x2a644>
   30bf8:	bl	5d64 <__stack_chk_fail@plt>
   30bfc:	muleq	r8, r8, lr
   30c00:	andeq	r0, r0, r8, asr #11
   30c04:	ldr	ip, [pc, #328]	; 30d54 <__read_chk@plt+0x2a8d0>
   30c08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30c0c:	mov	sl, r0
   30c10:	ldr	r0, [pc, #320]	; 30d58 <__read_chk@plt+0x2a8d4>
   30c14:	sub	sp, sp, #12
   30c18:	add	ip, pc, ip
   30c1c:	mov	r9, r3
   30c20:	ldr	r7, [sp, #48]	; 0x30
   30c24:	mov	r8, r2
   30c28:	ldr	r4, [ip, r0]
   30c2c:	ldr	r3, [sp, #52]	; 0x34
   30c30:	orrs	r3, r7, r3
   30c34:	ldr	r3, [r4]
   30c38:	moveq	fp, #0
   30c3c:	movne	fp, #1
   30c40:	cmp	r1, #0
   30c44:	str	r3, [sp, #4]
   30c48:	moveq	r3, #21
   30c4c:	strbeq	r3, [sp, #3]
   30c50:	beq	30c64 <__read_chk@plt+0x2a7e0>
   30c54:	cmp	fp, #0
   30c58:	moveq	r3, #20
   30c5c:	movne	r3, #26
   30c60:	strb	r3, [sp, #3]
   30c64:	bl	25d50 <__read_chk@plt+0x1f8cc>
   30c68:	subs	r5, r0, #0
   30c6c:	beq	30d40 <__read_chk@plt+0x2a8bc>
   30c70:	ldrb	r1, [sp, #3]
   30c74:	bl	2ebdc <__read_chk@plt+0x28758>
   30c78:	subs	r6, r0, #0
   30c7c:	beq	30ca4 <__read_chk@plt+0x2a820>
   30c80:	mov	r0, r5
   30c84:	bl	25fe8 <__read_chk@plt+0x1fb64>
   30c88:	mov	r0, r6
   30c8c:	ldr	r2, [sp, #4]
   30c90:	ldr	r3, [r4]
   30c94:	cmp	r2, r3
   30c98:	bne	30d50 <__read_chk@plt+0x2a8cc>
   30c9c:	add	sp, sp, #12
   30ca0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30ca4:	mov	r1, r8
   30ca8:	mov	r0, r5
   30cac:	bl	2ed04 <__read_chk@plt+0x28880>
   30cb0:	subs	r6, r0, #0
   30cb4:	bne	30c80 <__read_chk@plt+0x2a7fc>
   30cb8:	mov	r1, r9
   30cbc:	mov	r0, r5
   30cc0:	bl	2ed04 <__read_chk@plt+0x28880>
   30cc4:	subs	r6, r0, #0
   30cc8:	bne	30c80 <__read_chk@plt+0x2a7fc>
   30ccc:	cmp	fp, #0
   30cd0:	beq	30cec <__read_chk@plt+0x2a868>
   30cd4:	mov	r1, r7
   30cd8:	ldr	r2, [sp, #52]	; 0x34
   30cdc:	mov	r0, r5
   30ce0:	bl	2fdac <__read_chk@plt+0x29928>
   30ce4:	subs	r6, r0, #0
   30ce8:	bne	30c80 <__read_chk@plt+0x2a7fc>
   30cec:	mov	r0, sl
   30cf0:	mov	r1, r5
   30cf4:	mov	r2, r5
   30cf8:	bl	2fc24 <__read_chk@plt+0x297a0>
   30cfc:	subs	r6, r0, #0
   30d00:	bne	30c80 <__read_chk@plt+0x2a7fc>
   30d04:	mov	r0, r5
   30d08:	add	r1, sp, #3
   30d0c:	bl	2e3cc <__read_chk@plt+0x27f48>
   30d10:	subs	r6, r0, #0
   30d14:	bne	30c80 <__read_chk@plt+0x2a7fc>
   30d18:	ldrb	r3, [sp, #3]
   30d1c:	cmp	r3, #102	; 0x66
   30d20:	cmpne	r3, #5
   30d24:	beq	30d48 <__read_chk@plt+0x2a8c4>
   30d28:	cmp	r3, #30
   30d2c:	beq	30d48 <__read_chk@plt+0x2a8c4>
   30d30:	cmp	r3, #6
   30d34:	moveq	r6, #0
   30d38:	mvnne	r6, #3
   30d3c:	b	30c80 <__read_chk@plt+0x2a7fc>
   30d40:	mvn	r0, #1
   30d44:	b	30c8c <__read_chk@plt+0x2a808>
   30d48:	mvn	r6, #26
   30d4c:	b	30c80 <__read_chk@plt+0x2a7fc>
   30d50:	bl	5d64 <__stack_chk_fail@plt>
   30d54:	andeq	pc, r8, r4, ror #25
   30d58:	andeq	r0, r0, r8, asr #11
   30d5c:	ldr	r3, [pc, #212]	; 30e38 <__read_chk@plt+0x2a9b4>
   30d60:	cmp	r1, #1
   30d64:	ldr	r2, [pc, #208]	; 30e3c <__read_chk@plt+0x2a9b8>
   30d68:	add	r3, pc, r3
   30d6c:	movne	r1, #19
   30d70:	push	{r4, r5, r6, r7, lr}
   30d74:	sub	sp, sp, #12
   30d78:	ldr	r4, [r3, r2]
   30d7c:	moveq	r1, #9
   30d80:	mov	r7, r0
   30d84:	strb	r1, [sp, #3]
   30d88:	ldr	r3, [r4]
   30d8c:	str	r3, [sp, #4]
   30d90:	bl	25d50 <__read_chk@plt+0x1f8cc>
   30d94:	subs	r5, r0, #0
   30d98:	beq	30e2c <__read_chk@plt+0x2a9a8>
   30d9c:	ldrb	r1, [sp, #3]
   30da0:	bl	2ebdc <__read_chk@plt+0x28758>
   30da4:	subs	r6, r0, #0
   30da8:	beq	30dd0 <__read_chk@plt+0x2a94c>
   30dac:	mov	r0, r5
   30db0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   30db4:	mov	r0, r6
   30db8:	ldr	r2, [sp, #4]
   30dbc:	ldr	r3, [r4]
   30dc0:	cmp	r2, r3
   30dc4:	bne	30e34 <__read_chk@plt+0x2a9b0>
   30dc8:	add	sp, sp, #12
   30dcc:	pop	{r4, r5, r6, r7, pc}
   30dd0:	mov	r0, r7
   30dd4:	mov	r1, r5
   30dd8:	mov	r2, r5
   30ddc:	bl	2fc24 <__read_chk@plt+0x297a0>
   30de0:	subs	r6, r0, #0
   30de4:	bne	30dac <__read_chk@plt+0x2a928>
   30de8:	mov	r0, r5
   30dec:	add	r1, sp, #3
   30df0:	bl	2e3cc <__read_chk@plt+0x27f48>
   30df4:	subs	r6, r0, #0
   30df8:	bne	30dac <__read_chk@plt+0x2a928>
   30dfc:	ldrb	r3, [sp, #3]
   30e00:	cmp	r3, #102	; 0x66
   30e04:	cmpne	r3, #5
   30e08:	beq	30e24 <__read_chk@plt+0x2a9a0>
   30e0c:	cmp	r3, #30
   30e10:	beq	30e24 <__read_chk@plt+0x2a9a0>
   30e14:	cmp	r3, #6
   30e18:	moveq	r6, #0
   30e1c:	mvnne	r6, #3
   30e20:	b	30dac <__read_chk@plt+0x2a928>
   30e24:	mvn	r6, #26
   30e28:	b	30dac <__read_chk@plt+0x2a928>
   30e2c:	mvn	r0, #1
   30e30:	b	30db8 <__read_chk@plt+0x2a934>
   30e34:	bl	5d64 <__stack_chk_fail@plt>
   30e38:	muleq	r8, r4, fp
   30e3c:	andeq	r0, r0, r8, asr #11
   30e40:	ldr	ip, [pc, #620]	; 310b4 <__read_chk@plt+0x2ac30>
   30e44:	cmp	r2, #0
   30e48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30e4c:	sub	sp, sp, #16384	; 0x4000
   30e50:	ldr	lr, [pc, #608]	; 310b8 <__read_chk@plt+0x2ac34>
   30e54:	sub	sp, sp, #52	; 0x34
   30e58:	add	ip, pc, ip
   30e5c:	movw	r3, #49144	; 0xbff8
   30e60:	str	r2, [sp, #28]
   30e64:	movt	r3, #65535	; 0xffff
   30e68:	str	r0, [sp, #20]
   30e6c:	mov	r2, ip
   30e70:	ldr	lr, [ip, lr]
   30e74:	add	r2, sp, #16384	; 0x4000
   30e78:	add	r2, r2, #48	; 0x30
   30e7c:	mov	r5, r1
   30e80:	mov	r1, #0
   30e84:	mov	r0, r5
   30e88:	str	r1, [r2, r3]
   30e8c:	add	r2, sp, #16384	; 0x4000
   30e90:	ldr	r3, [lr]
   30e94:	str	lr, [sp, #24]
   30e98:	str	r3, [r2, #44]	; 0x2c
   30e9c:	ldrne	r3, [sp, #28]
   30ea0:	strne	r1, [r3]
   30ea4:	ldr	r1, [pc, #528]	; 310bc <__read_chk@plt+0x2ac38>
   30ea8:	add	r1, pc, r1
   30eac:	bl	628c <fopen64@plt>
   30eb0:	subs	r6, r0, #0
   30eb4:	beq	310a8 <__read_chk@plt+0x2ac24>
   30eb8:	movw	fp, #49140	; 0xbff4
   30ebc:	movw	r7, #49148	; 0xbffc
   30ec0:	ldr	r1, [pc, #504]	; 310c0 <__read_chk@plt+0x2ac3c>
   30ec4:	movt	fp, #65535	; 0xffff
   30ec8:	ldr	r2, [pc, #500]	; 310c4 <__read_chk@plt+0x2ac40>
   30ecc:	movt	r7, #65535	; 0xffff
   30ed0:	add	r9, sp, #48	; 0x30
   30ed4:	add	r4, sp, #44	; 0x2c
   30ed8:	add	r8, sp, #40	; 0x28
   30edc:	add	r1, pc, r1
   30ee0:	add	r2, pc, r2
   30ee4:	str	r1, [sp, #12]
   30ee8:	str	r2, [sp, #16]
   30eec:	str	r8, [sp]
   30ef0:	mov	r0, r6
   30ef4:	mov	r1, r5
   30ef8:	mov	r2, r4
   30efc:	mov	r3, #16384	; 0x4000
   30f00:	bl	4d528 <__read_chk@plt+0x470a4>
   30f04:	cmn	r0, #1
   30f08:	beq	31078 <__read_chk@plt+0x2abf4>
   30f0c:	add	r3, sp, #16384	; 0x4000
   30f10:	add	r1, sp, #16384	; 0x4000
   30f14:	add	r3, r3, #48	; 0x30
   30f18:	add	r1, r1, #48	; 0x30
   30f1c:	ldrb	r3, [r3, r7]
   30f20:	str	r4, [r1, fp]
   30f24:	uxtb	sl, r3
   30f28:	cmp	sl, #10
   30f2c:	beq	30eec <__read_chk@plt+0x2aa68>
   30f30:	cmp	sl, #35	; 0x23
   30f34:	beq	30eec <__read_chk@plt+0x2aa68>
   30f38:	cmp	sl, #0
   30f3c:	beq	30eec <__read_chk@plt+0x2aa68>
   30f40:	mov	r0, r4
   30f44:	ldr	r1, [sp, #12]
   30f48:	mov	r2, #10
   30f4c:	bl	5680 <strncmp@plt>
   30f50:	cmp	r0, #0
   30f54:	beq	31078 <__read_chk@plt+0x2abf4>
   30f58:	mov	r0, r4
   30f5c:	ldr	r1, [sp, #16]
   30f60:	bl	61d8 <strcmp@plt>
   30f64:	cmp	r0, #0
   30f68:	beq	31078 <__read_chk@plt+0x2abf4>
   30f6c:	cmp	sl, #9
   30f70:	cmpne	sl, #32
   30f74:	bne	30fa0 <__read_chk@plt+0x2ab1c>
   30f78:	sub	ip, r9, #3
   30f7c:	add	r2, sp, #16384	; 0x4000
   30f80:	add	r2, r2, #48	; 0x30
   30f84:	str	ip, [r2, fp]
   30f88:	ldrb	r3, [ip], #1
   30f8c:	cmp	r3, #0
   30f90:	beq	30eec <__read_chk@plt+0x2aa68>
   30f94:	cmp	r3, #32
   30f98:	cmpne	r3, #9
   30f9c:	beq	30f7c <__read_chk@plt+0x2aaf8>
   30fa0:	ldr	r0, [sp, #20]
   30fa4:	sub	r1, r9, #12
   30fa8:	bl	2be88 <__read_chk@plt+0x25a04>
   30fac:	cmp	r0, #0
   30fb0:	bne	30eec <__read_chk@plt+0x2aa68>
   30fb4:	add	r1, sp, #16384	; 0x4000
   30fb8:	movw	r2, #49140	; 0xbff4
   30fbc:	add	r1, r1, #48	; 0x30
   30fc0:	movt	r2, #65535	; 0xffff
   30fc4:	mov	r3, r0
   30fc8:	ldr	r0, [r1, r2]
   30fcc:	ldrb	r2, [r0]
   30fd0:	cmp	r2, #0
   30fd4:	beq	31010 <__read_chk@plt+0x2ab8c>
   30fd8:	cmp	r2, #13
   30fdc:	beq	31010 <__read_chk@plt+0x2ab8c>
   30fe0:	cmp	r2, #10
   30fe4:	beq	31010 <__read_chk@plt+0x2ab8c>
   30fe8:	add	r1, r0, #1
   30fec:	b	31000 <__read_chk@plt+0x2ab7c>
   30ff0:	cmp	r2, #13
   30ff4:	beq	31010 <__read_chk@plt+0x2ab8c>
   30ff8:	cmp	r2, #10
   30ffc:	beq	31010 <__read_chk@plt+0x2ab8c>
   31000:	mov	r0, r1
   31004:	ldrb	r2, [r1], #1
   31008:	cmp	r2, #0
   3100c:	bne	30ff0 <__read_chk@plt+0x2ab6c>
   31010:	ldr	r2, [sp, #28]
   31014:	cmp	r2, #0
   31018:	mov	r2, #0
   3101c:	strb	r2, [r0]
   31020:	beq	31060 <__read_chk@plt+0x2abdc>
   31024:	add	r1, sp, #16384	; 0x4000
   31028:	movw	r3, #49140	; 0xbff4
   3102c:	add	r1, r1, #48	; 0x30
   31030:	movt	r3, #65535	; 0xffff
   31034:	ldr	r3, [r1, r3]
   31038:	ldrb	r0, [r3]
   3103c:	cmp	r0, r2
   31040:	movne	r0, r3
   31044:	moveq	r0, r5
   31048:	bl	5a10 <__strdup@plt>
   3104c:	ldr	r2, [sp, #28]
   31050:	cmp	r0, #0
   31054:	str	r0, [r2]
   31058:	movne	r3, #0
   3105c:	mvneq	r3, #1
   31060:	mov	r0, r6
   31064:	str	r3, [sp, #8]
   31068:	bl	6100 <fclose@plt>
   3106c:	ldr	r3, [sp, #8]
   31070:	mov	r0, r3
   31074:	b	31084 <__read_chk@plt+0x2ac00>
   31078:	mov	r0, r6
   3107c:	bl	6100 <fclose@plt>
   31080:	mvn	r0, #3
   31084:	ldr	r1, [sp, #24]
   31088:	add	r3, sp, #16384	; 0x4000
   3108c:	ldr	r2, [r3, #44]	; 0x2c
   31090:	ldr	r3, [r1]
   31094:	cmp	r2, r3
   31098:	bne	310b0 <__read_chk@plt+0x2ac2c>
   3109c:	add	sp, sp, #16384	; 0x4000
   310a0:	add	sp, sp, #52	; 0x34
   310a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   310a8:	mvn	r0, #23
   310ac:	b	31084 <__read_chk@plt+0x2ac00>
   310b0:	bl	5d64 <__stack_chk_fail@plt>
   310b4:	andeq	pc, r8, r4, lsr #21
   310b8:	andeq	r0, r0, r8, asr #11
   310bc:	andeq	r6, r5, r0, lsl r9
   310c0:	andeq	r6, r5, ip, lsl pc
   310c4:	andeq	r6, r5, r4, lsr #30
   310c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   310cc:	sub	sp, sp, #20
   310d0:	mov	r6, r0
   310d4:	mov	r9, r1
   310d8:	mov	r8, r2
   310dc:	mov	r7, r3
   310e0:	bl	25d50 <__read_chk@plt+0x1f8cc>
   310e4:	ldr	r5, [pc, #228]	; 311d0 <__read_chk@plt+0x2ad4c>
   310e8:	add	r5, pc, r5
   310ec:	subs	r4, r0, #0
   310f0:	beq	311c8 <__read_chk@plt+0x2ad44>
   310f4:	ldr	r3, [sp, #48]	; 0x30
   310f8:	mov	r0, r6
   310fc:	mov	r2, r8
   31100:	mov	r1, r4
   31104:	str	r3, [sp]
   31108:	ldr	r3, [sp, #52]	; 0x34
   3110c:	str	r3, [sp, #4]
   31110:	ldr	r3, [sp, #56]	; 0x38
   31114:	str	r3, [sp, #8]
   31118:	mov	r3, r7
   3111c:	bl	2d784 <__read_chk@plt+0x27300>
   31120:	subs	r6, r0, #0
   31124:	beq	3113c <__read_chk@plt+0x2acb8>
   31128:	mov	r0, r4
   3112c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   31130:	mov	r0, r6
   31134:	add	sp, sp, #20
   31138:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3113c:	mov	r0, r9
   31140:	movw	r1, #577	; 0x241
   31144:	mov	r2, #384	; 0x180
   31148:	bl	5c44 <open64@plt>
   3114c:	subs	r7, r0, #0
   31150:	blt	311c0 <__read_chk@plt+0x2ad3c>
   31154:	mov	r0, r4
   31158:	bl	26778 <__read_chk@plt+0x202f4>
   3115c:	mov	r8, r0
   31160:	mov	r0, r4
   31164:	bl	265d8 <__read_chk@plt+0x20154>
   31168:	ldr	ip, [pc, #100]	; 311d4 <__read_chk@plt+0x2ad50>
   3116c:	mov	r2, r8
   31170:	mov	r1, r7
   31174:	mov	r3, r0
   31178:	ldr	r0, [r5, ip]
   3117c:	bl	4a118 <__read_chk@plt+0x43c94>
   31180:	mov	r5, r0
   31184:	mov	r0, r4
   31188:	bl	265d8 <__read_chk@plt+0x20154>
   3118c:	cmp	r5, r0
   31190:	bne	311a0 <__read_chk@plt+0x2ad1c>
   31194:	mov	r0, r7
   31198:	bl	5a1c <close@plt>
   3119c:	b	31128 <__read_chk@plt+0x2aca4>
   311a0:	bl	6214 <__errno_location@plt>
   311a4:	ldr	r6, [r0]
   311a8:	mov	r5, r0
   311ac:	mov	r0, r7
   311b0:	bl	5a1c <close@plt>
   311b4:	mov	r0, r9
   311b8:	bl	5b3c <unlink@plt>
   311bc:	str	r6, [r5]
   311c0:	mvn	r6, #23
   311c4:	b	31128 <__read_chk@plt+0x2aca4>
   311c8:	mvn	r0, #1
   311cc:	b	31134 <__read_chk@plt+0x2acb0>
   311d0:	andeq	pc, r8, r4, lsl r8	; <UNPREDICTABLE>
   311d4:			; <UNDEFINED> instruction: 0x000006b0
   311d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   311dc:	sub	sp, sp, #1136	; 0x470
   311e0:	ldr	r6, [pc, #476]	; 313c4 <__read_chk@plt+0x2af40>
   311e4:	mov	r5, r0
   311e8:	ldr	r3, [pc, #472]	; 313c8 <__read_chk@plt+0x2af44>
   311ec:	mov	r4, r1
   311f0:	add	r6, pc, r6
   311f4:	mov	r0, #3
   311f8:	mov	r1, r5
   311fc:	mov	r2, sp
   31200:	ldr	r7, [r6, r3]
   31204:	ldr	r3, [r7]
   31208:	str	r3, [sp, #1132]	; 0x46c
   3120c:	bl	595c <__fxstat64@plt>
   31210:	cmp	r0, #0
   31214:	blt	313b8 <__read_chk@plt+0x2af34>
   31218:	ldr	ip, [sp, #16]
   3121c:	tst	ip, #61440	; 0xf000
   31220:	bne	31248 <__read_chk@plt+0x2adc4>
   31224:	add	r8, sp, #1136	; 0x470
   31228:	movw	r3, #64448	; 0xfbc0
   3122c:	movt	r3, #65535	; 0xffff
   31230:	mov	r0, #1048576	; 0x100000
   31234:	mov	r1, #0
   31238:	ldrd	r2, [r3, r8]
   3123c:	cmp	r0, r2
   31240:	sbcs	r8, r1, r3
   31244:	blt	31380 <__read_chk@plt+0x2aefc>
   31248:	tst	ip, #32768	; 0x8000
   3124c:	beq	31298 <__read_chk@plt+0x2ae14>
   31250:	movw	r3, #64448	; 0xfbc0
   31254:	add	lr, sp, #1136	; 0x470
   31258:	movt	r3, #65535	; 0xffff
   3125c:	ldrd	r2, [r3, lr]
   31260:	cmp	r2, #1
   31264:	sbcs	r1, r3, #0
   31268:	blt	31298 <__read_chk@plt+0x2ae14>
   3126c:	mov	r1, r2
   31270:	mov	r0, r4
   31274:	bl	26a10 <__read_chk@plt+0x2058c>
   31278:	cmp	r0, #0
   3127c:	beq	312d8 <__read_chk@plt+0x2ae54>
   31280:	ldr	r2, [sp, #1132]	; 0x46c
   31284:	ldr	r3, [r7]
   31288:	cmp	r2, r3
   3128c:	bne	313c0 <__read_chk@plt+0x2af3c>
   31290:	add	sp, sp, #1136	; 0x470
   31294:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31298:	movw	ip, #64448	; 0xfbc0
   3129c:	add	r8, sp, #1136	; 0x470
   312a0:	movt	ip, #65535	; 0xffff
   312a4:	mov	r0, r4
   312a8:	mov	r1, #65536	; 0x10000
   312ac:	mov	r2, #65536	; 0x10000
   312b0:	mov	r3, #0
   312b4:	strd	r2, [r8, ip]
   312b8:	bl	26a10 <__read_chk@plt+0x2058c>
   312bc:	cmp	r0, #0
   312c0:	bne	31280 <__read_chk@plt+0x2adfc>
   312c4:	mov	r0, r4
   312c8:	ldr	r1, [sp, #48]	; 0x30
   312cc:	bl	26458 <__read_chk@plt+0x1ffd4>
   312d0:	cmp	r0, #0
   312d4:	bne	31280 <__read_chk@plt+0x2adfc>
   312d8:	ldr	r3, [pc, #236]	; 313cc <__read_chk@plt+0x2af48>
   312dc:	add	sl, sp, #108	; 0x6c
   312e0:	ldr	r8, [r6, r3]
   312e4:	b	3130c <__read_chk@plt+0x2ae88>
   312e8:	mov	r0, r4
   312ec:	mov	r1, sl
   312f0:	bl	2e828 <__read_chk@plt+0x283a4>
   312f4:	subs	r6, r0, #0
   312f8:	bne	3133c <__read_chk@plt+0x2aeb8>
   312fc:	mov	r0, r4
   31300:	bl	265d8 <__read_chk@plt+0x20154>
   31304:	cmp	r0, #1048576	; 0x100000
   31308:	bhi	31358 <__read_chk@plt+0x2aed4>
   3130c:	mov	r2, sl
   31310:	mov	r0, r8
   31314:	mov	r1, r5
   31318:	mov	r3, #1024	; 0x400
   3131c:	bl	4a118 <__read_chk@plt+0x43c94>
   31320:	subs	r2, r0, #0
   31324:	bne	312e8 <__read_chk@plt+0x2ae64>
   31328:	bl	6214 <__errno_location@plt>
   3132c:	ldr	r3, [r0]
   31330:	cmp	r3, #32
   31334:	mvnne	r6, #23
   31338:	beq	31360 <__read_chk@plt+0x2aedc>
   3133c:	mov	r0, sl
   31340:	mov	r1, #1024	; 0x400
   31344:	bl	7b7fc <__read_chk@plt+0x75378>
   31348:	mov	r0, r4
   3134c:	bl	2634c <__read_chk@plt+0x1fec8>
   31350:	mov	r0, r6
   31354:	b	31280 <__read_chk@plt+0x2adfc>
   31358:	mvn	r6, #3
   3135c:	b	3133c <__read_chk@plt+0x2aeb8>
   31360:	ldr	r3, [sp, #16]
   31364:	tst	r3, #61440	; 0xf000
   31368:	beq	31388 <__read_chk@plt+0x2af04>
   3136c:	mov	r0, sl
   31370:	mov	r1, #1024	; 0x400
   31374:	bl	7b7fc <__read_chk@plt+0x75378>
   31378:	mov	r0, #0
   3137c:	b	31280 <__read_chk@plt+0x2adfc>
   31380:	mvn	r0, #3
   31384:	b	31280 <__read_chk@plt+0x2adfc>
   31388:	add	lr, sp, #1136	; 0x470
   3138c:	movw	r3, #64448	; 0xfbc0
   31390:	movt	r3, #65535	; 0xffff
   31394:	mov	r0, r4
   31398:	ldrd	r8, [lr, r3]
   3139c:	bl	265d8 <__read_chk@plt+0x20154>
   313a0:	mov	r1, #0
   313a4:	cmp	r9, r1
   313a8:	cmpeq	r8, r0
   313ac:	mvnne	r6, #40	; 0x28
   313b0:	bne	3133c <__read_chk@plt+0x2aeb8>
   313b4:	b	3136c <__read_chk@plt+0x2aee8>
   313b8:	mvn	r0, #23
   313bc:	b	31280 <__read_chk@plt+0x2adfc>
   313c0:	bl	5d64 <__stack_chk_fail@plt>
   313c4:	andeq	pc, r8, ip, lsl #14
   313c8:	andeq	r0, r0, r8, asr #11
   313cc:	andeq	r0, r0, r0, lsr #12
   313d0:	ldr	r3, [pc, #276]	; 314ec <__read_chk@plt+0x2b068>
   313d4:	ldr	ip, [pc, #276]	; 314f0 <__read_chk@plt+0x2b06c>
   313d8:	add	r3, pc, r3
   313dc:	push	{r4, r5, r6, lr}
   313e0:	sub	sp, sp, #112	; 0x70
   313e4:	ldr	r4, [r3, ip]
   313e8:	mov	lr, r0
   313ec:	mov	r5, r1
   313f0:	mov	r0, #3
   313f4:	mov	r1, lr
   313f8:	mov	r2, sp
   313fc:	ldr	r3, [r4]
   31400:	str	r3, [sp, #108]	; 0x6c
   31404:	bl	595c <__fxstat64@plt>
   31408:	cmp	r0, #0
   3140c:	blt	314e0 <__read_chk@plt+0x2b05c>
   31410:	ldr	r3, [sp, #16]
   31414:	tst	r3, #32
   31418:	bne	314b0 <__read_chk@plt+0x2b02c>
   3141c:	ldr	r6, [sp, #24]
   31420:	bl	5f38 <getuid@plt>
   31424:	cmp	r6, r0
   31428:	movne	r0, #0
   3142c:	beq	31448 <__read_chk@plt+0x2afc4>
   31430:	ldr	r2, [sp, #108]	; 0x6c
   31434:	ldr	r3, [r4]
   31438:	cmp	r2, r3
   3143c:	bne	314e8 <__read_chk@plt+0x2b064>
   31440:	add	sp, sp, #112	; 0x70
   31444:	pop	{r4, r5, r6, pc}
   31448:	ldr	r0, [sp, #16]
   3144c:	ands	r0, r0, #63	; 0x3f
   31450:	beq	31430 <__read_chk@plt+0x2afac>
   31454:	ldr	r6, [pc, #152]	; 314f4 <__read_chk@plt+0x2b070>
   31458:	add	r6, pc, r6
   3145c:	mov	r0, r6
   31460:	bl	4005c <__read_chk@plt+0x39bd8>
   31464:	ldr	r0, [pc, #140]	; 314f8 <__read_chk@plt+0x2b074>
   31468:	add	r0, pc, r0
   3146c:	bl	4005c <__read_chk@plt+0x39bd8>
   31470:	mov	r0, r6
   31474:	bl	4005c <__read_chk@plt+0x39bd8>
   31478:	ldr	r1, [sp, #16]
   3147c:	ldr	r0, [pc, #120]	; 314fc <__read_chk@plt+0x2b078>
   31480:	mov	r2, r5
   31484:	ubfx	r1, r1, #0, #9
   31488:	add	r0, pc, r0
   3148c:	bl	4005c <__read_chk@plt+0x39bd8>
   31490:	ldr	r0, [pc, #104]	; 31500 <__read_chk@plt+0x2b07c>
   31494:	add	r0, pc, r0
   31498:	bl	4005c <__read_chk@plt+0x39bd8>
   3149c:	ldr	r0, [pc, #96]	; 31504 <__read_chk@plt+0x2b080>
   314a0:	add	r0, pc, r0
   314a4:	bl	4005c <__read_chk@plt+0x39bd8>
   314a8:	mvn	r0, #43	; 0x2b
   314ac:	b	31430 <__read_chk@plt+0x2afac>
   314b0:	ldr	r0, [pc, #80]	; 31508 <__read_chk@plt+0x2b084>
   314b4:	add	r0, pc, r0
   314b8:	bl	63f4 <getgrnam@plt>
   314bc:	cmp	r0, #0
   314c0:	beq	3141c <__read_chk@plt+0x2af98>
   314c4:	ldr	r3, [r0, #8]
   314c8:	ldr	r2, [sp, #28]
   314cc:	cmp	r2, r3
   314d0:	ldreq	r3, [sp, #16]
   314d4:	biceq	r3, r3, #32
   314d8:	streq	r3, [sp, #16]
   314dc:	b	3141c <__read_chk@plt+0x2af98>
   314e0:	mvn	r0, #23
   314e4:	b	31430 <__read_chk@plt+0x2afac>
   314e8:	bl	5d64 <__stack_chk_fail@plt>
   314ec:	andeq	pc, r8, r4, lsr #10
   314f0:	andeq	r0, r0, r8, asr #11
   314f4:	andeq	r1, r5, r0, lsl sl
   314f8:	andeq	r6, r5, r0, asr #19
   314fc:	ldrdeq	r6, [r5], -ip
   31500:	strdeq	r6, [r5], -ip
   31504:	andeq	r6, r5, ip, lsr sl
   31508:	andeq	r6, r5, r8, ror #18
   3150c:	push	{r4, r5, r6, r7, r8, lr}
   31510:	subs	r6, r3, #0
   31514:	sub	sp, sp, #8
   31518:	mov	r5, r0
   3151c:	movne	r3, #0
   31520:	strne	r3, [r6]
   31524:	mov	r8, r1
   31528:	mov	r7, r2
   3152c:	bl	25d50 <__read_chk@plt+0x1f8cc>
   31530:	subs	r4, r0, #0
   31534:	beq	31580 <__read_chk@plt+0x2b0fc>
   31538:	mov	r0, r5
   3153c:	mov	r1, r4
   31540:	bl	311d8 <__read_chk@plt+0x2ad54>
   31544:	subs	r5, r0, #0
   31548:	bne	3156c <__read_chk@plt+0x2b0e8>
   3154c:	ldr	r3, [sp, #32]
   31550:	mov	r1, r8
   31554:	mov	r2, r7
   31558:	mov	r0, r4
   3155c:	str	r3, [sp]
   31560:	mov	r3, r6
   31564:	bl	2dd28 <__read_chk@plt+0x278a4>
   31568:	mov	r5, r0
   3156c:	mov	r0, r4
   31570:	bl	25fe8 <__read_chk@plt+0x1fb64>
   31574:	mov	r0, r5
   31578:	add	sp, sp, #8
   3157c:	pop	{r4, r5, r6, r7, r8, pc}
   31580:	mvn	r5, #1
   31584:	b	3156c <__read_chk@plt+0x2b0e8>
   31588:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3158c:	sub	sp, sp, #8
   31590:	subs	r7, r3, #0
   31594:	mov	sl, r0
   31598:	ldr	r4, [sp, #40]	; 0x28
   3159c:	mov	r0, r1
   315a0:	movne	r3, #0
   315a4:	strne	r3, [r7]
   315a8:	cmp	r4, #0
   315ac:	mov	r6, r1
   315b0:	mov	r1, #0
   315b4:	mov	r9, r2
   315b8:	movne	r3, #0
   315bc:	strne	r3, [r4]
   315c0:	ldr	r5, [sp, #44]	; 0x2c
   315c4:	bl	5c44 <open64@plt>
   315c8:	subs	r8, r0, #0
   315cc:	blt	31634 <__read_chk@plt+0x2b1b0>
   315d0:	mov	r1, r6
   315d4:	bl	313d0 <__read_chk@plt+0x2af4c>
   315d8:	cmp	r0, #0
   315dc:	bne	3161c <__read_chk@plt+0x2b198>
   315e0:	cmp	r5, #0
   315e4:	mov	r1, sl
   315e8:	mov	r2, r9
   315ec:	mov	r0, r8
   315f0:	movne	r3, #1
   315f4:	strne	r3, [r5]
   315f8:	str	r4, [sp]
   315fc:	mov	r3, r7
   31600:	bl	3150c <__read_chk@plt+0x2b088>
   31604:	mov	r4, r0
   31608:	mov	r0, r8
   3160c:	bl	5a1c <close@plt>
   31610:	mov	r0, r4
   31614:	add	sp, sp, #8
   31618:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3161c:	cmp	r5, #0
   31620:	mvneq	r4, #43	; 0x2b
   31624:	movne	r3, #0
   31628:	mvnne	r4, #43	; 0x2b
   3162c:	strne	r3, [r5]
   31630:	b	31608 <__read_chk@plt+0x2b184>
   31634:	cmp	r5, #0
   31638:	mvneq	r0, #23
   3163c:	beq	31614 <__read_chk@plt+0x2b190>
   31640:	mov	r3, #0
   31644:	mvn	r0, #23
   31648:	str	r3, [r5]
   3164c:	add	sp, sp, #8
   31650:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31654:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   31658:	subs	r8, r2, #0
   3165c:	mov	r5, r3
   31660:	mov	r9, r1
   31664:	movne	r3, #0
   31668:	strne	r3, [r8]
   3166c:	cmp	r5, #0
   31670:	mov	r1, #0
   31674:	mov	r4, r0
   31678:	movne	r3, #0
   3167c:	strne	r3, [r5]
   31680:	bl	5c44 <open64@plt>
   31684:	subs	r6, r0, #0
   31688:	blt	316fc <__read_chk@plt+0x2b278>
   3168c:	mov	r1, r4
   31690:	bl	313d0 <__read_chk@plt+0x2af4c>
   31694:	cmp	r0, #0
   31698:	mvnne	r7, #43	; 0x2b
   3169c:	movne	r4, #0
   316a0:	beq	316bc <__read_chk@plt+0x2b238>
   316a4:	mov	r0, r6
   316a8:	bl	5a1c <close@plt>
   316ac:	mov	r0, r4
   316b0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   316b4:	mov	r0, r7
   316b8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   316bc:	bl	25d50 <__read_chk@plt+0x1f8cc>
   316c0:	subs	r4, r0, #0
   316c4:	mvneq	r7, #1
   316c8:	beq	316a4 <__read_chk@plt+0x2b220>
   316cc:	mov	r0, r6
   316d0:	mov	r1, r4
   316d4:	bl	311d8 <__read_chk@plt+0x2ad54>
   316d8:	subs	r7, r0, #0
   316dc:	bne	316a4 <__read_chk@plt+0x2b220>
   316e0:	mov	r1, r9
   316e4:	mov	r2, r8
   316e8:	mov	r3, r5
   316ec:	mov	r0, r4
   316f0:	bl	2e144 <__read_chk@plt+0x27cc0>
   316f4:	mov	r7, r0
   316f8:	b	316a4 <__read_chk@plt+0x2b220>
   316fc:	mvn	r0, #23
   31700:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   31704:	ldr	r3, [pc, #508]	; 31908 <__read_chk@plt+0x2b484>
   31708:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3170c:	subs	r5, r1, #0
   31710:	ldr	r1, [pc, #500]	; 3190c <__read_chk@plt+0x2b488>
   31714:	add	r3, pc, r3
   31718:	sub	sp, sp, #4096	; 0x1000
   3171c:	mov	r4, r2
   31720:	sub	sp, sp, #8
   31724:	mov	r7, r0
   31728:	ldr	r6, [r3, r1]
   3172c:	add	r2, sp, #8192	; 0x2000
   31730:	mov	r1, #0
   31734:	ldr	r3, [r6]
   31738:	str	r3, [r2, #-4092]	; 0xfffff004
   3173c:	movne	r3, #0
   31740:	strne	r3, [r5]
   31744:	cmp	r4, #0
   31748:	movne	r3, #0
   3174c:	strne	r3, [r4]
   31750:	bl	5c44 <open64@plt>
   31754:	subs	r8, r0, #0
   31758:	blt	31854 <__read_chk@plt+0x2b3d0>
   3175c:	cmp	r5, #0
   31760:	movne	r3, #0
   31764:	strne	r3, [r5]
   31768:	cmp	r4, #0
   3176c:	movne	r3, #0
   31770:	strne	r3, [r4]
   31774:	bl	25d50 <__read_chk@plt+0x1f8cc>
   31778:	subs	r9, r0, #0
   3177c:	mov	r0, r8
   31780:	beq	318f8 <__read_chk@plt+0x2b474>
   31784:	mov	r1, r9
   31788:	bl	311d8 <__read_chk@plt+0x2ad54>
   3178c:	subs	sl, r0, #0
   31790:	beq	31894 <__read_chk@plt+0x2b410>
   31794:	mov	r0, r9
   31798:	bl	25fe8 <__read_chk@plt+0x1fb64>
   3179c:	mov	r0, r8
   317a0:	bl	5a1c <close@plt>
   317a4:	add	r2, sl, #24
   317a8:	cmp	r2, #24
   317ac:	bhi	317d0 <__read_chk@plt+0x2b34c>
   317b0:	mov	r1, #1
   317b4:	movw	r3, #16385	; 0x4001
   317b8:	lsl	r2, r1, r2
   317bc:	movt	r3, #448	; 0x1c0
   317c0:	and	r3, r2, r3
   317c4:	cmp	r3, #0
   317c8:	movne	r0, sl
   317cc:	bne	31800 <__read_chk@plt+0x2b37c>
   317d0:	mov	r0, #10
   317d4:	bl	28098 <__read_chk@plt+0x21c14>
   317d8:	subs	r8, r0, #0
   317dc:	beq	318fc <__read_chk@plt+0x2b478>
   317e0:	mov	r1, r7
   317e4:	mov	r2, r4
   317e8:	bl	30e40 <__read_chk@plt+0x2a9bc>
   317ec:	cmp	r0, #0
   317f0:	bne	31820 <__read_chk@plt+0x2b39c>
   317f4:	cmp	r5, #0
   317f8:	strne	r8, [r5]
   317fc:	beq	318f0 <__read_chk@plt+0x2b46c>
   31800:	add	r3, sp, #8192	; 0x2000
   31804:	ldr	r2, [r3, #-4092]	; 0xfffff004
   31808:	ldr	r3, [r6]
   3180c:	cmp	r2, r3
   31810:	bne	31904 <__read_chk@plt+0x2b480>
   31814:	add	sp, sp, #4096	; 0x1000
   31818:	add	sp, sp, #8
   3181c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31820:	mov	r0, r8
   31824:	bl	27e40 <__read_chk@plt+0x219bc>
   31828:	mov	r0, #0
   3182c:	bl	28098 <__read_chk@plt+0x21c14>
   31830:	subs	r8, r0, #0
   31834:	beq	318fc <__read_chk@plt+0x2b478>
   31838:	mov	r1, r7
   3183c:	mov	r2, r4
   31840:	bl	30e40 <__read_chk@plt+0x2a9bc>
   31844:	cmp	r0, #0
   31848:	beq	317f4 <__read_chk@plt+0x2b370>
   3184c:	mov	r0, r8
   31850:	bl	27e40 <__read_chk@plt+0x219bc>
   31854:	mov	r0, #10
   31858:	bl	28098 <__read_chk@plt+0x21c14>
   3185c:	subs	r8, r0, #0
   31860:	beq	318fc <__read_chk@plt+0x2b478>
   31864:	mov	r1, r7
   31868:	add	r7, sp, #4
   3186c:	mov	r2, #4096	; 0x1000
   31870:	mov	r0, r7
   31874:	bl	7ae18 <__read_chk@plt+0x74994>
   31878:	cmp	r0, #4096	; 0x1000
   3187c:	bcc	318ac <__read_chk@plt+0x2b428>
   31880:	mvn	r4, #1
   31884:	mov	r0, r8
   31888:	bl	27e40 <__read_chk@plt+0x219bc>
   3188c:	mov	r0, r4
   31890:	b	31800 <__read_chk@plt+0x2b37c>
   31894:	mov	r0, r9
   31898:	mov	r1, r5
   3189c:	mov	r2, r4
   318a0:	bl	2dbec <__read_chk@plt+0x27768>
   318a4:	mov	sl, r0
   318a8:	b	31794 <__read_chk@plt+0x2b310>
   318ac:	ldr	r1, [pc, #92]	; 31910 <__read_chk@plt+0x2b48c>
   318b0:	mov	r0, r7
   318b4:	mov	r2, #4096	; 0x1000
   318b8:	add	r1, pc, r1
   318bc:	bl	7ad44 <__read_chk@plt+0x748c0>
   318c0:	cmp	r0, #4096	; 0x1000
   318c4:	bcs	31880 <__read_chk@plt+0x2b3fc>
   318c8:	mov	r2, r4
   318cc:	mov	r1, r7
   318d0:	mov	r0, r8
   318d4:	bl	30e40 <__read_chk@plt+0x2a9bc>
   318d8:	subs	r4, r0, #0
   318dc:	bne	31884 <__read_chk@plt+0x2b400>
   318e0:	cmp	r5, #0
   318e4:	strne	r8, [r5]
   318e8:	movne	r0, r4
   318ec:	bne	31800 <__read_chk@plt+0x2b37c>
   318f0:	mov	r0, #0
   318f4:	b	31800 <__read_chk@plt+0x2b37c>
   318f8:	bl	5a1c <close@plt>
   318fc:	mvn	r0, #1
   31900:	b	31800 <__read_chk@plt+0x2b37c>
   31904:	bl	5d64 <__stack_chk_fail@plt>
   31908:	andeq	pc, r8, r8, ror #3
   3190c:	andeq	r0, r0, r8, asr #11
   31910:	andeq	r6, r5, r8, asr #12
   31914:	ldr	r2, [pc, #184]	; 319d4 <__read_chk@plt+0x2b550>
   31918:	mov	ip, #0
   3191c:	push	{r4, r5, r6, r7, lr}
   31920:	subs	r6, r1, #0
   31924:	ldr	r1, [pc, #172]	; 319d8 <__read_chk@plt+0x2b554>
   31928:	add	r2, pc, r2
   3192c:	sub	sp, sp, #12
   31930:	mov	r3, r0
   31934:	ldr	r4, [r2, r1]
   31938:	mov	r0, sp
   3193c:	mov	r1, #1
   31940:	str	ip, [sp]
   31944:	ldr	r2, [r4]
   31948:	strne	ip, [r6]
   3194c:	str	r2, [sp, #4]
   31950:	ldr	r2, [pc, #132]	; 319dc <__read_chk@plt+0x2b558>
   31954:	add	r2, pc, r2
   31958:	bl	5e90 <__asprintf_chk@plt>
   3195c:	cmn	r0, #1
   31960:	beq	319c8 <__read_chk@plt+0x2b544>
   31964:	mov	r0, #10
   31968:	bl	28098 <__read_chk@plt+0x21c14>
   3196c:	subs	r5, r0, #0
   31970:	mvneq	r7, #0
   31974:	beq	3198c <__read_chk@plt+0x2b508>
   31978:	ldr	r1, [sp]
   3197c:	mov	r2, #0
   31980:	bl	30e40 <__read_chk@plt+0x2a9bc>
   31984:	subs	r7, r0, #0
   31988:	beq	319b8 <__read_chk@plt+0x2b534>
   3198c:	ldr	r0, [sp]
   31990:	bl	55a8 <free@plt>
   31994:	mov	r0, r5
   31998:	bl	27e40 <__read_chk@plt+0x219bc>
   3199c:	mov	r0, r7
   319a0:	ldr	r2, [sp, #4]
   319a4:	ldr	r3, [r4]
   319a8:	cmp	r2, r3
   319ac:	bne	319d0 <__read_chk@plt+0x2b54c>
   319b0:	add	sp, sp, #12
   319b4:	pop	{r4, r5, r6, r7, pc}
   319b8:	cmp	r6, #0
   319bc:	strne	r5, [r6]
   319c0:	movne	r5, r7
   319c4:	b	3198c <__read_chk@plt+0x2b508>
   319c8:	mvn	r0, #1
   319cc:	b	319a0 <__read_chk@plt+0x2b51c>
   319d0:	bl	5d64 <__stack_chk_fail@plt>
   319d4:	ldrdeq	lr, [r8], -r4
   319d8:	andeq	r0, r0, r8, asr #11
   319dc:			; <UNDEFINED> instruction: 0x000565b4
   319e0:	push	{r4, r5, r6, r7, lr}
   319e4:	subs	r7, r3, #0
   319e8:	ldr	r4, [pc, #276]	; 31b04 <__read_chk@plt+0x2b680>
   319ec:	sub	r5, r0, #1
   319f0:	ldr	r3, [pc, #272]	; 31b08 <__read_chk@plt+0x2b684>
   319f4:	sub	sp, sp, #28
   319f8:	add	r4, pc, r4
   319fc:	mov	ip, #0
   31a00:	mov	r6, r1
   31a04:	ldr	r1, [sp, #48]	; 0x30
   31a08:	ldr	r4, [r4, r3]
   31a0c:	str	ip, [sp, #12]
   31a10:	str	ip, [sp, #16]
   31a14:	ldr	r3, [r4]
   31a18:	strne	ip, [r7]
   31a1c:	cmp	r5, #9
   31a20:	str	r3, [sp, #20]
   31a24:	bhi	31af8 <__read_chk@plt+0x2b674>
   31a28:	mov	r3, #1
   31a2c:	movw	ip, #527	; 0x20f
   31a30:	lsl	r5, r3, r5
   31a34:	and	ip, r5, ip
   31a38:	cmp	ip, #0
   31a3c:	beq	31af8 <__read_chk@plt+0x2b674>
   31a40:	str	r1, [sp, #4]
   31a44:	mov	r3, #0
   31a48:	mov	r1, r6
   31a4c:	str	r3, [sp]
   31a50:	add	r3, sp, #12
   31a54:	bl	31588 <__read_chk@plt+0x2b104>
   31a58:	subs	r5, r0, #0
   31a5c:	beq	31a8c <__read_chk@plt+0x2b608>
   31a60:	ldr	r0, [sp, #12]
   31a64:	bl	27e40 <__read_chk@plt+0x219bc>
   31a68:	ldr	r0, [sp, #16]
   31a6c:	bl	27e40 <__read_chk@plt+0x219bc>
   31a70:	mov	r0, r5
   31a74:	ldr	r2, [sp, #20]
   31a78:	ldr	r3, [r4]
   31a7c:	cmp	r2, r3
   31a80:	bne	31b00 <__read_chk@plt+0x2b67c>
   31a84:	add	sp, sp, #28
   31a88:	pop	{r4, r5, r6, r7, pc}
   31a8c:	mov	r0, r6
   31a90:	add	r1, sp, #16
   31a94:	bl	31914 <__read_chk@plt+0x2b490>
   31a98:	subs	r5, r0, #0
   31a9c:	ldr	r0, [sp, #12]
   31aa0:	bne	31a64 <__read_chk@plt+0x2b5e0>
   31aa4:	ldr	r1, [sp, #16]
   31aa8:	bl	2826c <__read_chk@plt+0x21de8>
   31aac:	cmp	r0, #0
   31ab0:	ldr	r0, [sp, #12]
   31ab4:	mvneq	r5, #44	; 0x2c
   31ab8:	beq	31a64 <__read_chk@plt+0x2b5e0>
   31abc:	bl	2a080 <__read_chk@plt+0x23bfc>
   31ac0:	subs	r5, r0, #0
   31ac4:	bne	31a60 <__read_chk@plt+0x2b5dc>
   31ac8:	ldr	r0, [sp, #16]
   31acc:	ldr	r1, [sp, #12]
   31ad0:	bl	29b48 <__read_chk@plt+0x236c4>
   31ad4:	subs	r5, r0, #0
   31ad8:	bne	31a60 <__read_chk@plt+0x2b5dc>
   31adc:	cmp	r7, #0
   31ae0:	beq	31a60 <__read_chk@plt+0x2b5dc>
   31ae4:	ldr	r3, [sp, #12]
   31ae8:	mov	r0, r5
   31aec:	str	r5, [sp, #12]
   31af0:	str	r3, [r7]
   31af4:	b	31a64 <__read_chk@plt+0x2b5e0>
   31af8:	mvn	r0, #13
   31afc:	b	31a74 <__read_chk@plt+0x2b5f0>
   31b00:	bl	5d64 <__stack_chk_fail@plt>
   31b04:	andeq	lr, r8, r4, lsl #30
   31b08:	andeq	r0, r0, r8, asr #11
   31b0c:	ldr	ip, [pc, #564]	; 31d48 <__read_chk@plt+0x2b8c4>
   31b10:	cmp	r2, #0
   31b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31b18:	sub	sp, sp, #16384	; 0x4000
   31b1c:	ldr	lr, [pc, #552]	; 31d4c <__read_chk@plt+0x2b8c8>
   31b20:	sub	sp, sp, #52	; 0x34
   31b24:	add	ip, pc, ip
   31b28:	mov	r7, r1
   31b2c:	str	r3, [sp, #24]
   31b30:	add	r1, sp, #16384	; 0x4000
   31b34:	str	r0, [sp, #8]
   31b38:	add	r1, r1, #48	; 0x30
   31b3c:	ldr	lr, [ip, lr]
   31b40:	movw	r2, #49144	; 0xbff8
   31b44:	movt	r2, #65535	; 0xffff
   31b48:	mov	r3, #0
   31b4c:	str	r3, [r1, r2]
   31b50:	add	r1, sp, #16384	; 0x4000
   31b54:	ldr	r3, [lr]
   31b58:	str	lr, [sp, #28]
   31b5c:	str	r3, [r1, #44]	; 0x2c
   31b60:	beq	31d20 <__read_chk@plt+0x2b89c>
   31b64:	ldr	r3, [pc, #484]	; 31d50 <__read_chk@plt+0x2b8cc>
   31b68:	ldr	r3, [ip, r3]
   31b6c:	str	r3, [sp, #16]
   31b70:	ldr	r1, [pc, #476]	; 31d54 <__read_chk@plt+0x2b8d0>
   31b74:	mov	r0, r7
   31b78:	add	r1, pc, r1
   31b7c:	bl	628c <fopen64@plt>
   31b80:	subs	r6, r0, #0
   31b84:	beq	31d40 <__read_chk@plt+0x2b8bc>
   31b88:	movw	r5, #49140	; 0xbff4
   31b8c:	movw	r8, #49148	; 0xbffc
   31b90:	movt	r5, #65535	; 0xffff
   31b94:	add	r4, sp, #44	; 0x2c
   31b98:	movt	r8, #65535	; 0xffff
   31b9c:	add	r9, sp, #40	; 0x28
   31ba0:	add	sl, sp, #48	; 0x30
   31ba4:	sub	r2, sl, #12
   31ba8:	str	r2, [sp, #20]
   31bac:	str	r9, [sp]
   31bb0:	mov	r0, r6
   31bb4:	mov	r1, r7
   31bb8:	mov	r2, r4
   31bbc:	mov	r3, #16384	; 0x4000
   31bc0:	bl	4d528 <__read_chk@plt+0x470a4>
   31bc4:	cmn	r0, #1
   31bc8:	beq	31d10 <__read_chk@plt+0x2b88c>
   31bcc:	add	r1, sp, #16384	; 0x4000
   31bd0:	add	r2, sp, #16384	; 0x4000
   31bd4:	add	r1, r1, #48	; 0x30
   31bd8:	add	r2, r2, #48	; 0x30
   31bdc:	ldrb	r1, [r1, r8]
   31be0:	str	r4, [r2, r5]
   31be4:	uxtb	r3, r1
   31be8:	cmp	r3, #0
   31bec:	beq	31bac <__read_chk@plt+0x2b728>
   31bf0:	cmp	r3, #9
   31bf4:	cmpne	r3, #32
   31bf8:	bne	31c3c <__read_chk@plt+0x2b7b8>
   31bfc:	sub	r2, sl, #3
   31c00:	b	31c10 <__read_chk@plt+0x2b78c>
   31c04:	cmp	r3, #32
   31c08:	cmpne	r3, #9
   31c0c:	bne	31c30 <__read_chk@plt+0x2b7ac>
   31c10:	mov	r1, r2
   31c14:	ldrb	r3, [r2], #1
   31c18:	cmp	r3, #0
   31c1c:	bne	31c04 <__read_chk@plt+0x2b780>
   31c20:	add	r3, sp, #16384	; 0x4000
   31c24:	add	r3, r3, #48	; 0x30
   31c28:	str	r1, [r3, r5]
   31c2c:	b	31bac <__read_chk@plt+0x2b728>
   31c30:	add	r2, sp, #16384	; 0x4000
   31c34:	add	r2, r2, #48	; 0x30
   31c38:	str	r1, [r2, r5]
   31c3c:	cmp	r3, #10
   31c40:	beq	31bac <__read_chk@plt+0x2b728>
   31c44:	cmp	r3, #35	; 0x23
   31c48:	beq	31bac <__read_chk@plt+0x2b728>
   31c4c:	cmp	r3, #0
   31c50:	beq	31bac <__read_chk@plt+0x2b728>
   31c54:	mov	r0, #10
   31c58:	bl	28098 <__read_chk@plt+0x21c14>
   31c5c:	subs	fp, r0, #0
   31c60:	beq	31d30 <__read_chk@plt+0x2b8ac>
   31c64:	ldr	r1, [sp, #20]
   31c68:	bl	2be88 <__read_chk@plt+0x25a04>
   31c6c:	cmp	r0, #0
   31c70:	str	r0, [sp, #12]
   31c74:	bne	31cd8 <__read_chk@plt+0x2b854>
   31c78:	ldr	r0, [sp, #8]
   31c7c:	mov	r1, fp
   31c80:	ldr	r3, [sp, #16]
   31c84:	blx	r3
   31c88:	cmp	r0, #0
   31c8c:	bne	31cd8 <__read_chk@plt+0x2b854>
   31c90:	ldr	r1, [sp, #24]
   31c94:	cmp	r1, #0
   31c98:	beq	31cac <__read_chk@plt+0x2b828>
   31c9c:	ldr	r0, [sp, #8]
   31ca0:	bl	27ae8 <__read_chk@plt+0x21664>
   31ca4:	cmp	r0, #0
   31ca8:	bne	31cb8 <__read_chk@plt+0x2b834>
   31cac:	mov	r0, fp
   31cb0:	bl	27e40 <__read_chk@plt+0x219bc>
   31cb4:	b	31bac <__read_chk@plt+0x2b728>
   31cb8:	ldr	r2, [sp, #8]
   31cbc:	mov	r1, fp
   31cc0:	ldr	r3, [r2, #32]
   31cc4:	ldr	r0, [r3, #56]	; 0x38
   31cc8:	ldr	r3, [sp, #16]
   31ccc:	blx	r3
   31cd0:	cmp	r0, #0
   31cd4:	beq	31cac <__read_chk@plt+0x2b828>
   31cd8:	mov	r0, fp
   31cdc:	bl	27e40 <__read_chk@plt+0x219bc>
   31ce0:	mov	r0, r6
   31ce4:	bl	6100 <fclose@plt>
   31ce8:	ldr	r0, [sp, #12]
   31cec:	add	r1, sp, #16384	; 0x4000
   31cf0:	ldr	r2, [r1, #44]	; 0x2c
   31cf4:	ldr	r1, [sp, #28]
   31cf8:	ldr	r3, [r1]
   31cfc:	cmp	r2, r3
   31d00:	bne	31d3c <__read_chk@plt+0x2b8b8>
   31d04:	add	sp, sp, #16384	; 0x4000
   31d08:	add	sp, sp, #52	; 0x34
   31d0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31d10:	mvn	r2, #45	; 0x2d
   31d14:	mov	fp, #0
   31d18:	str	r2, [sp, #12]
   31d1c:	b	31cd8 <__read_chk@plt+0x2b854>
   31d20:	ldr	r3, [pc, #48]	; 31d58 <__read_chk@plt+0x2b8d4>
   31d24:	ldr	r3, [ip, r3]
   31d28:	str	r3, [sp, #16]
   31d2c:	b	31b70 <__read_chk@plt+0x2b6ec>
   31d30:	mvn	r3, #1
   31d34:	str	r3, [sp, #12]
   31d38:	b	31cd8 <__read_chk@plt+0x2b854>
   31d3c:	bl	5d64 <__stack_chk_fail@plt>
   31d40:	mvn	r0, #23
   31d44:	b	31cec <__read_chk@plt+0x2b868>
   31d48:	ldrdeq	lr, [r8], -r8
   31d4c:	andeq	r0, r0, r8, asr #11
   31d50:	ldrdeq	r0, [r0], -ip
   31d54:	andeq	r5, r5, r0, asr #24
   31d58:	muleq	r0, r0, r6
   31d5c:	push	{r3, r4, r5, lr}
   31d60:	mov	r5, r0
   31d64:	mov	r4, r1
   31d68:	mov	r0, r1
   31d6c:	mov	r1, r5
   31d70:	bl	6d6f0 <__read_chk@plt+0x6726c>
   31d74:	cmn	r0, #50	; 0x32
   31d78:	popne	{r3, r4, r5, pc}
   31d7c:	mov	r0, r5
   31d80:	mov	r1, r4
   31d84:	mov	r2, #0
   31d88:	mov	r3, #1
   31d8c:	bl	31b0c <__read_chk@plt+0x2b688>
   31d90:	cmn	r0, #46	; 0x2e
   31d94:	beq	31da4 <__read_chk@plt+0x2b920>
   31d98:	cmp	r0, #0
   31d9c:	mvneq	r0, #50	; 0x32
   31da0:	pop	{r3, r4, r5, pc}
   31da4:	mov	r0, #0
   31da8:	pop	{r3, r4, r5, pc}
   31dac:	push	{r3, lr}
   31db0:	mov	r3, r0
   31db4:	mov	r0, r1
   31db8:	mov	r1, r3
   31dbc:	bl	2e384 <__read_chk@plt+0x27f00>
   31dc0:	subs	r3, r0, #0
   31dc4:	bne	31dd0 <__read_chk@plt+0x2b94c>
   31dc8:	mov	r0, r3
   31dcc:	pop	{r3, pc}
   31dd0:	bl	25854 <__read_chk@plt+0x1f3d0>
   31dd4:	ldr	r1, [pc, #24]	; 31df4 <__read_chk@plt+0x2b970>
   31dd8:	add	r1, pc, r1
   31ddc:	mov	r2, r0
   31de0:	ldr	r0, [pc, #16]	; 31df8 <__read_chk@plt+0x2b974>
   31de4:	add	r0, pc, r0
   31de8:	bl	4005c <__read_chk@plt+0x39bd8>
   31dec:	mvn	r0, #0
   31df0:	pop	{r3, pc}
   31df4:	andeq	r6, r5, ip, lsr r1
   31df8:	andeq	r4, r5, r0, lsl #29
   31dfc:	ldr	r3, [pc, #100]	; 31e68 <__read_chk@plt+0x2b9e4>
   31e00:	mov	r1, r0
   31e04:	ldr	r2, [pc, #96]	; 31e6c <__read_chk@plt+0x2b9e8>
   31e08:	add	r3, pc, r3
   31e0c:	push	{r4, lr}
   31e10:	sub	sp, sp, #8
   31e14:	ldr	r4, [r3, r2]
   31e18:	add	r0, sp, #2
   31e1c:	ldr	r3, [r4]
   31e20:	str	r3, [sp, #4]
   31e24:	bl	31dac <__read_chk@plt+0x2b928>
   31e28:	cmn	r0, #1
   31e2c:	beq	31e50 <__read_chk@plt+0x2b9cc>
   31e30:	ldr	r2, [sp, #4]
   31e34:	ldr	r3, [r4]
   31e38:	ldrh	r0, [sp, #2]
   31e3c:	cmp	r2, r3
   31e40:	bne	31e4c <__read_chk@plt+0x2b9c8>
   31e44:	add	sp, sp, #8
   31e48:	pop	{r4, pc}
   31e4c:	bl	5d64 <__stack_chk_fail@plt>
   31e50:	ldr	r1, [pc, #24]	; 31e70 <__read_chk@plt+0x2b9ec>
   31e54:	ldr	r0, [pc, #24]	; 31e74 <__read_chk@plt+0x2b9f0>
   31e58:	add	r1, pc, r1
   31e5c:	add	r0, pc, r0
   31e60:	add	r1, r1, #24
   31e64:	bl	3dae8 <__read_chk@plt+0x37664>
   31e68:	strdeq	lr, [r8], -r4
   31e6c:	andeq	r0, r0, r8, asr #11
   31e70:	strheq	r6, [r5], -ip
   31e74:	andeq	r6, r5, r4, ror r2
   31e78:	push	{r3, lr}
   31e7c:	mov	r3, r0
   31e80:	mov	r0, r1
   31e84:	mov	r1, r3
   31e88:	bl	2e320 <__read_chk@plt+0x27e9c>
   31e8c:	subs	r3, r0, #0
   31e90:	bne	31e9c <__read_chk@plt+0x2ba18>
   31e94:	mov	r0, r3
   31e98:	pop	{r3, pc}
   31e9c:	bl	25854 <__read_chk@plt+0x1f3d0>
   31ea0:	ldr	r1, [pc, #28]	; 31ec4 <__read_chk@plt+0x2ba40>
   31ea4:	add	r1, pc, r1
   31ea8:	add	r1, r1, #44	; 0x2c
   31eac:	mov	r2, r0
   31eb0:	ldr	r0, [pc, #16]	; 31ec8 <__read_chk@plt+0x2ba44>
   31eb4:	add	r0, pc, r0
   31eb8:	bl	4005c <__read_chk@plt+0x39bd8>
   31ebc:	mvn	r0, #0
   31ec0:	pop	{r3, pc}
   31ec4:	andeq	r6, r5, r0, ror r0
   31ec8:			; <UNDEFINED> instruction: 0x00054db0
   31ecc:	ldr	r3, [pc, #100]	; 31f38 <__read_chk@plt+0x2bab4>
   31ed0:	mov	r1, r0
   31ed4:	ldr	r2, [pc, #96]	; 31f3c <__read_chk@plt+0x2bab8>
   31ed8:	add	r3, pc, r3
   31edc:	push	{r4, lr}
   31ee0:	sub	sp, sp, #8
   31ee4:	ldr	r4, [r3, r2]
   31ee8:	mov	r0, sp
   31eec:	ldr	r3, [r4]
   31ef0:	str	r3, [sp, #4]
   31ef4:	bl	31e78 <__read_chk@plt+0x2b9f4>
   31ef8:	cmn	r0, #1
   31efc:	beq	31f20 <__read_chk@plt+0x2ba9c>
   31f00:	ldr	r2, [sp, #4]
   31f04:	ldr	r3, [r4]
   31f08:	ldr	r0, [sp]
   31f0c:	cmp	r2, r3
   31f10:	bne	31f1c <__read_chk@plt+0x2ba98>
   31f14:	add	sp, sp, #8
   31f18:	pop	{r4, pc}
   31f1c:	bl	5d64 <__stack_chk_fail@plt>
   31f20:	ldr	r1, [pc, #24]	; 31f40 <__read_chk@plt+0x2babc>
   31f24:	ldr	r0, [pc, #24]	; 31f44 <__read_chk@plt+0x2bac0>
   31f28:	add	r1, pc, r1
   31f2c:	add	r0, pc, r0
   31f30:	add	r1, r1, #64	; 0x40
   31f34:	bl	3dae8 <__read_chk@plt+0x37664>
   31f38:	andeq	lr, r8, r4, lsr #20
   31f3c:	andeq	r0, r0, r8, asr #11
   31f40:	andeq	r5, r5, ip, ror #31
   31f44:	andeq	r6, r5, r4, lsr #3
   31f48:	push	{r3, lr}
   31f4c:	mov	r3, r0
   31f50:	mov	r0, r1
   31f54:	mov	r1, r3
   31f58:	bl	2e224 <__read_chk@plt+0x27da0>
   31f5c:	subs	r3, r0, #0
   31f60:	bne	31f6c <__read_chk@plt+0x2bae8>
   31f64:	mov	r0, r3
   31f68:	pop	{r3, pc}
   31f6c:	bl	25854 <__read_chk@plt+0x1f3d0>
   31f70:	ldr	r1, [pc, #28]	; 31f94 <__read_chk@plt+0x2bb10>
   31f74:	add	r1, pc, r1
   31f78:	add	r1, r1, #80	; 0x50
   31f7c:	mov	r2, r0
   31f80:	ldr	r0, [pc, #16]	; 31f98 <__read_chk@plt+0x2bb14>
   31f84:	add	r0, pc, r0
   31f88:	bl	4005c <__read_chk@plt+0x39bd8>
   31f8c:	mvn	r0, #0
   31f90:	pop	{r3, pc}
   31f94:	andeq	r5, r5, r0, lsr #31
   31f98:	andeq	r4, r5, r0, ror #25
   31f9c:	ldr	r3, [pc, #100]	; 32008 <__read_chk@plt+0x2bb84>
   31fa0:	mov	r1, r0
   31fa4:	ldr	r2, [pc, #96]	; 3200c <__read_chk@plt+0x2bb88>
   31fa8:	add	r3, pc, r3
   31fac:	push	{r4, lr}
   31fb0:	sub	sp, sp, #16
   31fb4:	ldr	r4, [r3, r2]
   31fb8:	mov	r0, sp
   31fbc:	ldr	r3, [r4]
   31fc0:	str	r3, [sp, #12]
   31fc4:	bl	31f48 <__read_chk@plt+0x2bac4>
   31fc8:	cmn	r0, #1
   31fcc:	beq	31ff0 <__read_chk@plt+0x2bb6c>
   31fd0:	ldr	r2, [sp, #12]
   31fd4:	ldr	r3, [r4]
   31fd8:	ldrd	r0, [sp]
   31fdc:	cmp	r2, r3
   31fe0:	bne	31fec <__read_chk@plt+0x2bb68>
   31fe4:	add	sp, sp, #16
   31fe8:	pop	{r4, pc}
   31fec:	bl	5d64 <__stack_chk_fail@plt>
   31ff0:	ldr	r1, [pc, #24]	; 32010 <__read_chk@plt+0x2bb8c>
   31ff4:	ldr	r0, [pc, #24]	; 32014 <__read_chk@plt+0x2bb90>
   31ff8:	add	r1, pc, r1
   31ffc:	add	r0, pc, r0
   32000:	add	r1, r1, #104	; 0x68
   32004:	bl	3dae8 <__read_chk@plt+0x37664>
   32008:	andeq	lr, r8, r4, asr r9
   3200c:	andeq	r0, r0, r8, asr #11
   32010:	andeq	r5, r5, ip, lsl pc
   32014:	ldrdeq	r6, [r5], -r4
   32018:	push	{r3, lr}
   3201c:	bl	2eb68 <__read_chk@plt+0x286e4>
   32020:	cmp	r0, #0
   32024:	popeq	{r3, pc}
   32028:	bl	25854 <__read_chk@plt+0x1f3d0>
   3202c:	ldr	r1, [pc, #20]	; 32048 <__read_chk@plt+0x2bbc4>
   32030:	add	r1, pc, r1
   32034:	add	r1, r1, #124	; 0x7c
   32038:	mov	r2, r0
   3203c:	ldr	r0, [pc, #8]	; 3204c <__read_chk@plt+0x2bbc8>
   32040:	add	r0, pc, r0
   32044:	bl	3dae8 <__read_chk@plt+0x37664>
   32048:	andeq	r5, r5, r4, ror #29
   3204c:	andeq	r4, r5, r4, lsr #24
   32050:	push	{r3, lr}
   32054:	bl	2eadc <__read_chk@plt+0x28658>
   32058:	cmp	r0, #0
   3205c:	popeq	{r3, pc}
   32060:	bl	25854 <__read_chk@plt+0x1f3d0>
   32064:	ldr	r1, [pc, #20]	; 32080 <__read_chk@plt+0x2bbfc>
   32068:	add	r1, pc, r1
   3206c:	add	r1, r1, #144	; 0x90
   32070:	mov	r2, r0
   32074:	ldr	r0, [pc, #8]	; 32084 <__read_chk@plt+0x2bc00>
   32078:	add	r0, pc, r0
   3207c:	bl	3dae8 <__read_chk@plt+0x37664>
   32080:	andeq	r5, r5, ip, lsr #29
   32084:	andeq	r4, r5, ip, ror #23
   32088:	push	{r3, lr}
   3208c:	bl	2ea28 <__read_chk@plt+0x285a4>
   32090:	cmp	r0, #0
   32094:	popeq	{r3, pc}
   32098:	bl	25854 <__read_chk@plt+0x1f3d0>
   3209c:	ldr	r1, [pc, #20]	; 320b8 <__read_chk@plt+0x2bc34>
   320a0:	add	r1, pc, r1
   320a4:	add	r1, r1, #160	; 0xa0
   320a8:	mov	r2, r0
   320ac:	ldr	r0, [pc, #8]	; 320bc <__read_chk@plt+0x2bc38>
   320b0:	add	r0, pc, r0
   320b4:	bl	3dae8 <__read_chk@plt+0x37664>
   320b8:	andeq	r5, r5, r4, ror lr
   320bc:			; <UNDEFINED> instruction: 0x00054bb4
   320c0:	ldr	r3, [pc, #132]	; 3214c <__read_chk@plt+0x2bcc8>
   320c4:	ldr	ip, [pc, #132]	; 32150 <__read_chk@plt+0x2bccc>
   320c8:	add	r3, pc, r3
   320cc:	push	{r4, r5, lr}
   320d0:	sub	sp, sp, #20
   320d4:	ldr	r4, [r3, ip]
   320d8:	mov	r5, r1
   320dc:	add	r2, sp, #4
   320e0:	add	r1, sp, #8
   320e4:	ldr	r3, [r4]
   320e8:	str	r3, [sp, #12]
   320ec:	bl	2e564 <__read_chk@plt+0x280e0>
   320f0:	cmp	r0, #0
   320f4:	bne	32120 <__read_chk@plt+0x2bc9c>
   320f8:	cmp	r5, #0
   320fc:	ldr	r0, [sp, #8]
   32100:	ldrne	r3, [sp, #4]
   32104:	strne	r3, [r5]
   32108:	ldr	r2, [sp, #12]
   3210c:	ldr	r3, [r4]
   32110:	cmp	r2, r3
   32114:	bne	32148 <__read_chk@plt+0x2bcc4>
   32118:	add	sp, sp, #20
   3211c:	pop	{r4, r5, pc}
   32120:	bl	25854 <__read_chk@plt+0x1f3d0>
   32124:	ldr	r1, [pc, #40]	; 32154 <__read_chk@plt+0x2bcd0>
   32128:	add	r1, pc, r1
   3212c:	add	r1, r1, #180	; 0xb4
   32130:	mov	r2, r0
   32134:	ldr	r0, [pc, #28]	; 32158 <__read_chk@plt+0x2bcd4>
   32138:	add	r0, pc, r0
   3213c:	bl	4005c <__read_chk@plt+0x39bd8>
   32140:	mov	r0, #0
   32144:	b	32108 <__read_chk@plt+0x2bc84>
   32148:	bl	5d64 <__stack_chk_fail@plt>
   3214c:	andeq	lr, r8, r4, lsr r8
   32150:	andeq	r0, r0, r8, asr #11
   32154:	andeq	r5, r5, ip, ror #27
   32158:	andeq	r4, r5, ip, lsr #22
   3215c:	push	{r3, lr}
   32160:	bl	320c0 <__read_chk@plt+0x2bc3c>
   32164:	cmp	r0, #0
   32168:	popne	{r3, pc}
   3216c:	ldr	r1, [pc, #16]	; 32184 <__read_chk@plt+0x2bd00>
   32170:	ldr	r0, [pc, #16]	; 32188 <__read_chk@plt+0x2bd04>
   32174:	add	r1, pc, r1
   32178:	add	r0, pc, r0
   3217c:	add	r1, r1, #204	; 0xcc
   32180:	bl	3dae8 <__read_chk@plt+0x37664>
   32184:	andeq	r5, r5, r0, lsr #27
   32188:	andeq	r5, r5, r8, asr pc
   3218c:	ldr	r3, [pc, #132]	; 32218 <__read_chk@plt+0x2bd94>
   32190:	ldr	ip, [pc, #132]	; 3221c <__read_chk@plt+0x2bd98>
   32194:	add	r3, pc, r3
   32198:	push	{r4, r5, lr}
   3219c:	sub	sp, sp, #20
   321a0:	ldr	r4, [r3, ip]
   321a4:	mov	r5, r1
   321a8:	add	r2, sp, #4
   321ac:	add	r1, sp, #8
   321b0:	ldr	r3, [r4]
   321b4:	str	r3, [sp, #12]
   321b8:	bl	2e644 <__read_chk@plt+0x281c0>
   321bc:	cmp	r0, #0
   321c0:	bne	321ec <__read_chk@plt+0x2bd68>
   321c4:	cmp	r5, #0
   321c8:	ldr	r0, [sp, #8]
   321cc:	ldrne	r3, [sp, #4]
   321d0:	strne	r3, [r5]
   321d4:	ldr	r2, [sp, #12]
   321d8:	ldr	r3, [r4]
   321dc:	cmp	r2, r3
   321e0:	bne	32214 <__read_chk@plt+0x2bd90>
   321e4:	add	sp, sp, #20
   321e8:	pop	{r4, r5, pc}
   321ec:	bl	25854 <__read_chk@plt+0x1f3d0>
   321f0:	ldr	r1, [pc, #40]	; 32220 <__read_chk@plt+0x2bd9c>
   321f4:	add	r1, pc, r1
   321f8:	add	r1, r1, #224	; 0xe0
   321fc:	mov	r2, r0
   32200:	ldr	r0, [pc, #28]	; 32224 <__read_chk@plt+0x2bda0>
   32204:	add	r0, pc, r0
   32208:	bl	4005c <__read_chk@plt+0x39bd8>
   3220c:	mov	r0, #0
   32210:	b	321d4 <__read_chk@plt+0x2bd50>
   32214:	bl	5d64 <__stack_chk_fail@plt>
   32218:	andeq	lr, r8, r8, ror #14
   3221c:	andeq	r0, r0, r8, asr #11
   32220:	andeq	r5, r5, r0, lsr #26
   32224:	andeq	r4, r5, r0, ror #20
   32228:	push	{r3, lr}
   3222c:	bl	3218c <__read_chk@plt+0x2bd08>
   32230:	cmp	r0, #0
   32234:	popne	{r3, pc}
   32238:	ldr	r1, [pc, #16]	; 32250 <__read_chk@plt+0x2bdcc>
   3223c:	ldr	r0, [pc, #16]	; 32254 <__read_chk@plt+0x2bdd0>
   32240:	add	r1, pc, r1
   32244:	add	r0, pc, r0
   32248:	add	r1, r1, #248	; 0xf8
   3224c:	bl	3dae8 <__read_chk@plt+0x37664>
   32250:	ldrdeq	r5, [r5], -r4
   32254:	andeq	r5, r5, ip, lsl #29
   32258:	ldr	r3, [pc, #132]	; 322e4 <__read_chk@plt+0x2be60>
   3225c:	ldr	ip, [pc, #132]	; 322e8 <__read_chk@plt+0x2be64>
   32260:	add	r3, pc, r3
   32264:	push	{r4, r5, lr}
   32268:	sub	sp, sp, #20
   3226c:	ldr	r4, [r3, ip]
   32270:	mov	r5, r1
   32274:	add	r2, sp, #4
   32278:	add	r1, sp, #8
   3227c:	ldr	r3, [r4]
   32280:	str	r3, [sp, #12]
   32284:	bl	2e4b4 <__read_chk@plt+0x28030>
   32288:	cmp	r0, #0
   3228c:	bne	322b8 <__read_chk@plt+0x2be34>
   32290:	cmp	r5, #0
   32294:	ldr	r0, [sp, #8]
   32298:	ldrne	r3, [sp, #4]
   3229c:	strne	r3, [r5]
   322a0:	ldr	r2, [sp, #12]
   322a4:	ldr	r3, [r4]
   322a8:	cmp	r2, r3
   322ac:	bne	322e0 <__read_chk@plt+0x2be5c>
   322b0:	add	sp, sp, #20
   322b4:	pop	{r4, r5, pc}
   322b8:	bl	25854 <__read_chk@plt+0x1f3d0>
   322bc:	ldr	r1, [pc, #40]	; 322ec <__read_chk@plt+0x2be68>
   322c0:	add	r1, pc, r1
   322c4:	add	r1, r1, #268	; 0x10c
   322c8:	mov	r2, r0
   322cc:	ldr	r0, [pc, #28]	; 322f0 <__read_chk@plt+0x2be6c>
   322d0:	add	r0, pc, r0
   322d4:	bl	4005c <__read_chk@plt+0x39bd8>
   322d8:	mov	r0, #0
   322dc:	b	322a0 <__read_chk@plt+0x2be1c>
   322e0:	bl	5d64 <__stack_chk_fail@plt>
   322e4:	muleq	r8, ip, r6
   322e8:	andeq	r0, r0, r8, asr #11
   322ec:	andeq	r5, r5, r4, asr ip
   322f0:	muleq	r5, r4, r9
   322f4:	push	{r3, lr}
   322f8:	bl	32258 <__read_chk@plt+0x2bdd4>
   322fc:	cmp	r0, #0
   32300:	popne	{r3, pc}
   32304:	ldr	r1, [pc, #16]	; 3231c <__read_chk@plt+0x2be98>
   32308:	ldr	r0, [pc, #16]	; 32320 <__read_chk@plt+0x2be9c>
   3230c:	add	r1, pc, r1
   32310:	add	r0, pc, r0
   32314:	add	r1, r1, #296	; 0x128
   32318:	bl	3dae8 <__read_chk@plt+0x37664>
   3231c:	andeq	r5, r5, r8, lsl #24
   32320:	andeq	r5, r5, r0, asr #27
   32324:	push	{r3, lr}
   32328:	bl	2ec40 <__read_chk@plt+0x287bc>
   3232c:	cmp	r0, #0
   32330:	popeq	{r3, pc}
   32334:	bl	25854 <__read_chk@plt+0x1f3d0>
   32338:	ldr	r1, [pc, #20]	; 32354 <__read_chk@plt+0x2bed0>
   3233c:	add	r1, pc, r1
   32340:	add	r1, r1, #320	; 0x140
   32344:	mov	r2, r0
   32348:	ldr	r0, [pc, #8]	; 32358 <__read_chk@plt+0x2bed4>
   3234c:	add	r0, pc, r0
   32350:	bl	3dae8 <__read_chk@plt+0x37664>
   32354:	ldrdeq	r5, [r5], -r8
   32358:	andeq	r4, r5, r8, lsl r9
   3235c:	push	{r3, lr}
   32360:	bl	2ed04 <__read_chk@plt+0x28880>
   32364:	cmp	r0, #0
   32368:	popeq	{r3, pc}
   3236c:	bl	25854 <__read_chk@plt+0x1f3d0>
   32370:	ldr	r1, [pc, #20]	; 3238c <__read_chk@plt+0x2bf08>
   32374:	add	r1, pc, r1
   32378:	add	r1, r1, #340	; 0x154
   3237c:	mov	r2, r0
   32380:	ldr	r0, [pc, #8]	; 32390 <__read_chk@plt+0x2bf0c>
   32384:	add	r0, pc, r0
   32388:	bl	3dae8 <__read_chk@plt+0x37664>
   3238c:	andeq	r5, r5, r0, lsr #23
   32390:	andeq	r4, r5, r0, ror #17
   32394:	push	{r3, lr}
   32398:	mov	r3, r0
   3239c:	mov	r0, r1
   323a0:	mov	r1, r3
   323a4:	bl	2e3cc <__read_chk@plt+0x27f48>
   323a8:	subs	r3, r0, #0
   323ac:	bne	323b8 <__read_chk@plt+0x2bf34>
   323b0:	mov	r0, r3
   323b4:	pop	{r3, pc}
   323b8:	bl	25854 <__read_chk@plt+0x1f3d0>
   323bc:	ldr	r1, [pc, #28]	; 323e0 <__read_chk@plt+0x2bf5c>
   323c0:	add	r1, pc, r1
   323c4:	add	r1, r1, #360	; 0x168
   323c8:	mov	r2, r0
   323cc:	ldr	r0, [pc, #16]	; 323e4 <__read_chk@plt+0x2bf60>
   323d0:	add	r0, pc, r0
   323d4:	bl	4005c <__read_chk@plt+0x39bd8>
   323d8:	mvn	r0, #0
   323dc:	pop	{r3, pc}
   323e0:	andeq	r5, r5, r4, asr fp
   323e4:	muleq	r5, r4, r8
   323e8:	ldr	r3, [pc, #100]	; 32454 <__read_chk@plt+0x2bfd0>
   323ec:	mov	r1, r0
   323f0:	ldr	r2, [pc, #96]	; 32458 <__read_chk@plt+0x2bfd4>
   323f4:	add	r3, pc, r3
   323f8:	push	{r4, lr}
   323fc:	sub	sp, sp, #8
   32400:	ldr	r4, [r3, r2]
   32404:	add	r0, sp, #3
   32408:	ldr	r3, [r4]
   3240c:	str	r3, [sp, #4]
   32410:	bl	32394 <__read_chk@plt+0x2bf10>
   32414:	cmn	r0, #1
   32418:	beq	3243c <__read_chk@plt+0x2bfb8>
   3241c:	ldr	r2, [sp, #4]
   32420:	ldr	r3, [r4]
   32424:	ldrb	r0, [sp, #3]
   32428:	cmp	r2, r3
   3242c:	bne	32438 <__read_chk@plt+0x2bfb4>
   32430:	add	sp, sp, #8
   32434:	pop	{r4, pc}
   32438:	bl	5d64 <__stack_chk_fail@plt>
   3243c:	ldr	r1, [pc, #24]	; 3245c <__read_chk@plt+0x2bfd8>
   32440:	ldr	r0, [pc, #24]	; 32460 <__read_chk@plt+0x2bfdc>
   32444:	add	r1, pc, r1
   32448:	add	r0, pc, r0
   3244c:	add	r1, r1, #380	; 0x17c
   32450:	bl	3dae8 <__read_chk@plt+0x37664>
   32454:	andeq	lr, r8, r8, lsl #10
   32458:	andeq	r0, r0, r8, asr #11
   3245c:	ldrdeq	r5, [r5], -r0
   32460:	andeq	r5, r5, r8, lsl #25
   32464:	push	{r3, lr}
   32468:	uxtb	r1, r1
   3246c:	bl	2ebdc <__read_chk@plt+0x28758>
   32470:	cmp	r0, #0
   32474:	popeq	{r3, pc}
   32478:	bl	25854 <__read_chk@plt+0x1f3d0>
   3247c:	ldr	r1, [pc, #20]	; 32498 <__read_chk@plt+0x2c014>
   32480:	add	r1, pc, r1
   32484:	add	r1, r1, #396	; 0x18c
   32488:	mov	r2, r0
   3248c:	ldr	r0, [pc, #8]	; 3249c <__read_chk@plt+0x2c018>
   32490:	add	r0, pc, r0
   32494:	bl	3dae8 <__read_chk@plt+0x37664>
   32498:	muleq	r5, r4, sl
   3249c:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   324a0:	push	{r3, lr}
   324a4:	bl	2ee54 <__read_chk@plt+0x289d0>
   324a8:	cmp	r0, #0
   324ac:	popeq	{r3, pc}
   324b0:	bl	25854 <__read_chk@plt+0x1f3d0>
   324b4:	ldr	r1, [pc, #20]	; 324d0 <__read_chk@plt+0x2c04c>
   324b8:	add	r1, pc, r1
   324bc:	add	r1, r1, #412	; 0x19c
   324c0:	mov	r2, r0
   324c4:	ldr	r0, [pc, #8]	; 324d4 <__read_chk@plt+0x2c050>
   324c8:	add	r0, pc, r0
   324cc:	bl	3dae8 <__read_chk@plt+0x37664>
   324d0:	andeq	r5, r5, ip, asr sl
   324d4:	muleq	r5, ip, r7
   324d8:	push	{r3, lr}
   324dc:	bl	2e828 <__read_chk@plt+0x283a4>
   324e0:	cmp	r0, #0
   324e4:	popeq	{r3, pc}
   324e8:	bl	25854 <__read_chk@plt+0x1f3d0>
   324ec:	ldr	r1, [pc, #16]	; 32504 <__read_chk@plt+0x2c080>
   324f0:	add	r1, pc, r1
   324f4:	mov	r2, r0
   324f8:	ldr	r0, [pc, #8]	; 32508 <__read_chk@plt+0x2c084>
   324fc:	add	r0, pc, r0
   32500:	bl	3dae8 <__read_chk@plt+0x37664>
   32504:	strdeq	r5, [r5], -r4
   32508:	andeq	r4, r5, r8, ror #14
   3250c:	ldr	r3, [pc, #104]	; 3257c <__read_chk@plt+0x2c0f8>
   32510:	ldr	ip, [pc, #104]	; 32580 <__read_chk@plt+0x2c0fc>
   32514:	add	r3, pc, r3
   32518:	push	{r4, lr}
   3251c:	sub	sp, sp, #8
   32520:	ldr	r4, [r3, ip]
   32524:	mov	r2, sp
   32528:	ldr	r3, [r4]
   3252c:	str	r3, [sp, #4]
   32530:	bl	26ab4 <__read_chk@plt+0x20630>
   32534:	cmp	r0, #0
   32538:	bne	3255c <__read_chk@plt+0x2c0d8>
   3253c:	ldr	r2, [sp, #4]
   32540:	ldr	r3, [r4]
   32544:	ldr	r0, [sp]
   32548:	cmp	r2, r3
   3254c:	bne	32558 <__read_chk@plt+0x2c0d4>
   32550:	add	sp, sp, #8
   32554:	pop	{r4, pc}
   32558:	bl	5d64 <__stack_chk_fail@plt>
   3255c:	bl	25854 <__read_chk@plt+0x1f3d0>
   32560:	ldr	r1, [pc, #28]	; 32584 <__read_chk@plt+0x2c100>
   32564:	add	r1, pc, r1
   32568:	add	r1, r1, #16
   3256c:	mov	r2, r0
   32570:	ldr	r0, [pc, #16]	; 32588 <__read_chk@plt+0x2c104>
   32574:	add	r0, pc, r0
   32578:	bl	3dae8 <__read_chk@plt+0x37664>
   3257c:	andeq	lr, r8, r8, ror #7
   32580:	andeq	r0, r0, r8, asr #11
   32584:	andeq	r5, r5, r0, lsl #23
   32588:	strdeq	r4, [r5], -r0
   3258c:	push	{r3, lr}
   32590:	bl	26914 <__read_chk@plt+0x20490>
   32594:	subs	r3, r0, #0
   32598:	beq	325ac <__read_chk@plt+0x2c128>
   3259c:	cmn	r3, #9
   325a0:	bne	325b4 <__read_chk@plt+0x2c130>
   325a4:	mov	r0, #0
   325a8:	pop	{r3, pc}
   325ac:	mov	r0, #1
   325b0:	pop	{r3, pc}
   325b4:	bl	25854 <__read_chk@plt+0x1f3d0>
   325b8:	ldr	r1, [pc, #20]	; 325d4 <__read_chk@plt+0x2c150>
   325bc:	add	r1, pc, r1
   325c0:	add	r1, r1, #36	; 0x24
   325c4:	mov	r2, r0
   325c8:	ldr	r0, [pc, #8]	; 325d8 <__read_chk@plt+0x2c154>
   325cc:	add	r0, pc, r0
   325d0:	bl	3dae8 <__read_chk@plt+0x37664>
   325d4:	andeq	r5, r5, r8, lsr #22
   325d8:	muleq	r5, r8, r6
   325dc:	push	{r3, lr}
   325e0:	bl	2e1cc <__read_chk@plt+0x27d48>
   325e4:	subs	r3, r0, #0
   325e8:	bne	325f4 <__read_chk@plt+0x2c170>
   325ec:	mov	r0, r3
   325f0:	pop	{r3, pc}
   325f4:	bl	25854 <__read_chk@plt+0x1f3d0>
   325f8:	ldr	r1, [pc, #28]	; 3261c <__read_chk@plt+0x2c198>
   325fc:	add	r1, pc, r1
   32600:	add	r1, r1, #56	; 0x38
   32604:	mov	r2, r0
   32608:	ldr	r0, [pc, #16]	; 32620 <__read_chk@plt+0x2c19c>
   3260c:	add	r0, pc, r0
   32610:	bl	4005c <__read_chk@plt+0x39bd8>
   32614:	mvn	r0, #0
   32618:	pop	{r3, pc}
   3261c:	andeq	r5, r5, r8, ror #21
   32620:	andeq	r4, r5, r8, asr r6
   32624:	push	{r3, lr}
   32628:	bl	325dc <__read_chk@plt+0x2c158>
   3262c:	cmn	r0, #1
   32630:	popne	{r3, pc}
   32634:	ldr	r1, [pc, #16]	; 3264c <__read_chk@plt+0x2c1c8>
   32638:	ldr	r0, [pc, #16]	; 32650 <__read_chk@plt+0x2c1cc>
   3263c:	add	r1, pc, r1
   32640:	add	r0, pc, r0
   32644:	add	r1, r1, #72	; 0x48
   32648:	bl	3dae8 <__read_chk@plt+0x37664>
   3264c:	andeq	r5, r5, r8, lsr #21
   32650:	muleq	r5, r0, sl
   32654:	push	{r3, lr}
   32658:	bl	26afc <__read_chk@plt+0x20678>
   3265c:	subs	r3, r0, #0
   32660:	beq	32674 <__read_chk@plt+0x2c1f0>
   32664:	cmn	r3, #3
   32668:	bne	3267c <__read_chk@plt+0x2c1f8>
   3266c:	mvn	r0, #0
   32670:	pop	{r3, pc}
   32674:	mov	r0, r3
   32678:	pop	{r3, pc}
   3267c:	bl	25854 <__read_chk@plt+0x1f3d0>
   32680:	ldr	r1, [pc, #20]	; 3269c <__read_chk@plt+0x2c218>
   32684:	add	r1, pc, r1
   32688:	add	r1, r1, #84	; 0x54
   3268c:	mov	r2, r0
   32690:	ldr	r0, [pc, #8]	; 326a0 <__read_chk@plt+0x2c21c>
   32694:	add	r0, pc, r0
   32698:	bl	3dae8 <__read_chk@plt+0x37664>
   3269c:	andeq	r5, r5, r0, ror #20
   326a0:	ldrdeq	r4, [r5], -r0
   326a4:	push	{r3, lr}
   326a8:	bl	32654 <__read_chk@plt+0x2c1d0>
   326ac:	cmn	r0, #1
   326b0:	popne	{r3, pc}
   326b4:	ldr	r1, [pc, #16]	; 326cc <__read_chk@plt+0x2c248>
   326b8:	ldr	r0, [pc, #16]	; 326d0 <__read_chk@plt+0x2c24c>
   326bc:	add	r1, pc, r1
   326c0:	add	r0, pc, r0
   326c4:	add	r1, r1, #104	; 0x68
   326c8:	bl	3dae8 <__read_chk@plt+0x37664>
   326cc:	andeq	r5, r5, r8, lsr #20
   326d0:	andeq	r5, r5, r0, lsl sl
   326d4:	push	{r3, lr}
   326d8:	bl	26c94 <__read_chk@plt+0x20810>
   326dc:	subs	r3, r0, #0
   326e0:	beq	326f4 <__read_chk@plt+0x2c270>
   326e4:	cmn	r3, #3
   326e8:	bne	326fc <__read_chk@plt+0x2c278>
   326ec:	mvn	r0, #0
   326f0:	pop	{r3, pc}
   326f4:	mov	r0, r3
   326f8:	pop	{r3, pc}
   326fc:	bl	25854 <__read_chk@plt+0x1f3d0>
   32700:	ldr	r1, [pc, #20]	; 3271c <__read_chk@plt+0x2c298>
   32704:	add	r1, pc, r1
   32708:	add	r1, r1, #120	; 0x78
   3270c:	mov	r2, r0
   32710:	ldr	r0, [pc, #8]	; 32720 <__read_chk@plt+0x2c29c>
   32714:	add	r0, pc, r0
   32718:	bl	3dae8 <__read_chk@plt+0x37664>
   3271c:	andeq	r5, r5, r0, ror #19
   32720:	andeq	r4, r5, r0, asr r5
   32724:	push	{r3, lr}
   32728:	bl	326d4 <__read_chk@plt+0x2c250>
   3272c:	cmn	r0, #1
   32730:	popne	{r3, pc}
   32734:	ldr	r1, [pc, #16]	; 3274c <__read_chk@plt+0x2c2c8>
   32738:	ldr	r0, [pc, #16]	; 32750 <__read_chk@plt+0x2c2cc>
   3273c:	add	r1, pc, r1
   32740:	add	r0, pc, r0
   32744:	add	r1, r1, #144	; 0x90
   32748:	bl	3dae8 <__read_chk@plt+0x37664>
   3274c:	andeq	r5, r5, r8, lsr #19
   32750:	muleq	r5, r0, r9
   32754:	ldr	ip, [pc, #340]	; 328b0 <__read_chk@plt+0x2c42c>
   32758:	mov	r3, #128	; 0x80
   3275c:	push	{r4, r5, r6, r7, lr}
   32760:	add	ip, pc, ip
   32764:	ldr	lr, [pc, #328]	; 328b4 <__read_chk@plt+0x2c430>
   32768:	sub	sp, sp, #188	; 0xbc
   3276c:	mov	r2, r3
   32770:	add	r4, sp, #20
   32774:	mov	r6, r0
   32778:	mov	r7, r1
   3277c:	ldr	r5, [ip, lr]
   32780:	mov	r1, #0
   32784:	str	r3, [sp, #16]
   32788:	mov	r0, r4
   3278c:	ldr	r3, [r5]
   32790:	str	r3, [sp, #180]	; 0xb4
   32794:	bl	5944 <memset@plt>
   32798:	cmp	r7, #0
   3279c:	mov	r0, r6
   327a0:	mov	r1, r4
   327a4:	add	r2, sp, #16
   327a8:	beq	327f8 <__read_chk@plt+0x2c374>
   327ac:	bl	6340 <getsockname@plt>
   327b0:	cmp	r0, #0
   327b4:	blt	3286c <__read_chk@plt+0x2c3e8>
   327b8:	ldrh	r2, [sp, #20]
   327bc:	cmp	r2, #10
   327c0:	moveq	r1, #28
   327c4:	streq	r1, [sp, #16]
   327c8:	beq	3282c <__read_chk@plt+0x2c3a8>
   327cc:	movw	r3, #65527	; 0xfff7
   327d0:	and	r3, r2, r3
   327d4:	cmp	r3, #2
   327d8:	movne	r0, #0
   327dc:	beq	32828 <__read_chk@plt+0x2c3a4>
   327e0:	ldr	r2, [sp, #180]	; 0xb4
   327e4:	ldr	r3, [r5]
   327e8:	cmp	r2, r3
   327ec:	bne	32890 <__read_chk@plt+0x2c40c>
   327f0:	add	sp, sp, #188	; 0xbc
   327f4:	pop	{r4, r5, r6, r7, pc}
   327f8:	bl	57b8 <getpeername@plt>
   327fc:	cmp	r0, #0
   32800:	bge	327b8 <__read_chk@plt+0x2c334>
   32804:	bl	6214 <__errno_location@plt>
   32808:	ldr	r0, [r0]
   3280c:	bl	5740 <strerror@plt>
   32810:	mov	r1, r0
   32814:	ldr	r0, [pc, #156]	; 328b8 <__read_chk@plt+0x2c434>
   32818:	add	r0, pc, r0
   3281c:	bl	401e0 <__read_chk@plt+0x39d5c>
   32820:	mvn	r0, #0
   32824:	b	327e0 <__read_chk@plt+0x2c35c>
   32828:	ldr	r1, [sp, #16]
   3282c:	mov	r2, #0
   32830:	mov	r0, r4
   32834:	mov	lr, #32
   32838:	mov	ip, #2
   3283c:	mov	r3, r2
   32840:	add	r4, sp, #148	; 0x94
   32844:	str	lr, [sp, #4]
   32848:	str	r4, [sp]
   3284c:	str	ip, [sp, #8]
   32850:	bl	5e6c <getnameinfo@plt>
   32854:	subs	r1, r0, #0
   32858:	bne	32894 <__read_chk@plt+0x2c410>
   3285c:	mov	r0, r4
   32860:	mov	r2, #10
   32864:	bl	559c <strtol@plt>
   32868:	b	327e0 <__read_chk@plt+0x2c35c>
   3286c:	bl	6214 <__errno_location@plt>
   32870:	ldr	r0, [r0]
   32874:	bl	5740 <strerror@plt>
   32878:	mov	r1, r0
   3287c:	ldr	r0, [pc, #56]	; 328bc <__read_chk@plt+0x2c438>
   32880:	add	r0, pc, r0
   32884:	bl	4005c <__read_chk@plt+0x39bd8>
   32888:	mov	r0, #0
   3288c:	b	327e0 <__read_chk@plt+0x2c35c>
   32890:	bl	5d64 <__stack_chk_fail@plt>
   32894:	bl	4c4dc <__read_chk@plt+0x46058>
   32898:	ldr	r1, [pc, #32]	; 328c0 <__read_chk@plt+0x2c43c>
   3289c:	add	r1, pc, r1
   328a0:	mov	r2, r0
   328a4:	ldr	r0, [pc, #24]	; 328c4 <__read_chk@plt+0x2c440>
   328a8:	add	r0, pc, r0
   328ac:	bl	3dae8 <__read_chk@plt+0x37664>
   328b0:	muleq	r8, ip, r1
   328b4:	andeq	r0, r0, r8, asr #11
   328b8:	andeq	r5, r5, r0, asr #19
   328bc:	andeq	r5, r5, ip, lsr r9
   328c0:	andeq	r5, r5, ip, ror #17
   328c4:	andeq	r5, r5, ip, asr #18
   328c8:	ldr	r3, [pc, #180]	; 32984 <__read_chk@plt+0x2c500>
   328cc:	ldr	r2, [pc, #180]	; 32988 <__read_chk@plt+0x2c504>
   328d0:	add	r3, pc, r3
   328d4:	push	{r4, r5, r6, r7, r8, lr}
   328d8:	mov	r5, r0
   328dc:	ldr	r4, [r3, r2]
   328e0:	sub	sp, sp, #8
   328e4:	ldrh	r0, [r0]
   328e8:	mov	r6, r1
   328ec:	ldr	r3, [r4]
   328f0:	cmp	r0, #10
   328f4:	str	r3, [sp, #4]
   328f8:	beq	32914 <__read_chk@plt+0x2c490>
   328fc:	ldr	r2, [sp, #4]
   32900:	ldr	r3, [r4]
   32904:	cmp	r2, r3
   32908:	bne	32980 <__read_chk@plt+0x2c4fc>
   3290c:	add	sp, sp, #8
   32910:	pop	{r4, r5, r6, r7, r8, pc}
   32914:	ldr	r3, [r5, #8]
   32918:	cmp	r3, #0
   3291c:	bne	328fc <__read_chk@plt+0x2c478>
   32920:	ldr	r7, [r5, #12]
   32924:	cmp	r7, #0
   32928:	bne	328fc <__read_chk@plt+0x2c478>
   3292c:	ldr	r3, [r5, #16]
   32930:	cmn	r3, #65536	; 0x10000
   32934:	bne	328fc <__read_chk@plt+0x2c478>
   32938:	ldr	r0, [pc, #76]	; 3298c <__read_chk@plt+0x2c508>
   3293c:	mov	r8, #16
   32940:	add	r0, pc, r0
   32944:	bl	402b0 <__read_chk@plt+0x39e2c>
   32948:	ldr	r0, [r5, #20]
   3294c:	mov	r1, r7
   32950:	mov	r2, r8
   32954:	ldrh	r7, [r5, #2]
   32958:	str	r0, [sp]
   3295c:	mov	r0, r5
   32960:	bl	5944 <memset@plt>
   32964:	ldr	r0, [sp]
   32968:	mov	r3, #2
   3296c:	strh	r3, [r5]
   32970:	str	r8, [r6]
   32974:	strh	r7, [r5, #2]
   32978:	str	r0, [r5, #4]
   3297c:	b	328fc <__read_chk@plt+0x2c478>
   32980:	bl	5d64 <__stack_chk_fail@plt>
   32984:	andeq	lr, r8, ip, lsr #32
   32988:	andeq	r0, r0, r8, asr #11
   3298c:	andeq	r5, r5, r0, ror #17
   32990:	ldr	ip, [pc, #364]	; 32b04 <__read_chk@plt+0x2c680>
   32994:	mov	r3, #128	; 0x80
   32998:	push	{r4, r5, r6, r7, r8, r9, lr}
   3299c:	add	ip, pc, ip
   329a0:	ldr	lr, [pc, #352]	; 32b08 <__read_chk@plt+0x2c684>
   329a4:	sub	sp, sp, #1184	; 0x4a0
   329a8:	sub	sp, sp, #4
   329ac:	mov	r8, r2
   329b0:	add	r5, sp, #32
   329b4:	mov	r2, r3
   329b8:	ldr	r6, [ip, lr]
   329bc:	sub	r4, r5, #8
   329c0:	str	r3, [sp, #20]
   329c4:	mov	r9, r1
   329c8:	mov	r7, r0
   329cc:	mov	r1, #0
   329d0:	ldr	r3, [r6]
   329d4:	mov	r0, r4
   329d8:	str	r3, [sp, #1180]	; 0x49c
   329dc:	bl	5944 <memset@plt>
   329e0:	cmp	r9, #0
   329e4:	sub	r9, r5, #12
   329e8:	mov	r0, r7
   329ec:	mov	r1, r4
   329f0:	mov	r2, r9
   329f4:	beq	32a58 <__read_chk@plt+0x2c5d4>
   329f8:	bl	57b8 <getpeername@plt>
   329fc:	cmp	r0, #0
   32a00:	bne	32a38 <__read_chk@plt+0x2c5b4>
   32a04:	movw	r7, #64376	; 0xfb78
   32a08:	add	r2, sp, #1184	; 0x4a0
   32a0c:	movt	r7, #65535	; 0xffff
   32a10:	ldrh	r2, [r2, r7]
   32a14:	uxth	r3, r2
   32a18:	cmp	r3, #10
   32a1c:	beq	32ab0 <__read_chk@plt+0x2c62c>
   32a20:	cmp	r3, #2
   32a24:	beq	32a74 <__read_chk@plt+0x2c5f0>
   32a28:	cmp	r3, #10
   32a2c:	beq	32a74 <__read_chk@plt+0x2c5f0>
   32a30:	cmp	r3, #1
   32a34:	beq	32a68 <__read_chk@plt+0x2c5e4>
   32a38:	mov	r0, #0
   32a3c:	ldr	r2, [sp, #1180]	; 0x49c
   32a40:	ldr	r3, [r6]
   32a44:	cmp	r2, r3
   32a48:	bne	32b00 <__read_chk@plt+0x2c67c>
   32a4c:	add	sp, sp, #1184	; 0x4a0
   32a50:	add	sp, sp, #4
   32a54:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32a58:	bl	6340 <getsockname@plt>
   32a5c:	cmp	r0, #0
   32a60:	beq	32a04 <__read_chk@plt+0x2c580>
   32a64:	b	32a38 <__read_chk@plt+0x2c5b4>
   32a68:	sub	r0, r5, #6
   32a6c:	bl	49400 <__read_chk@plt+0x42f7c>
   32a70:	b	32a3c <__read_chk@plt+0x2c5b8>
   32a74:	add	r5, sp, #152	; 0x98
   32a78:	mov	r0, r4
   32a7c:	ldr	r1, [sp, #20]
   32a80:	mov	r4, #0
   32a84:	str	r8, [sp, #8]
   32a88:	mov	r2, r5
   32a8c:	str	r4, [sp]
   32a90:	movw	r3, #1025	; 0x401
   32a94:	str	r4, [sp, #4]
   32a98:	bl	5e6c <getnameinfo@plt>
   32a9c:	cmp	r0, r4
   32aa0:	bne	32ad4 <__read_chk@plt+0x2c650>
   32aa4:	mov	r0, r5
   32aa8:	bl	49400 <__read_chk@plt+0x42f7c>
   32aac:	b	32a3c <__read_chk@plt+0x2c5b8>
   32ab0:	mov	r1, r9
   32ab4:	mov	r0, r4
   32ab8:	mov	r3, #28
   32abc:	str	r3, [sp, #20]
   32ac0:	bl	328c8 <__read_chk@plt+0x2c444>
   32ac4:	add	r2, sp, #1184	; 0x4a0
   32ac8:	ldrh	r7, [r2, r7]
   32acc:	uxth	r3, r7
   32ad0:	b	32a20 <__read_chk@plt+0x2c59c>
   32ad4:	bl	4c4dc <__read_chk@plt+0x46058>
   32ad8:	ldr	r1, [pc, #44]	; 32b0c <__read_chk@plt+0x2c688>
   32adc:	mov	r2, r8
   32ae0:	add	r1, pc, r1
   32ae4:	add	r1, r1, #16
   32ae8:	mov	r3, r0
   32aec:	ldr	r0, [pc, #28]	; 32b10 <__read_chk@plt+0x2c68c>
   32af0:	add	r0, pc, r0
   32af4:	bl	4005c <__read_chk@plt+0x39bd8>
   32af8:	mov	r0, r4
   32afc:	b	32a3c <__read_chk@plt+0x2c5b8>
   32b00:	bl	5d64 <__stack_chk_fail@plt>
   32b04:	andeq	sp, r8, r0, ror #30
   32b08:	andeq	r0, r0, r8, asr #11
   32b0c:	andeq	r5, r5, r8, lsr #13
   32b10:	andeq	r5, r5, r8, asr r7
   32b14:	mov	r1, #1
   32b18:	push	{r3, lr}
   32b1c:	mov	r2, r1
   32b20:	bl	32990 <__read_chk@plt+0x2c50c>
   32b24:	cmp	r0, #0
   32b28:	popne	{r3, pc}
   32b2c:	ldr	r0, [pc, #8]	; 32b3c <__read_chk@plt+0x2c6b8>
   32b30:	pop	{r3, lr}
   32b34:	add	r0, pc, r0
   32b38:	b	49400 <__read_chk@plt+0x42f7c>
   32b3c:	andeq	ip, r4, r4, asr #20
   32b40:	push	{r3, lr}
   32b44:	mov	r1, #0
   32b48:	mov	r2, #1
   32b4c:	bl	32990 <__read_chk@plt+0x2c50c>
   32b50:	cmp	r0, #0
   32b54:	popne	{r3, pc}
   32b58:	ldr	r0, [pc, #8]	; 32b68 <__read_chk@plt+0x2c6e4>
   32b5c:	pop	{r3, lr}
   32b60:	add	r0, pc, r0
   32b64:	b	49400 <__read_chk@plt+0x42f7c>
   32b68:	andeq	ip, r4, r8, lsl sl
   32b6c:	ldr	r3, [pc, #168]	; 32c1c <__read_chk@plt+0x2c798>
   32b70:	mov	r1, #0
   32b74:	ldr	ip, [pc, #164]	; 32c20 <__read_chk@plt+0x2c79c>
   32b78:	mov	r2, #8
   32b7c:	add	r3, pc, r3
   32b80:	push	{r4, r5, lr}
   32b84:	sub	sp, sp, #1024	; 0x400
   32b88:	ldr	r4, [r3, ip]
   32b8c:	sub	sp, sp, #12
   32b90:	ldr	r3, [r4]
   32b94:	str	r3, [sp, #1028]	; 0x404
   32b98:	bl	32990 <__read_chk@plt+0x2c50c>
   32b9c:	cmp	r0, #0
   32ba0:	beq	32bc0 <__read_chk@plt+0x2c73c>
   32ba4:	ldr	r2, [sp, #1028]	; 0x404
   32ba8:	ldr	r3, [r4]
   32bac:	cmp	r2, r3
   32bb0:	bne	32c18 <__read_chk@plt+0x2c794>
   32bb4:	add	sp, sp, #1024	; 0x400
   32bb8:	add	sp, sp, #12
   32bbc:	pop	{r4, r5, pc}
   32bc0:	movw	r1, #1025	; 0x401
   32bc4:	mov	r0, sp
   32bc8:	bl	5ed8 <gethostname@plt>
   32bcc:	cmn	r0, #1
   32bd0:	beq	32be0 <__read_chk@plt+0x2c75c>
   32bd4:	mov	r0, sp
   32bd8:	bl	49400 <__read_chk@plt+0x42f7c>
   32bdc:	b	32ba4 <__read_chk@plt+0x2c720>
   32be0:	bl	6214 <__errno_location@plt>
   32be4:	ldr	r0, [r0]
   32be8:	bl	5740 <strerror@plt>
   32bec:	ldr	r1, [pc, #48]	; 32c24 <__read_chk@plt+0x2c7a0>
   32bf0:	add	r1, pc, r1
   32bf4:	add	r1, r1, #36	; 0x24
   32bf8:	mov	r2, r0
   32bfc:	ldr	r0, [pc, #36]	; 32c28 <__read_chk@plt+0x2c7a4>
   32c00:	add	r0, pc, r0
   32c04:	bl	40178 <__read_chk@plt+0x39cf4>
   32c08:	ldr	r0, [pc, #28]	; 32c2c <__read_chk@plt+0x2c7a8>
   32c0c:	add	r0, pc, r0
   32c10:	bl	49400 <__read_chk@plt+0x42f7c>
   32c14:	b	32ba4 <__read_chk@plt+0x2c720>
   32c18:	bl	5d64 <__stack_chk_fail@plt>
   32c1c:	andeq	sp, r8, r0, lsl #27
   32c20:	andeq	r0, r0, r8, asr #11
   32c24:	muleq	r5, r8, r5
   32c28:	andeq	r5, r5, r8, ror #12
   32c2c:	andeq	ip, r4, ip, ror #18
   32c30:	mov	r1, #0
   32c34:	b	32754 <__read_chk@plt+0x2c2d0>
   32c38:	mov	r1, #1
   32c3c:	b	32754 <__read_chk@plt+0x2c2d0>
   32c40:	ldr	r3, [pc, #104]	; 32cb0 <__read_chk@plt+0x2c82c>
   32c44:	push	{r4, r5}
   32c48:	add	r3, pc, r3
   32c4c:	ldr	r5, [r3]
   32c50:	cmp	r5, #0
   32c54:	beq	32ca8 <__read_chk@plt+0x2c824>
   32c58:	ldr	r2, [r3, #4]
   32c5c:	mov	r0, #0
   32c60:	add	r5, r2, r5, lsl #2
   32c64:	ldr	r3, [r2], #4
   32c68:	cmp	r3, #0
   32c6c:	beq	32c98 <__read_chk@plt+0x2c814>
   32c70:	ldr	r4, [r3, #28]
   32c74:	ldr	ip, [r3, #24]
   32c78:	ldr	r1, [r3, #32]
   32c7c:	cmp	r4, ip
   32c80:	movge	r3, r4
   32c84:	movlt	r3, ip
   32c88:	cmp	r3, r1
   32c8c:	movlt	r3, r1
   32c90:	cmp	r0, r3
   32c94:	movlt	r0, r3
   32c98:	cmp	r2, r5
   32c9c:	bne	32c64 <__read_chk@plt+0x2c7e0>
   32ca0:	pop	{r4, r5}
   32ca4:	bx	lr
   32ca8:	mov	r0, r5
   32cac:	b	32ca0 <__read_chk@plt+0x2c81c>
   32cb0:	andeq	lr, r8, r0, lsl #22
   32cb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32cb8:	sub	sp, sp, #12
   32cbc:	ldr	ip, [pc, #348]	; 32e20 <__read_chk@plt+0x2c99c>
   32cc0:	mov	r7, r3
   32cc4:	ldr	r3, [sp, #48]	; 0x30
   32cc8:	mov	r6, r2
   32ccc:	add	ip, pc, ip
   32cd0:	mov	r4, r1
   32cd4:	mov	r5, r0
   32cd8:	ldr	sl, [sp, #52]	; 0x34
   32cdc:	str	r3, [sp, #4]
   32ce0:	ldr	r3, [ip, #8]
   32ce4:	ldr	r8, [sp, #56]	; 0x38
   32ce8:	cmp	r3, r7
   32cec:	movlt	r3, r7
   32cf0:	cmp	r3, r2
   32cf4:	movlt	r3, r2
   32cf8:	cmp	r3, r1
   32cfc:	strge	r3, [ip, #8]
   32d00:	strlt	r1, [ip, #8]
   32d04:	cmp	r1, #0
   32d08:	blt	32d1c <__read_chk@plt+0x2c898>
   32d0c:	mov	r0, r1
   32d10:	mov	r2, #1
   32d14:	mov	r1, #2
   32d18:	bl	59b0 <fcntl@plt>
   32d1c:	mvn	fp, r6
   32d20:	lsr	fp, fp, #31
   32d24:	cmp	r6, r4
   32d28:	moveq	r3, #0
   32d2c:	andne	r3, fp, #1
   32d30:	cmp	r3, #0
   32d34:	bne	32df4 <__read_chk@plt+0x2c970>
   32d38:	mvn	r9, r7
   32d3c:	lsr	r9, r9, #31
   32d40:	cmp	r7, r4
   32d44:	moveq	r2, #0
   32d48:	andne	r2, r9, #1
   32d4c:	cmp	r2, #0
   32d50:	beq	32d6c <__read_chk@plt+0x2c8e8>
   32d54:	cmp	r7, r6
   32d58:	beq	32de8 <__read_chk@plt+0x2c964>
   32d5c:	mov	r0, r7
   32d60:	mov	r1, #2
   32d64:	mov	r2, #1
   32d68:	bl	59b0 <fcntl@plt>
   32d6c:	cmp	r4, r6
   32d70:	str	r4, [r5, #24]
   32d74:	str	r6, [r5, #28]
   32d78:	moveq	r2, r4
   32d7c:	beq	32d84 <__read_chk@plt+0x2c900>
   32d80:	mvn	r2, #0
   32d84:	ldr	r3, [sp, #4]
   32d88:	cmp	r8, #0
   32d8c:	str	r2, [r5, #36]	; 0x24
   32d90:	str	r7, [r5, #32]
   32d94:	str	r3, [r5, #228]	; 0xe4
   32d98:	str	r8, [r5, #44]	; 0x2c
   32d9c:	bne	32e08 <__read_chk@plt+0x2c984>
   32da0:	cmp	sl, #0
   32da4:	beq	32de0 <__read_chk@plt+0x2c95c>
   32da8:	cmp	r4, #0
   32dac:	blt	32db8 <__read_chk@plt+0x2c934>
   32db0:	mov	r0, r4
   32db4:	bl	4c340 <__read_chk@plt+0x45ebc>
   32db8:	cmp	fp, #0
   32dbc:	beq	32dc8 <__read_chk@plt+0x2c944>
   32dc0:	mov	r0, r6
   32dc4:	bl	4c340 <__read_chk@plt+0x45ebc>
   32dc8:	cmp	r9, #0
   32dcc:	beq	32de0 <__read_chk@plt+0x2c95c>
   32dd0:	mov	r0, r7
   32dd4:	add	sp, sp, #12
   32dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32ddc:	b	4c340 <__read_chk@plt+0x45ebc>
   32de0:	add	sp, sp, #12
   32de4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32de8:	str	r4, [r5, #24]
   32dec:	str	r7, [r5, #28]
   32df0:	b	32d80 <__read_chk@plt+0x2c8fc>
   32df4:	mov	r0, r6
   32df8:	mov	r1, #2
   32dfc:	mov	r2, #1
   32e00:	bl	59b0 <fcntl@plt>
   32e04:	b	32d38 <__read_chk@plt+0x2c8b4>
   32e08:	ldr	r0, [pc, #20]	; 32e24 <__read_chk@plt+0x2c9a0>
   32e0c:	mov	r2, r4
   32e10:	ldr	r1, [r5, #4]
   32e14:	add	r0, pc, r0
   32e18:	bl	40248 <__read_chk@plt+0x39dc4>
   32e1c:	b	32da0 <__read_chk@plt+0x2c91c>
   32e20:	andeq	lr, r8, ip, ror sl
   32e24:	andeq	r5, r5, r4, lsr r6
   32e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32e2c:	sub	sp, sp, #1072	; 0x430
   32e30:	ldr	r5, [pc, #668]	; 330d4 <__read_chk@plt+0x2cc50>
   32e34:	sub	sp, sp, #12
   32e38:	ldr	r3, [pc, #664]	; 330d8 <__read_chk@plt+0x2cc54>
   32e3c:	mov	r4, r0
   32e40:	add	r5, pc, r5
   32e44:	ldr	r0, [r0, #36]	; 0x24
   32e48:	mov	r6, r1
   32e4c:	ldr	r3, [r5, r3]
   32e50:	str	r3, [sp, #44]	; 0x2c
   32e54:	ldr	r3, [r3]
   32e58:	str	r3, [sp, #1076]	; 0x434
   32e5c:	bl	32b40 <__read_chk@plt+0x2c6bc>
   32e60:	mov	sl, r0
   32e64:	ldr	r0, [r4, #36]	; 0x24
   32e68:	cmn	r0, #1
   32e6c:	moveq	fp, #65536	; 0x10000
   32e70:	beq	32e80 <__read_chk@plt+0x2c9fc>
   32e74:	bl	32c38 <__read_chk@plt+0x2c7b4>
   32e78:	mov	fp, r0
   32e7c:	ldr	r0, [r4, #36]	; 0x24
   32e80:	bl	32b14 <__read_chk@plt+0x2c690>
   32e84:	mov	r7, r0
   32e88:	ldr	r0, [r4, #36]	; 0x24
   32e8c:	bl	32c30 <__read_chk@plt+0x2c7ac>
   32e90:	cmn	r0, #1
   32e94:	mov	r8, r0
   32e98:	beq	330b0 <__read_chk@plt+0x2cc2c>
   32e9c:	ldr	r3, [pc, #568]	; 330dc <__read_chk@plt+0x2cc58>
   32ea0:	add	r9, sp, #52	; 0x34
   32ea4:	str	r6, [sp, #4]
   32ea8:	mov	r1, #1024	; 0x400
   32eac:	add	r3, pc, r3
   32eb0:	str	r3, [sp]
   32eb4:	ldr	lr, [r4, #188]	; 0xbc
   32eb8:	mov	r3, r1
   32ebc:	mov	r2, #1
   32ec0:	mov	r0, r9
   32ec4:	str	lr, [sp, #8]
   32ec8:	ldr	lr, [r4, #184]	; 0xb8
   32ecc:	str	lr, [sp, #12]
   32ed0:	ldr	lr, [r4, #196]	; 0xc4
   32ed4:	str	r7, [sp, #20]
   32ed8:	str	r8, [sp, #24]
   32edc:	str	lr, [sp, #16]
   32ee0:	str	sl, [sp, #28]
   32ee4:	str	fp, [sp, #32]
   32ee8:	bl	60b8 <__snprintf_chk@plt>
   32eec:	ldr	r0, [r4, #200]	; 0xc8
   32ef0:	bl	55a8 <free@plt>
   32ef4:	mov	r0, r9
   32ef8:	bl	49400 <__read_chk@plt+0x42f7c>
   32efc:	ldr	r3, [pc, #476]	; 330e0 <__read_chk@plt+0x2cc5c>
   32f00:	str	r0, [r4, #200]	; 0xc8
   32f04:	ldr	r3, [r5, r3]
   32f08:	ldr	r3, [r3]
   32f0c:	cmp	r3, #0
   32f10:	ldr	r3, [pc, #460]	; 330e4 <__read_chk@plt+0x2cc60>
   32f14:	beq	3300c <__read_chk@plt+0x2cb88>
   32f18:	ldr	r5, [r5, r3]
   32f1c:	mov	r1, #90	; 0x5a
   32f20:	ldr	r0, [r5]
   32f24:	bl	468e8 <__read_chk@plt+0x40464>
   32f28:	ldr	r0, [r5]
   32f2c:	mov	r1, r6
   32f30:	bl	46a00 <__read_chk@plt+0x4057c>
   32f34:	ldr	r0, [r5]
   32f38:	ldr	r1, [r4, #4]
   32f3c:	bl	46958 <__read_chk@plt+0x404d4>
   32f40:	ldr	r0, [r5]
   32f44:	ldr	r1, [r4, #216]	; 0xd8
   32f48:	bl	46958 <__read_chk@plt+0x404d4>
   32f4c:	ldr	r0, [r5]
   32f50:	ldr	r1, [r4, #224]	; 0xe0
   32f54:	bl	46958 <__read_chk@plt+0x404d4>
   32f58:	ldr	r1, [pc, #392]	; 330e8 <__read_chk@plt+0x2cc64>
   32f5c:	mov	r0, r6
   32f60:	add	r1, pc, r1
   32f64:	bl	61d8 <strcmp@plt>
   32f68:	cmp	r0, #0
   32f6c:	beq	33078 <__read_chk@plt+0x2cbf4>
   32f70:	ldr	r1, [pc, #372]	; 330ec <__read_chk@plt+0x2cc68>
   32f74:	mov	r0, r6
   32f78:	add	r1, pc, r1
   32f7c:	bl	61d8 <strcmp@plt>
   32f80:	cmp	r0, #0
   32f84:	beq	32fa0 <__read_chk@plt+0x2cb1c>
   32f88:	ldr	r1, [pc, #352]	; 330f0 <__read_chk@plt+0x2cc6c>
   32f8c:	mov	r0, r6
   32f90:	add	r1, pc, r1
   32f94:	bl	61d8 <strcmp@plt>
   32f98:	cmp	r0, #0
   32f9c:	bne	33094 <__read_chk@plt+0x2cc10>
   32fa0:	ldr	r1, [r4, #184]	; 0xb8
   32fa4:	ldr	r0, [r5]
   32fa8:	bl	46a00 <__read_chk@plt+0x4057c>
   32fac:	ldr	r1, [pc, #320]	; 330f4 <__read_chk@plt+0x2cc70>
   32fb0:	mov	r0, r6
   32fb4:	add	r1, pc, r1
   32fb8:	bl	61d8 <strcmp@plt>
   32fbc:	cmp	r0, #0
   32fc0:	ldr	r0, [r5]
   32fc4:	bne	33060 <__read_chk@plt+0x2cbdc>
   32fc8:	ldr	r1, [pc, #296]	; 330f8 <__read_chk@plt+0x2cc74>
   32fcc:	add	r1, pc, r1
   32fd0:	bl	46a00 <__read_chk@plt+0x4057c>
   32fd4:	ldr	r0, [r5]
   32fd8:	bl	46b24 <__read_chk@plt+0x406a0>
   32fdc:	mov	r0, r7
   32fe0:	bl	55a8 <free@plt>
   32fe4:	mov	r0, sl
   32fe8:	bl	55a8 <free@plt>
   32fec:	ldr	r1, [sp, #44]	; 0x2c
   32ff0:	ldr	r2, [sp, #1076]	; 0x434
   32ff4:	ldr	r3, [r1]
   32ff8:	cmp	r2, r3
   32ffc:	bne	330d0 <__read_chk@plt+0x2cc4c>
   33000:	add	sp, sp, #1072	; 0x430
   33004:	add	sp, sp, #12
   33008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3300c:	ldr	r5, [r5, r3]
   33010:	mov	r1, #29
   33014:	ldr	r0, [r5]
   33018:	bl	468e8 <__read_chk@plt+0x40464>
   3301c:	ldr	r0, [r5]
   33020:	ldr	r1, [r4, #4]
   33024:	bl	46958 <__read_chk@plt+0x404d4>
   33028:	ldr	r0, [r5]
   3302c:	ldr	r1, [r4, #184]	; 0xb8
   33030:	bl	46a00 <__read_chk@plt+0x4057c>
   33034:	ldr	r0, [r5]
   33038:	ldr	r1, [r4, #196]	; 0xc4
   3303c:	bl	46958 <__read_chk@plt+0x404d4>
   33040:	ldr	r0, [r5]
   33044:	bl	4296c <__read_chk@plt+0x3c4e8>
   33048:	tst	r0, #2
   3304c:	beq	32fd4 <__read_chk@plt+0x2cb50>
   33050:	ldr	r1, [r4, #200]	; 0xc8
   33054:	ldr	r0, [r5]
   33058:	bl	46a00 <__read_chk@plt+0x4057c>
   3305c:	b	32fd4 <__read_chk@plt+0x2cb50>
   33060:	mov	r1, r7
   33064:	bl	46a00 <__read_chk@plt+0x4057c>
   33068:	mov	r1, r8
   3306c:	ldr	r0, [r5]
   33070:	bl	46958 <__read_chk@plt+0x404d4>
   33074:	b	32fd4 <__read_chk@plt+0x2cb50>
   33078:	ldr	r0, [r5]
   3307c:	ldr	r1, [r4, #184]	; 0xb8
   33080:	bl	46a00 <__read_chk@plt+0x4057c>
   33084:	ldr	r1, [r4, #196]	; 0xc4
   33088:	ldr	r0, [r5]
   3308c:	bl	46958 <__read_chk@plt+0x404d4>
   33090:	b	32fac <__read_chk@plt+0x2cb28>
   33094:	ldr	r1, [r4, #184]	; 0xb8
   33098:	ldr	r0, [r5]
   3309c:	bl	46a00 <__read_chk@plt+0x4057c>
   330a0:	mov	r1, fp
   330a4:	ldr	r0, [r5]
   330a8:	bl	46958 <__read_chk@plt+0x404d4>
   330ac:	b	32fac <__read_chk@plt+0x2cb28>
   330b0:	mov	r0, r7
   330b4:	add	r8, r8, #65536	; 0x10000
   330b8:	bl	55a8 <free@plt>
   330bc:	ldr	r0, [pc, #56]	; 330fc <__read_chk@plt+0x2cc78>
   330c0:	add	r0, pc, r0
   330c4:	bl	49400 <__read_chk@plt+0x42f7c>
   330c8:	mov	r7, r0
   330cc:	b	32e9c <__read_chk@plt+0x2ca18>
   330d0:	bl	5d64 <__stack_chk_fail@plt>
   330d4:			; <UNDEFINED> instruction: 0x0008dabc
   330d8:	andeq	r0, r0, r8, asr #11
   330dc:	andeq	r5, r5, r4, asr #11
   330e0:	andeq	r0, r0, ip, ror #12
   330e4:	muleq	r0, ip, r6
   330e8:	andeq	r5, r5, r8, ror #10
   330ec:	andeq	r5, r5, r0, ror #10
   330f0:	andeq	lr, r4, ip, lsl pc
   330f4:	strdeq	lr, [r4], -r8
   330f8:	andeq	ip, r4, r0, asr #28
   330fc:	andeq	r5, r5, r4, lsr #7
   33100:	ldr	r3, [pc, #232]	; 331f0 <__read_chk@plt+0x2cd6c>
   33104:	ldr	r2, [pc, #232]	; 331f4 <__read_chk@plt+0x2cd70>
   33108:	add	r3, pc, r3
   3310c:	push	{r4, r5, r6, r7, r8, lr}
   33110:	sub	sp, sp, #16384	; 0x4000
   33114:	ldr	r5, [r3, r2]
   33118:	sub	sp, sp, #8
   3311c:	add	r4, r0, #64	; 0x40
   33120:	add	r2, sp, #16384	; 0x4000
   33124:	mov	r6, r0
   33128:	mov	r7, r1
   3312c:	ldr	r3, [r5]
   33130:	mov	r0, r4
   33134:	str	r3, [r2, #4]
   33138:	bl	265d8 <__read_chk@plt+0x20154>
   3313c:	cmp	r0, r7
   33140:	bcs	33188 <__read_chk@plt+0x2cd04>
   33144:	mov	r0, r4
   33148:	add	r8, sp, #4
   3314c:	bl	265d8 <__read_chk@plt+0x20154>
   33150:	mov	r3, #16384	; 0x4000
   33154:	mov	r1, r8
   33158:	rsb	r2, r0, r7
   3315c:	ldr	r0, [r6, #24]
   33160:	cmp	r2, r3
   33164:	movcs	r2, r3
   33168:	bl	6484 <__read_chk@plt>
   3316c:	subs	r7, r0, #0
   33170:	blt	331b0 <__read_chk@plt+0x2cd2c>
   33174:	beq	331c4 <__read_chk@plt+0x2cd40>
   33178:	mov	r1, r8
   3317c:	mov	r2, r7
   33180:	mov	r0, r4
   33184:	bl	324d8 <__read_chk@plt+0x2c054>
   33188:	mov	r0, r4
   3318c:	bl	265d8 <__read_chk@plt+0x20154>
   33190:	add	r3, sp, #16384	; 0x4000
   33194:	ldr	r2, [r3, #4]
   33198:	ldr	r3, [r5]
   3319c:	cmp	r2, r3
   331a0:	bne	331ec <__read_chk@plt+0x2cd68>
   331a4:	add	sp, sp, #16384	; 0x4000
   331a8:	add	sp, sp, #8
   331ac:	pop	{r4, r5, r6, r7, r8, pc}
   331b0:	bl	6214 <__errno_location@plt>
   331b4:	ldr	r3, [r0]
   331b8:	cmp	r3, #4
   331bc:	cmpne	r3, #11
   331c0:	beq	33188 <__read_chk@plt+0x2cd04>
   331c4:	ldr	r0, [pc, #44]	; 331f8 <__read_chk@plt+0x2cd74>
   331c8:	mov	r3, r7
   331cc:	ldr	r1, [r6, #4]
   331d0:	add	r0, pc, r0
   331d4:	ldr	r2, [r6, #24]
   331d8:	bl	40248 <__read_chk@plt+0x39dc4>
   331dc:	mov	r0, r6
   331e0:	bl	40e68 <__read_chk@plt+0x3a9e4>
   331e4:	mov	r0, #0
   331e8:	b	33190 <__read_chk@plt+0x2cd0c>
   331ec:	bl	5d64 <__stack_chk_fail@plt>
   331f0:	strdeq	sp, [r8], -r4
   331f4:	andeq	r0, r0, r8, asr #11
   331f8:	andeq	r5, r5, r8, lsr #6
   331fc:	push	{r3, r4, r5, r6, r7, lr}
   33200:	mov	r4, r0
   33204:	ldr	r3, [pc, #384]	; 3338c <__read_chk@plt+0x2cf08>
   33208:	mov	r5, r2
   3320c:	ldr	r0, [pc, #380]	; 33390 <__read_chk@plt+0x2cf0c>
   33210:	add	r3, pc, r3
   33214:	ldr	r3, [r3, r0]
   33218:	ldr	r3, [r3]
   3321c:	cmp	r3, #0
   33220:	beq	33378 <__read_chk@plt+0x2cef4>
   33224:	ldr	r0, [r4, #24]
   33228:	cmn	r0, #1
   3322c:	beq	3323c <__read_chk@plt+0x2cdb8>
   33230:	ldr	r3, [r4, #308]	; 0x134
   33234:	cmp	r3, #0
   33238:	beq	332ac <__read_chk@plt+0x2ce28>
   3323c:	ldr	r0, [r4, #28]
   33240:	cmn	r0, #1
   33244:	popeq	{r3, r4, r5, r6, r7, pc}
   33248:	mov	r1, r5
   3324c:	bl	74c40 <__read_chk@plt+0x6e7bc>
   33250:	cmp	r0, #0
   33254:	popeq	{r3, r4, r5, r6, r7, pc}
   33258:	add	r5, r4, #104	; 0x68
   3325c:	mov	r0, r5
   33260:	bl	265d8 <__read_chk@plt+0x20154>
   33264:	cmp	r0, #0
   33268:	popeq	{r3, r4, r5, r6, r7, pc}
   3326c:	mov	r0, r5
   33270:	ldr	r7, [r4, #28]
   33274:	bl	26838 <__read_chk@plt+0x203b4>
   33278:	mov	r6, r0
   3327c:	mov	r0, r5
   33280:	bl	265d8 <__read_chk@plt+0x20154>
   33284:	mov	r1, r6
   33288:	mov	r2, r0
   3328c:	mov	r0, r7
   33290:	bl	610c <write@plt>
   33294:	subs	r1, r0, #0
   33298:	blt	33334 <__read_chk@plt+0x2ceb0>
   3329c:	beq	33348 <__read_chk@plt+0x2cec4>
   332a0:	mov	r0, r5
   332a4:	pop	{r3, r4, r5, r6, r7, lr}
   332a8:	b	326a4 <__read_chk@plt+0x2c220>
   332ac:	bl	74c40 <__read_chk@plt+0x6e7bc>
   332b0:	cmp	r0, #0
   332b4:	beq	3323c <__read_chk@plt+0x2cdb8>
   332b8:	ldr	r3, [r4, #12]
   332bc:	cmp	r3, #1
   332c0:	bhi	3323c <__read_chk@plt+0x2cdb8>
   332c4:	mov	r0, r4
   332c8:	mov	r1, #4
   332cc:	bl	33100 <__read_chk@plt+0x2cc7c>
   332d0:	cmp	r0, #3
   332d4:	popls	{r3, r4, r5, r6, r7, pc}
   332d8:	add	r0, r4, #64	; 0x40
   332dc:	bl	26838 <__read_chk@plt+0x203b4>
   332e0:	bl	4d8a8 <__read_chk@plt+0x47424>
   332e4:	cmp	r0, #262144	; 0x40000
   332e8:	bhi	33354 <__read_chk@plt+0x2ced0>
   332ec:	add	r6, r0, #4
   332f0:	mov	r0, r4
   332f4:	mov	r1, r6
   332f8:	bl	33100 <__read_chk@plt+0x2cc7c>
   332fc:	cmp	r6, r0
   33300:	pophi	{r3, r4, r5, r6, r7, pc}
   33304:	ldr	r3, [r4, #300]	; 0x12c
   33308:	mov	r0, r4
   3330c:	blx	r3
   33310:	cmp	r0, #0
   33314:	beq	3323c <__read_chk@plt+0x2cdb8>
   33318:	ldr	r0, [pc, #116]	; 33394 <__read_chk@plt+0x2cf10>
   3331c:	ldr	r1, [r4, #4]
   33320:	add	r0, pc, r0
   33324:	bl	401e0 <__read_chk@plt+0x39d5c>
   33328:	mov	r0, r4
   3332c:	pop	{r3, r4, r5, r6, r7, lr}
   33330:	b	414f0 <__read_chk@plt+0x3b06c>
   33334:	bl	6214 <__errno_location@plt>
   33338:	ldr	r3, [r0]
   3333c:	cmp	r3, #4
   33340:	cmpne	r3, #11
   33344:	popeq	{r3, r4, r5, r6, r7, pc}
   33348:	mov	r0, r4
   3334c:	pop	{r3, r4, r5, r6, r7, lr}
   33350:	b	414f0 <__read_chk@plt+0x3b06c>
   33354:	mov	r3, r0
   33358:	ldr	r0, [pc, #56]	; 33398 <__read_chk@plt+0x2cf14>
   3335c:	ldr	r1, [r4, #4]
   33360:	mov	r2, #262144	; 0x40000
   33364:	add	r0, pc, r0
   33368:	bl	40248 <__read_chk@plt+0x39dc4>
   3336c:	mov	r0, r4
   33370:	pop	{r3, r4, r5, r6, r7, lr}
   33374:	b	411d4 <__read_chk@plt+0x3ad50>
   33378:	ldr	r0, [pc, #28]	; 3339c <__read_chk@plt+0x2cf18>
   3337c:	ldr	r1, [pc, #28]	; 333a0 <__read_chk@plt+0x2cf1c>
   33380:	add	r0, pc, r0
   33384:	add	r1, pc, r1
   33388:	bl	3dae8 <__read_chk@plt+0x37664>
   3338c:	andeq	sp, r8, ip, ror #13
   33390:	andeq	r0, r0, ip, ror #12
   33394:	andeq	r5, r5, r0, asr #4
   33398:	ldrdeq	r5, [r5], -r8
   3339c:	andeq	r5, r5, r0, lsr #3
   333a0:	strdeq	r4, [r5], -r8
   333a4:	push	{r4, lr}
   333a8:	mov	r4, r0
   333ac:	ldr	r0, [r0]
   333b0:	bl	55a8 <free@plt>
   333b4:	ldr	r0, [r4, #12]
   333b8:	cmp	r0, #0
   333bc:	beq	333d0 <__read_chk@plt+0x2cf4c>
   333c0:	ldr	r3, [r0, #4]
   333c4:	cmp	r3, #1
   333c8:	beq	333e4 <__read_chk@plt+0x2cf60>
   333cc:	bl	5584 <freeaddrinfo@plt>
   333d0:	mov	r0, r4
   333d4:	mov	r1, #0
   333d8:	mov	r2, #16
   333dc:	pop	{r4, lr}
   333e0:	b	5944 <memset@plt>
   333e4:	bl	55a8 <free@plt>
   333e8:	b	333d0 <__read_chk@plt+0x2cf4c>
   333ec:	push	{r3, r4, r5, lr}
   333f0:	mov	r4, r0
   333f4:	ldr	r1, [r0, #4]
   333f8:	mov	r5, r2
   333fc:	ldr	r0, [pc, #20]	; 33418 <__read_chk@plt+0x2cf94>
   33400:	add	r0, pc, r0
   33404:	bl	402b0 <__read_chk@plt+0x39e2c>
   33408:	ldr	r0, [r4, #36]	; 0x24
   3340c:	mov	r1, r5
   33410:	pop	{r3, r4, r5, lr}
   33414:	b	74c00 <__read_chk@plt+0x6e77c>
   33418:	andeq	r5, r5, ip, ror r1
   3341c:	ldr	r0, [r0, #36]	; 0x24
   33420:	b	74c00 <__read_chk@plt+0x6e77c>
   33424:	push	{r3, r4, r5, lr}
   33428:	mov	r4, r0
   3342c:	add	r0, r0, #104	; 0x68
   33430:	mov	r5, r2
   33434:	bl	265d8 <__read_chk@plt+0x20154>
   33438:	cmp	r0, #0
   3343c:	beq	33450 <__read_chk@plt+0x2cfcc>
   33440:	ldr	r0, [r4, #36]	; 0x24
   33444:	mov	r1, r5
   33448:	pop	{r3, r4, r5, lr}
   3344c:	b	74c00 <__read_chk@plt+0x6e77c>
   33450:	mov	r0, r4
   33454:	pop	{r3, r4, r5, lr}
   33458:	b	414f0 <__read_chk@plt+0x3b06c>
   3345c:	push	{r4, r5, r6, r7, r8, lr}
   33460:	mov	r4, r0
   33464:	add	r0, r0, #64	; 0x40
   33468:	mov	r8, r1
   3346c:	mov	r7, r2
   33470:	bl	265d8 <__read_chk@plt+0x20154>
   33474:	ldr	r6, [pc, #80]	; 334cc <__read_chk@plt+0x2d048>
   33478:	add	r6, pc, r6
   3347c:	mov	r3, r6
   33480:	mov	r5, r0
   33484:	ldr	r0, [pc, #68]	; 334d0 <__read_chk@plt+0x2d04c>
   33488:	ldr	r3, [r6, r0]
   3348c:	ldr	r0, [r3]
   33490:	bl	440c4 <__read_chk@plt+0x3dc40>
   33494:	cmp	r5, r0
   33498:	bcc	334bc <__read_chk@plt+0x2d038>
   3349c:	add	r0, r4, #104	; 0x68
   334a0:	bl	265d8 <__read_chk@plt+0x20154>
   334a4:	cmp	r0, #0
   334a8:	popeq	{r4, r5, r6, r7, r8, pc}
   334ac:	ldr	r0, [r4, #36]	; 0x24
   334b0:	mov	r1, r7
   334b4:	pop	{r4, r5, r6, r7, r8, lr}
   334b8:	b	74c00 <__read_chk@plt+0x6e77c>
   334bc:	mov	r1, r8
   334c0:	ldr	r0, [r4, #36]	; 0x24
   334c4:	bl	74c00 <__read_chk@plt+0x6e77c>
   334c8:	b	3349c <__read_chk@plt+0x2d018>
   334cc:	andeq	sp, r8, r4, lsl #9
   334d0:	muleq	r0, ip, r6
   334d4:	ldr	r3, [pc, #492]	; 336c8 <__read_chk@plt+0x2d244>
   334d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   334dc:	mov	r4, r0
   334e0:	ldr	r0, [pc, #484]	; 336cc <__read_chk@plt+0x2d248>
   334e4:	add	r3, pc, r3
   334e8:	mov	r6, r2
   334ec:	mov	r7, r1
   334f0:	ldr	r5, [r3, r0]
   334f4:	ldr	r2, [r5]
   334f8:	cmp	r2, #0
   334fc:	beq	33590 <__read_chk@plt+0x2d10c>
   33500:	ldr	r8, [r4, #204]	; 0xcc
   33504:	ldr	r3, [r4, #12]
   33508:	cmp	r3, #0
   3350c:	bne	33518 <__read_chk@plt+0x2d094>
   33510:	cmp	r8, #0
   33514:	bne	335a8 <__read_chk@plt+0x2d124>
   33518:	ldr	r3, [r4, #16]
   3351c:	cmp	r3, #1
   33520:	bls	335f0 <__read_chk@plt+0x2d16c>
   33524:	ldr	r3, [r5]
   33528:	cmp	r3, #0
   3352c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   33530:	ldr	r3, [r4, #32]
   33534:	cmn	r3, #1
   33538:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3353c:	ldr	r3, [r4, #12]
   33540:	cmp	r3, #3
   33544:	beq	335e0 <__read_chk@plt+0x2d15c>
   33548:	ldr	r3, [r4, #228]	; 0xe4
   3354c:	cmp	r3, #2
   33550:	beq	33630 <__read_chk@plt+0x2d1ac>
   33554:	ldr	r3, [r4, #20]
   33558:	tst	r3, #4
   3355c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   33560:	ldr	r3, [r4, #228]	; 0xe4
   33564:	cmp	r3, #1
   33568:	pophi	{r4, r5, r6, r7, r8, r9, sl, pc}
   3356c:	add	r0, r4, #144	; 0x90
   33570:	bl	265d8 <__read_chk@plt+0x20154>
   33574:	ldr	r3, [r4, #204]	; 0xcc
   33578:	cmp	r0, r3
   3357c:	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
   33580:	ldr	r0, [r4, #32]
   33584:	mov	r1, r7
   33588:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3358c:	b	74c00 <__read_chk@plt+0x6e77c>
   33590:	ldr	r2, [pc, #312]	; 336d0 <__read_chk@plt+0x2d24c>
   33594:	ldr	r3, [r3, r2]
   33598:	ldr	r0, [r3]
   3359c:	bl	440c4 <__read_chk@plt+0x3dc40>
   335a0:	mov	r8, r0
   335a4:	b	33504 <__read_chk@plt+0x2d080>
   335a8:	add	r9, r4, #64	; 0x40
   335ac:	mov	r0, r9
   335b0:	bl	265d8 <__read_chk@plt+0x20154>
   335b4:	cmp	r8, r0
   335b8:	bls	33518 <__read_chk@plt+0x2d094>
   335bc:	mov	r0, r9
   335c0:	mov	r1, #16384	; 0x4000
   335c4:	bl	3258c <__read_chk@plt+0x2c108>
   335c8:	cmp	r0, #0
   335cc:	beq	33518 <__read_chk@plt+0x2d094>
   335d0:	ldr	r0, [r4, #24]
   335d4:	mov	r1, r7
   335d8:	bl	74c00 <__read_chk@plt+0x6e77c>
   335dc:	b	33518 <__read_chk@plt+0x2d094>
   335e0:	ldr	r3, [r4, #16]
   335e4:	cmp	r3, #3
   335e8:	bne	33548 <__read_chk@plt+0x2d0c4>
   335ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   335f0:	add	r0, r4, #104	; 0x68
   335f4:	bl	265d8 <__read_chk@plt+0x20154>
   335f8:	cmp	r0, #0
   335fc:	bne	33650 <__read_chk@plt+0x2d1cc>
   33600:	ldr	r3, [r4, #16]
   33604:	cmp	r3, #1
   33608:	bne	33524 <__read_chk@plt+0x2d0a0>
   3360c:	ldr	r3, [r5]
   33610:	cmp	r3, #0
   33614:	beq	33624 <__read_chk@plt+0x2d1a0>
   33618:	ldr	r3, [r4, #228]	; 0xe4
   3361c:	cmp	r3, #2
   33620:	beq	33670 <__read_chk@plt+0x2d1ec>
   33624:	mov	r0, r4
   33628:	bl	40f94 <__read_chk@plt+0x3ab10>
   3362c:	b	33524 <__read_chk@plt+0x2d0a0>
   33630:	add	r0, r4, #144	; 0x90
   33634:	bl	265d8 <__read_chk@plt+0x20154>
   33638:	cmp	r0, #0
   3363c:	bne	33660 <__read_chk@plt+0x2d1dc>
   33640:	ldr	r3, [r4, #32]
   33644:	cmn	r3, #1
   33648:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3364c:	b	33554 <__read_chk@plt+0x2d0d0>
   33650:	ldr	r0, [r4, #28]
   33654:	mov	r1, r6
   33658:	bl	74c00 <__read_chk@plt+0x6e77c>
   3365c:	b	33524 <__read_chk@plt+0x2d0a0>
   33660:	ldr	r0, [r4, #32]
   33664:	mov	r1, r6
   33668:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3366c:	b	74c00 <__read_chk@plt+0x6e77c>
   33670:	ldr	r8, [r4, #32]
   33674:	cmn	r8, #1
   33678:	beq	33624 <__read_chk@plt+0x2d1a0>
   3367c:	ldr	r3, [r4, #20]
   33680:	add	r9, r4, #144	; 0x90
   33684:	tst	r3, #10
   33688:	beq	336a0 <__read_chk@plt+0x2d21c>
   3368c:	mov	r0, r9
   33690:	bl	265d8 <__read_chk@plt+0x20154>
   33694:	cmp	r0, #0
   33698:	beq	33624 <__read_chk@plt+0x2d1a0>
   3369c:	ldr	r8, [r4, #32]
   336a0:	mov	r0, r9
   336a4:	ldr	sl, [r4, #4]
   336a8:	bl	265d8 <__read_chk@plt+0x20154>
   336ac:	mov	r2, r8
   336b0:	mov	r1, sl
   336b4:	mov	r3, r0
   336b8:	ldr	r0, [pc, #20]	; 336d4 <__read_chk@plt+0x2d250>
   336bc:	add	r0, pc, r0
   336c0:	bl	40248 <__read_chk@plt+0x39dc4>
   336c4:	b	33524 <__read_chk@plt+0x2d0a0>
   336c8:	andeq	sp, r8, r8, lsl r4
   336cc:	andeq	r0, r0, ip, ror #12
   336d0:	muleq	r0, ip, r6
   336d4:	andeq	r4, r5, r4, ror #29
   336d8:	cmp	r0, #0
   336dc:	ldr	r3, [pc, #124]	; 33760 <__read_chk@plt+0x2d2dc>
   336e0:	add	r3, pc, r3
   336e4:	beq	33734 <__read_chk@plt+0x2d2b0>
   336e8:	ldrb	r2, [r0]
   336ec:	cmp	r2, #0
   336f0:	beq	33708 <__read_chk@plt+0x2d284>
   336f4:	cmp	r2, #42	; 0x2a
   336f8:	bxne	lr
   336fc:	ldrb	r2, [r0, #1]
   33700:	cmp	r2, #0
   33704:	bxne	lr
   33708:	ldr	r2, [pc, #84]	; 33764 <__read_chk@plt+0x2d2e0>
   3370c:	ldr	r3, [r3, r2]
   33710:	ldr	r3, [r3]
   33714:	tst	r3, #33554432	; 0x2000000
   33718:	bne	33728 <__read_chk@plt+0x2d2a4>
   3371c:	ldr	r0, [pc, #68]	; 33768 <__read_chk@plt+0x2d2e4>
   33720:	add	r0, pc, r0
   33724:	bx	lr
   33728:	ldr	r0, [pc, #60]	; 3376c <__read_chk@plt+0x2d2e8>
   3372c:	add	r0, pc, r0
   33730:	bx	lr
   33734:	ldr	r2, [pc, #40]	; 33764 <__read_chk@plt+0x2d2e0>
   33738:	ldr	r3, [r3, r2]
   3373c:	ldr	r3, [r3]
   33740:	tst	r3, #33554432	; 0x2000000
   33744:	beq	33754 <__read_chk@plt+0x2d2d0>
   33748:	ldr	r0, [pc, #32]	; 33770 <__read_chk@plt+0x2d2ec>
   3374c:	add	r0, pc, r0
   33750:	bx	lr
   33754:	ldr	r0, [pc, #24]	; 33774 <__read_chk@plt+0x2d2f0>
   33758:	add	r0, pc, r0
   3375c:	bx	lr
   33760:	andeq	sp, r8, ip, lsl r2
   33764:	andeq	r0, r0, ip, lsr #12
   33768:	andeq	ip, r4, ip, ror #13
   3376c:	andeq	r4, r5, ip, lsr #29
   33770:	andeq	r4, r5, r8, lsl sp
   33774:	andeq	r4, r5, r4, ror lr
   33778:	cmp	r0, #0
   3377c:	push	{r3, lr}
   33780:	popeq	{r3, pc}
   33784:	ldr	ip, [r1]
   33788:	cmp	ip, #0
   3378c:	beq	337a0 <__read_chk@plt+0x2d31c>
   33790:	cmp	ip, r3
   33794:	beq	337a0 <__read_chk@plt+0x2d31c>
   33798:	mov	r0, #0
   3379c:	pop	{r3, pc}
   337a0:	ldrb	r3, [r0]
   337a4:	cmp	r3, #42	; 0x2a
   337a8:	bne	337c0 <__read_chk@plt+0x2d33c>
   337ac:	ldrb	r3, [r0, #1]
   337b0:	cmp	r3, #0
   337b4:	bne	337c0 <__read_chk@plt+0x2d33c>
   337b8:	mov	r0, #1
   337bc:	pop	{r3, pc}
   337c0:	mov	r1, r2
   337c4:	bl	61d8 <strcmp@plt>
   337c8:	rsbs	r0, r0, #1
   337cc:	movcc	r0, #0
   337d0:	pop	{r3, pc}
   337d4:	push	{r3, r4, r5, lr}
   337d8:	mov	r4, r0
   337dc:	add	r0, r0, #64	; 0x40
   337e0:	bl	265d8 <__read_chk@plt+0x20154>
   337e4:	ldr	r3, [pc, #76]	; 33838 <__read_chk@plt+0x2d3b4>
   337e8:	add	r3, pc, r3
   337ec:	cmp	r0, #0
   337f0:	popne	{r3, r4, r5, pc}
   337f4:	ldr	r2, [pc, #64]	; 3383c <__read_chk@plt+0x2d3b8>
   337f8:	mov	r1, #24
   337fc:	ldr	r5, [r3, r2]
   33800:	ldr	r0, [r5]
   33804:	bl	468e8 <__read_chk@plt+0x40464>
   33808:	ldr	r1, [r4, #8]
   3380c:	ldr	r0, [r5]
   33810:	bl	46958 <__read_chk@plt+0x404d4>
   33814:	ldr	r0, [r5]
   33818:	bl	46b24 <__read_chk@plt+0x406a0>
   3381c:	ldr	r0, [pc, #28]	; 33840 <__read_chk@plt+0x2d3bc>
   33820:	mov	r3, #5
   33824:	ldr	r1, [r4, #4]
   33828:	str	r3, [r4]
   3382c:	add	r0, pc, r0
   33830:	pop	{r3, r4, r5, lr}
   33834:	b	40248 <__read_chk@plt+0x39dc4>
   33838:	andeq	sp, r8, r4, lsl r1
   3383c:	muleq	r0, ip, r6
   33840:			; <UNDEFINED> instruction: 0x00054db4
   33844:	ldr	r3, [pc, #232]	; 33934 <__read_chk@plt+0x2d4b0>
   33848:	ldr	r2, [pc, #232]	; 33938 <__read_chk@plt+0x2d4b4>
   3384c:	add	r3, pc, r3
   33850:	push	{r4, r5, r6, r7, r8, r9, lr}
   33854:	subs	r5, r1, #0
   33858:	ldr	r4, [r3, r2]
   3385c:	sub	sp, sp, #124	; 0x7c
   33860:	mov	r8, r0
   33864:	ldr	r3, [r4]
   33868:	str	r3, [sp, #116]	; 0x74
   3386c:	ble	3391c <__read_chk@plt+0x2d498>
   33870:	mov	r0, #1
   33874:	mov	r2, #0
   33878:	mov	r1, r0
   3387c:	bl	5d94 <socket@plt>
   33880:	subs	r6, r0, #0
   33884:	blt	338fc <__read_chk@plt+0x2d478>
   33888:	add	r7, sp, #4
   3388c:	mov	r2, #110	; 0x6e
   33890:	mov	r1, #0
   33894:	mov	r0, r7
   33898:	bl	5944 <memset@plt>
   3389c:	cmp	r5, #108	; 0x6c
   338a0:	addls	r9, r5, #2
   338a4:	mov	r3, #1
   338a8:	movls	r2, r5
   338ac:	movhi	r9, #110	; 0x6e
   338b0:	movhi	r2, #108	; 0x6c
   338b4:	strh	r3, [sp, #4]
   338b8:	mov	r1, r8
   338bc:	mov	r3, #108	; 0x6c
   338c0:	add	r0, sp, #6
   338c4:	bl	547c <__memcpy_chk@plt>
   338c8:	mov	r0, r6
   338cc:	mov	r1, r7
   338d0:	mov	r2, r9
   338d4:	bl	5f50 <connect@plt>
   338d8:	cmp	r0, #0
   338dc:	mov	r0, r6
   338e0:	bne	33924 <__read_chk@plt+0x2d4a0>
   338e4:	ldr	r2, [sp, #116]	; 0x74
   338e8:	ldr	r3, [r4]
   338ec:	cmp	r2, r3
   338f0:	bne	33930 <__read_chk@plt+0x2d4ac>
   338f4:	add	sp, sp, #124	; 0x7c
   338f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   338fc:	bl	6214 <__errno_location@plt>
   33900:	ldr	r0, [r0]
   33904:	bl	5740 <strerror@plt>
   33908:	mov	r1, r0
   3390c:	ldr	r0, [pc, #40]	; 3393c <__read_chk@plt+0x2d4b8>
   33910:	add	r0, pc, r0
   33914:	bl	4005c <__read_chk@plt+0x39bd8>
   33918:	b	33888 <__read_chk@plt+0x2d404>
   3391c:	mvn	r0, #0
   33920:	b	338e4 <__read_chk@plt+0x2d460>
   33924:	bl	5a1c <close@plt>
   33928:	mvn	r0, #0
   3392c:	b	338e4 <__read_chk@plt+0x2d460>
   33930:	bl	5d64 <__stack_chk_fail@plt>
   33934:	strheq	sp, [r8], -r0
   33938:	andeq	r0, r0, r8, asr #11
   3393c:	strdeq	r4, [r5], -r8
   33940:	ldr	r2, [pc, #648]	; 33bd0 <__read_chk@plt+0x2d74c>
   33944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33948:	mov	r4, r1
   3394c:	ldr	r1, [pc, #640]	; 33bd4 <__read_chk@plt+0x2d750>
   33950:	add	r2, pc, r2
   33954:	ldr	r3, [r4]
   33958:	sub	sp, sp, #1184	; 0x4a0
   3395c:	sub	sp, sp, #4
   33960:	mov	sl, r0
   33964:	ldr	r1, [r2, r1]
   33968:	cmp	r3, #0
   3396c:	ldr	r2, [r1]
   33970:	str	r1, [sp, #20]
   33974:	str	r2, [sp, #1180]	; 0x49c
   33978:	beq	33a68 <__read_chk@plt+0x2d5e4>
   3397c:	ldr	r1, [pc, #596]	; 33bd8 <__read_chk@plt+0x2d754>
   33980:	add	r8, sp, #160	; 0xa0
   33984:	ldr	r2, [pc, #592]	; 33bdc <__read_chk@plt+0x2d758>
   33988:	add	r1, pc, r1
   3398c:	ldr	r9, [pc, #588]	; 33be0 <__read_chk@plt+0x2d75c>
   33990:	add	r2, pc, r2
   33994:	str	r1, [sp, #28]
   33998:	str	r2, [sp, #24]
   3399c:	add	r9, pc, r9
   339a0:	ldr	r1, [pc, #572]	; 33be4 <__read_chk@plt+0x2d760>
   339a4:	ldr	r2, [pc, #572]	; 33be8 <__read_chk@plt+0x2d764>
   339a8:	add	r1, pc, r1
   339ac:	str	r1, [sp, #36]	; 0x24
   339b0:	add	r2, pc, r2
   339b4:	str	r2, [sp, #32]
   339b8:	b	339cc <__read_chk@plt+0x2d548>
   339bc:	ldr	r3, [r3, #28]
   339c0:	cmp	r3, #0
   339c4:	str	r3, [r4]
   339c8:	beq	33a68 <__read_chk@plt+0x2d5e4>
   339cc:	ldr	r2, [r3, #4]
   339d0:	cmp	r2, #2
   339d4:	beq	33a70 <__read_chk@plt+0x2d5ec>
   339d8:	cmp	r2, #10
   339dc:	beq	33a70 <__read_chk@plt+0x2d5ec>
   339e0:	cmp	r2, #1
   339e4:	bne	339bc <__read_chk@plt+0x2d538>
   339e8:	sub	r7, r8, #8
   339ec:	ldr	r5, [r3, #20]
   339f0:	add	r6, sp, #44	; 0x2c
   339f4:	mov	r1, r9
   339f8:	add	r2, r2, #1024	; 0x400
   339fc:	mov	r0, r7
   33a00:	bl	7ae18 <__read_chk@plt+0x74994>
   33a04:	add	r1, r5, #2
   33a08:	mov	r2, #108	; 0x6c
   33a0c:	mov	r0, r6
   33a10:	bl	7ae18 <__read_chk@plt+0x74994>
   33a14:	ldr	ip, [r4]
   33a18:	ldmib	ip, {r0, r1, r2}
   33a1c:	bl	5d94 <socket@plt>
   33a20:	cmn	r0, #1
   33a24:	mov	r5, r0
   33a28:	bne	33ab4 <__read_chk@plt+0x2d630>
   33a2c:	ldr	r3, [r4]
   33a30:	ldr	r3, [r3, #28]
   33a34:	cmp	r3, #0
   33a38:	beq	33b90 <__read_chk@plt+0x2d70c>
   33a3c:	bl	6214 <__errno_location@plt>
   33a40:	ldr	r0, [r0]
   33a44:	bl	5740 <strerror@plt>
   33a48:	mov	r1, r0
   33a4c:	ldr	r0, [sp, #24]
   33a50:	bl	40178 <__read_chk@plt+0x39cf4>
   33a54:	ldr	r3, [r4]
   33a58:	ldr	r3, [r3, #28]
   33a5c:	cmp	r3, #0
   33a60:	str	r3, [r4]
   33a64:	bne	339cc <__read_chk@plt+0x2d548>
   33a68:	mvn	r0, #0
   33a6c:	b	33b70 <__read_chk@plt+0x2d6ec>
   33a70:	sub	r7, r8, #8
   33a74:	ldr	r0, [r3, #20]
   33a78:	ldr	r1, [r3, #16]
   33a7c:	mov	ip, #3
   33a80:	mov	r3, #108	; 0x6c
   33a84:	add	r6, sp, #44	; 0x2c
   33a88:	stmib	sp, {r3, ip}
   33a8c:	mov	r2, r7
   33a90:	str	r6, [sp]
   33a94:	movw	r3, #1025	; 0x401
   33a98:	bl	5e6c <getnameinfo@plt>
   33a9c:	cmp	r0, #0
   33aa0:	beq	33a14 <__read_chk@plt+0x2d590>
   33aa4:	ldr	r0, [sp, #32]
   33aa8:	bl	4005c <__read_chk@plt+0x39bd8>
   33aac:	ldr	r3, [r4]
   33ab0:	b	339bc <__read_chk@plt+0x2d538>
   33ab4:	bl	4c340 <__read_chk@plt+0x45ebc>
   33ab8:	cmn	r0, #1
   33abc:	beq	33bb0 <__read_chk@plt+0x2d72c>
   33ac0:	ldr	r3, [r4]
   33ac4:	mov	r0, r5
   33ac8:	ldr	r1, [r3, #20]
   33acc:	ldr	r2, [r3, #16]
   33ad0:	bl	5f50 <connect@plt>
   33ad4:	cmn	r0, #1
   33ad8:	bne	33b2c <__read_chk@plt+0x2d6a8>
   33adc:	bl	6214 <__errno_location@plt>
   33ae0:	mov	fp, r0
   33ae4:	ldr	r0, [r0]
   33ae8:	cmp	r0, #115	; 0x73
   33aec:	beq	33b2c <__read_chk@plt+0x2d6a8>
   33af0:	ldr	r1, [sl]
   33af4:	str	r1, [sp, #16]
   33af8:	bl	5740 <strerror@plt>
   33afc:	mov	r3, r6
   33b00:	mov	r2, r7
   33b04:	ldr	r1, [sp, #16]
   33b08:	str	r0, [sp]
   33b0c:	ldr	r0, [sp, #28]
   33b10:	bl	401e0 <__read_chk@plt+0x39d5c>
   33b14:	ldr	r6, [fp]
   33b18:	mov	r0, r5
   33b1c:	bl	5a1c <close@plt>
   33b20:	str	r6, [fp]
   33b24:	ldr	r3, [r4]
   33b28:	b	339bc <__read_chk@plt+0x2d538>
   33b2c:	ldr	r3, [r4]
   33b30:	ldr	r3, [r3, #4]
   33b34:	cmp	r3, #1
   33b38:	beq	33b44 <__read_chk@plt+0x2d6c0>
   33b3c:	mov	r0, r5
   33b40:	bl	4c510 <__read_chk@plt+0x4608c>
   33b44:	ldr	r0, [pc, #160]	; 33bec <__read_chk@plt+0x2d768>
   33b48:	mov	r3, r6
   33b4c:	ldr	r1, [sl]
   33b50:	mov	r2, r7
   33b54:	add	r0, pc, r0
   33b58:	str	r5, [sp]
   33b5c:	bl	401e0 <__read_chk@plt+0x39d5c>
   33b60:	ldr	r3, [r4]
   33b64:	mov	r0, r5
   33b68:	ldr	r3, [r3, #28]
   33b6c:	str	r3, [r4]
   33b70:	ldr	r1, [sp, #20]
   33b74:	ldr	r2, [sp, #1180]	; 0x49c
   33b78:	ldr	r3, [r1]
   33b7c:	cmp	r2, r3
   33b80:	bne	33bcc <__read_chk@plt+0x2d748>
   33b84:	add	sp, sp, #1184	; 0x4a0
   33b88:	add	sp, sp, #4
   33b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33b90:	bl	6214 <__errno_location@plt>
   33b94:	ldr	r0, [r0]
   33b98:	bl	5740 <strerror@plt>
   33b9c:	mov	r1, r0
   33ba0:	ldr	r0, [sp, #36]	; 0x24
   33ba4:	bl	4005c <__read_chk@plt+0x39bd8>
   33ba8:	ldr	r3, [r4]
   33bac:	b	339bc <__read_chk@plt+0x2d538>
   33bb0:	ldr	r1, [pc, #56]	; 33bf0 <__read_chk@plt+0x2d76c>
   33bb4:	mov	r2, r5
   33bb8:	ldr	r0, [pc, #52]	; 33bf4 <__read_chk@plt+0x2d770>
   33bbc:	add	r1, pc, r1
   33bc0:	add	r0, pc, r0
   33bc4:	add	r1, r1, #24
   33bc8:	bl	3dae8 <__read_chk@plt+0x37664>
   33bcc:	bl	5d64 <__stack_chk_fail@plt>
   33bd0:	andeq	ip, r8, ip, lsr #31
   33bd4:	andeq	r0, r0, r8, asr #11
   33bd8:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   33bdc:	andeq	r4, r5, r8, ror ip
   33be0:	andeq	r4, r5, ip, ror ip
   33be4:	andeq	r4, r5, r0, ror #24
   33be8:	andeq	r4, r5, r0, ror ip
   33bec:	andeq	r4, r5, r8, lsr fp
   33bf0:	andeq	r4, r5, r0, asr #13
   33bf4:	andeq	r4, r5, r4, lsl #21
   33bf8:	push	{r4, r5, r6, r7, r8, lr}
   33bfc:	sub	sp, sp, #24
   33c00:	ldr	r5, [pc, #632]	; 33e80 <__read_chk@plt+0x2d9fc>
   33c04:	mov	r1, r2
   33c08:	ldr	r3, [pc, #628]	; 33e84 <__read_chk@plt+0x2da00>
   33c0c:	mov	r4, r0
   33c10:	add	r5, pc, r5
   33c14:	ldr	r0, [r0, #36]	; 0x24
   33c18:	mov	r2, #0
   33c1c:	mov	r7, #4
   33c20:	ldr	r6, [r5, r3]
   33c24:	str	r2, [sp, #12]
   33c28:	str	r7, [sp, #16]
   33c2c:	ldr	r3, [r6]
   33c30:	str	r3, [sp, #20]
   33c34:	bl	74c40 <__read_chk@plt+0x6e7bc>
   33c38:	cmp	r0, #0
   33c3c:	bne	33c58 <__read_chk@plt+0x2d7d4>
   33c40:	ldr	r2, [sp, #20]
   33c44:	ldr	r3, [r6]
   33c48:	cmp	r2, r3
   33c4c:	bne	33e7c <__read_chk@plt+0x2d9f8>
   33c50:	add	sp, sp, #24
   33c54:	pop	{r4, r5, r6, r7, r8, pc}
   33c58:	ldr	r0, [r4, #36]	; 0x24
   33c5c:	add	r3, sp, #16
   33c60:	mov	r2, r7
   33c64:	str	r3, [sp]
   33c68:	mov	r1, #1
   33c6c:	add	r3, sp, #12
   33c70:	bl	5530 <getsockopt@plt>
   33c74:	cmp	r0, #0
   33c78:	blt	33e60 <__read_chk@plt+0x2d9dc>
   33c7c:	ldr	r0, [sp, #12]
   33c80:	cmp	r0, #0
   33c84:	bne	33d14 <__read_chk@plt+0x2d890>
   33c88:	ldr	r0, [pc, #504]	; 33e88 <__read_chk@plt+0x2da04>
   33c8c:	ldr	r2, [r4, #284]	; 0x11c
   33c90:	ldr	r3, [r4, #288]	; 0x120
   33c94:	add	r0, pc, r0
   33c98:	ldr	r1, [r4, #4]
   33c9c:	bl	401e0 <__read_chk@plt+0x39d5c>
   33ca0:	add	r0, r4, #284	; 0x11c
   33ca4:	bl	333a4 <__read_chk@plt+0x2cf20>
   33ca8:	ldr	r3, [pc, #476]	; 33e8c <__read_chk@plt+0x2da08>
   33cac:	mov	r2, #4
   33cb0:	str	r2, [r4]
   33cb4:	ldr	r3, [r5, r3]
   33cb8:	ldr	r3, [r3]
   33cbc:	cmp	r3, #0
   33cc0:	ldr	r3, [pc, #456]	; 33e90 <__read_chk@plt+0x2da0c>
   33cc4:	beq	33d70 <__read_chk@plt+0x2d8ec>
   33cc8:	ldr	r7, [r5, r3]
   33ccc:	mov	r1, #91	; 0x5b
   33cd0:	ldr	r0, [r7]
   33cd4:	bl	468e8 <__read_chk@plt+0x40464>
   33cd8:	ldr	r0, [r7]
   33cdc:	ldr	r1, [r4, #8]
   33ce0:	bl	46958 <__read_chk@plt+0x404d4>
   33ce4:	ldr	r0, [r7]
   33ce8:	ldr	r1, [r4, #4]
   33cec:	bl	46958 <__read_chk@plt+0x404d4>
   33cf0:	ldr	r0, [r7]
   33cf4:	ldr	r1, [r4, #212]	; 0xd4
   33cf8:	bl	46958 <__read_chk@plt+0x404d4>
   33cfc:	ldr	r1, [r4, #224]	; 0xe0
   33d00:	ldr	r0, [r7]
   33d04:	bl	46958 <__read_chk@plt+0x404d4>
   33d08:	ldr	r0, [r7]
   33d0c:	bl	46b24 <__read_chk@plt+0x406a0>
   33d10:	b	33c40 <__read_chk@plt+0x2d7bc>
   33d14:	ldr	r7, [r4, #4]
   33d18:	bl	5740 <strerror@plt>
   33d1c:	add	r8, r4, #284	; 0x11c
   33d20:	mov	r1, r7
   33d24:	mov	r2, r0
   33d28:	ldr	r0, [pc, #356]	; 33e94 <__read_chk@plt+0x2da10>
   33d2c:	add	r0, pc, r0
   33d30:	bl	401e0 <__read_chk@plt+0x39d5c>
   33d34:	mov	r0, r8
   33d38:	add	r1, r4, #292	; 0x124
   33d3c:	bl	33940 <__read_chk@plt+0x2d4bc>
   33d40:	subs	r7, r0, #0
   33d44:	ble	33d9c <__read_chk@plt+0x2d918>
   33d48:	ldr	r0, [r4, #36]	; 0x24
   33d4c:	bl	5a1c <close@plt>
   33d50:	str	r7, [r4, #28]
   33d54:	str	r7, [r4, #24]
   33d58:	str	r7, [r4, #36]	; 0x24
   33d5c:	bl	32c40 <__read_chk@plt+0x2c7bc>
   33d60:	ldr	r3, [pc, #304]	; 33e98 <__read_chk@plt+0x2da14>
   33d64:	add	r3, pc, r3
   33d68:	str	r0, [r3, #8]
   33d6c:	b	33c40 <__read_chk@plt+0x2d7bc>
   33d70:	ldr	r7, [r5, r3]
   33d74:	mov	r1, #21
   33d78:	ldr	r0, [r7]
   33d7c:	bl	468e8 <__read_chk@plt+0x40464>
   33d80:	ldr	r0, [r7]
   33d84:	ldr	r1, [r4, #8]
   33d88:	bl	46958 <__read_chk@plt+0x404d4>
   33d8c:	ldr	r1, [r4, #4]
   33d90:	ldr	r0, [r7]
   33d94:	bl	46958 <__read_chk@plt+0x404d4>
   33d98:	b	33d08 <__read_chk@plt+0x2d884>
   33d9c:	ldr	r0, [pc, #248]	; 33e9c <__read_chk@plt+0x2da18>
   33da0:	ldr	r1, [r4, #284]	; 0x11c
   33da4:	add	r0, pc, r0
   33da8:	ldr	r2, [r4, #288]	; 0x120
   33dac:	bl	4005c <__read_chk@plt+0x39bd8>
   33db0:	mov	r0, r8
   33db4:	bl	333a4 <__read_chk@plt+0x2cf20>
   33db8:	ldr	r3, [pc, #204]	; 33e8c <__read_chk@plt+0x2da08>
   33dbc:	ldr	r3, [r5, r3]
   33dc0:	ldr	r3, [r3]
   33dc4:	cmp	r3, #0
   33dc8:	ldr	r3, [pc, #192]	; 33e90 <__read_chk@plt+0x2da0c>
   33dcc:	beq	33e38 <__read_chk@plt+0x2d9b4>
   33dd0:	ldr	r7, [r5, r3]
   33dd4:	mov	r1, #92	; 0x5c
   33dd8:	ldr	r0, [r7]
   33ddc:	bl	468e8 <__read_chk@plt+0x40464>
   33de0:	ldr	r0, [r7]
   33de4:	ldr	r1, [r4, #8]
   33de8:	bl	46958 <__read_chk@plt+0x404d4>
   33dec:	ldr	r0, [r7]
   33df0:	mov	r1, #2
   33df4:	bl	46958 <__read_chk@plt+0x404d4>
   33df8:	ldr	r3, [pc, #160]	; 33ea0 <__read_chk@plt+0x2da1c>
   33dfc:	ldr	r3, [r5, r3]
   33e00:	ldr	r3, [r3]
   33e04:	tst	r3, #131072	; 0x20000
   33e08:	bne	33e54 <__read_chk@plt+0x2d9d0>
   33e0c:	ldr	r0, [sp, #12]
   33e10:	ldr	r5, [r7]
   33e14:	bl	5740 <strerror@plt>
   33e18:	mov	r1, r0
   33e1c:	mov	r0, r5
   33e20:	bl	46a00 <__read_chk@plt+0x4057c>
   33e24:	ldr	r1, [pc, #120]	; 33ea4 <__read_chk@plt+0x2da20>
   33e28:	ldr	r0, [r7]
   33e2c:	add	r1, pc, r1
   33e30:	bl	46a00 <__read_chk@plt+0x4057c>
   33e34:	b	33e54 <__read_chk@plt+0x2d9d0>
   33e38:	ldr	r7, [r5, r3]
   33e3c:	mov	r1, #22
   33e40:	ldr	r0, [r7]
   33e44:	bl	468e8 <__read_chk@plt+0x40464>
   33e48:	ldr	r0, [r7]
   33e4c:	ldr	r1, [r4, #8]
   33e50:	bl	46958 <__read_chk@plt+0x404d4>
   33e54:	mov	r0, r4
   33e58:	bl	414f0 <__read_chk@plt+0x3b06c>
   33e5c:	b	33d08 <__read_chk@plt+0x2d884>
   33e60:	bl	6214 <__errno_location@plt>
   33e64:	ldr	r3, [r0]
   33e68:	ldr	r0, [pc, #56]	; 33ea8 <__read_chk@plt+0x2da24>
   33e6c:	add	r0, pc, r0
   33e70:	str	r3, [sp, #12]
   33e74:	bl	4005c <__read_chk@plt+0x39bd8>
   33e78:	b	33c7c <__read_chk@plt+0x2d7f8>
   33e7c:	bl	5d64 <__stack_chk_fail@plt>
   33e80:	andeq	ip, r8, ip, ror #25
   33e84:	andeq	r0, r0, r8, asr #11
   33e88:	andeq	r4, r5, r0, asr sl
   33e8c:	andeq	r0, r0, ip, ror #12
   33e90:	muleq	r0, ip, r6
   33e94:	ldrdeq	r4, [r5], -ip
   33e98:	andeq	sp, r8, r4, ror #19
   33e9c:	andeq	r4, r5, r8, lsl #19
   33ea0:	andeq	r0, r0, ip, lsr #12
   33ea4:	andeq	fp, r4, r0, ror #31
   33ea8:	andeq	r4, r5, ip, asr r8
   33eac:	push	{r4, r5, r6, lr}
   33eb0:	mov	r1, r2
   33eb4:	mov	r4, r0
   33eb8:	ldr	r0, [r0, #36]	; 0x24
   33ebc:	bl	74c40 <__read_chk@plt+0x6e7bc>
   33ec0:	cmp	r0, #0
   33ec4:	popeq	{r4, r5, r6, pc}
   33ec8:	add	r5, r4, #104	; 0x68
   33ecc:	mov	r0, r5
   33ed0:	bl	265d8 <__read_chk@plt+0x20154>
   33ed4:	cmp	r0, #0
   33ed8:	popeq	{r4, r5, r6, pc}
   33edc:	mov	r0, r5
   33ee0:	ldr	r6, [r4, #36]	; 0x24
   33ee4:	bl	26838 <__read_chk@plt+0x203b4>
   33ee8:	mov	r4, r0
   33eec:	mov	r0, r5
   33ef0:	bl	265d8 <__read_chk@plt+0x20154>
   33ef4:	mov	r1, r4
   33ef8:	mov	r2, r0
   33efc:	mov	r0, r6
   33f00:	bl	610c <write@plt>
   33f04:	subs	r1, r0, #0
   33f08:	mov	r0, r5
   33f0c:	ble	33f18 <__read_chk@plt+0x2da94>
   33f10:	pop	{r4, r5, r6, lr}
   33f14:	b	326a4 <__read_chk@plt+0x2c220>
   33f18:	pop	{r4, r5, r6, lr}
   33f1c:	b	2634c <__read_chk@plt+0x1fec8>
   33f20:	push	{r4, r5, r6, r7, r8, r9, lr}
   33f24:	sub	sp, sp, #16384	; 0x4000
   33f28:	ldr	r5, [pc, #480]	; 34110 <__read_chk@plt+0x2dc8c>
   33f2c:	sub	sp, sp, #12
   33f30:	ldr	r3, [pc, #476]	; 34114 <__read_chk@plt+0x2dc90>
   33f34:	mov	r4, r0
   33f38:	add	r5, pc, r5
   33f3c:	ldr	r2, [r0, #44]	; 0x2c
   33f40:	ldr	r6, [r5, r3]
   33f44:	cmp	r2, #0
   33f48:	add	r2, sp, #16384	; 0x4000
   33f4c:	ldr	r3, [r6]
   33f50:	str	r3, [r2, #4]
   33f54:	bne	33fe8 <__read_chk@plt+0x2db64>
   33f58:	ldr	r0, [r4, #24]
   33f5c:	cmn	r0, #1
   33f60:	beq	33fc4 <__read_chk@plt+0x2db40>
   33f64:	bl	74c40 <__read_chk@plt+0x6e7bc>
   33f68:	cmp	r0, #0
   33f6c:	movne	r9, #0
   33f70:	beq	33fc4 <__read_chk@plt+0x2db40>
   33f74:	bl	6214 <__errno_location@plt>
   33f78:	add	r7, sp, #4
   33f7c:	mov	r3, #0
   33f80:	mov	r2, #16384	; 0x4000
   33f84:	mov	r1, r7
   33f88:	str	r3, [r0]
   33f8c:	mov	r8, r0
   33f90:	ldr	r0, [r4, #24]
   33f94:	bl	5a58 <read@plt>
   33f98:	subs	r2, r0, #0
   33f9c:	blt	34014 <__read_chk@plt+0x2db90>
   33fa0:	beq	34028 <__read_chk@plt+0x2dba4>
   33fa4:	ldr	ip, [r4, #264]	; 0x108
   33fa8:	cmp	ip, #0
   33fac:	beq	34088 <__read_chk@plt+0x2dc04>
   33fb0:	mov	r1, r7
   33fb4:	mov	r0, r4
   33fb8:	blx	ip
   33fbc:	cmn	r0, #1
   33fc0:	beq	340b0 <__read_chk@plt+0x2dc2c>
   33fc4:	mov	r0, #1
   33fc8:	add	r3, sp, #16384	; 0x4000
   33fcc:	ldr	r2, [r3, #4]
   33fd0:	ldr	r3, [r6]
   33fd4:	cmp	r2, r3
   33fd8:	bne	3410c <__read_chk@plt+0x2dc88>
   33fdc:	add	sp, sp, #16384	; 0x4000
   33fe0:	add	sp, sp, #12
   33fe4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33fe8:	ldr	r3, [r0, #252]	; 0xfc
   33fec:	cmp	r3, #0
   33ff0:	beq	33f58 <__read_chk@plt+0x2dad4>
   33ff4:	ldr	r3, [r0, #12]
   33ff8:	cmp	r3, #3
   33ffc:	beq	33f58 <__read_chk@plt+0x2dad4>
   34000:	ldr	r3, [r0, #24]
   34004:	cmn	r3, #1
   34008:	movne	r9, #1
   3400c:	bne	33f74 <__read_chk@plt+0x2daf0>
   34010:	b	33fc4 <__read_chk@plt+0x2db40>
   34014:	ldr	r3, [r8]
   34018:	cmp	r3, #4
   3401c:	beq	33fc4 <__read_chk@plt+0x2db40>
   34020:	cmp	r3, #11
   34024:	beq	340e0 <__read_chk@plt+0x2dc5c>
   34028:	ldr	r0, [pc, #232]	; 34118 <__read_chk@plt+0x2dc94>
   3402c:	mov	r3, r2
   34030:	ldr	r1, [r4, #4]
   34034:	add	r0, pc, r0
   34038:	ldr	r2, [r4, #24]
   3403c:	bl	40248 <__read_chk@plt+0x39dc4>
   34040:	ldr	r3, [r4]
   34044:	cmp	r3, #4
   34048:	bne	340ec <__read_chk@plt+0x2dc68>
   3404c:	ldr	r3, [pc, #200]	; 3411c <__read_chk@plt+0x2dc98>
   34050:	ldr	r3, [r5, r3]
   34054:	ldr	r3, [r3]
   34058:	cmp	r3, #0
   3405c:	beq	340d0 <__read_chk@plt+0x2dc4c>
   34060:	add	r0, r4, #104	; 0x68
   34064:	bl	2634c <__read_chk@plt+0x1fec8>
   34068:	ldr	r0, [pc, #176]	; 34120 <__read_chk@plt+0x2dc9c>
   3406c:	mov	r3, #8
   34070:	ldr	r1, [r4, #4]
   34074:	add	r0, pc, r0
   34078:	str	r3, [r4]
   3407c:	bl	40248 <__read_chk@plt+0x39dc4>
   34080:	mvn	r0, #0
   34084:	b	33fc8 <__read_chk@plt+0x2db44>
   34088:	ldr	r3, [r4, #280]	; 0x118
   3408c:	add	r0, r4, #64	; 0x40
   34090:	mov	r1, r7
   34094:	cmp	r3, #0
   34098:	bne	340a4 <__read_chk@plt+0x2dc20>
   3409c:	bl	324d8 <__read_chk@plt+0x2c054>
   340a0:	b	33fc4 <__read_chk@plt+0x2db40>
   340a4:	bl	32324 <__read_chk@plt+0x2bea0>
   340a8:	mov	r0, #1
   340ac:	b	33fc8 <__read_chk@plt+0x2db44>
   340b0:	ldr	r0, [pc, #108]	; 34124 <__read_chk@plt+0x2dca0>
   340b4:	ldr	r1, [r4, #4]
   340b8:	add	r0, pc, r0
   340bc:	bl	40248 <__read_chk@plt+0x39dc4>
   340c0:	mov	r0, r4
   340c4:	bl	40e68 <__read_chk@plt+0x3a9e4>
   340c8:	mov	r0, #1
   340cc:	b	33fc8 <__read_chk@plt+0x2db44>
   340d0:	mov	r0, r4
   340d4:	bl	40e68 <__read_chk@plt+0x3a9e4>
   340d8:	mvn	r0, #0
   340dc:	b	33fc8 <__read_chk@plt+0x2db44>
   340e0:	cmp	r9, #0
   340e4:	bne	34028 <__read_chk@plt+0x2dba4>
   340e8:	b	33fc4 <__read_chk@plt+0x2db40>
   340ec:	ldr	r0, [pc, #52]	; 34128 <__read_chk@plt+0x2dca4>
   340f0:	ldr	r1, [r4, #4]
   340f4:	add	r0, pc, r0
   340f8:	bl	40248 <__read_chk@plt+0x39dc4>
   340fc:	mov	r0, r4
   34100:	bl	414f0 <__read_chk@plt+0x3b06c>
   34104:	mvn	r0, #0
   34108:	b	33fc8 <__read_chk@plt+0x2db44>
   3410c:	bl	5d64 <__stack_chk_fail@plt>
   34110:	andeq	ip, r8, r4, asr #19
   34114:	andeq	r0, r0, r8, asr #11
   34118:	andeq	r4, r5, ip, lsl r7
   3411c:	andeq	r0, r0, r8, lsl r6
   34120:	andeq	r4, r5, r0, lsl #14
   34124:	ldrdeq	r4, [r5], -r8
   34128:	andeq	r2, r5, r0, asr r5
   3412c:	push	{r4, r5, r6, lr}
   34130:	mov	r4, r0
   34134:	ldr	r3, [r0, #12]
   34138:	mov	r5, r1
   3413c:	mov	r6, r2
   34140:	cmp	r3, #0
   34144:	bne	341a0 <__read_chk@plt+0x2dd1c>
   34148:	ldr	r3, [r0, #308]	; 0x134
   3414c:	cmp	r3, #0
   34150:	beq	34188 <__read_chk@plt+0x2dd04>
   34154:	ldr	r3, [r4, #16]
   34158:	cmp	r3, #1
   3415c:	pophi	{r4, r5, r6, pc}
   34160:	add	r0, r4, #104	; 0x68
   34164:	bl	265d8 <__read_chk@plt+0x20154>
   34168:	cmp	r0, #0
   3416c:	bne	341d4 <__read_chk@plt+0x2dd50>
   34170:	ldr	r3, [r4, #16]
   34174:	cmp	r3, #1
   34178:	popne	{r4, r5, r6, pc}
   3417c:	mov	r0, r4
   34180:	pop	{r4, r5, r6, lr}
   34184:	b	40f94 <__read_chk@plt+0x3ab10>
   34188:	add	r0, r0, #64	; 0x40
   3418c:	mov	r1, #16384	; 0x4000
   34190:	bl	3258c <__read_chk@plt+0x2c108>
   34194:	cmp	r0, #0
   34198:	bne	341c4 <__read_chk@plt+0x2dd40>
   3419c:	ldr	r3, [r4, #12]
   341a0:	cmp	r3, #1
   341a4:	bne	34154 <__read_chk@plt+0x2dcd0>
   341a8:	add	r0, r4, #64	; 0x40
   341ac:	bl	2634c <__read_chk@plt+0x1fec8>
   341b0:	mov	r0, r4
   341b4:	bl	40ec4 <__read_chk@plt+0x3aa40>
   341b8:	mov	r0, r4
   341bc:	bl	411d4 <__read_chk@plt+0x3ad50>
   341c0:	b	34154 <__read_chk@plt+0x2dcd0>
   341c4:	mov	r1, r5
   341c8:	ldr	r0, [r4, #24]
   341cc:	bl	74c00 <__read_chk@plt+0x6e77c>
   341d0:	b	3419c <__read_chk@plt+0x2dd18>
   341d4:	ldr	r0, [r4, #28]
   341d8:	mov	r1, r6
   341dc:	pop	{r4, r5, r6, lr}
   341e0:	b	74c00 <__read_chk@plt+0x6e77c>
   341e4:	ldr	r3, [pc, #892]	; 34568 <__read_chk@plt+0x2e0e4>
   341e8:	ldr	r2, [pc, #892]	; 3456c <__read_chk@plt+0x2e0e8>
   341ec:	add	r3, pc, r3
   341f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   341f4:	add	r7, r0, #64	; 0x40
   341f8:	ldr	r8, [r3, r2]
   341fc:	mov	r6, r0
   34200:	ldr	r1, [r0, #4]
   34204:	sub	sp, sp, #288	; 0x120
   34208:	ldr	r0, [pc, #864]	; 34570 <__read_chk@plt+0x2e0ec>
   3420c:	ldr	r3, [r8]
   34210:	add	r0, pc, r0
   34214:	str	r3, [sp, #284]	; 0x11c
   34218:	bl	40248 <__read_chk@plt+0x39dc4>
   3421c:	mov	r0, r7
   34220:	bl	265d8 <__read_chk@plt+0x20154>
   34224:	cmp	r0, #7
   34228:	mov	r4, r0
   3422c:	bhi	3424c <__read_chk@plt+0x2ddc8>
   34230:	mov	r0, #0
   34234:	ldr	r2, [sp, #284]	; 0x11c
   34238:	ldr	r3, [r8]
   3423c:	cmp	r2, r3
   34240:	bne	34524 <__read_chk@plt+0x2e0a0>
   34244:	add	sp, sp, #288	; 0x120
   34248:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3424c:	mov	r0, r7
   34250:	bl	26838 <__read_chk@plt+0x203b4>
   34254:	ldrb	r3, [r0, #4]
   34258:	mov	r5, r0
   3425c:	cmp	r3, #0
   34260:	beq	3446c <__read_chk@plt+0x2dfe8>
   34264:	mov	r9, #1
   34268:	cmp	r4, #8
   3426c:	beq	34230 <__read_chk@plt+0x2ddac>
   34270:	mov	r1, #0
   34274:	mov	r3, #8
   34278:	movw	r0, #1025	; 0x401
   3427c:	ldrb	r2, [r5, r3]
   34280:	cmp	r2, #0
   34284:	bne	34294 <__read_chk@plt+0x2de10>
   34288:	add	r1, r1, #1
   3428c:	cmp	r1, r9
   34290:	beq	342b0 <__read_chk@plt+0x2de2c>
   34294:	cmp	r3, r0
   34298:	beq	344a8 <__read_chk@plt+0x2e024>
   3429c:	add	r3, r3, #1
   342a0:	cmp	r3, r4
   342a4:	bne	3427c <__read_chk@plt+0x2ddf8>
   342a8:	cmp	r9, r1
   342ac:	bhi	34230 <__read_chk@plt+0x2ddac>
   342b0:	add	r4, sp, #12
   342b4:	mov	r0, r7
   342b8:	mov	r2, #1
   342bc:	mov	r1, r4
   342c0:	bl	32624 <__read_chk@plt+0x2c1a0>
   342c4:	add	r1, r4, #1
   342c8:	mov	r0, r7
   342cc:	mov	r2, #1
   342d0:	bl	32624 <__read_chk@plt+0x2c1a0>
   342d4:	add	r1, r4, #2
   342d8:	mov	r0, r7
   342dc:	mov	r2, #2
   342e0:	bl	32624 <__read_chk@plt+0x2c1a0>
   342e4:	add	r1, sp, #16
   342e8:	mov	r2, #4
   342ec:	mov	r0, r7
   342f0:	bl	32624 <__read_chk@plt+0x2c1a0>
   342f4:	mov	r0, r7
   342f8:	bl	265d8 <__read_chk@plt+0x20154>
   342fc:	mov	sl, r0
   34300:	mov	r0, r7
   34304:	bl	26838 <__read_chk@plt+0x203b4>
   34308:	mov	r2, sl
   3430c:	mov	r1, #0
   34310:	mov	r4, r0
   34314:	bl	6220 <memchr@plt>
   34318:	cmp	r0, #0
   3431c:	beq	34558 <__read_chk@plt+0x2e0d4>
   34320:	mov	r0, r4
   34324:	bl	6088 <strlen@plt>
   34328:	mov	r2, r4
   3432c:	ldr	r1, [r6, #4]
   34330:	mov	r3, r0
   34334:	add	r5, r0, #1
   34338:	ldr	r0, [pc, #564]	; 34574 <__read_chk@plt+0x2e0f0>
   3433c:	add	r0, pc, r0
   34340:	bl	40248 <__read_chk@plt+0x39dc4>
   34344:	cmp	sl, r5
   34348:	bcc	34540 <__read_chk@plt+0x2e0bc>
   3434c:	mov	r2, #256	; 0x100
   34350:	mov	r1, r4
   34354:	add	r0, sp, #28
   34358:	bl	7ae18 <__read_chk@plt+0x74994>
   3435c:	mov	r0, r7
   34360:	mov	r1, r5
   34364:	bl	326a4 <__read_chk@plt+0x2c220>
   34368:	ldr	r0, [r6, #184]	; 0xb8
   3436c:	bl	55a8 <free@plt>
   34370:	cmp	r9, #1
   34374:	mov	r3, #0
   34378:	str	r3, [r6, #184]	; 0xb8
   3437c:	beq	344c0 <__read_chk@plt+0x2e03c>
   34380:	mov	r0, r7
   34384:	bl	265d8 <__read_chk@plt+0x20154>
   34388:	mov	sl, r0
   3438c:	mov	r0, r7
   34390:	bl	26838 <__read_chk@plt+0x203b4>
   34394:	mov	r5, r0
   34398:	bl	6088 <strlen@plt>
   3439c:	mov	r2, r5
   343a0:	ldr	r1, [r6, #4]
   343a4:	mov	r3, r0
   343a8:	add	r4, r0, #1
   343ac:	ldr	r0, [pc, #452]	; 34578 <__read_chk@plt+0x2e0f4>
   343b0:	add	r0, pc, r0
   343b4:	bl	40248 <__read_chk@plt+0x39dc4>
   343b8:	cmp	sl, r4
   343bc:	bcc	34528 <__read_chk@plt+0x2e0a4>
   343c0:	movw	r3, #1025	; 0x401
   343c4:	cmp	r4, r3
   343c8:	bhi	34508 <__read_chk@plt+0x2e084>
   343cc:	mov	r0, r5
   343d0:	bl	49400 <__read_chk@plt+0x42f7c>
   343d4:	mov	r1, r4
   343d8:	str	r0, [r6, #184]	; 0xb8
   343dc:	mov	r0, r7
   343e0:	bl	326a4 <__read_chk@plt+0x2c220>
   343e4:	ldr	r2, [r6, #184]	; 0xb8
   343e8:	add	r0, sp, #288	; 0x120
   343ec:	movw	r3, #65262	; 0xfeee
   343f0:	movt	r3, #65535	; 0xffff
   343f4:	ldrb	ip, [sp, #13]
   343f8:	ldr	r1, [r6, #4]
   343fc:	ldrh	r3, [r0, r3]
   34400:	ldr	r0, [pc, #372]	; 3457c <__read_chk@plt+0x2e0f8>
   34404:	uxth	r3, r3
   34408:	add	r0, pc, r0
   3440c:	lsl	lr, r3, #8
   34410:	orr	r3, lr, r3, lsr #8
   34414:	uxth	r3, r3
   34418:	str	r3, [r6, #196]	; 0xc4
   3441c:	str	ip, [sp]
   34420:	bl	40248 <__read_chk@plt+0x39dc4>
   34424:	ldrb	r4, [sp, #13]
   34428:	cmp	r4, #1
   3442c:	bne	344d8 <__read_chk@plt+0x2e054>
   34430:	movw	r3, #65270	; 0xfef6
   34434:	add	r5, sp, #288	; 0x120
   34438:	movt	r3, #65535	; 0xffff
   3443c:	add	r0, r6, #104	; 0x68
   34440:	add	r1, sp, #20
   34444:	mov	r2, #8
   34448:	mov	ip, #0
   3444c:	mov	lr, #90	; 0x5a
   34450:	strh	ip, [r5, r3]
   34454:	strb	ip, [sp, #20]
   34458:	str	ip, [sp, #24]
   3445c:	strb	lr, [sp, #21]
   34460:	bl	324d8 <__read_chk@plt+0x2c054>
   34464:	mov	r0, r4
   34468:	b	34234 <__read_chk@plt+0x2ddb0>
   3446c:	ldrb	r3, [r0, #5]
   34470:	cmp	r3, #0
   34474:	bne	34264 <__read_chk@plt+0x2dde0>
   34478:	ldrb	r3, [r0, #6]
   3447c:	cmp	r3, #0
   34480:	bne	34264 <__read_chk@plt+0x2dde0>
   34484:	ldrb	r3, [r0, #7]
   34488:	cmp	r3, #0
   3448c:	beq	34264 <__read_chk@plt+0x2dde0>
   34490:	ldr	r0, [pc, #232]	; 34580 <__read_chk@plt+0x2e0fc>
   34494:	mov	r9, #2
   34498:	ldr	r1, [r6, #4]
   3449c:	add	r0, pc, r0
   344a0:	bl	40248 <__read_chk@plt+0x39dc4>
   344a4:	b	34268 <__read_chk@plt+0x2dde4>
   344a8:	ldr	r0, [pc, #212]	; 34584 <__read_chk@plt+0x2e100>
   344ac:	ldr	r1, [r6, #4]
   344b0:	add	r0, pc, r0
   344b4:	bl	401e0 <__read_chk@plt+0x39d5c>
   344b8:	mvn	r0, #0
   344bc:	b	34234 <__read_chk@plt+0x2ddb0>
   344c0:	ldr	r0, [sp, #16]
   344c4:	bl	5c14 <inet_ntoa@plt>
   344c8:	bl	49400 <__read_chk@plt+0x42f7c>
   344cc:	mov	r2, r0
   344d0:	str	r0, [r6, #184]	; 0xb8
   344d4:	b	343e8 <__read_chk@plt+0x2df64>
   344d8:	ldr	r2, [pc, #168]	; 34588 <__read_chk@plt+0x2e104>
   344dc:	cmp	r9, #1
   344e0:	ldr	r1, [r6, #4]
   344e4:	add	r2, pc, r2
   344e8:	ldrne	r2, [pc, #156]	; 3458c <__read_chk@plt+0x2e108>
   344ec:	addne	r2, pc, r2
   344f0:	ldr	r0, [pc, #152]	; 34590 <__read_chk@plt+0x2e10c>
   344f4:	mov	r3, r4
   344f8:	add	r0, pc, r0
   344fc:	bl	401e0 <__read_chk@plt+0x39d5c>
   34500:	mvn	r0, #0
   34504:	b	34234 <__read_chk@plt+0x2ddb0>
   34508:	ldr	r0, [pc, #132]	; 34594 <__read_chk@plt+0x2e110>
   3450c:	mov	r2, r5
   34510:	ldr	r1, [r6, #4]
   34514:	add	r0, pc, r0
   34518:	bl	4005c <__read_chk@plt+0x39bd8>
   3451c:	mvn	r0, #0
   34520:	b	34234 <__read_chk@plt+0x2ddb0>
   34524:	bl	5d64 <__stack_chk_fail@plt>
   34528:	ldr	r0, [pc, #104]	; 34598 <__read_chk@plt+0x2e114>
   3452c:	mov	r2, r4
   34530:	ldr	r1, [r6, #4]
   34534:	mov	r3, sl
   34538:	add	r0, pc, r0
   3453c:	bl	3dae8 <__read_chk@plt+0x37664>
   34540:	ldr	r0, [pc, #84]	; 3459c <__read_chk@plt+0x2e118>
   34544:	mov	r2, r5
   34548:	ldr	r1, [r6, #4]
   3454c:	mov	r3, sl
   34550:	add	r0, pc, r0
   34554:	bl	3dae8 <__read_chk@plt+0x37664>
   34558:	ldr	r0, [pc, #64]	; 345a0 <__read_chk@plt+0x2e11c>
   3455c:	ldr	r1, [r6, #4]
   34560:	add	r0, pc, r0
   34564:	bl	3dae8 <__read_chk@plt+0x37664>
   34568:	andeq	ip, r8, r0, lsl r7
   3456c:	andeq	r0, r0, r8, asr #11
   34570:	andeq	r4, r5, ip, lsr #11
   34574:	andeq	r4, r5, r0, lsl r5
   34578:	strdeq	r4, [r5], -r0
   3457c:	andeq	r4, r5, r8, lsl r5
   34580:	andeq	r4, r5, ip, lsr r3
   34584:	andeq	r4, r5, r4, asr #6
   34588:	andeq	r4, r5, r8, asr #5
   3458c:	andeq	r4, r5, r8, asr #5
   34590:	andeq	r4, r5, r8, ror #8
   34594:	andeq	r4, r5, r4, ror #7
   34598:	muleq	r5, r0, r3
   3459c:	andeq	r4, r5, r4, lsr #6
   345a0:			; <UNDEFINED> instruction: 0x000542b8
   345a4:	ldr	r3, [pc, #908]	; 34938 <__read_chk@plt+0x2e4b4>
   345a8:	ldr	r2, [pc, #908]	; 3493c <__read_chk@plt+0x2e4b8>
   345ac:	add	r3, pc, r3
   345b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   345b4:	mov	r5, r0
   345b8:	ldr	r7, [r3, r2]
   345bc:	add	r6, r0, #64	; 0x40
   345c0:	ldr	r0, [pc, #888]	; 34940 <__read_chk@plt+0x2e4bc>
   345c4:	sub	sp, sp, #340	; 0x154
   345c8:	mov	r8, r1
   345cc:	ldr	r1, [r5, #4]
   345d0:	ldr	r3, [r7]
   345d4:	add	r0, pc, r0
   345d8:	str	r3, [sp, #332]	; 0x14c
   345dc:	bl	40248 <__read_chk@plt+0x39dc4>
   345e0:	mov	r0, r6
   345e4:	bl	26838 <__read_chk@plt+0x203b4>
   345e8:	ldrb	r3, [r0]
   345ec:	mov	r4, r0
   345f0:	cmp	r3, #5
   345f4:	bne	34728 <__read_chk@plt+0x2e2a4>
   345f8:	mov	r0, r6
   345fc:	bl	265d8 <__read_chk@plt+0x20154>
   34600:	ldr	r9, [r5, #20]
   34604:	ands	r9, r9, #4096	; 0x1000
   34608:	mov	sl, r0
   3460c:	bne	346a8 <__read_chk@plt+0x2e224>
   34610:	cmp	r0, #1
   34614:	bls	34688 <__read_chk@plt+0x2e204>
   34618:	ldrb	ip, [r4, #1]
   3461c:	add	r1, ip, #2
   34620:	cmp	r0, r1
   34624:	bcc	34688 <__read_chk@plt+0x2e204>
   34628:	cmp	r1, #2
   3462c:	beq	3465c <__read_chk@plt+0x2e1d8>
   34630:	ldrb	r3, [r4, #2]
   34634:	cmp	r3, #0
   34638:	beq	34730 <__read_chk@plt+0x2e2ac>
   3463c:	mov	r3, #2
   34640:	b	34650 <__read_chk@plt+0x2e1cc>
   34644:	ldrb	r2, [r4, r3]
   34648:	cmp	r2, #0
   3464c:	beq	34730 <__read_chk@plt+0x2e2ac>
   34650:	add	r3, r3, #1
   34654:	cmp	r1, r3
   34658:	bhi	34644 <__read_chk@plt+0x2e1c0>
   3465c:	ldr	r0, [pc, #736]	; 34944 <__read_chk@plt+0x2e4c0>
   34660:	mvn	r9, #0
   34664:	ldr	r1, [r5, #4]
   34668:	add	r0, pc, r0
   3466c:	bl	401e0 <__read_chk@plt+0x39d5c>
   34670:	b	3468c <__read_chk@plt+0x2e208>
   34674:	ldrb	r4, [r4, #4]
   34678:	mvn	r9, #0
   3467c:	add	r3, r4, #7
   34680:	cmp	sl, r3
   34684:	bcs	34780 <__read_chk@plt+0x2e2fc>
   34688:	mov	r9, #0
   3468c:	ldr	r2, [sp, #332]	; 0x14c
   34690:	mov	r0, r9
   34694:	ldr	r3, [r7]
   34698:	cmp	r2, r3
   3469c:	bne	34934 <__read_chk@plt+0x2e4b0>
   346a0:	add	sp, sp, #340	; 0x154
   346a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   346a8:	ldr	r0, [pc, #664]	; 34948 <__read_chk@plt+0x2e4c4>
   346ac:	ldr	r1, [r5, #4]
   346b0:	add	r0, pc, r0
   346b4:	bl	40248 <__read_chk@plt+0x39dc4>
   346b8:	cmp	sl, #4
   346bc:	bls	34688 <__read_chk@plt+0x2e204>
   346c0:	ldrb	r3, [r4]
   346c4:	ldrb	r2, [r4, #1]
   346c8:	cmp	r3, #5
   346cc:	ldrb	r8, [r4, #3]
   346d0:	ldrb	r3, [r4, #2]
   346d4:	bne	348b8 <__read_chk@plt+0x2e434>
   346d8:	cmp	r2, #1
   346dc:	bne	348b8 <__read_chk@plt+0x2e434>
   346e0:	cmp	r3, #0
   346e4:	bne	348b8 <__read_chk@plt+0x2e434>
   346e8:	cmp	r8, #3
   346ec:	beq	34674 <__read_chk@plt+0x2e1f0>
   346f0:	cmp	r8, #4
   346f4:	beq	348a8 <__read_chk@plt+0x2e424>
   346f8:	cmp	r8, #1
   346fc:	moveq	r3, #10
   34700:	moveq	r9, #2
   34704:	moveq	r4, #4
   34708:	beq	34680 <__read_chk@plt+0x2e1fc>
   3470c:	ldr	r0, [pc, #568]	; 3494c <__read_chk@plt+0x2e4c8>
   34710:	mov	r2, r8
   34714:	ldr	r1, [r5, #4]
   34718:	mvn	r9, #0
   3471c:	add	r0, pc, r0
   34720:	bl	40248 <__read_chk@plt+0x39dc4>
   34724:	b	3468c <__read_chk@plt+0x2e208>
   34728:	mvn	r9, #0
   3472c:	b	3468c <__read_chk@plt+0x2e208>
   34730:	add	r4, r5, #104	; 0x68
   34734:	mov	r0, r6
   34738:	bl	326a4 <__read_chk@plt+0x2c220>
   3473c:	mov	r1, #5
   34740:	mov	r0, r4
   34744:	bl	32464 <__read_chk@plt+0x2bfe0>
   34748:	mov	r0, r4
   3474c:	mov	r1, #0
   34750:	bl	32464 <__read_chk@plt+0x2bfe0>
   34754:	mov	r1, r8
   34758:	ldr	r0, [r5, #36]	; 0x24
   3475c:	bl	74c00 <__read_chk@plt+0x6e77c>
   34760:	ldr	r3, [r5, #20]
   34764:	ldr	r0, [pc, #484]	; 34950 <__read_chk@plt+0x2e4cc>
   34768:	orr	r3, r3, #4096	; 0x1000
   3476c:	ldr	r1, [r5, #4]
   34770:	add	r0, pc, r0
   34774:	str	r3, [r5, #20]
   34778:	bl	40248 <__read_chk@plt+0x39dc4>
   3477c:	b	3468c <__read_chk@plt+0x2e208>
   34780:	mov	r0, r6
   34784:	mov	r1, #4
   34788:	bl	326a4 <__read_chk@plt+0x2c220>
   3478c:	cmp	r8, #3
   34790:	add	sl, sp, #24
   34794:	beq	348d0 <__read_chk@plt+0x2e44c>
   34798:	add	fp, sp, #76	; 0x4c
   3479c:	sub	r8, sl, #2
   347a0:	mov	r0, r6
   347a4:	mov	r2, r4
   347a8:	mov	r1, fp
   347ac:	bl	32624 <__read_chk@plt+0x2c1a0>
   347b0:	mov	r0, r6
   347b4:	mov	r1, r8
   347b8:	mov	r2, #2
   347bc:	bl	32624 <__read_chk@plt+0x2c1a0>
   347c0:	add	r0, sp, #336	; 0x150
   347c4:	add	r3, r0, r4
   347c8:	add	r6, sp, #28
   347cc:	ldr	r0, [r5, #184]	; 0xb8
   347d0:	mov	r4, #0
   347d4:	strb	r4, [r3, #-260]	; 0xfffffefc
   347d8:	bl	55a8 <free@plt>
   347dc:	str	r4, [r5, #184]	; 0xb8
   347e0:	mov	r1, fp
   347e4:	mov	r0, r9
   347e8:	mov	r2, r6
   347ec:	mov	r3, #46	; 0x2e
   347f0:	bl	5710 <inet_ntop@plt>
   347f4:	cmp	r0, r4
   347f8:	beq	34728 <__read_chk@plt+0x2e2a4>
   347fc:	mov	r0, r6
   34800:	bl	49400 <__read_chk@plt+0x42f7c>
   34804:	mov	r2, r0
   34808:	str	r0, [r5, #184]	; 0xb8
   3480c:	add	ip, sp, #336	; 0x150
   34810:	movw	fp, #65222	; 0xfec6
   34814:	movt	fp, #65535	; 0xffff
   34818:	ldr	r0, [pc, #308]	; 34954 <__read_chk@plt+0x2e4d0>
   3481c:	ldr	r1, [r5, #4]
   34820:	add	r6, r5, #104	; 0x68
   34824:	ldrh	ip, [ip, fp]
   34828:	add	r0, pc, r0
   3482c:	mov	r4, #0
   34830:	uxth	r3, ip
   34834:	mov	ip, #1
   34838:	mov	r9, ip
   3483c:	lsl	lr, r3, #8
   34840:	orr	r3, lr, r3, lsr #8
   34844:	uxth	r3, r3
   34848:	str	r3, [r5, #196]	; 0xc4
   3484c:	str	ip, [sp]
   34850:	str	ip, [sp, #12]
   34854:	bl	40248 <__read_chk@plt+0x39dc4>
   34858:	ldr	ip, [sp, #12]
   3485c:	mov	r1, sl
   34860:	mov	r0, r6
   34864:	mov	r2, #4
   34868:	mov	r3, #5
   3486c:	strb	r4, [sp, #25]
   34870:	strb	ip, [sp, #27]
   34874:	add	ip, sp, #336	; 0x150
   34878:	strb	r3, [sp, #24]
   3487c:	strh	r4, [ip, fp]
   34880:	strb	r4, [sp, #26]
   34884:	bl	324d8 <__read_chk@plt+0x2c054>
   34888:	mov	r0, r6
   3488c:	mov	r1, r4
   34890:	bl	32050 <__read_chk@plt+0x2bbcc>
   34894:	mov	r0, r6
   34898:	mov	r1, r8
   3489c:	mov	r2, #2
   348a0:	bl	324d8 <__read_chk@plt+0x2c054>
   348a4:	b	3468c <__read_chk@plt+0x2e208>
   348a8:	mov	r3, #22
   348ac:	mov	r9, #10
   348b0:	mov	r4, #16
   348b4:	b	34680 <__read_chk@plt+0x2e1fc>
   348b8:	ldr	r0, [pc, #152]	; 34958 <__read_chk@plt+0x2e4d4>
   348bc:	mvn	r9, #0
   348c0:	ldr	r1, [r5, #4]
   348c4:	add	r0, pc, r0
   348c8:	bl	40248 <__read_chk@plt+0x39dc4>
   348cc:	b	3468c <__read_chk@plt+0x2e208>
   348d0:	add	fp, sp, #76	; 0x4c
   348d4:	mov	r0, r6
   348d8:	mov	r1, #1
   348dc:	sub	r8, sl, #2
   348e0:	bl	326a4 <__read_chk@plt+0x2c220>
   348e4:	mov	r2, r4
   348e8:	mov	r1, fp
   348ec:	mov	r0, r6
   348f0:	bl	32624 <__read_chk@plt+0x2c1a0>
   348f4:	mov	r2, #2
   348f8:	mov	r1, r8
   348fc:	mov	r0, r6
   34900:	bl	32624 <__read_chk@plt+0x2c1a0>
   34904:	add	r0, sp, #336	; 0x150
   34908:	add	r4, r0, r4
   3490c:	ldr	r0, [r5, #184]	; 0xb8
   34910:	mov	r9, #0
   34914:	strb	r9, [r4, #-260]	; 0xfffffefc
   34918:	bl	55a8 <free@plt>
   3491c:	str	r9, [r5, #184]	; 0xb8
   34920:	mov	r0, fp
   34924:	bl	49400 <__read_chk@plt+0x42f7c>
   34928:	mov	r2, r0
   3492c:	str	r0, [r5, #184]	; 0xb8
   34930:	b	3480c <__read_chk@plt+0x2e388>
   34934:	bl	5d64 <__stack_chk_fail@plt>
   34938:	andeq	ip, r8, r0, asr r3
   3493c:	andeq	r0, r0, r8, asr #11
   34940:			; <UNDEFINED> instruction: 0x000543b0
   34944:	andeq	r4, r5, r4, ror #7
   34948:	strdeq	r4, [r5], -r0
   3494c:	ldrdeq	r4, [r5], -r0
   34950:	andeq	r4, r5, ip, lsl #6
   34954:	andeq	r4, r5, r4, ror #3
   34958:	strdeq	r4, [r5], -ip
   3495c:	push	{r4, r5, r6, r7, r8, lr}
   34960:	add	r6, r0, #64	; 0x40
   34964:	mov	r4, r0
   34968:	mov	r7, r1
   3496c:	mov	r0, r6
   34970:	mov	r8, r2
   34974:	bl	265d8 <__read_chk@plt+0x20154>
   34978:	ldr	r1, [r4, #4]
   3497c:	mov	r5, r0
   34980:	mov	r2, r0
   34984:	ldr	r0, [pc, #148]	; 34a20 <__read_chk@plt+0x2e59c>
   34988:	add	r0, pc, r0
   3498c:	bl	40248 <__read_chk@plt+0x39dc4>
   34990:	cmp	r5, #2
   34994:	bls	349d0 <__read_chk@plt+0x2e54c>
   34998:	mov	r0, r6
   3499c:	bl	26838 <__read_chk@plt+0x203b4>
   349a0:	ldrb	r3, [r0]
   349a4:	cmp	r3, #4
   349a8:	beq	349e0 <__read_chk@plt+0x2e55c>
   349ac:	cmp	r3, #5
   349b0:	beq	34a10 <__read_chk@plt+0x2e58c>
   349b4:	mov	r0, r4
   349b8:	pop	{r4, r5, r6, r7, r8, lr}
   349bc:	b	414f0 <__read_chk@plt+0x3b06c>
   349c0:	ldr	r0, [pc, #92]	; 34a24 <__read_chk@plt+0x2e5a0>
   349c4:	ldr	r1, [r4, #4]
   349c8:	add	r0, pc, r0
   349cc:	bl	40248 <__read_chk@plt+0x39dc4>
   349d0:	ldr	r0, [r4, #36]	; 0x24
   349d4:	mov	r1, r7
   349d8:	pop	{r4, r5, r6, r7, r8, lr}
   349dc:	b	74c00 <__read_chk@plt+0x6e77c>
   349e0:	mov	r0, r4
   349e4:	bl	341e4 <__read_chk@plt+0x2dd60>
   349e8:	cmp	r0, #0
   349ec:	blt	349b4 <__read_chk@plt+0x2e530>
   349f0:	beq	349c0 <__read_chk@plt+0x2e53c>
   349f4:	ldr	r1, [pc, #44]	; 34a28 <__read_chk@plt+0x2e5a4>
   349f8:	mov	r3, #3
   349fc:	mov	r0, r4
   34a00:	str	r3, [r4]
   34a04:	add	r1, pc, r1
   34a08:	pop	{r4, r5, r6, r7, r8, lr}
   34a0c:	b	32e28 <__read_chk@plt+0x2c9a4>
   34a10:	mov	r1, r8
   34a14:	mov	r0, r4
   34a18:	bl	345a4 <__read_chk@plt+0x2e120>
   34a1c:	b	349e8 <__read_chk@plt+0x2e564>
   34a20:	andeq	r4, r5, r4, lsl r1
   34a24:	strdeq	r4, [r5], -r8
   34a28:	andeq	r3, r5, r4, asr #21
   34a2c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   34a30:	mov	r4, r0
   34a34:	ldr	r5, [pc, #480]	; 34c1c <__read_chk@plt+0x2e798>
   34a38:	add	r5, pc, r5
   34a3c:	ldr	r3, [r5, #12]
   34a40:	cmp	r3, #0
   34a44:	beq	34a58 <__read_chk@plt+0x2e5d4>
   34a48:	bl	4daa4 <__read_chk@plt+0x47620>
   34a4c:	ldr	r3, [r5, #12]
   34a50:	cmp	r0, r3
   34a54:	bcs	34bc4 <__read_chk@plt+0x2e740>
   34a58:	mov	r0, r4
   34a5c:	bl	265d8 <__read_chk@plt+0x20154>
   34a60:	cmp	r0, #11
   34a64:	bhi	34a70 <__read_chk@plt+0x2e5ec>
   34a68:	mov	r0, #0
   34a6c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34a70:	mov	r0, r4
   34a74:	bl	26838 <__read_chk@plt+0x203b4>
   34a78:	ldrb	r1, [r0]
   34a7c:	mov	r5, r0
   34a80:	cmp	r1, #66	; 0x42
   34a84:	beq	34b7c <__read_chk@plt+0x2e6f8>
   34a88:	cmp	r1, #108	; 0x6c
   34a8c:	bne	34c08 <__read_chk@plt+0x2e784>
   34a90:	ldrb	r6, [r0, #6]
   34a94:	mov	r1, #256	; 0x100
   34a98:	ldrb	r0, [r0, #7]
   34a9c:	bl	7d108 <__read_chk@plt+0x76c84>
   34aa0:	mov	r1, r0
   34aa4:	mov	r0, r6
   34aa8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   34aac:	mov	r1, #256	; 0x100
   34ab0:	ldrb	r7, [r5, #8]
   34ab4:	mov	r6, r0
   34ab8:	ldrb	r0, [r5, #9]
   34abc:	bl	7d108 <__read_chk@plt+0x76c84>
   34ac0:	mov	r1, r0
   34ac4:	mov	r0, r7
   34ac8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   34acc:	mov	r7, r0
   34ad0:	mov	r0, r4
   34ad4:	add	r8, r6, #3
   34ad8:	bl	265d8 <__read_chk@plt+0x20154>
   34adc:	add	r3, r7, #3
   34ae0:	bic	r8, r8, #3
   34ae4:	bic	r3, r3, #3
   34ae8:	add	r3, r8, r3
   34aec:	add	r3, r3, #12
   34af0:	cmp	r0, r3
   34af4:	bcc	34a68 <__read_chk@plt+0x2e5e4>
   34af8:	ldr	r4, [pc, #288]	; 34c20 <__read_chk@plt+0x2e79c>
   34afc:	add	r4, pc, r4
   34b00:	ldr	r9, [r4, #16]
   34b04:	mov	r0, r9
   34b08:	bl	6088 <strlen@plt>
   34b0c:	cmp	r6, r0
   34b10:	bne	34bd8 <__read_chk@plt+0x2e754>
   34b14:	mov	r1, r9
   34b18:	mov	r2, r6
   34b1c:	add	r0, r5, #12
   34b20:	bl	6298 <memcmp@plt>
   34b24:	cmp	r0, #0
   34b28:	bne	34bd8 <__read_chk@plt+0x2e754>
   34b2c:	ldr	r3, [r4, #20]
   34b30:	cmp	r7, r3
   34b34:	bne	34bb0 <__read_chk@plt+0x2e72c>
   34b38:	add	r8, r8, #12
   34b3c:	mov	r2, r7
   34b40:	add	r5, r5, r8
   34b44:	ldr	r1, [r4, #24]
   34b48:	mov	r0, r5
   34b4c:	bl	7b00c <__read_chk@plt+0x74b88>
   34b50:	cmp	r0, #0
   34b54:	bne	34bb0 <__read_chk@plt+0x2e72c>
   34b58:	ldr	r2, [r4, #20]
   34b5c:	ldr	r3, [r4, #28]
   34b60:	cmp	r2, r3
   34b64:	bne	34bec <__read_chk@plt+0x2e768>
   34b68:	mov	r0, r5
   34b6c:	ldr	r1, [r4, #32]
   34b70:	bl	6010 <memcpy@plt>
   34b74:	mov	r0, #1
   34b78:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34b7c:	mov	r1, #256	; 0x100
   34b80:	ldrb	r0, [r0, #6]
   34b84:	bl	7d108 <__read_chk@plt+0x76c84>
   34b88:	ldrb	r1, [r5, #7]
   34b8c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   34b90:	mov	r1, #256	; 0x100
   34b94:	mov	r6, r0
   34b98:	ldrb	r0, [r5, #8]
   34b9c:	bl	7d108 <__read_chk@plt+0x76c84>
   34ba0:	ldrb	r1, [r5, #9]
   34ba4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   34ba8:	mov	r7, r0
   34bac:	b	34ad0 <__read_chk@plt+0x2e64c>
   34bb0:	ldr	r0, [pc, #108]	; 34c24 <__read_chk@plt+0x2e7a0>
   34bb4:	add	r0, pc, r0
   34bb8:	bl	40248 <__read_chk@plt+0x39dc4>
   34bbc:	mvn	r0, #0
   34bc0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34bc4:	ldr	r0, [pc, #92]	; 34c28 <__read_chk@plt+0x2e7a4>
   34bc8:	add	r0, pc, r0
   34bcc:	bl	40178 <__read_chk@plt+0x39cf4>
   34bd0:	mvn	r0, #0
   34bd4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34bd8:	ldr	r0, [pc, #76]	; 34c2c <__read_chk@plt+0x2e7a8>
   34bdc:	add	r0, pc, r0
   34be0:	bl	40248 <__read_chk@plt+0x39dc4>
   34be4:	mvn	r0, #0
   34be8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34bec:	ldr	r0, [pc, #60]	; 34c30 <__read_chk@plt+0x2e7ac>
   34bf0:	mov	r1, r2
   34bf4:	mov	r2, r3
   34bf8:	add	r0, pc, r0
   34bfc:	bl	4005c <__read_chk@plt+0x39bd8>
   34c00:	mvn	r0, #0
   34c04:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34c08:	ldr	r0, [pc, #36]	; 34c34 <__read_chk@plt+0x2e7b0>
   34c0c:	add	r0, pc, r0
   34c10:	bl	40248 <__read_chk@plt+0x39dc4>
   34c14:	mvn	r0, #0
   34c18:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   34c1c:	andeq	ip, r8, r0, lsl sp
   34c20:	andeq	ip, r8, ip, asr #24
   34c24:	andeq	r3, r5, r0, lsr #31
   34c28:			; <UNDEFINED> instruction: 0x0004d3b4
   34c2c:	andeq	r3, r5, r0, asr #30
   34c30:	andeq	r3, r5, r4, lsl #31
   34c34:	ldrdeq	r3, [r5], -r8
   34c38:	push	{r4, r5, r6, r7, r8, lr}
   34c3c:	add	r6, r0, #104	; 0x68
   34c40:	mov	r4, r0
   34c44:	mov	r8, r1
   34c48:	mov	r0, r6
   34c4c:	mov	r7, r2
   34c50:	bl	34a2c <__read_chk@plt+0x2e5a8>
   34c54:	ldr	r5, [pc, #180]	; 34d10 <__read_chk@plt+0x2e88c>
   34c58:	add	r5, pc, r5
   34c5c:	cmp	r0, #1
   34c60:	beq	34ce8 <__read_chk@plt+0x2e864>
   34c64:	cmn	r0, #1
   34c68:	popne	{r4, r5, r6, r7, r8, pc}
   34c6c:	ldr	r0, [pc, #160]	; 34d14 <__read_chk@plt+0x2e890>
   34c70:	add	r0, pc, r0
   34c74:	bl	40110 <__read_chk@plt+0x39c8c>
   34c78:	ldr	r0, [pc, #152]	; 34d18 <__read_chk@plt+0x2e894>
   34c7c:	ldr	r3, [r4, #16]
   34c80:	ldr	r1, [r4, #4]
   34c84:	add	r0, pc, r0
   34c88:	ldr	r2, [r4, #12]
   34c8c:	bl	40248 <__read_chk@plt+0x39dc4>
   34c90:	mov	r0, r4
   34c94:	bl	40e68 <__read_chk@plt+0x3a9e4>
   34c98:	add	r0, r4, #64	; 0x40
   34c9c:	bl	2634c <__read_chk@plt+0x1fec8>
   34ca0:	mov	r0, r4
   34ca4:	bl	40ec4 <__read_chk@plt+0x3aa40>
   34ca8:	mov	r0, r6
   34cac:	bl	2634c <__read_chk@plt+0x1fec8>
   34cb0:	ldr	r3, [pc, #100]	; 34d1c <__read_chk@plt+0x2e898>
   34cb4:	ldr	r3, [r5, r3]
   34cb8:	ldr	r3, [r3]
   34cbc:	cmp	r3, #0
   34cc0:	moveq	r3, #4
   34cc4:	streq	r3, [r4]
   34cc8:	bne	34d04 <__read_chk@plt+0x2e880>
   34ccc:	ldr	r0, [pc, #76]	; 34d20 <__read_chk@plt+0x2e89c>
   34cd0:	ldr	r1, [r4, #4]
   34cd4:	ldr	r2, [r4, #12]
   34cd8:	add	r0, pc, r0
   34cdc:	ldr	r3, [r4, #16]
   34ce0:	pop	{r4, r5, r6, r7, r8, lr}
   34ce4:	b	40248 <__read_chk@plt+0x39dc4>
   34ce8:	mov	r1, r8
   34cec:	mov	r2, r7
   34cf0:	mov	r3, #4
   34cf4:	mov	r0, r4
   34cf8:	str	r3, [r4]
   34cfc:	pop	{r4, r5, r6, r7, r8, lr}
   34d00:	b	334d4 <__read_chk@plt+0x2d050>
   34d04:	mov	r0, r4
   34d08:	bl	41340 <__read_chk@plt+0x3aebc>
   34d0c:	b	34ccc <__read_chk@plt+0x2e848>
   34d10:	andeq	fp, r8, r4, lsr #25
   34d14:	andeq	r3, r5, r8, lsr pc
   34d18:	andeq	r3, r5, r0, ror #30
   34d1c:	andeq	r0, r0, ip, ror #12
   34d20:	andeq	r3, r5, r4, lsr #30
   34d24:	push	{r4, r5, r6, r7, r8, lr}
   34d28:	subs	r4, r0, #0
   34d2c:	mov	r7, r3
   34d30:	ldr	r3, [pc, #448]	; 34ef8 <__read_chk@plt+0x2ea74>
   34d34:	mov	r6, r1
   34d38:	mov	r5, r2
   34d3c:	add	r3, pc, r3
   34d40:	beq	34e58 <__read_chk@plt+0x2e9d4>
   34d44:	orrs	r8, r2, r7
   34d48:	beq	34d94 <__read_chk@plt+0x2e910>
   34d4c:	ldr	r2, [pc, #424]	; 34efc <__read_chk@plt+0x2ea78>
   34d50:	ldr	r3, [r3, r2]
   34d54:	ldr	r3, [r3]
   34d58:	tst	r3, #16777216	; 0x1000000
   34d5c:	beq	34de4 <__read_chk@plt+0x2e960>
   34d60:	ldr	r1, [pc, #408]	; 34f00 <__read_chk@plt+0x2ea7c>
   34d64:	add	r1, pc, r1
   34d68:	bl	61d8 <strcmp@plt>
   34d6c:	cmp	r0, #0
   34d70:	bne	34de4 <__read_chk@plt+0x2e960>
   34d74:	cmp	r5, #0
   34d78:	moveq	r4, r5
   34d7c:	moveq	r7, #1
   34d80:	bne	34de4 <__read_chk@plt+0x2e960>
   34d84:	cmp	r6, #0
   34d88:	strne	r7, [r6]
   34d8c:	mov	r0, r4
   34d90:	pop	{r4, r5, r6, r7, r8, pc}
   34d94:	ldr	r1, [pc, #360]	; 34f04 <__read_chk@plt+0x2ea80>
   34d98:	add	r1, pc, r1
   34d9c:	bl	61d8 <strcmp@plt>
   34da0:	cmp	r0, #0
   34da4:	beq	34e50 <__read_chk@plt+0x2e9cc>
   34da8:	ldrb	r3, [r4]
   34dac:	cmp	r3, #58	; 0x3a
   34db0:	bne	34dd8 <__read_chk@plt+0x2e954>
   34db4:	ldrb	r3, [r4, #1]
   34db8:	cmp	r3, #58	; 0x3a
   34dbc:	bne	34dd8 <__read_chk@plt+0x2e954>
   34dc0:	ldrb	r3, [r4, #2]
   34dc4:	cmp	r3, #49	; 0x31
   34dc8:	bne	34dd8 <__read_chk@plt+0x2e954>
   34dcc:	ldrb	r7, [r4, #3]
   34dd0:	cmp	r7, #0
   34dd4:	beq	34d84 <__read_chk@plt+0x2e900>
   34dd8:	mov	r7, r8
   34ddc:	mov	r4, r8
   34de0:	b	34d84 <__read_chk@plt+0x2e900>
   34de4:	ldrb	r8, [r4]
   34de8:	cmp	r8, #0
   34dec:	moveq	r4, r8
   34df0:	moveq	r7, #1
   34df4:	beq	34d84 <__read_chk@plt+0x2e900>
   34df8:	cmp	r8, #42	; 0x2a
   34dfc:	bne	34e7c <__read_chk@plt+0x2e9f8>
   34e00:	ldrb	r3, [r4, #1]
   34e04:	cmp	r3, #0
   34e08:	bne	34e7c <__read_chk@plt+0x2e9f8>
   34e0c:	ldr	r1, [pc, #244]	; 34f08 <__read_chk@plt+0x2ea84>
   34e10:	mov	r0, r4
   34e14:	add	r1, pc, r1
   34e18:	bl	61d8 <strcmp@plt>
   34e1c:	cmp	r0, #0
   34e20:	moveq	r4, r0
   34e24:	moveq	r7, #1
   34e28:	beq	34d84 <__read_chk@plt+0x2e900>
   34e2c:	cmp	r8, #42	; 0x2a
   34e30:	beq	34e64 <__read_chk@plt+0x2e9e0>
   34e34:	ldr	r0, [pc, #208]	; 34f0c <__read_chk@plt+0x2ea88>
   34e38:	mov	r1, r4
   34e3c:	mov	r7, #1
   34e40:	mov	r4, #0
   34e44:	add	r0, pc, r0
   34e48:	bl	47264 <__read_chk@plt+0x40de0>
   34e4c:	b	34d84 <__read_chk@plt+0x2e900>
   34e50:	mov	r7, r0
   34e54:	b	34d84 <__read_chk@plt+0x2e900>
   34e58:	adds	r7, r7, #0
   34e5c:	movne	r7, #1
   34e60:	b	34d84 <__read_chk@plt+0x2e900>
   34e64:	ldrb	r3, [r4, #1]
   34e68:	cmp	r3, #0
   34e6c:	moveq	r4, r3
   34e70:	moveq	r7, #1
   34e74:	beq	34d84 <__read_chk@plt+0x2e900>
   34e78:	b	34e34 <__read_chk@plt+0x2e9b0>
   34e7c:	cmp	r5, #0
   34e80:	bne	34e8c <__read_chk@plt+0x2ea08>
   34e84:	cmp	r7, #1
   34e88:	beq	34e0c <__read_chk@plt+0x2e988>
   34e8c:	ldr	r1, [pc, #124]	; 34f10 <__read_chk@plt+0x2ea8c>
   34e90:	mov	r0, r4
   34e94:	add	r1, pc, r1
   34e98:	bl	61d8 <strcmp@plt>
   34e9c:	subs	r5, r0, #0
   34ea0:	movne	r7, #0
   34ea4:	bne	34d84 <__read_chk@plt+0x2e900>
   34ea8:	ldr	r1, [pc, #100]	; 34f14 <__read_chk@plt+0x2ea90>
   34eac:	mov	r0, r4
   34eb0:	add	r1, pc, r1
   34eb4:	bl	61d8 <strcmp@plt>
   34eb8:	cmp	r0, #0
   34ebc:	beq	34e50 <__read_chk@plt+0x2e9cc>
   34ec0:	cmp	r8, #58	; 0x3a
   34ec4:	bne	34eec <__read_chk@plt+0x2ea68>
   34ec8:	ldrb	r3, [r4, #1]
   34ecc:	cmp	r3, #58	; 0x3a
   34ed0:	bne	34eec <__read_chk@plt+0x2ea68>
   34ed4:	ldrb	r3, [r4, #2]
   34ed8:	cmp	r3, #49	; 0x31
   34edc:	bne	34eec <__read_chk@plt+0x2ea68>
   34ee0:	ldrb	r7, [r4, #3]
   34ee4:	cmp	r7, #0
   34ee8:	beq	34d84 <__read_chk@plt+0x2e900>
   34eec:	mov	r4, r5
   34ef0:	mov	r7, r5
   34ef4:	b	34d84 <__read_chk@plt+0x2e900>
   34ef8:	andeq	fp, r8, r0, asr #23
   34efc:	andeq	r0, r0, ip, lsr #12
   34f00:	andeq	r3, r5, r4, ror r8
   34f04:	andeq	r3, r5, ip, asr #13
   34f08:	andeq	r3, r5, r4, asr #15
   34f0c:	ldrdeq	r3, [r5], -r0
   34f10:	andeq	r3, r5, r8, lsr r7
   34f14:			; <UNDEFINED> instruction: 0x000535b4
   34f18:	push	{r4, r5, r6, lr}
   34f1c:	sub	sp, sp, #16
   34f20:	ldr	lr, [pc, #124]	; 34fa4 <__read_chk@plt+0x2eb20>
   34f24:	add	r3, sp, #16
   34f28:	ldr	r4, [pc, #120]	; 34fa8 <__read_chk@plt+0x2eb24>
   34f2c:	mov	ip, #1
   34f30:	add	lr, pc, lr
   34f34:	mov	r1, ip
   34f38:	mov	r5, #4
   34f3c:	mov	r2, #2
   34f40:	ldr	r4, [lr, r4]
   34f44:	mov	r6, r0
   34f48:	str	ip, [r3, #-8]!
   34f4c:	str	r5, [sp]
   34f50:	ldr	ip, [r4]
   34f54:	str	ip, [sp, #12]
   34f58:	bl	5ec0 <setsockopt@plt>
   34f5c:	cmn	r0, #1
   34f60:	beq	34f7c <__read_chk@plt+0x2eaf8>
   34f64:	ldr	r2, [sp, #12]
   34f68:	ldr	r3, [r4]
   34f6c:	cmp	r2, r3
   34f70:	bne	34fa0 <__read_chk@plt+0x2eb1c>
   34f74:	add	sp, sp, #16
   34f78:	pop	{r4, r5, r6, pc}
   34f7c:	bl	6214 <__errno_location@plt>
   34f80:	ldr	r0, [r0]
   34f84:	bl	5740 <strerror@plt>
   34f88:	mov	r1, r6
   34f8c:	mov	r2, r0
   34f90:	ldr	r0, [pc, #20]	; 34fac <__read_chk@plt+0x2eb28>
   34f94:	add	r0, pc, r0
   34f98:	bl	4005c <__read_chk@plt+0x39bd8>
   34f9c:	b	34f64 <__read_chk@plt+0x2eae0>
   34fa0:	bl	5d64 <__stack_chk_fail@plt>
   34fa4:	andeq	fp, r8, ip, asr #19
   34fa8:	andeq	r0, r0, r8, asr #11
   34fac:	andeq	r3, r5, r4, asr #25
   34fb0:	subs	r1, r0, #0
   34fb4:	push	{r4, lr}
   34fb8:	blt	34fe8 <__read_chk@plt+0x2eb64>
   34fbc:	ldr	r3, [pc, #76]	; 35010 <__read_chk@plt+0x2eb8c>
   34fc0:	add	r3, pc, r3
   34fc4:	ldr	r2, [r3]
   34fc8:	cmp	r1, r2
   34fcc:	bcs	34fe8 <__read_chk@plt+0x2eb64>
   34fd0:	ldr	r3, [r3, #4]
   34fd4:	ldr	r4, [r3, r1, lsl #2]
   34fd8:	cmp	r4, #0
   34fdc:	beq	34ffc <__read_chk@plt+0x2eb78>
   34fe0:	mov	r0, r4
   34fe4:	pop	{r4, pc}
   34fe8:	ldr	r0, [pc, #36]	; 35014 <__read_chk@plt+0x2eb90>
   34fec:	add	r0, pc, r0
   34ff0:	bl	40110 <__read_chk@plt+0x39c8c>
   34ff4:	mov	r0, #0
   34ff8:	pop	{r4, pc}
   34ffc:	ldr	r0, [pc, #20]	; 35018 <__read_chk@plt+0x2eb94>
   35000:	add	r0, pc, r0
   35004:	bl	40110 <__read_chk@plt+0x39c8c>
   35008:	mov	r0, r4
   3500c:	pop	{r4, pc}
   35010:	andeq	ip, r8, r8, lsl #15
   35014:	muleq	r5, r0, ip
   35018:	muleq	r5, r8, ip
   3501c:	ldr	r3, [pc, #96]	; 35084 <__read_chk@plt+0x2ec00>
   35020:	push	{r4}		; (str r4, [sp, #-4]!)
   35024:	add	r3, pc, r3
   35028:	ldr	r4, [r3]
   3502c:	cmp	r4, #0
   35030:	beq	3507c <__read_chk@plt+0x2ebf8>
   35034:	ldr	r1, [r3, #4]
   35038:	mov	r3, #0
   3503c:	sub	r1, r1, #4
   35040:	ldr	r2, [r1, #4]!
   35044:	add	r3, r3, #1
   35048:	cmp	r2, #0
   3504c:	beq	3505c <__read_chk@plt+0x2ebd8>
   35050:	ldr	ip, [r2, #8]
   35054:	cmp	ip, r0
   35058:	beq	35070 <__read_chk@plt+0x2ebec>
   3505c:	cmp	r3, r4
   35060:	bne	35040 <__read_chk@plt+0x2ebbc>
   35064:	mov	r0, #0
   35068:	pop	{r4}		; (ldr r4, [sp], #4)
   3506c:	bx	lr
   35070:	mov	r0, r2
   35074:	pop	{r4}		; (ldr r4, [sp], #4)
   35078:	bx	lr
   3507c:	mov	r0, r4
   35080:	b	35068 <__read_chk@plt+0x2ebe4>
   35084:	andeq	ip, r8, r4, lsr #14
   35088:	push	{r3, r5, r6, lr}
   3508c:	mov	r6, r0
   35090:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   35094:	cmp	r0, #0
   35098:	popeq	{r3, r5, r6, pc}
   3509c:	ldr	r2, [r0]
   350a0:	sub	ip, r2, #3
   350a4:	cmp	ip, #17
   350a8:	bhi	350c8 <__read_chk@plt+0x2ec44>
   350ac:	mov	r5, #1
   350b0:	movw	r3, #18163	; 0x46f3
   350b4:	lsl	ip, r5, ip
   350b8:	movt	r3, #2
   350bc:	and	r3, ip, r3
   350c0:	cmp	r3, #0
   350c4:	popne	{r3, r5, r6, pc}
   350c8:	ldr	r0, [pc, #16]	; 350e0 <__read_chk@plt+0x2ec5c>
   350cc:	mov	r1, r6
   350d0:	add	r0, pc, r0
   350d4:	bl	40110 <__read_chk@plt+0x39c8c>
   350d8:	mov	r0, #0
   350dc:	pop	{r3, r5, r6, pc}
   350e0:	strdeq	r3, [r5], -r0
   350e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   350e8:	mov	r9, r1
   350ec:	ldr	r4, [pc, #588]	; 35340 <__read_chk@plt+0x2eebc>
   350f0:	sub	sp, sp, #20
   350f4:	mov	r8, r0
   350f8:	mov	sl, r2
   350fc:	add	r4, pc, r4
   35100:	mov	fp, r3
   35104:	ldr	r1, [r4]
   35108:	cmp	r1, #0
   3510c:	ldrne	r6, [r4, #4]
   35110:	beq	352e4 <__read_chk@plt+0x2ee60>
   35114:	ldr	r2, [r6]
   35118:	cmp	r2, #0
   3511c:	movne	r2, r6
   35120:	movne	r5, #0
   35124:	bne	35138 <__read_chk@plt+0x2ecb4>
   35128:	b	35328 <__read_chk@plt+0x2eea4>
   3512c:	ldr	r3, [r2, #4]!
   35130:	cmp	r3, #0
   35134:	beq	352d4 <__read_chk@plt+0x2ee50>
   35138:	add	r5, r5, #1
   3513c:	cmp	r5, r1
   35140:	bcc	3512c <__read_chk@plt+0x2eca8>
   35144:	movw	r3, #10000	; 0x2710
   35148:	cmp	r1, r3
   3514c:	mov	r5, r1
   35150:	bhi	35334 <__read_chk@plt+0x2eeb0>
   35154:	ldr	r4, [pc, #488]	; 35344 <__read_chk@plt+0x2eec0>
   35158:	mov	r2, #4
   3515c:	add	r1, r1, #10
   35160:	add	r4, pc, r4
   35164:	ldr	r0, [r4, #4]
   35168:	bl	493d0 <__read_chk@plt+0x42f4c>
   3516c:	ldr	r1, [r4]
   35170:	add	r1, r1, #10
   35174:	str	r1, [r4]
   35178:	str	r0, [r4, #4]
   3517c:	ldr	r0, [pc, #452]	; 35348 <__read_chk@plt+0x2eec4>
   35180:	add	r0, pc, r0
   35184:	bl	40248 <__read_chk@plt+0x39dc4>
   35188:	ldm	r4, {r1, r6}
   3518c:	cmp	r1, r5
   35190:	lslhi	ip, r5, #2
   35194:	addhi	r1, r6, r1, lsl #2
   35198:	movhi	r0, #0
   3519c:	addhi	r2, r6, ip
   351a0:	bls	352dc <__read_chk@plt+0x2ee58>
   351a4:	str	r0, [r2], #4
   351a8:	cmp	r2, r1
   351ac:	bne	351a4 <__read_chk@plt+0x2ed20>
   351b0:	mov	r7, ip
   351b4:	mov	r1, #316	; 0x13c
   351b8:	mov	r0, #1
   351bc:	bl	4935c <__read_chk@plt+0x42ed8>
   351c0:	mov	r4, r0
   351c4:	str	r0, [r6, r7]
   351c8:	add	r0, r0, #64	; 0x40
   351cc:	mov	r6, #0
   351d0:	bl	25f94 <__read_chk@plt+0x1fb10>
   351d4:	add	r0, r4, #104	; 0x68
   351d8:	bl	25f94 <__read_chk@plt+0x1fb10>
   351dc:	add	r0, r4, #144	; 0x90
   351e0:	bl	25f94 <__read_chk@plt+0x1fb10>
   351e4:	ldr	ip, [sp, #68]	; 0x44
   351e8:	str	r6, [r4, #184]	; 0xb8
   351ec:	mov	r1, sl
   351f0:	str	r6, [r4, #192]	; 0xc0
   351f4:	mov	r2, fp
   351f8:	str	r6, [r4, #188]	; 0xbc
   351fc:	mov	r0, r4
   35200:	str	r6, [r4, #16]
   35204:	mvn	sl, #0
   35208:	str	r6, [r4, #12]
   3520c:	str	r6, [r4, #20]
   35210:	str	ip, [sp]
   35214:	ldr	ip, [sp, #76]	; 0x4c
   35218:	ldr	r3, [sp, #56]	; 0x38
   3521c:	str	r6, [sp, #8]
   35220:	str	ip, [sp, #4]
   35224:	bl	32cb4 <__read_chk@plt+0x2c830>
   35228:	ldr	ip, [sp, #60]	; 0x3c
   3522c:	str	r9, [r4]
   35230:	str	r6, [r4, #56]	; 0x38
   35234:	str	ip, [r4, #212]	; 0xd4
   35238:	str	ip, [r4, #216]	; 0xd8
   3523c:	ldr	ip, [sp, #64]	; 0x40
   35240:	ldr	r0, [sp, #72]	; 0x48
   35244:	str	r5, [r4, #4]
   35248:	str	ip, [r4, #224]	; 0xe0
   3524c:	str	r8, [r4, #236]	; 0xec
   35250:	str	r6, [r4, #220]	; 0xdc
   35254:	str	sl, [r4, #8]
   35258:	bl	49400 <__read_chk@plt+0x42f7c>
   3525c:	mov	r3, r4
   35260:	str	r6, [r4, #204]	; 0xcc
   35264:	mov	lr, #1
   35268:	str	r6, [r4, #208]	; 0xd0
   3526c:	mov	r1, r5
   35270:	str	r6, [r4, #52]	; 0x34
   35274:	str	r6, [r4, #232]	; 0xe8
   35278:	str	r6, [r4, #248]	; 0xf8
   3527c:	str	r6, [r4, #252]	; 0xfc
   35280:	str	r6, [r4, #240]	; 0xf0
   35284:	str	r6, [r4, #244]	; 0xf4
   35288:	str	r6, [r4, #264]	; 0x108
   3528c:	str	r6, [r4, #268]	; 0x10c
   35290:	str	r6, [r4, #272]	; 0x110
   35294:	str	r6, [r4, #276]	; 0x114
   35298:	str	sl, [r4, #40]	; 0x28
   3529c:	str	r6, [r4, #300]	; 0x12c
   352a0:	str	r6, [r4, #304]	; 0x130
   352a4:	str	r6, [r4, #308]	; 0x134
   352a8:	str	lr, [r4, #60]	; 0x3c
   352ac:	ldr	r2, [sp, #72]	; 0x48
   352b0:	str	r0, [r4, #200]	; 0xc8
   352b4:	ldr	r0, [pc, #144]	; 3534c <__read_chk@plt+0x2eec8>
   352b8:	str	r6, [r3, #256]!	; 0x100
   352bc:	add	r0, pc, r0
   352c0:	str	r3, [r4, #260]	; 0x104
   352c4:	bl	401e0 <__read_chk@plt+0x39d5c>
   352c8:	mov	r0, r4
   352cc:	add	sp, sp, #20
   352d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   352d4:	cmp	r5, #0
   352d8:	blt	35144 <__read_chk@plt+0x2ecc0>
   352dc:	lsl	r7, r5, #2
   352e0:	b	351b4 <__read_chk@plt+0x2ed30>
   352e4:	mov	r3, #10
   352e8:	mov	r1, #4
   352ec:	mov	r0, r3
   352f0:	str	r3, [r4]
   352f4:	bl	4935c <__read_chk@plt+0x42ed8>
   352f8:	ldr	r1, [r4]
   352fc:	cmp	r1, #0
   35300:	str	r0, [r4, #4]
   35304:	beq	35144 <__read_chk@plt+0x2ecc0>
   35308:	add	lr, r0, r1, lsl #2
   3530c:	mov	r2, r0
   35310:	mov	ip, #0
   35314:	str	ip, [r2], #4
   35318:	cmp	r2, lr
   3531c:	bne	35314 <__read_chk@plt+0x2ee90>
   35320:	mov	r6, r0
   35324:	b	35114 <__read_chk@plt+0x2ec90>
   35328:	mov	r7, r2
   3532c:	mov	r5, r2
   35330:	b	351b4 <__read_chk@plt+0x2ed30>
   35334:	ldr	r0, [pc, #20]	; 35350 <__read_chk@plt+0x2eecc>
   35338:	add	r0, pc, r0
   3533c:	bl	3dae8 <__read_chk@plt+0x37664>
   35340:	andeq	ip, r8, ip, asr #12
   35344:	andeq	ip, r8, r8, ror #11
   35348:	muleq	r5, r8, fp
   3534c:	andeq	r3, r5, r4, ror sl
   35350:	andeq	r3, r5, r8, lsr #19
   35354:	ldr	r3, [pc, #504]	; 35554 <__read_chk@plt+0x2f0d0>
   35358:	ldr	r2, [pc, #504]	; 35558 <__read_chk@plt+0x2f0d4>
   3535c:	add	r3, pc, r3
   35360:	push	{r4, r5, r6, r7, lr}
   35364:	sub	sp, sp, #172	; 0xac
   35368:	ldr	r4, [r3, r2]
   3536c:	mov	r5, r0
   35370:	ldr	r0, [r0, #36]	; 0x24
   35374:	ldr	r3, [r4]
   35378:	str	r3, [sp, #164]	; 0xa4
   3537c:	bl	74c40 <__read_chk@plt+0x6e7bc>
   35380:	cmp	r0, #0
   35384:	bne	353a0 <__read_chk@plt+0x2ef1c>
   35388:	ldr	r2, [sp, #164]	; 0xa4
   3538c:	ldr	r3, [r4]
   35390:	cmp	r2, r3
   35394:	bne	35550 <__read_chk@plt+0x2f0cc>
   35398:	add	sp, sp, #172	; 0xac
   3539c:	pop	{r4, r5, r6, r7, pc}
   353a0:	ldr	r0, [pc, #436]	; 3555c <__read_chk@plt+0x2f0d8>
   353a4:	add	r7, sp, #36	; 0x24
   353a8:	mov	r6, #128	; 0x80
   353ac:	add	r0, pc, r0
   353b0:	bl	401e0 <__read_chk@plt+0x39d5c>
   353b4:	mov	r2, r6
   353b8:	mov	r1, #0
   353bc:	mov	r0, r7
   353c0:	bl	5944 <memset@plt>
   353c4:	add	r2, sp, #168	; 0xa8
   353c8:	mov	r1, r7
   353cc:	ldr	r0, [r5, #36]	; 0x24
   353d0:	str	r6, [r2, #-144]!	; 0xffffff70
   353d4:	bl	60f4 <accept@plt>
   353d8:	cmn	r0, #1
   353dc:	mov	r6, r0
   353e0:	beq	354cc <__read_chk@plt+0x2f048>
   353e4:	add	r1, sp, #28
   353e8:	add	r2, sp, #32
   353ec:	bl	749e8 <__read_chk@plt+0x6e564>
   353f0:	cmp	r0, #0
   353f4:	blt	3551c <__read_chk@plt+0x2f098>
   353f8:	ldr	r3, [sp, #28]
   353fc:	cmp	r3, #0
   35400:	beq	35438 <__read_chk@plt+0x2efb4>
   35404:	bl	5f38 <getuid@plt>
   35408:	ldr	r7, [sp, #28]
   3540c:	cmp	r0, r7
   35410:	beq	35438 <__read_chk@plt+0x2efb4>
   35414:	bl	5f38 <getuid@plt>
   35418:	mov	r1, r7
   3541c:	mov	r2, r0
   35420:	ldr	r0, [pc, #312]	; 35560 <__read_chk@plt+0x2f0dc>
   35424:	add	r0, pc, r0
   35428:	bl	4005c <__read_chk@plt+0x39bd8>
   3542c:	mov	r0, r6
   35430:	bl	5a1c <close@plt>
   35434:	b	35388 <__read_chk@plt+0x2ef04>
   35438:	mvn	r3, #0
   3543c:	str	r3, [sp]
   35440:	ldr	r1, [r5, #216]	; 0xd8
   35444:	mov	r2, r6
   35448:	mov	r3, r6
   3544c:	ldr	r7, [pc, #272]	; 35564 <__read_chk@plt+0x2f0e0>
   35450:	ldr	r0, [pc, #272]	; 35568 <__read_chk@plt+0x2f0e4>
   35454:	mov	lr, #0
   35458:	str	r1, [sp, #4]
   3545c:	mov	ip, #1
   35460:	ldr	r6, [r5, #224]	; 0xe0
   35464:	mov	r1, #16
   35468:	str	lr, [sp, #12]
   3546c:	add	r7, pc, r7
   35470:	str	ip, [sp, #20]
   35474:	add	r0, pc, r0
   35478:	str	r6, [sp, #8]
   3547c:	str	r7, [sp, #16]
   35480:	bl	350e4 <__read_chk@plt+0x2ec60>
   35484:	ldr	r3, [r5, #300]	; 0x12c
   35488:	ldr	r1, [pc, #220]	; 3556c <__read_chk@plt+0x2f0e8>
   3548c:	add	r1, pc, r1
   35490:	add	r1, r1, #40	; 0x28
   35494:	mov	r6, r0
   35498:	ldr	r2, [r0, #4]
   3549c:	str	r3, [r0, #300]	; 0x12c
   354a0:	ldr	r3, [r0, #36]	; 0x24
   354a4:	ldr	r0, [pc, #196]	; 35570 <__read_chk@plt+0x2f0ec>
   354a8:	add	r0, pc, r0
   354ac:	bl	402b0 <__read_chk@plt+0x39e2c>
   354b0:	ldr	r3, [r6, #300]	; 0x12c
   354b4:	mov	r0, r6
   354b8:	blx	r3
   354bc:	ldr	r3, [r6, #20]
   354c0:	orr	r3, r3, #16
   354c4:	str	r3, [r6, #20]
   354c8:	b	35388 <__read_chk@plt+0x2ef04>
   354cc:	bl	6214 <__errno_location@plt>
   354d0:	mov	r6, r0
   354d4:	ldr	r0, [r0]
   354d8:	bl	5740 <strerror@plt>
   354dc:	ldr	r1, [pc, #144]	; 35574 <__read_chk@plt+0x2f0f0>
   354e0:	add	r1, pc, r1
   354e4:	add	r1, r1, #40	; 0x28
   354e8:	mov	r2, r0
   354ec:	ldr	r0, [pc, #132]	; 35578 <__read_chk@plt+0x2f0f4>
   354f0:	add	r0, pc, r0
   354f4:	bl	4005c <__read_chk@plt+0x39bd8>
   354f8:	ldr	r3, [r6]
   354fc:	sub	r3, r3, #23
   35500:	cmp	r3, #1
   35504:	bhi	35388 <__read_chk@plt+0x2ef04>
   35508:	bl	4daa4 <__read_chk@plt+0x47620>
   3550c:	mov	r1, #1
   35510:	bl	7cfd8 <__read_chk@plt+0x76b54>
   35514:	str	r0, [r5, #56]	; 0x38
   35518:	b	35388 <__read_chk@plt+0x2ef04>
   3551c:	bl	6214 <__errno_location@plt>
   35520:	ldr	r0, [r0]
   35524:	bl	5740 <strerror@plt>
   35528:	ldr	r1, [pc, #76]	; 3557c <__read_chk@plt+0x2f0f8>
   3552c:	add	r1, pc, r1
   35530:	add	r1, r1, #40	; 0x28
   35534:	mov	r2, r0
   35538:	ldr	r0, [pc, #64]	; 35580 <__read_chk@plt+0x2f0fc>
   3553c:	add	r0, pc, r0
   35540:	bl	4005c <__read_chk@plt+0x39bd8>
   35544:	mov	r0, r6
   35548:	bl	5a1c <close@plt>
   3554c:	b	35388 <__read_chk@plt+0x2ef04>
   35550:	bl	5d64 <__stack_chk_fail@plt>
   35554:	andeq	fp, r8, r0, lsr #11
   35558:	andeq	r0, r0, r8, asr #11
   3555c:	muleq	r5, ip, r9
   35560:	andeq	r3, r5, r0, ror r9
   35564:	andeq	r3, r5, ip, ror #18
   35568:	andeq	r3, r5, r0, asr r9
   3556c:	strdeq	r2, [r5], -r0
   35570:	andeq	r3, r5, ip, lsr r9
   35574:	muleq	r5, ip, sp
   35578:	andeq	r3, r5, r8, ror r8
   3557c:	andeq	r2, r5, r0, asr sp
   35580:	andeq	r3, r5, ip, lsr r8
   35584:	push	{r4, r5, r6, r7, r8, lr}
   35588:	sub	sp, sp, #160	; 0xa0
   3558c:	ldr	r4, [pc, #372]	; 35708 <__read_chk@plt+0x2f284>
   35590:	mov	r5, r0
   35594:	ldr	r3, [pc, #368]	; 3570c <__read_chk@plt+0x2f288>
   35598:	add	r4, pc, r4
   3559c:	ldr	r0, [r0, #36]	; 0x24
   355a0:	ldr	r6, [r4, r3]
   355a4:	ldr	r3, [r6]
   355a8:	str	r3, [sp, #156]	; 0x9c
   355ac:	bl	74c40 <__read_chk@plt+0x6e7bc>
   355b0:	cmp	r0, #0
   355b4:	bne	355d0 <__read_chk@plt+0x2f14c>
   355b8:	ldr	r2, [sp, #156]	; 0x9c
   355bc:	ldr	r3, [r6]
   355c0:	cmp	r2, r3
   355c4:	bne	35704 <__read_chk@plt+0x2f280>
   355c8:	add	sp, sp, #160	; 0xa0
   355cc:	pop	{r4, r5, r6, r7, r8, pc}
   355d0:	add	r2, sp, #24
   355d4:	ldr	r0, [r5, #36]	; 0x24
   355d8:	add	r1, sp, #28
   355dc:	mov	r3, #128	; 0x80
   355e0:	str	r3, [sp, #24]
   355e4:	bl	60f4 <accept@plt>
   355e8:	subs	r2, r0, #0
   355ec:	blt	356c0 <__read_chk@plt+0x2f23c>
   355f0:	mvn	r3, #0
   355f4:	str	r3, [sp]
   355f8:	ldr	r1, [r5, #216]	; 0xd8
   355fc:	mov	r3, r2
   35600:	ldr	ip, [pc, #264]	; 35710 <__read_chk@plt+0x2f28c>
   35604:	mov	r8, #0
   35608:	mov	lr, #1
   3560c:	str	r1, [sp, #4]
   35610:	add	ip, pc, ip
   35614:	ldr	r7, [r5, #224]	; 0xe0
   35618:	mov	r1, #3
   3561c:	mov	r0, ip
   35620:	str	ip, [sp, #16]
   35624:	str	r8, [sp, #12]
   35628:	str	r7, [sp, #8]
   3562c:	str	lr, [sp, #20]
   35630:	bl	350e4 <__read_chk@plt+0x2ec60>
   35634:	ldr	r3, [pc, #216]	; 35714 <__read_chk@plt+0x2f290>
   35638:	ldr	r3, [r4, r3]
   3563c:	ldr	r3, [r3]
   35640:	cmp	r3, r8
   35644:	ldr	r3, [pc, #204]	; 35718 <__read_chk@plt+0x2f294>
   35648:	mov	r7, r0
   3564c:	bne	35678 <__read_chk@plt+0x2f1f4>
   35650:	ldr	r4, [r4, r3]
   35654:	mov	r1, #31
   35658:	ldr	r0, [r4]
   3565c:	bl	468e8 <__read_chk@plt+0x40464>
   35660:	ldr	r1, [r7, #4]
   35664:	ldr	r0, [r4]
   35668:	bl	46958 <__read_chk@plt+0x404d4>
   3566c:	ldr	r0, [r4]
   35670:	bl	46b24 <__read_chk@plt+0x406a0>
   35674:	b	355b8 <__read_chk@plt+0x2f134>
   35678:	ldr	r4, [r4, r3]
   3567c:	mov	r1, #90	; 0x5a
   35680:	ldr	r0, [r4]
   35684:	bl	468e8 <__read_chk@plt+0x40464>
   35688:	ldr	r1, [pc, #140]	; 3571c <__read_chk@plt+0x2f298>
   3568c:	ldr	r0, [r4]
   35690:	add	r1, pc, r1
   35694:	bl	46a00 <__read_chk@plt+0x4057c>
   35698:	ldr	r1, [r7, #4]
   3569c:	ldr	r0, [r4]
   356a0:	bl	46958 <__read_chk@plt+0x404d4>
   356a4:	ldr	r0, [r4]
   356a8:	ldr	r1, [r5, #216]	; 0xd8
   356ac:	bl	46958 <__read_chk@plt+0x404d4>
   356b0:	ldr	r1, [r5, #224]	; 0xe0
   356b4:	ldr	r0, [r4]
   356b8:	bl	46958 <__read_chk@plt+0x404d4>
   356bc:	b	3566c <__read_chk@plt+0x2f1e8>
   356c0:	bl	6214 <__errno_location@plt>
   356c4:	mov	r4, r0
   356c8:	ldr	r0, [r0]
   356cc:	bl	5740 <strerror@plt>
   356d0:	mov	r1, r0
   356d4:	ldr	r0, [pc, #68]	; 35720 <__read_chk@plt+0x2f29c>
   356d8:	add	r0, pc, r0
   356dc:	bl	4005c <__read_chk@plt+0x39bd8>
   356e0:	ldr	r3, [r4]
   356e4:	sub	r3, r3, #23
   356e8:	cmp	r3, #1
   356ec:	bhi	355b8 <__read_chk@plt+0x2f134>
   356f0:	bl	4daa4 <__read_chk@plt+0x47620>
   356f4:	mov	r1, #1
   356f8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   356fc:	str	r0, [r5, #56]	; 0x38
   35700:	b	355b8 <__read_chk@plt+0x2f134>
   35704:	bl	5d64 <__stack_chk_fail@plt>
   35708:	andeq	fp, r8, r4, ror #6
   3570c:	andeq	r0, r0, r8, asr #11
   35710:	andeq	r3, r5, r4, lsl r8
   35714:	andeq	r0, r0, ip, ror #12
   35718:	muleq	r0, ip, r6
   3571c:	andeq	ip, r4, r0, lsl #19
   35720:	andeq	r3, r5, ip, lsr #14
   35724:	ldr	r3, [pc, #476]	; 35908 <__read_chk@plt+0x2f484>
   35728:	ldr	r2, [pc, #476]	; 3590c <__read_chk@plt+0x2f488>
   3572c:	add	r3, pc, r3
   35730:	push	{r4, r5, r6, r7, r8, lr}
   35734:	sub	sp, sp, #160	; 0xa0
   35738:	ldr	r5, [r3, r2]
   3573c:	mov	r4, r0
   35740:	ldr	r0, [r0, #36]	; 0x24
   35744:	ldr	r3, [r5]
   35748:	str	r3, [sp, #156]	; 0x9c
   3574c:	bl	74c40 <__read_chk@plt+0x6e7bc>
   35750:	cmp	r0, #0
   35754:	bne	35770 <__read_chk@plt+0x2f2ec>
   35758:	ldr	r2, [sp, #156]	; 0x9c
   3575c:	ldr	r3, [r5]
   35760:	cmp	r2, r3
   35764:	bne	35904 <__read_chk@plt+0x2f480>
   35768:	add	sp, sp, #160	; 0xa0
   3576c:	pop	{r4, r5, r6, r7, r8, pc}
   35770:	ldr	r0, [pc, #408]	; 35910 <__read_chk@plt+0x2f48c>
   35774:	ldr	r3, [r4, #196]	; 0xc4
   35778:	add	r0, pc, r0
   3577c:	ldr	r1, [r4, #188]	; 0xbc
   35780:	ldr	r2, [r4, #184]	; 0xb8
   35784:	bl	401e0 <__read_chk@plt+0x39d5c>
   35788:	ldr	r3, [r4]
   3578c:	cmp	r3, #11
   35790:	beq	3587c <__read_chk@plt+0x2f3f8>
   35794:	cmp	r3, #19
   35798:	beq	358e4 <__read_chk@plt+0x2f460>
   3579c:	ldr	r3, [r4, #196]	; 0xc4
   357a0:	cmn	r3, #2
   357a4:	beq	3586c <__read_chk@plt+0x2f3e8>
   357a8:	cmp	r3, #0
   357ac:	bne	358f4 <__read_chk@plt+0x2f470>
   357b0:	ldr	r7, [pc, #348]	; 35914 <__read_chk@plt+0x2f490>
   357b4:	mov	r8, #13
   357b8:	add	r7, pc, r7
   357bc:	ldr	r0, [r4, #36]	; 0x24
   357c0:	add	r1, sp, #28
   357c4:	add	r2, sp, #24
   357c8:	mov	r3, #128	; 0x80
   357cc:	str	r3, [sp, #24]
   357d0:	bl	60f4 <accept@plt>
   357d4:	subs	r6, r0, #0
   357d8:	blt	3588c <__read_chk@plt+0x2f408>
   357dc:	ldr	r3, [r4, #196]	; 0xc4
   357e0:	cmn	r3, #2
   357e4:	beq	357ec <__read_chk@plt+0x2f368>
   357e8:	bl	4c510 <__read_chk@plt+0x4608c>
   357ec:	mvn	r3, #0
   357f0:	str	r3, [sp]
   357f4:	ldr	r1, [r4, #216]	; 0xd8
   357f8:	mov	r3, r6
   357fc:	mov	r2, r6
   35800:	mov	ip, #1
   35804:	mov	r6, #0
   35808:	mov	r0, r7
   3580c:	str	r1, [sp, #4]
   35810:	mov	r1, r8
   35814:	ldr	lr, [r4, #224]	; 0xe0
   35818:	str	r6, [sp, #12]
   3581c:	str	r7, [sp, #16]
   35820:	str	lr, [sp, #8]
   35824:	str	ip, [sp, #20]
   35828:	bl	350e4 <__read_chk@plt+0x2ec60>
   3582c:	ldr	r3, [r4, #188]	; 0xbc
   35830:	str	r3, [r0, #188]	; 0xbc
   35834:	mov	r6, r0
   35838:	ldr	r3, [r4, #196]	; 0xc4
   3583c:	str	r3, [r0, #196]	; 0xc4
   35840:	ldr	r0, [r4, #184]	; 0xb8
   35844:	cmp	r0, #0
   35848:	beq	35854 <__read_chk@plt+0x2f3d0>
   3584c:	bl	49400 <__read_chk@plt+0x42f7c>
   35850:	str	r0, [r6, #184]	; 0xb8
   35854:	cmp	r8, #13
   35858:	beq	35758 <__read_chk@plt+0x2f2d4>
   3585c:	mov	r0, r6
   35860:	mov	r1, r7
   35864:	bl	32e28 <__read_chk@plt+0x2c9a4>
   35868:	b	35758 <__read_chk@plt+0x2f2d4>
   3586c:	ldr	r7, [pc, #164]	; 35918 <__read_chk@plt+0x2f494>
   35870:	mov	r8, #3
   35874:	add	r7, pc, r7
   35878:	b	357bc <__read_chk@plt+0x2f338>
   3587c:	ldr	r7, [pc, #152]	; 3591c <__read_chk@plt+0x2f498>
   35880:	mov	r8, #3
   35884:	add	r7, pc, r7
   35888:	b	357bc <__read_chk@plt+0x2f338>
   3588c:	bl	6214 <__errno_location@plt>
   35890:	mov	r6, r0
   35894:	ldr	r0, [r0]
   35898:	cmp	r0, #11
   3589c:	cmpne	r0, #4
   358a0:	beq	358c4 <__read_chk@plt+0x2f440>
   358a4:	cmp	r0, #103	; 0x67
   358a8:	beq	35758 <__read_chk@plt+0x2f2d4>
   358ac:	bl	5740 <strerror@plt>
   358b0:	mov	r1, r0
   358b4:	ldr	r0, [pc, #100]	; 35920 <__read_chk@plt+0x2f49c>
   358b8:	add	r0, pc, r0
   358bc:	bl	4005c <__read_chk@plt+0x39bd8>
   358c0:	ldr	r0, [r6]
   358c4:	sub	r3, r0, #23
   358c8:	cmp	r3, #1
   358cc:	bhi	35758 <__read_chk@plt+0x2f2d4>
   358d0:	bl	4daa4 <__read_chk@plt+0x47620>
   358d4:	mov	r1, #1
   358d8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   358dc:	str	r0, [r4, #56]	; 0x38
   358e0:	b	35758 <__read_chk@plt+0x2f2d4>
   358e4:	ldr	r7, [pc, #56]	; 35924 <__read_chk@plt+0x2f4a0>
   358e8:	mov	r8, #3
   358ec:	add	r7, pc, r7
   358f0:	b	357bc <__read_chk@plt+0x2f338>
   358f4:	ldr	r7, [pc, #44]	; 35928 <__read_chk@plt+0x2f4a4>
   358f8:	mov	r8, #3
   358fc:	add	r7, pc, r7
   35900:	b	357bc <__read_chk@plt+0x2f338>
   35904:	bl	5d64 <__stack_chk_fail@plt>
   35908:	ldrdeq	fp, [r8], -r0
   3590c:	andeq	r0, r0, r8, asr #11
   35910:	ldrdeq	r3, [r5], -r4
   35914:	andeq	r3, r5, r4, lsl #13
   35918:	andeq	r2, r5, r4, ror #24
   3591c:			; <UNDEFINED> instruction: 0x0004c5b8
   35920:	ldrdeq	r3, [r5], -r4
   35924:	andeq	ip, r4, r0, asr #11
   35928:	andeq	r2, r5, ip, asr #23
   3592c:	cmp	r0, #18
   35930:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   35934:	mov	r4, r0
   35938:	sub	sp, sp, #24
   3593c:	mov	r5, r1
   35940:	mov	r9, r2
   35944:	mov	r8, r3
   35948:	beq	35a7c <__read_chk@plt+0x2f5f8>
   3594c:	cmp	r0, #19
   35950:	bne	35a50 <__read_chk@plt+0x2f5cc>
   35954:	ldr	r7, [r1, #8]
   35958:	mvn	sl, #1
   3595c:	mov	r6, r7
   35960:	cmp	r6, #0
   35964:	beq	35b18 <__read_chk@plt+0x2f694>
   35968:	mov	r0, r6
   3596c:	bl	6088 <strlen@plt>
   35970:	cmp	r0, #108	; 0x6c
   35974:	bhi	35aa4 <__read_chk@plt+0x2f620>
   35978:	ldr	r1, [pc, #444]	; 35b3c <__read_chk@plt+0x2f6b8>
   3597c:	mov	r3, r6
   35980:	ldr	r0, [pc, #440]	; 35b40 <__read_chk@plt+0x2f6bc>
   35984:	mov	r2, r4
   35988:	add	r1, pc, r1
   3598c:	add	r1, r1, #68	; 0x44
   35990:	add	r0, pc, r0
   35994:	bl	402b0 <__read_chk@plt+0x39e2c>
   35998:	ldr	r0, [r9]
   3599c:	bl	601c <umask@plt>
   359a0:	ldr	r2, [r8]
   359a4:	mov	r1, #128	; 0x80
   359a8:	mov	r6, r0
   359ac:	ldr	r0, [r5, #8]
   359b0:	bl	4e204 <__read_chk@plt+0x47d80>
   359b4:	mov	r8, r0
   359b8:	mov	r0, r6
   359bc:	bl	601c <umask@plt>
   359c0:	cmp	r8, #0
   359c4:	movlt	r6, #0
   359c8:	blt	35a70 <__read_chk@plt+0x2f5ec>
   359cc:	ldr	r0, [pc, #368]	; 35b44 <__read_chk@plt+0x2f6c0>
   359d0:	mov	r6, #1
   359d4:	ldr	r1, [r5, #8]
   359d8:	add	r0, pc, r0
   359dc:	bl	401e0 <__read_chk@plt+0x39d5c>
   359e0:	ldr	r0, [pc, #352]	; 35b48 <__read_chk@plt+0x2f6c4>
   359e4:	mov	r1, r4
   359e8:	mov	lr, #32768	; 0x8000
   359ec:	mov	r2, r8
   359f0:	mov	r3, r8
   359f4:	add	r0, pc, r0
   359f8:	mvn	ip, #0
   359fc:	str	r0, [sp, #16]
   35a00:	str	ip, [sp]
   35a04:	mov	ip, #2097152	; 0x200000
   35a08:	str	r6, [sp, #20]
   35a0c:	stmib	sp, {ip, lr}
   35a10:	mov	ip, #0
   35a14:	str	ip, [sp, #12]
   35a18:	bl	350e4 <__read_chk@plt+0x2ec60>
   35a1c:	mov	r4, r0
   35a20:	mov	r0, r7
   35a24:	bl	49400 <__read_chk@plt+0x42f7c>
   35a28:	str	sl, [r4, #196]	; 0xc4
   35a2c:	mvn	r3, #1
   35a30:	str	r3, [r4, #188]	; 0xbc
   35a34:	str	r0, [r4, #184]	; 0xb8
   35a38:	ldr	r0, [r5, #8]
   35a3c:	bl	49400 <__read_chk@plt+0x42f7c>
   35a40:	str	r0, [r4, #192]	; 0xc0
   35a44:	mov	r0, r6
   35a48:	add	sp, sp, #24
   35a4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35a50:	ldr	r1, [pc, #244]	; 35b4c <__read_chk@plt+0x2f6c8>
   35a54:	mov	r2, r0
   35a58:	ldr	r0, [pc, #240]	; 35b50 <__read_chk@plt+0x2f6cc>
   35a5c:	mov	r6, #0
   35a60:	add	r1, pc, r1
   35a64:	add	r0, pc, r0
   35a68:	add	r1, r1, #68	; 0x44
   35a6c:	bl	4005c <__read_chk@plt+0x39bd8>
   35a70:	mov	r0, r6
   35a74:	add	sp, sp, #24
   35a78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35a7c:	ldr	r7, [r1, #20]
   35a80:	cmp	r7, #0
   35a84:	beq	35adc <__read_chk@plt+0x2f658>
   35a88:	mov	r0, r7
   35a8c:	bl	6088 <strlen@plt>
   35a90:	cmp	r0, #108	; 0x6c
   35a94:	bhi	35ac4 <__read_chk@plt+0x2f640>
   35a98:	ldr	r6, [r5, #8]
   35a9c:	mvn	sl, #1
   35aa0:	b	35960 <__read_chk@plt+0x2f4dc>
   35aa4:	ldr	r0, [pc, #168]	; 35b54 <__read_chk@plt+0x2f6d0>
   35aa8:	mov	r1, r6
   35aac:	mov	r6, #0
   35ab0:	add	r0, pc, r0
   35ab4:	bl	4005c <__read_chk@plt+0x39bd8>
   35ab8:	mov	r0, r6
   35abc:	add	sp, sp, #24
   35ac0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35ac4:	ldr	r0, [pc, #140]	; 35b58 <__read_chk@plt+0x2f6d4>
   35ac8:	mov	r1, r7
   35acc:	mov	r6, #0
   35ad0:	add	r0, pc, r0
   35ad4:	bl	4005c <__read_chk@plt+0x39bd8>
   35ad8:	b	35a70 <__read_chk@plt+0x2f5ec>
   35adc:	ldr	r7, [r1, #12]
   35ae0:	cmp	r7, #0
   35ae4:	beq	35b04 <__read_chk@plt+0x2f680>
   35ae8:	mov	r0, r7
   35aec:	bl	6088 <strlen@plt>
   35af0:	cmp	r0, #1024	; 0x400
   35af4:	bhi	35b28 <__read_chk@plt+0x2f6a4>
   35af8:	ldr	sl, [r5, #16]
   35afc:	ldr	r6, [r5, #8]
   35b00:	b	35960 <__read_chk@plt+0x2f4dc>
   35b04:	ldr	r0, [pc, #80]	; 35b5c <__read_chk@plt+0x2f6d8>
   35b08:	mov	r6, r7
   35b0c:	add	r0, pc, r0
   35b10:	bl	4005c <__read_chk@plt+0x39bd8>
   35b14:	b	35a70 <__read_chk@plt+0x2f5ec>
   35b18:	ldr	r0, [pc, #64]	; 35b60 <__read_chk@plt+0x2f6dc>
   35b1c:	add	r0, pc, r0
   35b20:	bl	4005c <__read_chk@plt+0x39bd8>
   35b24:	b	35a70 <__read_chk@plt+0x2f5ec>
   35b28:	ldr	r0, [pc, #52]	; 35b64 <__read_chk@plt+0x2f6e0>
   35b2c:	mov	r6, #0
   35b30:	add	r0, pc, r0
   35b34:	bl	4005c <__read_chk@plt+0x39bd8>
   35b38:	b	35a70 <__read_chk@plt+0x2f5ec>
   35b3c:	strdeq	r2, [r5], -r4
   35b40:	andeq	r3, r5, r0, asr #11
   35b44:	andeq	r3, r5, ip, lsl #11
   35b48:	muleq	r5, r8, r5
   35b4c:	andeq	r2, r5, ip, lsl r8
   35b50:	muleq	r5, r0, r4
   35b54:	andeq	r3, r5, ip, ror r4
   35b58:	andeq	r3, r5, ip, asr #7
   35b5c:			; <UNDEFINED> instruction: 0x000533b4
   35b60:	strdeq	r3, [r5], -r8
   35b64:	andeq	r3, r5, r8, lsr #7
   35b68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35b6c:	mov	r5, r0
   35b70:	ldr	r9, [pc, #1508]	; 3615c <__read_chk@plt+0x2fcd8>
   35b74:	sub	sp, sp, #1168	; 0x490
   35b78:	ldr	r0, [pc, #1504]	; 36160 <__read_chk@plt+0x2fcdc>
   35b7c:	sub	sp, sp, #12
   35b80:	add	r9, pc, r9
   35b84:	subs	ip, r5, #2
   35b88:	str	r2, [sp, #32]
   35b8c:	rsbs	r4, ip, #0
   35b90:	ldr	r0, [r9, r0]
   35b94:	mov	r2, #0
   35b98:	adcs	r4, r4, ip
   35b9c:	str	r2, [sp, #72]	; 0x48
   35ba0:	cmp	r4, #0
   35ba4:	mov	r6, r1
   35ba8:	ldr	r2, [r0]
   35bac:	mov	r7, r3
   35bb0:	str	r0, [sp, #36]	; 0x24
   35bb4:	str	r2, [sp, #1172]	; 0x494
   35bb8:	beq	35ec0 <__read_chk@plt+0x2fa3c>
   35bbc:	ldr	sl, [r6, #20]
   35bc0:	cmp	sl, #0
   35bc4:	beq	35ec0 <__read_chk@plt+0x2fa3c>
   35bc8:	ldr	r3, [r7]
   35bcc:	mov	r2, r4
   35bd0:	ldr	r0, [r6]
   35bd4:	add	r1, sp, #72	; 0x48
   35bd8:	bl	34d24 <__read_chk@plt+0x2e8a0>
   35bdc:	ldr	r3, [sp, #72]	; 0x48
   35be0:	cmp	r0, #0
   35be4:	str	r0, [sp, #40]	; 0x28
   35be8:	beq	35f50 <__read_chk@plt+0x2facc>
   35bec:	ldr	r4, [pc, #1392]	; 36164 <__read_chk@plt+0x2fce0>
   35bf0:	add	r7, sp, #80	; 0x50
   35bf4:	ldr	r2, [sp, #40]	; 0x28
   35bf8:	add	ip, sp, #88	; 0x58
   35bfc:	add	r4, pc, r4
   35c00:	ldr	r0, [pc, #1376]	; 36168 <__read_chk@plt+0x2fce4>
   35c04:	add	r4, r4, #108	; 0x6c
   35c08:	str	ip, [sp, #28]
   35c0c:	str	r2, [sp]
   35c10:	add	r0, pc, r0
   35c14:	mov	r2, r5
   35c18:	mov	r1, r4
   35c1c:	bl	402b0 <__read_chk@plt+0x39e2c>
   35c20:	mov	r1, #0
   35c24:	mov	r2, #32
   35c28:	mov	r0, r7
   35c2c:	bl	5944 <memset@plt>
   35c30:	ldr	r0, [pc, #1332]	; 3616c <__read_chk@plt+0x2fce8>
   35c34:	ldr	r3, [pc, #1332]	; 36170 <__read_chk@plt+0x2fcec>
   35c38:	add	r8, sp, #112	; 0x70
   35c3c:	add	r0, pc, r0
   35c40:	ldr	r2, [sp, #72]	; 0x48
   35c44:	add	r3, pc, r3
   35c48:	str	r3, [sp]
   35c4c:	ldr	r3, [r6, #4]
   35c50:	adds	r2, r2, #0
   35c54:	ldr	fp, [r0, #36]	; 0x24
   35c58:	mov	lr, #1
   35c5c:	mov	r1, #32
   35c60:	movne	r2, #1
   35c64:	str	r3, [sp, #4]
   35c68:	mov	r0, r8
   35c6c:	mov	r3, r1
   35c70:	str	r2, [sp, #80]	; 0x50
   35c74:	mov	r2, lr
   35c78:	str	lr, [sp, #88]	; 0x58
   35c7c:	str	fp, [sp, #84]	; 0x54
   35c80:	bl	60b8 <__snprintf_chk@plt>
   35c84:	ldr	ip, [sp, #28]
   35c88:	mov	r1, r8
   35c8c:	ldr	r0, [sp, #40]	; 0x28
   35c90:	mov	r2, r7
   35c94:	sub	r3, ip, #12
   35c98:	bl	55cc <getaddrinfo@plt>
   35c9c:	cmp	r0, #0
   35ca0:	bne	35ef8 <__read_chk@plt+0x2fa74>
   35ca4:	ldr	r2, [sp, #32]
   35ca8:	ldr	fp, [sp, #76]	; 0x4c
   35cac:	cmp	r2, #0
   35cb0:	movne	r3, #0
   35cb4:	strne	r3, [r2]
   35cb8:	cmp	fp, #0
   35cbc:	beq	360f8 <__read_chk@plt+0x2fc74>
   35cc0:	ldr	r3, [pc, #1196]	; 36174 <__read_chk@plt+0x2fcf0>
   35cc4:	mov	r1, #0
   35cc8:	ldr	r2, [pc, #1192]	; 36178 <__read_chk@plt+0x2fcf4>
   35ccc:	add	r3, pc, r3
   35cd0:	str	r1, [sp, #44]	; 0x2c
   35cd4:	add	r2, pc, r2
   35cd8:	add	ip, r3, #108	; 0x6c
   35cdc:	str	r2, [sp, #48]	; 0x30
   35ce0:	ldr	r1, [pc, #1172]	; 3617c <__read_chk@plt+0x2fcf8>
   35ce4:	ldr	r2, [pc, #1172]	; 36180 <__read_chk@plt+0x2fcfc>
   35ce8:	ldr	r3, [pc, #1172]	; 36184 <__read_chk@plt+0x2fd00>
   35cec:	add	r1, pc, r1
   35cf0:	add	r2, pc, r2
   35cf4:	str	sl, [sp, #56]	; 0x38
   35cf8:	add	r3, pc, r3
   35cfc:	str	r9, [sp, #60]	; 0x3c
   35d00:	str	r1, [sp, #52]	; 0x34
   35d04:	mov	r9, ip
   35d08:	str	r2, [sp, #68]	; 0x44
   35d0c:	str	r3, [sp, #64]	; 0x40
   35d10:	ldr	sl, [sp, #32]
   35d14:	b	35d34 <__read_chk@plt+0x2f8b0>
   35d18:	ldr	r0, [pc, #1128]	; 36188 <__read_chk@plt+0x2fd04>
   35d1c:	mov	r1, r9
   35d20:	add	r0, pc, r0
   35d24:	bl	4005c <__read_chk@plt+0x39bd8>
   35d28:	ldr	fp, [fp, #28]
   35d2c:	cmp	fp, #0
   35d30:	beq	35ea4 <__read_chk@plt+0x2fa20>
   35d34:	ldr	r3, [fp, #4]
   35d38:	cmp	r3, #2
   35d3c:	beq	35d48 <__read_chk@plt+0x2f8c4>
   35d40:	cmp	r3, #10
   35d44:	bne	35d28 <__read_chk@plt+0x2f8a4>
   35d48:	ldr	r0, [fp, #20]
   35d4c:	cmp	r5, #11
   35d50:	add	r3, r0, #2
   35d54:	beq	36014 <__read_chk@plt+0x2fb90>
   35d58:	add	r4, sp, #144	; 0x90
   35d5c:	ldr	r1, [fp, #16]
   35d60:	mov	r3, #32
   35d64:	str	r8, [sp]
   35d68:	str	r3, [sp, #4]
   35d6c:	mov	r2, r4
   35d70:	mov	r3, #3
   35d74:	str	r3, [sp, #8]
   35d78:	movw	r3, #1025	; 0x401
   35d7c:	bl	5e6c <getnameinfo@plt>
   35d80:	cmp	r0, #0
   35d84:	bne	35d18 <__read_chk@plt+0x2f894>
   35d88:	ldmib	fp, {r0, r1, r2}
   35d8c:	bl	5d94 <socket@plt>
   35d90:	subs	r7, r0, #0
   35d94:	blt	36078 <__read_chk@plt+0x2fbf4>
   35d98:	bl	34f18 <__read_chk@plt+0x2ea94>
   35d9c:	ldr	r3, [fp, #4]
   35da0:	cmp	r3, #10
   35da4:	beq	360b0 <__read_chk@plt+0x2fc2c>
   35da8:	mov	r1, r4
   35dac:	ldr	r0, [sp, #48]	; 0x30
   35db0:	mov	r2, r8
   35db4:	bl	401e0 <__read_chk@plt+0x39d5c>
   35db8:	mov	r0, r7
   35dbc:	ldr	r1, [fp, #20]
   35dc0:	ldr	r2, [fp, #16]
   35dc4:	bl	5c74 <bind@plt>
   35dc8:	cmp	r0, #0
   35dcc:	blt	36044 <__read_chk@plt+0x2fbc0>
   35dd0:	mov	r0, r7
   35dd4:	mov	r1, #128	; 0x80
   35dd8:	bl	59e0 <listen@plt>
   35ddc:	cmp	r0, #0
   35de0:	blt	36140 <__read_chk@plt+0x2fcbc>
   35de4:	cmp	r5, #11
   35de8:	beq	360bc <__read_chk@plt+0x2fc38>
   35dec:	ldr	r1, [sp, #52]	; 0x34
   35df0:	mov	r2, r7
   35df4:	mov	r3, r7
   35df8:	mvn	r0, #0
   35dfc:	str	r1, [sp, #16]
   35e00:	mov	r1, #2097152	; 0x200000
   35e04:	stm	sp, {r0, r1}
   35e08:	mov	r0, #32768	; 0x8000
   35e0c:	mov	r1, #0
   35e10:	str	r0, [sp, #8]
   35e14:	str	r1, [sp, #12]
   35e18:	mov	r1, #1
   35e1c:	ldr	r0, [sp, #52]	; 0x34
   35e20:	str	r1, [sp, #20]
   35e24:	mov	r1, r5
   35e28:	bl	350e4 <__read_chk@plt+0x2ec60>
   35e2c:	mov	r4, r0
   35e30:	ldr	r0, [sp, #56]	; 0x38
   35e34:	bl	49400 <__read_chk@plt+0x42f7c>
   35e38:	ldr	r2, [sp, #40]	; 0x28
   35e3c:	cmp	r2, #0
   35e40:	str	r0, [r4, #184]	; 0xb8
   35e44:	ldr	r3, [r6, #16]
   35e48:	str	r3, [r4, #196]	; 0xc4
   35e4c:	beq	360a8 <__read_chk@plt+0x2fc24>
   35e50:	mov	r0, r2
   35e54:	bl	49400 <__read_chk@plt+0x42f7c>
   35e58:	str	r0, [r4, #192]	; 0xc0
   35e5c:	ldr	r3, [r6, #4]
   35e60:	cmp	r3, #0
   35e64:	bne	36098 <__read_chk@plt+0x2fc14>
   35e68:	cmp	sl, #0
   35e6c:	beq	36098 <__read_chk@plt+0x2fc14>
   35e70:	ldr	r2, [pc, #788]	; 3618c <__read_chk@plt+0x2fd08>
   35e74:	ldr	r1, [sp, #60]	; 0x3c
   35e78:	ldr	r2, [r1, r2]
   35e7c:	ldr	r2, [r2]
   35e80:	tst	r2, #134217728	; 0x8000000
   35e84:	bne	36098 <__read_chk@plt+0x2fc14>
   35e88:	ldr	r3, [sl]
   35e8c:	mov	r2, #1
   35e90:	str	r2, [sp, #44]	; 0x2c
   35e94:	str	r3, [r4, #188]	; 0xbc
   35e98:	ldr	fp, [fp, #28]
   35e9c:	cmp	fp, #0
   35ea0:	bne	35d34 <__read_chk@plt+0x2f8b0>
   35ea4:	ldr	r2, [sp, #44]	; 0x2c
   35ea8:	cmp	r2, #0
   35eac:	beq	360f8 <__read_chk@plt+0x2fc74>
   35eb0:	ldr	r0, [sp, #76]	; 0x4c
   35eb4:	bl	5584 <freeaddrinfo@plt>
   35eb8:	ldr	r0, [sp, #44]	; 0x2c
   35ebc:	b	35f18 <__read_chk@plt+0x2fa94>
   35ec0:	cmp	r5, #11
   35ec4:	ldreq	sl, [r6]
   35ec8:	ldrne	sl, [r6, #12]
   35ecc:	cmp	sl, #0
   35ed0:	beq	35f38 <__read_chk@plt+0x2fab4>
   35ed4:	mov	r0, sl
   35ed8:	bl	6088 <strlen@plt>
   35edc:	cmp	r0, #1024	; 0x400
   35ee0:	bls	35bc8 <__read_chk@plt+0x2f744>
   35ee4:	ldr	r0, [pc, #676]	; 36190 <__read_chk@plt+0x2fd0c>
   35ee8:	add	r0, pc, r0
   35eec:	bl	4005c <__read_chk@plt+0x39bd8>
   35ef0:	mov	r0, #0
   35ef4:	b	35f18 <__read_chk@plt+0x2fa94>
   35ef8:	bl	4c4dc <__read_chk@plt+0x46058>
   35efc:	mov	r1, r4
   35f00:	ldr	r2, [sp, #40]	; 0x28
   35f04:	mov	r3, r0
   35f08:	ldr	r0, [pc, #644]	; 36194 <__read_chk@plt+0x2fd10>
   35f0c:	add	r0, pc, r0
   35f10:	bl	4005c <__read_chk@plt+0x39bd8>
   35f14:	mov	r0, #0
   35f18:	ldr	r1, [sp, #36]	; 0x24
   35f1c:	ldr	r2, [sp, #1172]	; 0x494
   35f20:	ldr	r3, [r1]
   35f24:	cmp	r2, r3
   35f28:	bne	35f4c <__read_chk@plt+0x2fac8>
   35f2c:	add	sp, sp, #1168	; 0x490
   35f30:	add	sp, sp, #12
   35f34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35f38:	ldr	r0, [pc, #600]	; 36198 <__read_chk@plt+0x2fd14>
   35f3c:	add	r0, pc, r0
   35f40:	bl	4005c <__read_chk@plt+0x39bd8>
   35f44:	mov	r0, sl
   35f48:	b	35f18 <__read_chk@plt+0x2fa94>
   35f4c:	bl	5d64 <__stack_chk_fail@plt>
   35f50:	ldr	r1, [pc, #580]	; 3619c <__read_chk@plt+0x2fd18>
   35f54:	add	r4, sp, #80	; 0x50
   35f58:	ldr	r2, [pc, #576]	; 361a0 <__read_chk@plt+0x2fd1c>
   35f5c:	add	r8, sp, #112	; 0x70
   35f60:	ldr	r0, [pc, #572]	; 361a4 <__read_chk@plt+0x2fd20>
   35f64:	add	r1, pc, r1
   35f68:	add	r2, pc, r2
   35f6c:	add	r1, r1, #108	; 0x6c
   35f70:	add	r0, pc, r0
   35f74:	str	r2, [sp]
   35f78:	mov	r2, r5
   35f7c:	add	r7, sp, #88	; 0x58
   35f80:	bl	402b0 <__read_chk@plt+0x39e2c>
   35f84:	ldr	r1, [sp, #40]	; 0x28
   35f88:	mov	r2, #32
   35f8c:	mov	r0, r4
   35f90:	bl	5944 <memset@plt>
   35f94:	ldr	r0, [pc, #524]	; 361a8 <__read_chk@plt+0x2fd24>
   35f98:	ldr	r3, [pc, #524]	; 361ac <__read_chk@plt+0x2fd28>
   35f9c:	mov	ip, #1
   35fa0:	add	r0, pc, r0
   35fa4:	ldr	r2, [sp, #72]	; 0x48
   35fa8:	add	r3, pc, r3
   35fac:	str	r3, [sp]
   35fb0:	ldr	r3, [r6, #4]
   35fb4:	adds	r2, r2, #0
   35fb8:	ldr	lr, [r0, #36]	; 0x24
   35fbc:	mov	r1, #32
   35fc0:	movne	r2, #1
   35fc4:	mov	r0, r8
   35fc8:	str	r2, [sp, #80]	; 0x50
   35fcc:	mov	r2, ip
   35fd0:	str	r3, [sp, #4]
   35fd4:	mov	r3, r1
   35fd8:	str	lr, [sp, #84]	; 0x54
   35fdc:	str	ip, [sp, #88]	; 0x58
   35fe0:	bl	60b8 <__snprintf_chk@plt>
   35fe4:	ldr	r0, [sp, #40]	; 0x28
   35fe8:	mov	r1, r8
   35fec:	mov	r2, r4
   35ff0:	sub	r3, r7, #12
   35ff4:	bl	55cc <getaddrinfo@plt>
   35ff8:	cmp	r0, #0
   35ffc:	beq	35ca4 <__read_chk@plt+0x2f820>
   36000:	bl	4c4dc <__read_chk@plt+0x46058>
   36004:	mov	r1, r0
   36008:	ldr	r0, [pc, #416]	; 361b0 <__read_chk@plt+0x2fd2c>
   3600c:	add	r0, pc, r0
   36010:	bl	471e0 <__read_chk@plt+0x40d5c>
   36014:	ldr	r2, [r6, #4]
   36018:	cmp	r2, #0
   3601c:	bne	35d58 <__read_chk@plt+0x2f8d4>
   36020:	cmp	sl, #0
   36024:	beq	35d58 <__read_chk@plt+0x2f8d4>
   36028:	ldr	r2, [sl]
   3602c:	cmp	r2, #0
   36030:	ubfxgt	r1, r2, #8, #8
   36034:	orrgt	r2, r1, r2, lsl #8
   36038:	strhgt	r2, [r3]
   3603c:	ldrgt	r0, [fp, #20]
   36040:	b	35d58 <__read_chk@plt+0x2f8d4>
   36044:	ldr	r3, [fp, #28]
   36048:	cmp	r3, #0
   3604c:	beq	36120 <__read_chk@plt+0x2fc9c>
   36050:	bl	6214 <__errno_location@plt>
   36054:	ldr	r0, [r0]
   36058:	bl	5740 <strerror@plt>
   3605c:	mov	r1, r0
   36060:	ldr	r0, [pc, #332]	; 361b4 <__read_chk@plt+0x2fd30>
   36064:	add	r0, pc, r0
   36068:	bl	40178 <__read_chk@plt+0x39cf4>
   3606c:	mov	r0, r7
   36070:	bl	5a1c <close@plt>
   36074:	b	35d28 <__read_chk@plt+0x2f8a4>
   36078:	bl	6214 <__errno_location@plt>
   3607c:	ldr	r0, [r0]
   36080:	bl	5740 <strerror@plt>
   36084:	mov	r1, r0
   36088:	ldr	r0, [pc, #296]	; 361b8 <__read_chk@plt+0x2fd34>
   3608c:	add	r0, pc, r0
   36090:	bl	40178 <__read_chk@plt+0x39cf4>
   36094:	b	35d28 <__read_chk@plt+0x2f8a4>
   36098:	mov	r1, #1
   3609c:	str	r3, [r4, #188]	; 0xbc
   360a0:	str	r1, [sp, #44]	; 0x2c
   360a4:	b	35d28 <__read_chk@plt+0x2f8a4>
   360a8:	ldr	r0, [sp, #40]	; 0x28
   360ac:	b	35e58 <__read_chk@plt+0x2f9d4>
   360b0:	mov	r0, r7
   360b4:	bl	4e44c <__read_chk@plt+0x47fc8>
   360b8:	b	35da8 <__read_chk@plt+0x2f924>
   360bc:	ldr	r3, [r6, #4]
   360c0:	cmp	r3, #0
   360c4:	bne	35dec <__read_chk@plt+0x2f968>
   360c8:	cmp	sl, #0
   360cc:	beq	35dec <__read_chk@plt+0x2f968>
   360d0:	ldr	r3, [sl]
   360d4:	cmp	r3, #0
   360d8:	bne	35dec <__read_chk@plt+0x2f968>
   360dc:	mov	r0, r7
   360e0:	bl	32c38 <__read_chk@plt+0x2c7b4>
   360e4:	mov	r1, r0
   360e8:	str	r0, [sl]
   360ec:	ldr	r0, [sp, #68]	; 0x44
   360f0:	bl	401e0 <__read_chk@plt+0x39d5c>
   360f4:	b	35dec <__read_chk@plt+0x2f968>
   360f8:	ldr	r1, [pc, #188]	; 361bc <__read_chk@plt+0x2fd38>
   360fc:	mov	r3, #0
   36100:	ldr	r0, [pc, #184]	; 361c0 <__read_chk@plt+0x2fd3c>
   36104:	add	r1, pc, r1
   36108:	ldr	r2, [r6, #4]
   3610c:	add	r1, r1, #108	; 0x6c
   36110:	add	r0, pc, r0
   36114:	str	r3, [sp, #44]	; 0x2c
   36118:	bl	4005c <__read_chk@plt+0x39bd8>
   3611c:	b	35eb0 <__read_chk@plt+0x2fa2c>
   36120:	bl	6214 <__errno_location@plt>
   36124:	ldr	r0, [r0]
   36128:	bl	5740 <strerror@plt>
   3612c:	mov	r1, r0
   36130:	ldr	r0, [pc, #140]	; 361c4 <__read_chk@plt+0x2fd40>
   36134:	add	r0, pc, r0
   36138:	bl	4005c <__read_chk@plt+0x39bd8>
   3613c:	b	3606c <__read_chk@plt+0x2fbe8>
   36140:	bl	6214 <__errno_location@plt>
   36144:	ldr	r0, [r0]
   36148:	bl	5740 <strerror@plt>
   3614c:	mov	r1, r0
   36150:	ldr	r0, [sp, #64]	; 0x40
   36154:	bl	4005c <__read_chk@plt+0x39bd8>
   36158:	b	3606c <__read_chk@plt+0x2fbe8>
   3615c:	andeq	sl, r8, ip, ror sp
   36160:	andeq	r0, r0, r8, asr #11
   36164:	andeq	r2, r5, r0, lsl #13
   36168:	andeq	r3, r5, r0, ror #8
   3616c:	andeq	fp, r8, ip, lsl #22
   36170:	andeq	r6, r5, r4, lsl #1
   36174:			; <UNDEFINED> instruction: 0x000525b0
   36178:	andeq	r3, r5, r4, lsl #6
   3617c:	andeq	r3, r5, r4, asr r3
   36180:	andeq	r3, r5, r4, lsr r3
   36184:	andeq	r3, r5, ip, lsl r3
   36188:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   3618c:	andeq	r0, r0, ip, lsr #12
   36190:	strdeq	r2, [r5], -r0
   36194:	strheq	r3, [r5], -r0
   36198:	andeq	r2, r5, r4, lsl #31
   3619c:	andeq	r2, r5, r8, lsl r3
   361a0:	andeq	r0, r5, r0, lsl r1
   361a4:	andeq	r3, r5, r0, lsl #2
   361a8:	andeq	fp, r8, r8, lsr #15
   361ac:	andeq	r5, r5, r0, lsr #26
   361b0:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   361b4:	andeq	r2, r5, r0, lsr #31
   361b8:	andeq	r2, r5, ip, ror r5
   361bc:	andeq	r2, r5, r8, ror r1
   361c0:	andeq	r2, r5, r0, asr #30
   361c4:	ldrdeq	r2, [r5], -r0
   361c8:	ldr	ip, [pc, #560]	; 36400 <__read_chk@plt+0x2ff7c>
   361cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   361d0:	mov	r6, r1
   361d4:	ldr	r1, [pc, #552]	; 36404 <__read_chk@plt+0x2ff80>
   361d8:	add	ip, pc, ip
   361dc:	mov	r9, r2
   361e0:	sub	sp, sp, #116	; 0x74
   361e4:	cmn	r6, #2
   361e8:	mov	r4, #0
   361ec:	ldr	r7, [ip, r1]
   361f0:	mov	sl, r3
   361f4:	mov	r8, r0
   361f8:	mov	r3, ip
   361fc:	add	fp, sp, #40	; 0x28
   36200:	str	r4, [sp, #28]
   36204:	ldr	r2, [r7]
   36208:	str	r4, [sp, #32]
   3620c:	str	r4, [sp, #36]	; 0x24
   36210:	str	r4, [sp, #40]	; 0x28
   36214:	str	r2, [sp, #108]	; 0x6c
   36218:	beq	3632c <__read_chk@plt+0x2fea8>
   3621c:	ldr	r2, [pc, #484]	; 36408 <__read_chk@plt+0x2ff84>
   36220:	add	r5, sp, #76	; 0x4c
   36224:	str	r6, [sp, #4]
   36228:	mov	ip, #1
   3622c:	add	r2, pc, r2
   36230:	ldr	r3, [pc, #468]	; 3640c <__read_chk@plt+0x2ff88>
   36234:	mov	r1, #32
   36238:	mov	r0, r5
   3623c:	ldr	lr, [r2, #36]	; 0x24
   36240:	add	r3, pc, r3
   36244:	mov	r2, ip
   36248:	str	r3, [sp]
   3624c:	mov	r3, r1
   36250:	str	ip, [sp, #52]	; 0x34
   36254:	str	lr, [sp, #48]	; 0x30
   36258:	str	r4, [sp, #44]	; 0x2c
   3625c:	str	r4, [sp, #56]	; 0x38
   36260:	str	r4, [sp, #60]	; 0x3c
   36264:	str	r4, [sp, #64]	; 0x40
   36268:	str	r4, [sp, #68]	; 0x44
   3626c:	str	r4, [sp, #72]	; 0x48
   36270:	bl	60b8 <__snprintf_chk@plt>
   36274:	mov	r0, r8
   36278:	mov	r1, r5
   3627c:	add	r2, sp, #44	; 0x2c
   36280:	mov	r3, fp
   36284:	bl	55cc <getaddrinfo@plt>
   36288:	cmp	r0, #0
   3628c:	bne	3638c <__read_chk@plt+0x2ff08>
   36290:	mov	r0, r8
   36294:	add	r5, sp, #28
   36298:	bl	49400 <__read_chk@plt+0x42f7c>
   3629c:	ldr	r3, [sp, #40]	; 0x28
   362a0:	add	r1, sp, #36	; 0x24
   362a4:	str	r6, [sp, #32]
   362a8:	str	r3, [sp, #36]	; 0x24
   362ac:	str	r0, [sp, #28]
   362b0:	mov	r0, r5
   362b4:	bl	33940 <__read_chk@plt+0x2d4bc>
   362b8:	cmn	r0, #1
   362bc:	beq	363c8 <__read_chk@plt+0x2ff44>
   362c0:	mov	r2, r0
   362c4:	mvn	ip, #0
   362c8:	mov	r3, r2
   362cc:	mov	r1, #2097152	; 0x200000
   362d0:	str	ip, [sp]
   362d4:	mov	r0, r9
   362d8:	mov	ip, #32768	; 0x8000
   362dc:	str	r1, [sp, #4]
   362e0:	str	ip, [sp, #8]
   362e4:	mov	r1, #0
   362e8:	mov	ip, #1
   362ec:	str	r1, [sp, #12]
   362f0:	str	ip, [sp, #20]
   362f4:	mov	r1, #12
   362f8:	str	sl, [sp, #16]
   362fc:	bl	350e4 <__read_chk@plt+0x2ec60>
   36300:	mov	r4, r0
   36304:	add	ip, r4, #284	; 0x11c
   36308:	ldm	r5, {r0, r1, r2, r3}
   3630c:	stm	ip, {r0, r1, r2, r3}
   36310:	mov	r0, r4
   36314:	ldr	r2, [sp, #108]	; 0x6c
   36318:	ldr	r3, [r7]
   3631c:	cmp	r2, r3
   36320:	bne	363fc <__read_chk@plt+0x2ff78>
   36324:	add	sp, sp, #116	; 0x74
   36328:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3632c:	bl	6088 <strlen@plt>
   36330:	cmp	r0, #108	; 0x6c
   36334:	bhi	363a8 <__read_chk@plt+0x2ff24>
   36338:	mov	r0, #142	; 0x8e
   3633c:	bl	49320 <__read_chk@plt+0x42e9c>
   36340:	mov	r1, r4
   36344:	mov	r2, #142	; 0x8e
   36348:	mov	r5, r0
   3634c:	bl	5944 <memset@plt>
   36350:	add	r3, r5, #32
   36354:	mov	r2, #110	; 0x6e
   36358:	str	r3, [r5, #20]
   3635c:	add	r0, r5, #34	; 0x22
   36360:	mov	r3, #1
   36364:	str	r2, [r5, #16]
   36368:	str	r4, [r5, #12]
   3636c:	mov	r1, r8
   36370:	str	r3, [r5, #4]
   36374:	mov	r2, #108	; 0x6c
   36378:	str	r3, [r5, #8]
   3637c:	strh	r3, [r5, #32]
   36380:	bl	7ae18 <__read_chk@plt+0x74994>
   36384:	str	r5, [sp, #40]	; 0x28
   36388:	b	36290 <__read_chk@plt+0x2fe0c>
   3638c:	bl	4c4dc <__read_chk@plt+0x46058>
   36390:	mov	r1, r8
   36394:	mov	r2, r0
   36398:	ldr	r0, [pc, #112]	; 36410 <__read_chk@plt+0x2ff8c>
   3639c:	add	r0, pc, r0
   363a0:	bl	4005c <__read_chk@plt+0x39bd8>
   363a4:	b	36310 <__read_chk@plt+0x2fe8c>
   363a8:	mov	r0, #36	; 0x24
   363ac:	bl	5740 <strerror@plt>
   363b0:	mov	r1, r8
   363b4:	mov	r2, r0
   363b8:	ldr	r0, [pc, #84]	; 36414 <__read_chk@plt+0x2ff90>
   363bc:	add	r0, pc, r0
   363c0:	bl	4005c <__read_chk@plt+0x39bd8>
   363c4:	b	36310 <__read_chk@plt+0x2fe8c>
   363c8:	bl	6214 <__errno_location@plt>
   363cc:	mov	r4, #0
   363d0:	ldr	r0, [r0]
   363d4:	bl	5740 <strerror@plt>
   363d8:	mov	r1, r8
   363dc:	mov	r2, r6
   363e0:	mov	r3, r0
   363e4:	ldr	r0, [pc, #44]	; 36418 <__read_chk@plt+0x2ff94>
   363e8:	add	r0, pc, r0
   363ec:	bl	4005c <__read_chk@plt+0x39bd8>
   363f0:	mov	r0, r5
   363f4:	bl	333a4 <__read_chk@plt+0x2cf20>
   363f8:	b	36310 <__read_chk@plt+0x2fe8c>
   363fc:	bl	5d64 <__stack_chk_fail@plt>
   36400:	andeq	sl, r8, r4, lsr #14
   36404:	andeq	r0, r0, r8, asr #11
   36408:	andeq	fp, r8, ip, lsl r5
   3640c:	andeq	r5, r5, r8, lsl #21
   36410:	strdeq	r2, [r5], -r4
   36414:	andeq	r7, r4, r4, ror #27
   36418:	ldrdeq	r2, [r5], -r0
   3641c:	push	{r3, r4, r5, r6, r7, lr}
   36420:	mov	r5, r0
   36424:	ldr	r4, [r0]
   36428:	cmn	r4, #1
   3642c:	moveq	r6, #0
   36430:	beq	3645c <__read_chk@plt+0x2ffd8>
   36434:	mov	r0, r4
   36438:	ldr	r7, [pc, #52]	; 36474 <__read_chk@plt+0x2fff0>
   3643c:	bl	5a1c <close@plt>
   36440:	mvn	r3, #0
   36444:	add	r7, pc, r7
   36448:	str	r3, [r5]
   3644c:	ldr	r3, [r7, #8]
   36450:	cmp	r4, r3
   36454:	mov	r6, r0
   36458:	beq	36464 <__read_chk@plt+0x2ffe0>
   3645c:	mov	r0, r6
   36460:	pop	{r3, r4, r5, r6, r7, pc}
   36464:	bl	32c40 <__read_chk@plt+0x2c7bc>
   36468:	str	r0, [r7, #8]
   3646c:	mov	r0, r6
   36470:	pop	{r3, r4, r5, r6, r7, pc}
   36474:	andeq	fp, r8, r4, lsl #6
   36478:	push	{r4, lr}
   3647c:	mov	r4, r0
   36480:	add	r0, r0, #36	; 0x24
   36484:	bl	3641c <__read_chk@plt+0x2ff98>
   36488:	add	r0, r4, #24
   3648c:	bl	3641c <__read_chk@plt+0x2ff98>
   36490:	add	r0, r4, #28
   36494:	bl	3641c <__read_chk@plt+0x2ff98>
   36498:	add	r0, r4, #32
   3649c:	pop	{r4, lr}
   364a0:	b	3641c <__read_chk@plt+0x2ff98>
   364a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   364a8:	sub	sp, sp, #16384	; 0x4000
   364ac:	ldr	r4, [pc, #680]	; 3675c <__read_chk@plt+0x302d8>
   364b0:	sub	sp, sp, #160	; 0xa0
   364b4:	ldr	r3, [pc, #676]	; 36760 <__read_chk@plt+0x302dc>
   364b8:	add	r2, sp, #16384	; 0x4000
   364bc:	add	r4, pc, r4
   364c0:	mov	r5, r0
   364c4:	ldr	r0, [r0, #36]	; 0x24
   364c8:	ldr	r6, [r4, r3]
   364cc:	ldr	r3, [r6]
   364d0:	str	r3, [r2, #156]	; 0x9c
   364d4:	bl	74c40 <__read_chk@plt+0x6e7bc>
   364d8:	cmp	r0, #0
   364dc:	bne	36500 <__read_chk@plt+0x3007c>
   364e0:	add	r3, sp, #16384	; 0x4000
   364e4:	ldr	r2, [r3, #156]	; 0x9c
   364e8:	ldr	r3, [r6]
   364ec:	cmp	r2, r3
   364f0:	bne	36758 <__read_chk@plt+0x302d4>
   364f4:	add	sp, sp, #16384	; 0x4000
   364f8:	add	sp, sp, #160	; 0xa0
   364fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   36500:	ldr	r0, [pc, #604]	; 36764 <__read_chk@plt+0x302e0>
   36504:	add	r8, sp, #160	; 0xa0
   36508:	add	r0, pc, r0
   3650c:	bl	401e0 <__read_chk@plt+0x39d5c>
   36510:	add	lr, sp, #16384	; 0x4000
   36514:	add	lr, lr, #160	; 0xa0
   36518:	movw	r3, #49016	; 0xbf78
   3651c:	movt	r3, #65535	; 0xffff
   36520:	sub	r1, r8, #132	; 0x84
   36524:	sub	r2, r8, #136	; 0x88
   36528:	ldr	r0, [r5, #36]	; 0x24
   3652c:	mov	ip, #128	; 0x80
   36530:	str	ip, [lr, r3]
   36534:	bl	60f4 <accept@plt>
   36538:	ldr	r3, [r5, #232]	; 0xe8
   3653c:	cmp	r3, #0
   36540:	mov	r7, r0
   36544:	bne	36708 <__read_chk@plt+0x30284>
   36548:	cmp	r7, #0
   3654c:	blt	366b0 <__read_chk@plt+0x3022c>
   36550:	mov	r0, r7
   36554:	sub	r8, r8, #4
   36558:	bl	4c510 <__read_chk@plt+0x4608c>
   3655c:	mov	r0, r7
   36560:	bl	32b14 <__read_chk@plt+0x2c690>
   36564:	mov	r9, r0
   36568:	mov	r0, r7
   3656c:	bl	32c30 <__read_chk@plt+0x2c7ac>
   36570:	ldr	r2, [pc, #496]	; 36768 <__read_chk@plt+0x302e4>
   36574:	mov	r1, #16384	; 0x4000
   36578:	str	r9, [sp, #4]
   3657c:	mov	r3, r1
   36580:	add	r2, pc, r2
   36584:	str	r2, [sp]
   36588:	mov	r2, #1
   3658c:	mov	sl, r0
   36590:	mov	r0, r8
   36594:	str	sl, [sp, #8]
   36598:	bl	60b8 <__snprintf_chk@plt>
   3659c:	mvn	r3, #0
   365a0:	str	r3, [sp]
   365a4:	mov	r2, r7
   365a8:	ldr	lr, [r5, #216]	; 0xd8
   365ac:	mov	r3, r7
   365b0:	ldr	r0, [pc, #436]	; 3676c <__read_chk@plt+0x302e8>
   365b4:	mov	r7, #0
   365b8:	mov	ip, #1
   365bc:	mov	r1, #3
   365c0:	str	lr, [sp, #4]
   365c4:	add	r0, pc, r0
   365c8:	ldr	lr, [r5, #224]	; 0xe0
   365cc:	str	r7, [sp, #12]
   365d0:	str	r8, [sp, #16]
   365d4:	str	lr, [sp, #8]
   365d8:	str	ip, [sp, #20]
   365dc:	bl	350e4 <__read_chk@plt+0x2ec60>
   365e0:	ldr	r3, [pc, #392]	; 36770 <__read_chk@plt+0x302ec>
   365e4:	ldr	r3, [r4, r3]
   365e8:	ldr	r3, [r3]
   365ec:	cmp	r3, #0
   365f0:	ldr	r3, [pc, #380]	; 36774 <__read_chk@plt+0x302f0>
   365f4:	mov	r7, r0
   365f8:	beq	36670 <__read_chk@plt+0x301ec>
   365fc:	ldr	r5, [r4, r3]
   36600:	mov	r1, #90	; 0x5a
   36604:	ldr	r0, [r5]
   36608:	bl	468e8 <__read_chk@plt+0x40464>
   3660c:	ldr	r1, [pc, #356]	; 36778 <__read_chk@plt+0x302f4>
   36610:	ldr	r0, [r5]
   36614:	add	r1, pc, r1
   36618:	bl	46a00 <__read_chk@plt+0x4057c>
   3661c:	ldr	r0, [r5]
   36620:	ldr	r1, [r7, #4]
   36624:	bl	46958 <__read_chk@plt+0x404d4>
   36628:	ldr	r0, [r5]
   3662c:	ldr	r1, [r7, #216]	; 0xd8
   36630:	bl	46958 <__read_chk@plt+0x404d4>
   36634:	ldr	r1, [r7, #224]	; 0xe0
   36638:	ldr	r0, [r5]
   3663c:	bl	46958 <__read_chk@plt+0x404d4>
   36640:	ldr	r0, [r5]
   36644:	mov	r1, r9
   36648:	bl	46a00 <__read_chk@plt+0x4057c>
   3664c:	ldr	r3, [pc, #296]	; 3677c <__read_chk@plt+0x302f8>
   36650:	ldr	r3, [r4, r3]
   36654:	ldr	r3, [r3]
   36658:	tst	r3, #8
   3665c:	beq	36738 <__read_chk@plt+0x302b4>
   36660:	ldr	r0, [pc, #280]	; 36780 <__read_chk@plt+0x302fc>
   36664:	add	r0, pc, r0
   36668:	bl	40248 <__read_chk@plt+0x39dc4>
   3666c:	b	3669c <__read_chk@plt+0x30218>
   36670:	ldr	r5, [r4, r3]
   36674:	mov	r1, #27
   36678:	ldr	r0, [r5]
   3667c:	bl	468e8 <__read_chk@plt+0x40464>
   36680:	ldr	r1, [r7, #4]
   36684:	ldr	r0, [r5]
   36688:	bl	46958 <__read_chk@plt+0x404d4>
   3668c:	ldr	r0, [r5]
   36690:	bl	4296c <__read_chk@plt+0x3c4e8>
   36694:	tst	r0, #2
   36698:	bne	36748 <__read_chk@plt+0x302c4>
   3669c:	ldr	r0, [r5]
   366a0:	bl	46b24 <__read_chk@plt+0x406a0>
   366a4:	mov	r0, r9
   366a8:	bl	55a8 <free@plt>
   366ac:	b	364e0 <__read_chk@plt+0x3005c>
   366b0:	bl	6214 <__errno_location@plt>
   366b4:	mov	r4, r0
   366b8:	ldr	r0, [r0]
   366bc:	cmp	r0, #11
   366c0:	cmpne	r0, #4
   366c4:	beq	366e8 <__read_chk@plt+0x30264>
   366c8:	cmp	r0, #103	; 0x67
   366cc:	beq	364e0 <__read_chk@plt+0x3005c>
   366d0:	bl	5740 <strerror@plt>
   366d4:	mov	r1, r0
   366d8:	ldr	r0, [pc, #164]	; 36784 <__read_chk@plt+0x30300>
   366dc:	add	r0, pc, r0
   366e0:	bl	4005c <__read_chk@plt+0x39bd8>
   366e4:	ldr	r0, [r4]
   366e8:	sub	r3, r0, #23
   366ec:	cmp	r3, #1
   366f0:	bhi	364e0 <__read_chk@plt+0x3005c>
   366f4:	bl	4daa4 <__read_chk@plt+0x47620>
   366f8:	mov	r1, #1
   366fc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   36700:	str	r0, [r5, #56]	; 0x38
   36704:	b	364e0 <__read_chk@plt+0x3005c>
   36708:	bl	6214 <__errno_location@plt>
   3670c:	ldr	sl, [r0]
   36710:	mov	r9, r0
   36714:	ldr	r0, [pc, #108]	; 36788 <__read_chk@plt+0x30304>
   36718:	add	r0, pc, r0
   3671c:	bl	40248 <__read_chk@plt+0x39dc4>
   36720:	add	r0, r5, #36	; 0x24
   36724:	bl	3641c <__read_chk@plt+0x2ff98>
   36728:	mov	r0, r5
   3672c:	bl	414f0 <__read_chk@plt+0x3b06c>
   36730:	str	sl, [r9]
   36734:	b	36548 <__read_chk@plt+0x300c4>
   36738:	mov	r1, sl
   3673c:	ldr	r0, [r5]
   36740:	bl	46958 <__read_chk@plt+0x404d4>
   36744:	b	3669c <__read_chk@plt+0x30218>
   36748:	mov	r1, r8
   3674c:	ldr	r0, [r5]
   36750:	bl	46a00 <__read_chk@plt+0x4057c>
   36754:	b	3669c <__read_chk@plt+0x30218>
   36758:	bl	5d64 <__stack_chk_fail@plt>
   3675c:	andeq	sl, r8, r0, asr #8
   36760:	andeq	r0, r0, r8, asr #11
   36764:	ldrdeq	r2, [r5], -r8
   36768:	andeq	r2, r5, r8, lsr #23
   3676c:	andeq	r2, r5, r8, lsl #23
   36770:	andeq	r0, r0, ip, ror #12
   36774:	muleq	r0, ip, r6
   36778:	strdeq	fp, [r4], -r8
   3677c:	andeq	r0, r0, ip, lsr #12
   36780:	strdeq	r2, [r5], -ip
   36784:			; <UNDEFINED> instruction: 0x000527b0
   36788:	andeq	r2, r5, r4, ror #19
   3678c:	ldr	r3, [pc, #524]	; 369a0 <__read_chk@plt+0x3051c>
   36790:	ldr	ip, [pc, #524]	; 369a4 <__read_chk@plt+0x30520>
   36794:	add	r3, pc, r3
   36798:	push	{r4, r5, r6, r7, r8, lr}
   3679c:	mov	r4, r0
   367a0:	ldr	r5, [r3, ip]
   367a4:	sub	sp, sp, #16384	; 0x4000
   367a8:	ldr	r0, [r0, #32]
   367ac:	sub	sp, sp, #8
   367b0:	mov	r6, r1
   367b4:	add	r1, sp, #16384	; 0x4000
   367b8:	ldr	r3, [r5]
   367bc:	cmn	r0, #1
   367c0:	str	r3, [r1, #4]
   367c4:	beq	367dc <__read_chk@plt+0x30358>
   367c8:	ldr	r3, [r4, #228]	; 0xe4
   367cc:	cmp	r3, #2
   367d0:	beq	3687c <__read_chk@plt+0x303f8>
   367d4:	cmp	r3, #1
   367d8:	bls	36800 <__read_chk@plt+0x3037c>
   367dc:	add	r3, sp, #16384	; 0x4000
   367e0:	mov	r0, #1
   367e4:	ldr	r2, [r3, #4]
   367e8:	ldr	r3, [r5]
   367ec:	cmp	r2, r3
   367f0:	bne	3699c <__read_chk@plt+0x30518>
   367f4:	add	sp, sp, #16384	; 0x4000
   367f8:	add	sp, sp, #8
   367fc:	pop	{r4, r5, r6, r7, r8, pc}
   36800:	ldr	r3, [r4, #252]	; 0xfc
   36804:	cmp	r3, #0
   36808:	beq	36864 <__read_chk@plt+0x303e0>
   3680c:	add	r7, sp, #4
   36810:	mov	r2, #16384	; 0x4000
   36814:	mov	r1, r7
   36818:	bl	5a58 <read@plt>
   3681c:	ldr	r1, [r4, #4]
   36820:	ldr	r3, [r4, #32]
   36824:	mov	r6, r0
   36828:	mov	r2, r0
   3682c:	ldr	r0, [pc, #372]	; 369a8 <__read_chk@plt+0x30524>
   36830:	add	r0, pc, r0
   36834:	bl	40248 <__read_chk@plt+0x39dc4>
   36838:	cmp	r6, #0
   3683c:	blt	368b4 <__read_chk@plt+0x30430>
   36840:	beq	368cc <__read_chk@plt+0x30448>
   36844:	ldr	r3, [r4, #228]	; 0xe4
   36848:	cmp	r3, #0
   3684c:	beq	368a0 <__read_chk@plt+0x3041c>
   36850:	add	r0, r4, #144	; 0x90
   36854:	mov	r1, r7
   36858:	mov	r2, r6
   3685c:	bl	324d8 <__read_chk@plt+0x2c054>
   36860:	b	367dc <__read_chk@plt+0x30358>
   36864:	mov	r1, r6
   36868:	bl	74c40 <__read_chk@plt+0x6e7bc>
   3686c:	cmp	r0, #0
   36870:	beq	367dc <__read_chk@plt+0x30358>
   36874:	ldr	r0, [r4, #32]
   36878:	b	3680c <__read_chk@plt+0x30388>
   3687c:	mov	r1, r2
   36880:	bl	74c40 <__read_chk@plt+0x6e7bc>
   36884:	cmp	r0, #0
   36888:	bne	368ec <__read_chk@plt+0x30468>
   3688c:	ldr	r0, [r4, #32]
   36890:	cmn	r0, #1
   36894:	beq	367dc <__read_chk@plt+0x30358>
   36898:	ldr	r3, [r4, #228]	; 0xe4
   3689c:	b	367d4 <__read_chk@plt+0x30350>
   368a0:	ldr	r0, [pc, #260]	; 369ac <__read_chk@plt+0x30528>
   368a4:	ldr	r1, [r4, #4]
   368a8:	add	r0, pc, r0
   368ac:	bl	402b0 <__read_chk@plt+0x39e2c>
   368b0:	b	367dc <__read_chk@plt+0x30358>
   368b4:	bl	6214 <__errno_location@plt>
   368b8:	ldr	r3, [r0]
   368bc:	cmp	r3, #4
   368c0:	beq	367dc <__read_chk@plt+0x30358>
   368c4:	cmp	r3, #11
   368c8:	beq	3696c <__read_chk@plt+0x304e8>
   368cc:	ldr	r0, [pc, #220]	; 369b0 <__read_chk@plt+0x3052c>
   368d0:	add	r0, pc, r0
   368d4:	ldr	r1, [r4, #4]
   368d8:	ldr	r2, [r4, #32]!
   368dc:	bl	40248 <__read_chk@plt+0x39dc4>
   368e0:	mov	r0, r4
   368e4:	bl	3641c <__read_chk@plt+0x2ff98>
   368e8:	b	367dc <__read_chk@plt+0x30358>
   368ec:	add	r7, r4, #144	; 0x90
   368f0:	mov	r0, r7
   368f4:	bl	265d8 <__read_chk@plt+0x20154>
   368f8:	cmp	r0, #0
   368fc:	beq	3688c <__read_chk@plt+0x30408>
   36900:	mov	r0, r7
   36904:	ldr	r8, [r4, #32]
   36908:	bl	26838 <__read_chk@plt+0x203b4>
   3690c:	mov	r6, r0
   36910:	mov	r0, r7
   36914:	bl	265d8 <__read_chk@plt+0x20154>
   36918:	mov	r1, r6
   3691c:	mov	r2, r0
   36920:	mov	r0, r8
   36924:	bl	610c <write@plt>
   36928:	ldr	r1, [r4, #4]
   3692c:	ldr	r3, [r4, #32]
   36930:	mov	r6, r0
   36934:	mov	r2, r0
   36938:	ldr	r0, [pc, #116]	; 369b4 <__read_chk@plt+0x30530>
   3693c:	add	r0, pc, r0
   36940:	bl	40248 <__read_chk@plt+0x39dc4>
   36944:	cmp	r6, #0
   36948:	blt	3697c <__read_chk@plt+0x304f8>
   3694c:	beq	36990 <__read_chk@plt+0x3050c>
   36950:	mov	r1, r6
   36954:	mov	r0, r7
   36958:	bl	326a4 <__read_chk@plt+0x2c220>
   3695c:	ldr	r3, [r4, #220]	; 0xdc
   36960:	add	r6, r3, r6
   36964:	str	r6, [r4, #220]	; 0xdc
   36968:	b	367dc <__read_chk@plt+0x30358>
   3696c:	ldr	r3, [r4, #252]	; 0xfc
   36970:	cmp	r3, #0
   36974:	bne	368cc <__read_chk@plt+0x30448>
   36978:	b	367dc <__read_chk@plt+0x30358>
   3697c:	bl	6214 <__errno_location@plt>
   36980:	ldr	r3, [r0]
   36984:	cmp	r3, #4
   36988:	cmpne	r3, #11
   3698c:	beq	367dc <__read_chk@plt+0x30358>
   36990:	ldr	r0, [pc, #32]	; 369b8 <__read_chk@plt+0x30534>
   36994:	add	r0, pc, r0
   36998:	b	368d4 <__read_chk@plt+0x30450>
   3699c:	bl	5d64 <__stack_chk_fail@plt>
   369a0:	andeq	sl, r8, r8, ror #2
   369a4:	andeq	r0, r0, r8, asr #11
   369a8:	muleq	r5, r4, r9
   369ac:	andeq	r2, r5, ip, asr r9
   369b0:	andeq	r2, r5, r4, lsl r9
   369b4:	andeq	r2, r5, r0, asr #16
   369b8:	andeq	r2, r5, ip, lsl #16
   369bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   369c0:	sub	sp, sp, #84	; 0x54
   369c4:	ldr	r5, [pc, #1016]	; 36dc4 <__read_chk@plt+0x30940>
   369c8:	mov	r4, r0
   369cc:	ldr	r3, [pc, #1012]	; 36dc8 <__read_chk@plt+0x30944>
   369d0:	mov	r7, r2
   369d4:	add	r5, pc, r5
   369d8:	mov	r8, r1
   369dc:	ldr	r6, [r5, r3]
   369e0:	ldr	r3, [r6]
   369e4:	str	r3, [sp, #76]	; 0x4c
   369e8:	bl	33f20 <__read_chk@plt+0x2da9c>
   369ec:	ldr	r0, [r4, #28]
   369f0:	mov	r3, #0
   369f4:	str	r3, [sp, #8]
   369f8:	cmn	r0, #1
   369fc:	beq	36a10 <__read_chk@plt+0x3058c>
   36a00:	mov	r1, r7
   36a04:	bl	74c40 <__read_chk@plt+0x6e7bc>
   36a08:	cmp	r0, #0
   36a0c:	bne	36af4 <__read_chk@plt+0x30670>
   36a10:	ldr	r3, [pc, #948]	; 36dcc <__read_chk@plt+0x30948>
   36a14:	ldr	r3, [r5, r3]
   36a18:	ldr	r3, [r3]
   36a1c:	cmp	r3, #0
   36a20:	bne	36a3c <__read_chk@plt+0x305b8>
   36a24:	ldr	r2, [sp, #76]	; 0x4c
   36a28:	ldr	r3, [r6]
   36a2c:	cmp	r2, r3
   36a30:	bne	36d6c <__read_chk@plt+0x308e8>
   36a34:	add	sp, sp, #84	; 0x54
   36a38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36a3c:	mov	r1, r8
   36a40:	mov	r2, r7
   36a44:	mov	r0, r4
   36a48:	bl	3678c <__read_chk@plt+0x30308>
   36a4c:	ldr	r3, [r4]
   36a50:	cmp	r3, #4
   36a54:	bne	36a24 <__read_chk@plt+0x305a0>
   36a58:	ldr	r3, [r4, #20]
   36a5c:	tst	r3, #3
   36a60:	bne	36a24 <__read_chk@plt+0x305a0>
   36a64:	ldr	r3, [r4, #224]	; 0xe0
   36a68:	ldr	r1, [r4, #216]	; 0xd8
   36a6c:	ldr	r2, [r4, #212]	; 0xd4
   36a70:	add	r3, r3, r3, lsl #1
   36a74:	rsb	r0, r2, r1
   36a78:	cmp	r0, r3
   36a7c:	bls	36ba8 <__read_chk@plt+0x30724>
   36a80:	ldr	r3, [r4, #220]	; 0xdc
   36a84:	cmp	r3, #0
   36a88:	beq	36a24 <__read_chk@plt+0x305a0>
   36a8c:	ldr	r3, [pc, #828]	; 36dd0 <__read_chk@plt+0x3094c>
   36a90:	mov	r1, #93	; 0x5d
   36a94:	ldr	r5, [r5, r3]
   36a98:	ldr	r0, [r5]
   36a9c:	bl	468e8 <__read_chk@plt+0x40464>
   36aa0:	ldr	r0, [r5]
   36aa4:	ldr	r1, [r4, #8]
   36aa8:	bl	46958 <__read_chk@plt+0x404d4>
   36aac:	ldr	r1, [r4, #220]	; 0xdc
   36ab0:	ldr	r0, [r5]
   36ab4:	bl	46958 <__read_chk@plt+0x404d4>
   36ab8:	ldr	r0, [r5]
   36abc:	bl	46b24 <__read_chk@plt+0x406a0>
   36ac0:	ldr	r0, [pc, #780]	; 36dd4 <__read_chk@plt+0x30950>
   36ac4:	ldr	r1, [r4, #4]
   36ac8:	ldr	r2, [r4, #212]	; 0xd4
   36acc:	add	r0, pc, r0
   36ad0:	ldr	r3, [r4, #220]	; 0xdc
   36ad4:	bl	40248 <__read_chk@plt+0x39dc4>
   36ad8:	ldr	r2, [r4, #212]	; 0xd4
   36adc:	ldr	r3, [r4, #220]	; 0xdc
   36ae0:	mov	r1, #0
   36ae4:	str	r1, [r4, #220]	; 0xdc
   36ae8:	add	r3, r2, r3
   36aec:	str	r3, [r4, #212]	; 0xd4
   36af0:	b	36a24 <__read_chk@plt+0x305a0>
   36af4:	add	fp, r4, #104	; 0x68
   36af8:	mov	r0, fp
   36afc:	bl	265d8 <__read_chk@plt+0x20154>
   36b00:	cmp	r0, #0
   36b04:	beq	36a10 <__read_chk@plt+0x3058c>
   36b08:	mov	r0, fp
   36b0c:	bl	265d8 <__read_chk@plt+0x20154>
   36b10:	ldr	r3, [r4, #268]	; 0x10c
   36b14:	cmp	r3, #0
   36b18:	mov	sl, r0
   36b1c:	beq	36c48 <__read_chk@plt+0x307c4>
   36b20:	mov	r0, r4
   36b24:	add	r1, sp, #8
   36b28:	add	r2, sp, #12
   36b2c:	blx	r3
   36b30:	subs	ip, r0, #0
   36b34:	beq	36d34 <__read_chk@plt+0x308b0>
   36b38:	ldr	r2, [sp, #12]
   36b3c:	ldr	r3, [r4, #280]	; 0x118
   36b40:	cmp	r3, #0
   36b44:	beq	36bb4 <__read_chk@plt+0x30730>
   36b48:	mov	r1, ip
   36b4c:	ldr	r0, [r4, #28]
   36b50:	bl	610c <write@plt>
   36b54:	mov	r9, r0
   36b58:	ldr	r0, [sp, #8]
   36b5c:	bl	55a8 <free@plt>
   36b60:	cmp	r9, #0
   36b64:	blt	36cfc <__read_chk@plt+0x30878>
   36b68:	beq	36d10 <__read_chk@plt+0x3088c>
   36b6c:	ldr	r3, [pc, #600]	; 36dcc <__read_chk@plt+0x30948>
   36b70:	ldr	r9, [r5, r3]
   36b74:	ldr	r3, [r9]
   36b78:	cmp	r3, #0
   36b7c:	beq	36a24 <__read_chk@plt+0x305a0>
   36b80:	cmp	sl, #0
   36b84:	beq	36a3c <__read_chk@plt+0x305b8>
   36b88:	mov	r0, fp
   36b8c:	ldr	fp, [r4, #220]	; 0xdc
   36b90:	bl	265d8 <__read_chk@plt+0x20154>
   36b94:	ldr	r3, [r9]
   36b98:	add	sl, sl, fp
   36b9c:	rsb	r0, r0, sl
   36ba0:	str	r0, [r4, #220]	; 0xdc
   36ba4:	b	36a1c <__read_chk@plt+0x30598>
   36ba8:	cmp	r2, r1, lsr #1
   36bac:	bcc	36a80 <__read_chk@plt+0x305fc>
   36bb0:	b	36a24 <__read_chk@plt+0x305a0>
   36bb4:	ldr	r0, [r4, #28]
   36bb8:	mov	r1, ip
   36bbc:	str	ip, [sp]
   36bc0:	bl	610c <write@plt>
   36bc4:	ldr	ip, [sp]
   36bc8:	subs	r3, r0, #0
   36bcc:	blt	36c98 <__read_chk@plt+0x30814>
   36bd0:	beq	36cac <__read_chk@plt+0x30828>
   36bd4:	ldr	r2, [pc, #496]	; 36dcc <__read_chk@plt+0x30948>
   36bd8:	ldr	r9, [r5, r2]
   36bdc:	ldr	r2, [r9]
   36be0:	cmp	r2, #0
   36be4:	beq	36c38 <__read_chk@plt+0x307b4>
   36be8:	ldr	r2, [r4, #44]	; 0x2c
   36bec:	cmp	r2, #0
   36bf0:	beq	36c38 <__read_chk@plt+0x307b4>
   36bf4:	ldr	r2, [sp, #12]
   36bf8:	cmp	r2, #0
   36bfc:	beq	36c38 <__read_chk@plt+0x307b4>
   36c00:	ldrb	r2, [ip]
   36c04:	cmp	r2, #13
   36c08:	beq	36c38 <__read_chk@plt+0x307b4>
   36c0c:	ldr	r0, [r4, #28]
   36c10:	add	r1, sp, #16
   36c14:	str	r3, [sp]
   36c18:	bl	6208 <tcgetattr@plt>
   36c1c:	ldr	r3, [sp]
   36c20:	cmp	r0, #0
   36c24:	bne	36c38 <__read_chk@plt+0x307b4>
   36c28:	ldr	r2, [sp, #28]
   36c2c:	and	r2, r2, #10
   36c30:	cmp	r2, #2
   36c34:	beq	36d88 <__read_chk@plt+0x30904>
   36c38:	mov	r1, r3
   36c3c:	mov	r0, fp
   36c40:	bl	326a4 <__read_chk@plt+0x2c220>
   36c44:	b	36b74 <__read_chk@plt+0x306f0>
   36c48:	ldr	r3, [r4, #280]	; 0x118
   36c4c:	mov	r0, fp
   36c50:	cmp	r3, #0
   36c54:	beq	36c70 <__read_chk@plt+0x307ec>
   36c58:	add	r1, sp, #12
   36c5c:	bl	3215c <__read_chk@plt+0x2bcd8>
   36c60:	ldr	r2, [sp, #12]
   36c64:	mov	ip, r0
   36c68:	str	r0, [sp, #8]
   36c6c:	b	36b3c <__read_chk@plt+0x306b8>
   36c70:	bl	26838 <__read_chk@plt+0x203b4>
   36c74:	mov	ip, r0
   36c78:	mov	r0, fp
   36c7c:	str	ip, [sp, #8]
   36c80:	str	ip, [sp]
   36c84:	bl	265d8 <__read_chk@plt+0x20154>
   36c88:	ldr	ip, [sp]
   36c8c:	mov	r2, r0
   36c90:	str	r0, [sp, #12]
   36c94:	b	36b3c <__read_chk@plt+0x306b8>
   36c98:	bl	6214 <__errno_location@plt>
   36c9c:	ldr	r3, [r0]
   36ca0:	cmp	r3, #4
   36ca4:	cmpne	r3, #11
   36ca8:	beq	36a10 <__read_chk@plt+0x3058c>
   36cac:	ldr	r3, [r4]
   36cb0:	cmp	r3, #4
   36cb4:	bne	36d70 <__read_chk@plt+0x308ec>
   36cb8:	ldr	r3, [pc, #280]	; 36dd8 <__read_chk@plt+0x30954>
   36cbc:	ldr	r3, [r5, r3]
   36cc0:	ldr	r3, [r3]
   36cc4:	cmp	r3, #0
   36cc8:	beq	36d28 <__read_chk@plt+0x308a4>
   36ccc:	mov	r0, fp
   36cd0:	bl	2634c <__read_chk@plt+0x1fec8>
   36cd4:	ldr	r0, [pc, #256]	; 36ddc <__read_chk@plt+0x30958>
   36cd8:	ldr	r1, [r4, #4]
   36cdc:	add	r0, pc, r0
   36ce0:	bl	40248 <__read_chk@plt+0x39dc4>
   36ce4:	ldr	r3, [pc, #224]	; 36dcc <__read_chk@plt+0x30948>
   36ce8:	mov	r2, #8
   36cec:	str	r2, [r4]
   36cf0:	ldr	r3, [r5, r3]
   36cf4:	ldr	r3, [r3]
   36cf8:	b	36a1c <__read_chk@plt+0x30598>
   36cfc:	bl	6214 <__errno_location@plt>
   36d00:	ldr	r3, [r0]
   36d04:	cmp	r3, #4
   36d08:	cmpne	r3, #11
   36d0c:	beq	36a10 <__read_chk@plt+0x3058c>
   36d10:	ldr	r3, [r4]
   36d14:	mov	r0, r4
   36d18:	cmp	r3, #4
   36d1c:	beq	36d58 <__read_chk@plt+0x308d4>
   36d20:	bl	414f0 <__read_chk@plt+0x3b06c>
   36d24:	b	36a10 <__read_chk@plt+0x3058c>
   36d28:	mov	r0, r4
   36d2c:	bl	41340 <__read_chk@plt+0x3aebc>
   36d30:	b	36a10 <__read_chk@plt+0x3058c>
   36d34:	ldr	r0, [pc, #164]	; 36de0 <__read_chk@plt+0x3095c>
   36d38:	ldr	r1, [r4, #4]
   36d3c:	add	r0, pc, r0
   36d40:	bl	40248 <__read_chk@plt+0x39dc4>
   36d44:	ldr	r3, [r4]
   36d48:	mov	r0, r4
   36d4c:	cmp	r3, #4
   36d50:	bne	36d20 <__read_chk@plt+0x3089c>
   36d54:	b	36d2c <__read_chk@plt+0x308a8>
   36d58:	bl	41340 <__read_chk@plt+0x3aebc>
   36d5c:	ldr	r3, [pc, #104]	; 36dcc <__read_chk@plt+0x30948>
   36d60:	ldr	r3, [r5, r3]
   36d64:	ldr	r3, [r3]
   36d68:	b	36a1c <__read_chk@plt+0x30598>
   36d6c:	bl	5d64 <__stack_chk_fail@plt>
   36d70:	ldr	r0, [pc, #108]	; 36de4 <__read_chk@plt+0x30960>
   36d74:	ldr	r1, [r4, #4]
   36d78:	add	r0, pc, r0
   36d7c:	bl	40248 <__read_chk@plt+0x39dc4>
   36d80:	mov	r0, r4
   36d84:	b	36d20 <__read_chk@plt+0x3089c>
   36d88:	ldr	r2, [pc, #64]	; 36dd0 <__read_chk@plt+0x3094c>
   36d8c:	mov	r0, r3
   36d90:	mov	r1, #4
   36d94:	ldr	r2, [r5, r2]
   36d98:	str	r2, [sp, #4]
   36d9c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   36da0:	ldr	r2, [sp, #4]
   36da4:	mov	r1, r0
   36da8:	ldr	r0, [r2]
   36dac:	bl	44db8 <__read_chk@plt+0x3e934>
   36db0:	ldr	r2, [sp, #4]
   36db4:	ldr	r0, [r2]
   36db8:	bl	46b24 <__read_chk@plt+0x406a0>
   36dbc:	ldr	r3, [sp]
   36dc0:	b	36c38 <__read_chk@plt+0x307b4>
   36dc4:	andeq	r9, r8, r8, lsr #30
   36dc8:	andeq	r0, r0, r8, asr #11
   36dcc:	andeq	r0, r0, ip, ror #12
   36dd0:	muleq	r0, ip, r6
   36dd4:	andeq	r2, r5, r0, asr r7
   36dd8:	andeq	r0, r0, r8, lsl r6
   36ddc:	muleq	r5, r8, sl
   36de0:	andeq	r1, r5, r4, asr sl
   36de4:	andeq	pc, r4, ip, asr #17
   36de8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   36dec:	add	r7, r0, #104	; 0x68
   36df0:	mov	r5, r0
   36df4:	mov	r9, r1
   36df8:	mov	r0, r7
   36dfc:	mov	r8, r2
   36e00:	bl	34a2c <__read_chk@plt+0x2e5a8>
   36e04:	ldr	r6, [pc, #140]	; 36e98 <__read_chk@plt+0x30a14>
   36e08:	add	r6, pc, r6
   36e0c:	cmp	r0, #1
   36e10:	mov	r4, r0
   36e14:	beq	36e7c <__read_chk@plt+0x309f8>
   36e18:	cmn	r0, #1
   36e1c:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   36e20:	ldr	r0, [pc, #116]	; 36e9c <__read_chk@plt+0x30a18>
   36e24:	add	r0, pc, r0
   36e28:	bl	40110 <__read_chk@plt+0x39c8c>
   36e2c:	add	r0, r5, #64	; 0x40
   36e30:	bl	2634c <__read_chk@plt+0x1fec8>
   36e34:	mov	r0, r7
   36e38:	bl	2634c <__read_chk@plt+0x1fec8>
   36e3c:	add	r0, r5, #36	; 0x24
   36e40:	bl	3641c <__read_chk@plt+0x2ff98>
   36e44:	ldr	r3, [pc, #84]	; 36ea0 <__read_chk@plt+0x30a1c>
   36e48:	str	r4, [r5, #36]	; 0x24
   36e4c:	mov	r2, #5
   36e50:	str	r2, [r5]
   36e54:	mov	r1, #24
   36e58:	ldr	r4, [r6, r3]
   36e5c:	ldr	r0, [r4]
   36e60:	bl	468e8 <__read_chk@plt+0x40464>
   36e64:	ldr	r0, [r4]
   36e68:	ldr	r1, [r5, #8]
   36e6c:	bl	46958 <__read_chk@plt+0x404d4>
   36e70:	ldr	r0, [r4]
   36e74:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   36e78:	b	46b24 <__read_chk@plt+0x406a0>
   36e7c:	mov	r3, #4
   36e80:	mov	r1, r9
   36e84:	mov	r2, r8
   36e88:	mov	r0, r5
   36e8c:	str	r3, [r5]
   36e90:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   36e94:	b	3345c <__read_chk@plt+0x2cfd8>
   36e98:	strdeq	r9, [r8], -r4
   36e9c:	andeq	r1, r5, r4, lsl #27
   36ea0:	muleq	r0, ip, r6
   36ea4:	push	{r4, r5, r6, lr}
   36ea8:	ldr	r5, [pc, #60]	; 36eec <__read_chk@plt+0x30a68>
   36eac:	add	r5, pc, r5
   36eb0:	ldr	r3, [r5]
   36eb4:	cmp	r3, #0
   36eb8:	popeq	{r4, r5, r6, pc}
   36ebc:	mov	r4, #0
   36ec0:	mov	r6, r5
   36ec4:	ldr	r3, [r5, #4]
   36ec8:	ldr	r0, [r3, r4, lsl #2]
   36ecc:	add	r4, r4, #1
   36ed0:	cmp	r0, #0
   36ed4:	beq	36edc <__read_chk@plt+0x30a58>
   36ed8:	bl	36478 <__read_chk@plt+0x2fff4>
   36edc:	ldr	r3, [r6]
   36ee0:	cmp	r3, r4
   36ee4:	bhi	36ec4 <__read_chk@plt+0x30a40>
   36ee8:	pop	{r4, r5, r6, pc}
   36eec:	muleq	r8, ip, r8
   36ef0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36ef4:	ldr	r6, [pc, #184]	; 36fb4 <__read_chk@plt+0x30b30>
   36ef8:	ldr	r8, [pc, #184]	; 36fb8 <__read_chk@plt+0x30b34>
   36efc:	add	r6, pc, r6
   36f00:	add	r8, pc, r8
   36f04:	ldr	r3, [r6]
   36f08:	cmp	r3, #0
   36f0c:	beq	36fac <__read_chk@plt+0x30b28>
   36f10:	ldr	r7, [pc, #164]	; 36fbc <__read_chk@plt+0x30b38>
   36f14:	mov	r4, #0
   36f18:	add	r7, pc, r7
   36f1c:	b	36f2c <__read_chk@plt+0x30aa8>
   36f20:	ldr	r3, [r7]
   36f24:	cmp	r3, r4
   36f28:	bls	36fac <__read_chk@plt+0x30b28>
   36f2c:	ldr	r3, [r6, #4]
   36f30:	ldr	r5, [r3, r4, lsl #2]
   36f34:	add	r4, r4, #1
   36f38:	cmp	r5, #0
   36f3c:	beq	36f20 <__read_chk@plt+0x30a9c>
   36f40:	ldr	r3, [r5]
   36f44:	cmp	r3, #4
   36f48:	bne	36f20 <__read_chk@plt+0x30a9c>
   36f4c:	add	sl, r5, #104	; 0x68
   36f50:	mov	r0, sl
   36f54:	bl	265d8 <__read_chk@plt+0x20154>
   36f58:	ldr	r3, [pc, #96]	; 36fc0 <__read_chk@plt+0x30b3c>
   36f5c:	ldr	r9, [r8, r3]
   36f60:	mov	fp, r0
   36f64:	ldr	r0, [r9]
   36f68:	bl	440c4 <__read_chk@plt+0x3dc40>
   36f6c:	cmp	fp, r0
   36f70:	bls	36f20 <__read_chk@plt+0x30a9c>
   36f74:	mov	r0, sl
   36f78:	ldr	r5, [r5, #4]
   36f7c:	bl	265d8 <__read_chk@plt+0x20154>
   36f80:	mov	r4, r0
   36f84:	ldr	r0, [r9]
   36f88:	bl	440c4 <__read_chk@plt+0x3dc40>
   36f8c:	mov	r1, r5
   36f90:	mov	r2, r4
   36f94:	mov	r3, r0
   36f98:	ldr	r0, [pc, #36]	; 36fc4 <__read_chk@plt+0x30b40>
   36f9c:	add	r0, pc, r0
   36fa0:	bl	40248 <__read_chk@plt+0x39dc4>
   36fa4:	mov	r0, #0
   36fa8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36fac:	mov	r0, #1
   36fb0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36fb4:	andeq	sl, r8, ip, asr #16
   36fb8:	strdeq	r9, [r8], -ip
   36fbc:	andeq	sl, r8, r0, lsr r8
   36fc0:	muleq	r0, ip, r6
   36fc4:	andeq	r2, r5, r8, lsr #5
   36fc8:	push	{r3, r4, r5, lr}
   36fcc:	ldr	r3, [pc, #248]	; 370cc <__read_chk@plt+0x30c48>
   36fd0:	ldr	r4, [pc, #248]	; 370d0 <__read_chk@plt+0x30c4c>
   36fd4:	add	r3, pc, r3
   36fd8:	add	r4, pc, r4
   36fdc:	ldr	r0, [r3]
   36fe0:	cmp	r0, #0
   36fe4:	popeq	{r3, r4, r5, pc}
   36fe8:	ldr	r1, [pc, #228]	; 370d4 <__read_chk@plt+0x30c50>
   36fec:	mov	ip, #0
   36ff0:	ldr	r2, [r3, #4]
   36ff4:	ldr	r3, [r4, r1]
   36ff8:	sub	r2, r2, #4
   36ffc:	ldr	r5, [r3]
   37000:	ldr	r3, [r2, #4]!
   37004:	cmp	r3, #0
   37008:	beq	37078 <__read_chk@plt+0x30bf4>
   3700c:	ldr	r1, [r3]
   37010:	sub	r3, r1, #1
   37014:	cmp	r3, #19
   37018:	addls	pc, pc, r3, lsl #2
   3701c:	b	370a8 <__read_chk@plt+0x30c24>
   37020:	b	37078 <__read_chk@plt+0x30bf4>
   37024:	b	37078 <__read_chk@plt+0x30bf4>
   37028:	b	370a0 <__read_chk@plt+0x30c1c>
   3702c:	b	370a0 <__read_chk@plt+0x30c1c>
   37030:	b	37078 <__read_chk@plt+0x30bf4>
   37034:	b	37078 <__read_chk@plt+0x30bf4>
   37038:	b	370a0 <__read_chk@plt+0x30c1c>
   3703c:	b	3708c <__read_chk@plt+0x30c08>
   37040:	b	3708c <__read_chk@plt+0x30c08>
   37044:	b	37070 <__read_chk@plt+0x30bec>
   37048:	b	37078 <__read_chk@plt+0x30bf4>
   3704c:	b	37078 <__read_chk@plt+0x30bf4>
   37050:	b	37078 <__read_chk@plt+0x30bf4>
   37054:	b	37078 <__read_chk@plt+0x30bf4>
   37058:	b	37078 <__read_chk@plt+0x30bf4>
   3705c:	b	370a0 <__read_chk@plt+0x30c1c>
   37060:	b	37078 <__read_chk@plt+0x30bf4>
   37064:	b	37078 <__read_chk@plt+0x30bf4>
   37068:	b	37078 <__read_chk@plt+0x30bf4>
   3706c:	b	370a0 <__read_chk@plt+0x30c1c>
   37070:	cmp	r5, #0
   37074:	beq	370c0 <__read_chk@plt+0x30c3c>
   37078:	add	ip, ip, #1
   3707c:	cmp	ip, r0
   37080:	bne	37000 <__read_chk@plt+0x30b7c>
   37084:	mov	r0, #0
   37088:	pop	{r3, r4, r5, pc}
   3708c:	ldr	r3, [pc, #68]	; 370d8 <__read_chk@plt+0x30c54>
   37090:	ldr	r3, [r4, r3]
   37094:	ldr	r3, [r3]
   37098:	cmp	r3, #0
   3709c:	beq	370b4 <__read_chk@plt+0x30c30>
   370a0:	mov	r0, #1
   370a4:	pop	{r3, r4, r5, pc}
   370a8:	ldr	r0, [pc, #44]	; 370dc <__read_chk@plt+0x30c58>
   370ac:	add	r0, pc, r0
   370b0:	bl	3dae8 <__read_chk@plt+0x37664>
   370b4:	ldr	r0, [pc, #36]	; 370e0 <__read_chk@plt+0x30c5c>
   370b8:	add	r0, pc, r0
   370bc:	bl	3dae8 <__read_chk@plt+0x37664>
   370c0:	ldr	r0, [pc, #28]	; 370e4 <__read_chk@plt+0x30c60>
   370c4:	add	r0, pc, r0
   370c8:	bl	3dae8 <__read_chk@plt+0x37664>
   370cc:	andeq	sl, r8, r4, ror r7
   370d0:	andeq	r9, r8, r4, lsr #18
   370d4:	andeq	r0, r0, ip, ror #12
   370d8:	andeq	r0, r0, r8, lsl r6
   370dc:	andeq	r2, r5, r0, lsl #4
   370e0:	ldrdeq	r2, [r5], -r8
   370e4:	andeq	r2, r5, r8, lsr #3
   370e8:	ldr	r3, [pc, #184]	; 371a8 <__read_chk@plt+0x30d24>
   370ec:	push	{r4, r5, r6, lr}
   370f0:	add	r3, pc, r3
   370f4:	ldr	r5, [pc, #176]	; 371ac <__read_chk@plt+0x30d28>
   370f8:	ldr	r4, [r3]
   370fc:	add	r5, pc, r5
   37100:	cmp	r4, #0
   37104:	beq	37194 <__read_chk@plt+0x30d10>
   37108:	ldr	r2, [r3, #4]
   3710c:	mov	r0, #0
   37110:	mov	r6, #1
   37114:	sub	r2, r2, #4
   37118:	ldr	r3, [r2, #4]!
   3711c:	cmp	r3, #0
   37120:	beq	37188 <__read_chk@plt+0x30d04>
   37124:	ldr	r1, [r3, #8]
   37128:	cmp	r1, #0
   3712c:	blt	37188 <__read_chk@plt+0x30d04>
   37130:	ldr	r1, [r3]
   37134:	sub	ip, r1, #1
   37138:	cmp	ip, #19
   3713c:	bhi	3719c <__read_chk@plt+0x30d18>
   37140:	lsl	ip, r6, ip
   37144:	tst	ip, #616	; 0x268
   37148:	popne	{r4, r5, r6, pc}
   3714c:	movw	r3, #64535	; 0xfc17
   37150:	movt	r3, #15
   37154:	and	r3, ip, r3
   37158:	cmp	r3, #0
   3715c:	bne	37188 <__read_chk@plt+0x30d04>
   37160:	tst	ip, #384	; 0x180
   37164:	beq	3719c <__read_chk@plt+0x30d18>
   37168:	ldr	r3, [pc, #64]	; 371b0 <__read_chk@plt+0x30d2c>
   3716c:	ldr	r3, [r5, r3]
   37170:	ldr	r3, [r3]
   37174:	cmp	r3, #0
   37178:	popne	{r4, r5, r6, pc}
   3717c:	ldr	r0, [pc, #48]	; 371b4 <__read_chk@plt+0x30d30>
   37180:	add	r0, pc, r0
   37184:	bl	3dae8 <__read_chk@plt+0x37664>
   37188:	add	r0, r0, #1
   3718c:	cmp	r0, r4
   37190:	bne	37118 <__read_chk@plt+0x30c94>
   37194:	mvn	r0, #0
   37198:	pop	{r4, r5, r6, pc}
   3719c:	ldr	r0, [pc, #20]	; 371b8 <__read_chk@plt+0x30d34>
   371a0:	add	r0, pc, r0
   371a4:	bl	3dae8 <__read_chk@plt+0x37664>
   371a8:	andeq	sl, r8, r8, asr r6
   371ac:	andeq	r9, r8, r0, lsl #16
   371b0:	andeq	r0, r0, r8, lsl r6
   371b4:	andeq	r2, r5, r0, lsl r1
   371b8:	andeq	r2, r5, r4, lsr r1
   371bc:	ldr	r3, [pc, #560]	; 373f4 <__read_chk@plt+0x30f70>
   371c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   371c4:	sub	sp, sp, #1152	; 0x480
   371c8:	ldr	r2, [pc, #552]	; 373f8 <__read_chk@plt+0x30f74>
   371cc:	sub	sp, sp, #4
   371d0:	add	r3, pc, r3
   371d4:	add	r1, sp, #84	; 0x54
   371d8:	str	r1, [sp, #68]	; 0x44
   371dc:	add	sl, sp, #124	; 0x7c
   371e0:	ldr	r2, [r3, r2]
   371e4:	mov	r0, r1
   371e8:	ldr	r7, [pc, #524]	; 373fc <__read_chk@plt+0x30f78>
   371ec:	ldr	r3, [r2]
   371f0:	add	r7, pc, r7
   371f4:	str	r2, [sp, #76]	; 0x4c
   371f8:	str	r3, [sp, #1148]	; 0x47c
   371fc:	bl	25f94 <__read_chk@plt+0x1fb10>
   37200:	ldr	lr, [pc, #504]	; 37400 <__read_chk@plt+0x30f7c>
   37204:	mov	ip, sl
   37208:	add	lr, pc, lr
   3720c:	ldm	lr!, {r0, r1, r2, r3}
   37210:	stmia	ip!, {r0, r1, r2, r3}
   37214:	ldm	lr!, {r0, r1, r2, r3}
   37218:	stmia	ip!, {r0, r1, r2, r3}
   3721c:	mov	r2, #37	; 0x25
   37220:	ldm	lr, {r0, r1}
   37224:	str	r0, [ip], #4
   37228:	add	r0, sp, #84	; 0x54
   3722c:	strh	r1, [ip]
   37230:	mov	r1, sl
   37234:	bl	324d8 <__read_chk@plt+0x2c054>
   37238:	ldr	r3, [r7]
   3723c:	cmp	r3, #0
   37240:	beq	3738c <__read_chk@plt+0x30f08>
   37244:	ldr	ip, [pc, #440]	; 37404 <__read_chk@plt+0x30f80>
   37248:	mov	r5, #0
   3724c:	ldr	r8, [pc, #436]	; 37408 <__read_chk@plt+0x30f84>
   37250:	mov	r9, #1
   37254:	add	ip, pc, ip
   37258:	str	ip, [sp, #72]	; 0x48
   3725c:	add	r8, pc, r8
   37260:	b	37288 <__read_chk@plt+0x30e04>
   37264:	movw	r3, #25651	; 0x6433
   37268:	movt	r3, #7
   3726c:	and	r3, r2, r3
   37270:	cmp	r3, #0
   37274:	beq	373e0 <__read_chk@plt+0x30f5c>
   37278:	ldr	r3, [r8]
   3727c:	add	r5, r5, #1
   37280:	cmp	r3, r5
   37284:	bls	3738c <__read_chk@plt+0x30f08>
   37288:	ldr	r3, [r7, #4]
   3728c:	ldr	r4, [r3, r5, lsl #2]
   37290:	cmp	r4, #0
   37294:	beq	37278 <__read_chk@plt+0x30df4>
   37298:	ldr	r6, [r4]
   3729c:	sub	r3, r6, #1
   372a0:	cmp	r3, #19
   372a4:	bhi	373e0 <__read_chk@plt+0x30f5c>
   372a8:	lsl	r2, r9, r3
   372ac:	movw	r3, #39884	; 0x9bcc
   372b0:	movt	r3, #8
   372b4:	and	r3, r2, r3
   372b8:	cmp	r3, #0
   372bc:	beq	37264 <__read_chk@plt+0x30de0>
   372c0:	ldr	r1, [r4, #4]
   372c4:	add	r0, r4, #64	; 0x40
   372c8:	ldr	r3, [r4, #200]	; 0xc8
   372cc:	add	r5, r5, #1
   372d0:	ldr	r2, [r4, #8]
   372d4:	ldr	ip, [r4, #12]
   372d8:	str	r1, [sp, #56]	; 0x38
   372dc:	str	r2, [sp, #48]	; 0x30
   372e0:	str	r3, [sp, #52]	; 0x34
   372e4:	str	ip, [sp, #64]	; 0x40
   372e8:	bl	265d8 <__read_chk@plt+0x20154>
   372ec:	ldr	fp, [r4, #16]
   372f0:	mov	ip, r0
   372f4:	add	r0, r4, #104	; 0x68
   372f8:	str	ip, [sp, #60]	; 0x3c
   372fc:	bl	265d8 <__read_chk@plt+0x20154>
   37300:	ldr	ip, [sp, #60]	; 0x3c
   37304:	ldr	lr, [sp, #64]	; 0x40
   37308:	ldr	r1, [sp, #56]	; 0x38
   3730c:	str	ip, [sp, #24]
   37310:	ldr	r3, [sp, #52]	; 0x34
   37314:	ldr	r2, [sp, #48]	; 0x30
   37318:	ldr	ip, [sp, #72]	; 0x48
   3731c:	str	lr, [sp, #20]
   37320:	str	r1, [sp, #4]
   37324:	mov	r1, #1024	; 0x400
   37328:	str	r3, [sp, #8]
   3732c:	mov	r3, r1
   37330:	str	r2, [sp, #16]
   37334:	mov	r2, #1
   37338:	str	fp, [sp, #28]
   3733c:	str	ip, [sp]
   37340:	str	r6, [sp, #12]
   37344:	str	r0, [sp, #32]
   37348:	mov	r0, sl
   3734c:	ldr	ip, [r4, #24]
   37350:	str	ip, [sp, #36]	; 0x24
   37354:	ldr	ip, [r4, #28]
   37358:	str	ip, [sp, #40]	; 0x28
   3735c:	ldr	ip, [r4, #40]	; 0x28
   37360:	str	ip, [sp, #44]	; 0x2c
   37364:	bl	60b8 <__snprintf_chk@plt>
   37368:	mov	r0, sl
   3736c:	bl	6088 <strlen@plt>
   37370:	mov	r1, sl
   37374:	mov	r2, r0
   37378:	add	r0, sp, #84	; 0x54
   3737c:	bl	324d8 <__read_chk@plt+0x2c054>
   37380:	ldr	r3, [r8]
   37384:	cmp	r3, r5
   37388:	bhi	37288 <__read_chk@plt+0x30e04>
   3738c:	ldr	r1, [pc, #120]	; 3740c <__read_chk@plt+0x30f88>
   37390:	mov	r2, #1
   37394:	add	r0, sp, #84	; 0x54
   37398:	add	r1, pc, r1
   3739c:	add	r1, r1, #144	; 0x90
   373a0:	bl	324d8 <__read_chk@plt+0x2c054>
   373a4:	add	r0, sp, #84	; 0x54
   373a8:	bl	26838 <__read_chk@plt+0x203b4>
   373ac:	bl	49400 <__read_chk@plt+0x42f7c>
   373b0:	mov	r4, r0
   373b4:	add	r0, sp, #84	; 0x54
   373b8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   373bc:	ldr	ip, [sp, #76]	; 0x4c
   373c0:	ldr	r2, [sp, #1148]	; 0x47c
   373c4:	mov	r0, r4
   373c8:	ldr	r3, [ip]
   373cc:	cmp	r2, r3
   373d0:	bne	373f0 <__read_chk@plt+0x30f6c>
   373d4:	add	sp, sp, #1152	; 0x480
   373d8:	add	sp, sp, #4
   373dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   373e0:	ldr	r0, [pc, #40]	; 37410 <__read_chk@plt+0x30f8c>
   373e4:	mov	r1, r6
   373e8:	add	r0, pc, r0
   373ec:	bl	3dae8 <__read_chk@plt+0x37664>
   373f0:	bl	5d64 <__stack_chk_fail@plt>
   373f4:	andeq	r9, r8, ip, lsr #14
   373f8:	andeq	r0, r0, r8, asr #11
   373fc:	andeq	sl, r8, r8, asr r5
   37400:	strdeq	r2, [r5], -r4
   37404:	ldrdeq	r2, [r5], -r0
   37408:	andeq	sl, r8, ip, ror #9
   3740c:	andeq	r0, r5, r4, ror #29
   37410:	andeq	r1, r5, r4, ror pc
   37414:	ldr	r3, [pc, #804]	; 37740 <__read_chk@plt+0x312bc>
   37418:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3741c:	add	r3, pc, r3
   37420:	ldr	r9, [pc, #796]	; 37744 <__read_chk@plt+0x312c0>
   37424:	sub	sp, sp, #20
   37428:	ldr	ip, [r3]
   3742c:	mov	r4, r0
   37430:	add	r9, pc, r9
   37434:	cmp	ip, #0
   37438:	beq	37738 <__read_chk@plt+0x312b4>
   3743c:	ldr	r2, [r3, #4]
   37440:	mov	r3, #0
   37444:	mov	r6, r3
   37448:	mov	r5, #4
   3744c:	add	ip, r2, ip, lsl #2
   37450:	mov	lr, #3
   37454:	b	37460 <__read_chk@plt+0x30fdc>
   37458:	cmp	r2, ip
   3745c:	beq	374a8 <__read_chk@plt+0x31024>
   37460:	ldr	r1, [r2], #4
   37464:	cmp	r1, #0
   37468:	beq	37458 <__read_chk@plt+0x30fd4>
   3746c:	ldr	r0, [r4]
   37470:	add	r3, r3, #1
   37474:	cmp	r0, #16
   37478:	bne	37458 <__read_chk@plt+0x30fd4>
   3747c:	ldr	r0, [r1]
   37480:	cmp	r0, #20
   37484:	bne	37458 <__read_chk@plt+0x30fd4>
   37488:	ldr	r0, [r1, #304]	; 0x130
   3748c:	cmp	r0, r4
   37490:	streq	r6, [r1, #304]	; 0x130
   37494:	streq	r5, [r1]
   37498:	streq	lr, [r1, #12]
   3749c:	streq	lr, [r1, #16]
   374a0:	cmp	r2, ip
   374a4:	bne	37460 <__read_chk@plt+0x30fdc>
   374a8:	ldr	r2, [r4, #200]	; 0xc8
   374ac:	ldr	r1, [r4, #4]
   374b0:	cmp	r2, #0
   374b4:	beq	3772c <__read_chk@plt+0x312a8>
   374b8:	ldr	r0, [pc, #648]	; 37748 <__read_chk@plt+0x312c4>
   374bc:	add	r0, pc, r0
   374c0:	bl	401e0 <__read_chk@plt+0x39d5c>
   374c4:	ldr	r3, [r4]
   374c8:	cmp	r3, #16
   374cc:	beq	37600 <__read_chk@plt+0x3117c>
   374d0:	bl	371bc <__read_chk@plt+0x30d38>
   374d4:	ldr	r1, [r4, #4]
   374d8:	mov	r2, r0
   374dc:	mov	r5, r0
   374e0:	ldr	r0, [pc, #612]	; 3774c <__read_chk@plt+0x312c8>
   374e4:	add	r0, pc, r0
   374e8:	bl	402b0 <__read_chk@plt+0x39e2c>
   374ec:	mov	r0, r5
   374f0:	bl	55a8 <free@plt>
   374f4:	ldr	r0, [r4, #36]	; 0x24
   374f8:	cmn	r0, #1
   374fc:	beq	37508 <__read_chk@plt+0x31084>
   37500:	mov	r1, #2
   37504:	bl	5ef0 <shutdown@plt>
   37508:	mov	r0, r4
   3750c:	mov	r6, #0
   37510:	bl	36478 <__read_chk@plt+0x2fff4>
   37514:	add	r0, r4, #64	; 0x40
   37518:	bl	25fe8 <__read_chk@plt+0x1fb64>
   3751c:	add	r0, r4, #104	; 0x68
   37520:	bl	25fe8 <__read_chk@plt+0x1fb64>
   37524:	add	r0, r4, #144	; 0x90
   37528:	bl	25fe8 <__read_chk@plt+0x1fb64>
   3752c:	ldr	r0, [r4, #200]	; 0xc8
   37530:	bl	55a8 <free@plt>
   37534:	ldr	r0, [r4, #184]	; 0xb8
   37538:	str	r6, [r4, #200]	; 0xc8
   3753c:	bl	55a8 <free@plt>
   37540:	str	r6, [r4, #184]	; 0xb8
   37544:	ldr	r0, [r4, #192]	; 0xc0
   37548:	bl	55a8 <free@plt>
   3754c:	ldr	r5, [r4, #256]	; 0x100
   37550:	str	r6, [r4, #192]	; 0xc0
   37554:	cmp	r5, r6
   37558:	beq	375b8 <__read_chk@plt+0x31134>
   3755c:	ldr	r3, [r5, #12]
   37560:	mov	r0, r4
   37564:	cmp	r3, #0
   37568:	beq	37574 <__read_chk@plt+0x310f0>
   3756c:	ldr	r1, [r5, #16]
   37570:	blx	r3
   37574:	ldr	r3, [r5]
   37578:	mov	r0, r5
   3757c:	mov	r1, #20
   37580:	cmp	r3, #0
   37584:	ldrne	r2, [r5, #4]
   37588:	ldreq	r3, [r5, #4]
   3758c:	strne	r2, [r3, #4]
   37590:	streq	r3, [r4, #260]	; 0x104
   37594:	ldr	r3, [r5, #4]
   37598:	ldr	r2, [r5]
   3759c:	str	r2, [r3]
   375a0:	bl	7b7fc <__read_chk@plt+0x75378>
   375a4:	mov	r0, r5
   375a8:	bl	55a8 <free@plt>
   375ac:	ldr	r5, [r4, #256]	; 0x100
   375b0:	cmp	r5, #0
   375b4:	bne	3755c <__read_chk@plt+0x310d8>
   375b8:	ldr	r3, [r4, #276]	; 0x114
   375bc:	cmp	r3, #0
   375c0:	beq	375d8 <__read_chk@plt+0x31154>
   375c4:	ldr	r1, [r4, #272]	; 0x110
   375c8:	cmp	r1, #0
   375cc:	beq	375d8 <__read_chk@plt+0x31154>
   375d0:	ldr	r0, [r4, #4]
   375d4:	blx	r3
   375d8:	ldr	r3, [pc, #368]	; 37750 <__read_chk@plt+0x312cc>
   375dc:	mov	r1, #0
   375e0:	ldr	r2, [r4, #4]
   375e4:	mov	r0, r4
   375e8:	add	r3, pc, r3
   375ec:	ldr	r3, [r3, #4]
   375f0:	str	r1, [r3, r2, lsl #2]
   375f4:	add	sp, sp, #20
   375f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   375fc:	b	55a8 <free@plt>
   37600:	ldr	r7, [pc, #332]	; 37754 <__read_chk@plt+0x312d0>
   37604:	add	r7, pc, r7
   37608:	ldr	r3, [r7, #40]	; 0x28
   3760c:	cmp	r3, #0
   37610:	beq	374d0 <__read_chk@plt+0x3104c>
   37614:	ldr	ip, [pc, #316]	; 37758 <__read_chk@plt+0x312d4>
   37618:	mov	r5, #0
   3761c:	ldr	r3, [pc, #312]	; 3775c <__read_chk@plt+0x312d8>
   37620:	mov	r8, r7
   37624:	add	ip, pc, ip
   37628:	mov	r6, r5
   3762c:	add	r3, pc, r3
   37630:	mov	sl, r5
   37634:	str	r3, [sp, #12]
   37638:	b	3764c <__read_chk@plt+0x311c8>
   3763c:	ldr	r3, [r8, #40]	; 0x28
   37640:	add	r5, r5, #24
   37644:	cmp	r3, r6
   37648:	bls	374d0 <__read_chk@plt+0x3104c>
   3764c:	ldr	r3, [r7, #44]	; 0x2c
   37650:	add	r6, r6, #1
   37654:	add	r3, r3, r5
   37658:	ldr	r2, [r3, #20]
   3765c:	cmp	r2, r4
   37660:	bne	3763c <__read_chk@plt+0x311b8>
   37664:	mov	r0, ip
   37668:	ldr	r2, [r3, #8]
   3766c:	ldr	r1, [r4, #4]
   37670:	ldr	r3, [r3, #16]
   37674:	str	ip, [sp, #4]
   37678:	bl	401e0 <__read_chk@plt+0x39d5c>
   3767c:	ldr	r3, [pc, #220]	; 37760 <__read_chk@plt+0x312dc>
   37680:	mov	r1, #80	; 0x50
   37684:	ldr	fp, [r9, r3]
   37688:	ldr	r0, [fp]
   3768c:	bl	468e8 <__read_chk@plt+0x40464>
   37690:	ldr	r0, [fp]
   37694:	ldr	r1, [sp, #12]
   37698:	bl	46a00 <__read_chk@plt+0x4057c>
   3769c:	ldr	r0, [fp]
   376a0:	mov	r1, #0
   376a4:	bl	4691c <__read_chk@plt+0x40498>
   376a8:	ldr	r2, [r7, #44]	; 0x2c
   376ac:	ldr	r3, [fp]
   376b0:	add	r2, r2, r5
   376b4:	ldr	r0, [r2, #8]
   376b8:	str	r3, [sp, #8]
   376bc:	bl	336d8 <__read_chk@plt+0x2d254>
   376c0:	ldr	r3, [sp, #8]
   376c4:	mov	r1, r0
   376c8:	mov	r0, r3
   376cc:	bl	46a00 <__read_chk@plt+0x4057c>
   376d0:	ldr	r3, [r7, #44]	; 0x2c
   376d4:	ldr	r0, [fp]
   376d8:	add	r3, r3, r5
   376dc:	ldr	r1, [r3, #16]
   376e0:	bl	46958 <__read_chk@plt+0x404d4>
   376e4:	ldr	r0, [fp]
   376e8:	bl	46b24 <__read_chk@plt+0x406a0>
   376ec:	ldr	r3, [r7, #44]	; 0x2c
   376f0:	add	fp, r3, r5
   376f4:	str	sl, [fp, #16]
   376f8:	str	sl, [fp, #4]
   376fc:	ldr	r0, [r3, r5]
   37700:	str	r3, [sp, #8]
   37704:	bl	55a8 <free@plt>
   37708:	ldr	r3, [sp, #8]
   3770c:	str	sl, [r3, r5]
   37710:	ldr	r0, [fp, #8]
   37714:	bl	55a8 <free@plt>
   37718:	str	sl, [fp, #8]
   3771c:	str	sl, [fp, #12]
   37720:	str	sl, [fp, #20]
   37724:	ldr	ip, [sp, #4]
   37728:	b	3763c <__read_chk@plt+0x311b8>
   3772c:	ldr	r2, [pc, #48]	; 37764 <__read_chk@plt+0x312e0>
   37730:	add	r2, pc, r2
   37734:	b	374b8 <__read_chk@plt+0x31034>
   37738:	mov	r3, ip
   3773c:	b	374a8 <__read_chk@plt+0x31024>
   37740:	andeq	sl, r8, ip, lsr #6
   37744:	andeq	r9, r8, ip, asr #9
   37748:	ldrdeq	r1, [r5], -r0
   3774c:	andeq	r1, r5, ip, asr #29
   37750:	andeq	sl, r8, r0, ror #2
   37754:	andeq	sl, r8, r4, asr #2
   37758:	andeq	r1, r5, r4, lsr #27
   3775c:	andeq	r1, r5, ip, asr #27
   37760:	muleq	r0, ip, r6
   37764:	andeq	r1, r5, r8, asr ip
   37768:	push	{r4, r5, r6, lr}
   3776c:	ldr	r5, [pc, #60]	; 377b0 <__read_chk@plt+0x3132c>
   37770:	add	r5, pc, r5
   37774:	ldr	r3, [r5]
   37778:	cmp	r3, #0
   3777c:	popeq	{r4, r5, r6, pc}
   37780:	mov	r4, #0
   37784:	mov	r6, r5
   37788:	ldr	r3, [r5, #4]
   3778c:	ldr	r0, [r3, r4, lsl #2]
   37790:	add	r4, r4, #1
   37794:	cmp	r0, #0
   37798:	beq	377a0 <__read_chk@plt+0x3131c>
   3779c:	bl	37414 <__read_chk@plt+0x30f90>
   377a0:	ldr	r3, [r6]
   377a4:	cmp	r3, r4
   377a8:	bhi	37788 <__read_chk@plt+0x31304>
   377ac:	pop	{r4, r5, r6, pc}
   377b0:	ldrdeq	r9, [r8], -r8
   377b4:	push	{r4, r5, r6, r7, r8, lr}
   377b8:	ldr	r6, [pc, #132]	; 37844 <__read_chk@plt+0x313c0>
   377bc:	add	r6, pc, r6
   377c0:	ldr	r3, [r6]
   377c4:	cmp	r3, #0
   377c8:	popeq	{r4, r5, r6, r7, r8, pc}
   377cc:	mov	r4, #0
   377d0:	mov	r7, r6
   377d4:	mov	r8, #1
   377d8:	b	377e8 <__read_chk@plt+0x31364>
   377dc:	ldr	r3, [r7]
   377e0:	cmp	r3, r4
   377e4:	bls	37840 <__read_chk@plt+0x313bc>
   377e8:	ldr	r2, [r6, #4]
   377ec:	movw	r3, #1059	; 0x423
   377f0:	movt	r3, #6
   377f4:	ldr	r5, [r2, r4, lsl #2]
   377f8:	add	r4, r4, #1
   377fc:	cmp	r5, #0
   37800:	beq	377dc <__read_chk@plt+0x31358>
   37804:	ldr	r2, [r5]
   37808:	sub	r2, r2, #1
   3780c:	cmp	r2, #18
   37810:	lsl	r1, r8, r2
   37814:	and	r3, r1, r3
   37818:	bhi	377dc <__read_chk@plt+0x31358>
   3781c:	cmp	r3, #0
   37820:	beq	377dc <__read_chk@plt+0x31358>
   37824:	add	r0, r5, #36	; 0x24
   37828:	bl	3641c <__read_chk@plt+0x2ff98>
   3782c:	mov	r0, r5
   37830:	bl	37414 <__read_chk@plt+0x30f90>
   37834:	ldr	r3, [r7]
   37838:	cmp	r3, r4
   3783c:	bhi	377e8 <__read_chk@plt+0x31364>
   37840:	pop	{r4, r5, r6, r7, r8, pc}
   37844:	andeq	r9, r8, ip, lsl #31
   37848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3784c:	sub	sp, sp, #36	; 0x24
   37850:	ldr	lr, [pc, #1144]	; 37cd0 <__read_chk@plt+0x3184c>
   37854:	mov	r8, r0
   37858:	str	r1, [sp, #16]
   3785c:	mov	r6, r3
   37860:	add	lr, pc, lr
   37864:	ldr	ip, [pc, #1128]	; 37cd4 <__read_chk@plt+0x31850>
   37868:	str	r2, [sp, #20]
   3786c:	ldr	r1, [lr, #48]	; 0x30
   37870:	add	ip, pc, ip
   37874:	cmp	r1, #0
   37878:	beq	37a7c <__read_chk@plt+0x315f8>
   3787c:	bl	4daa4 <__read_chk@plt+0x47620>
   37880:	ldr	r7, [pc, #1104]	; 37cd8 <__read_chk@plt+0x31854>
   37884:	cmp	r6, #0
   37888:	add	r7, pc, r7
   3788c:	movne	r3, #0
   37890:	ldr	r5, [r7]
   37894:	strne	r3, [r6]
   37898:	cmp	r5, #0
   3789c:	mov	r9, r0
   378a0:	beq	37a10 <__read_chk@plt+0x3158c>
   378a4:	ldr	r3, [pc, #1072]	; 37cdc <__read_chk@plt+0x31858>
   378a8:	mov	fp, #0
   378ac:	ldr	sl, [pc, #1068]	; 37ce0 <__read_chk@plt+0x3185c>
   378b0:	add	r3, pc, r3
   378b4:	str	r3, [sp, #24]
   378b8:	ldr	r3, [pc, #1060]	; 37ce4 <__read_chk@plt+0x31860>
   378bc:	add	sl, pc, sl
   378c0:	add	sl, sl, #148	; 0x94
   378c4:	str	sl, [sp, #8]
   378c8:	add	r3, pc, r3
   378cc:	str	r3, [sp, #12]
   378d0:	ldr	r3, [pc, #1040]	; 37ce8 <__read_chk@plt+0x31864>
   378d4:	add	r3, pc, r3
   378d8:	str	r3, [sp, #28]
   378dc:	b	378fc <__read_chk@plt+0x31478>
   378e0:	ldr	r3, [pc, #1028]	; 37cec <__read_chk@plt+0x31868>
   378e4:	add	r3, pc, r3
   378e8:	cmp	r8, r3
   378ec:	beq	37a50 <__read_chk@plt+0x315cc>
   378f0:	add	fp, fp, #1
   378f4:	cmp	fp, r5
   378f8:	beq	37a10 <__read_chk@plt+0x3158c>
   378fc:	ldr	r3, [r7, #4]
   37900:	ldr	r4, [r3, fp, lsl #2]
   37904:	cmp	r4, #0
   37908:	beq	378f0 <__read_chk@plt+0x3146c>
   3790c:	ldr	r3, [r4, #60]	; 0x3c
   37910:	cmp	r3, #0
   37914:	bne	378e0 <__read_chk@plt+0x3145c>
   37918:	ldr	r3, [r4]
   3791c:	ldr	r3, [r8, r3, lsl #2]
   37920:	cmp	r3, #0
   37924:	beq	37988 <__read_chk@plt+0x31504>
   37928:	ldr	r0, [r4, #56]	; 0x38
   3792c:	cmp	r9, r0
   37930:	bge	37a2c <__read_chk@plt+0x315a8>
   37934:	cmp	r6, #0
   37938:	beq	37988 <__read_chk@plt+0x31504>
   3793c:	ldr	r2, [pc, #940]	; 37cf0 <__read_chk@plt+0x3186c>
   37940:	mov	r1, r9
   37944:	ldr	sl, [r4, #4]
   37948:	add	r2, pc, r2
   3794c:	str	r2, [sp, #4]
   37950:	bl	7d06c <__read_chk@plt+0x76be8>
   37954:	ldr	r2, [sp, #4]
   37958:	ldr	r1, [sp, #8]
   3795c:	mov	r3, r0
   37960:	mov	r0, r2
   37964:	mov	r2, sl
   37968:	bl	402b0 <__read_chk@plt+0x39e2c>
   3796c:	ldr	sl, [r6]
   37970:	ldr	r0, [r4, #56]	; 0x38
   37974:	mov	r1, r9
   37978:	cmp	sl, #0
   3797c:	bne	37a40 <__read_chk@plt+0x315bc>
   37980:	bl	7d06c <__read_chk@plt+0x76be8>
   37984:	str	r0, [r6]
   37988:	ldr	r3, [r4, #248]	; 0xf8
   3798c:	cmp	r3, #0
   37990:	beq	379dc <__read_chk@plt+0x31558>
   37994:	mov	r0, r4
   37998:	ldr	r1, [r4, #252]	; 0xfc
   3799c:	bl	414fc <__read_chk@plt+0x3b078>
   379a0:	cmp	r0, #0
   379a4:	beq	378f0 <__read_chk@plt+0x3146c>
   379a8:	ldr	r0, [sp, #12]
   379ac:	ldr	r1, [r4, #4]
   379b0:	bl	40248 <__read_chk@plt+0x39dc4>
   379b4:	ldr	r3, [r4, #248]	; 0xf8
   379b8:	ldr	r0, [r4, #4]
   379bc:	mov	r1, #0
   379c0:	blx	r3
   379c4:	ldr	r3, [r4, #248]	; 0xf8
   379c8:	cmp	r3, #0
   379cc:	bne	378f0 <__read_chk@plt+0x3146c>
   379d0:	ldr	r0, [sp, #28]
   379d4:	ldr	r1, [r4, #4]
   379d8:	bl	40248 <__read_chk@plt+0x39dc4>
   379dc:	mov	r0, r4
   379e0:	mov	r1, #1
   379e4:	bl	414fc <__read_chk@plt+0x3b078>
   379e8:	cmp	r0, #0
   379ec:	beq	378f0 <__read_chk@plt+0x3146c>
   379f0:	ldr	r0, [sp, #24]
   379f4:	add	fp, fp, #1
   379f8:	ldr	r1, [r4, #4]
   379fc:	bl	40248 <__read_chk@plt+0x39dc4>
   37a00:	mov	r0, r4
   37a04:	bl	37414 <__read_chk@plt+0x30f90>
   37a08:	cmp	fp, r5
   37a0c:	bne	378fc <__read_chk@plt+0x31478>
   37a10:	cmp	r6, #0
   37a14:	beq	37a24 <__read_chk@plt+0x315a0>
   37a18:	ldr	r2, [r6]
   37a1c:	cmp	r2, #0
   37a20:	bne	37a5c <__read_chk@plt+0x315d8>
   37a24:	add	sp, sp, #36	; 0x24
   37a28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37a2c:	mov	r0, r4
   37a30:	ldr	r1, [sp, #16]
   37a34:	ldr	r2, [sp, #20]
   37a38:	blx	r3
   37a3c:	b	37988 <__read_chk@plt+0x31504>
   37a40:	bl	7d06c <__read_chk@plt+0x76be8>
   37a44:	cmp	sl, r0
   37a48:	ble	37988 <__read_chk@plt+0x31504>
   37a4c:	b	37984 <__read_chk@plt+0x31500>
   37a50:	mov	r3, #0
   37a54:	str	r3, [r4, #60]	; 0x3c
   37a58:	b	37918 <__read_chk@plt+0x31494>
   37a5c:	ldr	r1, [pc, #656]	; 37cf4 <__read_chk@plt+0x31870>
   37a60:	ldr	r0, [pc, #656]	; 37cf8 <__read_chk@plt+0x31874>
   37a64:	add	r1, pc, r1
   37a68:	add	r0, pc, r0
   37a6c:	add	r1, r1, #148	; 0x94
   37a70:	add	sp, sp, #36	; 0x24
   37a74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37a78:	b	402b0 <__read_chk@plt+0x39e2c>
   37a7c:	ldr	r3, [pc, #632]	; 37cfc <__read_chk@plt+0x31878>
   37a80:	mov	r0, r1
   37a84:	ldr	r2, [pc, #628]	; 37d00 <__read_chk@plt+0x3187c>
   37a88:	add	r3, pc, r3
   37a8c:	add	r2, pc, r2
   37a90:	str	r0, [r1, r3]
   37a94:	str	r0, [r1, r2]
   37a98:	add	r1, r1, #4
   37a9c:	cmp	r1, #84	; 0x54
   37aa0:	bne	37a90 <__read_chk@plt+0x3160c>
   37aa4:	ldr	r1, [pc, #600]	; 37d04 <__read_chk@plt+0x31880>
   37aa8:	ldr	r1, [ip, r1]
   37aac:	ldr	r1, [r1]
   37ab0:	cmp	r1, #0
   37ab4:	bne	37c08 <__read_chk@plt+0x31784>
   37ab8:	ldr	r1, [pc, #584]	; 37d08 <__read_chk@plt+0x31884>
   37abc:	ldr	r1, [ip, r1]
   37ac0:	ldr	r1, [r1]
   37ac4:	cmp	r1, #0
   37ac8:	bne	37b60 <__read_chk@plt+0x316dc>
   37acc:	ldr	r1, [pc, #568]	; 37d0c <__read_chk@plt+0x31888>
   37ad0:	ldr	sl, [pc, #568]	; 37d10 <__read_chk@plt+0x3188c>
   37ad4:	add	r1, pc, r1
   37ad8:	ldr	r9, [pc, #564]	; 37d14 <__read_chk@plt+0x31890>
   37adc:	ldr	r7, [pc, #564]	; 37d18 <__read_chk@plt+0x31894>
   37ae0:	add	sl, pc, sl
   37ae4:	ldr	r5, [pc, #560]	; 37d1c <__read_chk@plt+0x31898>
   37ae8:	add	r9, pc, r9
   37aec:	ldr	r4, [pc, #556]	; 37d20 <__read_chk@plt+0x3189c>
   37af0:	add	r7, pc, r7
   37af4:	ldr	lr, [pc, #552]	; 37d24 <__read_chk@plt+0x318a0>
   37af8:	add	r5, pc, r5
   37afc:	ldr	ip, [pc, #548]	; 37d28 <__read_chk@plt+0x318a4>
   37b00:	add	r4, pc, r4
   37b04:	ldr	r0, [pc, #544]	; 37d2c <__read_chk@plt+0x318a8>
   37b08:	add	lr, pc, lr
   37b0c:	str	r1, [r3, #16]
   37b10:	add	ip, pc, ip
   37b14:	ldr	r1, [pc, #532]	; 37d30 <__read_chk@plt+0x318ac>
   37b18:	add	r0, pc, r0
   37b1c:	str	sl, [r3, #28]
   37b20:	add	r1, pc, r1
   37b24:	str	r9, [r3, #4]
   37b28:	str	r9, [r3, #8]
   37b2c:	str	r9, [r3, #24]
   37b30:	str	r7, [r3, #48]	; 0x30
   37b34:	str	r5, [r3, #52]	; 0x34
   37b38:	stmib	r2, {r4, lr}
   37b3c:	str	ip, [r2, #24]
   37b40:	str	r0, [r2, #16]
   37b44:	str	r0, [r2, #52]	; 0x34
   37b48:	str	r1, [r2, #48]	; 0x30
   37b4c:	ldr	r3, [pc, #480]	; 37d34 <__read_chk@plt+0x318b0>
   37b50:	mov	r2, #1
   37b54:	add	r3, pc, r3
   37b58:	str	r2, [r3, #48]	; 0x30
   37b5c:	b	3787c <__read_chk@plt+0x313f8>
   37b60:	ldr	ip, [pc, #464]	; 37d38 <__read_chk@plt+0x318b4>
   37b64:	ldr	r0, [pc, #464]	; 37d3c <__read_chk@plt+0x318b8>
   37b68:	ldr	r1, [pc, #464]	; 37d40 <__read_chk@plt+0x318bc>
   37b6c:	add	ip, pc, ip
   37b70:	ldr	r9, [pc, #460]	; 37d44 <__read_chk@plt+0x318c0>
   37b74:	add	r0, pc, r0
   37b78:	add	r1, pc, r1
   37b7c:	ldr	r7, [pc, #452]	; 37d48 <__read_chk@plt+0x318c4>
   37b80:	add	r9, pc, r9
   37b84:	ldr	r5, [pc, #448]	; 37d4c <__read_chk@plt+0x318c8>
   37b88:	ldr	r4, [pc, #448]	; 37d50 <__read_chk@plt+0x318cc>
   37b8c:	add	r7, pc, r7
   37b90:	ldr	lr, [pc, #444]	; 37d54 <__read_chk@plt+0x318d0>
   37b94:	add	r5, pc, r5
   37b98:	ldr	sl, [pc, #440]	; 37d58 <__read_chk@plt+0x318d4>
   37b9c:	add	r4, pc, r4
   37ba0:	str	ip, [r3, #16]
   37ba4:	add	lr, pc, lr
   37ba8:	ldr	ip, [pc, #428]	; 37d5c <__read_chk@plt+0x318d8>
   37bac:	add	sl, pc, sl
   37bb0:	str	r0, [r3, #28]
   37bb4:	str	r1, [r3, #4]
   37bb8:	add	ip, pc, ip
   37bbc:	ldr	r0, [pc, #412]	; 37d60 <__read_chk@plt+0x318dc>
   37bc0:	str	r1, [r3, #8]
   37bc4:	str	r1, [r3, #24]
   37bc8:	add	r0, pc, r0
   37bcc:	ldr	r1, [pc, #400]	; 37d64 <__read_chk@plt+0x318e0>
   37bd0:	str	r9, [r3, #32]
   37bd4:	ldr	r9, [pc, #396]	; 37d68 <__read_chk@plt+0x318e4>
   37bd8:	add	r1, pc, r1
   37bdc:	str	r7, [r3, #36]	; 0x24
   37be0:	add	r9, pc, r9
   37be4:	str	r5, [r3, #48]	; 0x30
   37be8:	str	r4, [r3, #52]	; 0x34
   37bec:	str	lr, [r2, #16]
   37bf0:	str	lr, [r2, #52]	; 0x34
   37bf4:	stmib	r2, {sl, ip}
   37bf8:	str	r0, [r2, #24]
   37bfc:	str	r1, [r2, #36]	; 0x24
   37c00:	str	r9, [r2, #48]	; 0x30
   37c04:	b	37b4c <__read_chk@plt+0x316c8>
   37c08:	ldr	r9, [pc, #348]	; 37d6c <__read_chk@plt+0x318e8>
   37c0c:	ldr	r7, [pc, #348]	; 37d70 <__read_chk@plt+0x318ec>
   37c10:	ldr	r5, [pc, #348]	; 37d74 <__read_chk@plt+0x318f0>
   37c14:	add	r9, pc, r9
   37c18:	ldr	r4, [pc, #344]	; 37d78 <__read_chk@plt+0x318f4>
   37c1c:	add	r7, pc, r7
   37c20:	add	r5, pc, r5
   37c24:	ldr	lr, [pc, #336]	; 37d7c <__read_chk@plt+0x318f8>
   37c28:	add	r4, pc, r4
   37c2c:	ldr	ip, [pc, #332]	; 37d80 <__read_chk@plt+0x318fc>
   37c30:	ldr	r0, [pc, #332]	; 37d84 <__read_chk@plt+0x31900>
   37c34:	add	lr, pc, lr
   37c38:	ldr	r1, [pc, #328]	; 37d88 <__read_chk@plt+0x31904>
   37c3c:	add	ip, pc, ip
   37c40:	ldr	sl, [pc, #324]	; 37d8c <__read_chk@plt+0x31908>
   37c44:	add	r0, pc, r0
   37c48:	str	r9, [r3, #16]
   37c4c:	add	r1, pc, r1
   37c50:	ldr	r9, [pc, #312]	; 37d90 <__read_chk@plt+0x3190c>
   37c54:	add	sl, pc, sl
   37c58:	str	r7, [r3, #28]
   37c5c:	str	r5, [r3, #8]
   37c60:	add	r9, pc, r9
   37c64:	ldr	r7, [pc, #296]	; 37d94 <__read_chk@plt+0x31910>
   37c68:	str	r5, [r3, #44]	; 0x2c
   37c6c:	str	r5, [r3, #72]	; 0x48
   37c70:	add	r7, pc, r7
   37c74:	str	r5, [r3, #76]	; 0x4c
   37c78:	str	r5, [r3, #4]
   37c7c:	str	r5, [r3, #24]
   37c80:	str	r5, [r3, #60]	; 0x3c
   37c84:	str	r4, [r3, #48]	; 0x30
   37c88:	ldr	r5, [pc, #264]	; 37d98 <__read_chk@plt+0x31914>
   37c8c:	ldr	r4, [pc, #264]	; 37d9c <__read_chk@plt+0x31918>
   37c90:	add	r5, pc, r5
   37c94:	str	lr, [r3, #52]	; 0x34
   37c98:	add	r4, pc, r4
   37c9c:	str	ip, [r3, #64]	; 0x40
   37ca0:	str	r0, [r2, #16]
   37ca4:	str	r0, [r2, #52]	; 0x34
   37ca8:	str	r1, [r2, #8]
   37cac:	str	r1, [r2, #44]	; 0x2c
   37cb0:	str	r1, [r2, #72]	; 0x48
   37cb4:	str	r1, [r2, #76]	; 0x4c
   37cb8:	str	sl, [r2, #4]
   37cbc:	str	r9, [r2, #24]
   37cc0:	str	r7, [r2, #48]	; 0x30
   37cc4:	str	r5, [r2, #60]	; 0x3c
   37cc8:	str	r4, [r2, #64]	; 0x40
   37ccc:	b	37b4c <__read_chk@plt+0x316c8>
   37cd0:	andeq	r9, r8, r8, ror #29
   37cd4:	andeq	r9, r8, ip, lsl #1
   37cd8:	andeq	r9, r8, r0, asr #29
   37cdc:	andeq	r1, r5, r4, asr #23
   37ce0:	andeq	r0, r5, r0, asr #19
   37ce4:	andeq	r1, r5, r0, ror fp
   37ce8:	andeq	r1, r5, r0, lsl #23
   37cec:	andeq	fp, r8, ip, lsl #24
   37cf0:	andeq	r1, r5, r8, asr #21
   37cf4:	andeq	r0, r5, r8, lsl r8
   37cf8:	andeq	r1, r5, ip, lsr #20
   37cfc:	andeq	fp, r8, r8, ror #20
   37d00:	andeq	fp, r8, r0, lsl sl
   37d04:	andeq	r0, r0, ip, ror #12
   37d08:	andeq	r0, r0, r8, lsl r6
   37d0c:			; <UNDEFINED> instruction: 0xffffb9f8
   37d10:			; <UNDEFINED> instruction: 0xffffd150
   37d14:			; <UNDEFINED> instruction: 0xffffb92c
   37d18:			; <UNDEFINED> instruction: 0xffffb8f4
   37d1c:			; <UNDEFINED> instruction: 0xffffce5c
   37d20:			; <UNDEFINED> instruction: 0xffffe99c
   37d24:			; <UNDEFINED> instruction: 0xffffdc14
   37d28:			; <UNDEFINED> instruction: 0xffffda6c
   37d2c:			; <UNDEFINED> instruction: 0xffffee9c
   37d30:			; <UNDEFINED> instruction: 0xffffc0d0
   37d34:	strdeq	r9, [r8], -r4
   37d38:			; <UNDEFINED> instruction: 0xffffb8e8
   37d3c:			; <UNDEFINED> instruction: 0xfffff26c
   37d40:			; <UNDEFINED> instruction: 0xffffb89c
   37d44:			; <UNDEFINED> instruction: 0xffffbc4c
   37d48:			; <UNDEFINED> instruction: 0xffffb890
   37d4c:			; <UNDEFINED> instruction: 0xffffb850
   37d50:			; <UNDEFINED> instruction: 0xffffcdb8
   37d54:			; <UNDEFINED> instruction: 0xffffee10
   37d58:			; <UNDEFINED> instruction: 0xffffe8f0
   37d5c:			; <UNDEFINED> instruction: 0xffffdb64
   37d60:			; <UNDEFINED> instruction: 0xffffd9b4
   37d64:			; <UNDEFINED> instruction: 0xffffc2cc
   37d68:			; <UNDEFINED> instruction: 0xffffc010
   37d6c:			; <UNDEFINED> instruction: 0xffffb8b8
   37d70:			; <UNDEFINED> instruction: 0xffffd014
   37d74:			; <UNDEFINED> instruction: 0xffffb7f4
   37d78:			; <UNDEFINED> instruction: 0xffffb7bc
   37d7c:			; <UNDEFINED> instruction: 0xffffcd20
   37d80:			; <UNDEFINED> instruction: 0xffffc4e8
   37d84:			; <UNDEFINED> instruction: 0xffffed70
   37d88:			; <UNDEFINED> instruction: 0xffffdad0
   37d8c:			; <UNDEFINED> instruction: 0xffffe848
   37d90:			; <UNDEFINED> instruction: 0xffffd91c
   37d94:			; <UNDEFINED> instruction: 0xffffbf80
   37d98:			; <UNDEFINED> instruction: 0xffffd6bc
   37d9c:			; <UNDEFINED> instruction: 0xffffb55c
   37da0:	push	{r4, r5, r6, lr}
   37da4:	mov	r6, r0
   37da8:	bl	35088 <__read_chk@plt+0x2ec04>
   37dac:	ldr	r4, [pc, #120]	; 37e2c <__read_chk@plt+0x319a8>
   37db0:	mov	r1, r6
   37db4:	add	r4, pc, r4
   37db8:	subs	r5, r0, #0
   37dbc:	beq	37e1c <__read_chk@plt+0x31998>
   37dc0:	ldr	r0, [pc, #104]	; 37e30 <__read_chk@plt+0x319ac>
   37dc4:	add	r0, pc, r0
   37dc8:	bl	40248 <__read_chk@plt+0x39dc4>
   37dcc:	ldr	r3, [pc, #96]	; 37e34 <__read_chk@plt+0x319b0>
   37dd0:	mov	r1, #90	; 0x5a
   37dd4:	ldr	r4, [r4, r3]
   37dd8:	ldr	r0, [r4]
   37ddc:	bl	468e8 <__read_chk@plt+0x40464>
   37de0:	ldr	r0, [r4]
   37de4:	ldr	r1, [r5, #236]	; 0xec
   37de8:	bl	46a00 <__read_chk@plt+0x4057c>
   37dec:	ldr	r0, [r4]
   37df0:	ldr	r1, [r5, #4]
   37df4:	bl	46958 <__read_chk@plt+0x404d4>
   37df8:	ldr	r0, [r4]
   37dfc:	ldr	r1, [r5, #212]	; 0xd4
   37e00:	bl	46958 <__read_chk@plt+0x404d4>
   37e04:	ldr	r0, [r4]
   37e08:	ldr	r1, [r5, #224]	; 0xe0
   37e0c:	bl	46958 <__read_chk@plt+0x404d4>
   37e10:	ldr	r0, [r4]
   37e14:	pop	{r4, r5, r6, lr}
   37e18:	b	46b24 <__read_chk@plt+0x406a0>
   37e1c:	ldr	r0, [pc, #20]	; 37e38 <__read_chk@plt+0x319b4>
   37e20:	pop	{r4, r5, r6, lr}
   37e24:	add	r0, pc, r0
   37e28:	b	40110 <__read_chk@plt+0x39c8c>
   37e2c:	andeq	r8, r8, r8, asr #22
   37e30:	andeq	r1, r5, ip, lsl r7
   37e34:	muleq	r0, ip, r6
   37e38:	muleq	r5, ip, r6
   37e3c:	push	{r4, r5, r6, r7, r8, lr}
   37e40:	mov	r6, r1
   37e44:	mov	r7, r0
   37e48:	mov	r5, r2
   37e4c:	bl	35088 <__read_chk@plt+0x2ec04>
   37e50:	ldr	r4, [pc, #108]	; 37ec4 <__read_chk@plt+0x31a40>
   37e54:	mov	r1, r7
   37e58:	add	r4, pc, r4
   37e5c:	subs	r8, r0, #0
   37e60:	beq	37eb4 <__read_chk@plt+0x31a30>
   37e64:	ldr	r0, [pc, #92]	; 37ec8 <__read_chk@plt+0x31a44>
   37e68:	mov	r2, r6
   37e6c:	mov	r3, r5
   37e70:	add	r0, pc, r0
   37e74:	bl	40248 <__read_chk@plt+0x39dc4>
   37e78:	ldr	r3, [pc, #76]	; 37ecc <__read_chk@plt+0x31a48>
   37e7c:	mov	r1, #98	; 0x62
   37e80:	ldr	r4, [r4, r3]
   37e84:	ldr	r0, [r4]
   37e88:	bl	468e8 <__read_chk@plt+0x40464>
   37e8c:	ldr	r1, [r8, #8]
   37e90:	ldr	r0, [r4]
   37e94:	bl	46958 <__read_chk@plt+0x404d4>
   37e98:	mov	r1, r6
   37e9c:	ldr	r0, [r4]
   37ea0:	bl	46a00 <__read_chk@plt+0x4057c>
   37ea4:	ldr	r0, [r4]
   37ea8:	mov	r1, r5
   37eac:	pop	{r4, r5, r6, r7, r8, lr}
   37eb0:	b	4691c <__read_chk@plt+0x40498>
   37eb4:	ldr	r0, [pc, #20]	; 37ed0 <__read_chk@plt+0x31a4c>
   37eb8:	pop	{r4, r5, r6, r7, r8, lr}
   37ebc:	add	r0, pc, r0
   37ec0:	b	40110 <__read_chk@plt+0x39c8c>
   37ec4:	andeq	r8, r8, r4, lsr #21
   37ec8:			; <UNDEFINED> instruction: 0x000516b8
   37ecc:	muleq	r0, ip, r6
   37ed0:	andeq	r1, r5, ip, lsr r6
   37ed4:	push	{r4, r5, r6, r7, r8, lr}
   37ed8:	mov	r7, r1
   37edc:	mov	r6, r2
   37ee0:	mov	r5, r3
   37ee4:	mov	r8, r0
   37ee8:	bl	35088 <__read_chk@plt+0x2ec04>
   37eec:	subs	r4, r0, #0
   37ef0:	beq	37f2c <__read_chk@plt+0x31aa8>
   37ef4:	mov	r0, #1
   37ef8:	mov	r1, #20
   37efc:	bl	4935c <__read_chk@plt+0x42ed8>
   37f00:	mov	r3, #0
   37f04:	str	r7, [r0, #8]
   37f08:	str	r6, [r0, #12]
   37f0c:	str	r5, [r0, #16]
   37f10:	str	r3, [r0]
   37f14:	ldr	r3, [r4, #260]	; 0x104
   37f18:	str	r3, [r0, #4]
   37f1c:	ldr	r3, [r4, #260]	; 0x104
   37f20:	str	r0, [r3]
   37f24:	str	r0, [r4, #260]	; 0x104
   37f28:	pop	{r4, r5, r6, r7, r8, pc}
   37f2c:	ldr	r0, [pc, #8]	; 37f3c <__read_chk@plt+0x31ab8>
   37f30:	mov	r1, r8
   37f34:	add	r0, pc, r0
   37f38:	bl	3dae8 <__read_chk@plt+0x37664>
   37f3c:	andeq	r1, r5, r8, lsl r6
   37f40:	push	{r4, r5, r6, lr}
   37f44:	mov	r5, r1
   37f48:	mov	r4, r2
   37f4c:	mov	r6, r0
   37f50:	bl	35088 <__read_chk@plt+0x2ec04>
   37f54:	cmp	r0, #0
   37f58:	strne	r5, [r0, #240]	; 0xf0
   37f5c:	strne	r4, [r0, #244]	; 0xf4
   37f60:	popne	{r4, r5, r6, pc}
   37f64:	ldr	r0, [pc, #12]	; 37f78 <__read_chk@plt+0x31af4>
   37f68:	mov	r1, r6
   37f6c:	pop	{r4, r5, r6, lr}
   37f70:	add	r0, pc, r0
   37f74:	b	40110 <__read_chk@plt+0x39c8c>
   37f78:	andeq	r1, r5, r0, lsl #12
   37f7c:	push	{r4, r5, r6, lr}
   37f80:	mov	r5, r1
   37f84:	mov	r4, r2
   37f88:	mov	r6, r0
   37f8c:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   37f90:	cmp	r0, #0
   37f94:	strne	r5, [r0, #248]	; 0xf8
   37f98:	strne	r4, [r0, #252]	; 0xfc
   37f9c:	popne	{r4, r5, r6, pc}
   37fa0:	ldr	r0, [pc, #12]	; 37fb4 <__read_chk@plt+0x31b30>
   37fa4:	mov	r1, r6
   37fa8:	pop	{r4, r5, r6, lr}
   37fac:	add	r0, pc, r0
   37fb0:	b	40110 <__read_chk@plt+0x39c8c>
   37fb4:	strdeq	r1, [r5], -r0
   37fb8:	push	{r4, lr}
   37fbc:	mov	r4, r0
   37fc0:	bl	34fb0 <__read_chk@plt+0x2eb2c>
   37fc4:	cmp	r0, #0
   37fc8:	movne	r2, #0
   37fcc:	strne	r2, [r0, #248]	; 0xf8
   37fd0:	strne	r2, [r0, #252]	; 0xfc
   37fd4:	popne	{r4, pc}
   37fd8:	ldr	r0, [pc, #12]	; 37fec <__read_chk@plt+0x31b68>
   37fdc:	mov	r1, r4
   37fe0:	pop	{r4, lr}
   37fe4:	add	r0, pc, r0
   37fe8:	b	40110 <__read_chk@plt+0x39c8c>
   37fec:	andeq	r1, r5, r0, ror #11
   37ff0:	push	{r4, r5, r6, r7, r8, lr}
   37ff4:	mov	r7, r1
   37ff8:	mov	r6, r2
   37ffc:	mov	r5, r3
   38000:	ldr	r4, [sp, #24]
   38004:	mov	r8, r0
   38008:	bl	35088 <__read_chk@plt+0x2ec04>
   3800c:	cmp	r0, #0
   38010:	strne	r7, [r0, #264]	; 0x108
   38014:	strne	r6, [r0, #268]	; 0x10c
   38018:	strne	r4, [r0, #272]	; 0x110
   3801c:	strne	r5, [r0, #276]	; 0x114
   38020:	popne	{r4, r5, r6, r7, r8, pc}
   38024:	ldr	r0, [pc, #12]	; 38038 <__read_chk@plt+0x31bb4>
   38028:	mov	r1, r8
   3802c:	pop	{r4, r5, r6, r7, r8, lr}
   38030:	add	r0, pc, r0
   38034:	b	40110 <__read_chk@plt+0x39c8c>
   38038:			; <UNDEFINED> instruction: 0x000515b8
   3803c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38040:	sub	sp, sp, #28
   38044:	mov	fp, r2
   38048:	mov	sl, r3
   3804c:	str	r1, [sp, #16]
   38050:	str	r0, [sp, #20]
   38054:	ldr	r9, [sp, #64]	; 0x40
   38058:	ldr	r8, [sp, #68]	; 0x44
   3805c:	ldr	r7, [sp, #72]	; 0x48
   38060:	ldr	r6, [sp, #76]	; 0x4c
   38064:	bl	35088 <__read_chk@plt+0x2ec04>
   38068:	ldr	r5, [pc, #140]	; 380fc <__read_chk@plt+0x31c78>
   3806c:	ldr	r1, [sp, #16]
   38070:	add	r5, pc, r5
   38074:	subs	r4, r0, #0
   38078:	beq	380ec <__read_chk@plt+0x31c68>
   3807c:	ldr	r3, [r4]
   38080:	cmp	r3, #10
   38084:	bne	380ec <__read_chk@plt+0x31c68>
   38088:	mov	r2, fp
   3808c:	mov	r3, sl
   38090:	str	r9, [sp]
   38094:	str	r8, [sp, #4]
   38098:	str	r7, [sp, #8]
   3809c:	bl	32cb4 <__read_chk@plt+0x2c830>
   380a0:	ldr	r3, [pc, #88]	; 38100 <__read_chk@plt+0x31c7c>
   380a4:	mov	r2, #4
   380a8:	str	r6, [r4, #216]	; 0xd8
   380ac:	str	r2, [r4]
   380b0:	mov	r1, #93	; 0x5d
   380b4:	str	r6, [r4, #212]	; 0xd4
   380b8:	ldr	r5, [r5, r3]
   380bc:	ldr	r0, [r5]
   380c0:	bl	468e8 <__read_chk@plt+0x40464>
   380c4:	ldr	r0, [r5]
   380c8:	ldr	r1, [r4, #8]
   380cc:	bl	46958 <__read_chk@plt+0x404d4>
   380d0:	ldr	r0, [r5]
   380d4:	ldr	r1, [r4, #212]	; 0xd4
   380d8:	bl	46958 <__read_chk@plt+0x404d4>
   380dc:	ldr	r0, [r5]
   380e0:	add	sp, sp, #28
   380e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   380e8:	b	46b24 <__read_chk@plt+0x406a0>
   380ec:	ldr	r0, [pc, #16]	; 38104 <__read_chk@plt+0x31c80>
   380f0:	ldr	r1, [sp, #20]
   380f4:	add	r0, pc, r0
   380f8:	bl	3dae8 <__read_chk@plt+0x37664>
   380fc:	andeq	r8, r8, ip, lsl #17
   38100:	muleq	r0, ip, r6
   38104:	andeq	r1, r5, r8, lsl r5
   38108:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3810c:	mov	r9, r1
   38110:	mov	sl, r0
   38114:	mov	r1, r0
   38118:	ldr	r0, [pc, #172]	; 381cc <__read_chk@plt+0x31d48>
   3811c:	sub	sp, sp, #24
   38120:	mov	r7, r2
   38124:	mov	r2, r9
   38128:	add	r0, pc, r0
   3812c:	mov	r6, r3
   38130:	bl	401e0 <__read_chk@plt+0x39d5c>
   38134:	ldr	r0, [pc, #148]	; 381d0 <__read_chk@plt+0x31d4c>
   38138:	mov	r5, #0
   3813c:	mov	r2, r7
   38140:	mov	r3, r6
   38144:	mvn	r8, #0
   38148:	add	r0, pc, r0
   3814c:	mov	r1, #2097152	; 0x200000
   38150:	str	r8, [sp]
   38154:	str	r1, [sp, #4]
   38158:	mov	r1, #32768	; 0x8000
   3815c:	str	r0, [sp, #16]
   38160:	str	r1, [sp, #8]
   38164:	mov	r1, #3
   38168:	str	r5, [sp, #12]
   3816c:	str	r5, [sp, #20]
   38170:	bl	350e4 <__read_chk@plt+0x2ec60>
   38174:	mov	r4, r0
   38178:	mov	r0, sl
   3817c:	bl	49400 <__read_chk@plt+0x42f7c>
   38180:	mov	ip, #1
   38184:	str	r9, [r4, #196]	; 0xc4
   38188:	mov	r1, r7
   3818c:	str	ip, [r4, #52]	; 0x34
   38190:	mov	r2, r6
   38194:	str	r5, [r4, #188]	; 0xbc
   38198:	mov	r3, r8
   3819c:	str	r0, [r4, #184]	; 0xb8
   381a0:	mov	r0, r4
   381a4:	stm	sp, {r5, ip}
   381a8:	str	r5, [sp, #8]
   381ac:	bl	32cb4 <__read_chk@plt+0x2c830>
   381b0:	ldr	r1, [pc, #28]	; 381d4 <__read_chk@plt+0x31d50>
   381b4:	mov	r0, r4
   381b8:	add	r1, pc, r1
   381bc:	bl	32e28 <__read_chk@plt+0x2c9a4>
   381c0:	mov	r0, r4
   381c4:	add	sp, sp, #24
   381c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   381cc:	andeq	r1, r5, r0, lsl r5
   381d0:	andeq	r1, r5, r0, lsl r5
   381d4:	andeq	r0, r5, r0, lsl r3
   381d8:	ldr	r3, [pc, #8]	; 381e8 <__read_chk@plt+0x31d64>
   381dc:	add	r3, pc, r3
   381e0:	str	r0, [r3, #12]
   381e4:	bx	lr
   381e8:	andeq	r9, r8, ip, ror #10
   381ec:	ldr	ip, [pc, #216]	; 382cc <__read_chk@plt+0x31e48>
   381f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   381f4:	add	ip, pc, ip
   381f8:	mov	r8, r2
   381fc:	ldr	r2, [r2]
   38200:	ldr	r9, [ip, #8]
   38204:	mov	r5, r0
   38208:	ldr	r0, [r0]
   3820c:	sub	sp, sp, #12
   38210:	cmp	r9, r2
   38214:	movlt	r9, r2
   38218:	mov	r6, r1
   3821c:	add	r7, r9, #32
   38220:	cmp	r0, #0
   38224:	ldr	fp, [sp, #48]	; 0x30
   38228:	lsr	r7, r7, #5
   3822c:	ldr	sl, [sp, #52]	; 0x34
   38230:	lsl	r4, r7, #2
   38234:	beq	38278 <__read_chk@plt+0x31df4>
   38238:	ldr	r2, [r3]
   3823c:	cmp	r4, r2
   38240:	bhi	38278 <__read_chk@plt+0x31df4>
   38244:	str	r9, [r8]
   38248:	mov	r1, #0
   3824c:	mov	r2, r4
   38250:	ldr	r0, [r5]
   38254:	bl	5944 <memset@plt>
   38258:	mov	r2, r4
   3825c:	ldr	r0, [r6]
   38260:	mov	r1, #0
   38264:	bl	5944 <memset@plt>
   38268:	cmp	sl, #0
   3826c:	beq	382ac <__read_chk@plt+0x31e28>
   38270:	add	sp, sp, #12
   38274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38278:	mov	r1, r7
   3827c:	mov	r2, #4
   38280:	str	r3, [sp, #4]
   38284:	bl	493d0 <__read_chk@plt+0x42f4c>
   38288:	mov	r1, r7
   3828c:	mov	r2, #4
   38290:	str	r0, [r5]
   38294:	ldr	r0, [r6]
   38298:	bl	493d0 <__read_chk@plt+0x42f4c>
   3829c:	str	r0, [r6]
   382a0:	ldr	r3, [sp, #4]
   382a4:	str	r4, [r3]
   382a8:	b	38244 <__read_chk@plt+0x31dc0>
   382ac:	ldr	r0, [pc, #28]	; 382d0 <__read_chk@plt+0x31e4c>
   382b0:	mov	r3, fp
   382b4:	ldr	r1, [r5]
   382b8:	ldr	r2, [r6]
   382bc:	add	r0, pc, r0
   382c0:	add	sp, sp, #12
   382c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   382c8:	b	37848 <__read_chk@plt+0x313c4>
   382cc:	andeq	r9, r8, r4, asr r5
   382d0:	andeq	fp, r8, r4, lsr r2
   382d4:	mov	r2, r1
   382d8:	mov	r1, r0
   382dc:	ldr	r0, [pc, #8]	; 382ec <__read_chk@plt+0x31e68>
   382e0:	mov	r3, #0
   382e4:	add	r0, pc, r0
   382e8:	b	37848 <__read_chk@plt+0x313c4>
   382ec:			; <UNDEFINED> instruction: 0x0008b1b8
   382f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   382f4:	sub	sp, sp, #52	; 0x34
   382f8:	ldr	r6, [pc, #1168]	; 38790 <__read_chk@plt+0x3230c>
   382fc:	ldr	r3, [pc, #1168]	; 38794 <__read_chk@plt+0x32310>
   38300:	add	r6, pc, r6
   38304:	ldr	r7, [pc, #1164]	; 38798 <__read_chk@plt+0x32314>
   38308:	ldr	r3, [r6, r3]
   3830c:	add	r7, pc, r7
   38310:	ldr	r2, [r7]
   38314:	str	r3, [sp, #20]
   38318:	ldr	r3, [r3]
   3831c:	cmp	r2, #0
   38320:	str	r3, [sp, #44]	; 0x2c
   38324:	beq	38420 <__read_chk@plt+0x31f9c>
   38328:	ldr	r1, [pc, #1132]	; 3879c <__read_chk@plt+0x32318>
   3832c:	mov	r4, #0
   38330:	ldr	r3, [pc, #1128]	; 387a0 <__read_chk@plt+0x3231c>
   38334:	add	r1, pc, r1
   38338:	ldr	r8, [pc, #1124]	; 387a4 <__read_chk@plt+0x32320>
   3833c:	add	r3, pc, r3
   38340:	str	r1, [sp, #32]
   38344:	str	r3, [sp, #36]	; 0x24
   38348:	add	r8, pc, r8
   3834c:	ldr	r1, [pc, #1108]	; 387a8 <__read_chk@plt+0x32324>
   38350:	ldr	r3, [pc, #1108]	; 387ac <__read_chk@plt+0x32328>
   38354:	add	r1, pc, r1
   38358:	str	r1, [sp, #28]
   3835c:	add	r3, pc, r3
   38360:	str	r3, [sp, #24]
   38364:	b	383dc <__read_chk@plt+0x31f58>
   38368:	cmp	r3, #8
   3836c:	cmpne	r3, #4
   38370:	bne	383c4 <__read_chk@plt+0x31f40>
   38374:	ldr	r3, [pc, #1076]	; 387b0 <__read_chk@plt+0x3232c>
   38378:	ldr	sl, [r6, r3]
   3837c:	ldr	r3, [sl]
   38380:	cmp	r3, #0
   38384:	beq	38394 <__read_chk@plt+0x31f10>
   38388:	ldr	r3, [r5, #20]
   3838c:	tst	r3, #3
   38390:	bne	38410 <__read_chk@plt+0x31f8c>
   38394:	ldr	r3, [r5, #12]
   38398:	cmp	r3, #1
   3839c:	bls	3843c <__read_chk@plt+0x31fb8>
   383a0:	ldr	r1, [sl]
   383a4:	cmp	r1, #0
   383a8:	beq	383c4 <__read_chk@plt+0x31f40>
   383ac:	ldr	r3, [r5, #20]
   383b0:	tst	r3, #4
   383b4:	bne	383c4 <__read_chk@plt+0x31f40>
   383b8:	ldr	r3, [r5, #204]	; 0xcc
   383bc:	cmp	r3, #0
   383c0:	bne	38548 <__read_chk@plt+0x320c4>
   383c4:	ldr	r3, [pc, #1000]	; 387b4 <__read_chk@plt+0x32330>
   383c8:	add	r4, r4, #1
   383cc:	add	r3, pc, r3
   383d0:	ldr	r3, [r3]
   383d4:	cmp	r3, r4
   383d8:	bls	38420 <__read_chk@plt+0x31f9c>
   383dc:	ldr	r3, [r7, #4]
   383e0:	ldr	r5, [r3, r4, lsl #2]
   383e4:	cmp	r5, #0
   383e8:	beq	383c4 <__read_chk@plt+0x31f40>
   383ec:	ldr	r3, [pc, #964]	; 387b8 <__read_chk@plt+0x32334>
   383f0:	ldr	r9, [r6, r3]
   383f4:	ldr	r3, [r9]
   383f8:	cmp	r3, #0
   383fc:	ldr	r3, [r5]
   38400:	bne	38368 <__read_chk@plt+0x31ee4>
   38404:	cmp	r3, #4
   38408:	bne	383c4 <__read_chk@plt+0x31f40>
   3840c:	b	38374 <__read_chk@plt+0x31ef0>
   38410:	ldr	r1, [r5, #4]
   38414:	mov	r0, r8
   38418:	bl	402b0 <__read_chk@plt+0x39e2c>
   3841c:	b	383c4 <__read_chk@plt+0x31f40>
   38420:	ldr	r1, [sp, #20]
   38424:	ldr	r2, [sp, #44]	; 0x2c
   38428:	ldr	r3, [r1]
   3842c:	cmp	r2, r3
   38430:	bne	38780 <__read_chk@plt+0x322fc>
   38434:	add	sp, sp, #52	; 0x34
   38438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3843c:	add	fp, r5, #64	; 0x40
   38440:	mov	r0, fp
   38444:	bl	265d8 <__read_chk@plt+0x20154>
   38448:	subs	r3, r0, #0
   3844c:	bne	3848c <__read_chk@plt+0x32008>
   38450:	ldr	r3, [r5, #12]
   38454:	cmp	r3, #1
   38458:	bne	383a0 <__read_chk@plt+0x31f1c>
   3845c:	ldr	r3, [r9]
   38460:	cmp	r3, #0
   38464:	bne	38784 <__read_chk@plt+0x32300>
   38468:	ldr	r3, [sl]
   3846c:	cmp	r3, #0
   38470:	beq	38480 <__read_chk@plt+0x31ffc>
   38474:	ldr	r3, [r5, #228]	; 0xe4
   38478:	cmp	r3, #1
   3847c:	beq	3863c <__read_chk@plt+0x321b8>
   38480:	mov	r0, r5
   38484:	bl	40ec4 <__read_chk@plt+0x3aa40>
   38488:	b	383a0 <__read_chk@plt+0x31f1c>
   3848c:	ldr	r2, [r5, #280]	; 0x118
   38490:	cmp	r2, #0
   38494:	bne	38674 <__read_chk@plt+0x321f0>
   38498:	ldr	r1, [sl]
   3849c:	cmp	r1, #0
   384a0:	beq	386d0 <__read_chk@plt+0x3224c>
   384a4:	ldr	r2, [r5, #204]	; 0xcc
   384a8:	ldr	r0, [r5, #208]	; 0xd0
   384ac:	cmp	r0, r2
   384b0:	movcc	r2, r0
   384b4:	cmp	r3, r2
   384b8:	movcs	r3, r2
   384bc:	cmp	r3, #0
   384c0:	beq	383a4 <__read_chk@plt+0x31f20>
   384c4:	ldr	r2, [pc, #752]	; 387bc <__read_chk@plt+0x32338>
   384c8:	ldr	r9, [r6, r2]
   384cc:	cmp	r1, #0
   384d0:	ldr	r0, [r9]
   384d4:	str	r3, [sp, #12]
   384d8:	moveq	r1, #23
   384dc:	movne	r1, #94	; 0x5e
   384e0:	bl	468e8 <__read_chk@plt+0x40464>
   384e4:	ldr	r1, [r5, #8]
   384e8:	ldr	r0, [r9]
   384ec:	bl	46958 <__read_chk@plt+0x404d4>
   384f0:	ldr	r2, [r9]
   384f4:	mov	r0, fp
   384f8:	str	r2, [sp, #16]
   384fc:	bl	26838 <__read_chk@plt+0x203b4>
   38500:	ldr	r3, [sp, #12]
   38504:	ldr	r2, [sp, #16]
   38508:	mov	r1, r0
   3850c:	mov	r0, r2
   38510:	mov	r2, r3
   38514:	bl	469c8 <__read_chk@plt+0x40544>
   38518:	ldr	r0, [r9]
   3851c:	bl	46b24 <__read_chk@plt+0x406a0>
   38520:	ldr	r3, [sp, #12]
   38524:	mov	r0, fp
   38528:	mov	r1, r3
   3852c:	bl	326a4 <__read_chk@plt+0x2c220>
   38530:	ldr	r2, [r5, #204]	; 0xcc
   38534:	ldr	r3, [sp, #12]
   38538:	ldr	r1, [sl]
   3853c:	rsb	r3, r3, r2
   38540:	str	r3, [r5, #204]	; 0xcc
   38544:	b	383a4 <__read_chk@plt+0x31f20>
   38548:	add	sl, r5, #144	; 0x90
   3854c:	mov	r0, sl
   38550:	bl	265d8 <__read_chk@plt+0x20154>
   38554:	subs	fp, r0, #0
   38558:	beq	383c4 <__read_chk@plt+0x31f40>
   3855c:	ldr	ip, [r5, #228]	; 0xe4
   38560:	cmp	ip, #1
   38564:	bne	383c4 <__read_chk@plt+0x31f40>
   38568:	ldr	r1, [r5, #4]
   3856c:	mov	r0, sl
   38570:	ldr	r9, [r5, #204]	; 0xcc
   38574:	str	ip, [sp, #12]
   38578:	str	r1, [sp, #16]
   3857c:	bl	265d8 <__read_chk@plt+0x20154>
   38580:	ldr	lr, [r5, #228]	; 0xe4
   38584:	mov	r2, r9
   38588:	ldr	r1, [sp, #16]
   3858c:	str	lr, [sp]
   38590:	mov	r3, r0
   38594:	ldr	r0, [sp, #32]
   38598:	bl	40248 <__read_chk@plt+0x39dc4>
   3859c:	ldr	r0, [pc, #536]	; 387bc <__read_chk@plt+0x32338>
   385a0:	ldr	r2, [r5, #208]	; 0xd0
   385a4:	mov	r1, #95	; 0x5f
   385a8:	ldr	r3, [r5, #204]	; 0xcc
   385ac:	ldr	r9, [r6, r0]
   385b0:	cmp	r2, r3
   385b4:	movcc	r3, r2
   385b8:	cmp	r3, fp
   385bc:	movcc	fp, r3
   385c0:	ldr	r0, [r9]
   385c4:	bl	468e8 <__read_chk@plt+0x40464>
   385c8:	ldr	r0, [r9]
   385cc:	ldr	r1, [r5, #8]
   385d0:	bl	46958 <__read_chk@plt+0x404d4>
   385d4:	ldr	ip, [sp, #12]
   385d8:	ldr	r0, [r9]
   385dc:	mov	r1, ip
   385e0:	bl	46958 <__read_chk@plt+0x404d4>
   385e4:	ldr	r3, [r9]
   385e8:	mov	r0, sl
   385ec:	str	r3, [sp, #12]
   385f0:	bl	26838 <__read_chk@plt+0x203b4>
   385f4:	ldr	r3, [sp, #12]
   385f8:	mov	r2, fp
   385fc:	mov	r1, r0
   38600:	mov	r0, r3
   38604:	bl	469c8 <__read_chk@plt+0x40544>
   38608:	ldr	r0, [r9]
   3860c:	bl	46b24 <__read_chk@plt+0x406a0>
   38610:	mov	r0, sl
   38614:	mov	r1, fp
   38618:	bl	326a4 <__read_chk@plt+0x2c220>
   3861c:	ldr	r3, [r5, #204]	; 0xcc
   38620:	mov	r2, fp
   38624:	ldr	r1, [r5, #4]
   38628:	rsb	fp, fp, r3
   3862c:	ldr	r0, [sp, #36]	; 0x24
   38630:	str	fp, [r5, #204]	; 0xcc
   38634:	bl	40248 <__read_chk@plt+0x39dc4>
   38638:	b	383c4 <__read_chk@plt+0x31f40>
   3863c:	ldr	r9, [r5, #32]
   38640:	add	fp, r5, #144	; 0x90
   38644:	cmn	r9, #1
   38648:	beq	386b8 <__read_chk@plt+0x32234>
   3864c:	mov	r0, fp
   38650:	ldr	fp, [r5, #4]
   38654:	bl	265d8 <__read_chk@plt+0x20154>
   38658:	mov	r2, r9
   3865c:	mov	r1, fp
   38660:	mov	r3, r0
   38664:	ldr	r0, [sp, #24]
   38668:	bl	40248 <__read_chk@plt+0x39dc4>
   3866c:	ldr	r1, [sl]
   38670:	b	383a4 <__read_chk@plt+0x31f20>
   38674:	mov	r0, fp
   38678:	add	r1, sp, #40	; 0x28
   3867c:	bl	3215c <__read_chk@plt+0x2bcd8>
   38680:	ldr	r3, [sp, #40]	; 0x28
   38684:	ldr	r2, [r5, #204]	; 0xcc
   38688:	cmp	r2, r3
   3868c:	mov	sl, r0
   38690:	bcc	386a0 <__read_chk@plt+0x3221c>
   38694:	ldr	r2, [r5, #208]	; 0xd0
   38698:	cmp	r3, r2
   3869c:	bls	3872c <__read_chk@plt+0x322a8>
   386a0:	ldr	r0, [sp, #28]
   386a4:	ldr	r1, [r5, #4]
   386a8:	bl	401e0 <__read_chk@plt+0x39d5c>
   386ac:	mov	r0, sl
   386b0:	bl	55a8 <free@plt>
   386b4:	b	383c4 <__read_chk@plt+0x31f40>
   386b8:	mov	r0, fp
   386bc:	bl	265d8 <__read_chk@plt+0x20154>
   386c0:	cmp	r0, #0
   386c4:	beq	38480 <__read_chk@plt+0x31ffc>
   386c8:	ldr	r9, [r5, #32]
   386cc:	b	3864c <__read_chk@plt+0x321c8>
   386d0:	ldr	r2, [pc, #228]	; 387bc <__read_chk@plt+0x32338>
   386d4:	ldr	r9, [r6, r2]
   386d8:	ldr	r0, [r9]
   386dc:	str	r3, [sp, #12]
   386e0:	bl	44010 <__read_chk@plt+0x3db8c>
   386e4:	ldr	r3, [sp, #12]
   386e8:	cmp	r0, #0
   386ec:	beq	38700 <__read_chk@plt+0x3227c>
   386f0:	cmp	r3, #1024	; 0x400
   386f4:	movhi	r3, #512	; 0x200
   386f8:	ldr	r1, [sl]
   386fc:	b	384cc <__read_chk@plt+0x32048>
   38700:	ldr	r0, [r9]
   38704:	str	r3, [sp, #12]
   38708:	bl	440c4 <__read_chk@plt+0x3dc40>
   3870c:	ldr	r3, [sp, #12]
   38710:	cmp	r3, r0, lsr #1
   38714:	bls	386f8 <__read_chk@plt+0x32274>
   38718:	ldr	r0, [r9]
   3871c:	bl	440c4 <__read_chk@plt+0x3dc40>
   38720:	ldr	r1, [sl]
   38724:	lsr	r3, r0, #1
   38728:	b	384bc <__read_chk@plt+0x32038>
   3872c:	ldr	r3, [pc, #136]	; 387bc <__read_chk@plt+0x32338>
   38730:	mov	r1, #94	; 0x5e
   38734:	ldr	r9, [r6, r3]
   38738:	ldr	r0, [r9]
   3873c:	bl	468e8 <__read_chk@plt+0x40464>
   38740:	ldr	r0, [r9]
   38744:	ldr	r1, [r5, #8]
   38748:	bl	46958 <__read_chk@plt+0x404d4>
   3874c:	ldr	r2, [sp, #40]	; 0x28
   38750:	ldr	r0, [r9]
   38754:	mov	r1, sl
   38758:	bl	469c8 <__read_chk@plt+0x40544>
   3875c:	ldr	r0, [r9]
   38760:	bl	46b24 <__read_chk@plt+0x406a0>
   38764:	ldr	r2, [r5, #204]	; 0xcc
   38768:	ldr	r3, [sp, #40]	; 0x28
   3876c:	mov	r0, sl
   38770:	rsb	r3, r3, r2
   38774:	str	r3, [r5, #204]	; 0xcc
   38778:	bl	55a8 <free@plt>
   3877c:	b	383c4 <__read_chk@plt+0x31f40>
   38780:	bl	5d64 <__stack_chk_fail@plt>
   38784:	ldr	r0, [pc, #52]	; 387c0 <__read_chk@plt+0x3233c>
   38788:	add	r0, pc, r0
   3878c:	bl	3dae8 <__read_chk@plt+0x37664>
   38790:	strdeq	r8, [r8], -ip
   38794:	andeq	r0, r0, r8, asr #11
   38798:	andeq	r9, r8, ip, lsr r4
   3879c:	strdeq	r1, [r5], -r0
   387a0:	andeq	r1, r5, ip, lsl #8
   387a4:	andeq	r1, r5, r0, lsr #6
   387a8:	andeq	r1, r5, r0, asr #6
   387ac:	muleq	r5, ip, r3
   387b0:	andeq	r0, r0, ip, ror #12
   387b4:	andeq	r9, r8, ip, ror r3
   387b8:	andeq	r0, r0, r8, lsl r6
   387bc:	muleq	r0, ip, r6
   387c0:	andeq	r0, r5, r8, lsr pc
   387c4:	ldr	r3, [pc, #1924]	; 38f50 <__read_chk@plt+0x32acc>
   387c8:	mov	ip, #0
   387cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   387d0:	add	r3, pc, r3
   387d4:	ldr	r4, [pc, #1912]	; 38f54 <__read_chk@plt+0x32ad0>
   387d8:	sub	sp, sp, #68	; 0x44
   387dc:	ldr	lr, [pc, #1908]	; 38f58 <__read_chk@plt+0x32ad4>
   387e0:	mov	r6, r0
   387e4:	add	r1, sp, #32
   387e8:	add	r0, r0, #64	; 0x40
   387ec:	ldr	r5, [r3, r4]
   387f0:	add	r2, sp, #44	; 0x2c
   387f4:	ldr	r4, [r5]
   387f8:	str	r4, [sp, #60]	; 0x3c
   387fc:	ldr	r3, [r3, lr]
   38800:	str	ip, [sp, #36]	; 0x24
   38804:	str	ip, [sp, #40]	; 0x28
   38808:	ldr	r7, [r3]
   3880c:	bl	2e4b4 <__read_chk@plt+0x28030>
   38810:	cmp	r0, #0
   38814:	bne	38de0 <__read_chk@plt+0x3295c>
   38818:	ldr	r3, [sp, #44]	; 0x2c
   3881c:	cmp	r3, #1
   38820:	bls	38e08 <__read_chk@plt+0x32984>
   38824:	ldr	r2, [sp, #32]
   38828:	sub	r3, r3, #2
   3882c:	add	r1, r2, #2
   38830:	ldrb	r4, [r2, #1]
   38834:	str	r3, [sp, #44]	; 0x2c
   38838:	str	r1, [sp, #32]
   3883c:	mov	r0, r4
   38840:	bl	43180 <__read_chk@plt+0x3ccfc>
   38844:	cmp	r0, #0
   38848:	bne	38978 <__read_chk@plt+0x324f4>
   3884c:	sub	r3, r4, #80	; 0x50
   38850:	cmp	r3, #17
   38854:	addls	pc, pc, r3, lsl #2
   38858:	b	3891c <__read_chk@plt+0x32498>
   3885c:	b	3899c <__read_chk@plt+0x32518>
   38860:	b	3891c <__read_chk@plt+0x32498>
   38864:	b	3891c <__read_chk@plt+0x32498>
   38868:	b	3891c <__read_chk@plt+0x32498>
   3886c:	b	3891c <__read_chk@plt+0x32498>
   38870:	b	3891c <__read_chk@plt+0x32498>
   38874:	b	3891c <__read_chk@plt+0x32498>
   38878:	b	3891c <__read_chk@plt+0x32498>
   3887c:	b	3891c <__read_chk@plt+0x32498>
   38880:	b	3891c <__read_chk@plt+0x32498>
   38884:	b	38a3c <__read_chk@plt+0x325b8>
   38888:	b	38ab0 <__read_chk@plt+0x3262c>
   3888c:	b	3891c <__read_chk@plt+0x32498>
   38890:	b	3891c <__read_chk@plt+0x32498>
   38894:	b	3891c <__read_chk@plt+0x32498>
   38898:	b	3891c <__read_chk@plt+0x32498>
   3889c:	b	3891c <__read_chk@plt+0x32498>
   388a0:	b	388a4 <__read_chk@plt+0x32420>
   388a4:	ldr	r3, [sp, #44]	; 0x2c
   388a8:	cmp	r3, #3
   388ac:	bls	3891c <__read_chk@plt+0x32498>
   388b0:	ldr	r3, [sp, #32]
   388b4:	ldr	r2, [pc, #1696]	; 38f5c <__read_chk@plt+0x32ad8>
   388b8:	ldrb	lr, [r3, #1]
   388bc:	add	r2, pc, r2
   388c0:	ldrb	r0, [r3]
   388c4:	ldr	ip, [r2]
   388c8:	ldrb	r1, [r3, #3]
   388cc:	lsl	lr, lr, #16
   388d0:	ldrb	r3, [r3, #2]
   388d4:	orr	lr, lr, r0, lsl #24
   388d8:	cmp	ip, #0
   388dc:	orr	lr, lr, r1
   388e0:	orr	lr, lr, r3, lsl #8
   388e4:	str	lr, [sp, #52]	; 0x34
   388e8:	beq	3891c <__read_chk@plt+0x32498>
   388ec:	ldr	r1, [r2, #4]
   388f0:	mov	r3, #0
   388f4:	sub	r1, r1, #4
   388f8:	ldr	r0, [r1, #4]!
   388fc:	cmp	r0, #0
   38900:	beq	38910 <__read_chk@plt+0x3248c>
   38904:	ldr	r2, [r0, #8]
   38908:	cmp	lr, r2
   3890c:	beq	38d9c <__read_chk@plt+0x32918>
   38910:	add	r3, r3, #1
   38914:	cmp	r3, ip
   38918:	bne	388f8 <__read_chk@plt+0x32474>
   3891c:	mov	r8, #0
   38920:	mov	r1, r4
   38924:	mov	r0, r7
   38928:	bl	44d08 <__read_chk@plt+0x3e884>
   3892c:	cmp	r0, #0
   38930:	bne	3894c <__read_chk@plt+0x324c8>
   38934:	mov	r0, r7
   38938:	ldr	r1, [sp, #32]
   3893c:	ldr	r2, [sp, #44]	; 0x2c
   38940:	bl	44bbc <__read_chk@plt+0x3e738>
   38944:	cmp	r0, #0
   38948:	beq	38d54 <__read_chk@plt+0x328d0>
   3894c:	bl	25854 <__read_chk@plt+0x1f3d0>
   38950:	ldr	r1, [pc, #1544]	; 38f60 <__read_chk@plt+0x32adc>
   38954:	mvn	r4, #0
   38958:	mov	r9, #0
   3895c:	add	r1, pc, r1
   38960:	add	r1, r1, #164	; 0xa4
   38964:	mov	r2, r0
   38968:	ldr	r0, [pc, #1524]	; 38f64 <__read_chk@plt+0x32ae0>
   3896c:	add	r0, pc, r0
   38970:	bl	4005c <__read_chk@plt+0x39bd8>
   38974:	b	38a00 <__read_chk@plt+0x3257c>
   38978:	ldr	r1, [pc, #1512]	; 38f68 <__read_chk@plt+0x32ae4>
   3897c:	mov	r3, r4
   38980:	ldr	r0, [pc, #1508]	; 38f6c <__read_chk@plt+0x32ae8>
   38984:	add	r1, pc, r1
   38988:	ldr	r2, [r6, #4]
   3898c:	add	r0, pc, r0
   38990:	add	r1, r1, #164	; 0xa4
   38994:	bl	402b0 <__read_chk@plt+0x39e2c>
   38998:	b	3884c <__read_chk@plt+0x323c8>
   3899c:	ldr	r0, [sp, #32]
   389a0:	ldr	r1, [sp, #44]	; 0x2c
   389a4:	bl	25dc0 <__read_chk@plt+0x1f93c>
   389a8:	subs	r8, r0, #0
   389ac:	beq	38dbc <__read_chk@plt+0x32938>
   389b0:	add	r1, sp, #36	; 0x24
   389b4:	mov	r2, #0
   389b8:	bl	2e644 <__read_chk@plt+0x281c0>
   389bc:	subs	r9, r0, #0
   389c0:	bne	38d70 <__read_chk@plt+0x328ec>
   389c4:	ldr	sl, [sp, #36]	; 0x24
   389c8:	ldr	r1, [pc, #1440]	; 38f70 <__read_chk@plt+0x32aec>
   389cc:	mov	r0, sl
   389d0:	add	r1, pc, r1
   389d4:	bl	61d8 <strcmp@plt>
   389d8:	subs	r1, r0, #0
   389dc:	beq	38b68 <__read_chk@plt+0x326e4>
   389e0:	ldr	r1, [pc, #1420]	; 38f74 <__read_chk@plt+0x32af0>
   389e4:	mov	r2, sl
   389e8:	ldr	r0, [pc, #1416]	; 38f78 <__read_chk@plt+0x32af4>
   389ec:	mvn	r4, #0
   389f0:	add	r1, pc, r1
   389f4:	add	r0, pc, r0
   389f8:	add	r1, r1, #164	; 0xa4
   389fc:	bl	4005c <__read_chk@plt+0x39bd8>
   38a00:	ldr	r0, [sp, #36]	; 0x24
   38a04:	bl	55a8 <free@plt>
   38a08:	ldr	r0, [sp, #40]	; 0x28
   38a0c:	bl	55a8 <free@plt>
   38a10:	mov	r0, r8
   38a14:	bl	25fe8 <__read_chk@plt+0x1fb64>
   38a18:	mov	r0, r9
   38a1c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   38a20:	mov	r0, r4
   38a24:	ldr	r2, [sp, #60]	; 0x3c
   38a28:	ldr	r3, [r5]
   38a2c:	cmp	r2, r3
   38a30:	bne	38f4c <__read_chk@plt+0x32ac8>
   38a34:	add	sp, sp, #68	; 0x44
   38a38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38a3c:	ldr	r0, [sp, #32]
   38a40:	ldr	r1, [sp, #44]	; 0x2c
   38a44:	bl	25dc0 <__read_chk@plt+0x1f93c>
   38a48:	subs	r8, r0, #0
   38a4c:	beq	38b20 <__read_chk@plt+0x3269c>
   38a50:	bl	25d50 <__read_chk@plt+0x1f8cc>
   38a54:	subs	r9, r0, #0
   38a58:	beq	38b20 <__read_chk@plt+0x3269c>
   38a5c:	mov	r0, r8
   38a60:	add	r1, sp, #36	; 0x24
   38a64:	mov	r2, #0
   38a68:	bl	2e644 <__read_chk@plt+0x281c0>
   38a6c:	cmp	r0, #0
   38a70:	bne	38a88 <__read_chk@plt+0x32604>
   38a74:	mov	r0, r8
   38a78:	add	r1, sp, #48	; 0x30
   38a7c:	bl	2e320 <__read_chk@plt+0x27e9c>
   38a80:	cmp	r0, #0
   38a84:	beq	38cb0 <__read_chk@plt+0x3282c>
   38a88:	bl	25854 <__read_chk@plt+0x1f3d0>
   38a8c:	ldr	r1, [pc, #1256]	; 38f7c <__read_chk@plt+0x32af8>
   38a90:	mvn	r4, #0
   38a94:	add	r1, pc, r1
   38a98:	add	r1, r1, #164	; 0xa4
   38a9c:	mov	r2, r0
   38aa0:	ldr	r0, [pc, #1240]	; 38f80 <__read_chk@plt+0x32afc>
   38aa4:	add	r0, pc, r0
   38aa8:	bl	4005c <__read_chk@plt+0x39bd8>
   38aac:	b	38a00 <__read_chk@plt+0x3257c>
   38ab0:	ldr	r0, [sp, #32]
   38ab4:	ldr	r1, [sp, #44]	; 0x2c
   38ab8:	bl	25dc0 <__read_chk@plt+0x1f93c>
   38abc:	subs	r8, r0, #0
   38ac0:	beq	38b44 <__read_chk@plt+0x326c0>
   38ac4:	bl	25d50 <__read_chk@plt+0x1f8cc>
   38ac8:	subs	r9, r0, #0
   38acc:	beq	38b44 <__read_chk@plt+0x326c0>
   38ad0:	mov	r0, r8
   38ad4:	add	r1, sp, #52	; 0x34
   38ad8:	bl	2e320 <__read_chk@plt+0x27e9c>
   38adc:	cmp	r0, #0
   38ae0:	bne	38af8 <__read_chk@plt+0x32674>
   38ae4:	mov	r0, r8
   38ae8:	add	r1, sp, #48	; 0x30
   38aec:	bl	2e320 <__read_chk@plt+0x27e9c>
   38af0:	cmp	r0, #0
   38af4:	beq	38c04 <__read_chk@plt+0x32780>
   38af8:	bl	25854 <__read_chk@plt+0x1f3d0>
   38afc:	ldr	r1, [pc, #1152]	; 38f84 <__read_chk@plt+0x32b00>
   38b00:	mvn	r4, #0
   38b04:	add	r1, pc, r1
   38b08:	add	r1, r1, #164	; 0xa4
   38b0c:	mov	r2, r0
   38b10:	ldr	r0, [pc, #1136]	; 38f88 <__read_chk@plt+0x32b04>
   38b14:	add	r0, pc, r0
   38b18:	bl	4005c <__read_chk@plt+0x39bd8>
   38b1c:	b	38a00 <__read_chk@plt+0x3257c>
   38b20:	ldr	r1, [pc, #1124]	; 38f8c <__read_chk@plt+0x32b08>
   38b24:	mvn	r4, #0
   38b28:	ldr	r0, [pc, #1120]	; 38f90 <__read_chk@plt+0x32b0c>
   38b2c:	mov	r9, #0
   38b30:	add	r1, pc, r1
   38b34:	add	r0, pc, r0
   38b38:	add	r1, r1, #164	; 0xa4
   38b3c:	bl	4005c <__read_chk@plt+0x39bd8>
   38b40:	b	38a00 <__read_chk@plt+0x3257c>
   38b44:	ldr	r1, [pc, #1096]	; 38f94 <__read_chk@plt+0x32b10>
   38b48:	mvn	r4, #0
   38b4c:	ldr	r0, [pc, #1092]	; 38f98 <__read_chk@plt+0x32b14>
   38b50:	mov	r9, #0
   38b54:	add	r1, pc, r1
   38b58:	add	r0, pc, r0
   38b5c:	add	r1, r1, #164	; 0xa4
   38b60:	bl	4005c <__read_chk@plt+0x39bd8>
   38b64:	b	38a00 <__read_chk@plt+0x3257c>
   38b68:	mov	r0, r8
   38b6c:	bl	2e3cc <__read_chk@plt+0x27f48>
   38b70:	subs	r9, r0, #0
   38b74:	bne	38bd4 <__read_chk@plt+0x32750>
   38b78:	mov	r2, r9
   38b7c:	mov	r0, r8
   38b80:	add	r1, sp, #40	; 0x28
   38b84:	bl	2e644 <__read_chk@plt+0x281c0>
   38b88:	subs	r9, r0, #0
   38b8c:	bne	38bd4 <__read_chk@plt+0x32750>
   38b90:	mov	r0, r8
   38b94:	add	r1, sp, #56	; 0x38
   38b98:	bl	2e320 <__read_chk@plt+0x27e9c>
   38b9c:	subs	r9, r0, #0
   38ba0:	bne	38bd4 <__read_chk@plt+0x32750>
   38ba4:	ldr	r3, [sp, #56]	; 0x38
   38ba8:	cmp	r3, #65536	; 0x10000
   38bac:	bcc	38ebc <__read_chk@plt+0x32a38>
   38bb0:	ldr	r1, [pc, #996]	; 38f9c <__read_chk@plt+0x32b18>
   38bb4:	mvn	r4, #0
   38bb8:	ldr	r0, [pc, #992]	; 38fa0 <__read_chk@plt+0x32b1c>
   38bbc:	add	r1, pc, r1
   38bc0:	ldr	r2, [sp, #40]	; 0x28
   38bc4:	add	r0, pc, r0
   38bc8:	add	r1, r1, #164	; 0xa4
   38bcc:	bl	4005c <__read_chk@plt+0x39bd8>
   38bd0:	b	38a00 <__read_chk@plt+0x3257c>
   38bd4:	mov	r0, r9
   38bd8:	mvn	r4, #0
   38bdc:	bl	25854 <__read_chk@plt+0x1f3d0>
   38be0:	ldr	r1, [pc, #956]	; 38fa4 <__read_chk@plt+0x32b20>
   38be4:	mov	r9, #0
   38be8:	add	r1, pc, r1
   38bec:	add	r1, r1, #164	; 0xa4
   38bf0:	mov	r2, r0
   38bf4:	ldr	r0, [pc, #940]	; 38fa8 <__read_chk@plt+0x32b24>
   38bf8:	add	r0, pc, r0
   38bfc:	bl	4005c <__read_chk@plt+0x39bd8>
   38c00:	b	38a00 <__read_chk@plt+0x3257c>
   38c04:	str	r0, [sp, #4]
   38c08:	mvn	r1, #0
   38c0c:	str	r0, [sp, #8]
   38c10:	mov	r2, r1
   38c14:	str	r0, [sp, #12]
   38c18:	mov	r0, #1
   38c1c:	ldr	ip, [pc, #904]	; 38fac <__read_chk@plt+0x32b28>
   38c20:	mov	r3, r1
   38c24:	str	r0, [sp, #20]
   38c28:	ldr	r0, [pc, #896]	; 38fb0 <__read_chk@plt+0x32b2c>
   38c2c:	add	ip, pc, ip
   38c30:	str	r1, [sp]
   38c34:	mov	r1, #20
   38c38:	str	ip, [sp, #16]
   38c3c:	add	r0, pc, r0
   38c40:	bl	350e4 <__read_chk@plt+0x2ec60>
   38c44:	ldr	r3, [sp, #48]	; 0x30
   38c48:	ldr	r1, [sp, #52]	; 0x34
   38c4c:	mov	sl, r0
   38c50:	mov	r0, r9
   38c54:	str	r6, [sl, #304]	; 0x130
   38c58:	str	r3, [sl, #312]	; 0x138
   38c5c:	str	r1, [sl, #8]
   38c60:	bl	2eadc <__read_chk@plt+0x28658>
   38c64:	cmp	r0, #0
   38c68:	bne	38c80 <__read_chk@plt+0x327fc>
   38c6c:	mov	r0, r9
   38c70:	ldr	r1, [sl, #4]
   38c74:	bl	2eadc <__read_chk@plt+0x28658>
   38c78:	cmp	r0, #0
   38c7c:	beq	38e28 <__read_chk@plt+0x329a4>
   38c80:	bl	25854 <__read_chk@plt+0x1f3d0>
   38c84:	ldr	r1, [pc, #808]	; 38fb4 <__read_chk@plt+0x32b30>
   38c88:	mvn	r4, #0
   38c8c:	add	r1, pc, r1
   38c90:	add	r1, r1, #164	; 0xa4
   38c94:	mov	r2, r0
   38c98:	ldr	r0, [pc, #792]	; 38fb8 <__read_chk@plt+0x32b34>
   38c9c:	add	r0, pc, r0
   38ca0:	bl	4005c <__read_chk@plt+0x39bd8>
   38ca4:	mov	r0, sl
   38ca8:	bl	37414 <__read_chk@plt+0x30f90>
   38cac:	b	38a00 <__read_chk@plt+0x3257c>
   38cb0:	ldr	ip, [sp, #36]	; 0x24
   38cb4:	mvn	r1, #0
   38cb8:	str	r0, [sp, #4]
   38cbc:	mov	r2, r1
   38cc0:	str	r0, [sp, #8]
   38cc4:	mov	r3, r1
   38cc8:	str	r0, [sp, #12]
   38ccc:	mov	r0, #1
   38cd0:	str	r0, [sp, #20]
   38cd4:	ldr	r0, [pc, #736]	; 38fbc <__read_chk@plt+0x32b38>
   38cd8:	str	r1, [sp]
   38cdc:	mov	r1, #20
   38ce0:	str	ip, [sp, #16]
   38ce4:	add	r0, pc, r0
   38ce8:	bl	350e4 <__read_chk@plt+0x2ec60>
   38cec:	ldr	r3, [sp, #48]	; 0x30
   38cf0:	ldr	r1, [sp, #36]	; 0x24
   38cf4:	mov	sl, r0
   38cf8:	mov	r0, r9
   38cfc:	str	r6, [sl, #304]	; 0x130
   38d00:	str	r3, [sl, #312]	; 0x138
   38d04:	bl	2ed04 <__read_chk@plt+0x28880>
   38d08:	cmp	r0, #0
   38d0c:	bne	38d24 <__read_chk@plt+0x328a0>
   38d10:	mov	r0, r9
   38d14:	ldr	r1, [sl, #4]
   38d18:	bl	2eadc <__read_chk@plt+0x28658>
   38d1c:	cmp	r0, #0
   38d20:	beq	38ea4 <__read_chk@plt+0x32a20>
   38d24:	bl	25854 <__read_chk@plt+0x1f3d0>
   38d28:	ldr	r1, [pc, #656]	; 38fc0 <__read_chk@plt+0x32b3c>
   38d2c:	mvn	r4, #0
   38d30:	add	r1, pc, r1
   38d34:	add	r1, r1, #164	; 0xa4
   38d38:	mov	r2, r0
   38d3c:	ldr	r0, [pc, #640]	; 38fc4 <__read_chk@plt+0x32b40>
   38d40:	add	r0, pc, r0
   38d44:	bl	4005c <__read_chk@plt+0x39bd8>
   38d48:	mov	r0, sl
   38d4c:	bl	37414 <__read_chk@plt+0x30f90>
   38d50:	b	38a00 <__read_chk@plt+0x3257c>
   38d54:	mov	r0, r7
   38d58:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   38d5c:	cmp	r0, #0
   38d60:	moveq	r4, r0
   38d64:	moveq	r9, r4
   38d68:	beq	38a00 <__read_chk@plt+0x3257c>
   38d6c:	b	3894c <__read_chk@plt+0x324c8>
   38d70:	bl	25854 <__read_chk@plt+0x1f3d0>
   38d74:	ldr	r1, [pc, #588]	; 38fc8 <__read_chk@plt+0x32b44>
   38d78:	mvn	r4, #0
   38d7c:	mov	r9, #0
   38d80:	add	r1, pc, r1
   38d84:	add	r1, r1, #164	; 0xa4
   38d88:	mov	r2, r0
   38d8c:	ldr	r0, [pc, #568]	; 38fcc <__read_chk@plt+0x32b48>
   38d90:	add	r0, pc, r0
   38d94:	bl	4005c <__read_chk@plt+0x39bd8>
   38d98:	b	38a00 <__read_chk@plt+0x3257c>
   38d9c:	ldr	r3, [r0, #20]
   38da0:	ands	r8, r3, #2
   38da4:	orreq	r3, r3, #1
   38da8:	streq	r3, [r0, #20]
   38dac:	beq	38920 <__read_chk@plt+0x3249c>
   38db0:	mov	r8, #0
   38db4:	bl	37414 <__read_chk@plt+0x30f90>
   38db8:	b	38920 <__read_chk@plt+0x3249c>
   38dbc:	ldr	r1, [pc, #524]	; 38fd0 <__read_chk@plt+0x32b4c>
   38dc0:	mvn	r4, #0
   38dc4:	ldr	r0, [pc, #520]	; 38fd4 <__read_chk@plt+0x32b50>
   38dc8:	mov	r9, r8
   38dcc:	add	r1, pc, r1
   38dd0:	add	r0, pc, r0
   38dd4:	add	r1, r1, #164	; 0xa4
   38dd8:	bl	4005c <__read_chk@plt+0x39bd8>
   38ddc:	b	38a00 <__read_chk@plt+0x3257c>
   38de0:	bl	25854 <__read_chk@plt+0x1f3d0>
   38de4:	ldr	r1, [pc, #492]	; 38fd8 <__read_chk@plt+0x32b54>
   38de8:	add	r1, pc, r1
   38dec:	add	r1, r1, #164	; 0xa4
   38df0:	mov	r2, r0
   38df4:	ldr	r0, [pc, #480]	; 38fdc <__read_chk@plt+0x32b58>
   38df8:	add	r0, pc, r0
   38dfc:	bl	4005c <__read_chk@plt+0x39bd8>
   38e00:	mvn	r0, #0
   38e04:	b	38a24 <__read_chk@plt+0x325a0>
   38e08:	ldr	r1, [pc, #464]	; 38fe0 <__read_chk@plt+0x32b5c>
   38e0c:	ldr	r0, [pc, #464]	; 38fe4 <__read_chk@plt+0x32b60>
   38e10:	add	r1, pc, r1
   38e14:	add	r0, pc, r0
   38e18:	add	r1, r1, #164	; 0xa4
   38e1c:	bl	4005c <__read_chk@plt+0x39bd8>
   38e20:	mvn	r0, #0
   38e24:	b	38a24 <__read_chk@plt+0x325a0>
   38e28:	mov	r0, r9
   38e2c:	mov	r1, r8
   38e30:	bl	2e8ac <__read_chk@plt+0x28428>
   38e34:	cmp	r0, #0
   38e38:	bne	38c80 <__read_chk@plt+0x327fc>
   38e3c:	mov	r1, r4
   38e40:	mov	r0, r7
   38e44:	bl	44d08 <__read_chk@plt+0x3e884>
   38e48:	cmp	r0, #0
   38e4c:	bne	38e64 <__read_chk@plt+0x329e0>
   38e50:	mov	r0, r7
   38e54:	mov	r1, r9
   38e58:	bl	44bc8 <__read_chk@plt+0x3e744>
   38e5c:	cmp	r0, #0
   38e60:	beq	38e8c <__read_chk@plt+0x32a08>
   38e64:	bl	25854 <__read_chk@plt+0x1f3d0>
   38e68:	ldr	r1, [pc, #376]	; 38fe8 <__read_chk@plt+0x32b64>
   38e6c:	mvn	r4, #0
   38e70:	add	r1, pc, r1
   38e74:	add	r1, r1, #164	; 0xa4
   38e78:	mov	r2, r0
   38e7c:	ldr	r0, [pc, #360]	; 38fec <__read_chk@plt+0x32b68>
   38e80:	add	r0, pc, r0
   38e84:	bl	4005c <__read_chk@plt+0x39bd8>
   38e88:	b	38a00 <__read_chk@plt+0x3257c>
   38e8c:	mov	r0, r7
   38e90:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   38e94:	cmp	r0, #0
   38e98:	moveq	r4, r0
   38e9c:	beq	38a00 <__read_chk@plt+0x3257c>
   38ea0:	b	38e64 <__read_chk@plt+0x329e0>
   38ea4:	mov	r0, r9
   38ea8:	mov	r1, r8
   38eac:	bl	2e8ac <__read_chk@plt+0x28428>
   38eb0:	cmp	r0, #0
   38eb4:	beq	38e3c <__read_chk@plt+0x329b8>
   38eb8:	b	38d24 <__read_chk@plt+0x328a0>
   38ebc:	ldr	sl, [pc, #300]	; 38ff0 <__read_chk@plt+0x32b6c>
   38ec0:	mov	r1, #1
   38ec4:	add	sl, pc, sl
   38ec8:	ldr	r0, [sl, #40]	; 0x28
   38ecc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   38ed0:	ldr	fp, [sl, #44]	; 0x2c
   38ed4:	mov	r2, #24
   38ed8:	mov	r1, r0
   38edc:	mov	r0, fp
   38ee0:	bl	493d0 <__read_chk@plt+0x42f4c>
   38ee4:	ldr	fp, [sl, #40]	; 0x28
   38ee8:	mov	r1, #1
   38eec:	mov	r2, r0
   38ef0:	str	r0, [sl, #44]	; 0x2c
   38ef4:	mov	r0, fp
   38ef8:	str	r2, [sp, #28]
   38efc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   38f00:	add	fp, fp, fp, lsl #1
   38f04:	lsl	fp, fp, #3
   38f08:	str	r0, [sl, #40]	; 0x28
   38f0c:	ldr	r0, [pc, #224]	; 38ff4 <__read_chk@plt+0x32b70>
   38f10:	add	r0, pc, r0
   38f14:	bl	49400 <__read_chk@plt+0x42f7c>
   38f18:	ldr	r2, [sp, #28]
   38f1c:	ldr	r3, [sl, #44]	; 0x2c
   38f20:	mvn	r1, #0
   38f24:	add	r3, r3, fp
   38f28:	str	r0, [r2, fp]
   38f2c:	ldr	r0, [sp, #40]	; 0x28
   38f30:	ldr	r2, [sp, #56]	; 0x38
   38f34:	str	r6, [r3, #20]
   38f38:	str	r1, [r3, #4]
   38f3c:	str	r0, [r3, #8]
   38f40:	str	r9, [sp, #40]	; 0x28
   38f44:	str	r2, [r3, #16]
   38f48:	b	38920 <__read_chk@plt+0x3249c>
   38f4c:	bl	5d64 <__stack_chk_fail@plt>
   38f50:	andeq	r8, r8, ip, lsr #2
   38f54:	andeq	r0, r0, r8, asr #11
   38f58:	muleq	r0, ip, r6
   38f5c:	andeq	r8, r8, ip, lsl #29
   38f60:	andeq	pc, r4, r0, lsr #18
   38f64:	andeq	r0, r5, r4, lsl #30
   38f68:	strdeq	pc, [r4], -r8
   38f6c:	andeq	r0, r5, ip, lsl #28
   38f70:	andeq	r0, r5, r4, asr #28
   38f74:	andeq	pc, r4, ip, lsl #17
   38f78:	andeq	r0, r5, r0, lsr lr
   38f7c:	andeq	pc, r4, r8, ror #15
   38f80:	andeq	r0, r5, r4, lsr #26
   38f84:	andeq	pc, r4, r8, ror r7	; <UNPREDICTABLE>
   38f88:			; <UNDEFINED> instruction: 0x00050cb4
   38f8c:	andeq	pc, r4, ip, asr #14
   38f90:	andeq	r0, r5, r8, lsl #25
   38f94:	andeq	pc, r4, r8, lsr #14
   38f98:	andeq	r0, r5, r4, ror #24
   38f9c:	andeq	pc, r4, r0, asr #13
   38fa0:	andeq	r0, r5, ip, ror ip
   38fa4:	muleq	r4, r4, r6
   38fa8:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   38fac:	ldrdeq	r0, [r5], -r4
   38fb0:	andeq	r0, r5, r0, lsr #23
   38fb4:	strdeq	pc, [r4], -r0
   38fb8:	andeq	r0, r5, ip, asr #22
   38fbc:	strdeq	r0, [r5], -r8
   38fc0:	andeq	pc, r4, ip, asr #10
   38fc4:	andeq	r0, r5, r8, lsr #21
   38fc8:	strdeq	pc, [r4], -ip
   38fcc:	andeq	r0, r5, r8, lsr sl
   38fd0:			; <UNDEFINED> instruction: 0x0004f4b0
   38fd4:	andeq	r0, r5, ip, ror #19
   38fd8:	muleq	r4, r4, r4
   38fdc:	andeq	r0, r5, r0, ror r9
   38fe0:	andeq	pc, r4, ip, ror #8
   38fe4:	andeq	r0, r5, r0, ror r9
   38fe8:	andeq	pc, r4, ip, lsl #8
   38fec:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   38ff0:	andeq	r8, r8, r4, lsl #17
   38ff4:	andeq	r0, r5, r8, asr r9
   38ff8:	ldr	r2, [pc, #572]	; 3923c <__read_chk@plt+0x32db8>
   38ffc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39000:	subs	r5, r0, #0
   39004:	ldr	r0, [pc, #564]	; 39240 <__read_chk@plt+0x32dbc>
   39008:	add	r2, pc, r2
   3900c:	ldr	ip, [pc, #560]	; 39244 <__read_chk@plt+0x32dc0>
   39010:	sub	sp, sp, #8
   39014:	mov	r6, r1
   39018:	ldr	r4, [r2, r0]
   3901c:	ldr	r3, [r4]
   39020:	str	r3, [sp, #4]
   39024:	ldr	r2, [r2, ip]
   39028:	ldr	r7, [r2]
   3902c:	beq	3903c <__read_chk@plt+0x32bb8>
   39030:	ldr	r3, [r5]
   39034:	cmp	r3, #20
   39038:	beq	39058 <__read_chk@plt+0x32bd4>
   3903c:	mov	r0, #0
   39040:	ldr	r2, [sp, #4]
   39044:	ldr	r3, [r4]
   39048:	cmp	r2, r3
   3904c:	bne	39238 <__read_chk@plt+0x32db4>
   39050:	add	sp, sp, #8
   39054:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39058:	ldr	r8, [r5, #304]	; 0x130
   3905c:	cmp	r8, #0
   39060:	beq	391f4 <__read_chk@plt+0x32d70>
   39064:	sub	r3, r1, #91	; 0x5b
   39068:	cmp	r3, #9
   3906c:	bhi	39110 <__read_chk@plt+0x32c8c>
   39070:	bl	25d50 <__read_chk@plt+0x1f8cc>
   39074:	subs	r9, r0, #0
   39078:	beq	391fc <__read_chk@plt+0x32d78>
   3907c:	mov	r0, r7
   39080:	mov	r1, sp
   39084:	bl	44cd8 <__read_chk@plt+0x3e854>
   39088:	subs	r7, r0, #0
   3908c:	beq	3921c <__read_chk@plt+0x32d98>
   39090:	mov	r0, r9
   39094:	mov	r1, #0
   39098:	bl	2ebdc <__read_chk@plt+0x28758>
   3909c:	cmp	r0, #0
   390a0:	bne	390bc <__read_chk@plt+0x32c38>
   390a4:	uxtb	sl, r6
   390a8:	mov	r0, r9
   390ac:	mov	r1, sl
   390b0:	bl	2ebdc <__read_chk@plt+0x28758>
   390b4:	cmp	r0, #0
   390b8:	beq	39174 <__read_chk@plt+0x32cf0>
   390bc:	bl	25854 <__read_chk@plt+0x1f3d0>
   390c0:	ldr	r1, [pc, #384]	; 39248 <__read_chk@plt+0x32dc4>
   390c4:	add	r1, pc, r1
   390c8:	add	r1, r1, #192	; 0xc0
   390cc:	mov	r2, r0
   390d0:	ldr	r0, [pc, #372]	; 3924c <__read_chk@plt+0x32dc8>
   390d4:	add	r0, pc, r0
   390d8:	bl	4005c <__read_chk@plt+0x39bd8>
   390dc:	cmp	r6, #91	; 0x5b
   390e0:	beq	39138 <__read_chk@plt+0x32cb4>
   390e4:	cmp	r6, #97	; 0x61
   390e8:	bne	39100 <__read_chk@plt+0x32c7c>
   390ec:	ldr	r3, [r5, #20]
   390f0:	tst	r3, #1
   390f4:	orreq	r3, r3, #2
   390f8:	streq	r3, [r5, #20]
   390fc:	bne	391e8 <__read_chk@plt+0x32d64>
   39100:	mov	r0, r9
   39104:	bl	25fe8 <__read_chk@plt+0x1fb64>
   39108:	mov	r0, #1
   3910c:	b	39040 <__read_chk@plt+0x32bbc>
   39110:	ldr	r1, [pc, #312]	; 39250 <__read_chk@plt+0x32dcc>
   39114:	mov	r3, r6
   39118:	ldr	r0, [pc, #308]	; 39254 <__read_chk@plt+0x32dd0>
   3911c:	add	r1, pc, r1
   39120:	ldr	r2, [r5, #4]
   39124:	add	r0, pc, r0
   39128:	add	r1, r1, #192	; 0xc0
   3912c:	bl	40248 <__read_chk@plt+0x39dc4>
   39130:	mov	r0, #0
   39134:	b	39040 <__read_chk@plt+0x32bbc>
   39138:	cmp	r7, #0
   3913c:	beq	39100 <__read_chk@plt+0x32c7c>
   39140:	ldr	r3, [sp]
   39144:	cmp	r3, #4
   39148:	bls	39100 <__read_chk@plt+0x32c7c>
   3914c:	ldrb	r3, [r7, #1]
   39150:	ldrb	r0, [r7]
   39154:	ldrb	r1, [r7, #3]
   39158:	ldrb	r2, [r7, #2]
   3915c:	lsl	r3, r3, #16
   39160:	orr	r3, r3, r0, lsl #24
   39164:	orr	r3, r3, r1
   39168:	orr	r3, r3, r2, lsl #8
   3916c:	str	r3, [r5, #8]
   39170:	b	39100 <__read_chk@plt+0x32c7c>
   39174:	mov	r0, r9
   39178:	ldr	r1, [r5, #312]	; 0x138
   3917c:	bl	2eadc <__read_chk@plt+0x28658>
   39180:	cmp	r0, #0
   39184:	bne	390bc <__read_chk@plt+0x32c38>
   39188:	mov	r0, r9
   3918c:	mov	r1, r7
   39190:	ldr	r2, [sp]
   39194:	bl	2e828 <__read_chk@plt+0x283a4>
   39198:	cmp	r0, #0
   3919c:	bne	390bc <__read_chk@plt+0x32c38>
   391a0:	add	r0, r8, #104	; 0x68
   391a4:	mov	r1, r9
   391a8:	bl	2ed44 <__read_chk@plt+0x288c0>
   391ac:	cmp	r0, #0
   391b0:	bne	390bc <__read_chk@plt+0x32c38>
   391b4:	mov	r0, sl
   391b8:	bl	43180 <__read_chk@plt+0x3ccfc>
   391bc:	cmp	r0, #0
   391c0:	beq	390dc <__read_chk@plt+0x32c58>
   391c4:	ldr	r1, [pc, #140]	; 39258 <__read_chk@plt+0x32dd4>
   391c8:	mov	r3, r6
   391cc:	ldr	r0, [pc, #136]	; 3925c <__read_chk@plt+0x32dd8>
   391d0:	add	r1, pc, r1
   391d4:	ldr	r2, [r5, #4]
   391d8:	add	r0, pc, r0
   391dc:	add	r1, r1, #192	; 0xc0
   391e0:	bl	402b0 <__read_chk@plt+0x39e2c>
   391e4:	b	390dc <__read_chk@plt+0x32c58>
   391e8:	mov	r0, r5
   391ec:	bl	37414 <__read_chk@plt+0x30f90>
   391f0:	b	39100 <__read_chk@plt+0x32c7c>
   391f4:	mov	r0, r8
   391f8:	b	39040 <__read_chk@plt+0x32bbc>
   391fc:	ldr	r1, [pc, #92]	; 39260 <__read_chk@plt+0x32ddc>
   39200:	mov	r7, r9
   39204:	ldr	r0, [pc, #88]	; 39264 <__read_chk@plt+0x32de0>
   39208:	add	r1, pc, r1
   3920c:	add	r0, pc, r0
   39210:	add	r1, r1, #192	; 0xc0
   39214:	bl	4005c <__read_chk@plt+0x39bd8>
   39218:	b	390dc <__read_chk@plt+0x32c58>
   3921c:	ldr	r1, [pc, #68]	; 39268 <__read_chk@plt+0x32de4>
   39220:	ldr	r0, [pc, #68]	; 3926c <__read_chk@plt+0x32de8>
   39224:	add	r1, pc, r1
   39228:	add	r0, pc, r0
   3922c:	add	r1, r1, #192	; 0xc0
   39230:	bl	4005c <__read_chk@plt+0x39bd8>
   39234:	b	390dc <__read_chk@plt+0x32c58>
   39238:	bl	5d64 <__stack_chk_fail@plt>
   3923c:	strdeq	r7, [r8], -r4
   39240:	andeq	r0, r0, r8, asr #11
   39244:	muleq	r0, ip, r6
   39248:			; <UNDEFINED> instruction: 0x0004f1b8
   3924c:			; <UNDEFINED> instruction: 0x00048db8
   39250:	andeq	pc, r4, r0, ror #2
   39254:	andeq	r0, r5, r8, asr r7
   39258:	andeq	pc, r4, ip, lsr #1
   3925c:	ldrdeq	r0, [r5], -r8
   39260:	andeq	pc, r4, r4, ror r0	; <UNPREDICTABLE>
   39264:	andeq	r8, r4, r0, ror ip
   39268:	andeq	pc, r4, r8, asr r0	; <UNPREDICTABLE>
   3926c:	andeq	r0, r5, r8, ror r6
   39270:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39274:	sub	sp, sp, #8
   39278:	ldr	r4, [pc, #456]	; 39448 <__read_chk@plt+0x32fc4>
   3927c:	mov	r7, r1
   39280:	ldr	ip, [pc, #452]	; 3944c <__read_chk@plt+0x32fc8>
   39284:	mov	r9, r2
   39288:	add	r4, pc, r4
   3928c:	mov	r8, r0
   39290:	ldr	r5, [r4, ip]
   39294:	ldr	ip, [r5]
   39298:	str	ip, [sp, #4]
   3929c:	bl	46fa8 <__read_chk@plt+0x40b24>
   392a0:	mov	sl, r0
   392a4:	bl	35088 <__read_chk@plt+0x2ec04>
   392a8:	subs	r6, r0, #0
   392ac:	beq	39438 <__read_chk@plt+0x32fb4>
   392b0:	mov	r1, r8
   392b4:	mov	r2, r7
   392b8:	mov	r3, r9
   392bc:	bl	38ff8 <__read_chk@plt+0x32b74>
   392c0:	cmp	r0, #0
   392c4:	bne	392d8 <__read_chk@plt+0x32e54>
   392c8:	ldr	r3, [r6]
   392cc:	cmp	r3, #7
   392d0:	cmpne	r3, #4
   392d4:	beq	392f4 <__read_chk@plt+0x32e70>
   392d8:	ldr	r2, [sp, #4]
   392dc:	mov	r0, #0
   392e0:	ldr	r3, [r5]
   392e4:	cmp	r2, r3
   392e8:	bne	39434 <__read_chk@plt+0x32fb0>
   392ec:	add	sp, sp, #8
   392f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   392f4:	ldr	r3, [pc, #340]	; 39450 <__read_chk@plt+0x32fcc>
   392f8:	mov	r1, sp
   392fc:	ldr	r7, [r4, r3]
   39300:	ldr	r0, [r7]
   39304:	bl	46e24 <__read_chk@plt+0x409a0>
   39308:	ldr	r1, [pc, #324]	; 39454 <__read_chk@plt+0x32fd0>
   3930c:	ldr	r3, [r6, #280]	; 0x118
   39310:	ldr	r2, [sp]
   39314:	ldr	r1, [r4, r1]
   39318:	cmp	r3, #0
   3931c:	addne	r8, r2, #4
   39320:	moveq	r8, r2
   39324:	ldr	ip, [r1]
   39328:	cmp	ip, #0
   3932c:	mov	r9, r0
   39330:	beq	393c0 <__read_chk@plt+0x32f3c>
   39334:	ldr	r1, [pc, #284]	; 39458 <__read_chk@plt+0x32fd4>
   39338:	ldr	r1, [r4, r1]
   3933c:	ldr	r1, [r1]
   39340:	cmp	r1, #0
   39344:	beq	39370 <__read_chk@plt+0x32eec>
   39348:	ldr	r3, [r6, #224]	; 0xe0
   3934c:	cmp	r8, r3
   39350:	bhi	39404 <__read_chk@plt+0x32f80>
   39354:	ldr	r3, [r6, #212]	; 0xd4
   39358:	cmp	r8, r3
   3935c:	bhi	3941c <__read_chk@plt+0x32f98>
   39360:	rsb	r8, r8, r3
   39364:	ldr	r2, [sp]
   39368:	ldr	r3, [r6, #280]	; 0x118
   3936c:	str	r8, [r6, #212]	; 0xd4
   39370:	cmp	r3, #0
   39374:	add	r0, r6, #104	; 0x68
   39378:	mov	r1, r9
   3937c:	beq	393fc <__read_chk@plt+0x32f78>
   39380:	bl	32324 <__read_chk@plt+0x2bea0>
   39384:	ldr	r0, [r7]
   39388:	bl	43938 <__read_chk@plt+0x3d4b4>
   3938c:	cmp	r0, #0
   39390:	ble	392d8 <__read_chk@plt+0x32e54>
   39394:	mov	r1, r0
   39398:	ldr	r2, [pc, #188]	; 3945c <__read_chk@plt+0x32fd8>
   3939c:	ldr	r0, [pc, #188]	; 39460 <__read_chk@plt+0x32fdc>
   393a0:	movw	r3, #2765	; 0xacd
   393a4:	add	r2, pc, r2
   393a8:	add	r0, pc, r0
   393ac:	bl	40110 <__read_chk@plt+0x39c8c>
   393b0:	ldr	r1, [pc, #172]	; 39464 <__read_chk@plt+0x32fe0>
   393b4:	ldr	r0, [r7]
   393b8:	add	r1, pc, r1
   393bc:	bl	467c0 <__read_chk@plt+0x4033c>
   393c0:	ldr	r1, [r6, #16]
   393c4:	cmp	r1, #0
   393c8:	beq	39334 <__read_chk@plt+0x32eb0>
   393cc:	ldr	r3, [pc, #132]	; 39458 <__read_chk@plt+0x32fd4>
   393d0:	ldr	r3, [r4, r3]
   393d4:	ldr	r3, [r3]
   393d8:	cmp	r3, #0
   393dc:	beq	392d8 <__read_chk@plt+0x32e54>
   393e0:	ldr	r2, [r6, #212]	; 0xd4
   393e4:	ldr	r3, [r6, #220]	; 0xdc
   393e8:	rsb	r2, r8, r2
   393ec:	str	r2, [r6, #212]	; 0xd4
   393f0:	add	r8, r3, r8
   393f4:	str	r8, [r6, #220]	; 0xdc
   393f8:	b	392d8 <__read_chk@plt+0x32e54>
   393fc:	bl	324d8 <__read_chk@plt+0x2c054>
   39400:	b	39384 <__read_chk@plt+0x32f00>
   39404:	ldr	r0, [pc, #92]	; 39468 <__read_chk@plt+0x32fe4>
   39408:	mov	r2, r8
   3940c:	ldr	r1, [r6, #4]
   39410:	add	r0, pc, r0
   39414:	bl	40110 <__read_chk@plt+0x39c8c>
   39418:	b	39354 <__read_chk@plt+0x32ed0>
   3941c:	ldr	r0, [pc, #72]	; 3946c <__read_chk@plt+0x32fe8>
   39420:	mov	r2, r8
   39424:	ldr	r1, [r6, #4]
   39428:	add	r0, pc, r0
   3942c:	bl	40110 <__read_chk@plt+0x39c8c>
   39430:	b	392d8 <__read_chk@plt+0x32e54>
   39434:	bl	5d64 <__stack_chk_fail@plt>
   39438:	ldr	r0, [pc, #48]	; 39470 <__read_chk@plt+0x32fec>
   3943c:	mov	r1, sl
   39440:	add	r0, pc, r0
   39444:	bl	471e0 <__read_chk@plt+0x40d5c>
   39448:	andeq	r7, r8, r4, ror r6
   3944c:	andeq	r0, r0, r8, asr #11
   39450:	muleq	r0, ip, r6
   39454:	andeq	r0, r0, r8, lsl r6
   39458:	andeq	r0, r0, ip, ror #12
   3945c:			; <UNDEFINED> instruction: 0x000505b4
   39460:	andeq	r6, r4, r4, lsl #1
   39464:	strheq	r6, [r4], -r4
   39468:	strdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   3946c:	andeq	r0, r5, r4, lsl #10
   39470:	muleq	r5, r4, r4
   39474:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39478:	sub	sp, sp, #8
   3947c:	ldr	r4, [pc, #448]	; 39644 <__read_chk@plt+0x331c0>
   39480:	mov	r7, r1
   39484:	ldr	ip, [pc, #444]	; 39648 <__read_chk@plt+0x331c4>
   39488:	mov	r9, r2
   3948c:	add	r4, pc, r4
   39490:	mov	r8, r0
   39494:	ldr	r6, [r4, ip]
   39498:	ldr	ip, [r6]
   3949c:	str	ip, [sp, #4]
   394a0:	bl	46fa8 <__read_chk@plt+0x40b24>
   394a4:	mov	sl, r0
   394a8:	bl	35088 <__read_chk@plt+0x2ec04>
   394ac:	subs	r5, r0, #0
   394b0:	beq	395fc <__read_chk@plt+0x33178>
   394b4:	mov	r1, r8
   394b8:	mov	r2, r7
   394bc:	mov	r3, r9
   394c0:	bl	38ff8 <__read_chk@plt+0x32b74>
   394c4:	cmp	r0, #0
   394c8:	bne	39534 <__read_chk@plt+0x330b0>
   394cc:	ldr	r3, [r5]
   394d0:	cmp	r3, #4
   394d4:	bne	39550 <__read_chk@plt+0x330cc>
   394d8:	ldr	r3, [r5, #20]
   394dc:	tst	r3, #8
   394e0:	beq	39508 <__read_chk@plt+0x33084>
   394e4:	ldr	r3, [pc, #352]	; 3964c <__read_chk@plt+0x331c8>
   394e8:	mov	r1, sl
   394ec:	ldr	r3, [r4, r3]
   394f0:	ldr	r3, [r3]
   394f4:	tst	r3, #2097152	; 0x200000
   394f8:	beq	3960c <__read_chk@plt+0x33188>
   394fc:	ldr	r0, [pc, #332]	; 39650 <__read_chk@plt+0x331cc>
   39500:	add	r0, pc, r0
   39504:	bl	401e0 <__read_chk@plt+0x39d5c>
   39508:	bl	46fa8 <__read_chk@plt+0x40b24>
   3950c:	ldr	r3, [r5, #32]
   39510:	cmn	r3, #1
   39514:	beq	39524 <__read_chk@plt+0x330a0>
   39518:	ldr	r3, [r5, #228]	; 0xe4
   3951c:	cmp	r3, #2
   39520:	beq	39564 <__read_chk@plt+0x330e0>
   39524:	ldr	r0, [pc, #296]	; 39654 <__read_chk@plt+0x331d0>
   39528:	ldr	r1, [r5, #4]
   3952c:	add	r0, pc, r0
   39530:	bl	40110 <__read_chk@plt+0x39c8c>
   39534:	ldr	r2, [sp, #4]
   39538:	mov	r0, #0
   3953c:	ldr	r3, [r6]
   39540:	cmp	r2, r3
   39544:	bne	395f8 <__read_chk@plt+0x33174>
   39548:	add	sp, sp, #8
   3954c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39550:	ldr	r0, [pc, #256]	; 39658 <__read_chk@plt+0x331d4>
   39554:	mov	r1, sl
   39558:	add	r0, pc, r0
   3955c:	bl	40110 <__read_chk@plt+0x39c8c>
   39560:	b	39534 <__read_chk@plt+0x330b0>
   39564:	cmp	r0, #1
   39568:	bne	39524 <__read_chk@plt+0x330a0>
   3956c:	ldr	r3, [pc, #232]	; 3965c <__read_chk@plt+0x331d8>
   39570:	mov	r1, sp
   39574:	ldr	r4, [r4, r3]
   39578:	ldr	r0, [r4]
   3957c:	bl	46d90 <__read_chk@plt+0x4090c>
   39580:	mov	r7, r0
   39584:	ldr	r0, [r4]
   39588:	bl	43938 <__read_chk@plt+0x3d4b4>
   3958c:	cmp	r0, #0
   39590:	bgt	39618 <__read_chk@plt+0x33194>
   39594:	ldr	r3, [r5, #212]	; 0xd4
   39598:	ldr	r2, [sp]
   3959c:	cmp	r3, r2
   395a0:	bcc	395dc <__read_chk@plt+0x33158>
   395a4:	ldr	r0, [pc, #180]	; 39660 <__read_chk@plt+0x331dc>
   395a8:	ldr	r1, [r5, #4]
   395ac:	add	r0, pc, r0
   395b0:	bl	40248 <__read_chk@plt+0x39dc4>
   395b4:	ldr	r3, [r5, #212]	; 0xd4
   395b8:	ldr	r2, [sp]
   395bc:	add	r0, r5, #144	; 0x90
   395c0:	mov	r1, r7
   395c4:	rsb	r3, r2, r3
   395c8:	str	r3, [r5, #212]	; 0xd4
   395cc:	bl	324d8 <__read_chk@plt+0x2c054>
   395d0:	mov	r0, r7
   395d4:	bl	55a8 <free@plt>
   395d8:	b	39534 <__read_chk@plt+0x330b0>
   395dc:	ldr	r0, [pc, #128]	; 39664 <__read_chk@plt+0x331e0>
   395e0:	ldr	r1, [r5, #4]
   395e4:	add	r0, pc, r0
   395e8:	bl	40110 <__read_chk@plt+0x39c8c>
   395ec:	mov	r0, r7
   395f0:	bl	55a8 <free@plt>
   395f4:	b	39534 <__read_chk@plt+0x330b0>
   395f8:	bl	5d64 <__stack_chk_fail@plt>
   395fc:	ldr	r0, [pc, #100]	; 39668 <__read_chk@plt+0x331e4>
   39600:	mov	r1, sl
   39604:	add	r0, pc, r0
   39608:	bl	471e0 <__read_chk@plt+0x40d5c>
   3960c:	ldr	r0, [pc, #88]	; 3966c <__read_chk@plt+0x331e8>
   39610:	add	r0, pc, r0
   39614:	bl	471e0 <__read_chk@plt+0x40d5c>
   39618:	mov	r1, r0
   3961c:	ldr	r2, [pc, #76]	; 39670 <__read_chk@plt+0x331ec>
   39620:	ldr	r0, [pc, #76]	; 39674 <__read_chk@plt+0x331f0>
   39624:	movw	r3, #2805	; 0xaf5
   39628:	add	r2, pc, r2
   3962c:	add	r0, pc, r0
   39630:	bl	40110 <__read_chk@plt+0x39c8c>
   39634:	ldr	r1, [pc, #60]	; 39678 <__read_chk@plt+0x331f4>
   39638:	ldr	r0, [r4]
   3963c:	add	r1, pc, r1
   39640:	bl	467c0 <__read_chk@plt+0x4033c>
   39644:	andeq	r7, r8, r0, ror r4
   39648:	andeq	r0, r0, r8, asr #11
   3964c:	andeq	r0, r0, ip, lsr #12
   39650:			; <UNDEFINED> instruction: 0x000504b4
   39654:	andeq	r0, r5, r4, ror #9
   39658:	andeq	r0, r5, r8, lsr r4
   3965c:	muleq	r0, ip, r6
   39660:			; <UNDEFINED> instruction: 0x000504b4
   39664:	andeq	r0, r5, r8, asr #8
   39668:	andeq	r0, r5, r0, ror #6
   3966c:	ldrdeq	r0, [r5], -r0	; <UNPREDICTABLE>
   39670:	andeq	r0, r5, r0, lsr r3
   39674:	andeq	r5, r4, r0, lsl #28
   39678:	andeq	r5, r4, r0, lsr lr
   3967c:	push	{r4, r5, r6, r7, r8, lr}
   39680:	mov	r7, r1
   39684:	mov	r6, r2
   39688:	mov	r8, r0
   3968c:	bl	46fa8 <__read_chk@plt+0x40b24>
   39690:	ldr	r4, [pc, #224]	; 39778 <__read_chk@plt+0x332f4>
   39694:	ldr	r3, [pc, #224]	; 3977c <__read_chk@plt+0x332f8>
   39698:	add	r4, pc, r4
   3969c:	mov	ip, r4
   396a0:	ldr	r4, [r4, r3]
   396a4:	mov	r5, r0
   396a8:	ldr	r0, [r4]
   396ac:	bl	43938 <__read_chk@plt+0x3d4b4>
   396b0:	cmp	r0, #0
   396b4:	bgt	3974c <__read_chk@plt+0x332c8>
   396b8:	mov	r0, r5
   396bc:	bl	35088 <__read_chk@plt+0x2ec04>
   396c0:	subs	r4, r0, #0
   396c4:	beq	3973c <__read_chk@plt+0x332b8>
   396c8:	mov	r1, r8
   396cc:	mov	r2, r7
   396d0:	mov	r3, r6
   396d4:	bl	38ff8 <__read_chk@plt+0x32b74>
   396d8:	cmp	r0, #0
   396dc:	beq	396e8 <__read_chk@plt+0x33264>
   396e0:	mov	r0, #0
   396e4:	pop	{r4, r5, r6, r7, r8, pc}
   396e8:	mov	r0, r4
   396ec:	bl	41088 <__read_chk@plt+0x3ac04>
   396f0:	ldr	r3, [r4, #52]	; 0x34
   396f4:	cmp	r3, #0
   396f8:	beq	396e0 <__read_chk@plt+0x3325c>
   396fc:	ldr	r3, [r4, #12]
   39700:	cmp	r3, #0
   39704:	bne	396e0 <__read_chk@plt+0x3325c>
   39708:	ldr	r0, [pc, #112]	; 39780 <__read_chk@plt+0x332fc>
   3970c:	ldr	r1, [r4, #4]
   39710:	add	r0, pc, r0
   39714:	bl	401e0 <__read_chk@plt+0x39d5c>
   39718:	mov	r3, #1
   3971c:	add	r0, r4, #64	; 0x40
   39720:	str	r3, [r4, #12]
   39724:	bl	265d8 <__read_chk@plt+0x20154>
   39728:	cmp	r0, #0
   3972c:	bne	396e0 <__read_chk@plt+0x3325c>
   39730:	mov	r0, r4
   39734:	bl	40ec4 <__read_chk@plt+0x3aa40>
   39738:	b	396e0 <__read_chk@plt+0x3325c>
   3973c:	ldr	r0, [pc, #64]	; 39784 <__read_chk@plt+0x33300>
   39740:	mov	r1, r5
   39744:	add	r0, pc, r0
   39748:	bl	471e0 <__read_chk@plt+0x40d5c>
   3974c:	mov	r1, r0
   39750:	ldr	r2, [pc, #48]	; 39788 <__read_chk@plt+0x33304>
   39754:	ldr	r0, [pc, #48]	; 3978c <__read_chk@plt+0x33308>
   39758:	movw	r3, #2827	; 0xb0b
   3975c:	add	r2, pc, r2
   39760:	add	r0, pc, r0
   39764:	bl	40110 <__read_chk@plt+0x39c8c>
   39768:	ldr	r1, [pc, #32]	; 39790 <__read_chk@plt+0x3330c>
   3976c:	ldr	r0, [r4]
   39770:	add	r1, pc, r1
   39774:	bl	467c0 <__read_chk@plt+0x4033c>
   39778:	andeq	r7, r8, r4, ror #4
   3977c:	muleq	r0, ip, r6
   39780:	muleq	r5, ip, r3
   39784:	andeq	r0, r5, ip, lsr r3
   39788:	strdeq	r0, [r5], -ip
   3978c:	andeq	r5, r4, ip, asr #25
   39790:	strdeq	r5, [r4], -ip
   39794:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   39798:	mov	r8, r1
   3979c:	mov	r7, r2
   397a0:	mov	r9, r0
   397a4:	bl	46fa8 <__read_chk@plt+0x40b24>
   397a8:	ldr	r4, [pc, #208]	; 39880 <__read_chk@plt+0x333fc>
   397ac:	ldr	r3, [pc, #208]	; 39884 <__read_chk@plt+0x33400>
   397b0:	add	r4, pc, r4
   397b4:	mov	ip, r4
   397b8:	ldr	r4, [r4, r3]
   397bc:	mov	r6, r0
   397c0:	ldr	r0, [r4]
   397c4:	bl	43938 <__read_chk@plt+0x3d4b4>
   397c8:	cmp	r0, #0
   397cc:	bgt	39854 <__read_chk@plt+0x333d0>
   397d0:	mov	r0, r6
   397d4:	bl	35088 <__read_chk@plt+0x2ec04>
   397d8:	subs	r5, r0, #0
   397dc:	beq	39844 <__read_chk@plt+0x333c0>
   397e0:	mov	r1, r9
   397e4:	mov	r2, r8
   397e8:	mov	r3, r7
   397ec:	bl	38ff8 <__read_chk@plt+0x32b74>
   397f0:	cmp	r0, #0
   397f4:	beq	39800 <__read_chk@plt+0x3337c>
   397f8:	mov	r0, #0
   397fc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   39800:	ldr	r0, [r4]
   39804:	mov	r1, #25
   39808:	bl	468e8 <__read_chk@plt+0x40464>
   3980c:	ldr	r0, [r4]
   39810:	ldr	r1, [r5, #8]
   39814:	bl	46958 <__read_chk@plt+0x404d4>
   39818:	ldr	r0, [r4]
   3981c:	bl	46b24 <__read_chk@plt+0x406a0>
   39820:	ldr	r3, [r5]
   39824:	cmp	r3, #5
   39828:	beq	397f8 <__read_chk@plt+0x33374>
   3982c:	add	r0, r5, #64	; 0x40
   39830:	bl	2634c <__read_chk@plt+0x1fec8>
   39834:	mov	r3, #9
   39838:	mov	r0, #0
   3983c:	str	r3, [r5]
   39840:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   39844:	ldr	r0, [pc, #60]	; 39888 <__read_chk@plt+0x33404>
   39848:	mov	r1, r6
   3984c:	add	r0, pc, r0
   39850:	bl	471e0 <__read_chk@plt+0x40d5c>
   39854:	mov	r1, r0
   39858:	ldr	r2, [pc, #44]	; 3988c <__read_chk@plt+0x33408>
   3985c:	ldr	r0, [pc, #44]	; 39890 <__read_chk@plt+0x3340c>
   39860:	movw	r3, #2853	; 0xb25
   39864:	add	r2, pc, r2
   39868:	add	r0, pc, r0
   3986c:	bl	40110 <__read_chk@plt+0x39c8c>
   39870:	ldr	r1, [pc, #28]	; 39894 <__read_chk@plt+0x33410>
   39874:	ldr	r0, [r4]
   39878:	add	r1, pc, r1
   3987c:	bl	467c0 <__read_chk@plt+0x4033c>
   39880:	andeq	r7, r8, ip, asr #2
   39884:	muleq	r0, ip, r6
   39888:	andeq	r0, r5, r0, lsl #5
   3988c:	strdeq	r0, [r5], -r4
   39890:	andeq	r5, r4, r4, asr #23
   39894:	strdeq	r5, [r4], -r4
   39898:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3989c:	mov	r5, r1
   398a0:	mov	r7, r2
   398a4:	mov	r6, r0
   398a8:	bl	46fa8 <__read_chk@plt+0x40b24>
   398ac:	ldr	r4, [pc, #148]	; 39948 <__read_chk@plt+0x334c4>
   398b0:	add	r4, pc, r4
   398b4:	mov	r9, r0
   398b8:	bl	35088 <__read_chk@plt+0x2ec04>
   398bc:	subs	r8, r0, #0
   398c0:	beq	3990c <__read_chk@plt+0x33488>
   398c4:	mov	r1, r6
   398c8:	mov	r2, r5
   398cc:	mov	r3, r7
   398d0:	bl	38ff8 <__read_chk@plt+0x32b74>
   398d4:	cmp	r0, #0
   398d8:	beq	398e4 <__read_chk@plt+0x33460>
   398dc:	mov	r0, #0
   398e0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   398e4:	ldr	r3, [pc, #96]	; 3994c <__read_chk@plt+0x334c8>
   398e8:	ldr	r4, [r4, r3]
   398ec:	ldr	r0, [r4]
   398f0:	bl	43938 <__read_chk@plt+0x3d4b4>
   398f4:	cmp	r0, #0
   398f8:	bgt	3991c <__read_chk@plt+0x33498>
   398fc:	mov	r0, r8
   39900:	bl	411d4 <__read_chk@plt+0x3ad50>
   39904:	mov	r0, #0
   39908:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3990c:	ldr	r0, [pc, #60]	; 39950 <__read_chk@plt+0x334cc>
   39910:	mov	r1, r9
   39914:	add	r0, pc, r0
   39918:	bl	471e0 <__read_chk@plt+0x40d5c>
   3991c:	mov	r1, r0
   39920:	ldr	r2, [pc, #44]	; 39954 <__read_chk@plt+0x334d0>
   39924:	ldr	r0, [pc, #44]	; 39958 <__read_chk@plt+0x334d4>
   39928:	movw	r3, #2897	; 0xb51
   3992c:	add	r2, pc, r2
   39930:	add	r0, pc, r0
   39934:	bl	40110 <__read_chk@plt+0x39c8c>
   39938:	ldr	r1, [pc, #28]	; 3995c <__read_chk@plt+0x334d8>
   3993c:	ldr	r0, [r4]
   39940:	add	r1, pc, r1
   39944:	bl	467c0 <__read_chk@plt+0x4033c>
   39948:	andeq	r7, r8, ip, asr #32
   3994c:	muleq	r0, ip, r6
   39950:	andeq	r0, r5, r4, ror #3
   39954:	andeq	r0, r5, ip, lsr #32
   39958:	strdeq	r5, [r4], -ip
   3995c:	andeq	r5, r4, ip, lsr #22
   39960:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   39964:	mov	r5, r1
   39968:	mov	r7, r2
   3996c:	mov	r6, r0
   39970:	bl	46fa8 <__read_chk@plt+0x40b24>
   39974:	ldr	r4, [pc, #180]	; 39a30 <__read_chk@plt+0x335ac>
   39978:	add	r4, pc, r4
   3997c:	mov	r9, r0
   39980:	bl	35088 <__read_chk@plt+0x2ec04>
   39984:	subs	r8, r0, #0
   39988:	beq	399e4 <__read_chk@plt+0x33560>
   3998c:	mov	r1, r6
   39990:	mov	r2, r5
   39994:	mov	r3, r7
   39998:	bl	38ff8 <__read_chk@plt+0x32b74>
   3999c:	cmp	r0, #0
   399a0:	beq	399ac <__read_chk@plt+0x33528>
   399a4:	mov	r0, #0
   399a8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   399ac:	ldr	r3, [pc, #128]	; 39a34 <__read_chk@plt+0x335b0>
   399b0:	ldr	r4, [r4, r3]
   399b4:	ldr	r0, [r4]
   399b8:	bl	43938 <__read_chk@plt+0x3d4b4>
   399bc:	cmp	r0, #0
   399c0:	bgt	399f4 <__read_chk@plt+0x33570>
   399c4:	ldr	r2, [r8]
   399c8:	cmp	r2, #17
   399cc:	cmpne	r2, #5
   399d0:	bne	39a20 <__read_chk@plt+0x3359c>
   399d4:	mov	r0, r8
   399d8:	bl	37414 <__read_chk@plt+0x30f90>
   399dc:	mov	r0, #0
   399e0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   399e4:	ldr	r0, [pc, #76]	; 39a38 <__read_chk@plt+0x335b4>
   399e8:	mov	r1, r9
   399ec:	add	r0, pc, r0
   399f0:	bl	471e0 <__read_chk@plt+0x40d5c>
   399f4:	mov	r1, r0
   399f8:	ldr	r2, [pc, #60]	; 39a3c <__read_chk@plt+0x335b8>
   399fc:	ldr	r0, [pc, #60]	; 39a40 <__read_chk@plt+0x335bc>
   39a00:	movw	r3, #2914	; 0xb62
   39a04:	add	r2, pc, r2
   39a08:	add	r0, pc, r0
   39a0c:	bl	40110 <__read_chk@plt+0x39c8c>
   39a10:	ldr	r1, [pc, #44]	; 39a44 <__read_chk@plt+0x335c0>
   39a14:	ldr	r0, [r4]
   39a18:	add	r1, pc, r1
   39a1c:	bl	467c0 <__read_chk@plt+0x4033c>
   39a20:	ldr	r0, [pc, #32]	; 39a48 <__read_chk@plt+0x335c4>
   39a24:	mov	r1, r9
   39a28:	add	r0, pc, r0
   39a2c:	bl	471e0 <__read_chk@plt+0x40d5c>
   39a30:	andeq	r6, r8, r4, lsl #31
   39a34:	muleq	r0, ip, r6
   39a38:	andeq	r0, r5, r8, lsr r1
   39a3c:	andeq	pc, r4, r4, asr pc	; <UNPREDICTABLE>
   39a40:	andeq	r5, r4, r4, lsr #20
   39a44:	andeq	r5, r4, r4, asr sl
   39a48:	andeq	r0, r5, r8, lsr r1
   39a4c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   39a50:	mov	r6, r1
   39a54:	mov	r8, r2
   39a58:	mov	r7, r0
   39a5c:	bl	46fa8 <__read_chk@plt+0x40b24>
   39a60:	ldr	r5, [pc, #300]	; 39b94 <__read_chk@plt+0x33710>
   39a64:	add	r5, pc, r5
   39a68:	mov	r9, r0
   39a6c:	bl	35088 <__read_chk@plt+0x2ec04>
   39a70:	subs	r4, r0, #0
   39a74:	beq	39b48 <__read_chk@plt+0x336c4>
   39a78:	mov	r1, r7
   39a7c:	mov	r2, r6
   39a80:	mov	r3, r8
   39a84:	bl	38ff8 <__read_chk@plt+0x32b74>
   39a88:	cmp	r0, #0
   39a8c:	bne	39ad8 <__read_chk@plt+0x33654>
   39a90:	ldr	r3, [r4]
   39a94:	cmp	r3, #3
   39a98:	bne	39b58 <__read_chk@plt+0x336d4>
   39a9c:	bl	46fa8 <__read_chk@plt+0x40b24>
   39aa0:	ldr	r3, [pc, #240]	; 39b98 <__read_chk@plt+0x33714>
   39aa4:	mov	r2, #4
   39aa8:	str	r2, [r4]
   39aac:	str	r0, [r4, #8]
   39ab0:	ldr	r3, [r5, r3]
   39ab4:	ldr	r3, [r3]
   39ab8:	cmp	r3, #0
   39abc:	bne	39ae0 <__read_chk@plt+0x3365c>
   39ac0:	ldr	r3, [pc, #212]	; 39b9c <__read_chk@plt+0x33718>
   39ac4:	ldr	r4, [r5, r3]
   39ac8:	ldr	r0, [r4]
   39acc:	bl	43938 <__read_chk@plt+0x3d4b4>
   39ad0:	cmp	r0, #0
   39ad4:	bgt	39b68 <__read_chk@plt+0x336e4>
   39ad8:	mov	r0, #0
   39adc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   39ae0:	bl	46fa8 <__read_chk@plt+0x40b24>
   39ae4:	str	r0, [r4, #204]	; 0xcc
   39ae8:	bl	46fa8 <__read_chk@plt+0x40b24>
   39aec:	ldr	r3, [r4, #240]	; 0xf0
   39af0:	cmp	r3, #0
   39af4:	str	r0, [r4, #208]	; 0xd0
   39af8:	moveq	r3, r0
   39afc:	beq	39b30 <__read_chk@plt+0x336ac>
   39b00:	ldr	r0, [pc, #152]	; 39ba0 <__read_chk@plt+0x3371c>
   39b04:	add	r0, pc, r0
   39b08:	bl	40248 <__read_chk@plt+0x39dc4>
   39b0c:	ldr	r3, [r4, #240]	; 0xf0
   39b10:	ldr	r0, [r4, #4]
   39b14:	mov	r1, #1
   39b18:	ldr	r2, [r4, #244]	; 0xf4
   39b1c:	blx	r3
   39b20:	ldr	r0, [pc, #124]	; 39ba4 <__read_chk@plt+0x33720>
   39b24:	add	r0, pc, r0
   39b28:	bl	40248 <__read_chk@plt+0x39dc4>
   39b2c:	ldr	r3, [r4, #208]	; 0xd0
   39b30:	ldr	r0, [pc, #112]	; 39ba8 <__read_chk@plt+0x33724>
   39b34:	ldr	r1, [r4, #4]
   39b38:	add	r0, pc, r0
   39b3c:	ldr	r2, [r4, #204]	; 0xcc
   39b40:	bl	40248 <__read_chk@plt+0x39dc4>
   39b44:	b	39ac0 <__read_chk@plt+0x3363c>
   39b48:	ldr	r0, [pc, #92]	; 39bac <__read_chk@plt+0x33728>
   39b4c:	mov	r1, r9
   39b50:	add	r0, pc, r0
   39b54:	bl	471e0 <__read_chk@plt+0x40d5c>
   39b58:	ldr	r0, [pc, #80]	; 39bb0 <__read_chk@plt+0x3372c>
   39b5c:	mov	r1, r9
   39b60:	add	r0, pc, r0
   39b64:	bl	471e0 <__read_chk@plt+0x40d5c>
   39b68:	mov	r1, r0
   39b6c:	ldr	r2, [pc, #64]	; 39bb4 <__read_chk@plt+0x33730>
   39b70:	ldr	r0, [pc, #64]	; 39bb8 <__read_chk@plt+0x33734>
   39b74:	movw	r3, #2956	; 0xb8c
   39b78:	add	r2, pc, r2
   39b7c:	add	r0, pc, r0
   39b80:	bl	40110 <__read_chk@plt+0x39c8c>
   39b84:	ldr	r1, [pc, #48]	; 39bbc <__read_chk@plt+0x33738>
   39b88:	ldr	r0, [r4]
   39b8c:	add	r1, pc, r1
   39b90:	bl	467c0 <__read_chk@plt+0x4033c>
   39b94:	muleq	r8, r8, lr
   39b98:	andeq	r0, r0, ip, ror #12
   39b9c:	muleq	r0, ip, r6
   39ba0:	andeq	r0, r5, ip, lsl #2
   39ba4:	strdeq	r0, [r5], -ip
   39ba8:	strdeq	r0, [r5], -r8
   39bac:	andeq	r0, r5, r4, asr r0
   39bb0:	andeq	r0, r5, r8, ror r0
   39bb4:	andeq	pc, r4, r0, ror #27
   39bb8:			; <UNDEFINED> instruction: 0x000458b0
   39bbc:	andeq	r5, r4, r0, ror #17
   39bc0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39bc4:	sub	sp, sp, #8
   39bc8:	mov	r6, r1
   39bcc:	mov	r8, r2
   39bd0:	mov	r7, r0
   39bd4:	bl	46fa8 <__read_chk@plt+0x40b24>
   39bd8:	ldr	r4, [pc, #484]	; 39dc4 <__read_chk@plt+0x33940>
   39bdc:	add	r4, pc, r4
   39be0:	mov	r9, r0
   39be4:	bl	35088 <__read_chk@plt+0x2ec04>
   39be8:	subs	r5, r0, #0
   39bec:	beq	39d78 <__read_chk@plt+0x338f4>
   39bf0:	mov	r2, r6
   39bf4:	mov	r1, r7
   39bf8:	mov	r3, r8
   39bfc:	bl	38ff8 <__read_chk@plt+0x32b74>
   39c00:	subs	r6, r0, #0
   39c04:	bne	39c48 <__read_chk@plt+0x337c4>
   39c08:	ldr	r3, [r5]
   39c0c:	cmp	r3, #3
   39c10:	bne	39d88 <__read_chk@plt+0x33904>
   39c14:	ldr	r3, [pc, #428]	; 39dc8 <__read_chk@plt+0x33944>
   39c18:	ldr	r3, [r4, r3]
   39c1c:	ldr	r3, [r3]
   39c20:	cmp	r3, #0
   39c24:	bne	39c54 <__read_chk@plt+0x337d0>
   39c28:	ldr	r3, [pc, #412]	; 39dcc <__read_chk@plt+0x33948>
   39c2c:	ldr	r4, [r4, r3]
   39c30:	ldr	r0, [r4]
   39c34:	bl	43938 <__read_chk@plt+0x3d4b4>
   39c38:	cmp	r0, #0
   39c3c:	bgt	39d98 <__read_chk@plt+0x33914>
   39c40:	mov	r0, r5
   39c44:	bl	414f0 <__read_chk@plt+0x3b06c>
   39c48:	mov	r0, #0
   39c4c:	add	sp, sp, #8
   39c50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39c54:	bl	46fa8 <__read_chk@plt+0x40b24>
   39c58:	ldr	r3, [pc, #368]	; 39dd0 <__read_chk@plt+0x3394c>
   39c5c:	ldr	r3, [r4, r3]
   39c60:	ldr	r1, [r3]
   39c64:	ldr	r3, [pc, #352]	; 39dcc <__read_chk@plt+0x33948>
   39c68:	ands	sl, r1, #131072	; 0x20000
   39c6c:	mov	r8, r0
   39c70:	beq	39c9c <__read_chk@plt+0x33818>
   39c74:	ldr	r4, [r4, r3]
   39c78:	mov	r7, r6
   39c7c:	sub	r3, r8, #1
   39c80:	cmp	r3, #3
   39c84:	addls	pc, pc, r3, lsl #2
   39c88:	b	39d6c <__read_chk@plt+0x338e8>
   39c8c:	b	39d48 <__read_chk@plt+0x338c4>
   39c90:	b	39cc4 <__read_chk@plt+0x33840>
   39c94:	b	39d60 <__read_chk@plt+0x338dc>
   39c98:	b	39d54 <__read_chk@plt+0x338d0>
   39c9c:	ldr	r4, [r4, r3]
   39ca0:	mov	r1, sl
   39ca4:	ldr	r0, [r4]
   39ca8:	bl	46d90 <__read_chk@plt+0x4090c>
   39cac:	mov	r1, sl
   39cb0:	mov	r7, r0
   39cb4:	ldr	r0, [r4]
   39cb8:	bl	46d90 <__read_chk@plt+0x4090c>
   39cbc:	mov	r6, r0
   39cc0:	b	39c7c <__read_chk@plt+0x337f8>
   39cc4:	ldr	r2, [pc, #264]	; 39dd4 <__read_chk@plt+0x33950>
   39cc8:	add	r2, pc, r2
   39ccc:	ldr	r3, [pc, #260]	; 39dd8 <__read_chk@plt+0x33954>
   39cd0:	cmp	r7, #0
   39cd4:	add	r3, pc, r3
   39cd8:	mov	r1, r3
   39cdc:	ldrne	r3, [pc, #248]	; 39ddc <__read_chk@plt+0x33958>
   39ce0:	movne	r1, r7
   39ce4:	addne	r3, pc, r3
   39ce8:	ldr	r0, [pc, #240]	; 39de0 <__read_chk@plt+0x3395c>
   39cec:	str	r1, [sp]
   39cf0:	mov	r1, r9
   39cf4:	add	r0, pc, r0
   39cf8:	bl	40110 <__read_chk@plt+0x39c8c>
   39cfc:	mov	r0, r7
   39d00:	bl	55a8 <free@plt>
   39d04:	mov	r0, r6
   39d08:	bl	55a8 <free@plt>
   39d0c:	ldr	r3, [r5, #240]	; 0xf0
   39d10:	cmp	r3, #0
   39d14:	beq	39c30 <__read_chk@plt+0x337ac>
   39d18:	ldr	r0, [pc, #196]	; 39de4 <__read_chk@plt+0x33960>
   39d1c:	add	r0, pc, r0
   39d20:	bl	40248 <__read_chk@plt+0x39dc4>
   39d24:	ldr	r0, [r5, #4]
   39d28:	ldr	r3, [r5, #240]	; 0xf0
   39d2c:	mov	r1, #0
   39d30:	ldr	r2, [r5, #244]	; 0xf4
   39d34:	blx	r3
   39d38:	ldr	r0, [pc, #168]	; 39de8 <__read_chk@plt+0x33964>
   39d3c:	add	r0, pc, r0
   39d40:	bl	40248 <__read_chk@plt+0x39dc4>
   39d44:	b	39c30 <__read_chk@plt+0x337ac>
   39d48:	ldr	r2, [pc, #156]	; 39dec <__read_chk@plt+0x33968>
   39d4c:	add	r2, pc, r2
   39d50:	b	39ccc <__read_chk@plt+0x33848>
   39d54:	ldr	r2, [pc, #148]	; 39df0 <__read_chk@plt+0x3396c>
   39d58:	add	r2, pc, r2
   39d5c:	b	39ccc <__read_chk@plt+0x33848>
   39d60:	ldr	r2, [pc, #140]	; 39df4 <__read_chk@plt+0x33970>
   39d64:	add	r2, pc, r2
   39d68:	b	39ccc <__read_chk@plt+0x33848>
   39d6c:	ldr	r2, [pc, #132]	; 39df8 <__read_chk@plt+0x33974>
   39d70:	add	r2, pc, r2
   39d74:	b	39ccc <__read_chk@plt+0x33848>
   39d78:	ldr	r0, [pc, #124]	; 39dfc <__read_chk@plt+0x33978>
   39d7c:	mov	r1, r9
   39d80:	add	r0, pc, r0
   39d84:	bl	471e0 <__read_chk@plt+0x40d5c>
   39d88:	ldr	r0, [pc, #112]	; 39e00 <__read_chk@plt+0x3397c>
   39d8c:	mov	r1, r9
   39d90:	add	r0, pc, r0
   39d94:	bl	471e0 <__read_chk@plt+0x40d5c>
   39d98:	mov	r1, r0
   39d9c:	ldr	r2, [pc, #96]	; 39e04 <__read_chk@plt+0x33980>
   39da0:	ldr	r0, [pc, #96]	; 39e08 <__read_chk@plt+0x33984>
   39da4:	movw	r3, #3011	; 0xbc3
   39da8:	add	r2, pc, r2
   39dac:	add	r0, pc, r0
   39db0:	bl	40110 <__read_chk@plt+0x39c8c>
   39db4:	ldr	r1, [pc, #80]	; 39e0c <__read_chk@plt+0x33988>
   39db8:	ldr	r0, [r4]
   39dbc:	add	r1, pc, r1
   39dc0:	bl	467c0 <__read_chk@plt+0x4033c>
   39dc4:	andeq	r6, r8, r0, lsr #26
   39dc8:	andeq	r0, r0, ip, ror #12
   39dcc:	muleq	r0, ip, r6
   39dd0:	andeq	r0, r0, ip, lsr #12
   39dd4:			; <UNDEFINED> instruction: 0x0004ffb0
   39dd8:	andeq	r6, r4, r8, lsr r1
   39ddc:	andeq	pc, r4, r0, ror #31
   39de0:	andeq	r0, r5, r8, lsr r0
   39de4:	strdeq	pc, [r4], -r4
   39de8:	andeq	pc, r4, r4, ror #29
   39dec:	andeq	pc, r4, r0, lsl pc	; <UNPREDICTABLE>
   39df0:	andeq	pc, r4, r8, asr #30
   39df4:	andeq	pc, r4, r4, lsr #30
   39df8:	andeq	pc, r4, r4, asr #30
   39dfc:	andeq	pc, r4, r8, asr #30
   39e00:	andeq	pc, r4, r8, ror #30
   39e04:			; <UNDEFINED> instruction: 0x0004fbb0
   39e08:	andeq	r5, r4, r0, lsl #13
   39e0c:			; <UNDEFINED> instruction: 0x000456b0
   39e10:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   39e14:	mov	r7, r0
   39e18:	ldr	r4, [pc, #232]	; 39f08 <__read_chk@plt+0x33a84>
   39e1c:	mov	r6, r1
   39e20:	ldr	ip, [pc, #228]	; 39f0c <__read_chk@plt+0x33a88>
   39e24:	mov	r5, r2
   39e28:	add	r4, pc, r4
   39e2c:	ldr	ip, [r4, ip]
   39e30:	ldr	ip, [ip]
   39e34:	cmp	ip, #0
   39e38:	bne	39e44 <__read_chk@plt+0x339c0>
   39e3c:	mov	r0, #0
   39e40:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   39e44:	bl	46fa8 <__read_chk@plt+0x40b24>
   39e48:	mov	r9, r0
   39e4c:	bl	35088 <__read_chk@plt+0x2ec04>
   39e50:	subs	r8, r0, #0
   39e54:	beq	39ec8 <__read_chk@plt+0x33a44>
   39e58:	mov	r1, r7
   39e5c:	mov	r2, r6
   39e60:	mov	r3, r5
   39e64:	bl	38ff8 <__read_chk@plt+0x32b74>
   39e68:	cmp	r0, #0
   39e6c:	bne	39e3c <__read_chk@plt+0x339b8>
   39e70:	bl	46fa8 <__read_chk@plt+0x40b24>
   39e74:	ldr	r3, [pc, #148]	; 39f10 <__read_chk@plt+0x33a8c>
   39e78:	ldr	r4, [r4, r3]
   39e7c:	mov	r5, r0
   39e80:	ldr	r0, [r4]
   39e84:	bl	43938 <__read_chk@plt+0x3d4b4>
   39e88:	cmp	r0, #0
   39e8c:	bgt	39edc <__read_chk@plt+0x33a58>
   39e90:	ldr	r0, [pc, #124]	; 39f14 <__read_chk@plt+0x33a90>
   39e94:	mov	r2, r5
   39e98:	mov	r1, r9
   39e9c:	add	r0, pc, r0
   39ea0:	bl	40248 <__read_chk@plt+0x39dc4>
   39ea4:	ldr	r3, [r8, #204]	; 0xcc
   39ea8:	adds	r2, r5, r3
   39eac:	strcc	r2, [r8, #204]	; 0xcc
   39eb0:	bcc	39e3c <__read_chk@plt+0x339b8>
   39eb4:	ldr	r0, [pc, #92]	; 39f18 <__read_chk@plt+0x33a94>
   39eb8:	mov	r1, r9
   39ebc:	mov	r2, r5
   39ec0:	add	r0, pc, r0
   39ec4:	bl	3dae8 <__read_chk@plt+0x37664>
   39ec8:	ldr	r0, [pc, #76]	; 39f1c <__read_chk@plt+0x33a98>
   39ecc:	mov	r1, r9
   39ed0:	add	r0, pc, r0
   39ed4:	bl	40110 <__read_chk@plt+0x39c8c>
   39ed8:	b	39e3c <__read_chk@plt+0x339b8>
   39edc:	mov	r1, r0
   39ee0:	ldr	r2, [pc, #56]	; 39f20 <__read_chk@plt+0x33a9c>
   39ee4:	ldr	r0, [pc, #56]	; 39f24 <__read_chk@plt+0x33aa0>
   39ee8:	movw	r3, #3039	; 0xbdf
   39eec:	add	r2, pc, r2
   39ef0:	add	r0, pc, r0
   39ef4:	bl	40110 <__read_chk@plt+0x39c8c>
   39ef8:	ldr	r1, [pc, #40]	; 39f28 <__read_chk@plt+0x33aa4>
   39efc:	ldr	r0, [r4]
   39f00:	add	r1, pc, r1
   39f04:	bl	467c0 <__read_chk@plt+0x4033c>
   39f08:	ldrdeq	r6, [r8], -r4
   39f0c:	andeq	r0, r0, ip, ror #12
   39f10:	muleq	r0, ip, r6
   39f14:	andeq	pc, r4, r0, ror #29
   39f18:	ldrdeq	pc, [r4], -r8
   39f1c:	andeq	pc, r4, ip, ror lr	; <UNPREDICTABLE>
   39f20:	andeq	pc, r4, ip, ror #20
   39f24:	andeq	r5, r4, ip, lsr r5
   39f28:	andeq	r5, r4, ip, ror #10
   39f2c:	ldr	ip, [pc, #296]	; 3a05c <__read_chk@plt+0x33bd8>
   39f30:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   39f34:	add	ip, pc, ip
   39f38:	ldr	lr, [pc, #288]	; 3a060 <__read_chk@plt+0x33bdc>
   39f3c:	mov	r4, r0
   39f40:	mov	r7, r1
   39f44:	mov	r0, ip
   39f48:	mov	r1, #0
   39f4c:	mov	r8, r2
   39f50:	ldr	r6, [ip, lr]
   39f54:	ldr	r0, [r6]
   39f58:	bl	440b8 <__read_chk@plt+0x3dc34>
   39f5c:	bl	46fa8 <__read_chk@plt+0x40b24>
   39f60:	mov	r1, r4
   39f64:	mov	r2, r0
   39f68:	mov	r5, r0
   39f6c:	ldr	r0, [pc, #240]	; 3a064 <__read_chk@plt+0x33be0>
   39f70:	add	r0, pc, r0
   39f74:	bl	40248 <__read_chk@plt+0x39dc4>
   39f78:	mov	r0, r5
   39f7c:	bl	35088 <__read_chk@plt+0x2ec04>
   39f80:	subs	r9, r0, #0
   39f84:	beq	3a018 <__read_chk@plt+0x33b94>
   39f88:	mov	r2, r7
   39f8c:	mov	r3, r8
   39f90:	mov	r1, r4
   39f94:	bl	38ff8 <__read_chk@plt+0x32b74>
   39f98:	cmp	r0, #0
   39f9c:	beq	39fa8 <__read_chk@plt+0x33b24>
   39fa0:	mov	r0, #0
   39fa4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   39fa8:	ldr	r0, [r6]
   39fac:	bl	43938 <__read_chk@plt+0x3d4b4>
   39fb0:	cmp	r0, #0
   39fb4:	bgt	3a030 <__read_chk@plt+0x33bac>
   39fb8:	ldr	r5, [r9, #256]	; 0x100
   39fbc:	cmp	r5, #0
   39fc0:	beq	39fa0 <__read_chk@plt+0x33b1c>
   39fc4:	ldr	r2, [r5, #16]
   39fc8:	mov	r0, r4
   39fcc:	ldr	r3, [r5, #8]
   39fd0:	mov	r1, r9
   39fd4:	blx	r3
   39fd8:	ldr	r3, [r5]
   39fdc:	mov	r0, r5
   39fe0:	mov	r1, #20
   39fe4:	cmp	r3, #0
   39fe8:	ldrne	r2, [r5, #4]
   39fec:	ldreq	r3, [r5, #4]
   39ff0:	streq	r3, [r9, #260]	; 0x104
   39ff4:	strne	r2, [r3, #4]
   39ff8:	ldr	r3, [r5, #4]
   39ffc:	ldr	r2, [r5]
   3a000:	str	r2, [r3]
   3a004:	bl	7b7fc <__read_chk@plt+0x75378>
   3a008:	mov	r0, r5
   3a00c:	bl	55a8 <free@plt>
   3a010:	mov	r0, #0
   3a014:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3a018:	ldr	r0, [pc, #72]	; 3a068 <__read_chk@plt+0x33be4>
   3a01c:	mov	r1, r5
   3a020:	add	r0, pc, r0
   3a024:	bl	40110 <__read_chk@plt+0x39c8c>
   3a028:	mov	r0, #0
   3a02c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3a030:	mov	r1, r0
   3a034:	ldr	r2, [pc, #48]	; 3a06c <__read_chk@plt+0x33be8>
   3a038:	ldr	r0, [pc, #48]	; 3a070 <__read_chk@plt+0x33bec>
   3a03c:	movw	r3, #3100	; 0xc1c
   3a040:	add	r2, pc, r2
   3a044:	add	r0, pc, r0
   3a048:	bl	40110 <__read_chk@plt+0x39c8c>
   3a04c:	ldr	r1, [pc, #32]	; 3a074 <__read_chk@plt+0x33bf0>
   3a050:	ldr	r0, [r6]
   3a054:	add	r1, pc, r1
   3a058:	bl	467c0 <__read_chk@plt+0x4033c>
   3a05c:	andeq	r6, r8, r8, asr #19
   3a060:	muleq	r0, ip, r6
   3a064:	andeq	pc, r4, ip, asr lr	; <UNPREDICTABLE>
   3a068:	ldrdeq	pc, [r4], -r8
   3a06c:	andeq	pc, r4, r8, lsl r9	; <UNPREDICTABLE>
   3a070:	andeq	r5, r4, r8, ror #7
   3a074:	andeq	r5, r4, r8, lsl r4
   3a078:	ldr	r3, [pc, #8]	; 3a088 <__read_chk@plt+0x33c04>
   3a07c:	add	r3, pc, r3
   3a080:	str	r0, [r3, #36]	; 0x24
   3a084:	bx	lr
   3a088:	andeq	r7, r8, ip, asr #13
   3a08c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a090:	sub	sp, sp, #12
   3a094:	ldr	r6, [r0, #8]
   3a098:	cmp	r6, #0
   3a09c:	beq	3a158 <__read_chk@plt+0x33cd4>
   3a0a0:	ldr	sl, [pc, #368]	; 3a218 <__read_chk@plt+0x33d94>
   3a0a4:	add	sl, pc, sl
   3a0a8:	ldr	r7, [sl]
   3a0ac:	cmp	r7, #0
   3a0b0:	beq	3a14c <__read_chk@plt+0x33cc8>
   3a0b4:	ldr	r8, [pc, #352]	; 3a21c <__read_chk@plt+0x33d98>
   3a0b8:	mov	r7, #0
   3a0bc:	ldr	r9, [pc, #348]	; 3a220 <__read_chk@plt+0x33d9c>
   3a0c0:	mov	fp, sl
   3a0c4:	add	r8, pc, r8
   3a0c8:	mov	r4, r7
   3a0cc:	add	r9, pc, r9
   3a0d0:	add	r8, r8, #216	; 0xd8
   3a0d4:	b	3a0e8 <__read_chk@plt+0x33c64>
   3a0d8:	ldr	r3, [fp]
   3a0dc:	add	r4, r4, #1
   3a0e0:	cmp	r4, r3
   3a0e4:	bcs	3a14c <__read_chk@plt+0x33cc8>
   3a0e8:	ldr	r3, [sl, #4]
   3a0ec:	ldr	r5, [r3, r4, lsl #2]
   3a0f0:	cmp	r5, #0
   3a0f4:	beq	3a0d8 <__read_chk@plt+0x33c54>
   3a0f8:	ldr	r3, [r5]
   3a0fc:	cmp	r3, #19
   3a100:	bne	3a0d8 <__read_chk@plt+0x33c54>
   3a104:	ldr	r0, [r5, #184]	; 0xb8
   3a108:	mov	r1, r6
   3a10c:	cmp	r0, #0
   3a110:	beq	3a0d8 <__read_chk@plt+0x33c54>
   3a114:	bl	61d8 <strcmp@plt>
   3a118:	cmp	r0, #0
   3a11c:	bne	3a0d8 <__read_chk@plt+0x33c54>
   3a120:	mov	r2, r4
   3a124:	mov	r0, r9
   3a128:	mov	r1, r8
   3a12c:	add	r4, r4, #1
   3a130:	bl	40248 <__read_chk@plt+0x39dc4>
   3a134:	mov	r0, r5
   3a138:	bl	37414 <__read_chk@plt+0x30f90>
   3a13c:	ldr	r3, [fp]
   3a140:	mov	r7, #1
   3a144:	cmp	r4, r3
   3a148:	bcc	3a0e8 <__read_chk@plt+0x33c64>
   3a14c:	mov	r0, r7
   3a150:	add	sp, sp, #12
   3a154:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a158:	ldr	fp, [pc, #196]	; 3a224 <__read_chk@plt+0x33da0>
   3a15c:	ldr	r8, [r0]
   3a160:	add	fp, pc, fp
   3a164:	ldr	r7, [r0, #4]
   3a168:	ldr	r3, [fp]
   3a16c:	cmp	r3, #0
   3a170:	beq	3a208 <__read_chk@plt+0x33d84>
   3a174:	ldr	r9, [pc, #172]	; 3a228 <__read_chk@plt+0x33da4>
   3a178:	uxth	r7, r7
   3a17c:	ldr	sl, [pc, #168]	; 3a22c <__read_chk@plt+0x33da8>
   3a180:	mov	r4, r6
   3a184:	add	r9, pc, r9
   3a188:	add	r9, r9, #260	; 0x104
   3a18c:	add	sl, pc, sl
   3a190:	str	r9, [sp, #4]
   3a194:	mov	r9, fp
   3a198:	b	3a1ac <__read_chk@plt+0x33d28>
   3a19c:	ldr	r3, [r9]
   3a1a0:	add	r4, r4, #1
   3a1a4:	cmp	r4, r3
   3a1a8:	bcs	3a20c <__read_chk@plt+0x33d88>
   3a1ac:	ldr	r3, [fp, #4]
   3a1b0:	ldr	r5, [r3, r4, lsl #2]
   3a1b4:	cmp	r5, #0
   3a1b8:	beq	3a19c <__read_chk@plt+0x33d18>
   3a1bc:	ldr	r3, [r5]
   3a1c0:	cmp	r3, #11
   3a1c4:	bne	3a19c <__read_chk@plt+0x33d18>
   3a1c8:	ldr	r0, [r5, #184]	; 0xb8
   3a1cc:	mov	r1, r8
   3a1d0:	bl	61d8 <strcmp@plt>
   3a1d4:	cmp	r0, #0
   3a1d8:	bne	3a19c <__read_chk@plt+0x33d18>
   3a1dc:	ldr	r3, [r5, #188]	; 0xbc
   3a1e0:	cmp	r3, r7
   3a1e4:	bne	3a19c <__read_chk@plt+0x33d18>
   3a1e8:	mov	r0, sl
   3a1ec:	ldr	r1, [sp, #4]
   3a1f0:	mov	r2, r4
   3a1f4:	mov	r6, #1
   3a1f8:	bl	40248 <__read_chk@plt+0x39dc4>
   3a1fc:	mov	r0, r5
   3a200:	bl	37414 <__read_chk@plt+0x30f90>
   3a204:	b	3a19c <__read_chk@plt+0x33d18>
   3a208:	mov	r6, r3
   3a20c:	mov	r0, r6
   3a210:	add	sp, sp, #12
   3a214:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a218:	andeq	r7, r8, r4, lsr #13
   3a21c:			; <UNDEFINED> instruction: 0x0004e1b8
   3a220:	andeq	pc, r4, r8, asr sp	; <UNPREDICTABLE>
   3a224:	andeq	r7, r8, r8, ror #11
   3a228:	strdeq	lr, [r4], -r8
   3a22c:	muleq	r4, r8, ip
   3a230:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a234:	mov	ip, r0
   3a238:	ldr	r6, [r0, #8]
   3a23c:	sub	sp, sp, #12
   3a240:	mov	sl, r1
   3a244:	cmp	r6, #0
   3a248:	beq	3a304 <__read_chk@plt+0x33e80>
   3a24c:	ldr	sl, [pc, #460]	; 3a420 <__read_chk@plt+0x33f9c>
   3a250:	add	sl, pc, sl
   3a254:	ldr	r7, [sl]
   3a258:	cmp	r7, #0
   3a25c:	beq	3a2f8 <__read_chk@plt+0x33e74>
   3a260:	ldr	r8, [pc, #444]	; 3a424 <__read_chk@plt+0x33fa0>
   3a264:	mov	r7, #0
   3a268:	ldr	r9, [pc, #440]	; 3a428 <__read_chk@plt+0x33fa4>
   3a26c:	mov	fp, sl
   3a270:	add	r8, pc, r8
   3a274:	mov	r4, r7
   3a278:	add	r9, pc, r9
   3a27c:	add	r8, r8, #296	; 0x128
   3a280:	b	3a294 <__read_chk@plt+0x33e10>
   3a284:	ldr	r3, [fp]
   3a288:	add	r4, r4, #1
   3a28c:	cmp	r4, r3
   3a290:	bcs	3a2f8 <__read_chk@plt+0x33e74>
   3a294:	ldr	r3, [sl, #4]
   3a298:	ldr	r5, [r3, r4, lsl #2]
   3a29c:	cmp	r5, #0
   3a2a0:	beq	3a284 <__read_chk@plt+0x33e00>
   3a2a4:	ldr	r3, [r5]
   3a2a8:	cmp	r3, #18
   3a2ac:	bne	3a284 <__read_chk@plt+0x33e00>
   3a2b0:	ldr	r0, [r5, #192]	; 0xc0
   3a2b4:	mov	r1, r6
   3a2b8:	cmp	r0, #0
   3a2bc:	beq	3a284 <__read_chk@plt+0x33e00>
   3a2c0:	bl	61d8 <strcmp@plt>
   3a2c4:	cmp	r0, #0
   3a2c8:	bne	3a284 <__read_chk@plt+0x33e00>
   3a2cc:	mov	r2, r4
   3a2d0:	mov	r0, r9
   3a2d4:	mov	r1, r8
   3a2d8:	add	r4, r4, #1
   3a2dc:	bl	40248 <__read_chk@plt+0x39dc4>
   3a2e0:	mov	r0, r5
   3a2e4:	bl	37414 <__read_chk@plt+0x30f90>
   3a2e8:	ldr	r3, [fp]
   3a2ec:	mov	r7, #1
   3a2f0:	cmp	r4, r3
   3a2f4:	bcc	3a294 <__read_chk@plt+0x33e10>
   3a2f8:	mov	r0, r7
   3a2fc:	add	sp, sp, #12
   3a300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a304:	ldr	r3, [r2]
   3a308:	mov	r1, r6
   3a30c:	ldr	r0, [r0]
   3a310:	mov	r2, #1
   3a314:	ldr	fp, [ip, #4]
   3a318:	bl	34d24 <__read_chk@plt+0x2e8a0>
   3a31c:	ldr	r8, [pc, #264]	; 3a42c <__read_chk@plt+0x33fa8>
   3a320:	add	r8, pc, r8
   3a324:	ldr	r3, [r8]
   3a328:	cmp	r3, #0
   3a32c:	mov	r7, r0
   3a330:	beq	3a3f8 <__read_chk@plt+0x33f74>
   3a334:	ldr	r3, [pc, #244]	; 3a430 <__read_chk@plt+0x33fac>
   3a338:	uxth	fp, fp
   3a33c:	ldr	ip, [pc, #240]	; 3a434 <__read_chk@plt+0x33fb0>
   3a340:	mov	r4, r6
   3a344:	add	r3, pc, r3
   3a348:	mov	r9, r8
   3a34c:	add	ip, pc, ip
   3a350:	add	r3, r3, #340	; 0x154
   3a354:	b	3a368 <__read_chk@plt+0x33ee4>
   3a358:	ldr	r2, [r9]
   3a35c:	add	r4, r4, #1
   3a360:	cmp	r4, r2
   3a364:	bcs	3a3fc <__read_chk@plt+0x33f78>
   3a368:	ldr	r2, [r8, #4]
   3a36c:	ldr	r5, [r2, r4, lsl #2]
   3a370:	cmp	r5, #0
   3a374:	beq	3a358 <__read_chk@plt+0x33ed4>
   3a378:	ldr	r2, [r5]
   3a37c:	cmp	r2, #2
   3a380:	bne	3a358 <__read_chk@plt+0x33ed4>
   3a384:	ldr	r2, [r5, #188]	; 0xbc
   3a388:	cmp	r2, fp
   3a38c:	bne	3a358 <__read_chk@plt+0x33ed4>
   3a390:	cmn	sl, #1
   3a394:	ldr	r2, [r5, #196]	; 0xc4
   3a398:	beq	3a414 <__read_chk@plt+0x33f90>
   3a39c:	cmp	sl, r2
   3a3a0:	bne	3a358 <__read_chk@plt+0x33ed4>
   3a3a4:	ldr	r0, [r5, #192]	; 0xc0
   3a3a8:	cmp	r0, #0
   3a3ac:	beq	3a408 <__read_chk@plt+0x33f84>
   3a3b0:	cmp	r7, #0
   3a3b4:	beq	3a358 <__read_chk@plt+0x33ed4>
   3a3b8:	mov	r1, r7
   3a3bc:	stm	sp, {r3, ip}
   3a3c0:	bl	61d8 <strcmp@plt>
   3a3c4:	ldm	sp, {r3, ip}
   3a3c8:	cmp	r0, #0
   3a3cc:	bne	3a358 <__read_chk@plt+0x33ed4>
   3a3d0:	mov	r0, ip
   3a3d4:	mov	r1, r3
   3a3d8:	mov	r2, r4
   3a3dc:	stm	sp, {r3, ip}
   3a3e0:	bl	40248 <__read_chk@plt+0x39dc4>
   3a3e4:	mov	r0, r5
   3a3e8:	bl	37414 <__read_chk@plt+0x30f90>
   3a3ec:	mov	r6, #1
   3a3f0:	ldm	sp, {r3, ip}
   3a3f4:	b	3a358 <__read_chk@plt+0x33ed4>
   3a3f8:	mov	r6, r3
   3a3fc:	mov	r0, r6
   3a400:	add	sp, sp, #12
   3a404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a408:	cmp	r7, #0
   3a40c:	bne	3a358 <__read_chk@plt+0x33ed4>
   3a410:	b	3a3d0 <__read_chk@plt+0x33f4c>
   3a414:	cmp	r2, #0
   3a418:	beq	3a358 <__read_chk@plt+0x33ed4>
   3a41c:	b	3a3a4 <__read_chk@plt+0x33f20>
   3a420:	strdeq	r7, [r8], -r8
   3a424:	andeq	lr, r4, ip
   3a428:	andeq	pc, r4, ip, lsr #23
   3a42c:	andeq	r7, r8, r8, lsr #8
   3a430:	andeq	sp, r4, r8, lsr pc
   3a434:	ldrdeq	pc, [r4], -r8
   3a438:	ldr	r2, [r0, #8]
   3a43c:	mov	r3, r1
   3a440:	mov	r1, r0
   3a444:	cmp	r2, #0
   3a448:	beq	3a45c <__read_chk@plt+0x33fd8>
   3a44c:	add	r2, r3, #4
   3a450:	mov	r0, #18
   3a454:	add	r3, r3, #8
   3a458:	b	3592c <__read_chk@plt+0x2f4a8>
   3a45c:	mov	r0, #2
   3a460:	b	35b68 <__read_chk@plt+0x2f6e4>
   3a464:	push	{r4}		; (str r4, [sp, #-4]!)
   3a468:	mov	r3, r2
   3a46c:	ldr	ip, [r0, #8]
   3a470:	mov	r4, r1
   3a474:	mov	r1, r0
   3a478:	cmp	ip, #0
   3a47c:	beq	3a494 <__read_chk@plt+0x34010>
   3a480:	mov	r0, #19
   3a484:	add	r2, r2, #4
   3a488:	add	r3, r3, #8
   3a48c:	pop	{r4}		; (ldr r4, [sp], #4)
   3a490:	b	3592c <__read_chk@plt+0x2f4a8>
   3a494:	mov	r2, r4
   3a498:	mov	r0, #11
   3a49c:	pop	{r4}		; (ldr r4, [sp], #4)
   3a4a0:	b	35b68 <__read_chk@plt+0x2f6e4>
   3a4a4:	ldr	r3, [pc, #608]	; 3a70c <__read_chk@plt+0x34288>
   3a4a8:	ldr	r2, [pc, #608]	; 3a710 <__read_chk@plt+0x3428c>
   3a4ac:	add	r3, pc, r3
   3a4b0:	push	{r4, r5, r6, r7, r8, lr}
   3a4b4:	mov	r4, r0
   3a4b8:	ldr	r2, [r3, r2]
   3a4bc:	ldr	r2, [r2]
   3a4c0:	cmp	r2, #0
   3a4c4:	bne	3a4ec <__read_chk@plt+0x34068>
   3a4c8:	ldr	r2, [r0, #8]
   3a4cc:	cmp	r2, #0
   3a4d0:	beq	3a660 <__read_chk@plt+0x341dc>
   3a4d4:	ldr	r0, [pc, #568]	; 3a714 <__read_chk@plt+0x34290>
   3a4d8:	add	r0, pc, r0
   3a4dc:	bl	40110 <__read_chk@plt+0x39c8c>
   3a4e0:	mvn	r5, #0
   3a4e4:	mov	r0, r5
   3a4e8:	pop	{r4, r5, r6, r7, r8, pc}
   3a4ec:	ldr	r2, [pc, #548]	; 3a718 <__read_chk@plt+0x34294>
   3a4f0:	mov	r1, #80	; 0x50
   3a4f4:	ldr	r5, [r3, r2]
   3a4f8:	ldr	r0, [r5]
   3a4fc:	bl	468e8 <__read_chk@plt+0x40464>
   3a500:	ldr	r3, [r4, #8]
   3a504:	ldr	r0, [r5]
   3a508:	cmp	r3, #0
   3a50c:	beq	3a6cc <__read_chk@plt+0x34248>
   3a510:	ldr	r1, [pc, #516]	; 3a71c <__read_chk@plt+0x34298>
   3a514:	add	r1, pc, r1
   3a518:	bl	46a00 <__read_chk@plt+0x4057c>
   3a51c:	ldr	r0, [r5]
   3a520:	mov	r1, #1
   3a524:	bl	4691c <__read_chk@plt+0x40498>
   3a528:	ldr	r0, [r5]
   3a52c:	ldr	r1, [r4, #8]
   3a530:	bl	46a00 <__read_chk@plt+0x4057c>
   3a534:	ldr	r0, [r5]
   3a538:	bl	46b24 <__read_chk@plt+0x406a0>
   3a53c:	bl	47128 <__read_chk@plt+0x40ca4>
   3a540:	ldr	r7, [pc, #472]	; 3a720 <__read_chk@plt+0x3429c>
   3a544:	mov	r1, #1
   3a548:	add	r7, pc, r7
   3a54c:	ldr	r0, [r7, #40]	; 0x28
   3a550:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3a554:	ldr	r5, [r7, #44]	; 0x2c
   3a558:	mov	r2, #24
   3a55c:	mov	r1, r0
   3a560:	mov	r0, r5
   3a564:	bl	493d0 <__read_chk@plt+0x42f4c>
   3a568:	ldr	r5, [r7, #40]	; 0x28
   3a56c:	mov	r1, #1
   3a570:	str	r0, [r7, #44]	; 0x2c
   3a574:	mov	r8, r0
   3a578:	mov	r0, r5
   3a57c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3a580:	ldr	r3, [r4, #20]
   3a584:	cmp	r3, #0
   3a588:	str	r0, [r7, #40]	; 0x28
   3a58c:	beq	3a638 <__read_chk@plt+0x341b4>
   3a590:	mov	r0, r3
   3a594:	add	r6, r5, r5, lsl #1
   3a598:	bl	49400 <__read_chk@plt+0x42f7c>
   3a59c:	ldr	r7, [r7, #44]	; 0x2c
   3a5a0:	lsl	r6, r6, #3
   3a5a4:	mvn	r3, #1
   3a5a8:	add	r7, r7, r6
   3a5ac:	str	r0, [r8, r6]
   3a5b0:	str	r3, [r7, #4]
   3a5b4:	ldr	r3, [r4, #8]
   3a5b8:	cmp	r3, #0
   3a5bc:	beq	3a5fc <__read_chk@plt+0x34178>
   3a5c0:	mov	r3, #0
   3a5c4:	str	r3, [r7, #8]
   3a5c8:	ldr	r0, [r4, #8]
   3a5cc:	bl	49400 <__read_chk@plt+0x42f7c>
   3a5d0:	ldr	r2, [pc, #332]	; 3a724 <__read_chk@plt+0x342a0>
   3a5d4:	mvn	r3, #1
   3a5d8:	add	r2, pc, r2
   3a5dc:	ldr	r2, [r2, #44]	; 0x2c
   3a5e0:	add	r6, r2, r6
   3a5e4:	str	r0, [r7, #12]
   3a5e8:	str	r3, [r6, #16]
   3a5ec:	mov	r3, #0
   3a5f0:	mov	r0, r5
   3a5f4:	str	r3, [r6, #20]
   3a5f8:	pop	{r4, r5, r6, r7, r8, pc}
   3a5fc:	ldr	r0, [r4]
   3a600:	cmp	r0, #0
   3a604:	moveq	r6, r7
   3a608:	beq	3a620 <__read_chk@plt+0x3419c>
   3a60c:	bl	49400 <__read_chk@plt+0x42f7c>
   3a610:	ldr	r3, [pc, #272]	; 3a728 <__read_chk@plt+0x342a4>
   3a614:	add	r3, pc, r3
   3a618:	ldr	r3, [r3, #44]	; 0x2c
   3a61c:	add	r6, r3, r6
   3a620:	str	r0, [r7, #8]
   3a624:	mov	r3, #0
   3a628:	str	r3, [r6, #12]
   3a62c:	ldr	r3, [r4, #4]
   3a630:	str	r3, [r6, #16]
   3a634:	b	3a5ec <__read_chk@plt+0x34168>
   3a638:	ldr	r0, [r4, #12]
   3a63c:	add	r6, r5, r5, lsl #1
   3a640:	bl	49400 <__read_chk@plt+0x42f7c>
   3a644:	ldr	r7, [r7, #44]	; 0x2c
   3a648:	lsl	r6, r6, #3
   3a64c:	add	r7, r7, r6
   3a650:	str	r0, [r8, r6]
   3a654:	ldr	r3, [r4, #16]
   3a658:	str	r3, [r7, #4]
   3a65c:	b	3a5b4 <__read_chk@plt+0x34130>
   3a660:	ldr	r2, [pc, #176]	; 3a718 <__read_chk@plt+0x34294>
   3a664:	mov	r1, #28
   3a668:	ldr	r5, [r3, r2]
   3a66c:	ldr	r0, [r5]
   3a670:	bl	468e8 <__read_chk@plt+0x40464>
   3a674:	ldr	r0, [r5]
   3a678:	ldr	r1, [r4, #4]
   3a67c:	bl	46958 <__read_chk@plt+0x404d4>
   3a680:	ldr	r0, [r5]
   3a684:	ldr	r1, [r4, #12]
   3a688:	bl	46a00 <__read_chk@plt+0x4057c>
   3a68c:	ldr	r1, [r4, #16]
   3a690:	ldr	r0, [r5]
   3a694:	bl	46958 <__read_chk@plt+0x404d4>
   3a698:	ldr	r0, [r5]
   3a69c:	bl	46b24 <__read_chk@plt+0x406a0>
   3a6a0:	bl	47128 <__read_chk@plt+0x40ca4>
   3a6a4:	ldr	r0, [r5]
   3a6a8:	bl	466b0 <__read_chk@plt+0x4022c>
   3a6ac:	cmp	r0, #14
   3a6b0:	beq	3a540 <__read_chk@plt+0x340bc>
   3a6b4:	cmp	r0, #15
   3a6b8:	beq	3a4e0 <__read_chk@plt+0x3405c>
   3a6bc:	mov	r1, r0
   3a6c0:	ldr	r0, [pc, #100]	; 3a72c <__read_chk@plt+0x342a8>
   3a6c4:	add	r0, pc, r0
   3a6c8:	bl	471e0 <__read_chk@plt+0x40d5c>
   3a6cc:	ldr	r1, [pc, #92]	; 3a730 <__read_chk@plt+0x342ac>
   3a6d0:	add	r1, pc, r1
   3a6d4:	bl	46a00 <__read_chk@plt+0x4057c>
   3a6d8:	ldr	r0, [r5]
   3a6dc:	mov	r1, #1
   3a6e0:	bl	4691c <__read_chk@plt+0x40498>
   3a6e4:	ldr	r0, [r4]
   3a6e8:	bl	336d8 <__read_chk@plt+0x2d254>
   3a6ec:	ldr	r6, [r5]
   3a6f0:	mov	r1, r0
   3a6f4:	mov	r0, r6
   3a6f8:	bl	46a00 <__read_chk@plt+0x4057c>
   3a6fc:	ldr	r0, [r5]
   3a700:	ldr	r1, [r4, #4]
   3a704:	bl	46958 <__read_chk@plt+0x404d4>
   3a708:	b	3a534 <__read_chk@plt+0x340b0>
   3a70c:	andeq	r6, r8, r0, asr r4
   3a710:	andeq	r0, r0, ip, ror #12
   3a714:	andeq	pc, r4, r8, asr #19
   3a718:	muleq	r0, ip, r6
   3a71c:	andeq	pc, r4, r8, lsr #18
   3a720:	andeq	r7, r8, r0, lsl #4
   3a724:	andeq	r7, r8, r0, ror r1
   3a728:	andeq	r7, r8, r4, lsr r1
   3a72c:	muleq	r4, r8, r7
   3a730:	andeq	pc, r4, r4, asr #2
   3a734:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a738:	sub	sp, sp, #12
   3a73c:	ldr	r9, [r0, #8]
   3a740:	ldr	r6, [pc, #712]	; 3aa10 <__read_chk@plt+0x3458c>
   3a744:	cmp	r9, #0
   3a748:	add	r6, pc, r6
   3a74c:	beq	3a86c <__read_chk@plt+0x343e8>
   3a750:	ldr	r3, [pc, #700]	; 3aa14 <__read_chk@plt+0x34590>
   3a754:	ldr	r3, [r6, r3]
   3a758:	ldr	r3, [r3]
   3a75c:	cmp	r3, #0
   3a760:	beq	3a9c8 <__read_chk@plt+0x34544>
   3a764:	ldr	r3, [pc, #684]	; 3aa18 <__read_chk@plt+0x34594>
   3a768:	add	r3, pc, r3
   3a76c:	ldr	r7, [r3, #40]	; 0x28
   3a770:	cmp	r7, #0
   3a774:	ble	3a9d0 <__read_chk@plt+0x3454c>
   3a778:	ldr	r8, [r3, #44]	; 0x2c
   3a77c:	mov	r5, #0
   3a780:	mov	r4, r8
   3a784:	b	3a7a4 <__read_chk@plt+0x34320>
   3a788:	mov	r0, r5
   3a78c:	mov	r1, #1
   3a790:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3a794:	add	r4, r4, #24
   3a798:	cmp	r0, r7
   3a79c:	mov	r5, r0
   3a7a0:	beq	3a9d0 <__read_chk@plt+0x3454c>
   3a7a4:	ldr	r3, [r4]
   3a7a8:	rsb	sl, r8, r4
   3a7ac:	cmp	r3, #0
   3a7b0:	beq	3a788 <__read_chk@plt+0x34304>
   3a7b4:	ldr	r3, [r4, #16]
   3a7b8:	cmn	r3, #2
   3a7bc:	bne	3a788 <__read_chk@plt+0x34304>
   3a7c0:	ldr	r0, [r4, #12]
   3a7c4:	mov	r1, r9
   3a7c8:	cmp	r0, #0
   3a7cc:	beq	3a788 <__read_chk@plt+0x34304>
   3a7d0:	bl	61d8 <strcmp@plt>
   3a7d4:	subs	fp, r0, #0
   3a7d8:	bne	3a788 <__read_chk@plt+0x34304>
   3a7dc:	cmp	r5, r7
   3a7e0:	bge	3a9d0 <__read_chk@plt+0x3454c>
   3a7e4:	ldr	r3, [pc, #560]	; 3aa1c <__read_chk@plt+0x34598>
   3a7e8:	mov	r1, #80	; 0x50
   3a7ec:	ldr	r4, [r6, r3]
   3a7f0:	ldr	r0, [r4]
   3a7f4:	bl	468e8 <__read_chk@plt+0x40464>
   3a7f8:	ldr	r1, [pc, #544]	; 3aa20 <__read_chk@plt+0x3459c>
   3a7fc:	ldr	r0, [r4]
   3a800:	add	r1, pc, r1
   3a804:	bl	46a00 <__read_chk@plt+0x4057c>
   3a808:	ldr	r0, [r4]
   3a80c:	mov	r1, fp
   3a810:	bl	4691c <__read_chk@plt+0x40498>
   3a814:	mov	r1, r9
   3a818:	ldr	r0, [r4]
   3a81c:	bl	46a00 <__read_chk@plt+0x4057c>
   3a820:	ldr	r0, [r4]
   3a824:	bl	46b24 <__read_chk@plt+0x406a0>
   3a828:	ldr	r3, [pc, #500]	; 3aa24 <__read_chk@plt+0x345a0>
   3a82c:	add	r3, pc, r3
   3a830:	ldr	r5, [r3, #44]	; 0x2c
   3a834:	add	r4, r5, sl
   3a838:	str	fp, [r4, #16]
   3a83c:	str	fp, [r4, #4]
   3a840:	ldr	r0, [r5, sl]
   3a844:	bl	55a8 <free@plt>
   3a848:	str	fp, [r5, sl]
   3a84c:	str	fp, [r4, #8]
   3a850:	ldr	r0, [r4, #12]
   3a854:	bl	55a8 <free@plt>
   3a858:	str	fp, [r4, #12]
   3a85c:	str	fp, [r4, #20]
   3a860:	mov	r0, fp
   3a864:	add	sp, sp, #12
   3a868:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a86c:	ldm	r0, {r3, r8}
   3a870:	cmp	r8, #0
   3a874:	str	r3, [sp, #4]
   3a878:	uxthne	r8, r8
   3a87c:	ldr	r3, [pc, #400]	; 3aa14 <__read_chk@plt+0x34590>
   3a880:	ldrheq	r8, [r0, #24]
   3a884:	ldr	r3, [r6, r3]
   3a888:	ldr	r3, [r3]
   3a88c:	cmp	r3, #0
   3a890:	beq	3a9c8 <__read_chk@plt+0x34544>
   3a894:	ldr	r3, [pc, #396]	; 3aa28 <__read_chk@plt+0x345a4>
   3a898:	add	r3, pc, r3
   3a89c:	ldr	r7, [r3, #40]	; 0x28
   3a8a0:	cmp	r7, #0
   3a8a4:	ble	3a9f0 <__read_chk@plt+0x3456c>
   3a8a8:	ldr	sl, [r3, #44]	; 0x2c
   3a8ac:	mov	r5, #0
   3a8b0:	mov	r4, sl
   3a8b4:	b	3a8d4 <__read_chk@plt+0x34450>
   3a8b8:	mov	r0, r5
   3a8bc:	mov	r1, #1
   3a8c0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3a8c4:	add	r4, r4, #24
   3a8c8:	cmp	r0, r7
   3a8cc:	mov	r5, r0
   3a8d0:	beq	3a9f0 <__read_chk@plt+0x3456c>
   3a8d4:	ldr	r3, [r4]
   3a8d8:	rsb	r9, sl, r4
   3a8dc:	cmp	r3, #0
   3a8e0:	beq	3a8b8 <__read_chk@plt+0x34434>
   3a8e4:	ldr	r3, [r4, #16]
   3a8e8:	cmp	r3, r8
   3a8ec:	bne	3a8b8 <__read_chk@plt+0x34434>
   3a8f0:	ldr	r0, [r4, #8]
   3a8f4:	ldr	r1, [sp, #4]
   3a8f8:	cmp	r0, #0
   3a8fc:	beq	3a9bc <__read_chk@plt+0x34538>
   3a900:	bl	61d8 <strcmp@plt>
   3a904:	cmp	r0, #0
   3a908:	bne	3a8b8 <__read_chk@plt+0x34434>
   3a90c:	cmp	r7, r5
   3a910:	ble	3a9f0 <__read_chk@plt+0x3456c>
   3a914:	ldr	r3, [pc, #256]	; 3aa1c <__read_chk@plt+0x34598>
   3a918:	mov	r1, #80	; 0x50
   3a91c:	mov	r4, #0
   3a920:	mov	fp, r4
   3a924:	ldr	r5, [r6, r3]
   3a928:	ldr	r0, [r5]
   3a92c:	bl	468e8 <__read_chk@plt+0x40464>
   3a930:	ldr	r1, [pc, #244]	; 3aa2c <__read_chk@plt+0x345a8>
   3a934:	ldr	r0, [r5]
   3a938:	add	r1, pc, r1
   3a93c:	bl	46a00 <__read_chk@plt+0x4057c>
   3a940:	mov	r1, r4
   3a944:	ldr	r0, [r5]
   3a948:	bl	4691c <__read_chk@plt+0x40498>
   3a94c:	ldr	r0, [sp, #4]
   3a950:	bl	336d8 <__read_chk@plt+0x2d254>
   3a954:	ldr	r6, [r5]
   3a958:	mov	r1, r0
   3a95c:	mov	r0, r6
   3a960:	bl	46a00 <__read_chk@plt+0x4057c>
   3a964:	mov	r1, r8
   3a968:	ldr	r0, [r5]
   3a96c:	bl	46958 <__read_chk@plt+0x404d4>
   3a970:	ldr	r0, [r5]
   3a974:	bl	46b24 <__read_chk@plt+0x406a0>
   3a978:	ldr	r3, [pc, #176]	; 3aa30 <__read_chk@plt+0x345ac>
   3a97c:	add	r3, pc, r3
   3a980:	ldr	r6, [r3, #44]	; 0x2c
   3a984:	add	r5, r6, r9
   3a988:	str	r4, [r5, #16]
   3a98c:	str	r4, [r5, #4]
   3a990:	ldr	r0, [r6, r9]
   3a994:	bl	55a8 <free@plt>
   3a998:	str	r4, [r6, r9]
   3a99c:	ldr	r0, [r5, #8]
   3a9a0:	bl	55a8 <free@plt>
   3a9a4:	mov	r0, fp
   3a9a8:	str	r4, [r5, #8]
   3a9ac:	str	r4, [r5, #12]
   3a9b0:	str	r4, [r5, #20]
   3a9b4:	add	sp, sp, #12
   3a9b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a9bc:	cmp	r1, #0
   3a9c0:	bne	3a8b8 <__read_chk@plt+0x34434>
   3a9c4:	b	3a90c <__read_chk@plt+0x34488>
   3a9c8:	mvn	fp, #0
   3a9cc:	b	3a860 <__read_chk@plt+0x343dc>
   3a9d0:	ldr	r1, [pc, #92]	; 3aa34 <__read_chk@plt+0x345b0>
   3a9d4:	mvn	fp, #0
   3a9d8:	ldr	r0, [pc, #88]	; 3aa38 <__read_chk@plt+0x345b4>
   3a9dc:	add	r1, pc, r1
   3a9e0:	add	r0, pc, r0
   3a9e4:	add	r1, r1, #376	; 0x178
   3a9e8:	bl	401e0 <__read_chk@plt+0x39d5c>
   3a9ec:	b	3a860 <__read_chk@plt+0x343dc>
   3a9f0:	ldr	r1, [pc, #68]	; 3aa3c <__read_chk@plt+0x345b8>
   3a9f4:	mvn	fp, #0
   3a9f8:	ldr	r0, [pc, #64]	; 3aa40 <__read_chk@plt+0x345bc>
   3a9fc:	add	r1, pc, r1
   3aa00:	add	r0, pc, r0
   3aa04:	add	r1, r1, #420	; 0x1a4
   3aa08:	bl	401e0 <__read_chk@plt+0x39d5c>
   3aa0c:	b	3a860 <__read_chk@plt+0x343dc>
   3aa10:			; <UNDEFINED> instruction: 0x000861b4
   3aa14:	andeq	r0, r0, ip, ror #12
   3aa18:	andeq	r6, r8, r0, ror #31
   3aa1c:	muleq	r0, ip, r6
   3aa20:	andeq	pc, r4, r4, lsl #14
   3aa24:	andeq	r6, r8, ip, lsl pc
   3aa28:			; <UNDEFINED> instruction: 0x00086eb0
   3aa2c:	andeq	lr, r4, r0, asr #21
   3aa30:	andeq	r6, r8, ip, asr #27
   3aa34:	andeq	sp, r4, r0, lsr #17
   3aa38:	andeq	pc, r4, r4, lsl #10
   3aa3c:	andeq	sp, r4, r0, lsl #17
   3aa40:	andeq	pc, r4, r4, ror #9
   3aa44:	ldr	r3, [pc, #20]	; 3aa60 <__read_chk@plt+0x345dc>
   3aa48:	add	r3, pc, r3
   3aa4c:	ldr	r2, [r3, #40]	; 0x28
   3aa50:	cmp	r2, #0
   3aa54:	moveq	r2, #1
   3aa58:	streq	r2, [r3, #52]	; 0x34
   3aa5c:	bx	lr
   3aa60:	andeq	r6, r8, r0, lsl #26
   3aa64:	push	{r4, r5, r6, r7, r8, lr}
   3aa68:	mov	r7, r0
   3aa6c:	ldr	r4, [pc, #152]	; 3ab0c <__read_chk@plt+0x34688>
   3aa70:	mov	r6, r1
   3aa74:	ldr	r0, [pc, #148]	; 3ab10 <__read_chk@plt+0x3468c>
   3aa78:	mov	r1, r7
   3aa7c:	add	r4, pc, r4
   3aa80:	mov	r2, r6
   3aa84:	add	r0, pc, r0
   3aa88:	bl	401e0 <__read_chk@plt+0x39d5c>
   3aa8c:	ldr	r0, [r4, #40]	; 0x28
   3aa90:	mov	r1, #1
   3aa94:	ldr	r5, [r4, #44]	; 0x2c
   3aa98:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3aa9c:	mov	r2, #24
   3aaa0:	mov	r1, r0
   3aaa4:	mov	r0, r5
   3aaa8:	bl	493d0 <__read_chk@plt+0x42f4c>
   3aaac:	ldr	r3, [r4, #40]	; 0x28
   3aab0:	mov	r5, #0
   3aab4:	add	r3, r3, r3, lsl #1
   3aab8:	mov	r8, r0
   3aabc:	mov	r0, r7
   3aac0:	str	r8, [r4, #44]	; 0x2c
   3aac4:	lsl	r7, r3, #3
   3aac8:	bl	49400 <__read_chk@plt+0x42f7c>
   3aacc:	ldr	ip, [r4, #40]	; 0x28
   3aad0:	ldr	r3, [r4, #44]	; 0x2c
   3aad4:	mov	r1, #1
   3aad8:	add	r2, ip, ip, lsl #1
   3aadc:	add	r3, r3, r2, lsl #3
   3aae0:	str	r0, [r8, r7]
   3aae4:	mov	r0, ip
   3aae8:	str	r6, [r3, #4]
   3aaec:	str	r5, [r3, #8]
   3aaf0:	str	r5, [r3, #12]
   3aaf4:	str	r5, [r3, #16]
   3aaf8:	str	r5, [r3, #20]
   3aafc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3ab00:	str	r5, [r4, #52]	; 0x34
   3ab04:	str	r0, [r4, #40]	; 0x28
   3ab08:	pop	{r4, r5, r6, r7, r8, pc}
   3ab0c:	andeq	r6, r8, ip, asr #25
   3ab10:	andeq	pc, r4, r8, lsr #9
   3ab14:	push	{r4, r5, r6, r7, r8, lr}
   3ab18:	cmp	r0, #0
   3ab1c:	ldr	r5, [pc, #300]	; 3ac50 <__read_chk@plt+0x347cc>
   3ab20:	sub	sp, sp, #8
   3ab24:	mov	r4, r1
   3ab28:	add	r5, pc, r5
   3ab2c:	blt	3abb0 <__read_chk@plt+0x3472c>
   3ab30:	ldr	r6, [pc, #284]	; 3ac54 <__read_chk@plt+0x347d0>
   3ab34:	add	r6, pc, r6
   3ab38:	ldr	r2, [r6, #40]	; 0x28
   3ab3c:	cmp	r0, r2
   3ab40:	bge	3abbc <__read_chk@plt+0x34738>
   3ab44:	cmp	r1, #0
   3ab48:	ble	3abd4 <__read_chk@plt+0x34750>
   3ab4c:	add	r7, r0, r0, lsl #1
   3ab50:	ldr	r3, [r6, #44]	; 0x2c
   3ab54:	ldr	r0, [pc, #252]	; 3ac58 <__read_chk@plt+0x347d4>
   3ab58:	mov	r2, r1
   3ab5c:	lsl	r7, r7, #3
   3ab60:	ldr	r1, [pc, #244]	; 3ac5c <__read_chk@plt+0x347d8>
   3ab64:	add	ip, r3, r7
   3ab68:	add	r0, pc, r0
   3ab6c:	ldr	r3, [r3, r7]
   3ab70:	add	r1, pc, r1
   3ab74:	ldr	ip, [ip, #4]
   3ab78:	str	ip, [sp]
   3ab7c:	bl	401e0 <__read_chk@plt+0x39d5c>
   3ab80:	ldr	r3, [pc, #216]	; 3ac60 <__read_chk@plt+0x347dc>
   3ab84:	ldr	r2, [pc, #216]	; 3ac64 <__read_chk@plt+0x347e0>
   3ab88:	ldr	r3, [r5, r3]
   3ab8c:	add	r2, pc, r2
   3ab90:	ldr	r0, [r2, #44]	; 0x2c
   3ab94:	ldr	r3, [r3]
   3ab98:	add	r7, r0, r7
   3ab9c:	tst	r3, #134217728	; 0x8000000
   3aba0:	movne	r4, #0
   3aba4:	str	r4, [r7, #16]
   3aba8:	add	sp, sp, #8
   3abac:	pop	{r4, r5, r6, r7, r8, pc}
   3abb0:	ldr	r3, [pc, #176]	; 3ac68 <__read_chk@plt+0x347e4>
   3abb4:	add	r3, pc, r3
   3abb8:	ldr	r2, [r3, #40]	; 0x28
   3abbc:	mov	r1, r0
   3abc0:	ldr	r0, [pc, #164]	; 3ac6c <__read_chk@plt+0x347e8>
   3abc4:	add	r0, pc, r0
   3abc8:	add	sp, sp, #8
   3abcc:	pop	{r4, r5, r6, r7, r8, lr}
   3abd0:	b	401e0 <__read_chk@plt+0x39d5c>
   3abd4:	add	r8, r0, r0, lsl #1
   3abd8:	ldr	r3, [r6, #44]	; 0x2c
   3abdc:	mov	r2, r1
   3abe0:	ldr	r0, [pc, #136]	; 3ac70 <__read_chk@plt+0x347ec>
   3abe4:	lsl	r8, r8, #3
   3abe8:	ldr	r1, [pc, #132]	; 3ac74 <__read_chk@plt+0x347f0>
   3abec:	add	ip, r3, r8
   3abf0:	add	r0, pc, r0
   3abf4:	ldr	r3, [r3, r8]
   3abf8:	add	r1, pc, r1
   3abfc:	ldr	ip, [ip, #4]
   3ac00:	mov	r7, r8
   3ac04:	str	ip, [sp]
   3ac08:	bl	401e0 <__read_chk@plt+0x39d5c>
   3ac0c:	cmp	r4, #0
   3ac10:	beq	3ab80 <__read_chk@plt+0x346fc>
   3ac14:	ldr	r6, [r6, #44]	; 0x2c
   3ac18:	mov	r5, #0
   3ac1c:	add	r4, r6, r8
   3ac20:	str	r5, [r4, #16]
   3ac24:	str	r5, [r4, #4]
   3ac28:	ldr	r0, [r6, r8]
   3ac2c:	bl	55a8 <free@plt>
   3ac30:	str	r5, [r6, r8]
   3ac34:	ldr	r0, [r4, #8]
   3ac38:	bl	55a8 <free@plt>
   3ac3c:	str	r5, [r4, #8]
   3ac40:	ldr	r0, [r4, #12]
   3ac44:	bl	55a8 <free@plt>
   3ac48:	str	r5, [r4, #12]
   3ac4c:	b	3aba8 <__read_chk@plt+0x34724>
   3ac50:	ldrdeq	r5, [r8], -r4
   3ac54:	andeq	r6, r8, r4, lsl ip
   3ac58:	andeq	pc, r4, r0, asr #8
   3ac5c:	andeq	pc, r4, ip, ror r4	; <UNPREDICTABLE>
   3ac60:	andeq	r0, r0, ip, lsr #12
   3ac64:			; <UNDEFINED> instruction: 0x00086bbc
   3ac68:	muleq	r8, r4, fp
   3ac6c:	muleq	r4, r4, r3
   3ac70:			; <UNDEFINED> instruction: 0x0004f3b8
   3ac74:	andeq	pc, r4, r8, ror #7
   3ac78:	push	{r3, r4, r5, r6, r7, lr}
   3ac7c:	mov	r6, r0
   3ac80:	ldr	r4, [pc, #140]	; 3ad14 <__read_chk@plt+0x34890>
   3ac84:	mov	r5, r1
   3ac88:	ldr	r0, [pc, #136]	; 3ad18 <__read_chk@plt+0x34894>
   3ac8c:	mov	r2, r5
   3ac90:	add	r4, pc, r4
   3ac94:	mov	r1, r6
   3ac98:	add	r0, pc, r0
   3ac9c:	bl	401e0 <__read_chk@plt+0x39d5c>
   3aca0:	ldr	r0, [r4, #60]	; 0x3c
   3aca4:	mov	r1, #1
   3aca8:	ldr	r7, [r4, #56]	; 0x38
   3acac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3acb0:	mov	r2, #24
   3acb4:	mov	r1, r0
   3acb8:	mov	r0, r7
   3acbc:	bl	493d0 <__read_chk@plt+0x42f4c>
   3acc0:	ldr	r3, [r4, #60]	; 0x3c
   3acc4:	add	r3, r3, r3, lsl #1
   3acc8:	mov	r7, r0
   3accc:	mov	r0, r6
   3acd0:	str	r7, [r4, #56]	; 0x38
   3acd4:	lsl	r6, r3, #3
   3acd8:	bl	49400 <__read_chk@plt+0x42f7c>
   3acdc:	ldr	lr, [r4, #60]	; 0x3c
   3ace0:	ldr	r3, [r4, #56]	; 0x38
   3ace4:	mov	ip, #0
   3ace8:	mov	r1, #1
   3acec:	add	r2, lr, lr, lsl #1
   3acf0:	add	r3, r3, r2, lsl #3
   3acf4:	str	r0, [r7, r6]
   3acf8:	mov	r0, lr
   3acfc:	stmib	r3, {r5, ip}
   3ad00:	str	ip, [r3, #12]
   3ad04:	str	ip, [r3, #16]
   3ad08:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3ad0c:	str	r0, [r4, #60]	; 0x3c
   3ad10:	pop	{r3, r4, r5, r6, r7, pc}
   3ad14:			; <UNDEFINED> instruction: 0x00086ab8
   3ad18:	andeq	pc, r4, r0, ror #6
   3ad1c:	push	{r3, r4, r5, r6, r7, lr}
   3ad20:	ldr	r3, [pc, #108]	; 3ad94 <__read_chk@plt+0x34910>
   3ad24:	add	r3, pc, r3
   3ad28:	ldr	r6, [r3, #40]	; 0x28
   3ad2c:	ldr	r7, [r3, #44]	; 0x2c
   3ad30:	cmp	r6, #0
   3ad34:	movgt	r5, #0
   3ad38:	movgt	r4, r7
   3ad3c:	ble	3ad74 <__read_chk@plt+0x348f0>
   3ad40:	ldr	r0, [r4]
   3ad44:	add	r4, r4, #24
   3ad48:	bl	55a8 <free@plt>
   3ad4c:	ldr	r0, [r4, #-16]
   3ad50:	bl	55a8 <free@plt>
   3ad54:	ldr	r0, [r4, #-12]
   3ad58:	bl	55a8 <free@plt>
   3ad5c:	mov	r0, r5
   3ad60:	mov	r1, #1
   3ad64:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3ad68:	cmp	r0, r6
   3ad6c:	mov	r5, r0
   3ad70:	bne	3ad40 <__read_chk@plt+0x348bc>
   3ad74:	mov	r0, r7
   3ad78:	bl	55a8 <free@plt>
   3ad7c:	ldr	r3, [pc, #20]	; 3ad98 <__read_chk@plt+0x34914>
   3ad80:	mov	r2, #0
   3ad84:	add	r3, pc, r3
   3ad88:	str	r2, [r3, #44]	; 0x2c
   3ad8c:	str	r2, [r3, #40]	; 0x28
   3ad90:	pop	{r3, r4, r5, r6, r7, pc}
   3ad94:	andeq	r6, r8, r4, lsr #20
   3ad98:	andeq	r6, r8, r4, asr #19
   3ad9c:	push	{r3, r4, r5, r6, r7, lr}
   3ada0:	ldr	r3, [pc, #108]	; 3ae14 <__read_chk@plt+0x34990>
   3ada4:	add	r3, pc, r3
   3ada8:	ldr	r6, [r3, #60]	; 0x3c
   3adac:	ldr	r7, [r3, #56]	; 0x38
   3adb0:	cmp	r6, #0
   3adb4:	movgt	r5, #0
   3adb8:	movgt	r4, r7
   3adbc:	ble	3adf4 <__read_chk@plt+0x34970>
   3adc0:	ldr	r0, [r4]
   3adc4:	add	r4, r4, #24
   3adc8:	bl	55a8 <free@plt>
   3adcc:	ldr	r0, [r4, #-16]
   3add0:	bl	55a8 <free@plt>
   3add4:	ldr	r0, [r4, #-12]
   3add8:	bl	55a8 <free@plt>
   3addc:	mov	r0, r5
   3ade0:	mov	r1, #1
   3ade4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3ade8:	cmp	r0, r6
   3adec:	mov	r5, r0
   3adf0:	bne	3adc0 <__read_chk@plt+0x3493c>
   3adf4:	mov	r0, r7
   3adf8:	bl	55a8 <free@plt>
   3adfc:	ldr	r3, [pc, #20]	; 3ae18 <__read_chk@plt+0x34994>
   3ae00:	mov	r2, #0
   3ae04:	add	r3, pc, r3
   3ae08:	str	r2, [r3, #56]	; 0x38
   3ae0c:	str	r2, [r3, #60]	; 0x3c
   3ae10:	pop	{r3, r4, r5, r6, r7, pc}
   3ae14:	andeq	r6, r8, r4, lsr #19
   3ae18:	andeq	r6, r8, r4, asr #18
   3ae1c:	push	{r3, lr}
   3ae20:	bl	3ad9c <__read_chk@plt+0x34918>
   3ae24:	mov	r1, #1
   3ae28:	mov	r0, #24
   3ae2c:	bl	4935c <__read_chk@plt+0x42ed8>
   3ae30:	ldr	r3, [pc, #36]	; 3ae5c <__read_chk@plt+0x349d8>
   3ae34:	mov	r1, #0
   3ae38:	mov	ip, #1
   3ae3c:	add	r3, pc, r3
   3ae40:	ldr	r2, [r3, #60]	; 0x3c
   3ae44:	str	ip, [r3, #60]	; 0x3c
   3ae48:	add	r2, r2, r2, lsl #1
   3ae4c:	lsl	r2, r2, #3
   3ae50:	str	r0, [r3, #56]	; 0x38
   3ae54:	str	r1, [r0, r2]
   3ae58:	pop	{r3, pc}
   3ae5c:	andeq	r6, r8, ip, lsl #18
   3ae60:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3ae64:	mov	r0, #1
   3ae68:	ldr	r6, [pc, #168]	; 3af18 <__read_chk@plt+0x34a94>
   3ae6c:	ldr	r1, [pc, #168]	; 3af1c <__read_chk@plt+0x34a98>
   3ae70:	add	r6, pc, r6
   3ae74:	add	r1, pc, r1
   3ae78:	bl	646c <__printf_chk@plt>
   3ae7c:	ldr	r3, [r6, #60]	; 0x3c
   3ae80:	cmp	r3, #0
   3ae84:	beq	3af08 <__read_chk@plt+0x34a84>
   3ae88:	ble	3aefc <__read_chk@plt+0x34a78>
   3ae8c:	ldr	r8, [pc, #140]	; 3af20 <__read_chk@plt+0x34a9c>
   3ae90:	mov	r4, #0
   3ae94:	ldr	r9, [pc, #136]	; 3af24 <__read_chk@plt+0x34aa0>
   3ae98:	mov	r7, r6
   3ae9c:	add	r8, pc, r8
   3aea0:	mov	r5, r4
   3aea4:	add	r9, pc, r9
   3aea8:	b	3aed4 <__read_chk@plt+0x34a50>
   3aeac:	ldr	r3, [ip, #4]
   3aeb0:	bl	646c <__printf_chk@plt>
   3aeb4:	mov	r0, r5
   3aeb8:	mov	r1, #1
   3aebc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3aec0:	ldr	r3, [r7, #60]	; 0x3c
   3aec4:	add	r4, r4, #24
   3aec8:	cmp	r3, r0
   3aecc:	mov	r5, r0
   3aed0:	ble	3aefc <__read_chk@plt+0x34a78>
   3aed4:	ldr	r3, [r6, #56]	; 0x38
   3aed8:	mov	r1, r8
   3aedc:	mov	r0, #1
   3aee0:	add	ip, r3, r4
   3aee4:	ldr	r2, [r3, r4]
   3aee8:	cmp	r2, #0
   3aeec:	bne	3aeac <__read_chk@plt+0x34a28>
   3aef0:	mov	r1, r9
   3aef4:	bl	646c <__printf_chk@plt>
   3aef8:	b	3aeb4 <__read_chk@plt+0x34a30>
   3aefc:	mov	r0, #10
   3af00:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   3af04:	b	592c <putchar@plt>
   3af08:	ldr	r0, [pc, #24]	; 3af28 <__read_chk@plt+0x34aa4>
   3af0c:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   3af10:	add	r0, pc, r0
   3af14:	b	57e8 <puts@plt>
   3af18:	ldrdeq	r6, [r8], -r8
   3af1c:			; <UNDEFINED> instruction: 0x0004f1b8
   3af20:	andeq	pc, r4, r4, lsr #3
   3af24:	muleq	r4, r4, r1
   3af28:	andeq	r5, r4, r0, lsr #24
   3af2c:	push	{r3, lr}
   3af30:	ldrb	r3, [r0]
   3af34:	cmp	r3, #42	; 0x2a
   3af38:	beq	3af4c <__read_chk@plt+0x34ac8>
   3af3c:	bl	4c7b4 <__read_chk@plt+0x46330>
   3af40:	cmp	r0, #0
   3af44:	mvnle	r0, #0
   3af48:	pop	{r3, pc}
   3af4c:	ldrb	r3, [r0, #1]
   3af50:	cmp	r3, #0
   3af54:	bne	3af3c <__read_chk@plt+0x34ab8>
   3af58:	mov	r0, r3
   3af5c:	pop	{r3, pc}
   3af60:	ldr	ip, [pc, #200]	; 3b030 <__read_chk@plt+0x34bac>
   3af64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3af68:	add	ip, pc, ip
   3af6c:	sub	sp, sp, #4
   3af70:	mov	r9, r0
   3af74:	ldr	r7, [ip, #40]	; 0x28
   3af78:	mov	r8, r1
   3af7c:	mov	fp, r2
   3af80:	mov	sl, r3
   3af84:	cmp	r7, #0
   3af88:	ldrgt	r4, [ip, #44]	; 0x2c
   3af8c:	movgt	r5, #0
   3af90:	bgt	3afb4 <__read_chk@plt+0x34b30>
   3af94:	b	3b014 <__read_chk@plt+0x34b90>
   3af98:	mov	r0, r5
   3af9c:	mov	r1, #1
   3afa0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3afa4:	add	r4, r4, #24
   3afa8:	cmp	r0, r7
   3afac:	mov	r5, r0
   3afb0:	beq	3b014 <__read_chk@plt+0x34b90>
   3afb4:	ldr	r6, [r4]
   3afb8:	cmp	r6, #0
   3afbc:	beq	3af98 <__read_chk@plt+0x34b14>
   3afc0:	ldr	r3, [r4, #16]
   3afc4:	cmp	r3, r8
   3afc8:	bne	3af98 <__read_chk@plt+0x34b14>
   3afcc:	ldr	r0, [r4, #8]
   3afd0:	bl	336d8 <__read_chk@plt+0x2d254>
   3afd4:	mov	r1, r9
   3afd8:	cmp	r0, #0
   3afdc:	beq	3af98 <__read_chk@plt+0x34b14>
   3afe0:	bl	61d8 <strcmp@plt>
   3afe4:	cmp	r0, #0
   3afe8:	bne	3af98 <__read_chk@plt+0x34b14>
   3afec:	ldr	r0, [r4, #20]
   3aff0:	cmp	r0, #0
   3aff4:	bne	3b028 <__read_chk@plt+0x34ba4>
   3aff8:	mov	r0, r6
   3affc:	ldr	r1, [r4, #4]
   3b000:	mov	r2, fp
   3b004:	mov	r3, sl
   3b008:	add	sp, sp, #4
   3b00c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b010:	b	361c8 <__read_chk@plt+0x2fd44>
   3b014:	ldr	r0, [pc, #24]	; 3b034 <__read_chk@plt+0x34bb0>
   3b018:	mov	r1, r8
   3b01c:	add	r0, pc, r0
   3b020:	bl	4005c <__read_chk@plt+0x39bd8>
   3b024:	mov	r0, #0
   3b028:	add	sp, sp, #4
   3b02c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b030:	andeq	r6, r8, r0, ror #15
   3b034:	andeq	pc, r4, ip, lsr #32
   3b038:	ldr	r3, [pc, #168]	; 3b0e8 <__read_chk@plt+0x34c64>
   3b03c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b040:	add	r3, pc, r3
   3b044:	mov	r8, r0
   3b048:	mov	sl, r1
   3b04c:	ldr	r7, [r3, #40]	; 0x28
   3b050:	mov	r9, r2
   3b054:	cmp	r7, #0
   3b058:	ble	3b0d0 <__read_chk@plt+0x34c4c>
   3b05c:	ldr	r4, [r3, #44]	; 0x2c
   3b060:	mov	r5, #0
   3b064:	b	3b084 <__read_chk@plt+0x34c00>
   3b068:	mov	r0, r5
   3b06c:	mov	r1, #1
   3b070:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b074:	add	r4, r4, #24
   3b078:	cmp	r0, r7
   3b07c:	mov	r5, r0
   3b080:	beq	3b0d0 <__read_chk@plt+0x34c4c>
   3b084:	ldr	r6, [r4]
   3b088:	cmp	r6, #0
   3b08c:	beq	3b068 <__read_chk@plt+0x34be4>
   3b090:	ldr	ip, [r4, #16]
   3b094:	cmn	ip, #2
   3b098:	bne	3b068 <__read_chk@plt+0x34be4>
   3b09c:	ldr	r0, [r4, #12]
   3b0a0:	mov	r1, r8
   3b0a4:	cmp	r0, #0
   3b0a8:	beq	3b068 <__read_chk@plt+0x34be4>
   3b0ac:	bl	61d8 <strcmp@plt>
   3b0b0:	cmp	r0, #0
   3b0b4:	bne	3b068 <__read_chk@plt+0x34be4>
   3b0b8:	mov	r0, r6
   3b0bc:	ldr	r1, [r4, #4]
   3b0c0:	mov	r2, sl
   3b0c4:	mov	r3, r9
   3b0c8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b0cc:	b	361c8 <__read_chk@plt+0x2fd44>
   3b0d0:	ldr	r0, [pc, #20]	; 3b0ec <__read_chk@plt+0x34c68>
   3b0d4:	mov	r1, r8
   3b0d8:	add	r0, pc, r0
   3b0dc:	bl	4005c <__read_chk@plt+0x39bd8>
   3b0e0:	mov	r0, #0
   3b0e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b0e8:	andeq	r6, r8, r8, lsl #14
   3b0ec:			; <UNDEFINED> instruction: 0x0004efb0
   3b0f0:	ldr	ip, [pc, #280]	; 3b210 <__read_chk@plt+0x34d8c>
   3b0f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b0f8:	add	ip, pc, ip
   3b0fc:	sub	sp, sp, #4
   3b100:	mov	r7, r0
   3b104:	ldr	r8, [ip, #52]	; 0x34
   3b108:	mov	r6, r1
   3b10c:	mov	sl, r2
   3b110:	mov	r9, r3
   3b114:	cmp	r8, #0
   3b118:	bne	3b174 <__read_chk@plt+0x34cf0>
   3b11c:	ldr	fp, [ip, #40]	; 0x28
   3b120:	cmp	fp, #0
   3b124:	ble	3b174 <__read_chk@plt+0x34cf0>
   3b128:	ldr	r4, [ip, #44]	; 0x2c
   3b12c:	mov	r5, r8
   3b130:	add	r4, r4, #4
   3b134:	b	3b148 <__read_chk@plt+0x34cc4>
   3b138:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b13c:	cmp	r0, fp
   3b140:	mov	r5, r0
   3b144:	beq	3b174 <__read_chk@plt+0x34cf0>
   3b148:	mov	r1, r4
   3b14c:	ldr	r0, [r4, #-4]
   3b150:	mov	r2, r7
   3b154:	mov	r3, r6
   3b158:	bl	33778 <__read_chk@plt+0x2d2f4>
   3b15c:	add	r4, r4, #24
   3b160:	mov	r1, #1
   3b164:	cmp	r0, #0
   3b168:	mov	r0, r5
   3b16c:	beq	3b138 <__read_chk@plt+0x34cb4>
   3b170:	mov	r8, #1
   3b174:	ldr	r3, [pc, #152]	; 3b214 <__read_chk@plt+0x34d90>
   3b178:	add	r3, pc, r3
   3b17c:	ldr	fp, [r3, #60]	; 0x3c
   3b180:	cmp	fp, #0
   3b184:	ble	3b1ec <__read_chk@plt+0x34d68>
   3b188:	ldr	r4, [r3, #56]	; 0x38
   3b18c:	mov	r5, #0
   3b190:	add	r4, r4, #4
   3b194:	mov	r1, r4
   3b198:	ldr	r0, [r4, #-4]
   3b19c:	mov	r2, r7
   3b1a0:	mov	r3, r6
   3b1a4:	bl	33778 <__read_chk@plt+0x2d2f4>
   3b1a8:	add	r4, r4, #24
   3b1ac:	mov	r1, #1
   3b1b0:	cmp	r0, #0
   3b1b4:	mov	r0, r5
   3b1b8:	bne	3b1ec <__read_chk@plt+0x34d68>
   3b1bc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b1c0:	cmp	r0, fp
   3b1c4:	mov	r5, r0
   3b1c8:	bne	3b194 <__read_chk@plt+0x34d10>
   3b1cc:	ldr	r0, [pc, #68]	; 3b218 <__read_chk@plt+0x34d94>
   3b1d0:	mov	r1, r7
   3b1d4:	mov	r2, r6
   3b1d8:	add	r0, pc, r0
   3b1dc:	bl	40110 <__read_chk@plt+0x39c8c>
   3b1e0:	mov	r0, #0
   3b1e4:	add	sp, sp, #4
   3b1e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b1ec:	cmp	r8, #0
   3b1f0:	beq	3b1cc <__read_chk@plt+0x34d48>
   3b1f4:	mov	r0, r7
   3b1f8:	mov	r1, r6
   3b1fc:	mov	r2, sl
   3b200:	mov	r3, r9
   3b204:	add	sp, sp, #4
   3b208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b20c:	b	361c8 <__read_chk@plt+0x2fd44>
   3b210:	andeq	r6, r8, r0, asr r6
   3b214:	ldrdeq	r6, [r8], -r0
   3b218:	andeq	lr, r4, ip, ror #29
   3b21c:	push	{r4, r5, r6, r7, r8, lr}
   3b220:	bl	46fa8 <__read_chk@plt+0x40b24>
   3b224:	mov	r1, #0
   3b228:	ldr	r3, [pc, #244]	; 3b324 <__read_chk@plt+0x34ea0>
   3b22c:	ldr	r2, [pc, #244]	; 3b328 <__read_chk@plt+0x34ea4>
   3b230:	add	r3, pc, r3
   3b234:	ldr	r4, [r3, r2]
   3b238:	mov	r8, r0
   3b23c:	ldr	r0, [r4]
   3b240:	bl	46d90 <__read_chk@plt+0x4090c>
   3b244:	mov	r5, r0
   3b248:	bl	46fa8 <__read_chk@plt+0x40b24>
   3b24c:	uxth	r7, r0
   3b250:	ldr	r0, [r4]
   3b254:	bl	4296c <__read_chk@plt+0x3c4e8>
   3b258:	tst	r0, #2
   3b25c:	beq	3b2c0 <__read_chk@plt+0x34e3c>
   3b260:	ldr	r0, [r4]
   3b264:	mov	r1, #0
   3b268:	bl	46d90 <__read_chk@plt+0x4090c>
   3b26c:	mov	r6, r0
   3b270:	ldr	r0, [r4]
   3b274:	bl	43938 <__read_chk@plt+0x3d4b4>
   3b278:	cmp	r0, #0
   3b27c:	bgt	3b2f8 <__read_chk@plt+0x34e74>
   3b280:	ldr	r2, [pc, #164]	; 3b32c <__read_chk@plt+0x34ea8>
   3b284:	mov	r1, r7
   3b288:	mov	r3, r6
   3b28c:	mov	r0, r5
   3b290:	add	r2, pc, r2
   3b294:	bl	3b0f0 <__read_chk@plt+0x34c6c>
   3b298:	mov	r7, r0
   3b29c:	mov	r0, r6
   3b2a0:	bl	55a8 <free@plt>
   3b2a4:	mov	r0, r5
   3b2a8:	bl	55a8 <free@plt>
   3b2ac:	cmp	r7, #0
   3b2b0:	strne	r8, [r7, #8]
   3b2b4:	beq	3b2d4 <__read_chk@plt+0x34e50>
   3b2b8:	mov	r0, #0
   3b2bc:	pop	{r4, r5, r6, r7, r8, pc}
   3b2c0:	ldr	r0, [pc, #104]	; 3b330 <__read_chk@plt+0x34eac>
   3b2c4:	add	r0, pc, r0
   3b2c8:	bl	49400 <__read_chk@plt+0x42f7c>
   3b2cc:	mov	r6, r0
   3b2d0:	b	3b270 <__read_chk@plt+0x34dec>
   3b2d4:	ldr	r0, [r4]
   3b2d8:	mov	r1, #22
   3b2dc:	bl	468e8 <__read_chk@plt+0x40464>
   3b2e0:	ldr	r0, [r4]
   3b2e4:	mov	r1, r8
   3b2e8:	bl	46958 <__read_chk@plt+0x404d4>
   3b2ec:	ldr	r0, [r4]
   3b2f0:	bl	46b24 <__read_chk@plt+0x406a0>
   3b2f4:	b	3b2b8 <__read_chk@plt+0x34e34>
   3b2f8:	mov	r1, r0
   3b2fc:	ldr	r2, [pc, #48]	; 3b334 <__read_chk@plt+0x34eb0>
   3b300:	ldr	r0, [pc, #48]	; 3b338 <__read_chk@plt+0x34eb4>
   3b304:	movw	r3, #3066	; 0xbfa
   3b308:	add	r2, pc, r2
   3b30c:	add	r0, pc, r0
   3b310:	bl	40110 <__read_chk@plt+0x39c8c>
   3b314:	ldr	r1, [pc, #32]	; 3b33c <__read_chk@plt+0x34eb8>
   3b318:	ldr	r0, [r4]
   3b31c:	add	r1, pc, r1
   3b320:	bl	467c0 <__read_chk@plt+0x4033c>
   3b324:	andeq	r5, r8, ip, asr #13
   3b328:	muleq	r0, ip, r6
   3b32c:	andeq	lr, r4, ip, lsr #29
   3b330:	andeq	lr, r4, r0, asr lr
   3b334:	andeq	lr, r4, r0, asr r6
   3b338:	andeq	r4, r4, r0, lsr #2
   3b33c:	andeq	r4, r4, r0, asr r1
   3b340:	ldr	r3, [pc, #260]	; 3b44c <__read_chk@plt+0x34fc8>
   3b344:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b348:	add	r3, pc, r3
   3b34c:	mov	r6, r0
   3b350:	mov	r9, r1
   3b354:	ldr	r7, [r3, #52]	; 0x34
   3b358:	mov	r8, r2
   3b35c:	cmp	r7, #0
   3b360:	bne	3b3bc <__read_chk@plt+0x34f38>
   3b364:	ldr	sl, [r3, #40]	; 0x28
   3b368:	cmp	sl, #0
   3b36c:	ble	3b3bc <__read_chk@plt+0x34f38>
   3b370:	ldr	r4, [r3, #44]	; 0x2c
   3b374:	mov	r5, r7
   3b378:	add	r4, r4, #4
   3b37c:	b	3b390 <__read_chk@plt+0x34f0c>
   3b380:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b384:	cmp	r0, sl
   3b388:	mov	r5, r0
   3b38c:	beq	3b3bc <__read_chk@plt+0x34f38>
   3b390:	mov	r1, r4
   3b394:	ldr	r0, [r4, #-4]
   3b398:	mov	r2, r6
   3b39c:	mvn	r3, #1
   3b3a0:	bl	33778 <__read_chk@plt+0x2d2f4>
   3b3a4:	add	r4, r4, #24
   3b3a8:	mov	r1, #1
   3b3ac:	cmp	r0, #0
   3b3b0:	mov	r0, r5
   3b3b4:	beq	3b380 <__read_chk@plt+0x34efc>
   3b3b8:	mov	r7, #1
   3b3bc:	ldr	r3, [pc, #140]	; 3b450 <__read_chk@plt+0x34fcc>
   3b3c0:	add	r3, pc, r3
   3b3c4:	ldr	sl, [r3, #60]	; 0x3c
   3b3c8:	cmp	sl, #0
   3b3cc:	ble	3b42c <__read_chk@plt+0x34fa8>
   3b3d0:	ldr	r4, [r3, #56]	; 0x38
   3b3d4:	mov	r5, #0
   3b3d8:	add	r4, r4, #4
   3b3dc:	mov	r1, r4
   3b3e0:	ldr	r0, [r4, #-4]
   3b3e4:	mov	r2, r6
   3b3e8:	mvn	r3, #1
   3b3ec:	bl	33778 <__read_chk@plt+0x2d2f4>
   3b3f0:	add	r4, r4, #24
   3b3f4:	mov	r1, #1
   3b3f8:	cmp	r0, #0
   3b3fc:	mov	r0, r5
   3b400:	bne	3b42c <__read_chk@plt+0x34fa8>
   3b404:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b408:	cmp	r0, sl
   3b40c:	mov	r5, r0
   3b410:	bne	3b3dc <__read_chk@plt+0x34f58>
   3b414:	ldr	r0, [pc, #56]	; 3b454 <__read_chk@plt+0x34fd0>
   3b418:	mov	r1, r6
   3b41c:	add	r0, pc, r0
   3b420:	bl	40110 <__read_chk@plt+0x39c8c>
   3b424:	mov	r0, #0
   3b428:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b42c:	cmp	r7, #0
   3b430:	beq	3b414 <__read_chk@plt+0x34f90>
   3b434:	mov	r0, r6
   3b438:	mov	r2, r9
   3b43c:	mov	r3, r8
   3b440:	mvn	r1, #1
   3b444:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b448:	b	361c8 <__read_chk@plt+0x2fd44>
   3b44c:	andeq	r6, r8, r0, lsl #8
   3b450:	andeq	r6, r8, r8, lsl #7
   3b454:	andeq	lr, r4, r4, lsr sp
   3b458:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b45c:	sub	sp, sp, #20
   3b460:	ldr	sl, [pc, #248]	; 3b560 <__read_chk@plt+0x350dc>
   3b464:	ldr	r3, [pc, #248]	; 3b564 <__read_chk@plt+0x350e0>
   3b468:	add	sl, pc, sl
   3b46c:	ldr	r5, [pc, #244]	; 3b568 <__read_chk@plt+0x350e4>
   3b470:	ldr	r6, [sl, r3]
   3b474:	add	r5, pc, r5
   3b478:	ldr	r2, [r5]
   3b47c:	ldr	r3, [r6]
   3b480:	cmp	r2, #0
   3b484:	str	r3, [sp, #12]
   3b488:	beq	3b4d8 <__read_chk@plt+0x35054>
   3b48c:	ldr	r8, [pc, #216]	; 3b56c <__read_chk@plt+0x350e8>
   3b490:	add	r7, sp, #4
   3b494:	mov	r9, r5
   3b498:	mov	r4, #0
   3b49c:	add	r8, pc, r8
   3b4a0:	ldr	r3, [r5, #4]
   3b4a4:	ldr	r3, [r3, r4, lsl #2]
   3b4a8:	cmp	r3, #0
   3b4ac:	beq	3b4c8 <__read_chk@plt+0x35044>
   3b4b0:	ldr	r2, [r3, #48]	; 0x30
   3b4b4:	cmp	r2, #0
   3b4b8:	beq	3b4c8 <__read_chk@plt+0x35044>
   3b4bc:	ldr	r2, [r3]
   3b4c0:	cmp	r2, #4
   3b4c4:	beq	3b4f0 <__read_chk@plt+0x3506c>
   3b4c8:	ldr	r3, [r9]
   3b4cc:	add	r4, r4, #1
   3b4d0:	cmp	r3, r4
   3b4d4:	bhi	3b4a0 <__read_chk@plt+0x3501c>
   3b4d8:	ldr	r2, [sp, #12]
   3b4dc:	ldr	r3, [r6]
   3b4e0:	cmp	r2, r3
   3b4e4:	bne	3b55c <__read_chk@plt+0x350d8>
   3b4e8:	add	sp, sp, #20
   3b4ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b4f0:	ldr	r0, [r3, #24]
   3b4f4:	movw	r1, #21523	; 0x5413
   3b4f8:	mov	r2, r7
   3b4fc:	bl	5bb4 <ioctl@plt>
   3b500:	cmp	r0, #0
   3b504:	blt	3b4c8 <__read_chk@plt+0x35044>
   3b508:	mov	r2, #0
   3b50c:	mov	r0, r4
   3b510:	mov	r1, r8
   3b514:	bl	37e3c <__read_chk@plt+0x319b8>
   3b518:	ldr	r3, [pc, #80]	; 3b570 <__read_chk@plt+0x350ec>
   3b51c:	ldrh	r1, [sp, #6]
   3b520:	ldr	fp, [sl, r3]
   3b524:	ldr	r0, [fp]
   3b528:	bl	46958 <__read_chk@plt+0x404d4>
   3b52c:	ldr	r0, [fp]
   3b530:	ldrh	r1, [sp, #4]
   3b534:	bl	46958 <__read_chk@plt+0x404d4>
   3b538:	ldr	r0, [fp]
   3b53c:	ldrh	r1, [sp, #8]
   3b540:	bl	46958 <__read_chk@plt+0x404d4>
   3b544:	ldr	r0, [fp]
   3b548:	ldrh	r1, [sp, #10]
   3b54c:	bl	46958 <__read_chk@plt+0x404d4>
   3b550:	ldr	r0, [fp]
   3b554:	bl	46b24 <__read_chk@plt+0x406a0>
   3b558:	b	3b4c8 <__read_chk@plt+0x35044>
   3b55c:	bl	5d64 <__stack_chk_fail@plt>
   3b560:	muleq	r8, r4, r4
   3b564:	andeq	r0, r0, r8, asr #11
   3b568:	ldrdeq	r6, [r8], -r4
   3b56c:	strdeq	lr, [r4], -ip
   3b570:	muleq	r0, ip, r6
   3b574:	ldr	ip, [pc, #1332]	; 3bab0 <__read_chk@plt+0x3562c>
   3b578:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b57c:	add	ip, pc, ip
   3b580:	sub	sp, sp, #212	; 0xd4
   3b584:	ldr	r4, [pc, #1320]	; 3bab4 <__read_chk@plt+0x35630>
   3b588:	mov	r6, r1
   3b58c:	mov	r8, r0
   3b590:	ldr	r1, [sp, #252]	; 0xfc
   3b594:	str	r3, [sp, #76]	; 0x4c
   3b598:	mov	r3, ip
   3b59c:	ldr	ip, [sp, #248]	; 0xf8
   3b5a0:	cmp	r1, #0
   3b5a4:	str	r1, [sp, #84]	; 0x54
   3b5a8:	str	ip, [sp, #92]	; 0x5c
   3b5ac:	ldr	r4, [r3, r4]
   3b5b0:	ldr	r3, [r4]
   3b5b4:	str	r4, [sp, #80]	; 0x50
   3b5b8:	str	r3, [sp, #204]	; 0xcc
   3b5bc:	beq	3baa8 <__read_chk@plt+0x35624>
   3b5c0:	mov	r0, r2
   3b5c4:	mov	r1, r8
   3b5c8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b5cc:	cmp	r8, r0
   3b5d0:	str	r0, [sp, #32]
   3b5d4:	bge	3b988 <__read_chk@plt+0x35504>
   3b5d8:	add	sl, r8, #5952	; 0x1740
   3b5dc:	movw	r3, #5999	; 0x176f
   3b5e0:	add	sl, sl, #48	; 0x30
   3b5e4:	uxth	sl, sl
   3b5e8:	str	sl, [sp, #24]
   3b5ec:	cmp	sl, r3
   3b5f0:	bls	3b988 <__read_chk@plt+0x35504>
   3b5f4:	mov	r0, r8
   3b5f8:	mov	r1, #1
   3b5fc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b600:	rsbs	ip, r6, #1
   3b604:	ldr	sl, [pc, #1196]	; 3bab8 <__read_chk@plt+0x35634>
   3b608:	mov	r7, #0
   3b60c:	movcc	ip, #0
   3b610:	str	ip, [sp, #40]	; 0x28
   3b614:	add	ip, sp, #100	; 0x64
   3b618:	str	ip, [sp, #64]	; 0x40
   3b61c:	add	ip, sp, #112	; 0x70
   3b620:	str	ip, [sp, #44]	; 0x2c
   3b624:	add	ip, sp, #116	; 0x74
   3b628:	str	ip, [sp, #48]	; 0x30
   3b62c:	add	ip, sp, #120	; 0x78
   3b630:	str	ip, [sp, #52]	; 0x34
   3b634:	add	ip, sp, #124	; 0x7c
   3b638:	str	ip, [sp, #56]	; 0x38
   3b63c:	add	ip, sp, #128	; 0x80
   3b640:	str	ip, [sp, #36]	; 0x24
   3b644:	add	ip, sp, #172	; 0xac
   3b648:	str	ip, [sp, #28]
   3b64c:	add	ip, sp, #96	; 0x60
   3b650:	str	ip, [sp, #60]	; 0x3c
   3b654:	ldr	ip, [pc, #1120]	; 3babc <__read_chk@plt+0x35638>
   3b658:	add	sl, pc, sl
   3b65c:	add	ip, pc, ip
   3b660:	str	ip, [sp, #68]	; 0x44
   3b664:	ldr	ip, [pc, #1108]	; 3bac0 <__read_chk@plt+0x3563c>
   3b668:	add	ip, pc, ip
   3b66c:	str	ip, [sp, #72]	; 0x48
   3b670:	ldr	ip, [pc, #1100]	; 3bac4 <__read_chk@plt+0x35640>
   3b674:	add	ip, pc, ip
   3b678:	str	ip, [sp, #88]	; 0x58
   3b67c:	add	r0, r0, #5952	; 0x1740
   3b680:	add	r0, r0, #48	; 0x30
   3b684:	uxth	r9, r0
   3b688:	ldr	lr, [sp, #68]	; 0x44
   3b68c:	mov	r1, #32
   3b690:	ldr	r2, [sp, #72]	; 0x48
   3b694:	mov	r3, r1
   3b698:	add	r0, sp, #172	; 0xac
   3b69c:	str	r7, [sp, #112]	; 0x70
   3b6a0:	ldr	ip, [lr, #36]	; 0x24
   3b6a4:	ldr	lr, [sp, #24]
   3b6a8:	str	r2, [sp]
   3b6ac:	mov	r2, #1
   3b6b0:	str	ip, [sp, #104]	; 0x68
   3b6b4:	str	lr, [sp, #4]
   3b6b8:	ldr	lr, [sp, #40]	; 0x28
   3b6bc:	str	r2, [sp, #108]	; 0x6c
   3b6c0:	str	r7, [sp, #116]	; 0x74
   3b6c4:	str	lr, [sp, #100]	; 0x64
   3b6c8:	str	r7, [sp, #120]	; 0x78
   3b6cc:	str	r7, [sp, #124]	; 0x7c
   3b6d0:	str	r7, [sp, #128]	; 0x80
   3b6d4:	bl	60b8 <__snprintf_chk@plt>
   3b6d8:	mov	r0, #0
   3b6dc:	add	r1, sp, #172	; 0xac
   3b6e0:	add	r2, sp, #100	; 0x64
   3b6e4:	add	r3, sp, #96	; 0x60
   3b6e8:	bl	55cc <getaddrinfo@plt>
   3b6ec:	subs	r5, r0, #0
   3b6f0:	bne	3ba88 <__read_chk@plt+0x35604>
   3b6f4:	ldr	fp, [sp, #96]	; 0x60
   3b6f8:	cmp	fp, #0
   3b6fc:	bne	3b710 <__read_chk@plt+0x3528c>
   3b700:	b	3ba80 <__read_chk@plt+0x355fc>
   3b704:	ldr	fp, [fp, #28]
   3b708:	cmp	fp, #0
   3b70c:	beq	3b790 <__read_chk@plt+0x3530c>
   3b710:	ldr	r0, [fp, #4]
   3b714:	bic	r3, r0, #8
   3b718:	cmp	r3, #2
   3b71c:	bne	3b704 <__read_chk@plt+0x35280>
   3b720:	ldr	r1, [fp, #8]
   3b724:	ldr	r2, [fp, #12]
   3b728:	bl	5d94 <socket@plt>
   3b72c:	subs	r4, r0, #0
   3b730:	blt	3b7dc <__read_chk@plt+0x35358>
   3b734:	ldr	r3, [fp, #4]
   3b738:	cmp	r3, #10
   3b73c:	beq	3b814 <__read_chk@plt+0x35390>
   3b740:	cmp	r6, #0
   3b744:	bne	3b808 <__read_chk@plt+0x35384>
   3b748:	mov	r0, r4
   3b74c:	ldr	r1, [fp, #20]
   3b750:	ldr	r2, [fp, #16]
   3b754:	bl	5c74 <bind@plt>
   3b758:	cmp	r0, #0
   3b75c:	blt	3b81c <__read_chk@plt+0x35398>
   3b760:	mov	r0, r5
   3b764:	mov	r1, #1
   3b768:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b76c:	add	r1, sp, #208	; 0xd0
   3b770:	add	r5, r1, r5, lsl #2
   3b774:	str	r4, [r5, #-76]	; 0xffffffb4
   3b778:	cmp	r0, #10
   3b77c:	beq	3b87c <__read_chk@plt+0x353f8>
   3b780:	ldr	fp, [fp, #28]
   3b784:	mov	r5, r0
   3b788:	cmp	fp, #0
   3b78c:	bne	3b710 <__read_chk@plt+0x3528c>
   3b790:	ldr	r0, [sp, #96]	; 0x60
   3b794:	bl	5584 <freeaddrinfo@plt>
   3b798:	cmp	r5, #0
   3b79c:	bne	3b958 <__read_chk@plt+0x354d4>
   3b7a0:	mov	r0, r8
   3b7a4:	mov	r1, #1
   3b7a8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b7ac:	ldr	ip, [sp, #32]
   3b7b0:	cmp	ip, r0
   3b7b4:	mov	r8, r0
   3b7b8:	ble	3b988 <__read_chk@plt+0x35504>
   3b7bc:	add	r3, r9, #1
   3b7c0:	movw	r2, #5999	; 0x176f
   3b7c4:	cmp	r9, r2
   3b7c8:	uxth	r3, r3
   3b7cc:	bls	3b988 <__read_chk@plt+0x35504>
   3b7d0:	str	r9, [sp, #24]
   3b7d4:	mov	r9, r3
   3b7d8:	b	3b688 <__read_chk@plt+0x35204>
   3b7dc:	bl	6214 <__errno_location@plt>
   3b7e0:	ldr	r0, [r0]
   3b7e4:	cmp	r0, #22
   3b7e8:	beq	3b7f8 <__read_chk@plt+0x35374>
   3b7ec:	sub	r3, r0, #96	; 0x60
   3b7f0:	cmp	r3, #1
   3b7f4:	bhi	3b934 <__read_chk@plt+0x354b0>
   3b7f8:	mov	r0, sl
   3b7fc:	ldr	r1, [fp, #4]
   3b800:	bl	401e0 <__read_chk@plt+0x39d5c>
   3b804:	b	3b704 <__read_chk@plt+0x35280>
   3b808:	mov	r0, r4
   3b80c:	bl	34f18 <__read_chk@plt+0x2ea94>
   3b810:	b	3b748 <__read_chk@plt+0x352c4>
   3b814:	bl	4e44c <__read_chk@plt+0x47fc8>
   3b818:	b	3b740 <__read_chk@plt+0x352bc>
   3b81c:	bl	6214 <__errno_location@plt>
   3b820:	ldr	r0, [r0]
   3b824:	bl	5740 <strerror@plt>
   3b828:	ldr	r1, [sp, #24]
   3b82c:	mov	r2, r0
   3b830:	ldr	r0, [sp, #88]	; 0x58
   3b834:	bl	40248 <__read_chk@plt+0x39dc4>
   3b838:	mov	r0, r4
   3b83c:	bl	5a1c <close@plt>
   3b840:	cmp	r5, #0
   3b844:	beq	3b870 <__read_chk@plt+0x353ec>
   3b848:	add	fp, sp, #128	; 0x80
   3b84c:	mov	r4, #0
   3b850:	ldr	r0, [fp, #4]!
   3b854:	bl	5a1c <close@plt>
   3b858:	mov	r0, r4
   3b85c:	mov	r1, #1
   3b860:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b864:	cmp	r0, r5
   3b868:	mov	r4, r0
   3b86c:	bne	3b850 <__read_chk@plt+0x353cc>
   3b870:	ldr	r0, [sp, #96]	; 0x60
   3b874:	bl	5584 <freeaddrinfo@plt>
   3b878:	b	3b7a0 <__read_chk@plt+0x3531c>
   3b87c:	mov	fp, r0
   3b880:	ldr	r0, [sp, #96]	; 0x60
   3b884:	bl	5584 <freeaddrinfo@plt>
   3b888:	ldr	ip, [sp, #32]
   3b88c:	movw	r2, #5999	; 0x176f
   3b890:	cmp	ip, r8
   3b894:	ldr	ip, [sp, #24]
   3b898:	movgt	r3, #0
   3b89c:	movle	r3, #1
   3b8a0:	cmp	ip, r2
   3b8a4:	movhi	sl, r3
   3b8a8:	orrls	sl, r3, #1
   3b8ac:	cmp	sl, #0
   3b8b0:	bne	3b988 <__read_chk@plt+0x35504>
   3b8b4:	add	r4, sp, #128	; 0x80
   3b8b8:	mov	r6, #0
   3b8bc:	b	3b8d8 <__read_chk@plt+0x35454>
   3b8c0:	mov	r0, r6
   3b8c4:	mov	r1, #1
   3b8c8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b8cc:	cmp	r0, fp
   3b8d0:	mov	r6, r0
   3b8d4:	beq	3b99c <__read_chk@plt+0x35518>
   3b8d8:	ldr	r5, [r4, #4]!
   3b8dc:	mov	r1, #128	; 0x80
   3b8e0:	mov	r0, r5
   3b8e4:	bl	59e0 <listen@plt>
   3b8e8:	cmp	r0, #0
   3b8ec:	bge	3b8c0 <__read_chk@plt+0x3543c>
   3b8f0:	bl	6214 <__errno_location@plt>
   3b8f4:	ldr	r0, [r0]
   3b8f8:	bl	5740 <strerror@plt>
   3b8fc:	mov	r1, r0
   3b900:	ldr	r0, [pc, #448]	; 3bac8 <__read_chk@plt+0x35644>
   3b904:	add	r0, pc, r0
   3b908:	bl	4005c <__read_chk@plt+0x39bd8>
   3b90c:	mov	r0, r5
   3b910:	bl	5a1c <close@plt>
   3b914:	mvn	r0, #0
   3b918:	ldr	ip, [sp, #80]	; 0x50
   3b91c:	ldr	r2, [sp, #204]	; 0xcc
   3b920:	ldr	r3, [ip]
   3b924:	cmp	r2, r3
   3b928:	bne	3baa4 <__read_chk@plt+0x35620>
   3b92c:	add	sp, sp, #212	; 0xd4
   3b930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b934:	bl	5740 <strerror@plt>
   3b938:	mov	r1, r0
   3b93c:	ldr	r0, [pc, #392]	; 3bacc <__read_chk@plt+0x35648>
   3b940:	add	r0, pc, r0
   3b944:	bl	4005c <__read_chk@plt+0x39bd8>
   3b948:	ldr	r0, [sp, #96]	; 0x60
   3b94c:	bl	5584 <freeaddrinfo@plt>
   3b950:	mvn	r0, #0
   3b954:	b	3b918 <__read_chk@plt+0x35494>
   3b958:	ldr	ip, [sp, #32]
   3b95c:	movw	r2, #5999	; 0x176f
   3b960:	mov	fp, r5
   3b964:	cmp	r8, ip
   3b968:	ldr	ip, [sp, #24]
   3b96c:	movlt	r3, #0
   3b970:	movge	r3, #1
   3b974:	cmp	ip, r2
   3b978:	movhi	sl, r3
   3b97c:	orrls	sl, r3, #1
   3b980:	cmp	sl, #0
   3b984:	beq	3b8b4 <__read_chk@plt+0x35430>
   3b988:	ldr	r0, [pc, #320]	; 3bad0 <__read_chk@plt+0x3564c>
   3b98c:	add	r0, pc, r0
   3b990:	bl	4005c <__read_chk@plt+0x39bd8>
   3b994:	mvn	r0, #0
   3b998:	b	3b918 <__read_chk@plt+0x35494>
   3b99c:	mov	r1, #1
   3b9a0:	ldr	r9, [pc, #300]	; 3bad4 <__read_chk@plt+0x35650>
   3b9a4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3b9a8:	mov	r1, #4
   3b9ac:	bl	4935c <__read_chk@plt+0x42ed8>
   3b9b0:	ldr	r1, [sp, #84]	; 0x54
   3b9b4:	add	ip, sp, #132	; 0x84
   3b9b8:	mov	r4, #0
   3b9bc:	ldr	lr, [pc, #276]	; 3bad8 <__read_chk@plt+0x35654>
   3b9c0:	add	r9, pc, r9
   3b9c4:	str	r8, [sp, #32]
   3b9c8:	mov	r6, r4
   3b9cc:	str	r9, [sp, #28]
   3b9d0:	mov	sl, r4
   3b9d4:	mvn	r7, #0
   3b9d8:	mov	r8, r1
   3b9dc:	mov	r9, ip
   3b9e0:	add	lr, pc, lr
   3b9e4:	str	lr, [sp, #24]
   3b9e8:	str	r0, [r1]
   3b9ec:	ldr	r2, [r9, r4]
   3b9f0:	mov	r5, #1
   3b9f4:	ldr	ip, [sp, #24]
   3b9f8:	mov	lr, #65536	; 0x10000
   3b9fc:	mov	r1, r5
   3ba00:	str	lr, [sp, #4]
   3ba04:	mov	r3, #16384	; 0x4000
   3ba08:	str	r7, [sp]
   3ba0c:	str	r3, [sp, #8]
   3ba10:	mov	r3, r2
   3ba14:	str	ip, [sp, #16]
   3ba18:	ldr	r0, [sp, #28]
   3ba1c:	str	sl, [sp, #12]
   3ba20:	str	r5, [sp, #20]
   3ba24:	bl	350e4 <__read_chk@plt+0x2ec60>
   3ba28:	ldr	ip, [sp, #76]	; 0x4c
   3ba2c:	mov	r1, r5
   3ba30:	str	ip, [r0, #232]	; 0xe8
   3ba34:	ldr	r2, [r0, #4]
   3ba38:	mov	r0, r6
   3ba3c:	ldr	r3, [r8]
   3ba40:	str	r2, [r3, r4]
   3ba44:	add	r4, r4, #4
   3ba48:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3ba4c:	cmp	r0, fp
   3ba50:	mov	r6, r0
   3ba54:	bne	3b9ec <__read_chk@plt+0x35568>
   3ba58:	ldr	ip, [sp, #84]	; 0x54
   3ba5c:	lsl	r6, r0, #2
   3ba60:	ldr	r8, [sp, #32]
   3ba64:	mvn	r2, #0
   3ba68:	mov	r0, #0
   3ba6c:	ldr	r3, [ip]
   3ba70:	ldr	ip, [sp, #92]	; 0x5c
   3ba74:	str	r2, [r3, r6]
   3ba78:	str	r8, [ip]
   3ba7c:	b	3b918 <__read_chk@plt+0x35494>
   3ba80:	bl	5584 <freeaddrinfo@plt>
   3ba84:	b	3b7a0 <__read_chk@plt+0x3531c>
   3ba88:	bl	4c4dc <__read_chk@plt+0x46058>
   3ba8c:	mov	r1, r0
   3ba90:	ldr	r0, [pc, #68]	; 3badc <__read_chk@plt+0x35658>
   3ba94:	add	r0, pc, r0
   3ba98:	bl	4005c <__read_chk@plt+0x39bd8>
   3ba9c:	mvn	r0, #0
   3baa0:	b	3b918 <__read_chk@plt+0x35494>
   3baa4:	bl	5d64 <__stack_chk_fail@plt>
   3baa8:	mvn	r0, #0
   3baac:	b	3b918 <__read_chk@plt+0x35494>
   3bab0:	andeq	r5, r8, r0, lsl #7
   3bab4:	andeq	r0, r0, r8, asr #11
   3bab8:	andeq	lr, r4, r4, ror #22
   3babc:	andeq	r6, r8, ip, ror #1
   3bac0:	andeq	r0, r5, r0, ror #12
   3bac4:	andeq	lr, r4, r0, lsl #23
   3bac8:	andeq	sp, r4, r0, lsl r7
   3bacc:	andeq	ip, r4, r8, asr #25
   3bad0:	andeq	lr, r4, r0, lsl #17
   3bad4:	andeq	lr, r4, r4, lsl #17
   3bad8:	andeq	lr, r4, r4, ror r8
   3badc:	andeq	lr, r4, r4, lsl r7
   3bae0:	ldr	r3, [pc, #888]	; 3be60 <__read_chk@plt+0x359dc>
   3bae4:	ldr	r2, [pc, #888]	; 3be64 <__read_chk@plt+0x359e0>
   3bae8:	add	r3, pc, r3
   3baec:	ldr	r0, [pc, #884]	; 3be68 <__read_chk@plt+0x359e4>
   3baf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3baf4:	sub	sp, sp, #1104	; 0x450
   3baf8:	ldr	r5, [r3, r2]
   3bafc:	sub	sp, sp, #8
   3bb00:	add	r0, pc, r0
   3bb04:	ldr	r3, [r5]
   3bb08:	str	r3, [sp, #1108]	; 0x454
   3bb0c:	bl	6388 <getenv@plt>
   3bb10:	subs	r4, r0, #0
   3bb14:	beq	3be30 <__read_chk@plt+0x359ac>
   3bb18:	ldr	r1, [pc, #844]	; 3be6c <__read_chk@plt+0x359e8>
   3bb1c:	mov	r2, #5
   3bb20:	add	r1, pc, r1
   3bb24:	bl	5680 <strncmp@plt>
   3bb28:	cmp	r0, #0
   3bb2c:	beq	3bc7c <__read_chk@plt+0x357f8>
   3bb30:	ldrb	r3, [r4]
   3bb34:	cmp	r3, #58	; 0x3a
   3bb38:	beq	3bc7c <__read_chk@plt+0x357f8>
   3bb3c:	add	r8, sp, #84	; 0x54
   3bb40:	mov	r1, r4
   3bb44:	mov	r2, #1024	; 0x400
   3bb48:	mov	r0, r8
   3bb4c:	bl	7ae18 <__read_chk@plt+0x74994>
   3bb50:	mov	r0, r8
   3bb54:	mov	r1, #58	; 0x3a
   3bb58:	bl	640c <strchr@plt>
   3bb5c:	cmp	r0, #0
   3bb60:	beq	3be44 <__read_chk@plt+0x359c0>
   3bb64:	ldr	r9, [pc, #772]	; 3be70 <__read_chk@plt+0x359ec>
   3bb68:	add	r7, sp, #24
   3bb6c:	mov	r6, #0
   3bb70:	sub	r2, r7, #12
   3bb74:	add	r9, pc, r9
   3bb78:	strb	r6, [r0], #1
   3bb7c:	mov	r1, r9
   3bb80:	bl	622c <sscanf@plt>
   3bb84:	cmp	r0, #1
   3bb88:	mov	lr, r0
   3bb8c:	bne	3bdf0 <__read_chk@plt+0x3596c>
   3bb90:	ldr	r2, [pc, #732]	; 3be74 <__read_chk@plt+0x359f0>
   3bb94:	add	ip, r7, #8
   3bb98:	ldr	r3, [sp, #12]
   3bb9c:	add	r4, sp, #52	; 0x34
   3bba0:	add	r2, pc, r2
   3bba4:	mov	r1, #32
   3bba8:	add	r3, r3, #5952	; 0x1740
   3bbac:	str	r6, [sp, #20]
   3bbb0:	ldr	sl, [r2, #36]	; 0x24
   3bbb4:	add	r3, r3, #48	; 0x30
   3bbb8:	str	r9, [sp]
   3bbbc:	sub	r9, r7, #4
   3bbc0:	str	r3, [sp, #4]
   3bbc4:	mov	r2, r0
   3bbc8:	str	r6, [ip], #4
   3bbcc:	mov	r3, r1
   3bbd0:	str	r6, [ip], #4
   3bbd4:	mov	r0, r4
   3bbd8:	str	r6, [ip], #4
   3bbdc:	str	r6, [ip], #4
   3bbe0:	str	r6, [ip]
   3bbe4:	str	lr, [sp, #28]
   3bbe8:	str	sl, [sp, #24]
   3bbec:	bl	60b8 <__snprintf_chk@plt>
   3bbf0:	mov	r0, r8
   3bbf4:	mov	r1, r4
   3bbf8:	mov	r2, r9
   3bbfc:	sub	r3, r7, #8
   3bc00:	bl	55cc <getaddrinfo@plt>
   3bc04:	cmp	r0, #0
   3bc08:	bne	3be10 <__read_chk@plt+0x3598c>
   3bc0c:	ldr	r4, [sp, #16]
   3bc10:	cmp	r4, #0
   3bc14:	beq	3be08 <__read_chk@plt+0x35984>
   3bc18:	ldr	r9, [pc, #600]	; 3be78 <__read_chk@plt+0x359f4>
   3bc1c:	ldr	r7, [pc, #600]	; 3be7c <__read_chk@plt+0x359f8>
   3bc20:	add	r9, pc, r9
   3bc24:	add	r7, pc, r7
   3bc28:	ldmib	r4, {r0, r1, r2}
   3bc2c:	bl	5d94 <socket@plt>
   3bc30:	subs	r6, r0, #0
   3bc34:	blt	3bd3c <__read_chk@plt+0x358b8>
   3bc38:	ldr	r1, [r4, #20]
   3bc3c:	ldr	r2, [r4, #16]
   3bc40:	bl	5f50 <connect@plt>
   3bc44:	cmp	r0, #0
   3bc48:	blt	3bdb8 <__read_chk@plt+0x35934>
   3bc4c:	ldr	r0, [sp, #16]
   3bc50:	bl	5584 <freeaddrinfo@plt>
   3bc54:	mov	r0, r6
   3bc58:	bl	4c510 <__read_chk@plt+0x4608c>
   3bc5c:	mov	r0, r6
   3bc60:	ldr	r2, [sp, #1108]	; 0x454
   3bc64:	ldr	r3, [r5]
   3bc68:	cmp	r2, r3
   3bc6c:	bne	3be5c <__read_chk@plt+0x359d8>
   3bc70:	add	sp, sp, #1104	; 0x450
   3bc74:	add	sp, sp, #8
   3bc78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bc7c:	mov	r1, #58	; 0x3a
   3bc80:	mov	r0, r4
   3bc84:	bl	62f8 <strrchr@plt>
   3bc88:	ldr	r1, [pc, #496]	; 3be80 <__read_chk@plt+0x359fc>
   3bc8c:	add	r2, sp, #12
   3bc90:	add	r1, pc, r1
   3bc94:	add	r0, r0, #1
   3bc98:	bl	622c <sscanf@plt>
   3bc9c:	cmp	r0, #1
   3bca0:	mov	r6, r0
   3bca4:	bne	3bda0 <__read_chk@plt+0x3591c>
   3bca8:	ldr	r3, [sp, #12]
   3bcac:	add	r4, sp, #85	; 0x55
   3bcb0:	ldr	lr, [pc, #460]	; 3be84 <__read_chk@plt+0x35a00>
   3bcb4:	movw	r1, #1023	; 0x3ff
   3bcb8:	mov	r2, r0
   3bcbc:	mov	r0, r4
   3bcc0:	add	lr, pc, lr
   3bcc4:	str	r3, [sp, #4]
   3bcc8:	str	lr, [sp]
   3bccc:	mov	r3, r1
   3bcd0:	bl	60b8 <__snprintf_chk@plt>
   3bcd4:	mov	r1, r6
   3bcd8:	mov	r3, #0
   3bcdc:	strb	r3, [sp, #84]	; 0x54
   3bce0:	add	r7, sp, #84	; 0x54
   3bce4:	mov	r8, r0
   3bce8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3bcec:	mov	r1, r0
   3bcf0:	mov	r0, r7
   3bcf4:	bl	33844 <__read_chk@plt+0x2d3c0>
   3bcf8:	cmp	r0, #0
   3bcfc:	bge	3bc60 <__read_chk@plt+0x357dc>
   3bd00:	mov	r0, r4
   3bd04:	mov	r1, r8
   3bd08:	bl	33844 <__read_chk@plt+0x2d3c0>
   3bd0c:	cmp	r0, #0
   3bd10:	bge	3bc60 <__read_chk@plt+0x357dc>
   3bd14:	bl	6214 <__errno_location@plt>
   3bd18:	ldr	r0, [r0]
   3bd1c:	bl	5740 <strerror@plt>
   3bd20:	add	r1, r7, #1
   3bd24:	mov	r2, r0
   3bd28:	ldr	r0, [pc, #344]	; 3be88 <__read_chk@plt+0x35a04>
   3bd2c:	add	r0, pc, r0
   3bd30:	bl	4005c <__read_chk@plt+0x39bd8>
   3bd34:	mvn	r0, #0
   3bd38:	b	3bc60 <__read_chk@plt+0x357dc>
   3bd3c:	bl	6214 <__errno_location@plt>
   3bd40:	ldr	r0, [r0]
   3bd44:	bl	5740 <strerror@plt>
   3bd48:	mov	r1, r0
   3bd4c:	mov	r0, r7
   3bd50:	bl	40248 <__read_chk@plt+0x39dc4>
   3bd54:	ldr	r4, [r4, #28]
   3bd58:	cmp	r4, #0
   3bd5c:	bne	3bc28 <__read_chk@plt+0x357a4>
   3bd60:	ldr	r0, [sp, #16]
   3bd64:	bl	5584 <freeaddrinfo@plt>
   3bd68:	ldr	r4, [sp, #12]
   3bd6c:	bl	6214 <__errno_location@plt>
   3bd70:	add	r4, r4, #5952	; 0x1740
   3bd74:	add	r4, r4, #48	; 0x30
   3bd78:	ldr	r0, [r0]
   3bd7c:	bl	5740 <strerror@plt>
   3bd80:	mov	r2, r4
   3bd84:	mov	r1, r8
   3bd88:	mov	r3, r0
   3bd8c:	ldr	r0, [pc, #248]	; 3be8c <__read_chk@plt+0x35a08>
   3bd90:	add	r0, pc, r0
   3bd94:	bl	4005c <__read_chk@plt+0x39bd8>
   3bd98:	mvn	r0, #0
   3bd9c:	b	3bc60 <__read_chk@plt+0x357dc>
   3bda0:	ldr	r0, [pc, #232]	; 3be90 <__read_chk@plt+0x35a0c>
   3bda4:	mov	r1, r4
   3bda8:	add	r0, pc, r0
   3bdac:	bl	4005c <__read_chk@plt+0x39bd8>
   3bdb0:	mvn	r0, #0
   3bdb4:	b	3bc60 <__read_chk@plt+0x357dc>
   3bdb8:	bl	6214 <__errno_location@plt>
   3bdbc:	ldr	sl, [sp, #12]
   3bdc0:	add	sl, sl, #5952	; 0x1740
   3bdc4:	add	sl, sl, #48	; 0x30
   3bdc8:	ldr	r0, [r0]
   3bdcc:	bl	5740 <strerror@plt>
   3bdd0:	mov	r1, r8
   3bdd4:	mov	r2, sl
   3bdd8:	mov	r3, r0
   3bddc:	mov	r0, r9
   3bde0:	bl	40248 <__read_chk@plt+0x39dc4>
   3bde4:	mov	r0, r6
   3bde8:	bl	5a1c <close@plt>
   3bdec:	b	3bd54 <__read_chk@plt+0x358d0>
   3bdf0:	ldr	r0, [pc, #156]	; 3be94 <__read_chk@plt+0x35a10>
   3bdf4:	mov	r1, r4
   3bdf8:	add	r0, pc, r0
   3bdfc:	bl	4005c <__read_chk@plt+0x39bd8>
   3be00:	mvn	r0, #0
   3be04:	b	3bc60 <__read_chk@plt+0x357dc>
   3be08:	mov	r0, r4
   3be0c:	b	3bd64 <__read_chk@plt+0x358e0>
   3be10:	bl	4c4dc <__read_chk@plt+0x46058>
   3be14:	mov	r1, r8
   3be18:	mov	r2, r0
   3be1c:	ldr	r0, [pc, #116]	; 3be98 <__read_chk@plt+0x35a14>
   3be20:	add	r0, pc, r0
   3be24:	bl	4005c <__read_chk@plt+0x39bd8>
   3be28:	mvn	r0, #0
   3be2c:	b	3bc60 <__read_chk@plt+0x357dc>
   3be30:	ldr	r0, [pc, #100]	; 3be9c <__read_chk@plt+0x35a18>
   3be34:	add	r0, pc, r0
   3be38:	bl	4005c <__read_chk@plt+0x39bd8>
   3be3c:	mvn	r0, #0
   3be40:	b	3bc60 <__read_chk@plt+0x357dc>
   3be44:	ldr	r0, [pc, #84]	; 3bea0 <__read_chk@plt+0x35a1c>
   3be48:	mov	r1, r4
   3be4c:	add	r0, pc, r0
   3be50:	bl	4005c <__read_chk@plt+0x39bd8>
   3be54:	mvn	r0, #0
   3be58:	b	3bc60 <__read_chk@plt+0x357dc>
   3be5c:	bl	5d64 <__stack_chk_fail@plt>
   3be60:	andeq	r4, r8, r4, lsl lr
   3be64:	andeq	r0, r0, r8, asr #11
   3be68:			; <UNDEFINED> instruction: 0x000426b0
   3be6c:	andeq	lr, r4, ip, asr r7
   3be70:	andeq	r0, r5, r4, ror #4
   3be74:	andeq	r5, r8, r8, lsr #23
   3be78:	andeq	lr, r4, r8, lsl #14
   3be7c:	andeq	ip, r4, r4, ror #19
   3be80:	andeq	r0, r5, r8, asr #2
   3be84:	strdeq	lr, [r4], -r8
   3be88:	andeq	lr, r4, r0, lsr #11
   3be8c:	muleq	r4, r8, r5
   3be90:	ldrdeq	lr, [r4], -ip
   3be94:	andeq	lr, r4, ip, lsl #9
   3be98:	andeq	lr, r4, ip, ror #9
   3be9c:	andeq	lr, r4, r4, lsr r4
   3bea0:	muleq	r4, r8, r4
   3bea4:	ldr	r0, [pc, #336]	; 3bffc <__read_chk@plt+0x35b78>
   3bea8:	push	{r4, r5, r6, r7, r8, lr}
   3beac:	add	r0, pc, r0
   3beb0:	sub	sp, sp, #24
   3beb4:	ldr	r4, [pc, #324]	; 3c000 <__read_chk@plt+0x35b7c>
   3beb8:	bl	401e0 <__read_chk@plt+0x39d5c>
   3bebc:	bl	46fa8 <__read_chk@plt+0x40b24>
   3bec0:	ldr	r2, [pc, #316]	; 3c004 <__read_chk@plt+0x35b80>
   3bec4:	add	r4, pc, r4
   3bec8:	mov	r3, r4
   3becc:	ldr	r4, [r4, r2]
   3bed0:	mov	r5, r0
   3bed4:	ldr	r0, [r4]
   3bed8:	bl	4296c <__read_chk@plt+0x3c4e8>
   3bedc:	tst	r0, #2
   3bee0:	beq	3bf98 <__read_chk@plt+0x35b14>
   3bee4:	ldr	r0, [r4]
   3bee8:	mov	r1, #0
   3beec:	bl	46d90 <__read_chk@plt+0x4090c>
   3bef0:	mov	r6, r0
   3bef4:	ldr	r0, [r4]
   3bef8:	bl	43938 <__read_chk@plt+0x3d4b4>
   3befc:	cmp	r0, #0
   3bf00:	bgt	3bfd0 <__read_chk@plt+0x35b4c>
   3bf04:	bl	3bae0 <__read_chk@plt+0x3565c>
   3bf08:	cmn	r0, #1
   3bf0c:	beq	3bfac <__read_chk@plt+0x35b28>
   3bf10:	mov	r2, r0
   3bf14:	mov	r3, r0
   3bf18:	mov	r0, #0
   3bf1c:	str	r0, [sp, #4]
   3bf20:	str	r0, [sp, #8]
   3bf24:	mvn	r1, #0
   3bf28:	str	r0, [sp, #12]
   3bf2c:	mov	r8, #1
   3bf30:	ldr	r0, [pc, #208]	; 3c008 <__read_chk@plt+0x35b84>
   3bf34:	str	r1, [sp]
   3bf38:	mov	r1, #7
   3bf3c:	str	r6, [sp, #16]
   3bf40:	add	r0, pc, r0
   3bf44:	str	r8, [sp, #20]
   3bf48:	bl	350e4 <__read_chk@plt+0x2ec60>
   3bf4c:	mov	r7, r0
   3bf50:	str	r5, [r0, #8]
   3bf54:	mov	r0, r6
   3bf58:	str	r8, [r7, #52]	; 0x34
   3bf5c:	bl	55a8 <free@plt>
   3bf60:	ldr	r0, [r4]
   3bf64:	mov	r1, #21
   3bf68:	bl	468e8 <__read_chk@plt+0x40464>
   3bf6c:	mov	r1, r5
   3bf70:	ldr	r0, [r4]
   3bf74:	bl	46958 <__read_chk@plt+0x404d4>
   3bf78:	ldr	r1, [r7, #4]
   3bf7c:	ldr	r0, [r4]
   3bf80:	bl	46958 <__read_chk@plt+0x404d4>
   3bf84:	ldr	r0, [r4]
   3bf88:	bl	46b24 <__read_chk@plt+0x406a0>
   3bf8c:	mov	r0, #0
   3bf90:	add	sp, sp, #24
   3bf94:	pop	{r4, r5, r6, r7, r8, pc}
   3bf98:	ldr	r0, [pc, #108]	; 3c00c <__read_chk@plt+0x35b88>
   3bf9c:	add	r0, pc, r0
   3bfa0:	bl	49400 <__read_chk@plt+0x42f7c>
   3bfa4:	mov	r6, r0
   3bfa8:	b	3bef4 <__read_chk@plt+0x35a70>
   3bfac:	mov	r0, r6
   3bfb0:	bl	55a8 <free@plt>
   3bfb4:	ldr	r0, [r4]
   3bfb8:	mov	r1, #22
   3bfbc:	bl	468e8 <__read_chk@plt+0x40464>
   3bfc0:	mov	r1, r5
   3bfc4:	ldr	r0, [r4]
   3bfc8:	bl	46958 <__read_chk@plt+0x404d4>
   3bfcc:	b	3bf84 <__read_chk@plt+0x35b00>
   3bfd0:	mov	r1, r0
   3bfd4:	ldr	r2, [pc, #52]	; 3c010 <__read_chk@plt+0x35b8c>
   3bfd8:	ldr	r0, [pc, #52]	; 3c014 <__read_chk@plt+0x35b90>
   3bfdc:	movw	r3, #4506	; 0x119a
   3bfe0:	add	r2, pc, r2
   3bfe4:	add	r0, pc, r0
   3bfe8:	bl	40110 <__read_chk@plt+0x39c8c>
   3bfec:	ldr	r1, [pc, #36]	; 3c018 <__read_chk@plt+0x35b94>
   3bff0:	ldr	r0, [r4]
   3bff4:	add	r1, pc, r1
   3bff8:	bl	467c0 <__read_chk@plt+0x4033c>
   3bffc:	muleq	r4, ip, r4
   3c000:	andeq	r4, r8, r8, lsr sl
   3c004:	muleq	r0, ip, r6
   3c008:	andeq	lr, r4, r4, lsr #8
   3c00c:	andeq	lr, r4, r8, ror r1
   3c010:	andeq	sp, r4, r8, ror r9
   3c014:	andeq	r3, r4, r8, asr #8
   3c018:	andeq	r3, r4, r8, ror r4
   3c01c:	push	{r4, r5, r6, lr}
   3c020:	mov	r5, r0
   3c024:	bl	46fa8 <__read_chk@plt+0x40b24>
   3c028:	ldr	r4, [pc, #128]	; 3c0b0 <__read_chk@plt+0x35c2c>
   3c02c:	cmp	r5, #27
   3c030:	add	r4, pc, r4
   3c034:	mov	r6, r0
   3c038:	beq	3c0a0 <__read_chk@plt+0x35c1c>
   3c03c:	cmp	r5, #31
   3c040:	beq	3c090 <__read_chk@plt+0x35c0c>
   3c044:	ldr	r0, [pc, #104]	; 3c0b4 <__read_chk@plt+0x35c30>
   3c048:	mov	r1, r5
   3c04c:	add	r0, pc, r0
   3c050:	bl	4005c <__read_chk@plt+0x39bd8>
   3c054:	ldr	r0, [pc, #92]	; 3c0b8 <__read_chk@plt+0x35c34>
   3c058:	add	r0, pc, r0
   3c05c:	bl	4005c <__read_chk@plt+0x39bd8>
   3c060:	ldr	r3, [pc, #84]	; 3c0bc <__read_chk@plt+0x35c38>
   3c064:	mov	r1, #22
   3c068:	ldr	r4, [r4, r3]
   3c06c:	ldr	r0, [r4]
   3c070:	bl	468e8 <__read_chk@plt+0x40464>
   3c074:	mov	r1, r6
   3c078:	ldr	r0, [r4]
   3c07c:	bl	46958 <__read_chk@plt+0x404d4>
   3c080:	ldr	r0, [r4]
   3c084:	bl	46b24 <__read_chk@plt+0x406a0>
   3c088:	mov	r0, #0
   3c08c:	pop	{r4, r5, r6, pc}
   3c090:	ldr	r0, [pc, #40]	; 3c0c0 <__read_chk@plt+0x35c3c>
   3c094:	add	r0, pc, r0
   3c098:	bl	4005c <__read_chk@plt+0x39bd8>
   3c09c:	b	3c054 <__read_chk@plt+0x35bd0>
   3c0a0:	ldr	r0, [pc, #28]	; 3c0c4 <__read_chk@plt+0x35c40>
   3c0a4:	add	r0, pc, r0
   3c0a8:	bl	4005c <__read_chk@plt+0x39bd8>
   3c0ac:	b	3c054 <__read_chk@plt+0x35bd0>
   3c0b0:	andeq	r4, r8, ip, asr #17
   3c0b4:	andeq	lr, r4, r0, lsr r3
   3c0b8:	andeq	r5, r4, r0, ror #29
   3c0bc:	muleq	r0, ip, r6
   3c0c0:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   3c0c4:	andeq	r5, r4, r8, ror #28
   3c0c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c0cc:	mov	r9, r3
   3c0d0:	ldr	r4, [pc, #568]	; 3c310 <__read_chk@plt+0x35e8c>
   3c0d4:	sub	sp, sp, #44	; 0x2c
   3c0d8:	ldr	r3, [pc, #564]	; 3c314 <__read_chk@plt+0x35e90>
   3c0dc:	mov	r5, r1
   3c0e0:	add	r4, pc, r4
   3c0e4:	str	r0, [sp, #28]
   3c0e8:	str	r2, [sp, #20]
   3c0ec:	mov	r0, r9
   3c0f0:	ldr	r3, [r4, r3]
   3c0f4:	ldr	r6, [pc, #540]	; 3c318 <__read_chk@plt+0x35e94>
   3c0f8:	str	r3, [sp, #16]
   3c0fc:	add	r6, pc, r6
   3c100:	ldr	r3, [r3]
   3c104:	str	r3, [sp, #36]	; 0x24
   3c108:	bl	6088 <strlen@plt>
   3c10c:	ldr	r1, [r6, #64]	; 0x40
   3c110:	cmp	r1, #0
   3c114:	lsr	r8, r0, #1
   3c118:	mov	r0, r5
   3c11c:	beq	3c2f0 <__read_chk@plt+0x35e6c>
   3c120:	bl	61d8 <strcmp@plt>
   3c124:	cmp	r0, #0
   3c128:	bne	3c254 <__read_chk@plt+0x35dd0>
   3c12c:	mov	r0, r5
   3c130:	mov	r1, #58	; 0x3a
   3c134:	bl	640c <strchr@plt>
   3c138:	subs	r3, r0, #0
   3c13c:	streq	r3, [sp, #24]
   3c140:	beq	3c180 <__read_chk@plt+0x35cfc>
   3c144:	mov	r1, #46	; 0x2e
   3c148:	bl	640c <strchr@plt>
   3c14c:	cmp	r0, #0
   3c150:	streq	r0, [sp, #24]
   3c154:	beq	3c180 <__read_chk@plt+0x35cfc>
   3c158:	mov	r2, #400	; 0x190
   3c15c:	mov	r3, #0
   3c160:	mov	r1, #0
   3c164:	strd	r2, [sp]
   3c168:	add	r0, r0, #1
   3c16c:	str	r1, [sp, #8]
   3c170:	mov	r2, #0
   3c174:	mov	r3, #0
   3c178:	bl	7ae88 <__read_chk@plt+0x74a04>
   3c17c:	str	r0, [sp, #24]
   3c180:	ldr	r5, [pc, #404]	; 3c31c <__read_chk@plt+0x35e98>
   3c184:	add	r5, pc, r5
   3c188:	ldr	r3, [r5, #16]
   3c18c:	cmp	r3, #0
   3c190:	beq	3c264 <__read_chk@plt+0x35de0>
   3c194:	ldr	r3, [pc, #388]	; 3c320 <__read_chk@plt+0x35e9c>
   3c198:	mov	r1, r8
   3c19c:	add	r3, pc, r3
   3c1a0:	ldr	r0, [r3, #24]
   3c1a4:	bl	4d710 <__read_chk@plt+0x4728c>
   3c1a8:	ldr	r3, [pc, #372]	; 3c324 <__read_chk@plt+0x35ea0>
   3c1ac:	ldr	r3, [r4, r3]
   3c1b0:	ldr	r3, [r3]
   3c1b4:	cmp	r3, #0
   3c1b8:	mov	r5, r0
   3c1bc:	bne	3c228 <__read_chk@plt+0x35da4>
   3c1c0:	ldr	r3, [pc, #352]	; 3c328 <__read_chk@plt+0x35ea4>
   3c1c4:	mov	r1, #34	; 0x22
   3c1c8:	ldr	r4, [r4, r3]
   3c1cc:	ldr	r0, [r4]
   3c1d0:	bl	468e8 <__read_chk@plt+0x40464>
   3c1d4:	ldr	r1, [sp, #20]
   3c1d8:	ldr	r0, [r4]
   3c1dc:	bl	46a00 <__read_chk@plt+0x4057c>
   3c1e0:	ldr	r0, [r4]
   3c1e4:	mov	r1, r5
   3c1e8:	bl	46a00 <__read_chk@plt+0x4057c>
   3c1ec:	ldr	r1, [sp, #24]
   3c1f0:	ldr	r0, [r4]
   3c1f4:	bl	46958 <__read_chk@plt+0x404d4>
   3c1f8:	ldr	r0, [r4]
   3c1fc:	bl	46b24 <__read_chk@plt+0x406a0>
   3c200:	bl	47128 <__read_chk@plt+0x40ca4>
   3c204:	mov	r0, r5
   3c208:	bl	55a8 <free@plt>
   3c20c:	ldr	r1, [sp, #16]
   3c210:	ldr	r2, [sp, #36]	; 0x24
   3c214:	ldr	r3, [r1]
   3c218:	cmp	r2, r3
   3c21c:	bne	3c30c <__read_chk@plt+0x35e88>
   3c220:	add	sp, sp, #44	; 0x2c
   3c224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c228:	ldr	r1, [pc, #252]	; 3c32c <__read_chk@plt+0x35ea8>
   3c22c:	ldr	r0, [sp, #28]
   3c230:	add	r1, pc, r1
   3c234:	ldr	r2, [sp, #80]	; 0x50
   3c238:	bl	37e3c <__read_chk@plt+0x319b8>
   3c23c:	ldr	r3, [pc, #228]	; 3c328 <__read_chk@plt+0x35ea4>
   3c240:	mov	r1, #0
   3c244:	ldr	r4, [r4, r3]
   3c248:	ldr	r0, [r4]
   3c24c:	bl	4691c <__read_chk@plt+0x40498>
   3c250:	b	3c1d4 <__read_chk@plt+0x35d50>
   3c254:	ldr	r0, [pc, #212]	; 3c330 <__read_chk@plt+0x35eac>
   3c258:	add	r0, pc, r0
   3c25c:	bl	4005c <__read_chk@plt+0x39bd8>
   3c260:	b	3c20c <__read_chk@plt+0x35d88>
   3c264:	ldr	r0, [sp, #20]
   3c268:	bl	49400 <__read_chk@plt+0x42f7c>
   3c26c:	str	r0, [r5, #16]
   3c270:	mov	r0, r8
   3c274:	bl	49320 <__read_chk@plt+0x42e9c>
   3c278:	cmp	r8, #0
   3c27c:	str	r0, [r5, #32]
   3c280:	beq	3c2c8 <__read_chk@plt+0x35e44>
   3c284:	ldr	r6, [pc, #168]	; 3c334 <__read_chk@plt+0x35eb0>
   3c288:	add	r5, sp, #32
   3c28c:	add	r7, r0, r8
   3c290:	mov	sl, r0
   3c294:	add	r6, pc, r6
   3c298:	mov	fp, r9
   3c29c:	mov	r0, fp
   3c2a0:	mov	r1, r6
   3c2a4:	mov	r2, r5
   3c2a8:	bl	622c <sscanf@plt>
   3c2ac:	cmp	r0, #1
   3c2b0:	bne	3c2fc <__read_chk@plt+0x35e78>
   3c2b4:	ldr	r3, [sp, #32]
   3c2b8:	add	fp, fp, #2
   3c2bc:	strb	r3, [sl], #1
   3c2c0:	cmp	sl, r7
   3c2c4:	bne	3c29c <__read_chk@plt+0x35e18>
   3c2c8:	ldr	r5, [pc, #104]	; 3c338 <__read_chk@plt+0x35eb4>
   3c2cc:	mov	r0, r8
   3c2d0:	add	r5, pc, r5
   3c2d4:	str	r8, [r5, #28]
   3c2d8:	bl	49320 <__read_chk@plt+0x42e9c>
   3c2dc:	mov	r1, r8
   3c2e0:	str	r0, [r5, #24]
   3c2e4:	bl	74550 <__read_chk@plt+0x6e0cc>
   3c2e8:	str	r8, [r5, #20]
   3c2ec:	b	3c194 <__read_chk@plt+0x35d10>
   3c2f0:	bl	49400 <__read_chk@plt+0x42f7c>
   3c2f4:	str	r0, [r6, #64]	; 0x40
   3c2f8:	b	3c12c <__read_chk@plt+0x35ca8>
   3c2fc:	ldr	r0, [pc, #56]	; 3c33c <__read_chk@plt+0x35eb8>
   3c300:	mov	r1, r9
   3c304:	add	r0, pc, r0
   3c308:	bl	3dae8 <__read_chk@plt+0x37664>
   3c30c:	bl	5d64 <__stack_chk_fail@plt>
   3c310:	andeq	r4, r8, ip, lsl r8
   3c314:	andeq	r0, r0, r8, asr #11
   3c318:	andeq	r5, r8, ip, asr #12
   3c31c:	andeq	r5, r8, r4, asr #11
   3c320:	andeq	r5, r8, ip, lsr #11
   3c324:	andeq	r0, r0, ip, ror #12
   3c328:	muleq	r0, ip, r6
   3c32c:	strdeq	lr, [r4], -r0
   3c330:	andeq	lr, r4, r0, asr #2
   3c334:	andeq	lr, r4, r0, asr r1
   3c338:	andeq	r5, r8, r8, ror r4
   3c33c:	andeq	lr, r4, r4, ror #1
   3c340:	ldr	r3, [pc, #40]	; 3c370 <__read_chk@plt+0x35eec>
   3c344:	mov	r1, #30
   3c348:	ldr	r2, [pc, #36]	; 3c374 <__read_chk@plt+0x35ef0>
   3c34c:	add	r3, pc, r3
   3c350:	push	{r4, lr}
   3c354:	ldr	r4, [r3, r2]
   3c358:	ldr	r0, [r4]
   3c35c:	bl	468e8 <__read_chk@plt+0x40464>
   3c360:	ldr	r0, [r4]
   3c364:	bl	46b24 <__read_chk@plt+0x406a0>
   3c368:	pop	{r4, lr}
   3c36c:	b	47128 <__read_chk@plt+0x40ca4>
   3c370:			; <UNDEFINED> instruction: 0x000845b0
   3c374:	muleq	r0, ip, r6
   3c378:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c37c:	mov	r9, r0
   3c380:	mov	r8, r1
   3c384:	bl	5e48 <FIPS_mode@plt>
   3c388:	ldr	r4, [pc, #196]	; 3c454 <__read_chk@plt+0x35fd0>
   3c38c:	add	r4, pc, r4
   3c390:	cmp	r0, #0
   3c394:	ldrne	r4, [pc, #188]	; 3c458 <__read_chk@plt+0x35fd4>
   3c398:	addne	r4, pc, r4
   3c39c:	addne	r4, r4, #756	; 0x2f4
   3c3a0:	ldr	r0, [r4]
   3c3a4:	cmp	r0, #0
   3c3a8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c3ac:	mov	r5, #0
   3c3b0:	add	r4, r4, #36	; 0x24
   3c3b4:	mov	r6, r5
   3c3b8:	b	3c3c8 <__read_chk@plt+0x35f44>
   3c3bc:	ldr	r3, [r4], #36	; 0x24
   3c3c0:	cmp	r3, #0
   3c3c4:	beq	3c43c <__read_chk@plt+0x35fb8>
   3c3c8:	ldr	r3, [r4, #-32]	; 0xffffffe0
   3c3cc:	cmn	r3, #3
   3c3d0:	bne	3c3bc <__read_chk@plt+0x35f38>
   3c3d4:	cmp	r8, #0
   3c3d8:	add	r7, r5, #1
   3c3dc:	beq	3c3ec <__read_chk@plt+0x35f68>
   3c3e0:	ldr	r3, [r4, #-16]
   3c3e4:	cmp	r3, #0
   3c3e8:	beq	3c3bc <__read_chk@plt+0x35f38>
   3c3ec:	cmp	r6, #0
   3c3f0:	strbne	r9, [r6, r5]
   3c3f4:	ldr	r0, [r4, #-36]	; 0xffffffdc
   3c3f8:	moveq	r7, r5
   3c3fc:	bl	6088 <strlen@plt>
   3c400:	add	r5, r0, r7
   3c404:	mov	sl, r0
   3c408:	add	r1, r5, #2
   3c40c:	mov	r0, r6
   3c410:	bl	5c20 <realloc@plt>
   3c414:	add	r2, sl, #1
   3c418:	subs	sl, r0, #0
   3c41c:	add	r0, sl, r7
   3c420:	beq	3c444 <__read_chk@plt+0x35fc0>
   3c424:	ldr	r1, [r4, #-36]	; 0xffffffdc
   3c428:	mov	r6, sl
   3c42c:	bl	6010 <memcpy@plt>
   3c430:	ldr	r3, [r4], #36	; 0x24
   3c434:	cmp	r3, #0
   3c438:	bne	3c3c8 <__read_chk@plt+0x35f44>
   3c43c:	mov	r0, r6
   3c440:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c444:	mov	r0, r6
   3c448:	bl	55a8 <free@plt>
   3c44c:	mov	r0, sl
   3c450:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c454:	andeq	r3, r8, r4, ror #29
   3c458:	ldrdeq	r3, [r8], -r8
   3c45c:	ldr	r0, [r0, #8]
   3c460:	bx	lr
   3c464:	ldr	r0, [r0, #12]
   3c468:	bx	lr
   3c46c:	push	{r4, lr}
   3c470:	mov	r4, r0
   3c474:	ldr	r0, [pc, #24]	; 3c494 <__read_chk@plt+0x36010>
   3c478:	ldr	r1, [r4]
   3c47c:	add	r0, pc, r0
   3c480:	bl	61d8 <strcmp@plt>
   3c484:	cmp	r0, #0
   3c488:	ldrne	r0, [r4, #12]
   3c48c:	moveq	r0, #14
   3c490:	pop	{r4, pc}
   3c494:	andeq	r2, r4, r8, ror #7
   3c498:	ldr	r0, [r0, #20]
   3c49c:	bx	lr
   3c4a0:	ldr	r3, [r0, #16]
   3c4a4:	cmp	r3, #0
   3c4a8:	bne	3c4c0 <__read_chk@plt+0x3603c>
   3c4ac:	ldr	r2, [r0, #28]
   3c4b0:	tst	r2, #2
   3c4b4:	bne	3c4c0 <__read_chk@plt+0x3603c>
   3c4b8:	ldr	r0, [r0, #8]
   3c4bc:	bx	lr
   3c4c0:	mov	r0, r3
   3c4c4:	bx	lr
   3c4c8:	ldr	r0, [r0, #4]
   3c4cc:	bx	lr
   3c4d0:	ldr	r0, [r0, #28]
   3c4d4:	and	r0, r0, #1
   3c4d8:	bx	lr
   3c4dc:	ldr	r0, [r0]
   3c4e0:	bx	lr
   3c4e4:	ldr	r3, [r0, #400]	; 0x190
   3c4e8:	ldr	r0, [r3, #4]
   3c4ec:	bx	lr
   3c4f0:	cmp	r0, #0
   3c4f4:	movne	r0, #76	; 0x4c
   3c4f8:	moveq	r0, #72	; 0x48
   3c4fc:	bx	lr
   3c500:	push	{r3, r4, r5, lr}
   3c504:	mov	r5, r0
   3c508:	bl	5e48 <FIPS_mode@plt>
   3c50c:	ldr	r4, [pc, #72]	; 3c55c <__read_chk@plt+0x360d8>
   3c510:	add	r4, pc, r4
   3c514:	cmp	r0, #0
   3c518:	ldrne	r4, [pc, #64]	; 3c560 <__read_chk@plt+0x360dc>
   3c51c:	addne	r4, pc, r4
   3c520:	addne	r4, r4, #756	; 0x2f4
   3c524:	ldr	r0, [r4]
   3c528:	cmp	r0, #0
   3c52c:	bne	3c540 <__read_chk@plt+0x360bc>
   3c530:	pop	{r3, r4, r5, pc}
   3c534:	ldr	r0, [r4, #36]!	; 0x24
   3c538:	cmp	r0, #0
   3c53c:	beq	3c558 <__read_chk@plt+0x360d4>
   3c540:	mov	r1, r5
   3c544:	bl	61d8 <strcmp@plt>
   3c548:	cmp	r0, #0
   3c54c:	bne	3c534 <__read_chk@plt+0x360b0>
   3c550:	mov	r0, r4
   3c554:	pop	{r3, r4, r5, pc}
   3c558:	pop	{r3, r4, r5, pc}
   3c55c:	andeq	r3, r8, r0, ror #26
   3c560:	andeq	r3, r8, r4, asr sp
   3c564:	push	{r4, lr}
   3c568:	mov	r4, r0
   3c56c:	bl	5e48 <FIPS_mode@plt>
   3c570:	ldr	r2, [pc, #100]	; 3c5dc <__read_chk@plt+0x36158>
   3c574:	add	r2, pc, r2
   3c578:	cmp	r0, #0
   3c57c:	ldrne	r2, [pc, #92]	; 3c5e0 <__read_chk@plt+0x3615c>
   3c580:	addne	r2, pc, r2
   3c584:	addne	r2, r2, #756	; 0x2f4
   3c588:	ldr	r3, [r2]
   3c58c:	cmp	r3, #0
   3c590:	beq	3c5cc <__read_chk@plt+0x36148>
   3c594:	ldr	r3, [r2, #4]
   3c598:	cmp	r3, r4
   3c59c:	bne	3c5b0 <__read_chk@plt+0x3612c>
   3c5a0:	b	3c5d4 <__read_chk@plt+0x36150>
   3c5a4:	ldr	r1, [r0, #4]
   3c5a8:	cmp	r1, r4
   3c5ac:	popeq	{r4, pc}
   3c5b0:	ldr	r1, [r2, #36]	; 0x24
   3c5b4:	add	r0, r2, #36	; 0x24
   3c5b8:	cmp	r1, #0
   3c5bc:	mov	r2, r0
   3c5c0:	bne	3c5a4 <__read_chk@plt+0x36120>
   3c5c4:	mov	r0, r1
   3c5c8:	pop	{r4, pc}
   3c5cc:	mov	r0, r3
   3c5d0:	pop	{r4, pc}
   3c5d4:	mov	r0, r2
   3c5d8:	pop	{r4, pc}
   3c5dc:	strdeq	r3, [r8], -ip
   3c5e0:	strdeq	r3, [r8], -r0
   3c5e4:	subs	r3, r0, #0
   3c5e8:	push	{r4, r5, r6, lr}
   3c5ec:	beq	3c5fc <__read_chk@plt+0x36178>
   3c5f0:	ldrb	r3, [r3]
   3c5f4:	cmp	r3, #0
   3c5f8:	bne	3c604 <__read_chk@plt+0x36180>
   3c5fc:	mov	r0, #0
   3c600:	pop	{r4, r5, r6, pc}
   3c604:	bl	5a10 <__strdup@plt>
   3c608:	subs	r6, r0, #0
   3c60c:	beq	3c5fc <__read_chk@plt+0x36178>
   3c610:	mov	r1, #44	; 0x2c
   3c614:	mov	r5, #0
   3c618:	bl	640c <strchr@plt>
   3c61c:	cmp	r0, #0
   3c620:	addne	r4, r0, #1
   3c624:	movne	r3, #0
   3c628:	strbne	r3, [r0]
   3c62c:	mov	r3, r6
   3c630:	moveq	r4, r0
   3c634:	mov	r0, r3
   3c638:	ldrb	r3, [r3]
   3c63c:	cmp	r3, #0
   3c640:	beq	3c698 <__read_chk@plt+0x36214>
   3c644:	bl	3c500 <__read_chk@plt+0x3607c>
   3c648:	mov	r1, #44	; 0x2c
   3c64c:	subs	r3, r0, #0
   3c650:	mov	r0, r4
   3c654:	beq	3c6b0 <__read_chk@plt+0x3622c>
   3c658:	ldr	r3, [r3, #4]
   3c65c:	cmn	r3, #3
   3c660:	bne	3c6b0 <__read_chk@plt+0x3622c>
   3c664:	cmp	r4, #0
   3c668:	beq	3c698 <__read_chk@plt+0x36214>
   3c66c:	bl	640c <strchr@plt>
   3c670:	cmp	r0, #0
   3c674:	strbne	r5, [r0]
   3c678:	add	r2, r0, #1
   3c67c:	beq	3c6a8 <__read_chk@plt+0x36224>
   3c680:	mov	r3, r4
   3c684:	mov	r4, r2
   3c688:	mov	r0, r3
   3c68c:	ldrb	r3, [r3]
   3c690:	cmp	r3, #0
   3c694:	bne	3c644 <__read_chk@plt+0x361c0>
   3c698:	mov	r0, r6
   3c69c:	bl	55a8 <free@plt>
   3c6a0:	mov	r0, #1
   3c6a4:	pop	{r4, r5, r6, pc}
   3c6a8:	mov	r2, r0
   3c6ac:	b	3c680 <__read_chk@plt+0x361fc>
   3c6b0:	mov	r0, r6
   3c6b4:	bl	55a8 <free@plt>
   3c6b8:	mov	r0, #0
   3c6bc:	pop	{r4, r5, r6, pc}
   3c6c0:	push	{r3, r4, r5, lr}
   3c6c4:	subs	r5, r0, #0
   3c6c8:	beq	3c714 <__read_chk@plt+0x36290>
   3c6cc:	bl	5e48 <FIPS_mode@plt>
   3c6d0:	ldr	r4, [pc, #84]	; 3c72c <__read_chk@plt+0x362a8>
   3c6d4:	add	r4, pc, r4
   3c6d8:	cmp	r0, #0
   3c6dc:	bne	3c71c <__read_chk@plt+0x36298>
   3c6e0:	ldr	r0, [r4]
   3c6e4:	cmp	r0, #0
   3c6e8:	bne	3c6fc <__read_chk@plt+0x36278>
   3c6ec:	b	3c714 <__read_chk@plt+0x36290>
   3c6f0:	ldr	r0, [r4, #36]!	; 0x24
   3c6f4:	cmp	r0, #0
   3c6f8:	beq	3c714 <__read_chk@plt+0x36290>
   3c6fc:	mov	r1, r5
   3c700:	bl	5548 <strcasecmp@plt>
   3c704:	cmp	r0, #0
   3c708:	bne	3c6f0 <__read_chk@plt+0x3626c>
   3c70c:	ldr	r0, [r4, #4]
   3c710:	pop	{r3, r4, r5, pc}
   3c714:	mvn	r0, #0
   3c718:	pop	{r3, r4, r5, pc}
   3c71c:	ldr	r4, [pc, #12]	; 3c730 <__read_chk@plt+0x362ac>
   3c720:	add	r4, pc, r4
   3c724:	add	r4, r4, #756	; 0x2f4
   3c728:	b	3c6e0 <__read_chk@plt+0x3625c>
   3c72c:	muleq	r8, ip, fp
   3c730:	andeq	r3, r8, r0, asr fp
   3c734:	push	{r3, lr}
   3c738:	bl	3c564 <__read_chk@plt+0x360e0>
   3c73c:	cmp	r0, #0
   3c740:	beq	3c74c <__read_chk@plt+0x362c8>
   3c744:	ldr	r0, [r0]
   3c748:	pop	{r3, pc}
   3c74c:	ldr	r0, [pc, #4]	; 3c758 <__read_chk@plt+0x362d4>
   3c750:	add	r0, pc, r0
   3c754:	pop	{r3, pc}
   3c758:	ldrdeq	sp, [r4], -r8
   3c75c:	cmp	r0, #0
   3c760:	bxeq	lr
   3c764:	ldr	r0, [r0, #400]	; 0x190
   3c768:	cmp	r0, #0
   3c76c:	bxeq	lr
   3c770:	ldr	r3, [r0, #4]
   3c774:	cmp	r3, #2
   3c778:	bne	3c788 <__read_chk@plt+0x36304>
   3c77c:	ldr	r0, [pc, #12]	; 3c790 <__read_chk@plt+0x3630c>
   3c780:	add	r0, pc, r0
   3c784:	bx	lr
   3c788:	mov	r0, #0
   3c78c:	bx	lr
   3c790:			; <UNDEFINED> instruction: 0x0004dcb4
   3c794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c798:	mov	r7, r0
   3c79c:	sub	sp, sp, #12
   3c7a0:	mov	r5, r1
   3c7a4:	mov	r0, #404	; 0x194
   3c7a8:	mov	r1, #0
   3c7ac:	str	r1, [r7]
   3c7b0:	mov	r1, #1
   3c7b4:	mov	r9, r2
   3c7b8:	mov	r6, r3
   3c7bc:	ldr	r8, [sp, #56]	; 0x38
   3c7c0:	bl	5f80 <calloc@plt>
   3c7c4:	subs	r4, r0, #0
   3c7c8:	beq	3c9d8 <__read_chk@plt+0x36554>
   3c7cc:	ldr	ip, [r5, #4]
   3c7d0:	cmp	ip, #2
   3c7d4:	beq	3c898 <__read_chk@plt+0x36414>
   3c7d8:	rsbs	ip, ip, #1
   3c7dc:	str	r8, [r4, #4]
   3c7e0:	movcc	ip, #0
   3c7e4:	str	ip, [r4]
   3c7e8:	ldr	r3, [r5, #12]
   3c7ec:	cmp	r6, r3
   3c7f0:	bcc	3c860 <__read_chk@plt+0x363dc>
   3c7f4:	ldr	r2, [sp, #48]	; 0x30
   3c7f8:	cmp	r2, #0
   3c7fc:	beq	3c818 <__read_chk@plt+0x36394>
   3c800:	ldr	r3, [r5, #16]
   3c804:	cmp	r3, #0
   3c808:	bne	3c854 <__read_chk@plt+0x363d0>
   3c80c:	ldr	r3, [r5, #28]
   3c810:	tst	r3, #2
   3c814:	beq	3c850 <__read_chk@plt+0x363cc>
   3c818:	str	r5, [r4, #400]	; 0x190
   3c81c:	ldr	r2, [r5, #28]
   3c820:	ands	fp, r2, #2
   3c824:	beq	3c8a4 <__read_chk@plt+0x36420>
   3c828:	mov	r1, r9
   3c82c:	mov	r2, r6
   3c830:	add	r0, r4, #12
   3c834:	bl	562d4 <__read_chk@plt+0x4fe50>
   3c838:	subs	r5, r0, #0
   3c83c:	bne	3c9f4 <__read_chk@plt+0x36570>
   3c840:	mov	r0, #0
   3c844:	str	r4, [r7]
   3c848:	add	sp, sp, #12
   3c84c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c850:	ldr	r3, [r5, #8]
   3c854:	ldr	r2, [sp, #52]	; 0x34
   3c858:	cmp	r2, r3
   3c85c:	bcs	3c818 <__read_chk@plt+0x36394>
   3c860:	ldr	r3, [r4, #8]
   3c864:	mvn	r5, #9
   3c868:	cmp	r3, #0
   3c86c:	beq	3c878 <__read_chk@plt+0x363f4>
   3c870:	mov	r0, r3
   3c874:	bl	53e0 <EVP_CIPHER_CTX_free@plt>
   3c878:	mov	r0, r4
   3c87c:	mov	r1, #404	; 0x194
   3c880:	bl	7b7fc <__read_chk@plt+0x75378>
   3c884:	mov	r0, r4
   3c888:	bl	55a8 <free@plt>
   3c88c:	mov	r0, r5
   3c890:	add	sp, sp, #12
   3c894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c898:	cmp	r6, #8
   3c89c:	movcs	r6, #8
   3c8a0:	b	3c7d8 <__read_chk@plt+0x36354>
   3c8a4:	ldr	r3, [r5, #32]
   3c8a8:	blx	r3
   3c8ac:	mov	sl, r0
   3c8b0:	bl	6004 <EVP_CIPHER_CTX_new@plt>
   3c8b4:	cmp	r0, #0
   3c8b8:	str	r0, [r4, #8]
   3c8bc:	beq	3c9d0 <__read_chk@plt+0x3654c>
   3c8c0:	subs	r3, r8, #1
   3c8c4:	mov	r1, sl
   3c8c8:	rsbs	r8, r3, #0
   3c8cc:	mov	r2, fp
   3c8d0:	adcs	r8, r8, r3
   3c8d4:	ldr	r3, [sp, #48]	; 0x30
   3c8d8:	str	r8, [sp]
   3c8dc:	bl	54dc <EVP_CipherInit@plt>
   3c8e0:	cmp	r0, #0
   3c8e4:	beq	3c9c4 <__read_chk@plt+0x36540>
   3c8e8:	ldr	r3, [r5, #20]
   3c8ec:	cmp	r3, #0
   3c8f0:	beq	3c910 <__read_chk@plt+0x3648c>
   3c8f4:	ldr	r0, [r4, #8]
   3c8f8:	mov	r1, #18
   3c8fc:	mvn	r2, #0
   3c900:	ldr	r3, [sp, #48]	; 0x30
   3c904:	bl	5650 <EVP_CIPHER_CTX_ctrl@plt>
   3c908:	cmp	r0, #0
   3c90c:	beq	3c9c4 <__read_chk@plt+0x36540>
   3c910:	ldr	r0, [r4, #8]
   3c914:	bl	6280 <EVP_CIPHER_CTX_key_length@plt>
   3c918:	cmp	r0, r6
   3c91c:	cmpne	r0, #0
   3c920:	ble	3c938 <__read_chk@plt+0x364b4>
   3c924:	mov	r1, r6
   3c928:	ldr	r0, [r4, #8]
   3c92c:	bl	5af4 <EVP_CIPHER_CTX_set_key_length@plt>
   3c930:	cmp	r0, #0
   3c934:	beq	3c9c4 <__read_chk@plt+0x36540>
   3c938:	mov	r1, #0
   3c93c:	ldr	r0, [r4, #8]
   3c940:	mvn	ip, #0
   3c944:	mov	r2, r9
   3c948:	mov	r3, r1
   3c94c:	str	ip, [sp]
   3c950:	bl	54dc <EVP_CipherInit@plt>
   3c954:	cmp	r0, #0
   3c958:	beq	3c9c4 <__read_chk@plt+0x36540>
   3c95c:	ldr	r6, [r5, #24]
   3c960:	cmp	r6, #0
   3c964:	beq	3c840 <__read_chk@plt+0x363bc>
   3c968:	mov	r0, r6
   3c96c:	bl	6070 <malloc@plt>
   3c970:	subs	r8, r0, #0
   3c974:	beq	3c9e0 <__read_chk@plt+0x3655c>
   3c978:	mov	r0, r6
   3c97c:	bl	6070 <malloc@plt>
   3c980:	subs	r9, r0, #0
   3c984:	beq	3c9e0 <__read_chk@plt+0x3655c>
   3c988:	mov	r3, r6
   3c98c:	mov	r2, r8
   3c990:	mov	r1, r9
   3c994:	ldr	r0, [r4, #8]
   3c998:	bl	5cd4 <EVP_Cipher@plt>
   3c99c:	ldr	r1, [r5, #24]
   3c9a0:	mov	r6, r0
   3c9a4:	mov	r0, r9
   3c9a8:	bl	7b7fc <__read_chk@plt+0x75378>
   3c9ac:	mov	r0, r8
   3c9b0:	bl	55a8 <free@plt>
   3c9b4:	mov	r0, r9
   3c9b8:	bl	55a8 <free@plt>
   3c9bc:	cmp	r6, #1
   3c9c0:	beq	3c840 <__read_chk@plt+0x363bc>
   3c9c4:	ldr	r3, [r4, #8]
   3c9c8:	mvn	r5, #21
   3c9cc:	b	3c868 <__read_chk@plt+0x363e4>
   3c9d0:	mvn	r5, #1
   3c9d4:	b	3c878 <__read_chk@plt+0x363f4>
   3c9d8:	mvn	r0, #1
   3c9dc:	b	3c890 <__read_chk@plt+0x3640c>
   3c9e0:	mov	r0, r8
   3c9e4:	mvn	r5, #1
   3c9e8:	bl	55a8 <free@plt>
   3c9ec:	ldr	r3, [r4, #8]
   3c9f0:	b	3c868 <__read_chk@plt+0x363e4>
   3c9f4:	ldr	r3, [r4, #8]
   3c9f8:	b	3c868 <__read_chk@plt+0x363e4>
   3c9fc:	ldr	ip, [pc, #456]	; 3cbcc <__read_chk@plt+0x36748>
   3ca00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ca04:	mov	r4, r0
   3ca08:	ldr	r0, [pc, #448]	; 3cbd0 <__read_chk@plt+0x3674c>
   3ca0c:	add	ip, pc, ip
   3ca10:	ldr	r6, [r4, #400]	; 0x190
   3ca14:	sub	sp, sp, #28
   3ca18:	mov	sl, r2
   3ca1c:	mov	fp, r3
   3ca20:	ldr	r5, [ip, r0]
   3ca24:	ldr	ip, [r6, #28]
   3ca28:	ldr	r9, [sp, #64]	; 0x40
   3ca2c:	ldr	r0, [r5]
   3ca30:	tst	ip, #2
   3ca34:	ldr	r8, [sp, #68]	; 0x44
   3ca38:	ldr	r7, [sp, #72]	; 0x48
   3ca3c:	str	r0, [sp, #20]
   3ca40:	bne	3cad0 <__read_chk@plt+0x3664c>
   3ca44:	cmp	r7, #0
   3ca48:	bne	3caa8 <__read_chk@plt+0x36624>
   3ca4c:	cmp	r8, #0
   3ca50:	beq	3ca68 <__read_chk@plt+0x365e4>
   3ca54:	mov	r0, sl
   3ca58:	mov	r1, fp
   3ca5c:	mov	r2, r8
   3ca60:	bl	6010 <memcpy@plt>
   3ca64:	ldr	r6, [r4, #400]	; 0x190
   3ca68:	ldr	r1, [r6, #8]
   3ca6c:	mov	r0, r9
   3ca70:	bl	7c92c <__read_chk@plt+0x764a8>
   3ca74:	subs	r6, r1, #0
   3ca78:	bne	3cab4 <__read_chk@plt+0x36630>
   3ca7c:	add	r2, fp, r8
   3ca80:	ldr	r0, [r4, #8]
   3ca84:	add	r1, sl, r8
   3ca88:	mov	r3, r9
   3ca8c:	bl	5cd4 <EVP_Cipher@plt>
   3ca90:	cmp	r0, #0
   3ca94:	blt	3cb3c <__read_chk@plt+0x366b8>
   3ca98:	cmp	r7, #0
   3ca9c:	bne	3cb44 <__read_chk@plt+0x366c0>
   3caa0:	mov	r0, #0
   3caa4:	b	3cab8 <__read_chk@plt+0x36634>
   3caa8:	ldr	r3, [r6, #20]
   3caac:	cmp	r7, r3
   3cab0:	beq	3caf0 <__read_chk@plt+0x3666c>
   3cab4:	mvn	r0, #9
   3cab8:	ldr	ip, [sp, #20]
   3cabc:	ldr	r3, [r5]
   3cac0:	cmp	ip, r3
   3cac4:	bne	3cbc8 <__read_chk@plt+0x36744>
   3cac8:	add	sp, sp, #28
   3cacc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cad0:	str	r9, [sp]
   3cad4:	add	r0, r4, #12
   3cad8:	str	r8, [sp, #4]
   3cadc:	str	r7, [sp, #8]
   3cae0:	ldr	ip, [r4, #4]
   3cae4:	str	ip, [sp, #12]
   3cae8:	bl	56310 <__read_chk@plt+0x4fe8c>
   3caec:	b	3cab8 <__read_chk@plt+0x36634>
   3caf0:	ldr	r0, [r4, #8]
   3caf4:	mov	r1, #19
   3caf8:	mov	r2, #1
   3cafc:	add	r3, sp, #16
   3cb00:	bl	5650 <EVP_CIPHER_CTX_ctrl@plt>
   3cb04:	cmp	r0, #0
   3cb08:	beq	3cb3c <__read_chk@plt+0x366b8>
   3cb0c:	ldr	r3, [r4, #4]
   3cb10:	cmp	r3, #0
   3cb14:	beq	3cba4 <__read_chk@plt+0x36720>
   3cb18:	cmp	r8, #0
   3cb1c:	beq	3ca64 <__read_chk@plt+0x365e0>
   3cb20:	ldr	r0, [r4, #8]
   3cb24:	mov	r1, #0
   3cb28:	mov	r2, fp
   3cb2c:	mov	r3, r8
   3cb30:	bl	5cd4 <EVP_Cipher@plt>
   3cb34:	cmp	r0, #0
   3cb38:	bge	3ca54 <__read_chk@plt+0x365d0>
   3cb3c:	mvn	r0, #21
   3cb40:	b	3cab8 <__read_chk@plt+0x36634>
   3cb44:	mov	r3, r6
   3cb48:	ldr	r0, [r4, #8]
   3cb4c:	mov	r1, r6
   3cb50:	mov	r2, r6
   3cb54:	bl	5cd4 <EVP_Cipher@plt>
   3cb58:	ldr	r3, [r4, #4]
   3cb5c:	cmp	r0, #0
   3cb60:	blt	3cb94 <__read_chk@plt+0x36710>
   3cb64:	cmp	r3, #0
   3cb68:	beq	3caa0 <__read_chk@plt+0x3661c>
   3cb6c:	add	r3, r9, r8
   3cb70:	ldr	r0, [r4, #8]
   3cb74:	add	r3, sl, r3
   3cb78:	mov	r2, r7
   3cb7c:	mov	r1, #16
   3cb80:	bl	5650 <EVP_CIPHER_CTX_ctrl@plt>
   3cb84:	cmp	r0, #0
   3cb88:	beq	3cb3c <__read_chk@plt+0x366b8>
   3cb8c:	mov	r0, r6
   3cb90:	b	3cab8 <__read_chk@plt+0x36634>
   3cb94:	cmp	r3, #0
   3cb98:	mvneq	r0, #29
   3cb9c:	beq	3cab8 <__read_chk@plt+0x36634>
   3cba0:	b	3cb3c <__read_chk@plt+0x366b8>
   3cba4:	add	r3, r9, r8
   3cba8:	ldr	r0, [r4, #8]
   3cbac:	add	r3, fp, r3
   3cbb0:	mov	r1, #17
   3cbb4:	mov	r2, r7
   3cbb8:	bl	5650 <EVP_CIPHER_CTX_ctrl@plt>
   3cbbc:	cmp	r0, #0
   3cbc0:	bne	3cb18 <__read_chk@plt+0x36694>
   3cbc4:	b	3cb3c <__read_chk@plt+0x366b8>
   3cbc8:	bl	5d64 <__stack_chk_fail@plt>
   3cbcc:	strdeq	r3, [r8], -r0
   3cbd0:	andeq	r0, r0, r8, asr #11
   3cbd4:	push	{r4, r5, r6, r7, r8, lr}
   3cbd8:	mov	r5, r1
   3cbdc:	ldr	ip, [r0, #400]	; 0x190
   3cbe0:	mov	r7, r3
   3cbe4:	ldr	r4, [sp, #24]
   3cbe8:	ldr	ip, [ip, #28]
   3cbec:	ands	r6, ip, #2
   3cbf0:	bne	3cc10 <__read_chk@plt+0x3678c>
   3cbf4:	cmp	r4, #3
   3cbf8:	bls	3cc1c <__read_chk@plt+0x36798>
   3cbfc:	mov	r0, r3
   3cc00:	bl	4d8a8 <__read_chk@plt+0x47424>
   3cc04:	str	r0, [r5]
   3cc08:	mov	r0, r6
   3cc0c:	pop	{r4, r5, r6, r7, r8, pc}
   3cc10:	add	r0, r0, #12
   3cc14:	pop	{r4, r5, r6, r7, r8, lr}
   3cc18:	b	56514 <__read_chk@plt+0x50090>
   3cc1c:	mvn	r6, #2
   3cc20:	b	3cc08 <__read_chk@plt+0x36784>
   3cc24:	push	{r4, lr}
   3cc28:	subs	r4, r0, #0
   3cc2c:	popeq	{r4, pc}
   3cc30:	ldr	r3, [r4, #400]	; 0x190
   3cc34:	ldr	r3, [r3, #28]
   3cc38:	tst	r3, #2
   3cc3c:	bne	3cc78 <__read_chk@plt+0x367f4>
   3cc40:	tst	r3, #4
   3cc44:	bne	3cc88 <__read_chk@plt+0x36804>
   3cc48:	ldr	r0, [r4, #8]
   3cc4c:	cmp	r0, #0
   3cc50:	beq	3cc60 <__read_chk@plt+0x367dc>
   3cc54:	bl	53e0 <EVP_CIPHER_CTX_free@plt>
   3cc58:	mov	r3, #0
   3cc5c:	str	r3, [r4, #8]
   3cc60:	mov	r0, r4
   3cc64:	mov	r1, #404	; 0x194
   3cc68:	bl	7b7fc <__read_chk@plt+0x75378>
   3cc6c:	mov	r0, r4
   3cc70:	pop	{r4, lr}
   3cc74:	b	55a8 <free@plt>
   3cc78:	add	r0, r4, #12
   3cc7c:	mov	r1, #128	; 0x80
   3cc80:	bl	7b7fc <__read_chk@plt+0x75378>
   3cc84:	b	3cc48 <__read_chk@plt+0x367c4>
   3cc88:	add	r0, r4, #140	; 0x8c
   3cc8c:	mov	r1, #260	; 0x104
   3cc90:	bl	7b7fc <__read_chk@plt+0x75378>
   3cc94:	b	3cc48 <__read_chk@plt+0x367c4>
   3cc98:	ldr	ip, [pc, #172]	; 3cd4c <__read_chk@plt+0x368c8>
   3cc9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3cca0:	add	ip, pc, ip
   3cca4:	ldr	lr, [pc, #164]	; 3cd50 <__read_chk@plt+0x368cc>
   3cca8:	mov	r7, r3
   3ccac:	sub	sp, sp, #40	; 0x28
   3ccb0:	mov	r9, r0
   3ccb4:	mov	r0, r2
   3ccb8:	mov	r5, r2
   3ccbc:	ldr	r6, [ip, lr]
   3ccc0:	mov	r2, ip
   3ccc4:	mov	r8, r1
   3ccc8:	add	r4, sp, #20
   3cccc:	mov	sl, #16
   3ccd0:	ldr	r3, [r6]
   3ccd4:	str	r3, [sp, #36]	; 0x24
   3ccd8:	bl	6088 <strlen@plt>
   3ccdc:	mov	r1, r5
   3cce0:	mov	r3, r4
   3cce4:	str	sl, [sp]
   3cce8:	mov	r2, r0
   3ccec:	mov	r0, #0
   3ccf0:	bl	56d30 <__read_chk@plt+0x508ac>
   3ccf4:	subs	r5, r0, #0
   3ccf8:	bne	3cd20 <__read_chk@plt+0x3689c>
   3ccfc:	str	r5, [sp]
   3cd00:	mov	r0, r9
   3cd04:	str	r5, [sp, #4]
   3cd08:	mov	r1, r8
   3cd0c:	str	r7, [sp, #8]
   3cd10:	mov	r3, sl
   3cd14:	mov	r2, r4
   3cd18:	bl	3c794 <__read_chk@plt+0x36310>
   3cd1c:	mov	r5, r0
   3cd20:	mov	r0, r4
   3cd24:	mov	r1, #16
   3cd28:	bl	7b7fc <__read_chk@plt+0x75378>
   3cd2c:	ldr	r2, [sp, #36]	; 0x24
   3cd30:	ldr	r3, [r6]
   3cd34:	mov	r0, r5
   3cd38:	cmp	r2, r3
   3cd3c:	bne	3cd48 <__read_chk@plt+0x368c4>
   3cd40:	add	sp, sp, #40	; 0x28
   3cd44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3cd48:	bl	5d64 <__stack_chk_fail@plt>
   3cd4c:	andeq	r3, r8, ip, asr ip
   3cd50:	andeq	r0, r0, r8, asr #11
   3cd54:	ldr	r3, [r0, #400]	; 0x190
   3cd58:	ldr	r2, [r3, #4]
   3cd5c:	cmp	r2, #3
   3cd60:	beq	3cd88 <__read_chk@plt+0x36904>
   3cd64:	ldr	r3, [r3, #28]
   3cd68:	tst	r3, #2
   3cd6c:	bne	3cd80 <__read_chk@plt+0x368fc>
   3cd70:	tst	r3, #4
   3cd74:	beq	3cd90 <__read_chk@plt+0x3690c>
   3cd78:	mov	r0, #16
   3cd7c:	bx	lr
   3cd80:	mov	r0, #0
   3cd84:	bx	lr
   3cd88:	mov	r0, #24
   3cd8c:	bx	lr
   3cd90:	ldr	r0, [r0, #8]
   3cd94:	b	55d8 <EVP_CIPHER_CTX_iv_length@plt>
   3cd98:	push	{r4, r5, lr}
   3cd9c:	mov	r4, r0
   3cda0:	ldr	r5, [r0, #400]	; 0x190
   3cda4:	sub	sp, sp, #12
   3cda8:	ldr	ip, [r5, #28]
   3cdac:	ands	r0, ip, #2
   3cdb0:	beq	3cdc8 <__read_chk@plt+0x36944>
   3cdb4:	cmp	r2, #0
   3cdb8:	bne	3ceb8 <__read_chk@plt+0x36a34>
   3cdbc:	mov	r0, #0
   3cdc0:	add	sp, sp, #12
   3cdc4:	pop	{r4, r5, pc}
   3cdc8:	tst	ip, #4
   3cdcc:	beq	3ce00 <__read_chk@plt+0x3697c>
   3cdd0:	cmp	r2, #16
   3cdd4:	bne	3ceb8 <__read_chk@plt+0x36a34>
   3cdd8:	ldr	r5, [r4, #384]!	; 0x180
   3cddc:	ldr	ip, [r4, #4]
   3cde0:	ldr	r2, [r4, #8]
   3cde4:	ldr	r3, [r4, #12]
   3cde8:	str	r5, [r1]
   3cdec:	str	ip, [r1, #4]
   3cdf0:	str	r2, [r1, #8]
   3cdf4:	str	r3, [r1, #12]
   3cdf8:	add	sp, sp, #12
   3cdfc:	pop	{r4, r5, pc}
   3ce00:	tst	ip, #8
   3ce04:	bne	3cdbc <__read_chk@plt+0x36938>
   3ce08:	ldr	r3, [r5, #4]
   3ce0c:	add	r3, r3, #3
   3ce10:	cmp	r3, #9
   3ce14:	addls	pc, pc, r3, lsl #2
   3ce18:	b	3ceb8 <__read_chk@plt+0x36a34>
   3ce1c:	b	3ce60 <__read_chk@plt+0x369dc>
   3ce20:	b	3ceb8 <__read_chk@plt+0x36a34>
   3ce24:	b	3ceb8 <__read_chk@plt+0x36a34>
   3ce28:	b	3ceb8 <__read_chk@plt+0x36a34>
   3ce2c:	b	3ceb8 <__read_chk@plt+0x36a34>
   3ce30:	b	3ce60 <__read_chk@plt+0x369dc>
   3ce34:	b	3ce44 <__read_chk@plt+0x369c0>
   3ce38:	b	3ceb8 <__read_chk@plt+0x36a34>
   3ce3c:	b	3ceb8 <__read_chk@plt+0x36a34>
   3ce40:	b	3ce60 <__read_chk@plt+0x369dc>
   3ce44:	mov	r2, r1
   3ce48:	ldr	r0, [r4, #8]
   3ce4c:	mov	r1, #0
   3ce50:	mov	r3, #24
   3ce54:	add	sp, sp, #12
   3ce58:	pop	{r4, r5, lr}
   3ce5c:	b	3d3fc <__read_chk@plt+0x36f78>
   3ce60:	ldr	r0, [r4, #8]
   3ce64:	str	r1, [sp, #4]
   3ce68:	str	r2, [sp]
   3ce6c:	bl	55d8 <EVP_CIPHER_CTX_iv_length@plt>
   3ce70:	ldr	r1, [sp, #4]
   3ce74:	ldr	r2, [sp]
   3ce78:	cmp	r0, #0
   3ce7c:	beq	3cdbc <__read_chk@plt+0x36938>
   3ce80:	blt	3ceb0 <__read_chk@plt+0x36a2c>
   3ce84:	cmp	r0, r2
   3ce88:	bne	3ceb8 <__read_chk@plt+0x36a34>
   3ce8c:	ldr	r5, [r5, #20]
   3ce90:	cmp	r5, #0
   3ce94:	beq	3cec4 <__read_chk@plt+0x36a40>
   3ce98:	mov	r3, r1
   3ce9c:	ldr	r0, [r4, #8]
   3cea0:	mov	r1, #19
   3cea4:	bl	5650 <EVP_CIPHER_CTX_ctrl@plt>
   3cea8:	cmp	r0, #0
   3ceac:	bne	3cdbc <__read_chk@plt+0x36938>
   3ceb0:	mvn	r0, #21
   3ceb4:	b	3cdc0 <__read_chk@plt+0x3693c>
   3ceb8:	mvn	r0, #9
   3cebc:	add	sp, sp, #12
   3cec0:	pop	{r4, r5, pc}
   3cec4:	ldr	r3, [r4, #8]
   3cec8:	mov	r0, r1
   3cecc:	add	r1, r3, #32
   3ced0:	bl	6010 <memcpy@plt>
   3ced4:	mov	r0, r5
   3ced8:	b	3cdc0 <__read_chk@plt+0x3693c>
   3cedc:	push	{r4, r5, lr}
   3cee0:	mov	r5, r0
   3cee4:	ldr	r4, [r0, #400]	; 0x190
   3cee8:	sub	sp, sp, #12
   3ceec:	ldr	r0, [r4, #28]
   3cef0:	tst	r0, #10
   3cef4:	bne	3cf74 <__read_chk@plt+0x36af0>
   3cef8:	ldr	r3, [r4, #4]
   3cefc:	add	r3, r3, #3
   3cf00:	cmp	r3, #9
   3cf04:	addls	pc, pc, r3, lsl #2
   3cf08:	b	3cf9c <__read_chk@plt+0x36b18>
   3cf0c:	b	3cf34 <__read_chk@plt+0x36ab0>
   3cf10:	b	3cf9c <__read_chk@plt+0x36b18>
   3cf14:	b	3cf9c <__read_chk@plt+0x36b18>
   3cf18:	b	3cf9c <__read_chk@plt+0x36b18>
   3cf1c:	b	3cf9c <__read_chk@plt+0x36b18>
   3cf20:	b	3cf34 <__read_chk@plt+0x36ab0>
   3cf24:	b	3cf80 <__read_chk@plt+0x36afc>
   3cf28:	b	3cf9c <__read_chk@plt+0x36b18>
   3cf2c:	b	3cf9c <__read_chk@plt+0x36b18>
   3cf30:	b	3cf34 <__read_chk@plt+0x36ab0>
   3cf34:	ldr	r0, [r5, #8]
   3cf38:	str	r1, [sp, #4]
   3cf3c:	bl	55d8 <EVP_CIPHER_CTX_iv_length@plt>
   3cf40:	ldr	r1, [sp, #4]
   3cf44:	subs	r2, r0, #0
   3cf48:	ble	3cfa4 <__read_chk@plt+0x36b20>
   3cf4c:	ldr	r4, [r4, #20]
   3cf50:	ldr	r0, [r5, #8]
   3cf54:	cmp	r4, #0
   3cf58:	beq	3cfac <__read_chk@plt+0x36b28>
   3cf5c:	mov	r3, r1
   3cf60:	mvn	r2, #0
   3cf64:	mov	r1, #18
   3cf68:	bl	5650 <EVP_CIPHER_CTX_ctrl@plt>
   3cf6c:	cmp	r0, #0
   3cf70:	beq	3cfa4 <__read_chk@plt+0x36b20>
   3cf74:	mov	r0, #0
   3cf78:	add	sp, sp, #12
   3cf7c:	pop	{r4, r5, pc}
   3cf80:	mov	r2, r1
   3cf84:	ldr	r0, [r5, #8]
   3cf88:	mov	r1, #1
   3cf8c:	mov	r3, #24
   3cf90:	add	sp, sp, #12
   3cf94:	pop	{r4, r5, lr}
   3cf98:	b	3d3fc <__read_chk@plt+0x36f78>
   3cf9c:	mvn	r0, #9
   3cfa0:	b	3cf78 <__read_chk@plt+0x36af4>
   3cfa4:	mvn	r0, #21
   3cfa8:	b	3cf78 <__read_chk@plt+0x36af4>
   3cfac:	add	r0, r0, #32
   3cfb0:	bl	6010 <memcpy@plt>
   3cfb4:	mov	r0, r4
   3cfb8:	b	3cf78 <__read_chk@plt+0x36af4>
   3cfbc:	ldr	r3, [pc, #84]	; 3d018 <__read_chk@plt+0x36b94>
   3cfc0:	push	{r4, lr}
   3cfc4:	add	r3, pc, r3
   3cfc8:	ldr	r2, [r0, #400]	; 0x190
   3cfcc:	ldr	ip, [pc, #72]	; 3d01c <__read_chk@plt+0x36b98>
   3cfd0:	ldr	r2, [r2, #32]
   3cfd4:	ldr	r3, [r3, ip]
   3cfd8:	cmp	r2, r3
   3cfdc:	movne	r4, #0
   3cfe0:	beq	3cfec <__read_chk@plt+0x36b68>
   3cfe4:	mov	r0, r4
   3cfe8:	pop	{r4, pc}
   3cfec:	ldr	r3, [r0, #8]
   3cff0:	cmp	r1, #0
   3cff4:	ldr	r2, [r3]
   3cff8:	ldr	r4, [r2, #32]
   3cffc:	beq	3cfe4 <__read_chk@plt+0x36b60>
   3d000:	mov	r0, r1
   3d004:	mov	r2, r4
   3d008:	ldr	r1, [r3, #96]	; 0x60
   3d00c:	bl	6010 <memcpy@plt>
   3d010:	mov	r0, r4
   3d014:	pop	{r4, pc}
   3d018:	andeq	r3, r8, r8, lsr r9
   3d01c:	andeq	r0, r0, ip, lsr r6
   3d020:	ldr	r3, [pc, #44]	; 3d054 <__read_chk@plt+0x36bd0>
   3d024:	ldr	r2, [r0, #400]	; 0x190
   3d028:	ldr	ip, [pc, #40]	; 3d058 <__read_chk@plt+0x36bd4>
   3d02c:	add	r3, pc, r3
   3d030:	ldr	r2, [r2, #32]
   3d034:	ldr	r3, [r3, ip]
   3d038:	cmp	r2, r3
   3d03c:	bxne	lr
   3d040:	ldr	r3, [r0, #8]
   3d044:	ldr	r2, [r3]
   3d048:	ldr	r0, [r3, #96]	; 0x60
   3d04c:	ldr	r2, [r2, #32]
   3d050:	b	6010 <memcpy@plt>
   3d054:	ldrdeq	r3, [r8], -r0
   3d058:	andeq	r0, r0, ip, lsr r6
   3d05c:	cmp	r3, #0
   3d060:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3d064:	add	r7, r3, #3
   3d068:	movge	r7, r3
   3d06c:	mov	r8, r3
   3d070:	asr	r7, r7, #2
   3d074:	mov	r9, r0
   3d078:	cmp	r7, #0
   3d07c:	mov	r4, r1
   3d080:	ble	3d134 <__read_chk@plt+0x36cb0>
   3d084:	mov	r6, r2
   3d088:	mov	r5, r1
   3d08c:	mov	r0, r7
   3d090:	ldrb	lr, [r6]
   3d094:	mvn	r1, #0
   3d098:	ldrb	ip, [r6, #1]
   3d09c:	add	r5, r5, #4
   3d0a0:	ldrb	r2, [r6, #2]
   3d0a4:	add	r6, r6, #4
   3d0a8:	ldrb	r3, [r6, #-1]
   3d0ac:	strb	lr, [r5, #-1]
   3d0b0:	strb	r2, [r5, #-3]
   3d0b4:	strb	r3, [r5, #-4]
   3d0b8:	strb	ip, [r5, #-2]
   3d0bc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3d0c0:	cmp	r0, #0
   3d0c4:	bne	3d090 <__read_chk@plt+0x36c0c>
   3d0c8:	ldr	ip, [pc, #128]	; 3d150 <__read_chk@plt+0x36ccc>
   3d0cc:	mov	r0, r9
   3d0d0:	mov	r3, r8
   3d0d4:	mov	r1, r4
   3d0d8:	add	ip, pc, ip
   3d0dc:	mov	r2, r4
   3d0e0:	add	r5, r4, #4
   3d0e4:	ldr	ip, [ip]
   3d0e8:	blx	ip
   3d0ec:	mov	r6, r0
   3d0f0:	ldrb	ip, [r5, #-4]
   3d0f4:	mov	r0, r7
   3d0f8:	ldrb	r3, [r4, #1]
   3d0fc:	mvn	r1, #0
   3d100:	ldrb	r2, [r4, #2]
   3d104:	add	r5, r5, #4
   3d108:	ldrb	lr, [r4, #3]
   3d10c:	add	r4, r4, #4
   3d110:	strb	lr, [r5, #-8]
   3d114:	strb	ip, [r4, #-1]
   3d118:	strb	r2, [r4, #-3]
   3d11c:	strb	r3, [r4, #-2]
   3d120:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3d124:	subs	r7, r0, #0
   3d128:	bne	3d0f0 <__read_chk@plt+0x36c6c>
   3d12c:	mov	r0, r6
   3d130:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3d134:	ldr	ip, [pc, #24]	; 3d154 <__read_chk@plt+0x36cd0>
   3d138:	mov	r2, r1
   3d13c:	add	ip, pc, ip
   3d140:	ldr	ip, [ip]
   3d144:	blx	ip
   3d148:	mov	r6, r0
   3d14c:	b	3d12c <__read_chk@plt+0x36ca8>
   3d150:			; <UNDEFINED> instruction: 0x000846b4
   3d154:	andeq	r4, r8, r0, asr r6
   3d158:	push	{r4, r5, r6, lr}
   3d15c:	bl	60d0 <EVP_bf_cbc@plt>
   3d160:	ldr	r5, [pc, #112]	; 3d1d8 <__read_chk@plt+0x36d54>
   3d164:	add	r5, pc, r5
   3d168:	add	r5, r5, #4
   3d16c:	add	r6, r0, #48	; 0x30
   3d170:	mov	ip, r0
   3d174:	ldr	r0, [ip]
   3d178:	add	ip, ip, #16
   3d17c:	ldr	r1, [ip, #-12]
   3d180:	mov	r4, r5
   3d184:	ldr	r2, [ip, #-8]
   3d188:	add	r5, r5, #16
   3d18c:	ldr	r3, [ip, #-4]
   3d190:	cmp	ip, r6
   3d194:	stmia	r4!, {r0, r1, r2, r3}
   3d198:	bne	3d174 <__read_chk@plt+0x36cf0>
   3d19c:	ldr	r3, [pc, #56]	; 3d1dc <__read_chk@plt+0x36d58>
   3d1a0:	mov	r4, #0
   3d1a4:	ldr	r0, [ip]
   3d1a8:	mov	r2, #32
   3d1ac:	add	r3, pc, r3
   3d1b0:	ldr	ip, [pc, #40]	; 3d1e0 <__read_chk@plt+0x36d5c>
   3d1b4:	str	r0, [r5]
   3d1b8:	add	ip, pc, ip
   3d1bc:	ldr	r1, [r3, #28]
   3d1c0:	add	r0, r3, #4
   3d1c4:	str	r4, [r3, #4]
   3d1c8:	str	ip, [r3, #28]
   3d1cc:	str	r1, [r3]
   3d1d0:	str	r2, [r3, #12]
   3d1d4:	pop	{r4, r5, r6, pc}
   3d1d8:	andeq	r4, r8, r8, lsr #12
   3d1dc:	andeq	r4, r8, r0, ror #11
   3d1e0:			; <UNDEFINED> instruction: 0xfffffe9c
   3d1e4:	push	{r3, r4, r5, r6, r7, lr}
   3d1e8:	mov	r4, r1
   3d1ec:	mov	r6, r2
   3d1f0:	mov	r5, r3
   3d1f4:	bl	5938 <EVP_CIPHER_CTX_get_app_data@plt>
   3d1f8:	subs	r7, r0, #0
   3d1fc:	beq	3d218 <__read_chk@plt+0x36d94>
   3d200:	mov	r2, r6
   3d204:	mov	r1, r4
   3d208:	mov	r3, r5
   3d20c:	bl	5cd4 <EVP_Cipher@plt>
   3d210:	cmp	r0, #0
   3d214:	bne	3d220 <__read_chk@plt+0x36d9c>
   3d218:	mov	r0, #0
   3d21c:	pop	{r3, r4, r5, r6, r7, pc}
   3d220:	add	r0, r7, #140	; 0x8c
   3d224:	mov	r1, r4
   3d228:	mov	r2, r4
   3d22c:	mov	r3, r5
   3d230:	bl	5cd4 <EVP_Cipher@plt>
   3d234:	cmp	r0, #0
   3d238:	beq	3d218 <__read_chk@plt+0x36d94>
   3d23c:	mov	r1, r4
   3d240:	add	r0, r7, #280	; 0x118
   3d244:	mov	r3, r5
   3d248:	mov	r2, r4
   3d24c:	bl	5cd4 <EVP_Cipher@plt>
   3d250:	adds	r0, r0, #0
   3d254:	movne	r0, #1
   3d258:	pop	{r3, r4, r5, r6, r7, pc}
   3d25c:	push	{r3, r4, r5, lr}
   3d260:	mov	r5, r0
   3d264:	bl	5938 <EVP_CIPHER_CTX_get_app_data@plt>
   3d268:	subs	r4, r0, #0
   3d26c:	beq	3d2a4 <__read_chk@plt+0x36e20>
   3d270:	bl	5c68 <EVP_CIPHER_CTX_cleanup@plt>
   3d274:	add	r0, r4, #140	; 0x8c
   3d278:	bl	5c68 <EVP_CIPHER_CTX_cleanup@plt>
   3d27c:	add	r0, r4, #280	; 0x118
   3d280:	bl	5c68 <EVP_CIPHER_CTX_cleanup@plt>
   3d284:	mov	r1, #420	; 0x1a4
   3d288:	mov	r0, r4
   3d28c:	bl	7b7fc <__read_chk@plt+0x75378>
   3d290:	mov	r0, r4
   3d294:	bl	55a8 <free@plt>
   3d298:	mov	r0, r5
   3d29c:	mov	r1, #0
   3d2a0:	bl	58d8 <EVP_CIPHER_CTX_set_app_data@plt>
   3d2a4:	mov	r0, #1
   3d2a8:	pop	{r3, r4, r5, pc}
   3d2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d2b0:	sub	sp, sp, #12
   3d2b4:	mov	r5, r1
   3d2b8:	mov	r6, r3
   3d2bc:	mov	r7, r0
   3d2c0:	bl	5938 <EVP_CIPHER_CTX_get_app_data@plt>
   3d2c4:	subs	r4, r0, #0
   3d2c8:	beq	3d3d4 <__read_chk@plt+0x36f50>
   3d2cc:	cmp	r5, #0
   3d2d0:	beq	3d3c8 <__read_chk@plt+0x36f44>
   3d2d4:	cmn	r6, #1
   3d2d8:	mov	r0, r7
   3d2dc:	ldreq	r6, [r7, #8]
   3d2e0:	bl	6280 <EVP_CIPHER_CTX_key_length@plt>
   3d2e4:	cmp	r0, #23
   3d2e8:	movle	sl, r5
   3d2ec:	movle	fp, r5
   3d2f0:	ble	3d308 <__read_chk@plt+0x36e84>
   3d2f4:	cmp	r6, #0
   3d2f8:	addne	sl, r5, #16
   3d2fc:	addeq	fp, r5, #16
   3d300:	movne	fp, r5
   3d304:	moveq	sl, r5
   3d308:	add	r8, r4, #140	; 0x8c
   3d30c:	mov	r0, r4
   3d310:	add	r9, r4, #280	; 0x118
   3d314:	bl	5a04 <EVP_CIPHER_CTX_init@plt>
   3d318:	mov	r0, r8
   3d31c:	bl	5a04 <EVP_CIPHER_CTX_init@plt>
   3d320:	mov	r0, r9
   3d324:	bl	5a04 <EVP_CIPHER_CTX_init@plt>
   3d328:	bl	5aac <EVP_des_cbc@plt>
   3d32c:	str	r6, [sp]
   3d330:	mov	r2, fp
   3d334:	mov	r3, #0
   3d338:	mov	r1, r0
   3d33c:	mov	r0, r4
   3d340:	bl	54dc <EVP_CipherInit@plt>
   3d344:	cmp	r0, #0
   3d348:	bne	3d378 <__read_chk@plt+0x36ef4>
   3d34c:	mov	r1, #420	; 0x1a4
   3d350:	mov	r0, r4
   3d354:	bl	7b7fc <__read_chk@plt+0x75378>
   3d358:	mov	r0, r4
   3d35c:	bl	55a8 <free@plt>
   3d360:	mov	r0, r7
   3d364:	mov	r1, #0
   3d368:	bl	58d8 <EVP_CIPHER_CTX_set_app_data@plt>
   3d36c:	mov	r0, #0
   3d370:	add	sp, sp, #12
   3d374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d378:	bl	5aac <EVP_des_cbc@plt>
   3d37c:	rsbs	ip, r6, #1
   3d380:	add	r2, r5, #8
   3d384:	mov	r3, #0
   3d388:	movcc	ip, #0
   3d38c:	str	ip, [sp]
   3d390:	mov	r1, r0
   3d394:	mov	r0, r8
   3d398:	bl	54dc <EVP_CipherInit@plt>
   3d39c:	cmp	r0, #0
   3d3a0:	beq	3d34c <__read_chk@plt+0x36ec8>
   3d3a4:	bl	5aac <EVP_des_cbc@plt>
   3d3a8:	str	r6, [sp]
   3d3ac:	mov	r2, sl
   3d3b0:	mov	r3, #0
   3d3b4:	mov	r1, r0
   3d3b8:	mov	r0, r9
   3d3bc:	bl	54dc <EVP_CipherInit@plt>
   3d3c0:	cmp	r0, #0
   3d3c4:	beq	3d34c <__read_chk@plt+0x36ec8>
   3d3c8:	mov	r0, #1
   3d3cc:	add	sp, sp, #12
   3d3d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d3d4:	mov	r0, #1
   3d3d8:	mov	r1, #420	; 0x1a4
   3d3dc:	bl	5f80 <calloc@plt>
   3d3e0:	subs	r4, r0, #0
   3d3e4:	moveq	r0, r4
   3d3e8:	beq	3d370 <__read_chk@plt+0x36eec>
   3d3ec:	mov	r0, r7
   3d3f0:	mov	r1, r4
   3d3f4:	bl	58d8 <EVP_CIPHER_CTX_set_app_data@plt>
   3d3f8:	b	3d2cc <__read_chk@plt+0x36e48>
   3d3fc:	cmp	r3, #24
   3d400:	push	{r3, r4, r5, lr}
   3d404:	mov	r5, r1
   3d408:	mov	r4, r2
   3d40c:	bne	3d4a0 <__read_chk@plt+0x3701c>
   3d410:	bl	5938 <EVP_CIPHER_CTX_get_app_data@plt>
   3d414:	subs	r3, r0, #0
   3d418:	beq	3d4a8 <__read_chk@plt+0x37024>
   3d41c:	cmp	r5, #0
   3d420:	bne	3d464 <__read_chk@plt+0x36fe0>
   3d424:	mov	r1, r3
   3d428:	mov	r2, r3
   3d42c:	ldr	ip, [r1, #32]!
   3d430:	mov	r0, r5
   3d434:	ldr	r1, [r1, #4]
   3d438:	str	ip, [r4]
   3d43c:	str	r1, [r4, #4]
   3d440:	ldr	r1, [r2, #172]!	; 0xac
   3d444:	ldr	r2, [r2, #4]
   3d448:	str	r1, [r4, #8]
   3d44c:	str	r2, [r4, #12]
   3d450:	ldr	r2, [r3, #312]!	; 0x138
   3d454:	ldr	r3, [r3, #4]
   3d458:	str	r2, [r4, #16]
   3d45c:	str	r3, [r4, #20]
   3d460:	pop	{r3, r4, r5, pc}
   3d464:	ldr	r1, [r4, #4]
   3d468:	mov	r2, r4
   3d46c:	ldr	ip, [r4]
   3d470:	mov	r0, #0
   3d474:	str	r1, [r3, #36]	; 0x24
   3d478:	str	ip, [r3, #32]
   3d47c:	ldr	r1, [r2, #8]!
   3d480:	ldr	r2, [r2, #4]
   3d484:	str	r1, [r3, #172]	; 0xac
   3d488:	str	r2, [r3, #176]	; 0xb0
   3d48c:	ldr	r1, [r4, #16]!
   3d490:	ldr	r2, [r4, #4]
   3d494:	str	r1, [r3, #312]	; 0x138
   3d498:	str	r2, [r3, #316]	; 0x13c
   3d49c:	pop	{r3, r4, r5, pc}
   3d4a0:	mvn	r0, #9
   3d4a4:	pop	{r3, r4, r5, pc}
   3d4a8:	mvn	r0, #0
   3d4ac:	pop	{r3, r4, r5, pc}
   3d4b0:	ldr	r1, [pc, #132]	; 3d53c <__read_chk@plt+0x370b8>
   3d4b4:	mov	r2, #0
   3d4b8:	push	{r4, r5, r6, r7}
   3d4bc:	add	r1, pc, r1
   3d4c0:	mov	r0, #8
   3d4c4:	ldr	r5, [pc, #116]	; 3d540 <__read_chk@plt+0x370bc>
   3d4c8:	mov	r3, r1
   3d4cc:	ldr	ip, [pc, #112]	; 3d544 <__read_chk@plt+0x370c0>
   3d4d0:	str	r2, [r3], #4
   3d4d4:	add	r3, r3, r0
   3d4d8:	ldr	r4, [pc, #104]	; 3d548 <__read_chk@plt+0x370c4>
   3d4dc:	add	r5, pc, r5
   3d4e0:	str	r2, [r3], #4
   3d4e4:	mov	r7, #16
   3d4e8:	str	r2, [r3], #4
   3d4ec:	add	r4, pc, r4
   3d4f0:	str	r2, [r3], #4
   3d4f4:	mov	r6, #10
   3d4f8:	str	r2, [r3], #4
   3d4fc:	add	ip, pc, ip
   3d500:	str	r2, [r3], #4
   3d504:	str	r0, [r1, #4]
   3d508:	mov	r0, r1
   3d50c:	str	r2, [r3], #4
   3d510:	str	r2, [r3], #4
   3d514:	str	r7, [r1, #8]
   3d518:	str	r2, [r3], #4
   3d51c:	str	r6, [r1, #16]
   3d520:	str	r2, [r3], #4
   3d524:	str	r5, [r1, #20]
   3d528:	str	r4, [r1, #24]
   3d52c:	str	ip, [r1, #28]
   3d530:	str	r2, [r3]
   3d534:	pop	{r4, r5, r6, r7}
   3d538:	bx	lr
   3d53c:	andeq	r4, r8, r8, lsl #6
   3d540:			; <UNDEFINED> instruction: 0xfffffdc8
   3d544:			; <UNDEFINED> instruction: 0xfffffd58
   3d548:			; <UNDEFINED> instruction: 0xfffffcf0
   3d54c:	ldr	r3, [pc, #324]	; 3d698 <__read_chk@plt+0x37214>
   3d550:	ldr	r2, [pc, #324]	; 3d69c <__read_chk@plt+0x37218>
   3d554:	add	r3, pc, r3
   3d558:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d55c:	sub	sp, sp, #60	; 0x3c
   3d560:	ldr	r2, [r3, r2]
   3d564:	add	r6, sp, #12
   3d568:	mov	r4, r0
   3d56c:	mov	r7, r1
   3d570:	mov	r0, r6
   3d574:	ldr	r3, [r2]
   3d578:	str	r2, [sp, #4]
   3d57c:	str	r3, [sp, #52]	; 0x34
   3d580:	bl	25f94 <__read_chk@plt+0x1fb10>
   3d584:	mov	r0, r4
   3d588:	bl	49400 <__read_chk@plt+0x42f7c>
   3d58c:	subs	sl, r0, #0
   3d590:	beq	3d62c <__read_chk@plt+0x371a8>
   3d594:	ldr	r9, [pc, #260]	; 3d6a0 <__read_chk@plt+0x3721c>
   3d598:	mov	r4, sl
   3d59c:	ldr	fp, [pc, #256]	; 3d6a4 <__read_chk@plt+0x37220>
   3d5a0:	mov	r8, #0
   3d5a4:	add	r9, pc, r9
   3d5a8:	add	fp, pc, fp
   3d5ac:	b	3d5e4 <__read_chk@plt+0x37160>
   3d5b0:	mov	r0, r6
   3d5b4:	bl	265d8 <__read_chk@plt+0x20154>
   3d5b8:	cmp	r0, #0
   3d5bc:	bne	3d680 <__read_chk@plt+0x371fc>
   3d5c0:	mov	r0, r4
   3d5c4:	bl	6088 <strlen@plt>
   3d5c8:	mov	r1, r4
   3d5cc:	mov	r2, r0
   3d5d0:	mov	r0, r6
   3d5d4:	bl	324d8 <__read_chk@plt+0x2c054>
   3d5d8:	cmp	r5, #0
   3d5dc:	beq	3d62c <__read_chk@plt+0x371a8>
   3d5e0:	mov	r4, r5
   3d5e4:	mov	r1, #44	; 0x2c
   3d5e8:	mov	r0, r4
   3d5ec:	bl	640c <strchr@plt>
   3d5f0:	mov	r1, r7
   3d5f4:	mov	r2, #0
   3d5f8:	cmp	r0, #0
   3d5fc:	strbne	r8, [r0]
   3d600:	addne	r5, r0, #1
   3d604:	moveq	r5, r0
   3d608:	mov	r0, r4
   3d60c:	bl	404b4 <__read_chk@plt+0x3a030>
   3d610:	cmp	r0, #1
   3d614:	bne	3d5b0 <__read_chk@plt+0x3712c>
   3d618:	mov	r1, r4
   3d61c:	mov	r0, r9
   3d620:	bl	40248 <__read_chk@plt+0x39dc4>
   3d624:	cmp	r5, #0
   3d628:	bne	3d5e0 <__read_chk@plt+0x3715c>
   3d62c:	ldr	r1, [pc, #116]	; 3d6a8 <__read_chk@plt+0x37224>
   3d630:	mov	r2, #1
   3d634:	mov	r0, r6
   3d638:	add	r1, pc, r1
   3d63c:	bl	324d8 <__read_chk@plt+0x2c054>
   3d640:	mov	r0, r6
   3d644:	bl	26838 <__read_chk@plt+0x203b4>
   3d648:	bl	49400 <__read_chk@plt+0x42f7c>
   3d64c:	mov	r4, r0
   3d650:	mov	r0, r6
   3d654:	bl	25fe8 <__read_chk@plt+0x1fb64>
   3d658:	mov	r0, sl
   3d65c:	bl	55a8 <free@plt>
   3d660:	ldr	r1, [sp, #4]
   3d664:	ldr	r2, [sp, #52]	; 0x34
   3d668:	mov	r0, r4
   3d66c:	ldr	r3, [r1]
   3d670:	cmp	r2, r3
   3d674:	bne	3d694 <__read_chk@plt+0x37210>
   3d678:	add	sp, sp, #60	; 0x3c
   3d67c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d680:	mov	r0, r6
   3d684:	mov	r1, fp
   3d688:	mov	r2, #1
   3d68c:	bl	324d8 <__read_chk@plt+0x2c054>
   3d690:	b	3d5c0 <__read_chk@plt+0x3713c>
   3d694:	bl	5d64 <__stack_chk_fail@plt>
   3d698:	andeq	r3, r8, r8, lsr #7
   3d69c:	andeq	r0, r0, r8, asr #11
   3d6a0:	andeq	sp, r4, r8
   3d6a4:	andeq	r3, r4, r8, asr r5
   3d6a8:	andeq	ip, r4, ip, lsr #30
   3d6ac:	push	{r4, lr}
   3d6b0:	ldr	r4, [pc, #36]	; 3d6dc <__read_chk@plt+0x37258>
   3d6b4:	add	r4, pc, r4
   3d6b8:	ldr	r3, [r4]
   3d6bc:	cmp	r3, #0
   3d6c0:	popne	{r4, pc}
   3d6c4:	ldr	r0, [pc, #20]	; 3d6e0 <__read_chk@plt+0x3725c>
   3d6c8:	add	r0, pc, r0
   3d6cc:	bl	401e0 <__read_chk@plt+0x39d5c>
   3d6d0:	mov	r3, #1
   3d6d4:	str	r3, [r4]
   3d6d8:	pop	{r4, pc}
   3d6dc:	andeq	r4, r8, r4, asr #2
   3d6e0:	andeq	ip, r4, r4, lsl #30
   3d6e4:	ldr	r0, [pc, #28]	; 3d708 <__read_chk@plt+0x37284>
   3d6e8:	push	{r3, lr}
   3d6ec:	add	r0, pc, r0
   3d6f0:	bl	401e0 <__read_chk@plt+0x39d5c>
   3d6f4:	ldr	r3, [pc, #16]	; 3d70c <__read_chk@plt+0x37288>
   3d6f8:	mov	r2, #1
   3d6fc:	add	r3, pc, r3
   3d700:	str	r2, [r3, #4]
   3d704:	pop	{r3, pc}
   3d708:	andeq	ip, r4, r0, lsl pc
   3d70c:	strdeq	r4, [r8], -ip
   3d710:	push	{r3, r4, r5, r6, r7, lr}
   3d714:	mov	r7, r0
   3d718:	ldr	r6, [pc, #152]	; 3d7b8 <__read_chk@plt+0x37334>
   3d71c:	mov	r5, #0
   3d720:	ldr	r4, [pc, #148]	; 3d7bc <__read_chk@plt+0x37338>
   3d724:	add	r6, pc, r6
   3d728:	add	r4, pc, r4
   3d72c:	b	3d744 <__read_chk@plt+0x372c0>
   3d730:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3d734:	ldr	r4, [r6, #8]!
   3d738:	cmp	r4, #0
   3d73c:	mov	r5, r0
   3d740:	beq	3d7a0 <__read_chk@plt+0x3731c>
   3d744:	mov	r1, r4
   3d748:	mov	r0, r7
   3d74c:	mov	r2, #0
   3d750:	bl	404b4 <__read_chk@plt+0x3a030>
   3d754:	mov	r1, #1
   3d758:	cmp	r0, r1
   3d75c:	mov	r0, r5
   3d760:	bne	3d730 <__read_chk@plt+0x372ac>
   3d764:	ldr	r3, [pc, #84]	; 3d7c0 <__read_chk@plt+0x3733c>
   3d768:	mov	r2, r4
   3d76c:	ldr	r0, [pc, #80]	; 3d7c4 <__read_chk@plt+0x37340>
   3d770:	mov	r1, r7
   3d774:	add	r3, pc, r3
   3d778:	add	r5, r3, r5, lsl #3
   3d77c:	add	r0, pc, r0
   3d780:	ldr	r4, [r5, #4]
   3d784:	mov	r3, r4
   3d788:	bl	401e0 <__read_chk@plt+0x39d5c>
   3d78c:	ldr	r3, [pc, #52]	; 3d7c8 <__read_chk@plt+0x37344>
   3d790:	mov	r0, r4
   3d794:	add	r3, pc, r3
   3d798:	str	r4, [r3, #8]
   3d79c:	pop	{r3, r4, r5, r6, r7, pc}
   3d7a0:	ldr	r0, [pc, #36]	; 3d7cc <__read_chk@plt+0x37348>
   3d7a4:	mov	r1, r7
   3d7a8:	add	r0, pc, r0
   3d7ac:	bl	401e0 <__read_chk@plt+0x39d5c>
   3d7b0:	mov	r0, r4
   3d7b4:	pop	{r3, r4, r5, r6, r7, pc}
   3d7b8:			; <UNDEFINED> instruction: 0x000823b4
   3d7bc:	andeq	ip, r4, r4, lsl #30
   3d7c0:	andeq	r2, r8, r4, ror #6
   3d7c4:	andeq	ip, r4, r4, ror #29
   3d7c8:	andeq	r4, r8, r4, rrx
   3d7cc:	ldrdeq	ip, [r4], -r8
   3d7d0:	cmp	r0, #0
   3d7d4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3d7d8:	beq	3d8a8 <__read_chk@plt+0x37424>
   3d7dc:	bl	5a10 <__strdup@plt>
   3d7e0:	subs	r9, r0, #0
   3d7e4:	beq	3d8a8 <__read_chk@plt+0x37424>
   3d7e8:	mov	r1, #44	; 0x2c
   3d7ec:	ldr	r8, [pc, #192]	; 3d8b4 <__read_chk@plt+0x37430>
   3d7f0:	bl	640c <strchr@plt>
   3d7f4:	mov	r6, #0
   3d7f8:	mov	r5, r9
   3d7fc:	mov	r7, r6
   3d800:	add	r8, pc, r8
   3d804:	cmp	r0, #0
   3d808:	addne	r4, r0, #1
   3d80c:	movne	r3, #0
   3d810:	moveq	r4, r0
   3d814:	strbne	r3, [r0]
   3d818:	b	3d860 <__read_chk@plt+0x373dc>
   3d81c:	cmp	r0, #2
   3d820:	orreq	r6, r6, #4
   3d824:	beq	3d834 <__read_chk@plt+0x373b0>
   3d828:	mov	r1, r5
   3d82c:	mov	r0, r8
   3d830:	bl	40110 <__read_chk@plt+0x39c8c>
   3d834:	cmp	r4, #0
   3d838:	beq	3d898 <__read_chk@plt+0x37414>
   3d83c:	mov	r0, r4
   3d840:	mov	r1, #44	; 0x2c
   3d844:	bl	640c <strchr@plt>
   3d848:	cmp	r0, #0
   3d84c:	moveq	r3, r0
   3d850:	addne	r3, r0, #1
   3d854:	strbne	r7, [r0]
   3d858:	mov	r5, r4
   3d85c:	mov	r4, r3
   3d860:	ldrb	r3, [r5]
   3d864:	cmp	r3, #0
   3d868:	beq	3d898 <__read_chk@plt+0x37414>
   3d86c:	mov	r0, r5
   3d870:	mov	r1, #0
   3d874:	mov	r2, #10
   3d878:	bl	559c <strtol@plt>
   3d87c:	cmp	r0, #1
   3d880:	bne	3d81c <__read_chk@plt+0x37398>
   3d884:	cmp	r6, #0
   3d888:	orrne	r6, r6, #1
   3d88c:	moveq	r6, #3
   3d890:	cmp	r4, #0
   3d894:	bne	3d83c <__read_chk@plt+0x373b8>
   3d898:	mov	r0, r9
   3d89c:	bl	55a8 <free@plt>
   3d8a0:	mov	r0, r6
   3d8a4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3d8a8:	mov	r6, #0
   3d8ac:	mov	r0, r6
   3d8b0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3d8b4:	muleq	r4, r0, lr
   3d8b8:	push	{r3, r4, r5, lr}
   3d8bc:	mov	r4, r0
   3d8c0:	ldr	r3, [pc, #116]	; 3d93c <__read_chk@plt+0x374b8>
   3d8c4:	add	r3, pc, r3
   3d8c8:	ldr	r3, [r3, #8]
   3d8cc:	tst	r3, #4096	; 0x1000
   3d8d0:	bne	3d8dc <__read_chk@plt+0x37458>
   3d8d4:	mov	r0, r4
   3d8d8:	pop	{r3, r4, r5, pc}
   3d8dc:	ldr	r5, [pc, #92]	; 3d940 <__read_chk@plt+0x374bc>
   3d8e0:	mov	r2, r0
   3d8e4:	ldr	r0, [pc, #88]	; 3d944 <__read_chk@plt+0x374c0>
   3d8e8:	add	r5, pc, r5
   3d8ec:	add	r5, r5, #4
   3d8f0:	add	r0, pc, r0
   3d8f4:	mov	r1, r5
   3d8f8:	bl	40248 <__read_chk@plt+0x39dc4>
   3d8fc:	ldr	r1, [pc, #68]	; 3d948 <__read_chk@plt+0x374c4>
   3d900:	mov	r0, r4
   3d904:	add	r1, pc, r1
   3d908:	bl	3d54c <__read_chk@plt+0x370c8>
   3d90c:	mov	r1, r5
   3d910:	mov	r4, r0
   3d914:	mov	r2, r0
   3d918:	ldr	r0, [pc, #44]	; 3d94c <__read_chk@plt+0x374c8>
   3d91c:	add	r0, pc, r0
   3d920:	bl	40248 <__read_chk@plt+0x39dc4>
   3d924:	ldrb	r3, [r4]
   3d928:	cmp	r3, #0
   3d92c:	bne	3d8d4 <__read_chk@plt+0x37450>
   3d930:	ldr	r0, [pc, #24]	; 3d950 <__read_chk@plt+0x374cc>
   3d934:	add	r0, pc, r0
   3d938:	bl	3dae8 <__read_chk@plt+0x37664>
   3d93c:	andeq	r3, r8, r4, lsr pc
   3d940:	andeq	ip, r4, ip, ror ip
   3d944:	andeq	ip, r4, r0, asr #27
   3d948:	ldrdeq	ip, [r4], -r0
   3d94c:	andeq	ip, r4, r0, asr #27
   3d950:	andeq	ip, r4, r8, asr #27
   3d954:	push	{r3, r4, r5, lr}
   3d958:	mov	r4, r0
   3d95c:	ldr	r3, [pc, #116]	; 3d9d8 <__read_chk@plt+0x37554>
   3d960:	add	r3, pc, r3
   3d964:	ldr	r3, [r3, #8]
   3d968:	tst	r3, #8192	; 0x2000
   3d96c:	bne	3d978 <__read_chk@plt+0x374f4>
   3d970:	mov	r0, r4
   3d974:	pop	{r3, r4, r5, pc}
   3d978:	ldr	r5, [pc, #92]	; 3d9dc <__read_chk@plt+0x37558>
   3d97c:	mov	r2, r0
   3d980:	ldr	r0, [pc, #88]	; 3d9e0 <__read_chk@plt+0x3755c>
   3d984:	add	r5, pc, r5
   3d988:	add	r5, r5, #28
   3d98c:	add	r0, pc, r0
   3d990:	mov	r1, r5
   3d994:	bl	40248 <__read_chk@plt+0x39dc4>
   3d998:	ldr	r1, [pc, #68]	; 3d9e4 <__read_chk@plt+0x37560>
   3d99c:	mov	r0, r4
   3d9a0:	add	r1, pc, r1
   3d9a4:	bl	3d54c <__read_chk@plt+0x370c8>
   3d9a8:	mov	r1, r5
   3d9ac:	mov	r4, r0
   3d9b0:	mov	r2, r0
   3d9b4:	ldr	r0, [pc, #44]	; 3d9e8 <__read_chk@plt+0x37564>
   3d9b8:	add	r0, pc, r0
   3d9bc:	bl	40248 <__read_chk@plt+0x39dc4>
   3d9c0:	ldrb	r3, [r4]
   3d9c4:	cmp	r3, #0
   3d9c8:	bne	3d970 <__read_chk@plt+0x374ec>
   3d9cc:	ldr	r0, [pc, #24]	; 3d9ec <__read_chk@plt+0x37568>
   3d9d0:	add	r0, pc, r0
   3d9d4:	bl	3dae8 <__read_chk@plt+0x37664>
   3d9d8:	muleq	r8, r8, lr
   3d9dc:	andeq	ip, r4, r0, ror #23
   3d9e0:	andeq	ip, r4, ip, lsl #27
   3d9e4:	ldrdeq	sl, [r4], -ip
   3d9e8:	andeq	ip, r4, r8, lsl #27
   3d9ec:	muleq	r4, r4, sp
   3d9f0:	push	{r3, r4, r5, lr}
   3d9f4:	mov	r3, #16384	; 0x4000
   3d9f8:	ldr	r5, [pc, #196]	; 3dac4 <__read_chk@plt+0x37640>
   3d9fc:	movt	r3, #4096	; 0x1000
   3da00:	mov	r4, r0
   3da04:	add	r5, pc, r5
   3da08:	ldr	r2, [r5, #8]
   3da0c:	and	r3, r2, r3
   3da10:	cmp	r3, #0
   3da14:	bne	3da20 <__read_chk@plt+0x3759c>
   3da18:	mov	r0, r4
   3da1c:	pop	{r3, r4, r5, pc}
   3da20:	ldr	r1, [pc, #160]	; 3dac8 <__read_chk@plt+0x37644>
   3da24:	mov	r2, r0
   3da28:	ldr	r0, [pc, #156]	; 3dacc <__read_chk@plt+0x37648>
   3da2c:	add	r1, pc, r1
   3da30:	add	r0, pc, r0
   3da34:	add	r1, r1, #52	; 0x34
   3da38:	bl	40248 <__read_chk@plt+0x39dc4>
   3da3c:	ldr	r3, [r5, #8]
   3da40:	tst	r3, #268435456	; 0x10000000
   3da44:	bne	3daa8 <__read_chk@plt+0x37624>
   3da48:	tst	r3, #16384	; 0x4000
   3da4c:	bne	3da84 <__read_chk@plt+0x37600>
   3da50:	ldr	r1, [pc, #120]	; 3dad0 <__read_chk@plt+0x3764c>
   3da54:	mov	r2, r4
   3da58:	ldr	r0, [pc, #116]	; 3dad4 <__read_chk@plt+0x37650>
   3da5c:	add	r1, pc, r1
   3da60:	add	r0, pc, r0
   3da64:	add	r1, r1, #52	; 0x34
   3da68:	bl	40248 <__read_chk@plt+0x39dc4>
   3da6c:	ldrb	r3, [r4]
   3da70:	cmp	r3, #0
   3da74:	bne	3da18 <__read_chk@plt+0x37594>
   3da78:	ldr	r0, [pc, #88]	; 3dad8 <__read_chk@plt+0x37654>
   3da7c:	add	r0, pc, r0
   3da80:	bl	3dae8 <__read_chk@plt+0x37664>
   3da84:	ldr	r1, [pc, #80]	; 3dadc <__read_chk@plt+0x37658>
   3da88:	mov	r0, r4
   3da8c:	add	r1, pc, r1
   3da90:	bl	3d54c <__read_chk@plt+0x370c8>
   3da94:	ldr	r1, [pc, #68]	; 3dae0 <__read_chk@plt+0x3765c>
   3da98:	add	r1, pc, r1
   3da9c:	bl	3d54c <__read_chk@plt+0x370c8>
   3daa0:	mov	r4, r0
   3daa4:	b	3da50 <__read_chk@plt+0x375cc>
   3daa8:	ldr	r1, [pc, #52]	; 3dae4 <__read_chk@plt+0x37660>
   3daac:	mov	r0, r4
   3dab0:	add	r1, pc, r1
   3dab4:	bl	3d54c <__read_chk@plt+0x370c8>
   3dab8:	ldr	r3, [r5, #8]
   3dabc:	mov	r4, r0
   3dac0:	b	3da48 <__read_chk@plt+0x375c4>
   3dac4:	strdeq	r3, [r8], -r4
   3dac8:	andeq	ip, r4, r8, lsr fp
   3dacc:	andeq	ip, r4, r8, asr sp
   3dad0:	andeq	ip, r4, r8, lsl #22
   3dad4:			; <UNDEFINED> instruction: 0x0004cdb4
   3dad8:			; <UNDEFINED> instruction: 0x0004cdb4
   3dadc:	andeq	ip, r4, ip, lsr sp
   3dae0:	andeq	ip, r4, r8, asr sp
   3dae4:	strdeq	ip, [r4], -r8
   3dae8:	ldr	ip, [pc, #60]	; 3db2c <__read_chk@plt+0x376a8>
   3daec:	push	{r0, r1, r2, r3}
   3daf0:	add	ip, pc, ip
   3daf4:	push	{lr}		; (str lr, [sp, #-4]!)
   3daf8:	sub	sp, sp, #12
   3dafc:	ldr	lr, [pc, #44]	; 3db30 <__read_chk@plt+0x376ac>
   3db00:	add	r3, sp, #20
   3db04:	mov	r0, #1
   3db08:	ldr	r1, [sp, #16]
   3db0c:	mov	r2, r3
   3db10:	ldr	ip, [ip, lr]
   3db14:	str	r3, [sp]
   3db18:	ldr	r3, [ip]
   3db1c:	str	r3, [sp, #4]
   3db20:	bl	3fd2c <__read_chk@plt+0x398a8>
   3db24:	mov	r0, #255	; 0xff
   3db28:	bl	15704 <__read_chk@plt+0xf280>
   3db2c:	andeq	r2, r8, ip, lsl #28
   3db30:	andeq	r0, r0, r8, asr #11
   3db34:	push	{r4, r5, r6, r7, r8, lr}
   3db38:	mov	r5, r0
   3db3c:	ldr	r3, [r0, #8]
   3db40:	sub	sp, sp, #8
   3db44:	mov	r6, r1
   3db48:	ldr	r4, [r1, #8]
   3db4c:	cmp	r3, #1
   3db50:	beq	3dc74 <__read_chk@plt+0x377f0>
   3db54:	ldr	r3, [r0, #20]
   3db58:	cmp	r3, #1
   3db5c:	beq	3dc68 <__read_chk@plt+0x377e4>
   3db60:	ldr	r7, [pc, #300]	; 3dc94 <__read_chk@plt+0x37810>
   3db64:	cmp	r3, #3
   3db68:	add	r7, pc, r7
   3db6c:	ldrne	r7, [pc, #292]	; 3dc98 <__read_chk@plt+0x37814>
   3db70:	addne	r7, pc, r7
   3db74:	ldr	r0, [r5, #36]	; 0x24
   3db78:	bl	2751c <__read_chk@plt+0x21098>
   3db7c:	ldr	ip, [r5]
   3db80:	ldr	r1, [pc, #276]	; 3dc9c <__read_chk@plt+0x37818>
   3db84:	mov	r2, r7
   3db88:	str	ip, [sp]
   3db8c:	add	r1, pc, r1
   3db90:	ldr	ip, [r5, #4]
   3db94:	str	ip, [sp, #4]
   3db98:	mov	r3, r0
   3db9c:	ldr	r0, [pc, #252]	; 3dca0 <__read_chk@plt+0x3781c>
   3dba0:	add	r0, pc, r0
   3dba4:	bl	402b0 <__read_chk@plt+0x39e2c>
   3dba8:	ldm	r4, {r0, r1}
   3dbac:	mov	r2, #20
   3dbb0:	add	r1, r1, #1
   3dbb4:	bl	7a9d4 <__read_chk@plt+0x74550>
   3dbb8:	subs	r7, r0, #0
   3dbbc:	beq	3dc8c <__read_chk@plt+0x37808>
   3dbc0:	ldr	r3, [r4, #4]
   3dbc4:	str	r7, [r4]
   3dbc8:	ldr	r0, [r6]
   3dbcc:	add	r3, r3, r3, lsl #2
   3dbd0:	lsl	r8, r3, #2
   3dbd4:	bl	49400 <__read_chk@plt+0x42f7c>
   3dbd8:	str	r0, [r7, r8]
   3dbdc:	ldm	r4, {r2, r3}
   3dbe0:	ldr	r0, [r5]
   3dbe4:	add	r3, r3, r3, lsl #2
   3dbe8:	add	r7, r2, r3, lsl #2
   3dbec:	bl	49400 <__read_chk@plt+0x42f7c>
   3dbf0:	mov	r3, #0
   3dbf4:	mov	r1, r3
   3dbf8:	str	r0, [r7, #4]
   3dbfc:	ldr	r2, [r4, #4]
   3dc00:	ldr	ip, [r4]
   3dc04:	ldr	r0, [r5, #4]
   3dc08:	add	r2, r2, r2, lsl #2
   3dc0c:	add	r2, ip, r2, lsl #2
   3dc10:	str	r0, [r2, #8]
   3dc14:	ldr	r2, [r4, #4]
   3dc18:	ldr	ip, [r4]
   3dc1c:	ldr	r0, [r5, #36]	; 0x24
   3dc20:	add	r2, r2, r2, lsl #2
   3dc24:	add	r2, ip, r2, lsl #2
   3dc28:	str	r0, [r2, #12]
   3dc2c:	str	r3, [r5, #36]	; 0x24
   3dc30:	ldm	r4, {r0, r3}
   3dc34:	ldr	r2, [r5, #20]
   3dc38:	add	r3, r3, r3, lsl #2
   3dc3c:	add	r3, r0, r3, lsl #2
   3dc40:	str	r2, [r3, #16]
   3dc44:	ldr	r3, [r4, #4]
   3dc48:	add	r3, r3, #1
   3dc4c:	str	r3, [r4, #4]
   3dc50:	ldr	r3, [r6, #4]
   3dc54:	add	r3, r3, #1
   3dc58:	str	r3, [r6, #4]
   3dc5c:	mov	r0, r1
   3dc60:	add	sp, sp, #8
   3dc64:	pop	{r4, r5, r6, r7, r8, pc}
   3dc68:	ldr	r7, [pc, #52]	; 3dca4 <__read_chk@plt+0x37820>
   3dc6c:	add	r7, pc, r7
   3dc70:	b	3db74 <__read_chk@plt+0x376f0>
   3dc74:	ldr	r0, [pc, #44]	; 3dca8 <__read_chk@plt+0x37824>
   3dc78:	ldm	r5, {r1, r2}
   3dc7c:	add	r0, pc, r0
   3dc80:	bl	401e0 <__read_chk@plt+0x39d5c>
   3dc84:	mov	r1, #0
   3dc88:	b	3dc5c <__read_chk@plt+0x377d8>
   3dc8c:	mvn	r1, #1
   3dc90:	b	3dc5c <__read_chk@plt+0x377d8>
   3dc94:	andeq	sp, r4, r0, asr #4
   3dc98:	andeq	sp, r4, ip, lsr #4
   3dc9c:	muleq	r4, r4, r1
   3dca0:	andeq	sp, r4, r4, lsr r2
   3dca4:	andeq	r2, r4, r0, lsr #3
   3dca8:	andeq	sp, r4, r0, lsr r1
   3dcac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dcb0:	sub	sp, sp, #12
   3dcb4:	mov	r6, r0
   3dcb8:	mov	r0, r1
   3dcbc:	mov	r7, r1
   3dcc0:	str	r2, [sp, #4]
   3dcc4:	mov	r8, r3
   3dcc8:	bl	27ae8 <__read_chk@plt+0x21664>
   3dccc:	cmp	r0, #0
   3dcd0:	mov	r5, r0
   3dcd4:	moveq	sl, #1
   3dcd8:	movne	sl, #3
   3dcdc:	cmp	r7, #0
   3dce0:	beq	3deec <__read_chk@plt+0x37a68>
   3dce4:	ldr	r3, [r7]
   3dce8:	rsbs	r3, r3, #1
   3dcec:	movcc	r3, #0
   3dcf0:	cmp	r3, #0
   3dcf4:	mov	r3, #1
   3dcf8:	str	r3, [sp]
   3dcfc:	moveq	r9, #2
   3dd00:	movne	r9, #1
   3dd04:	cmp	r8, #0
   3dd08:	movne	r1, #0
   3dd0c:	strne	r1, [r8]
   3dd10:	ldr	ip, [r6, #4]
   3dd14:	cmp	ip, #0
   3dd18:	beq	3dd78 <__read_chk@plt+0x378f4>
   3dd1c:	mov	r4, #0
   3dd20:	b	3dd44 <__read_chk@plt+0x378c0>
   3dd24:	cmp	r0, #0
   3dd28:	beq	3dd38 <__read_chk@plt+0x378b4>
   3dd2c:	ldr	r0, [r1, #16]
   3dd30:	cmp	sl, r0
   3dd34:	beq	3ddfc <__read_chk@plt+0x37978>
   3dd38:	add	r4, r4, #1
   3dd3c:	cmp	ip, r4
   3dd40:	bls	3dd78 <__read_chk@plt+0x378f4>
   3dd44:	add	fp, r4, r4, lsl #2
   3dd48:	ldr	r1, [r6]
   3dd4c:	cmp	r9, #1
   3dd50:	lsl	fp, fp, #2
   3dd54:	add	r1, r1, fp
   3dd58:	ldr	r0, [r1, #12]
   3dd5c:	ldr	r0, [r0]
   3dd60:	bne	3dd24 <__read_chk@plt+0x378a0>
   3dd64:	cmp	r0, #0
   3dd68:	beq	3dd2c <__read_chk@plt+0x378a8>
   3dd6c:	add	r4, r4, #1
   3dd70:	cmp	ip, r4
   3dd74:	bhi	3dd44 <__read_chk@plt+0x378c0>
   3dd78:	mov	r0, r7
   3dd7c:	bl	27ae8 <__read_chk@plt+0x21664>
   3dd80:	ldr	ip, [r6, #4]
   3dd84:	cmp	ip, #0
   3dd88:	mov	sl, r0
   3dd8c:	beq	3ddf0 <__read_chk@plt+0x3796c>
   3dd90:	mov	r4, #0
   3dd94:	mov	r5, r4
   3dd98:	b	3ddac <__read_chk@plt+0x37928>
   3dd9c:	add	r5, r5, #1
   3dda0:	add	r4, r4, #20
   3dda4:	cmp	r5, ip
   3dda8:	bcs	3ddf0 <__read_chk@plt+0x3796c>
   3ddac:	ldr	r3, [r6]
   3ddb0:	add	r3, r3, r4
   3ddb4:	ldr	r2, [r3, #16]
   3ddb8:	cmp	r2, #2
   3ddbc:	bne	3dd9c <__read_chk@plt+0x37918>
   3ddc0:	ldr	r1, [r3, #12]
   3ddc4:	mov	r0, r7
   3ddc8:	bl	2826c <__read_chk@plt+0x21de8>
   3ddcc:	cmp	r0, #0
   3ddd0:	bne	3de80 <__read_chk@plt+0x379fc>
   3ddd4:	cmp	sl, #0
   3ddd8:	bne	3de60 <__read_chk@plt+0x379dc>
   3dddc:	ldr	ip, [r6, #4]
   3dde0:	add	r5, r5, #1
   3dde4:	add	r4, r4, #20
   3dde8:	cmp	r5, ip
   3ddec:	bcc	3ddac <__read_chk@plt+0x37928>
   3ddf0:	ldr	r0, [sp]
   3ddf4:	add	sp, sp, #12
   3ddf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ddfc:	cmp	r7, #0
   3de00:	beq	3dea4 <__read_chk@plt+0x37a20>
   3de04:	cmp	r5, #0
   3de08:	beq	3de2c <__read_chk@plt+0x379a8>
   3de0c:	ldr	r0, [r7, #32]
   3de10:	ldr	r1, [r1, #12]
   3de14:	ldr	r0, [r0, #56]	; 0x38
   3de18:	bl	2826c <__read_chk@plt+0x21de8>
   3de1c:	cmp	r0, #0
   3de20:	bne	3defc <__read_chk@plt+0x37a78>
   3de24:	ldr	ip, [r6, #4]
   3de28:	b	3dd38 <__read_chk@plt+0x378b4>
   3de2c:	ldr	r1, [r1, #12]
   3de30:	mov	r0, r7
   3de34:	bl	28510 <__read_chk@plt+0x2208c>
   3de38:	cmp	r0, #0
   3de3c:	bne	3df1c <__read_chk@plt+0x37a98>
   3de40:	cmp	r8, #0
   3de44:	beq	3dedc <__read_chk@plt+0x37a58>
   3de48:	ldr	r1, [r6]
   3de4c:	mov	r3, #2
   3de50:	str	r3, [sp]
   3de54:	add	fp, r1, fp
   3de58:	str	fp, [r8]
   3de5c:	b	3de24 <__read_chk@plt+0x379a0>
   3de60:	ldr	r3, [r6]
   3de64:	ldr	r2, [r7, #32]
   3de68:	add	r3, r3, r4
   3de6c:	ldr	r0, [r2, #56]	; 0x38
   3de70:	ldr	r1, [r3, #12]
   3de74:	bl	2826c <__read_chk@plt+0x21de8>
   3de78:	cmp	r0, #0
   3de7c:	beq	3dddc <__read_chk@plt+0x37958>
   3de80:	cmp	r8, #0
   3de84:	beq	3df44 <__read_chk@plt+0x37ac0>
   3de88:	mov	r2, #3
   3de8c:	str	r2, [sp]
   3de90:	mov	r3, #0
   3de94:	ldr	r0, [sp]
   3de98:	str	r3, [r8]
   3de9c:	add	sp, sp, #12
   3dea0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dea4:	ldr	r0, [r1, #12]
   3dea8:	ldr	r2, [sp, #4]
   3deac:	ldr	lr, [r0]
   3deb0:	cmp	lr, r2
   3deb4:	bne	3dd38 <__read_chk@plt+0x378b4>
   3deb8:	cmp	r8, #0
   3debc:	strne	r1, [r8]
   3dec0:	ldrne	r3, [r6]
   3dec4:	moveq	r7, r0
   3dec8:	addne	fp, r3, fp
   3decc:	mov	r3, #4
   3ded0:	str	r3, [sp]
   3ded4:	ldrne	r7, [fp, #12]
   3ded8:	b	3dd78 <__read_chk@plt+0x378f4>
   3dedc:	mov	r2, #2
   3dee0:	ldr	ip, [r6, #4]
   3dee4:	str	r2, [sp]
   3dee8:	b	3dd38 <__read_chk@plt+0x378b4>
   3deec:	ldr	r2, [sp, #4]
   3def0:	rsbs	r3, r2, #1
   3def4:	movcc	r3, #0
   3def8:	b	3dcf0 <__read_chk@plt+0x3786c>
   3defc:	cmp	r8, #0
   3df00:	beq	3df38 <__read_chk@plt+0x37ab4>
   3df04:	ldr	r3, [r6]
   3df08:	mov	r2, #0
   3df0c:	str	r2, [sp]
   3df10:	add	fp, r3, fp
   3df14:	str	fp, [r8]
   3df18:	b	3dd78 <__read_chk@plt+0x378f4>
   3df1c:	cmp	r8, #0
   3df20:	beq	3df38 <__read_chk@plt+0x37ab4>
   3df24:	ldr	r3, [r6]
   3df28:	str	r5, [sp]
   3df2c:	add	fp, r3, fp
   3df30:	str	fp, [r8]
   3df34:	b	3dd78 <__read_chk@plt+0x378f4>
   3df38:	mov	r2, #0
   3df3c:	str	r2, [sp]
   3df40:	b	3dd78 <__read_chk@plt+0x378f4>
   3df44:	mov	r3, #3
   3df48:	str	r3, [sp]
   3df4c:	b	3ddf0 <__read_chk@plt+0x3796c>
   3df50:	push	{r4, r5, r6, r7, r8, r9, lr}
   3df54:	mov	r5, r1
   3df58:	ldr	r2, [r1, #4]
   3df5c:	sub	sp, sp, #20
   3df60:	ldr	r3, [r0, #8]
   3df64:	mov	r6, r0
   3df68:	cmp	r2, #0
   3df6c:	moveq	r7, #4
   3df70:	movne	r7, #5
   3df74:	cmp	r3, #3
   3df78:	beq	3dfa8 <__read_chk@plt+0x37b24>
   3df7c:	cmp	r3, #1
   3df80:	beq	3e058 <__read_chk@plt+0x37bd4>
   3df84:	ldr	r2, [pc, #444]	; 3e148 <__read_chk@plt+0x37cc4>
   3df88:	mov	r1, #1
   3df8c:	ldr	r0, [r5]
   3df90:	ldr	r3, [r6, #16]
   3df94:	add	r2, pc, r2
   3df98:	bl	58a8 <__fprintf_chk@plt>
   3df9c:	mov	r0, #0
   3dfa0:	add	sp, sp, #20
   3dfa4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3dfa8:	ldr	r3, [r0, #20]
   3dfac:	cmp	r3, #1
   3dfb0:	bne	3e090 <__read_chk@plt+0x37c0c>
   3dfb4:	ldr	r1, [r0, #36]	; 0x24
   3dfb8:	ldr	r3, [r1]
   3dfbc:	cmp	r3, #0
   3dfc0:	beq	3e090 <__read_chk@plt+0x37c0c>
   3dfc4:	ldr	r3, [r5, #20]
   3dfc8:	cmp	r3, #0
   3dfcc:	beq	3e0d4 <__read_chk@plt+0x37c50>
   3dfd0:	mov	r4, #0
   3dfd4:	b	3dfe8 <__read_chk@plt+0x37b64>
   3dfd8:	ldr	r3, [r5, #20]
   3dfdc:	cmp	r3, r4
   3dfe0:	bls	3e0cc <__read_chk@plt+0x37c48>
   3dfe4:	ldr	r1, [r6, #36]	; 0x24
   3dfe8:	ldr	r3, [r5, #16]
   3dfec:	lsl	r8, r4, #2
   3dff0:	ldr	r0, [r3, r4, lsl #2]
   3dff4:	add	r4, r4, #1
   3dff8:	bl	28510 <__read_chk@plt+0x2208c>
   3dffc:	cmp	r0, #0
   3e000:	beq	3dfd8 <__read_chk@plt+0x37b54>
   3e004:	ldr	r0, [r5, #12]
   3e008:	mov	r3, #1
   3e00c:	ldr	r2, [pc, #312]	; 3e14c <__read_chk@plt+0x37cc8>
   3e010:	mov	r1, r3
   3e014:	str	r3, [r0, r8]
   3e018:	add	r2, pc, r2
   3e01c:	ldr	r3, [r6, #16]
   3e020:	ldr	r0, [r5]
   3e024:	bl	58a8 <__fprintf_chk@plt>
   3e028:	ldr	r0, [r6, #36]	; 0x24
   3e02c:	bl	2751c <__read_chk@plt+0x21098>
   3e030:	ldm	r6, {r3, ip}
   3e034:	ldr	r1, [pc, #276]	; 3e150 <__read_chk@plt+0x37ccc>
   3e038:	add	r1, pc, r1
   3e03c:	str	ip, [sp]
   3e040:	add	r1, r1, #16
   3e044:	mov	r2, r0
   3e048:	ldr	r0, [pc, #260]	; 3e154 <__read_chk@plt+0x37cd0>
   3e04c:	add	r0, pc, r0
   3e050:	bl	402b0 <__read_chk@plt+0x39e2c>
   3e054:	b	3df9c <__read_chk@plt+0x37b18>
   3e058:	cmp	r2, #0
   3e05c:	bne	3e0b4 <__read_chk@plt+0x37c30>
   3e060:	ldr	r2, [pc, #240]	; 3e158 <__read_chk@plt+0x37cd4>
   3e064:	add	r2, pc, r2
   3e068:	mov	r3, r2
   3e06c:	ldr	ip, [r6]
   3e070:	mov	r0, r7
   3e074:	ldr	r1, [pc, #224]	; 3e15c <__read_chk@plt+0x37cd8>
   3e078:	str	ip, [sp]
   3e07c:	add	r1, pc, r1
   3e080:	ldr	ip, [r6, #4]
   3e084:	str	ip, [sp, #4]
   3e088:	bl	40318 <__read_chk@plt+0x39e94>
   3e08c:	b	3df84 <__read_chk@plt+0x37b00>
   3e090:	ldr	r2, [pc, #200]	; 3e160 <__read_chk@plt+0x37cdc>
   3e094:	mov	r1, #1
   3e098:	ldr	r0, [r5]
   3e09c:	ldr	r3, [r6, #16]
   3e0a0:	add	r2, pc, r2
   3e0a4:	bl	58a8 <__fprintf_chk@plt>
   3e0a8:	mov	r0, #0
   3e0ac:	add	sp, sp, #20
   3e0b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e0b4:	ldr	r2, [pc, #168]	; 3e164 <__read_chk@plt+0x37ce0>
   3e0b8:	ldr	r3, [pc, #168]	; 3e168 <__read_chk@plt+0x37ce4>
   3e0bc:	add	r2, pc, r2
   3e0c0:	add	r3, pc, r3
   3e0c4:	add	r2, r2, #16
   3e0c8:	b	3e06c <__read_chk@plt+0x37be8>
   3e0cc:	ldr	r2, [r5, #4]
   3e0d0:	ldr	r1, [r6, #36]	; 0x24
   3e0d4:	cmp	r2, #0
   3e0d8:	bne	3e130 <__read_chk@plt+0x37cac>
   3e0dc:	ldr	r4, [pc, #136]	; 3e16c <__read_chk@plt+0x37ce8>
   3e0e0:	add	r4, pc, r4
   3e0e4:	mov	r9, r4
   3e0e8:	mov	r0, r1
   3e0ec:	ldr	r8, [r6]
   3e0f0:	ldr	r6, [r6, #4]
   3e0f4:	bl	2751c <__read_chk@plt+0x21098>
   3e0f8:	ldr	r1, [pc, #112]	; 3e170 <__read_chk@plt+0x37cec>
   3e0fc:	mov	r3, r9
   3e100:	str	r8, [sp]
   3e104:	mov	r2, r4
   3e108:	str	r6, [sp, #4]
   3e10c:	add	r1, pc, r1
   3e110:	str	r0, [sp, #8]
   3e114:	mov	r0, r7
   3e118:	ldr	ip, [r5, #8]
   3e11c:	str	ip, [sp, #12]
   3e120:	bl	40318 <__read_chk@plt+0x39e94>
   3e124:	mov	r3, #1
   3e128:	str	r3, [r5, #24]
   3e12c:	b	3df9c <__read_chk@plt+0x37b18>
   3e130:	ldr	r4, [pc, #60]	; 3e174 <__read_chk@plt+0x37cf0>
   3e134:	ldr	r9, [pc, #60]	; 3e178 <__read_chk@plt+0x37cf4>
   3e138:	add	r4, pc, r4
   3e13c:	add	r9, pc, r9
   3e140:	add	r4, r4, #16
   3e144:	b	3e0e8 <__read_chk@plt+0x37c64>
   3e148:	strdeq	r0, [r4], -r8
   3e14c:	andeq	r0, r4, r4, ror r7
   3e150:	andeq	ip, r4, r8, ror #25
   3e154:			; <UNDEFINED> instruction: 0x0004cdb0
   3e158:	andeq	r1, r4, r8, lsr #27
   3e15c:	andeq	ip, r4, r8, asr #27
   3e160:	andeq	r0, r4, ip, ror #13
   3e164:	andeq	ip, r4, r4, ror #24
   3e168:	andeq	fp, r4, r4, lsl #24
   3e16c:	andeq	r1, r4, ip, lsr #26
   3e170:	andeq	ip, r4, r0, lsl sp
   3e174:	andeq	ip, r4, r8, ror #23
   3e178:	andeq	fp, r4, r8, lsl #23
   3e17c:	ldr	r3, [pc, #688]	; 3e434 <__read_chk@plt+0x37fb0>
   3e180:	ldr	ip, [pc, #688]	; 3e438 <__read_chk@plt+0x37fb4>
   3e184:	add	r3, pc, r3
   3e188:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e18c:	sub	sp, sp, #1568	; 0x620
   3e190:	ldr	r7, [r3, ip]
   3e194:	mov	r8, r0
   3e198:	mov	r0, #2
   3e19c:	mov	r5, r1
   3e1a0:	mov	sl, r2
   3e1a4:	ldr	r3, [r7]
   3e1a8:	str	r3, [sp, #1564]	; 0x61c
   3e1ac:	bl	56acc <__read_chk@plt+0x50648>
   3e1b0:	cmp	r5, #0
   3e1b4:	mov	r4, r0
   3e1b8:	beq	3e374 <__read_chk@plt+0x37ef0>
   3e1bc:	cmp	sl, #2
   3e1c0:	bls	3e3c0 <__read_chk@plt+0x37f3c>
   3e1c4:	ldr	r1, [pc, #624]	; 3e43c <__read_chk@plt+0x37fb8>
   3e1c8:	mov	r0, r5
   3e1cc:	mov	r2, #3
   3e1d0:	add	r1, pc, r1
   3e1d4:	bl	5680 <strncmp@plt>
   3e1d8:	subs	r9, r0, #0
   3e1dc:	bne	3e3d0 <__read_chk@plt+0x37f4c>
   3e1e0:	add	r6, r5, #3
   3e1e4:	sub	r2, sl, #3
   3e1e8:	mov	r1, #124	; 0x7c
   3e1ec:	mov	r0, r6
   3e1f0:	bl	6220 <memchr@plt>
   3e1f4:	cmp	r0, #0
   3e1f8:	beq	3e3f0 <__read_chk@plt+0x37f6c>
   3e1fc:	mov	r1, r6
   3e200:	bl	7d06c <__read_chk@plt+0x76be8>
   3e204:	sub	r3, r0, #1
   3e208:	mov	r5, r0
   3e20c:	cmp	r3, #1024	; 0x400
   3e210:	bcs	3e388 <__read_chk@plt+0x37f04>
   3e214:	add	r0, r0, #1
   3e218:	bl	49320 <__read_chk@plt+0x42e9c>
   3e21c:	mov	r1, r6
   3e220:	add	r6, sp, #28
   3e224:	mov	r2, r5
   3e228:	mov	sl, r0
   3e22c:	bl	6010 <memcpy@plt>
   3e230:	strb	r9, [sl, r5]
   3e234:	mov	r2, #256	; 0x100
   3e238:	mov	r1, r6
   3e23c:	mov	r0, sl
   3e240:	bl	74e04 <__read_chk@plt+0x6e980>
   3e244:	mov	r5, r0
   3e248:	mov	r0, sl
   3e24c:	bl	55a8 <free@plt>
   3e250:	cmn	r5, #1
   3e254:	beq	3e3e0 <__read_chk@plt+0x37f5c>
   3e258:	mov	r0, #2
   3e25c:	bl	56e48 <__read_chk@plt+0x509c4>
   3e260:	cmp	r5, r0
   3e264:	bne	3e3a0 <__read_chk@plt+0x37f1c>
   3e268:	mov	r0, #2
   3e26c:	bl	5703c <__read_chk@plt+0x50bb8>
   3e270:	subs	r5, r0, #0
   3e274:	beq	3e400 <__read_chk@plt+0x37f7c>
   3e278:	mov	r1, r6
   3e27c:	mov	r2, r4
   3e280:	bl	56e4c <__read_chk@plt+0x509c8>
   3e284:	cmp	r0, #0
   3e288:	blt	3e400 <__read_chk@plt+0x37f7c>
   3e28c:	mov	r0, r8
   3e290:	bl	6088 <strlen@plt>
   3e294:	mov	r1, r8
   3e298:	mov	r2, r0
   3e29c:	mov	r0, r5
   3e2a0:	bl	56f48 <__read_chk@plt+0x50ac4>
   3e2a4:	cmp	r0, #0
   3e2a8:	blt	3e400 <__read_chk@plt+0x37f7c>
   3e2ac:	add	r8, sp, #284	; 0x11c
   3e2b0:	mov	r0, r5
   3e2b4:	mov	r2, #256	; 0x100
   3e2b8:	mov	r1, r8
   3e2bc:	bl	56f58 <__read_chk@plt+0x50ad4>
   3e2c0:	cmp	r0, #0
   3e2c4:	bne	3e400 <__read_chk@plt+0x37f7c>
   3e2c8:	mov	r0, r5
   3e2cc:	add	r5, sp, #540	; 0x21c
   3e2d0:	bl	56fe4 <__read_chk@plt+0x50b60>
   3e2d4:	mov	r0, r6
   3e2d8:	mov	r1, r4
   3e2dc:	mov	r3, #512	; 0x200
   3e2e0:	mov	r2, r5
   3e2e4:	bl	74c74 <__read_chk@plt+0x6e7f0>
   3e2e8:	cmn	r0, #1
   3e2ec:	beq	3e41c <__read_chk@plt+0x37f98>
   3e2f0:	add	r6, sp, #1040	; 0x410
   3e2f4:	mov	r0, r8
   3e2f8:	add	r6, r6, #12
   3e2fc:	mov	r1, r4
   3e300:	mov	r3, #512	; 0x200
   3e304:	mov	r2, r6
   3e308:	bl	74c74 <__read_chk@plt+0x6e7f0>
   3e30c:	cmn	r0, #1
   3e310:	beq	3e41c <__read_chk@plt+0x37f98>
   3e314:	ldr	r4, [pc, #292]	; 3e440 <__read_chk@plt+0x37fbc>
   3e318:	mov	r1, #1024	; 0x400
   3e31c:	ldr	r8, [pc, #288]	; 3e444 <__read_chk@plt+0x37fc0>
   3e320:	mov	ip, #124	; 0x7c
   3e324:	add	r4, pc, r4
   3e328:	ldr	lr, [pc, #280]	; 3e448 <__read_chk@plt+0x37fc4>
   3e32c:	add	r8, pc, r8
   3e330:	str	r5, [sp, #8]
   3e334:	add	lr, pc, lr
   3e338:	mov	r3, r1
   3e33c:	mov	r0, r4
   3e340:	str	r6, [sp, #16]
   3e344:	mov	r2, #1
   3e348:	mov	r5, r8
   3e34c:	str	ip, [sp, #12]
   3e350:	stm	sp, {r5, lr}
   3e354:	bl	60b8 <__snprintf_chk@plt>
   3e358:	mov	r0, r4
   3e35c:	ldr	r2, [sp, #1564]	; 0x61c
   3e360:	ldr	r3, [r7]
   3e364:	cmp	r2, r3
   3e368:	bne	3e418 <__read_chk@plt+0x37f94>
   3e36c:	add	sp, sp, #1568	; 0x620
   3e370:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e374:	add	r6, sp, #28
   3e378:	mov	r1, r0
   3e37c:	mov	r0, r6
   3e380:	bl	74550 <__read_chk@plt+0x6e0cc>
   3e384:	b	3e268 <__read_chk@plt+0x37de4>
   3e388:	mov	r1, r0
   3e38c:	ldr	r0, [pc, #184]	; 3e44c <__read_chk@plt+0x37fc8>
   3e390:	add	r0, pc, r0
   3e394:	bl	40248 <__read_chk@plt+0x39dc4>
   3e398:	mov	r0, #0
   3e39c:	b	3e35c <__read_chk@plt+0x37ed8>
   3e3a0:	mov	r0, #2
   3e3a4:	bl	56e48 <__read_chk@plt+0x509c4>
   3e3a8:	mov	r2, r5
   3e3ac:	mov	r1, r0
   3e3b0:	ldr	r0, [pc, #152]	; 3e450 <__read_chk@plt+0x37fcc>
   3e3b4:	add	r0, pc, r0
   3e3b8:	bl	40248 <__read_chk@plt+0x39dc4>
   3e3bc:	b	3e398 <__read_chk@plt+0x37f14>
   3e3c0:	ldr	r0, [pc, #140]	; 3e454 <__read_chk@plt+0x37fd0>
   3e3c4:	add	r0, pc, r0
   3e3c8:	bl	40248 <__read_chk@plt+0x39dc4>
   3e3cc:	b	3e398 <__read_chk@plt+0x37f14>
   3e3d0:	ldr	r0, [pc, #128]	; 3e458 <__read_chk@plt+0x37fd4>
   3e3d4:	add	r0, pc, r0
   3e3d8:	bl	40248 <__read_chk@plt+0x39dc4>
   3e3dc:	b	3e398 <__read_chk@plt+0x37f14>
   3e3e0:	ldr	r0, [pc, #116]	; 3e45c <__read_chk@plt+0x37fd8>
   3e3e4:	add	r0, pc, r0
   3e3e8:	bl	40248 <__read_chk@plt+0x39dc4>
   3e3ec:	b	3e398 <__read_chk@plt+0x37f14>
   3e3f0:	ldr	r0, [pc, #104]	; 3e460 <__read_chk@plt+0x37fdc>
   3e3f4:	add	r0, pc, r0
   3e3f8:	bl	40248 <__read_chk@plt+0x39dc4>
   3e3fc:	b	3e398 <__read_chk@plt+0x37f14>
   3e400:	ldr	r1, [pc, #92]	; 3e464 <__read_chk@plt+0x37fe0>
   3e404:	ldr	r0, [pc, #92]	; 3e468 <__read_chk@plt+0x37fe4>
   3e408:	add	r1, pc, r1
   3e40c:	add	r0, pc, r0
   3e410:	add	r1, r1, #28
   3e414:	bl	3dae8 <__read_chk@plt+0x37664>
   3e418:	bl	5d64 <__stack_chk_fail@plt>
   3e41c:	ldr	r1, [pc, #72]	; 3e46c <__read_chk@plt+0x37fe8>
   3e420:	ldr	r0, [pc, #72]	; 3e470 <__read_chk@plt+0x37fec>
   3e424:	add	r1, pc, r1
   3e428:	add	r0, pc, r0
   3e42c:	add	r1, r1, #28
   3e430:	bl	3dae8 <__read_chk@plt+0x37664>
   3e434:	andeq	r2, r8, r8, ror r7
   3e438:	andeq	r0, r0, r8, asr #11
   3e43c:			; <UNDEFINED> instruction: 0x0004ccbc
   3e440:	andeq	r3, r8, r0, ror #9
   3e444:	andeq	ip, r4, r4, ror #24
   3e448:	andeq	ip, r4, r8, asr fp
   3e44c:	andeq	ip, r4, ip, asr fp
   3e450:	andeq	ip, r4, r4, lsl #23
   3e454:	andeq	ip, r4, r8, lsr #21
   3e458:			; <UNDEFINED> instruction: 0x0004cabc
   3e45c:	andeq	ip, r4, r4, lsr fp
   3e460:	andeq	ip, r4, r4, asr #21
   3e464:	andeq	ip, r4, r8, lsl r9
   3e468:	andeq	ip, r4, r8, asr fp
   3e46c:	strdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   3e470:	andeq	ip, r4, r0, asr fp
   3e474:	push	{r4, r5, lr}
   3e478:	sub	sp, sp, #20
   3e47c:	mov	lr, r1
   3e480:	mov	r5, r3
   3e484:	ldr	ip, [sp, #32]
   3e488:	mov	r4, r0
   3e48c:	cmp	ip, #0
   3e490:	bne	3e4e4 <__read_chk@plt+0x38060>
   3e494:	cmp	r2, #0
   3e498:	beq	3e53c <__read_chk@plt+0x380b8>
   3e49c:	str	r2, [sp]
   3e4a0:	mov	r3, r1
   3e4a4:	ldr	r2, [pc, #208]	; 3e57c <__read_chk@plt+0x380f8>
   3e4a8:	mov	r1, #1
   3e4ac:	add	r2, pc, r2
   3e4b0:	bl	58a8 <__fprintf_chk@plt>
   3e4b4:	mov	r0, r5
   3e4b8:	mov	r1, r4
   3e4bc:	bl	292ac <__read_chk@plt+0x22e28>
   3e4c0:	cmp	r0, #0
   3e4c4:	moveq	r5, #1
   3e4c8:	bne	3e514 <__read_chk@plt+0x38090>
   3e4cc:	mov	r1, r4
   3e4d0:	mov	r0, #10
   3e4d4:	bl	5fe0 <fputc@plt>
   3e4d8:	mov	r0, r5
   3e4dc:	add	sp, sp, #20
   3e4e0:	pop	{r4, r5, pc}
   3e4e4:	mov	r1, #0
   3e4e8:	mov	r0, lr
   3e4ec:	mov	r2, r1
   3e4f0:	bl	3e17c <__read_chk@plt+0x37cf8>
   3e4f4:	subs	r3, r0, #0
   3e4f8:	beq	3e554 <__read_chk@plt+0x380d0>
   3e4fc:	ldr	r2, [pc, #124]	; 3e580 <__read_chk@plt+0x380fc>
   3e500:	mov	r0, r4
   3e504:	mov	r1, #1
   3e508:	add	r2, pc, r2
   3e50c:	bl	58a8 <__fprintf_chk@plt>
   3e510:	b	3e4b4 <__read_chk@plt+0x38030>
   3e514:	bl	25854 <__read_chk@plt+0x1f3d0>
   3e518:	ldr	r1, [pc, #100]	; 3e584 <__read_chk@plt+0x38100>
   3e51c:	mov	r5, #0
   3e520:	add	r1, pc, r1
   3e524:	add	r1, r1, #40	; 0x28
   3e528:	mov	r2, r0
   3e52c:	ldr	r0, [pc, #84]	; 3e588 <__read_chk@plt+0x38104>
   3e530:	add	r0, pc, r0
   3e534:	bl	4005c <__read_chk@plt+0x39bd8>
   3e538:	b	3e4cc <__read_chk@plt+0x38048>
   3e53c:	ldr	r2, [pc, #72]	; 3e58c <__read_chk@plt+0x38108>
   3e540:	mov	r3, r1
   3e544:	mov	r1, #1
   3e548:	add	r2, pc, r2
   3e54c:	bl	58a8 <__fprintf_chk@plt>
   3e550:	b	3e4b4 <__read_chk@plt+0x38030>
   3e554:	ldr	r1, [pc, #52]	; 3e590 <__read_chk@plt+0x3810c>
   3e558:	ldr	r0, [pc, #52]	; 3e594 <__read_chk@plt+0x38110>
   3e55c:	add	r1, pc, r1
   3e560:	str	r3, [sp, #12]
   3e564:	add	r0, pc, r0
   3e568:	add	r1, r1, #40	; 0x28
   3e56c:	bl	4005c <__read_chk@plt+0x39bd8>
   3e570:	ldr	r3, [sp, #12]
   3e574:	mov	r0, r3
   3e578:	b	3e4dc <__read_chk@plt+0x38058>
   3e57c:	andeq	ip, r4, ip, lsl #22
   3e580:	andeq	ip, r4, ip, lsr #21
   3e584:	andeq	ip, r4, r0, lsl #16
   3e588:	muleq	r4, r0, sl
   3e58c:	andeq	ip, r4, ip, ror #20
   3e590:	andeq	ip, r4, r4, asr #15
   3e594:	andeq	ip, r4, r8, lsr sl
   3e598:	push	{r4, r5, r6, r7, r8, lr}
   3e59c:	mov	r6, r2
   3e5a0:	ldrb	r5, [r1]
   3e5a4:	mov	r8, r0
   3e5a8:	mov	r0, r1
   3e5ac:	mov	r4, r1
   3e5b0:	subs	r2, r5, #124	; 0x7c
   3e5b4:	rsbs	r5, r2, #0
   3e5b8:	adcs	r5, r5, r2
   3e5bc:	bl	6088 <strlen@plt>
   3e5c0:	cmp	r6, #0
   3e5c4:	strne	r5, [r6]
   3e5c8:	cmp	r5, #0
   3e5cc:	mov	r1, r4
   3e5d0:	mov	r7, r0
   3e5d4:	mov	r0, r8
   3e5d8:	beq	3e600 <__read_chk@plt+0x3817c>
   3e5dc:	mov	r2, r7
   3e5e0:	bl	3e17c <__read_chk@plt+0x37cf8>
   3e5e4:	subs	r5, r0, #0
   3e5e8:	beq	3e630 <__read_chk@plt+0x381ac>
   3e5ec:	bl	6088 <strlen@plt>
   3e5f0:	cmp	r0, r7
   3e5f4:	beq	3e614 <__read_chk@plt+0x38190>
   3e5f8:	mov	r0, #0
   3e5fc:	pop	{r4, r5, r6, r7, r8, pc}
   3e600:	bl	40670 <__read_chk@plt+0x3a1ec>
   3e604:	subs	r3, r0, #1
   3e608:	rsbs	r0, r3, #0
   3e60c:	adcs	r0, r0, r3
   3e610:	pop	{r4, r5, r6, r7, r8, pc}
   3e614:	mov	r0, r5
   3e618:	mov	r1, r4
   3e61c:	mov	r2, r7
   3e620:	bl	5680 <strncmp@plt>
   3e624:	rsbs	r0, r0, #1
   3e628:	movcc	r0, #0
   3e62c:	pop	{r4, r5, r6, r7, r8, pc}
   3e630:	mvn	r0, #0
   3e634:	pop	{r4, r5, r6, r7, r8, pc}
   3e638:	ldr	ip, [pc, #228]	; 3e724 <__read_chk@plt+0x382a0>
   3e63c:	push	{r4, r5, r6, r7, r8, lr}
   3e640:	mov	r7, r0
   3e644:	ldr	r0, [pc, #220]	; 3e728 <__read_chk@plt+0x382a4>
   3e648:	add	ip, pc, ip
   3e64c:	ldr	r3, [r7]
   3e650:	sub	sp, sp, #8
   3e654:	mov	r6, r1
   3e658:	mov	r8, r2
   3e65c:	ldr	r5, [ip, r0]
   3e660:	mov	r2, ip
   3e664:	str	r3, [sp]
   3e668:	ldrb	r1, [r3]
   3e66c:	ldr	r2, [r5]
   3e670:	cmp	r1, #32
   3e674:	cmpne	r1, #9
   3e678:	addeq	r3, r3, #1
   3e67c:	str	r2, [sp, #4]
   3e680:	bne	3e698 <__read_chk@plt+0x38214>
   3e684:	str	r3, [sp]
   3e688:	ldrb	ip, [r3], #1
   3e68c:	cmp	ip, #32
   3e690:	cmpne	ip, #9
   3e694:	beq	3e684 <__read_chk@plt+0x38200>
   3e698:	mov	r0, r8
   3e69c:	mov	r1, sp
   3e6a0:	bl	2be88 <__read_chk@plt+0x25a04>
   3e6a4:	cmp	r0, #0
   3e6a8:	bne	3e718 <__read_chk@plt+0x38294>
   3e6ac:	ldr	r4, [sp]
   3e6b0:	ldrb	r3, [r4]
   3e6b4:	cmp	r3, #32
   3e6b8:	cmpne	r3, #9
   3e6bc:	bne	3e6dc <__read_chk@plt+0x38258>
   3e6c0:	add	r3, r4, #1
   3e6c4:	str	r3, [sp]
   3e6c8:	mov	r4, r3
   3e6cc:	ldrb	ip, [r3], #1
   3e6d0:	cmp	ip, #32
   3e6d4:	cmpne	ip, #9
   3e6d8:	beq	3e6c4 <__read_chk@plt+0x38240>
   3e6dc:	cmp	r6, #0
   3e6e0:	str	r4, [r7]
   3e6e4:	moveq	r3, #1
   3e6e8:	beq	3e6fc <__read_chk@plt+0x38278>
   3e6ec:	mov	r0, r8
   3e6f0:	bl	279c4 <__read_chk@plt+0x21540>
   3e6f4:	mov	r3, #1
   3e6f8:	str	r0, [r6]
   3e6fc:	ldr	r2, [sp, #4]
   3e700:	mov	r0, r3
   3e704:	ldr	r3, [r5]
   3e708:	cmp	r2, r3
   3e70c:	bne	3e720 <__read_chk@plt+0x3829c>
   3e710:	add	sp, sp, #8
   3e714:	pop	{r4, r5, r6, r7, r8, pc}
   3e718:	mov	r3, #0
   3e71c:	b	3e6fc <__read_chk@plt+0x38278>
   3e720:	bl	5d64 <__stack_chk_fail@plt>
   3e724:			; <UNDEFINED> instruction: 0x000822b4
   3e728:	andeq	r0, r0, r8, asr #11
   3e72c:	push	{r3, lr}
   3e730:	mov	r1, #8
   3e734:	mov	r0, #1
   3e738:	bl	4935c <__read_chk@plt+0x42ed8>
   3e73c:	mov	r2, #0
   3e740:	str	r2, [r0]
   3e744:	pop	{r3, pc}
   3e748:	push	{r4, r5, r6, lr}
   3e74c:	mov	r5, r0
   3e750:	ldr	r3, [r0, #4]
   3e754:	cmp	r3, #0
   3e758:	movne	r4, #0
   3e75c:	movne	r6, r4
   3e760:	beq	3e7b4 <__read_chk@plt+0x38330>
   3e764:	ldr	r3, [r5]
   3e768:	add	r6, r6, #1
   3e76c:	ldr	r0, [r3, r4]
   3e770:	bl	55a8 <free@plt>
   3e774:	ldr	r3, [r5]
   3e778:	add	r3, r3, r4
   3e77c:	ldr	r0, [r3, #4]
   3e780:	bl	55a8 <free@plt>
   3e784:	ldr	r3, [r5]
   3e788:	add	r3, r3, r4
   3e78c:	ldr	r0, [r3, #12]
   3e790:	bl	27e40 <__read_chk@plt+0x219bc>
   3e794:	ldr	r0, [r5]
   3e798:	mov	r1, #20
   3e79c:	add	r0, r0, r4
   3e7a0:	add	r4, r4, r1
   3e7a4:	bl	7b7fc <__read_chk@plt+0x75378>
   3e7a8:	ldr	r3, [r5, #4]
   3e7ac:	cmp	r3, r6
   3e7b0:	bhi	3e764 <__read_chk@plt+0x382e0>
   3e7b4:	ldr	r0, [r5]
   3e7b8:	bl	55a8 <free@plt>
   3e7bc:	mov	r0, r5
   3e7c0:	mov	r1, #8
   3e7c4:	bl	7b7fc <__read_chk@plt+0x75378>
   3e7c8:	mov	r0, r5
   3e7cc:	pop	{r4, r5, r6, lr}
   3e7d0:	b	55a8 <free@plt>
   3e7d4:	cmp	r1, #0
   3e7d8:	push	{r4, lr}
   3e7dc:	beq	3e7f0 <__read_chk@plt+0x3836c>
   3e7e0:	mov	r3, r2
   3e7e4:	mov	r2, #0
   3e7e8:	pop	{r4, lr}
   3e7ec:	b	3dcac <__read_chk@plt+0x37828>
   3e7f0:	ldr	r0, [pc, #4]	; 3e7fc <__read_chk@plt+0x38378>
   3e7f4:	add	r0, pc, r0
   3e7f8:	bl	3dae8 <__read_chk@plt+0x37664>
   3e7fc:	andeq	ip, r4, r8, ror #15
   3e800:	push	{r3, lr}
   3e804:	mov	r3, r2
   3e808:	mov	r2, r1
   3e80c:	mov	r1, #0
   3e810:	bl	3dcac <__read_chk@plt+0x37828>
   3e814:	subs	r3, r0, #4
   3e818:	rsbs	r0, r3, #0
   3e81c:	adcs	r0, r0, r3
   3e820:	pop	{r3, pc}
   3e824:	push	{r4, r5, r6, r7, lr}
   3e828:	subs	r4, r2, #0
   3e82c:	sub	sp, sp, #12
   3e830:	mov	r5, r1
   3e834:	mov	r6, r3
   3e838:	moveq	r0, #1
   3e83c:	beq	3e87c <__read_chk@plt+0x383f8>
   3e840:	ldr	r1, [pc, #60]	; 3e884 <__read_chk@plt+0x38400>
   3e844:	add	r1, pc, r1
   3e848:	bl	628c <fopen64@plt>
   3e84c:	subs	r7, r0, #0
   3e850:	moveq	r0, r7
   3e854:	beq	3e87c <__read_chk@plt+0x383f8>
   3e858:	mov	r3, r4
   3e85c:	mov	r1, r5
   3e860:	mov	r2, #0
   3e864:	str	r6, [sp]
   3e868:	bl	3e474 <__read_chk@plt+0x37ff0>
   3e86c:	mov	r4, r0
   3e870:	mov	r0, r7
   3e874:	bl	6100 <fclose@plt>
   3e878:	mov	r0, r4
   3e87c:	add	sp, sp, #12
   3e880:	pop	{r4, r5, r6, r7, pc}
   3e884:	strdeq	sp, [r6], -ip
   3e888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e88c:	sub	sp, sp, #16640	; 0x4100
   3e890:	ldr	r4, [pc, #2256]	; 3f168 <__read_chk@plt+0x38ce4>
   3e894:	sub	sp, sp, #36	; 0x24
   3e898:	ldr	r5, [pc, #2252]	; 3f16c <__read_chk@plt+0x38ce8>
   3e89c:	mov	sl, r0
   3e8a0:	add	r4, pc, r4
   3e8a4:	add	r0, sp, #16384	; 0x4000
   3e8a8:	cmp	r3, #0
   3e8ac:	str	r1, [sp, #36]	; 0x24
   3e8b0:	str	r3, [sp, #44]	; 0x2c
   3e8b4:	add	r1, sp, #16640	; 0x4100
   3e8b8:	ldr	r5, [r4, r5]
   3e8bc:	add	r6, sp, #288	; 0x120
   3e8c0:	ldr	r0, [r0, #328]	; 0x148
   3e8c4:	movw	ip, #48928	; 0xbf20
   3e8c8:	str	r2, [sp, #40]	; 0x28
   3e8cc:	movt	ip, #65535	; 0xffff
   3e8d0:	ldr	r2, [r5]
   3e8d4:	add	r1, r1, #32
   3e8d8:	str	r0, [sp, #52]	; 0x34
   3e8dc:	add	r0, sp, #16384	; 0x4000
   3e8e0:	mov	r3, r4
   3e8e4:	str	r5, [sp, #32]
   3e8e8:	str	r2, [r0, #284]	; 0x11c
   3e8ec:	mov	r3, #0
   3e8f0:	str	r3, [r1, ip]
   3e8f4:	str	r3, [r6, #-208]	; 0xffffff30
   3e8f8:	str	r3, [r6, #-204]	; 0xffffff34
   3e8fc:	str	r3, [r6, #-200]	; 0xffffff38
   3e900:	str	r3, [r6, #-196]	; 0xffffff3c
   3e904:	str	r3, [r6, #-192]	; 0xffffff40
   3e908:	str	r3, [r6, #-188]	; 0xffffff44
   3e90c:	str	r3, [r6, #-184]	; 0xffffff48
   3e910:	str	r3, [r6, #-180]	; 0xffffff4c
   3e914:	str	r3, [r6, #-176]	; 0xffffff50
   3e918:	str	r3, [r6, #-172]	; 0xffffff54
   3e91c:	str	r3, [r6, #-168]	; 0xffffff58
   3e920:	beq	3ee70 <__read_chk@plt+0x389ec>
   3e924:	ldr	r1, [pc, #2116]	; 3f170 <__read_chk@plt+0x38cec>
   3e928:	mov	r0, sl
   3e92c:	add	r1, pc, r1
   3e930:	bl	628c <fopen64@plt>
   3e934:	cmp	r0, #0
   3e938:	str	r0, [sp, #24]
   3e93c:	beq	3f11c <__read_chk@plt+0x38c98>
   3e940:	ldr	r1, [pc, #2092]	; 3f174 <__read_chk@plt+0x38cf0>
   3e944:	mov	r2, sl
   3e948:	ldr	r0, [pc, #2088]	; 3f178 <__read_chk@plt+0x38cf4>
   3e94c:	add	r5, sp, #284	; 0x11c
   3e950:	add	r1, pc, r1
   3e954:	add	fp, sp, #80	; 0x50
   3e958:	add	r1, r1, #60	; 0x3c
   3e95c:	add	r0, pc, r0
   3e960:	bl	402b0 <__read_chk@plt+0x39e2c>
   3e964:	ldr	r1, [pc, #2064]	; 3f17c <__read_chk@plt+0x38cf8>
   3e968:	ldr	r2, [pc, #2064]	; 3f180 <__read_chk@plt+0x38cfc>
   3e96c:	add	ip, sp, #64	; 0x40
   3e970:	ldr	r3, [pc, #2060]	; 3f184 <__read_chk@plt+0x38d00>
   3e974:	add	r1, pc, r1
   3e978:	add	r2, pc, r2
   3e97c:	add	r1, r1, #60	; 0x3c
   3e980:	add	r3, pc, r3
   3e984:	add	r2, r2, #60	; 0x3c
   3e988:	add	r3, r3, #60	; 0x3c
   3e98c:	str	ip, [sp, #28]
   3e990:	str	r1, [sp, #56]	; 0x38
   3e994:	str	r2, [sp, #60]	; 0x3c
   3e998:	str	r3, [sp, #48]	; 0x30
   3e99c:	add	r0, sp, #64	; 0x40
   3e9a0:	mov	r1, sl
   3e9a4:	str	r0, [sp]
   3e9a8:	mov	r2, r5
   3e9ac:	ldr	r0, [sp, #24]
   3e9b0:	mov	r3, #8192	; 0x2000
   3e9b4:	bl	4d528 <__read_chk@plt+0x470a4>
   3e9b8:	cmp	r0, #0
   3e9bc:	bne	3efe0 <__read_chk@plt+0x38b5c>
   3e9c0:	add	r1, sp, #16640	; 0x4100
   3e9c4:	movw	r2, #49148	; 0xbffc
   3e9c8:	add	r1, r1, #32
   3e9cc:	movt	r2, #65535	; 0xffff
   3e9d0:	ldrb	r2, [r1, r2]
   3e9d4:	uxtb	r2, r2
   3e9d8:	cmp	r2, #0
   3e9dc:	beq	3ee84 <__read_chk@plt+0x38a00>
   3e9e0:	mov	r3, r0
   3e9e4:	b	3e9f8 <__read_chk@plt+0x38574>
   3e9e8:	add	r3, r3, #1
   3e9ec:	ldrb	r2, [r5, r3]
   3e9f0:	cmp	r2, #0
   3e9f4:	beq	3ea00 <__read_chk@plt+0x3857c>
   3e9f8:	cmp	r2, #10
   3e9fc:	bne	3e9e8 <__read_chk@plt+0x38564>
   3ea00:	add	r7, sp, #8448	; 0x2100
   3ea04:	mov	r4, #0
   3ea08:	add	r7, r7, #32
   3ea0c:	strb	r4, [r5, r3]
   3ea10:	sub	r7, r7, #4
   3ea14:	sub	r5, r6, #4
   3ea18:	mov	r2, #8192	; 0x2000
   3ea1c:	movw	r8, #49148	; 0xbffc
   3ea20:	mov	r1, r5
   3ea24:	mov	r0, r7
   3ea28:	bl	7ae18 <__read_chk@plt+0x74994>
   3ea2c:	ldr	r0, [fp, #36]	; 0x24
   3ea30:	bl	27e40 <__read_chk@plt+0x219bc>
   3ea34:	add	r0, sp, #16640	; 0x4100
   3ea38:	add	r0, r0, #32
   3ea3c:	movw	r3, #48928	; 0xbf20
   3ea40:	movt	r3, #65535	; 0xffff
   3ea44:	movt	r8, #65535	; 0xffff
   3ea48:	str	r4, [fp]
   3ea4c:	movw	r1, #48932	; 0xbf24
   3ea50:	ldr	r3, [r0, r3]
   3ea54:	movt	r1, #65535	; 0xffff
   3ea58:	ldrb	r8, [r0, r8]
   3ea5c:	str	r4, [r6, #-204]	; 0xffffff34
   3ea60:	str	r3, [sp, #16]
   3ea64:	movw	r3, #48944	; 0xbf30
   3ea68:	ldr	ip, [sp, #16]
   3ea6c:	uxtb	r2, r8
   3ea70:	movt	r3, #65535	; 0xffff
   3ea74:	cmp	r2, #9
   3ea78:	cmpne	r2, #32
   3ea7c:	str	r4, [r6, #-200]	; 0xffffff38
   3ea80:	str	ip, [fp, #4]
   3ea84:	add	ip, sp, #16640	; 0x4100
   3ea88:	add	ip, ip, #32
   3ea8c:	str	r4, [r6, #-196]	; 0xffffff3c
   3ea90:	str	r4, [r6, #-192]	; 0xffffff40
   3ea94:	str	r5, [r0, r1]
   3ea98:	mov	r0, #1
   3ea9c:	str	r4, [r6, #-188]	; 0xffffff44
   3eaa0:	mov	r1, #10
   3eaa4:	str	r4, [r6, #-184]	; 0xffffff48
   3eaa8:	str	r4, [r6, #-180]	; 0xffffff4c
   3eaac:	str	r4, [r6, #-176]	; 0xffffff50
   3eab0:	str	r7, [fp, #16]
   3eab4:	str	r4, [r6, #-172]	; 0xffffff54
   3eab8:	str	r4, [r6, #-168]	; 0xffffff58
   3eabc:	str	sl, [ip, r3]
   3eac0:	str	r0, [fp, #20]
   3eac4:	str	r1, [fp, #32]
   3eac8:	bne	3ee68 <__read_chk@plt+0x389e4>
   3eacc:	sub	r1, r6, #3
   3ead0:	mov	r8, r1
   3ead4:	add	r1, r1, #1
   3ead8:	ldrb	r2, [r8]
   3eadc:	cmp	r2, #32
   3eae0:	cmpne	r2, #9
   3eae4:	beq	3ead0 <__read_chk@plt+0x3864c>
   3eae8:	add	r0, sp, #16640	; 0x4100
   3eaec:	movw	r1, #48932	; 0xbf24
   3eaf0:	add	r0, r0, #32
   3eaf4:	movt	r1, #65535	; 0xffff
   3eaf8:	str	r8, [r0, r1]
   3eafc:	cmp	r2, #35	; 0x23
   3eb00:	cmpne	r2, #0
   3eb04:	beq	3ee08 <__read_chk@plt+0x38984>
   3eb08:	cmp	r2, #10
   3eb0c:	beq	3ee08 <__read_chk@plt+0x38984>
   3eb10:	ldr	ip, [pc, #1648]	; 3f188 <__read_chk@plt+0x38d04>
   3eb14:	sub	r7, r6, #164	; 0xa4
   3eb18:	ldrb	r2, [r8]
   3eb1c:	mov	r1, #1
   3eb20:	add	ip, pc, ip
   3eb24:	str	ip, [sp, #12]
   3eb28:	ldr	ip, [pc, #1628]	; 3f18c <__read_chk@plt+0x38d08>
   3eb2c:	add	ip, pc, ip
   3eb30:	str	ip, [sp, #20]
   3eb34:	cmp	r2, #64	; 0x40
   3eb38:	bne	3ebf8 <__read_chk@plt+0x38774>
   3eb3c:	cmp	r1, #1
   3eb40:	bne	3ee34 <__read_chk@plt+0x389b0>
   3eb44:	mov	r0, r8
   3eb48:	mov	r1, #32
   3eb4c:	bl	640c <strchr@plt>
   3eb50:	subs	r4, r0, #0
   3eb54:	beq	3ee20 <__read_chk@plt+0x3899c>
   3eb58:	add	r3, r8, #1
   3eb5c:	cmp	r4, r3
   3eb60:	bls	3ee34 <__read_chk@plt+0x389b0>
   3eb64:	add	r3, r8, #32
   3eb68:	cmp	r4, r3
   3eb6c:	bcs	3ee34 <__read_chk@plt+0x389b0>
   3eb70:	mov	r1, r8
   3eb74:	mov	r0, r4
   3eb78:	bl	7d06c <__read_chk@plt+0x76be8>
   3eb7c:	mov	r1, r8
   3eb80:	mov	r3, #32
   3eb84:	mov	r9, r0
   3eb88:	mov	r0, r7
   3eb8c:	mov	r2, r9
   3eb90:	bl	547c <__memcpy_chk@plt>
   3eb94:	mov	r0, r7
   3eb98:	ldr	r1, [sp, #12]
   3eb9c:	mov	r2, #0
   3eba0:	strb	r2, [r7, r9]
   3eba4:	bl	61d8 <strcmp@plt>
   3eba8:	cmp	r0, #0
   3ebac:	beq	3edec <__read_chk@plt+0x38968>
   3ebb0:	mov	r0, r7
   3ebb4:	ldr	r1, [sp, #20]
   3ebb8:	bl	61d8 <strcmp@plt>
   3ebbc:	cmp	r0, #0
   3ebc0:	bne	3ee34 <__read_chk@plt+0x389b0>
   3ebc4:	ldrb	r2, [r4]
   3ebc8:	mov	r1, #2
   3ebcc:	cmp	r2, #32
   3ebd0:	cmpne	r2, #9
   3ebd4:	bne	3ee00 <__read_chk@plt+0x3897c>
   3ebd8:	add	r3, r4, #1
   3ebdc:	mov	r8, r3
   3ebe0:	ldrb	r2, [r3], #1
   3ebe4:	cmp	r2, #32
   3ebe8:	cmpne	r2, #9
   3ebec:	beq	3ebdc <__read_chk@plt+0x38758>
   3ebf0:	cmp	r2, #64	; 0x40
   3ebf4:	beq	3eb3c <__read_chk@plt+0x386b8>
   3ebf8:	add	r3, sp, #16640	; 0x4100
   3ebfc:	movw	r2, #48932	; 0xbf24
   3ec00:	add	r3, r3, #32
   3ec04:	movt	r2, #65535	; 0xffff
   3ec08:	str	r1, [fp, #20]
   3ec0c:	mov	r0, r8
   3ec10:	str	r8, [r3, r2]
   3ec14:	ldrb	r2, [r8]
   3ec18:	tst	r2, #223	; 0xdf
   3ec1c:	beq	3ec48 <__read_chk@plt+0x387c4>
   3ec20:	cmp	r2, #9
   3ec24:	beq	3ec48 <__read_chk@plt+0x387c4>
   3ec28:	add	r2, r8, #1
   3ec2c:	b	3ec38 <__read_chk@plt+0x387b4>
   3ec30:	cmp	r3, #9
   3ec34:	beq	3ec48 <__read_chk@plt+0x387c4>
   3ec38:	mov	r8, r2
   3ec3c:	ldrb	r3, [r2], #1
   3ec40:	tst	r3, #223	; 0xdf
   3ec44:	bne	3ec30 <__read_chk@plt+0x387ac>
   3ec48:	ldr	ip, [sp, #44]	; 0x2c
   3ec4c:	mov	r2, #0
   3ec50:	str	r0, [fp, #24]
   3ec54:	add	r7, fp, #24
   3ec58:	cmp	ip, #0
   3ec5c:	strb	r2, [r8]
   3ec60:	beq	3ecd0 <__read_chk@plt+0x3884c>
   3ec64:	sub	r4, r6, #212	; 0xd4
   3ec68:	ldr	r0, [sp, #44]	; 0x2c
   3ec6c:	ldr	r1, [fp, #24]
   3ec70:	mov	r2, r4
   3ec74:	bl	3e598 <__read_chk@plt+0x38114>
   3ec78:	cmn	r0, #1
   3ec7c:	beq	3efe8 <__read_chk@plt+0x38b64>
   3ec80:	cmp	r0, #1
   3ec84:	beq	3ef30 <__read_chk@plt+0x38aac>
   3ec88:	ldr	ip, [sp, #52]	; 0x34
   3ec8c:	cmp	ip, #0
   3ec90:	beq	3ecb4 <__read_chk@plt+0x38830>
   3ec94:	mov	r2, r4
   3ec98:	mov	r0, ip
   3ec9c:	ldr	r1, [fp, #24]
   3eca0:	bl	3e598 <__read_chk@plt+0x38114>
   3eca4:	cmn	r0, #1
   3eca8:	beq	3f054 <__read_chk@plt+0x38bd0>
   3ecac:	cmp	r0, #1
   3ecb0:	beq	3f01c <__read_chk@plt+0x38b98>
   3ecb4:	add	ip, sp, #16384	; 0x4000
   3ecb8:	ldr	ip, [ip, #332]	; 0x14c
   3ecbc:	tst	ip, #1
   3ecc0:	beq	3ecd0 <__read_chk@plt+0x3884c>
   3ecc4:	ldr	r2, [fp, #8]
   3ecc8:	cmp	r2, #3
   3eccc:	bne	3e99c <__read_chk@plt+0x38518>
   3ecd0:	ldrb	r2, [r8, #1]
   3ecd4:	add	r1, r8, #1
   3ecd8:	cmp	r2, #32
   3ecdc:	cmpne	r2, #9
   3ece0:	addeq	r3, r8, #2
   3ece4:	bne	3ecfc <__read_chk@plt+0x38878>
   3ece8:	mov	r1, r3
   3ecec:	ldrb	r2, [r3], #1
   3ecf0:	cmp	r2, #32
   3ecf4:	cmpne	r2, #9
   3ecf8:	beq	3ece8 <__read_chk@plt+0x38864>
   3ecfc:	cmp	r2, #0
   3ed00:	cmpne	r2, #35	; 0x23
   3ed04:	beq	3ef08 <__read_chk@plt+0x38a84>
   3ed08:	add	r0, sp, #16384	; 0x4000
   3ed0c:	add	ip, sp, #16640	; 0x4100
   3ed10:	movw	r3, #48932	; 0xbf24
   3ed14:	add	ip, ip, #32
   3ed18:	ldr	r0, [r0, #332]	; 0x14c
   3ed1c:	movt	r3, #65535	; 0xffff
   3ed20:	str	r1, [fp, #28]
   3ed24:	ands	r2, r0, #2
   3ed28:	str	r1, [ip, r3]
   3ed2c:	bne	3ef68 <__read_chk@plt+0x38ae4>
   3ed30:	ldrb	r3, [r1]
   3ed34:	cmp	r3, #0
   3ed38:	beq	3ed7c <__read_chk@plt+0x388f8>
   3ed3c:	cmp	r3, #32
   3ed40:	beq	3ed7c <__read_chk@plt+0x388f8>
   3ed44:	cmp	r3, #9
   3ed48:	addne	r0, r1, #1
   3ed4c:	bne	3ed68 <__read_chk@plt+0x388e4>
   3ed50:	b	3ed7c <__read_chk@plt+0x388f8>
   3ed54:	cmp	r3, #32
   3ed58:	beq	3ee8c <__read_chk@plt+0x38a08>
   3ed5c:	cmp	r3, #9
   3ed60:	beq	3ee8c <__read_chk@plt+0x38a08>
   3ed64:	mov	r2, r4
   3ed68:	mov	r7, r0
   3ed6c:	ldrb	r3, [r0], #1
   3ed70:	add	r4, r2, #1
   3ed74:	cmp	r3, #0
   3ed78:	bne	3ed54 <__read_chk@plt+0x388d0>
   3ed7c:	ldr	r0, [fp, #36]	; 0x24
   3ed80:	bl	27e40 <__read_chk@plt+0x219bc>
   3ed84:	mov	r3, #1
   3ed88:	mov	r2, #0
   3ed8c:	str	r2, [fp, #36]	; 0x24
   3ed90:	str	r3, [fp, #8]
   3ed94:	sub	fp, r6, #208	; 0xd0
   3ed98:	ldr	r1, [sp, #40]	; 0x28
   3ed9c:	mov	r0, fp
   3eda0:	ldr	ip, [sp, #36]	; 0x24
   3eda4:	blx	ip
   3eda8:	cmp	r0, #0
   3edac:	beq	3e99c <__read_chk@plt+0x38518>
   3edb0:	mov	r4, r0
   3edb4:	ldr	r0, [fp, #36]	; 0x24
   3edb8:	bl	27e40 <__read_chk@plt+0x219bc>
   3edbc:	ldr	r0, [sp, #24]
   3edc0:	bl	6100 <fclose@plt>
   3edc4:	mov	r0, r4
   3edc8:	ldr	ip, [sp, #32]
   3edcc:	add	r3, sp, #16384	; 0x4000
   3edd0:	ldr	r2, [r3, #284]	; 0x11c
   3edd4:	ldr	r3, [ip]
   3edd8:	cmp	r2, r3
   3eddc:	bne	3f144 <__read_chk@plt+0x38cc0>
   3ede0:	add	sp, sp, #16640	; 0x4100
   3ede4:	add	sp, sp, #36	; 0x24
   3ede8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3edec:	ldrb	r2, [r4]
   3edf0:	mov	r1, #3
   3edf4:	cmp	r2, #32
   3edf8:	cmpne	r2, #9
   3edfc:	beq	3ebd8 <__read_chk@plt+0x38754>
   3ee00:	mov	r8, r4
   3ee04:	b	3eb34 <__read_chk@plt+0x386b0>
   3ee08:	add	r0, sp, #16384	; 0x4000
   3ee0c:	ldr	r0, [r0, #332]	; 0x14c
   3ee10:	tst	r0, #1
   3ee14:	moveq	r3, #2
   3ee18:	bne	3e99c <__read_chk@plt+0x38518>
   3ee1c:	b	3ed90 <__read_chk@plt+0x3890c>
   3ee20:	mov	r0, r8
   3ee24:	mov	r1, #9
   3ee28:	bl	640c <strchr@plt>
   3ee2c:	subs	r4, r0, #0
   3ee30:	bne	3eb58 <__read_chk@plt+0x386d4>
   3ee34:	ldr	r0, [pc, #852]	; 3f190 <__read_chk@plt+0x38d0c>
   3ee38:	mov	r2, sl
   3ee3c:	ldr	r3, [sp, #16]
   3ee40:	mov	ip, #0
   3ee44:	add	r0, pc, r0
   3ee48:	ldr	r1, [sp, #48]	; 0x30
   3ee4c:	str	ip, [fp, #20]
   3ee50:	bl	40178 <__read_chk@plt+0x39cf4>
   3ee54:	add	r0, sp, #16384	; 0x4000
   3ee58:	ldr	r0, [r0, #332]	; 0x14c
   3ee5c:	tst	r0, #1
   3ee60:	beq	3ed7c <__read_chk@plt+0x388f8>
   3ee64:	b	3e99c <__read_chk@plt+0x38518>
   3ee68:	mov	r8, r5
   3ee6c:	b	3eafc <__read_chk@plt+0x38678>
   3ee70:	ldr	r1, [r0, #332]	; 0x14c
   3ee74:	tst	r1, #1
   3ee78:	beq	3e924 <__read_chk@plt+0x384a0>
   3ee7c:	mvn	r0, #9
   3ee80:	b	3edc8 <__read_chk@plt+0x38944>
   3ee84:	mov	r3, r2
   3ee88:	b	3ea00 <__read_chk@plt+0x3857c>
   3ee8c:	sub	r2, r2, #1
   3ee90:	cmp	r2, #125	; 0x7d
   3ee94:	bhi	3ed7c <__read_chk@plt+0x388f8>
   3ee98:	sub	r8, r6, #132	; 0x84
   3ee9c:	mov	r3, #128	; 0x80
   3eea0:	mov	r2, r4
   3eea4:	mov	r9, #0
   3eea8:	mov	r0, r8
   3eeac:	bl	547c <__memcpy_chk@plt>
   3eeb0:	mov	r0, r8
   3eeb4:	strb	r9, [r8, r4]
   3eeb8:	bl	276d0 <__read_chk@plt+0x2124c>
   3eebc:	add	r3, fp, #32
   3eec0:	cmp	r0, #10
   3eec4:	str	r0, [fp, #32]
   3eec8:	beq	3f0b8 <__read_chk@plt+0x38c34>
   3eecc:	ldrb	r3, [r7]
   3eed0:	cmp	r3, #9
   3eed4:	cmpne	r3, #32
   3eed8:	bne	3eeec <__read_chk@plt+0x38a68>
   3eedc:	ldrb	r3, [r7, #1]!
   3eee0:	cmp	r3, #32
   3eee4:	cmpne	r3, #9
   3eee8:	beq	3eedc <__read_chk@plt+0x38a58>
   3eeec:	cmp	r3, #0
   3eef0:	cmpne	r3, #35	; 0x23
   3eef4:	beq	3f088 <__read_chk@plt+0x38c04>
   3eef8:	ldr	r3, [fp, #32]
   3eefc:	cmp	r3, #10
   3ef00:	bne	3efc4 <__read_chk@plt+0x38b40>
   3ef04:	b	3ed7c <__read_chk@plt+0x388f8>
   3ef08:	add	ip, sp, #16640	; 0x4100
   3ef0c:	movw	r3, #48928	; 0xbf20
   3ef10:	add	ip, ip, #32
   3ef14:	movt	r3, #65535	; 0xffff
   3ef18:	ldr	r0, [pc, #628]	; 3f194 <__read_chk@plt+0x38d10>
   3ef1c:	mov	r1, sl
   3ef20:	ldr	r2, [ip, r3]
   3ef24:	add	r0, pc, r0
   3ef28:	bl	40248 <__read_chk@plt+0x39dc4>
   3ef2c:	b	3ed7c <__read_chk@plt+0x388f8>
   3ef30:	add	r3, sp, #16640	; 0x4100
   3ef34:	movw	r2, #48940	; 0xbf2c
   3ef38:	add	r3, r3, #32
   3ef3c:	movt	r2, #65535	; 0xffff
   3ef40:	ldr	r1, [fp, #12]
   3ef44:	mov	r0, #3
   3ef48:	ldr	r2, [r3, r2]
   3ef4c:	str	r0, [fp, #8]
   3ef50:	cmp	r2, #0
   3ef54:	moveq	r2, #1
   3ef58:	movne	r2, #5
   3ef5c:	orr	r2, r2, r1
   3ef60:	str	r2, [fp, #12]
   3ef64:	b	3ec88 <__read_chk@plt+0x38804>
   3ef68:	mov	r0, #10
   3ef6c:	add	r8, fp, #36	; 0x24
   3ef70:	bl	28098 <__read_chk@plt+0x21c14>
   3ef74:	cmp	r0, #0
   3ef78:	mov	r2, r0
   3ef7c:	str	r0, [fp, #36]	; 0x24
   3ef80:	beq	3f124 <__read_chk@plt+0x38ca0>
   3ef84:	sub	r7, r6, #220	; 0xdc
   3ef88:	sub	r4, r6, #216	; 0xd8
   3ef8c:	mov	r0, r7
   3ef90:	mov	r1, r4
   3ef94:	bl	3e638 <__read_chk@plt+0x381b4>
   3ef98:	subs	r9, r0, #0
   3ef9c:	beq	3f0e4 <__read_chk@plt+0x38c60>
   3efa0:	ldr	r2, [fp, #36]	; 0x24
   3efa4:	add	r0, sp, #16640	; 0x4100
   3efa8:	movw	r3, #48932	; 0xbf24
   3efac:	add	r0, r0, #32
   3efb0:	movt	r3, #65535	; 0xffff
   3efb4:	ldr	r2, [r2]
   3efb8:	ldr	r3, [r0, r3]
   3efbc:	str	r2, [fp, #32]
   3efc0:	str	r3, [fp, #40]	; 0x28
   3efc4:	mov	r0, fp
   3efc8:	ldr	r1, [sp, #40]	; 0x28
   3efcc:	ldr	ip, [sp, #36]	; 0x24
   3efd0:	blx	ip
   3efd4:	cmp	r0, #0
   3efd8:	beq	3e99c <__read_chk@plt+0x38518>
   3efdc:	b	3edb0 <__read_chk@plt+0x3892c>
   3efe0:	mov	r4, #0
   3efe4:	b	3edb4 <__read_chk@plt+0x38930>
   3efe8:	add	r0, sp, #16640	; 0x4100
   3efec:	movw	r3, #48928	; 0xbf20
   3eff0:	add	r0, r0, #32
   3eff4:	movt	r3, #65535	; 0xffff
   3eff8:	ldr	ip, [r7]
   3effc:	mov	r2, sl
   3f000:	ldr	r3, [r0, r3]
   3f004:	ldr	r0, [pc, #396]	; 3f198 <__read_chk@plt+0x38d14>
   3f008:	ldr	r1, [sp, #60]	; 0x3c
   3f00c:	add	r0, pc, r0
   3f010:	str	ip, [sp]
   3f014:	bl	40248 <__read_chk@plt+0x39dc4>
   3f018:	b	3ed7c <__read_chk@plt+0x388f8>
   3f01c:	add	r3, sp, #16640	; 0x4100
   3f020:	movw	r2, #48940	; 0xbf2c
   3f024:	add	r3, r3, #32
   3f028:	movt	r2, #65535	; 0xffff
   3f02c:	ldr	r1, [fp, #12]
   3f030:	mov	r0, #3
   3f034:	ldr	r2, [r3, r2]
   3f038:	str	r0, [fp, #8]
   3f03c:	cmp	r2, #0
   3f040:	moveq	r2, #2
   3f044:	movne	r2, #10
   3f048:	orr	r2, r2, r1
   3f04c:	str	r2, [fp, #12]
   3f050:	b	3ecb4 <__read_chk@plt+0x38830>
   3f054:	add	r0, sp, #16640	; 0x4100
   3f058:	movw	r3, #48928	; 0xbf20
   3f05c:	add	r0, r0, #32
   3f060:	movt	r3, #65535	; 0xffff
   3f064:	ldr	ip, [fp, #24]
   3f068:	mov	r2, sl
   3f06c:	ldr	r3, [r0, r3]
   3f070:	ldr	r0, [pc, #292]	; 3f19c <__read_chk@plt+0x38d18>
   3f074:	ldr	r1, [sp, #56]	; 0x38
   3f078:	add	r0, pc, r0
   3f07c:	str	ip, [sp]
   3f080:	bl	40248 <__read_chk@plt+0x39dc4>
   3f084:	b	3ed7c <__read_chk@plt+0x388f8>
   3f088:	add	ip, sp, #16640	; 0x4100
   3f08c:	movw	r3, #48928	; 0xbf20
   3f090:	add	ip, ip, #32
   3f094:	movt	r3, #65535	; 0xffff
   3f098:	ldr	r0, [pc, #256]	; 3f1a0 <__read_chk@plt+0x38d1c>
   3f09c:	mov	r1, sl
   3f0a0:	ldr	r2, [ip, r3]
   3f0a4:	add	r0, pc, r0
   3f0a8:	bl	40248 <__read_chk@plt+0x39dc4>
   3f0ac:	mov	r3, #10
   3f0b0:	str	r3, [fp, #32]
   3f0b4:	b	3ed7c <__read_chk@plt+0x388f8>
   3f0b8:	cmp	r4, #7
   3f0bc:	bhi	3eecc <__read_chk@plt+0x38a48>
   3f0c0:	ldr	r1, [pc, #220]	; 3f1a4 <__read_chk@plt+0x38d20>
   3f0c4:	mov	r0, r8
   3f0c8:	str	r3, [sp, #8]
   3f0cc:	add	r1, pc, r1
   3f0d0:	bl	5974 <strspn@plt>
   3f0d4:	ldr	r3, [sp, #8]
   3f0d8:	cmp	r0, r4
   3f0dc:	streq	r9, [r3]
   3f0e0:	b	3eecc <__read_chk@plt+0x38a48>
   3f0e4:	ldr	r0, [r8]
   3f0e8:	bl	27e40 <__read_chk@plt+0x219bc>
   3f0ec:	mov	r0, r9
   3f0f0:	bl	28098 <__read_chk@plt+0x21c14>
   3f0f4:	cmp	r0, #0
   3f0f8:	mov	r2, r0
   3f0fc:	str	r0, [r8]
   3f100:	beq	3f148 <__read_chk@plt+0x38cc4>
   3f104:	mov	r0, r7
   3f108:	mov	r1, r4
   3f10c:	bl	3e638 <__read_chk@plt+0x381b4>
   3f110:	cmp	r0, #0
   3f114:	beq	3ed7c <__read_chk@plt+0x388f8>
   3f118:	b	3efa0 <__read_chk@plt+0x38b1c>
   3f11c:	mvn	r0, #23
   3f120:	b	3edc8 <__read_chk@plt+0x38944>
   3f124:	ldr	r1, [pc, #124]	; 3f1a8 <__read_chk@plt+0x38d24>
   3f128:	mvn	r4, #1
   3f12c:	ldr	r0, [pc, #120]	; 3f1ac <__read_chk@plt+0x38d28>
   3f130:	add	r1, pc, r1
   3f134:	add	r0, pc, r0
   3f138:	add	r1, r1, #60	; 0x3c
   3f13c:	bl	4005c <__read_chk@plt+0x39bd8>
   3f140:	b	3edb4 <__read_chk@plt+0x38930>
   3f144:	bl	5d64 <__stack_chk_fail@plt>
   3f148:	ldr	r1, [pc, #96]	; 3f1b0 <__read_chk@plt+0x38d2c>
   3f14c:	mvn	r4, #1
   3f150:	ldr	r0, [pc, #92]	; 3f1b4 <__read_chk@plt+0x38d30>
   3f154:	add	r1, pc, r1
   3f158:	add	r0, pc, r0
   3f15c:	add	r1, r1, #60	; 0x3c
   3f160:	bl	4005c <__read_chk@plt+0x39bd8>
   3f164:	b	3edb4 <__read_chk@plt+0x38930>
   3f168:	andeq	r2, r8, ip, asr r0
   3f16c:	andeq	r0, r0, r8, asr #11
   3f170:	andeq	r8, r4, ip, lsl #29
   3f174:	ldrdeq	ip, [r4], -r0
   3f178:	muleq	r4, r4, r6
   3f17c:	andeq	ip, r4, ip, lsr #7
   3f180:	andeq	ip, r4, r8, lsr #7
   3f184:	andeq	ip, r4, r0, lsr #7
   3f188:	andeq	r4, r4, r0, ror #29
   3f18c:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   3f190:	andeq	ip, r4, r8, lsl #5
   3f194:	andeq	ip, r4, r4, lsr r1
   3f198:	andeq	ip, r4, r8
   3f19c:	andeq	fp, r4, r0, asr #31
   3f1a0:	andeq	ip, r4, r4
   3f1a4:	strdeq	sp, [r6], -r4
   3f1a8:	strdeq	fp, [r4], -r0
   3f1ac:	andeq	fp, r4, r8, asr #30
   3f1b0:	andeq	fp, r4, ip, asr #23
   3f1b4:	andeq	fp, r4, ip, lsr pc
   3f1b8:	push	{r4, r5, r6, r7, lr}
   3f1bc:	sub	sp, sp, #28
   3f1c0:	ldr	lr, [pc, #216]	; 3f2a0 <__read_chk@plt+0x38e1c>
   3f1c4:	mov	ip, #0
   3f1c8:	ldr	r5, [pc, #212]	; 3f2a4 <__read_chk@plt+0x38e20>
   3f1cc:	mov	r4, r1
   3f1d0:	add	lr, pc, lr
   3f1d4:	mov	r3, r1
   3f1d8:	ldr	r1, [pc, #200]	; 3f2a8 <__read_chk@plt+0x38e24>
   3f1dc:	mov	r6, r2
   3f1e0:	ldr	r5, [lr, r5]
   3f1e4:	mov	r7, #3
   3f1e8:	str	ip, [sp]
   3f1ec:	add	r1, pc, r1
   3f1f0:	str	r0, [sp, #16]
   3f1f4:	add	r2, sp, #8
   3f1f8:	ldr	lr, [r5]
   3f1fc:	mov	r0, r6
   3f200:	str	r7, [sp, #4]
   3f204:	str	r4, [sp, #8]
   3f208:	str	lr, [sp, #20]
   3f20c:	str	ip, [sp, #12]
   3f210:	bl	3e888 <__read_chk@plt+0x38404>
   3f214:	subs	r7, r0, #0
   3f218:	beq	3f25c <__read_chk@plt+0x38dd8>
   3f21c:	cmn	r7, #24
   3f220:	beq	3f25c <__read_chk@plt+0x38dd8>
   3f224:	bl	6214 <__errno_location@plt>
   3f228:	ldr	r3, [r0]
   3f22c:	cmp	r3, #2
   3f230:	beq	3f25c <__read_chk@plt+0x38dd8>
   3f234:	mov	r0, r7
   3f238:	bl	25854 <__read_chk@plt+0x1f3d0>
   3f23c:	ldr	r1, [pc, #104]	; 3f2ac <__read_chk@plt+0x38e28>
   3f240:	mov	r2, r6
   3f244:	add	r1, pc, r1
   3f248:	add	r1, r1, #80	; 0x50
   3f24c:	mov	r3, r0
   3f250:	ldr	r0, [pc, #88]	; 3f2b0 <__read_chk@plt+0x38e2c>
   3f254:	add	r0, pc, r0
   3f258:	bl	401e0 <__read_chk@plt+0x39d5c>
   3f25c:	ldr	r2, [sp, #12]
   3f260:	cmp	r2, #0
   3f264:	beq	3f284 <__read_chk@plt+0x38e00>
   3f268:	ldr	r1, [pc, #68]	; 3f2b4 <__read_chk@plt+0x38e30>
   3f26c:	mov	r3, r4
   3f270:	ldr	r0, [pc, #64]	; 3f2b8 <__read_chk@plt+0x38e34>
   3f274:	add	r1, pc, r1
   3f278:	add	r0, pc, r0
   3f27c:	add	r1, r1, #80	; 0x50
   3f280:	bl	402b0 <__read_chk@plt+0x39e2c>
   3f284:	ldr	r2, [sp, #20]
   3f288:	ldr	r3, [r5]
   3f28c:	cmp	r2, r3
   3f290:	bne	3f29c <__read_chk@plt+0x38e18>
   3f294:	add	sp, sp, #28
   3f298:	pop	{r4, r5, r6, r7, pc}
   3f29c:	bl	5d64 <__stack_chk_fail@plt>
   3f2a0:	andeq	r1, r8, ip, lsr #14
   3f2a4:	andeq	r0, r0, r8, asr #11
   3f2a8:			; <UNDEFINED> instruction: 0xffffe940
   3f2ac:	ldrdeq	fp, [r4], -ip
   3f2b0:	muleq	r4, r8, lr
   3f2b4:	andeq	fp, r4, ip, lsr #21
   3f2b8:	muleq	r4, ip, lr
   3f2bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f2c0:	sub	sp, sp, #100	; 0x64
   3f2c4:	ldr	lr, [pc, #1220]	; 3f790 <__read_chk@plt+0x3930c>
   3f2c8:	mov	r6, r1
   3f2cc:	ldr	ip, [pc, #1216]	; 3f794 <__read_chk@plt+0x39310>
   3f2d0:	mov	fp, r3
   3f2d4:	add	lr, pc, lr
   3f2d8:	str	r2, [sp, #28]
   3f2dc:	ldr	r1, [sp, #144]	; 0x90
   3f2e0:	mov	r4, #0
   3f2e4:	ldr	ip, [lr, ip]
   3f2e8:	mov	r7, r0
   3f2ec:	cmp	r1, r4
   3f2f0:	mov	r0, #63	; 0x3f
   3f2f4:	mov	r2, lr
   3f2f8:	ldr	r5, [sp, #136]	; 0x88
   3f2fc:	ldr	r3, [ip]
   3f300:	moveq	sl, #4
   3f304:	movne	sl, #5
   3f308:	str	ip, [sp, #20]
   3f30c:	str	r4, [sp, #56]	; 0x38
   3f310:	add	r8, sp, #64	; 0x40
   3f314:	str	r3, [sp, #92]	; 0x5c
   3f318:	str	r4, [sp, #60]	; 0x3c
   3f31c:	bl	601c <umask@plt>
   3f320:	ldr	r2, [sp, #144]	; 0x90
   3f324:	mov	r1, #4
   3f328:	str	r4, [sp, #64]	; 0x40
   3f32c:	str	r4, [sp, #76]	; 0x4c
   3f330:	str	r4, [sp, #80]	; 0x50
   3f334:	str	r4, [sp, #84]	; 0x54
   3f338:	str	r4, [sp, #88]	; 0x58
   3f33c:	str	r6, [sp, #72]	; 0x48
   3f340:	str	r2, [sp, #68]	; 0x44
   3f344:	str	r0, [sp, #24]
   3f348:	mov	r0, r5
   3f34c:	bl	5f80 <calloc@plt>
   3f350:	cmp	r0, r4
   3f354:	str	r0, [sp, #76]	; 0x4c
   3f358:	beq	3f710 <__read_chk@plt+0x3928c>
   3f35c:	ldr	r2, [pc, #1076]	; 3f798 <__read_chk@plt+0x39314>
   3f360:	add	r0, sp, #56	; 0x38
   3f364:	mov	r1, #1
   3f368:	mov	r3, r7
   3f36c:	add	r2, pc, r2
   3f370:	str	fp, [sp, #80]	; 0x50
   3f374:	str	r5, [sp, #84]	; 0x54
   3f378:	bl	5e90 <__asprintf_chk@plt>
   3f37c:	cmp	r0, r4
   3f380:	blt	3f4fc <__read_chk@plt+0x39078>
   3f384:	ldr	r2, [pc, #1040]	; 3f79c <__read_chk@plt+0x39318>
   3f388:	add	r0, sp, #60	; 0x3c
   3f38c:	mov	r1, #1
   3f390:	mov	r3, r7
   3f394:	add	r2, pc, r2
   3f398:	bl	5e90 <__asprintf_chk@plt>
   3f39c:	cmp	r0, r4
   3f3a0:	blt	3f4fc <__read_chk@plt+0x39078>
   3f3a4:	ldr	r0, [sp, #56]	; 0x38
   3f3a8:	bl	7a284 <__read_chk@plt+0x73e00>
   3f3ac:	cmn	r0, #1
   3f3b0:	mov	r9, r0
   3f3b4:	beq	3f578 <__read_chk@plt+0x390f4>
   3f3b8:	ldr	r1, [pc, #992]	; 3f7a0 <__read_chk@plt+0x3931c>
   3f3bc:	add	r1, pc, r1
   3f3c0:	bl	556c <fdopen@plt>
   3f3c4:	cmp	r0, #0
   3f3c8:	str	r0, [sp, #64]	; 0x40
   3f3cc:	beq	3f660 <__read_chk@plt+0x391dc>
   3f3d0:	ldr	r3, [sp, #28]
   3f3d4:	mov	r2, r8
   3f3d8:	ldr	r1, [pc, #964]	; 3f7a4 <__read_chk@plt+0x39320>
   3f3dc:	mov	r0, r7
   3f3e0:	str	r3, [sp]
   3f3e4:	add	r1, pc, r1
   3f3e8:	mov	r3, #2
   3f3ec:	str	r3, [sp, #4]
   3f3f0:	mov	r3, r6
   3f3f4:	bl	3e888 <__read_chk@plt+0x38404>
   3f3f8:	subs	r8, r0, #0
   3f3fc:	bne	3f63c <__read_chk@plt+0x391b8>
   3f400:	cmp	r5, #0
   3f404:	beq	3f5b0 <__read_chk@plt+0x3912c>
   3f408:	ldr	r1, [pc, #920]	; 3f7a8 <__read_chk@plt+0x39324>
   3f40c:	mov	r9, fp
   3f410:	ldr	r2, [pc, #916]	; 3f7ac <__read_chk@plt+0x39328>
   3f414:	mov	r4, r8
   3f418:	add	r1, pc, r1
   3f41c:	ldr	r3, [pc, #908]	; 3f7b0 <__read_chk@plt+0x3932c>
   3f420:	str	r1, [sp, #32]
   3f424:	add	r2, pc, r2
   3f428:	ldr	r1, [pc, #900]	; 3f7b4 <__read_chk@plt+0x39330>
   3f42c:	add	r3, pc, r3
   3f430:	str	r2, [sp, #44]	; 0x2c
   3f434:	add	r1, pc, r1
   3f438:	str	r3, [sp, #48]	; 0x30
   3f43c:	str	r1, [sp, #36]	; 0x24
   3f440:	str	sl, [sp, #40]	; 0x28
   3f444:	str	r8, [sp, #52]	; 0x34
   3f448:	b	3f45c <__read_chk@plt+0x38fd8>
   3f44c:	add	r4, r4, #1
   3f450:	add	r9, r9, #4
   3f454:	cmp	r4, r5
   3f458:	beq	3f5ac <__read_chk@plt+0x39128>
   3f45c:	ldr	r3, [sp, #76]	; 0x4c
   3f460:	ldr	r2, [r3, r4, lsl #2]
   3f464:	cmp	r2, #0
   3f468:	bne	3f44c <__read_chk@plt+0x38fc8>
   3f46c:	ldr	r0, [r9]
   3f470:	ldr	r1, [sp, #148]	; 0x94
   3f474:	bl	288a0 <__read_chk@plt+0x2241c>
   3f478:	subs	r8, r0, #0
   3f47c:	beq	3f4fc <__read_chk@plt+0x39078>
   3f480:	ldr	r2, [sp, #144]	; 0x90
   3f484:	ldr	r0, [r9]
   3f488:	cmp	r2, #0
   3f48c:	ldreq	sl, [sp, #36]	; 0x24
   3f490:	ldrne	r3, [sp, #44]	; 0x2c
   3f494:	ldrne	fp, [sp, #48]	; 0x30
   3f498:	addne	sl, r3, #96	; 0x60
   3f49c:	moveq	fp, sl
   3f4a0:	bl	275d0 <__read_chk@plt+0x2114c>
   3f4a4:	ldr	r1, [sp, #32]
   3f4a8:	mov	r2, sl
   3f4ac:	mov	r3, fp
   3f4b0:	stm	sp, {r6, r7}
   3f4b4:	str	r8, [sp, #12]
   3f4b8:	str	r0, [sp, #8]
   3f4bc:	ldr	r0, [sp, #40]	; 0x28
   3f4c0:	bl	40318 <__read_chk@plt+0x39e94>
   3f4c4:	mov	r0, r8
   3f4c8:	bl	55a8 <free@plt>
   3f4cc:	ldr	r2, [sp, #140]	; 0x8c
   3f4d0:	ldr	r3, [r9]
   3f4d4:	mov	r1, r6
   3f4d8:	ldr	r0, [sp, #64]	; 0x40
   3f4dc:	str	r2, [sp]
   3f4e0:	ldr	r2, [sp, #28]
   3f4e4:	bl	3e474 <__read_chk@plt+0x37ff0>
   3f4e8:	cmp	r0, #0
   3f4ec:	beq	3f704 <__read_chk@plt+0x39280>
   3f4f0:	mov	r3, #1
   3f4f4:	str	r3, [sp, #88]	; 0x58
   3f4f8:	b	3f44c <__read_chk@plt+0x38fc8>
   3f4fc:	mov	r4, #0
   3f500:	mvn	r8, #1
   3f504:	ldr	r0, [sp, #56]	; 0x38
   3f508:	cmp	r0, #0
   3f50c:	beq	3f518 <__read_chk@plt+0x39094>
   3f510:	bl	5b3c <unlink@plt>
   3f514:	ldr	r0, [sp, #56]	; 0x38
   3f518:	bl	55a8 <free@plt>
   3f51c:	ldr	r0, [sp, #60]	; 0x3c
   3f520:	bl	55a8 <free@plt>
   3f524:	ldr	r0, [sp, #64]	; 0x40
   3f528:	cmp	r0, #0
   3f52c:	beq	3f534 <__read_chk@plt+0x390b0>
   3f530:	bl	6100 <fclose@plt>
   3f534:	ldr	r0, [sp, #76]	; 0x4c
   3f538:	bl	55a8 <free@plt>
   3f53c:	ldr	r0, [sp, #24]
   3f540:	bl	601c <umask@plt>
   3f544:	cmn	r8, #24
   3f548:	beq	3f56c <__read_chk@plt+0x390e8>
   3f54c:	ldr	r1, [sp, #20]
   3f550:	mov	r0, r8
   3f554:	ldr	r2, [sp, #92]	; 0x5c
   3f558:	ldr	r3, [r1]
   3f55c:	cmp	r2, r3
   3f560:	bne	3f78c <__read_chk@plt+0x39308>
   3f564:	add	sp, sp, #100	; 0x64
   3f568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f56c:	bl	6214 <__errno_location@plt>
   3f570:	str	r4, [r0]
   3f574:	b	3f54c <__read_chk@plt+0x390c8>
   3f578:	bl	6214 <__errno_location@plt>
   3f57c:	mvn	r8, #23
   3f580:	ldr	r4, [r0]
   3f584:	mov	r0, r4
   3f588:	bl	5740 <strerror@plt>
   3f58c:	ldr	r1, [pc, #548]	; 3f7b8 <__read_chk@plt+0x39334>
   3f590:	add	r1, pc, r1
   3f594:	add	r1, r1, #96	; 0x60
   3f598:	mov	r2, r0
   3f59c:	ldr	r0, [pc, #536]	; 3f7bc <__read_chk@plt+0x39338>
   3f5a0:	add	r0, pc, r0
   3f5a4:	bl	4005c <__read_chk@plt+0x39bd8>
   3f5a8:	b	3f504 <__read_chk@plt+0x39080>
   3f5ac:	ldr	r8, [sp, #52]	; 0x34
   3f5b0:	ldr	r0, [sp, #64]	; 0x40
   3f5b4:	bl	6100 <fclose@plt>
   3f5b8:	ldr	r3, [sp, #88]	; 0x58
   3f5bc:	mov	r2, #0
   3f5c0:	str	r2, [sp, #64]	; 0x40
   3f5c4:	cmp	r3, r2
   3f5c8:	beq	3f620 <__read_chk@plt+0x3919c>
   3f5cc:	ldr	r0, [sp, #60]	; 0x3c
   3f5d0:	bl	5b3c <unlink@plt>
   3f5d4:	cmn	r0, #1
   3f5d8:	bne	3f69c <__read_chk@plt+0x39218>
   3f5dc:	bl	6214 <__errno_location@plt>
   3f5e0:	ldr	r4, [r0]
   3f5e4:	cmp	r4, #2
   3f5e8:	beq	3f69c <__read_chk@plt+0x39218>
   3f5ec:	mov	r0, r4
   3f5f0:	ldr	r5, [sp, #60]	; 0x3c
   3f5f4:	bl	5740 <strerror@plt>
   3f5f8:	ldr	r1, [pc, #448]	; 3f7c0 <__read_chk@plt+0x3933c>
   3f5fc:	mvn	r8, #23
   3f600:	add	r1, pc, r1
   3f604:	mov	r2, r5
   3f608:	add	r1, r1, #96	; 0x60
   3f60c:	mov	r3, r0
   3f610:	ldr	r0, [pc, #428]	; 3f7c4 <__read_chk@plt+0x39340>
   3f614:	add	r0, pc, r0
   3f618:	bl	4005c <__read_chk@plt+0x39bd8>
   3f61c:	b	3f504 <__read_chk@plt+0x39080>
   3f620:	ldr	r0, [sp, #56]	; 0x38
   3f624:	bl	5b3c <unlink@plt>
   3f628:	cmp	r0, #0
   3f62c:	bne	3f718 <__read_chk@plt+0x39294>
   3f630:	mov	r4, #0
   3f634:	ldr	r0, [sp, #56]	; 0x38
   3f638:	b	3f518 <__read_chk@plt+0x39094>
   3f63c:	bl	25854 <__read_chk@plt+0x1f3d0>
   3f640:	ldr	r1, [pc, #384]	; 3f7c8 <__read_chk@plt+0x39344>
   3f644:	add	r1, pc, r1
   3f648:	add	r1, r1, #96	; 0x60
   3f64c:	mov	r2, r0
   3f650:	ldr	r0, [pc, #372]	; 3f7cc <__read_chk@plt+0x39348>
   3f654:	add	r0, pc, r0
   3f658:	bl	4005c <__read_chk@plt+0x39bd8>
   3f65c:	b	3f504 <__read_chk@plt+0x39080>
   3f660:	bl	6214 <__errno_location@plt>
   3f664:	mvn	r8, #23
   3f668:	ldr	r4, [r0]
   3f66c:	mov	r0, r9
   3f670:	bl	5a1c <close@plt>
   3f674:	mov	r0, r4
   3f678:	bl	5740 <strerror@plt>
   3f67c:	ldr	r1, [pc, #332]	; 3f7d0 <__read_chk@plt+0x3934c>
   3f680:	add	r1, pc, r1
   3f684:	add	r1, r1, #96	; 0x60
   3f688:	mov	r2, r0
   3f68c:	ldr	r0, [pc, #320]	; 3f7d4 <__read_chk@plt+0x39350>
   3f690:	add	r0, pc, r0
   3f694:	bl	4005c <__read_chk@plt+0x39bd8>
   3f698:	b	3f504 <__read_chk@plt+0x39080>
   3f69c:	mov	r0, r7
   3f6a0:	ldr	r1, [sp, #60]	; 0x3c
   3f6a4:	bl	58e4 <link@plt>
   3f6a8:	cmn	r0, #1
   3f6ac:	beq	3f74c <__read_chk@plt+0x392c8>
   3f6b0:	ldr	r0, [sp, #56]	; 0x38
   3f6b4:	mov	r1, r7
   3f6b8:	bl	63dc <rename@plt>
   3f6bc:	cmn	r0, #1
   3f6c0:	bne	3f630 <__read_chk@plt+0x391ac>
   3f6c4:	bl	6214 <__errno_location@plt>
   3f6c8:	ldr	r5, [sp, #56]	; 0x38
   3f6cc:	mvn	r8, #23
   3f6d0:	ldr	r4, [r0]
   3f6d4:	mov	r0, r4
   3f6d8:	bl	5740 <strerror@plt>
   3f6dc:	ldr	r1, [pc, #244]	; 3f7d8 <__read_chk@plt+0x39354>
   3f6e0:	mov	r2, r5
   3f6e4:	mov	r3, r7
   3f6e8:	add	r1, pc, r1
   3f6ec:	add	r1, r1, #96	; 0x60
   3f6f0:	str	r0, [sp]
   3f6f4:	ldr	r0, [pc, #224]	; 3f7dc <__read_chk@plt+0x39358>
   3f6f8:	add	r0, pc, r0
   3f6fc:	bl	4005c <__read_chk@plt+0x39bd8>
   3f700:	b	3f504 <__read_chk@plt+0x39080>
   3f704:	mov	r4, r0
   3f708:	mvn	r8, #0
   3f70c:	b	3f504 <__read_chk@plt+0x39080>
   3f710:	mvn	r8, #1
   3f714:	b	3f54c <__read_chk@plt+0x390c8>
   3f718:	bl	6214 <__errno_location@plt>
   3f71c:	ldr	r4, [sp, #56]	; 0x38
   3f720:	ldr	r0, [r0]
   3f724:	bl	5740 <strerror@plt>
   3f728:	ldr	r1, [pc, #176]	; 3f7e0 <__read_chk@plt+0x3935c>
   3f72c:	mov	r2, r4
   3f730:	add	r1, pc, r1
   3f734:	add	r1, r1, #96	; 0x60
   3f738:	mov	r3, r0
   3f73c:	ldr	r0, [pc, #160]	; 3f7e4 <__read_chk@plt+0x39360>
   3f740:	add	r0, pc, r0
   3f744:	bl	4005c <__read_chk@plt+0x39bd8>
   3f748:	b	3f630 <__read_chk@plt+0x391ac>
   3f74c:	bl	6214 <__errno_location@plt>
   3f750:	ldr	r5, [sp, #60]	; 0x3c
   3f754:	mvn	r8, #23
   3f758:	ldr	r4, [r0]
   3f75c:	mov	r0, r4
   3f760:	bl	5740 <strerror@plt>
   3f764:	ldr	r1, [pc, #124]	; 3f7e8 <__read_chk@plt+0x39364>
   3f768:	mov	r3, r5
   3f76c:	mov	r2, r7
   3f770:	add	r1, pc, r1
   3f774:	add	r1, r1, #96	; 0x60
   3f778:	str	r0, [sp]
   3f77c:	ldr	r0, [pc, #104]	; 3f7ec <__read_chk@plt+0x39368>
   3f780:	add	r0, pc, r0
   3f784:	bl	4005c <__read_chk@plt+0x39bd8>
   3f788:	b	3f504 <__read_chk@plt+0x39080>
   3f78c:	bl	5d64 <__stack_chk_fail@plt>
   3f790:	andeq	r1, r8, r8, lsr #12
   3f794:	andeq	r0, r0, r8, asr #11
   3f798:	andeq	fp, r4, r4, asr #27
   3f79c:	andeq	fp, r4, ip, lsr #27
   3f7a0:	muleq	r4, ip, sp
   3f7a4:			; <UNDEFINED> instruction: 0xffffeb64
   3f7a8:	andeq	fp, r4, r4, asr sp
   3f7ac:	strdeq	fp, [r4], -ip
   3f7b0:	muleq	r4, r8, r8
   3f7b4:	ldrdeq	r0, [r4], -r8
   3f7b8:	muleq	r4, r0, r7
   3f7bc:	andeq	fp, r4, r8, lsr #23
   3f7c0:	andeq	fp, r4, r0, lsr #14
   3f7c4:	andeq	fp, r4, r0, lsl #23
   3f7c8:	ldrdeq	fp, [r4], -ip
   3f7cc:	ldrdeq	r2, [r4], -ip
   3f7d0:	andeq	fp, r4, r0, lsr #13
   3f7d4:	andeq	fp, r4, ip, asr #21
   3f7d8:	andeq	fp, r4, r8, lsr r6
   3f7dc:	ldrdeq	fp, [r4], -r4
   3f7e0:	strdeq	fp, [r4], -r0
   3f7e4:	andeq	fp, r4, r8, lsr #21
   3f7e8:			; <UNDEFINED> instruction: 0x0004b5b0
   3f7ec:	andeq	fp, r4, ip, lsr #20
   3f7f0:	push	{r4, r5, r6, lr}
   3f7f4:	subs	r5, r0, #0
   3f7f8:	beq	3f854 <__read_chk@plt+0x393d0>
   3f7fc:	ldr	r0, [pc, #88]	; 3f85c <__read_chk@plt+0x393d8>
   3f800:	mov	r4, #0
   3f804:	ldr	r6, [pc, #84]	; 3f860 <__read_chk@plt+0x393dc>
   3f808:	add	r0, pc, r0
   3f80c:	add	r6, pc, r6
   3f810:	b	3f828 <__read_chk@plt+0x393a4>
   3f814:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3f818:	mov	r4, r0
   3f81c:	ldr	r0, [r6, r0, lsl #3]
   3f820:	cmp	r0, #0
   3f824:	beq	3f854 <__read_chk@plt+0x393d0>
   3f828:	mov	r1, r5
   3f82c:	bl	5548 <strcasecmp@plt>
   3f830:	mov	r1, #1
   3f834:	cmp	r0, #0
   3f838:	mov	r0, r4
   3f83c:	bne	3f814 <__read_chk@plt+0x39390>
   3f840:	ldr	r3, [pc, #28]	; 3f864 <__read_chk@plt+0x393e0>
   3f844:	add	r3, pc, r3
   3f848:	add	r4, r3, r4, lsl #3
   3f84c:	ldr	r0, [r4, #4]
   3f850:	pop	{r4, r5, r6, pc}
   3f854:	mvn	r0, #0
   3f858:	pop	{r4, r5, r6, pc}
   3f85c:	strdeq	fp, [r4], -r4
   3f860:	andeq	r0, r8, r4, lsl #8
   3f864:	andeq	r0, r8, ip, asr #7
   3f868:	subs	r1, r0, #0
   3f86c:	beq	3f89c <__read_chk@plt+0x39418>
   3f870:	ldr	r3, [pc, #48]	; 3f8a8 <__read_chk@plt+0x39424>
   3f874:	add	r3, pc, r3
   3f878:	b	3f888 <__read_chk@plt+0x39404>
   3f87c:	ldr	r2, [r3, #4]
   3f880:	cmp	r2, r1
   3f884:	bxeq	lr
   3f888:	ldr	r0, [r3, #8]
   3f88c:	add	r3, r3, #8
   3f890:	cmp	r0, #0
   3f894:	bne	3f87c <__read_chk@plt+0x393f8>
   3f898:	bx	lr
   3f89c:	ldr	r0, [pc, #8]	; 3f8ac <__read_chk@plt+0x39428>
   3f8a0:	add	r0, pc, r0
   3f8a4:	bx	lr
   3f8a8:	muleq	r8, ip, r3
   3f8ac:	andeq	fp, r4, ip, asr r9
   3f8b0:	push	{r4, r5, r6, lr}
   3f8b4:	subs	r5, r0, #0
   3f8b8:	beq	3f918 <__read_chk@plt+0x39494>
   3f8bc:	ldr	r0, [pc, #92]	; 3f920 <__read_chk@plt+0x3949c>
   3f8c0:	mov	r4, #0
   3f8c4:	ldr	r6, [pc, #88]	; 3f924 <__read_chk@plt+0x394a0>
   3f8c8:	add	r0, pc, r0
   3f8cc:	add	r6, pc, r6
   3f8d0:	b	3f8ec <__read_chk@plt+0x39468>
   3f8d4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   3f8d8:	add	r3, r6, #104	; 0x68
   3f8dc:	mov	r4, r0
   3f8e0:	ldr	r0, [r3, r0, lsl #3]
   3f8e4:	cmp	r0, #0
   3f8e8:	beq	3f918 <__read_chk@plt+0x39494>
   3f8ec:	mov	r1, r5
   3f8f0:	bl	5548 <strcasecmp@plt>
   3f8f4:	mov	r1, #1
   3f8f8:	cmp	r0, #0
   3f8fc:	mov	r0, r4
   3f900:	bne	3f8d4 <__read_chk@plt+0x39450>
   3f904:	ldr	r3, [pc, #28]	; 3f928 <__read_chk@plt+0x394a4>
   3f908:	add	r3, pc, r3
   3f90c:	add	r4, r3, r4, lsl #3
   3f910:	ldr	r0, [r4, #108]	; 0x6c
   3f914:	pop	{r4, r5, r6, pc}
   3f918:	mvn	r0, #0
   3f91c:	pop	{r4, r5, r6, pc}
   3f920:	andeq	fp, r4, ip, lsr r9
   3f924:	andeq	r0, r8, r4, asr #6
   3f928:	andeq	r0, r8, r8, lsl #6
   3f92c:	subs	r1, r0, #0
   3f930:	beq	3f964 <__read_chk@plt+0x394e0>
   3f934:	ldr	r3, [pc, #52]	; 3f970 <__read_chk@plt+0x394ec>
   3f938:	add	r3, pc, r3
   3f93c:	add	r3, r3, #104	; 0x68
   3f940:	b	3f950 <__read_chk@plt+0x394cc>
   3f944:	ldr	r2, [r3, #4]
   3f948:	cmp	r2, r1
   3f94c:	bxeq	lr
   3f950:	ldr	r0, [r3, #8]
   3f954:	add	r3, r3, #8
   3f958:	cmp	r0, #0
   3f95c:	bne	3f944 <__read_chk@plt+0x394c0>
   3f960:	bx	lr
   3f964:	ldr	r0, [pc, #8]	; 3f974 <__read_chk@plt+0x394f0>
   3f968:	add	r0, pc, r0
   3f96c:	bx	lr
   3f970:	ldrdeq	r0, [r8], -r8
   3f974:	muleq	r4, ip, r8
   3f978:	push	{r0, r1, r2, r3}
   3f97c:	mov	r0, #1
   3f980:	push	{r3, lr}
   3f984:	bl	6184 <_exit@plt>
   3f988:	ldr	ip, [pc, #536]	; 3fba8 <__read_chk@plt+0x39724>
   3f98c:	cmp	r1, #7
   3f990:	push	{r4, r5, r6, lr}
   3f994:	add	ip, pc, ip
   3f998:	ldr	r4, [pc, #524]	; 3fbac <__read_chk@plt+0x39728>
   3f99c:	str	r0, [ip]
   3f9a0:	add	r4, pc, r4
   3f9a4:	ldr	r5, [sp, #16]
   3f9a8:	bhi	3fb90 <__read_chk@plt+0x3970c>
   3f9ac:	ldr	r6, [pc, #508]	; 3fbb0 <__read_chk@plt+0x3972c>
   3f9b0:	cmp	r5, #0
   3f9b4:	add	r6, pc, r6
   3f9b8:	mov	r5, r6
   3f9bc:	str	r1, [r6]
   3f9c0:	bne	3fa14 <__read_chk@plt+0x39590>
   3f9c4:	ldr	r1, [pc, #488]	; 3fbb4 <__read_chk@plt+0x39730>
   3f9c8:	cmp	r3, #0
   3f9cc:	add	r1, pc, r1
   3f9d0:	str	r3, [r1, #4]
   3f9d4:	popne	{r4, r5, r6, pc}
   3f9d8:	cmp	r2, #11
   3f9dc:	addls	pc, pc, r2, lsl #2
   3f9e0:	b	3fb68 <__read_chk@plt+0x396e4>
   3f9e4:	b	3fb40 <__read_chk@plt+0x396bc>
   3f9e8:	b	3fb28 <__read_chk@plt+0x396a4>
   3f9ec:	b	3fb10 <__read_chk@plt+0x3968c>
   3f9f0:	b	3faf8 <__read_chk@plt+0x39674>
   3f9f4:	b	3fae0 <__read_chk@plt+0x3965c>
   3f9f8:	b	3fac8 <__read_chk@plt+0x39644>
   3f9fc:	b	3fab0 <__read_chk@plt+0x3962c>
   3fa00:	b	3fa98 <__read_chk@plt+0x39614>
   3fa04:	b	3fa80 <__read_chk@plt+0x395fc>
   3fa08:	b	3fa68 <__read_chk@plt+0x395e4>
   3fa0c:	b	3fa50 <__read_chk@plt+0x395cc>
   3fa10:	b	3fa24 <__read_chk@plt+0x395a0>
   3fa14:	mov	r1, #0
   3fa18:	str	r1, [ip, #4]
   3fa1c:	str	r1, [ip, #8]
   3fa20:	b	3f9c4 <__read_chk@plt+0x39540>
   3fa24:	ldr	r1, [pc, #396]	; 3fbb8 <__read_chk@plt+0x39734>
   3fa28:	mov	r3, #184	; 0xb8
   3fa2c:	mov	r2, r3
   3fa30:	add	r1, pc, r1
   3fa34:	str	r3, [r1, #8]
   3fa38:	cmp	r0, #0
   3fa3c:	beq	3fb58 <__read_chk@plt+0x396d4>
   3fa40:	mov	r1, #1
   3fa44:	bl	6358 <openlog@plt>
   3fa48:	pop	{r4, r5, r6, lr}
   3fa4c:	b	5968 <closelog@plt>
   3fa50:	ldr	r1, [pc, #356]	; 3fbbc <__read_chk@plt+0x39738>
   3fa54:	mov	r3, #176	; 0xb0
   3fa58:	mov	r2, r3
   3fa5c:	add	r1, pc, r1
   3fa60:	str	r3, [r1, #8]
   3fa64:	b	3fa38 <__read_chk@plt+0x395b4>
   3fa68:	ldr	r1, [pc, #336]	; 3fbc0 <__read_chk@plt+0x3973c>
   3fa6c:	mov	r3, #168	; 0xa8
   3fa70:	mov	r2, r3
   3fa74:	add	r1, pc, r1
   3fa78:	str	r3, [r1, #8]
   3fa7c:	b	3fa38 <__read_chk@plt+0x395b4>
   3fa80:	ldr	r1, [pc, #316]	; 3fbc4 <__read_chk@plt+0x39740>
   3fa84:	mov	r3, #160	; 0xa0
   3fa88:	mov	r2, r3
   3fa8c:	add	r1, pc, r1
   3fa90:	str	r3, [r1, #8]
   3fa94:	b	3fa38 <__read_chk@plt+0x395b4>
   3fa98:	ldr	r1, [pc, #296]	; 3fbc8 <__read_chk@plt+0x39744>
   3fa9c:	mov	r3, #152	; 0x98
   3faa0:	mov	r2, r3
   3faa4:	add	r1, pc, r1
   3faa8:	str	r3, [r1, #8]
   3faac:	b	3fa38 <__read_chk@plt+0x395b4>
   3fab0:	ldr	r1, [pc, #276]	; 3fbcc <__read_chk@plt+0x39748>
   3fab4:	mov	r3, #144	; 0x90
   3fab8:	mov	r2, r3
   3fabc:	add	r1, pc, r1
   3fac0:	str	r3, [r1, #8]
   3fac4:	b	3fa38 <__read_chk@plt+0x395b4>
   3fac8:	ldr	r1, [pc, #256]	; 3fbd0 <__read_chk@plt+0x3974c>
   3facc:	mov	r3, #136	; 0x88
   3fad0:	mov	r2, r3
   3fad4:	add	r1, pc, r1
   3fad8:	str	r3, [r1, #8]
   3fadc:	b	3fa38 <__read_chk@plt+0x395b4>
   3fae0:	ldr	r1, [pc, #236]	; 3fbd4 <__read_chk@plt+0x39750>
   3fae4:	mov	r3, #128	; 0x80
   3fae8:	mov	r2, r3
   3faec:	add	r1, pc, r1
   3faf0:	str	r3, [r1, #8]
   3faf4:	b	3fa38 <__read_chk@plt+0x395b4>
   3faf8:	ldr	r1, [pc, #216]	; 3fbd8 <__read_chk@plt+0x39754>
   3fafc:	mov	r3, #80	; 0x50
   3fb00:	mov	r2, r3
   3fb04:	add	r1, pc, r1
   3fb08:	str	r3, [r1, #8]
   3fb0c:	b	3fa38 <__read_chk@plt+0x395b4>
   3fb10:	ldr	r1, [pc, #196]	; 3fbdc <__read_chk@plt+0x39758>
   3fb14:	mov	r3, #32
   3fb18:	mov	r2, r3
   3fb1c:	add	r1, pc, r1
   3fb20:	str	r3, [r1, #8]
   3fb24:	b	3fa38 <__read_chk@plt+0x395b4>
   3fb28:	ldr	r1, [pc, #176]	; 3fbe0 <__read_chk@plt+0x3975c>
   3fb2c:	mov	r3, #8
   3fb30:	mov	r2, r3
   3fb34:	add	r1, pc, r1
   3fb38:	str	r3, [r1, #8]
   3fb3c:	b	3fa38 <__read_chk@plt+0x395b4>
   3fb40:	ldr	r1, [pc, #156]	; 3fbe4 <__read_chk@plt+0x39760>
   3fb44:	mov	r3, #24
   3fb48:	mov	r2, r3
   3fb4c:	add	r1, pc, r1
   3fb50:	str	r3, [r1, #8]
   3fb54:	b	3fa38 <__read_chk@plt+0x395b4>
   3fb58:	ldr	r3, [pc, #136]	; 3fbe8 <__read_chk@plt+0x39764>
   3fb5c:	ldr	r3, [r4, r3]
   3fb60:	ldr	r0, [r3]
   3fb64:	b	3fa40 <__read_chk@plt+0x395bc>
   3fb68:	mov	r3, r2
   3fb6c:	ldr	r2, [pc, #120]	; 3fbec <__read_chk@plt+0x39768>
   3fb70:	ldr	r0, [pc, #120]	; 3fbf0 <__read_chk@plt+0x3976c>
   3fb74:	mov	r1, #1
   3fb78:	add	r2, pc, r2
   3fb7c:	ldr	r0, [r4, r0]
   3fb80:	ldr	r0, [r0]
   3fb84:	bl	58a8 <__fprintf_chk@plt>
   3fb88:	mov	r0, #1
   3fb8c:	bl	5728 <exit@plt>
   3fb90:	ldr	r2, [pc, #92]	; 3fbf4 <__read_chk@plt+0x39770>
   3fb94:	mov	r3, r1
   3fb98:	ldr	r0, [pc, #80]	; 3fbf0 <__read_chk@plt+0x3976c>
   3fb9c:	mov	r1, #1
   3fba0:	add	r2, pc, r2
   3fba4:	b	3fb7c <__read_chk@plt+0x396f8>
   3fba8:	andeq	r2, r8, r0, ror r2
   3fbac:	andeq	r0, r8, ip, asr pc
   3fbb0:	andeq	r1, r8, r0, lsr #14
   3fbb4:	andeq	r1, r8, r8, lsl #14
   3fbb8:	andeq	r1, r8, r4, lsr #13
   3fbbc:	andeq	r1, r8, r8, ror r6
   3fbc0:	andeq	r1, r8, r0, ror #12
   3fbc4:	andeq	r1, r8, r8, asr #12
   3fbc8:	andeq	r1, r8, r0, lsr r6
   3fbcc:	andeq	r1, r8, r8, lsl r6
   3fbd0:	andeq	r1, r8, r0, lsl #12
   3fbd4:	andeq	r1, r8, r8, ror #11
   3fbd8:	ldrdeq	r1, [r8], -r0
   3fbdc:			; <UNDEFINED> instruction: 0x000815b8
   3fbe0:	andeq	r1, r8, r0, lsr #11
   3fbe4:	andeq	r1, r8, r8, lsl #11
   3fbe8:	ldrdeq	r0, [r0], -r4
   3fbec:	andeq	fp, r4, r0, asr #13
   3fbf0:	andeq	r0, r0, r4, asr #12
   3fbf4:	andeq	fp, r4, ip, ror #12
   3fbf8:	push	{lr}		; (str lr, [sp, #-4]!)
   3fbfc:	sub	sp, sp, #12
   3fc00:	mov	ip, #1
   3fc04:	str	ip, [sp]
   3fc08:	bl	3f988 <__read_chk@plt+0x39504>
   3fc0c:	add	sp, sp, #12
   3fc10:	pop	{pc}		; (ldr pc, [sp], #4)
   3fc14:	ldr	r3, [pc, #64]	; 3fc5c <__read_chk@plt+0x397d8>
   3fc18:	mov	r1, r0
   3fc1c:	push	{lr}		; (str lr, [sp, #-4]!)
   3fc20:	add	r3, pc, r3
   3fc24:	sub	sp, sp, #12
   3fc28:	ldr	r0, [r3]
   3fc2c:	cmp	r0, #0
   3fc30:	beq	3fc54 <__read_chk@plt+0x397d0>
   3fc34:	ldr	r2, [pc, #36]	; 3fc60 <__read_chk@plt+0x397dc>
   3fc38:	mov	r3, #1
   3fc3c:	str	r3, [sp]
   3fc40:	add	r2, pc, r2
   3fc44:	mov	r3, r2
   3fc48:	ldr	r2, [r2, #8]
   3fc4c:	ldr	r3, [r3, #4]
   3fc50:	bl	3f988 <__read_chk@plt+0x39504>
   3fc54:	add	sp, sp, #12
   3fc58:	pop	{pc}		; (ldr pc, [sp], #4)
   3fc5c:	andeq	r1, r8, r4, ror #31
   3fc60:	muleq	r8, r4, r4
   3fc64:	ldr	r3, [pc, #32]	; 3fc8c <__read_chk@plt+0x39808>
   3fc68:	add	r3, pc, r3
   3fc6c:	ldr	r0, [r3, #4]
   3fc70:	cmp	r0, #0
   3fc74:	bxeq	lr
   3fc78:	ldr	r0, [r3, #12]
   3fc7c:	subs	r3, r0, #2
   3fc80:	rsbs	r0, r3, #0
   3fc84:	adcs	r0, r0, r3
   3fc88:	bx	lr
   3fc8c:	andeq	r1, r8, ip, ror #8
   3fc90:	push	{r4, r5, lr}
   3fc94:	mov	r2, #384	; 0x180
   3fc98:	sub	sp, sp, #12
   3fc9c:	movw	r1, #1089	; 0x441
   3fca0:	mov	r4, r0
   3fca4:	bl	5c44 <open64@plt>
   3fca8:	ldr	r2, [pc, #88]	; 3fd08 <__read_chk@plt+0x39884>
   3fcac:	add	r2, pc, r2
   3fcb0:	cmn	r0, #1
   3fcb4:	beq	3fccc <__read_chk@plt+0x39848>
   3fcb8:	ldr	r3, [pc, #76]	; 3fd0c <__read_chk@plt+0x39888>
   3fcbc:	add	r3, pc, r3
   3fcc0:	str	r0, [r3, #12]
   3fcc4:	add	sp, sp, #12
   3fcc8:	pop	{r4, r5, pc}
   3fccc:	ldr	r3, [pc, #60]	; 3fd10 <__read_chk@plt+0x3988c>
   3fcd0:	ldr	r3, [r2, r3]
   3fcd4:	ldr	r5, [r3]
   3fcd8:	bl	6214 <__errno_location@plt>
   3fcdc:	ldr	r0, [r0]
   3fce0:	bl	5740 <strerror@plt>
   3fce4:	ldr	r2, [pc, #40]	; 3fd14 <__read_chk@plt+0x39890>
   3fce8:	mov	r3, r4
   3fcec:	mov	r1, #1
   3fcf0:	add	r2, pc, r2
   3fcf4:	str	r0, [sp]
   3fcf8:	mov	r0, r5
   3fcfc:	bl	58a8 <__fprintf_chk@plt>
   3fd00:	mov	r0, #1
   3fd04:	bl	5728 <exit@plt>
   3fd08:	andeq	r0, r8, r0, asr ip
   3fd0c:	andeq	r1, r8, r8, lsl r4
   3fd10:	andeq	r0, r0, r4, asr #12
   3fd14:	andeq	fp, r4, r8, ror r5
   3fd18:	ldr	r3, [pc, #8]	; 3fd28 <__read_chk@plt+0x398a4>
   3fd1c:	add	r3, pc, r3
   3fd20:	stmib	r3, {r0, r1}
   3fd24:	bx	lr
   3fd28:	andeq	r1, r8, r8, ror #29
   3fd2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fd30:	sub	sp, sp, #2080	; 0x820
   3fd34:	ldr	r4, [pc, #724]	; 40010 <__read_chk@plt+0x39b8c>
   3fd38:	sub	sp, sp, #12
   3fd3c:	ldr	r3, [pc, #720]	; 40014 <__read_chk@plt+0x39b90>
   3fd40:	mov	r6, r0
   3fd44:	add	r4, pc, r4
   3fd48:	mov	sl, r1
   3fd4c:	mov	fp, r2
   3fd50:	ldr	r3, [r4, r3]
   3fd54:	str	r3, [sp, #24]
   3fd58:	ldr	r3, [r3]
   3fd5c:	str	r3, [sp, #2084]	; 0x824
   3fd60:	bl	6214 <__errno_location@plt>
   3fd64:	ldr	r3, [pc, #684]	; 40018 <__read_chk@plt+0x39b94>
   3fd68:	add	r3, pc, r3
   3fd6c:	ldr	r3, [r3]
   3fd70:	cmp	r3, r6
   3fd74:	mov	r7, r0
   3fd78:	ldr	r9, [r0]
   3fd7c:	blt	3fe58 <__read_chk@plt+0x399d4>
   3fd80:	sub	r3, r6, #1
   3fd84:	cmp	r3, #6
   3fd88:	addls	pc, pc, r3, lsl #2
   3fd8c:	b	3ff50 <__read_chk@plt+0x39acc>
   3fd90:	b	3feac <__read_chk@plt+0x39a28>
   3fd94:	b	3fed4 <__read_chk@plt+0x39a50>
   3fd98:	b	3fe78 <__read_chk@plt+0x399f4>
   3fd9c:	b	3fe78 <__read_chk@plt+0x399f4>
   3fda0:	b	3fe84 <__read_chk@plt+0x39a00>
   3fda4:	b	3fe98 <__read_chk@plt+0x39a14>
   3fda8:	b	3fdac <__read_chk@plt+0x39928>
   3fdac:	ldr	r2, [pc, #616]	; 4001c <__read_chk@plt+0x39b98>
   3fdb0:	mov	r1, #7
   3fdb4:	str	r1, [sp, #28]
   3fdb8:	add	r2, pc, r2
   3fdbc:	ldr	r3, [pc, #604]	; 40020 <__read_chk@plt+0x39b9c>
   3fdc0:	add	r3, pc, r3
   3fdc4:	ldr	r3, [r3, #4]
   3fdc8:	cmp	r3, #0
   3fdcc:	beq	3ffa4 <__read_chk@plt+0x39b20>
   3fdd0:	add	r8, sp, #36	; 0x24
   3fdd4:	mov	r1, #1024	; 0x400
   3fdd8:	stm	sp, {sl, fp}
   3fddc:	mov	r3, r1
   3fde0:	mov	r0, r8
   3fde4:	mov	r2, #1
   3fde8:	bl	5788 <__vsnprintf_chk@plt>
   3fdec:	add	r5, sp, #1056	; 0x420
   3fdf0:	add	r5, r5, #4
   3fdf4:	ldr	fp, [pc, #552]	; 40024 <__read_chk@plt+0x39ba0>
   3fdf8:	mov	r0, r5
   3fdfc:	ldr	sl, [pc, #548]	; 40028 <__read_chk@plt+0x39ba4>
   3fe00:	mov	r1, r8
   3fe04:	add	fp, pc, fp
   3fe08:	mov	r2, #1024	; 0x400
   3fe0c:	add	sl, pc, sl
   3fe10:	ldr	r3, [fp, #4]
   3fe14:	cmp	r3, #0
   3fe18:	moveq	r3, #27
   3fe1c:	movne	r3, #33	; 0x21
   3fe20:	bl	7b460 <__read_chk@plt+0x74fdc>
   3fe24:	ldr	r3, [sl, #4]
   3fe28:	cmp	r3, #0
   3fe2c:	beq	3ff04 <__read_chk@plt+0x39a80>
   3fe30:	ldr	r2, [sl, #8]
   3fe34:	mov	ip, #0
   3fe38:	mov	r0, r6
   3fe3c:	str	ip, [sl, #4]
   3fe40:	mov	r1, r5
   3fe44:	str	r3, [sp, #20]
   3fe48:	blx	r3
   3fe4c:	ldr	r3, [sp, #20]
   3fe50:	str	r3, [sl, #4]
   3fe54:	str	r9, [r7]
   3fe58:	ldr	r1, [sp, #24]
   3fe5c:	ldr	r2, [sp, #2084]	; 0x824
   3fe60:	ldr	r3, [r1]
   3fe64:	cmp	r2, r3
   3fe68:	bne	4000c <__read_chk@plt+0x39b88>
   3fe6c:	add	sp, sp, #2080	; 0x820
   3fe70:	add	sp, sp, #12
   3fe74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fe78:	mov	r2, #6
   3fe7c:	str	r2, [sp, #28]
   3fe80:	b	3fdd0 <__read_chk@plt+0x3994c>
   3fe84:	ldr	r2, [pc, #416]	; 4002c <__read_chk@plt+0x39ba8>
   3fe88:	mov	r3, #7
   3fe8c:	str	r3, [sp, #28]
   3fe90:	add	r2, pc, r2
   3fe94:	b	3fdbc <__read_chk@plt+0x39938>
   3fe98:	ldr	r2, [pc, #400]	; 40030 <__read_chk@plt+0x39bac>
   3fe9c:	mov	r1, #7
   3fea0:	str	r1, [sp, #28]
   3fea4:	add	r2, pc, r2
   3fea8:	b	3fdbc <__read_chk@plt+0x39938>
   3feac:	ldr	r3, [pc, #384]	; 40034 <__read_chk@plt+0x39bb0>
   3feb0:	mov	r2, #2
   3feb4:	str	r2, [sp, #28]
   3feb8:	add	r3, pc, r3
   3febc:	ldr	r3, [r3, #4]
   3fec0:	cmp	r3, #0
   3fec4:	bne	3fdd0 <__read_chk@plt+0x3994c>
   3fec8:	ldr	r2, [pc, #360]	; 40038 <__read_chk@plt+0x39bb4>
   3fecc:	add	r2, pc, r2
   3fed0:	b	3fdbc <__read_chk@plt+0x39938>
   3fed4:	ldr	r3, [pc, #352]	; 4003c <__read_chk@plt+0x39bb8>
   3fed8:	add	r3, pc, r3
   3fedc:	ldr	r3, [r3, #4]
   3fee0:	cmp	r3, #0
   3fee4:	movne	r3, #3
   3fee8:	strne	r3, [sp, #28]
   3feec:	bne	3fdd0 <__read_chk@plt+0x3994c>
   3fef0:	ldr	r2, [pc, #328]	; 40040 <__read_chk@plt+0x39bbc>
   3fef4:	mov	r3, #3
   3fef8:	str	r3, [sp, #28]
   3fefc:	add	r2, pc, r2
   3ff00:	b	3fdbc <__read_chk@plt+0x39938>
   3ff04:	ldr	r3, [fp, #4]
   3ff08:	cmp	r3, #0
   3ff0c:	bne	3ff64 <__read_chk@plt+0x39ae0>
   3ff10:	ldr	r0, [sl]
   3ff14:	cmp	r0, #0
   3ff18:	beq	3fffc <__read_chk@plt+0x39b78>
   3ff1c:	ldr	r3, [pc, #288]	; 40044 <__read_chk@plt+0x39bc0>
   3ff20:	mov	r1, #1
   3ff24:	add	r3, pc, r3
   3ff28:	ldr	r2, [r3, #8]
   3ff2c:	bl	6358 <openlog@plt>
   3ff30:	ldr	r2, [pc, #272]	; 40048 <__read_chk@plt+0x39bc4>
   3ff34:	ldr	r0, [sp, #28]
   3ff38:	mov	r3, r5
   3ff3c:	mov	r1, #1
   3ff40:	add	r2, pc, r2
   3ff44:	bl	5d58 <__syslog_chk@plt>
   3ff48:	bl	5968 <closelog@plt>
   3ff4c:	b	3fe54 <__read_chk@plt+0x399d0>
   3ff50:	ldr	r2, [pc, #244]	; 4004c <__read_chk@plt+0x39bc8>
   3ff54:	mov	r1, #3
   3ff58:	str	r1, [sp, #28]
   3ff5c:	add	r2, pc, r2
   3ff60:	b	3fdbc <__read_chk@plt+0x39938>
   3ff64:	ldr	lr, [pc, #228]	; 40050 <__read_chk@plt+0x39bcc>
   3ff68:	mov	r1, #1024	; 0x400
   3ff6c:	mov	r3, r1
   3ff70:	mov	r2, #1
   3ff74:	add	lr, pc, lr
   3ff78:	str	r5, [sp, #4]
   3ff7c:	str	lr, [sp]
   3ff80:	mov	r0, r8
   3ff84:	bl	60b8 <__snprintf_chk@plt>
   3ff88:	mov	r0, r8
   3ff8c:	bl	6088 <strlen@plt>
   3ff90:	mov	r1, r8
   3ff94:	mov	r2, r0
   3ff98:	ldr	r0, [fp, #12]
   3ff9c:	bl	610c <write@plt>
   3ffa0:	b	3fe54 <__read_chk@plt+0x399d0>
   3ffa4:	add	ip, sp, #1056	; 0x420
   3ffa8:	ldr	lr, [pc, #164]	; 40054 <__read_chk@plt+0x39bd0>
   3ffac:	add	ip, ip, #8
   3ffb0:	mov	r1, #1024	; 0x400
   3ffb4:	sub	r5, ip, #4
   3ffb8:	add	lr, pc, lr
   3ffbc:	str	r2, [sp, #4]
   3ffc0:	mov	r3, r1
   3ffc4:	str	sl, [sp, #8]
   3ffc8:	mov	r0, r5
   3ffcc:	str	lr, [sp]
   3ffd0:	mov	r2, #1
   3ffd4:	add	r8, sp, #36	; 0x24
   3ffd8:	bl	60b8 <__snprintf_chk@plt>
   3ffdc:	mov	r1, #1024	; 0x400
   3ffe0:	str	r5, [sp]
   3ffe4:	mov	r3, r1
   3ffe8:	str	fp, [sp, #4]
   3ffec:	mov	r0, r8
   3fff0:	mov	r2, #1
   3fff4:	bl	5788 <__vsnprintf_chk@plt>
   3fff8:	b	3fdf4 <__read_chk@plt+0x39970>
   3fffc:	ldr	r3, [pc, #84]	; 40058 <__read_chk@plt+0x39bd4>
   40000:	ldr	r3, [r4, r3]
   40004:	ldr	r0, [r3]
   40008:	b	3ff1c <__read_chk@plt+0x39a98>
   4000c:	bl	5d64 <__stack_chk_fail@plt>
   40010:			; <UNDEFINED> instruction: 0x00080bb8
   40014:	andeq	r0, r0, r8, asr #11
   40018:	andeq	r1, r8, ip, ror #6
   4001c:	ldrdeq	fp, [r4], -r0
   40020:	andeq	r1, r8, r4, asr #28
   40024:	ldrdeq	r1, [r8], -r0
   40028:	strdeq	r1, [r8], -r8
   4002c:	andeq	fp, r4, r8, lsl #8
   40030:	andeq	fp, r4, ip, ror #7
   40034:	andeq	r1, r8, ip, lsl r2
   40038:	ldrdeq	fp, [r4], -r4
   4003c:	strdeq	r1, [r8], -ip
   40040:	andeq	r0, r4, ip, lsr #11
   40044:			; <UNDEFINED> instruction: 0x000811b0
   40048:	andeq	r3, r4, r0, asr r1
   4004c:	andeq	r3, r4, ip, lsl #27
   40050:	andeq	r2, r4, r8, lsr r9
   40054:	andeq	r6, r4, ip, lsr #25
   40058:	ldrdeq	r0, [r0], -r4
   4005c:	ldr	ip, [pc, #88]	; 400bc <__read_chk@plt+0x39c38>
   40060:	push	{r0, r1, r2, r3}
   40064:	add	ip, pc, ip
   40068:	push	{r4, lr}
   4006c:	sub	sp, sp, #8
   40070:	ldr	lr, [pc, #72]	; 400c0 <__read_chk@plt+0x39c3c>
   40074:	add	r3, sp, #20
   40078:	mov	r0, #2
   4007c:	ldr	r1, [sp, #16]
   40080:	mov	r2, r3
   40084:	ldr	r4, [ip, lr]
   40088:	str	r3, [sp]
   4008c:	ldr	r3, [r4]
   40090:	str	r3, [sp, #4]
   40094:	bl	3fd2c <__read_chk@plt+0x398a8>
   40098:	ldr	r2, [sp, #4]
   4009c:	ldr	r3, [r4]
   400a0:	cmp	r2, r3
   400a4:	bne	400b8 <__read_chk@plt+0x39c34>
   400a8:	add	sp, sp, #8
   400ac:	pop	{r4, lr}
   400b0:	add	sp, sp, #16
   400b4:	bx	lr
   400b8:	bl	5d64 <__stack_chk_fail@plt>
   400bc:	muleq	r8, r8, r8
   400c0:	andeq	r0, r0, r8, asr #11
   400c4:	ldr	ip, [pc, #60]	; 40108 <__read_chk@plt+0x39c84>
   400c8:	push	{r0, r1, r2, r3}
   400cc:	add	ip, pc, ip
   400d0:	push	{lr}		; (str lr, [sp, #-4]!)
   400d4:	sub	sp, sp, #12
   400d8:	ldr	lr, [pc, #44]	; 4010c <__read_chk@plt+0x39c88>
   400dc:	add	r3, sp, #20
   400e0:	mov	r0, #3
   400e4:	ldr	r1, [sp, #16]
   400e8:	mov	r2, r3
   400ec:	ldr	ip, [ip, lr]
   400f0:	str	r3, [sp]
   400f4:	ldr	r3, [ip]
   400f8:	str	r3, [sp, #4]
   400fc:	bl	3fd2c <__read_chk@plt+0x398a8>
   40100:	mov	r0, #255	; 0xff
   40104:	bl	15704 <__read_chk@plt+0xf280>
   40108:	andeq	r0, r8, r0, lsr r8
   4010c:	andeq	r0, r0, r8, asr #11
   40110:	ldr	ip, [pc, #88]	; 40170 <__read_chk@plt+0x39cec>
   40114:	push	{r0, r1, r2, r3}
   40118:	add	ip, pc, ip
   4011c:	push	{r4, lr}
   40120:	sub	sp, sp, #8
   40124:	ldr	lr, [pc, #72]	; 40174 <__read_chk@plt+0x39cf0>
   40128:	add	r3, sp, #20
   4012c:	mov	r0, #3
   40130:	ldr	r1, [sp, #16]
   40134:	mov	r2, r3
   40138:	ldr	r4, [ip, lr]
   4013c:	str	r3, [sp]
   40140:	ldr	r3, [r4]
   40144:	str	r3, [sp, #4]
   40148:	bl	3fd2c <__read_chk@plt+0x398a8>
   4014c:	ldr	r2, [sp, #4]
   40150:	ldr	r3, [r4]
   40154:	cmp	r2, r3
   40158:	bne	4016c <__read_chk@plt+0x39ce8>
   4015c:	add	sp, sp, #8
   40160:	pop	{r4, lr}
   40164:	add	sp, sp, #16
   40168:	bx	lr
   4016c:	bl	5d64 <__stack_chk_fail@plt>
   40170:	andeq	r0, r8, r4, ror #15
   40174:	andeq	r0, r0, r8, asr #11
   40178:	ldr	ip, [pc, #88]	; 401d8 <__read_chk@plt+0x39d54>
   4017c:	push	{r0, r1, r2, r3}
   40180:	add	ip, pc, ip
   40184:	push	{r4, lr}
   40188:	sub	sp, sp, #8
   4018c:	ldr	lr, [pc, #72]	; 401dc <__read_chk@plt+0x39d58>
   40190:	add	r3, sp, #20
   40194:	mov	r0, #4
   40198:	ldr	r1, [sp, #16]
   4019c:	mov	r2, r3
   401a0:	ldr	r4, [ip, lr]
   401a4:	str	r3, [sp]
   401a8:	ldr	r3, [r4]
   401ac:	str	r3, [sp, #4]
   401b0:	bl	3fd2c <__read_chk@plt+0x398a8>
   401b4:	ldr	r2, [sp, #4]
   401b8:	ldr	r3, [r4]
   401bc:	cmp	r2, r3
   401c0:	bne	401d4 <__read_chk@plt+0x39d50>
   401c4:	add	sp, sp, #8
   401c8:	pop	{r4, lr}
   401cc:	add	sp, sp, #16
   401d0:	bx	lr
   401d4:	bl	5d64 <__stack_chk_fail@plt>
   401d8:	andeq	r0, r8, ip, ror r7
   401dc:	andeq	r0, r0, r8, asr #11
   401e0:	ldr	ip, [pc, #88]	; 40240 <__read_chk@plt+0x39dbc>
   401e4:	push	{r0, r1, r2, r3}
   401e8:	add	ip, pc, ip
   401ec:	push	{r4, lr}
   401f0:	sub	sp, sp, #8
   401f4:	ldr	lr, [pc, #72]	; 40244 <__read_chk@plt+0x39dc0>
   401f8:	add	r3, sp, #20
   401fc:	mov	r0, #5
   40200:	ldr	r1, [sp, #16]
   40204:	mov	r2, r3
   40208:	ldr	r4, [ip, lr]
   4020c:	str	r3, [sp]
   40210:	ldr	r3, [r4]
   40214:	str	r3, [sp, #4]
   40218:	bl	3fd2c <__read_chk@plt+0x398a8>
   4021c:	ldr	r2, [sp, #4]
   40220:	ldr	r3, [r4]
   40224:	cmp	r2, r3
   40228:	bne	4023c <__read_chk@plt+0x39db8>
   4022c:	add	sp, sp, #8
   40230:	pop	{r4, lr}
   40234:	add	sp, sp, #16
   40238:	bx	lr
   4023c:	bl	5d64 <__stack_chk_fail@plt>
   40240:	andeq	r0, r8, r4, lsl r7
   40244:	andeq	r0, r0, r8, asr #11
   40248:	ldr	ip, [pc, #88]	; 402a8 <__read_chk@plt+0x39e24>
   4024c:	push	{r0, r1, r2, r3}
   40250:	add	ip, pc, ip
   40254:	push	{r4, lr}
   40258:	sub	sp, sp, #8
   4025c:	ldr	lr, [pc, #72]	; 402ac <__read_chk@plt+0x39e28>
   40260:	add	r3, sp, #20
   40264:	mov	r0, #6
   40268:	ldr	r1, [sp, #16]
   4026c:	mov	r2, r3
   40270:	ldr	r4, [ip, lr]
   40274:	str	r3, [sp]
   40278:	ldr	r3, [r4]
   4027c:	str	r3, [sp, #4]
   40280:	bl	3fd2c <__read_chk@plt+0x398a8>
   40284:	ldr	r2, [sp, #4]
   40288:	ldr	r3, [r4]
   4028c:	cmp	r2, r3
   40290:	bne	402a4 <__read_chk@plt+0x39e20>
   40294:	add	sp, sp, #8
   40298:	pop	{r4, lr}
   4029c:	add	sp, sp, #16
   402a0:	bx	lr
   402a4:	bl	5d64 <__stack_chk_fail@plt>
   402a8:	andeq	r0, r8, ip, lsr #13
   402ac:	andeq	r0, r0, r8, asr #11
   402b0:	ldr	ip, [pc, #88]	; 40310 <__read_chk@plt+0x39e8c>
   402b4:	push	{r0, r1, r2, r3}
   402b8:	add	ip, pc, ip
   402bc:	push	{r4, lr}
   402c0:	sub	sp, sp, #8
   402c4:	ldr	lr, [pc, #72]	; 40314 <__read_chk@plt+0x39e90>
   402c8:	add	r3, sp, #20
   402cc:	mov	r0, #7
   402d0:	ldr	r1, [sp, #16]
   402d4:	mov	r2, r3
   402d8:	ldr	r4, [ip, lr]
   402dc:	str	r3, [sp]
   402e0:	ldr	r3, [r4]
   402e4:	str	r3, [sp, #4]
   402e8:	bl	3fd2c <__read_chk@plt+0x398a8>
   402ec:	ldr	r2, [sp, #4]
   402f0:	ldr	r3, [r4]
   402f4:	cmp	r2, r3
   402f8:	bne	4030c <__read_chk@plt+0x39e88>
   402fc:	add	sp, sp, #8
   40300:	pop	{r4, lr}
   40304:	add	sp, sp, #16
   40308:	bx	lr
   4030c:	bl	5d64 <__stack_chk_fail@plt>
   40310:	andeq	r0, r8, r4, asr #12
   40314:	andeq	r0, r0, r8, asr #11
   40318:	ldr	ip, [pc, #84]	; 40374 <__read_chk@plt+0x39ef0>
   4031c:	push	{r1, r2, r3}
   40320:	add	ip, pc, ip
   40324:	push	{r4, lr}
   40328:	sub	sp, sp, #12
   4032c:	ldr	lr, [pc, #68]	; 40378 <__read_chk@plt+0x39ef4>
   40330:	add	r3, sp, #24
   40334:	ldr	r1, [sp, #20]
   40338:	mov	r2, r3
   4033c:	ldr	r4, [ip, lr]
   40340:	str	r3, [sp]
   40344:	ldr	r3, [r4]
   40348:	str	r3, [sp, #4]
   4034c:	bl	3fd2c <__read_chk@plt+0x398a8>
   40350:	ldr	r2, [sp, #4]
   40354:	ldr	r3, [r4]
   40358:	cmp	r2, r3
   4035c:	bne	40370 <__read_chk@plt+0x39eec>
   40360:	add	sp, sp, #12
   40364:	pop	{r4, lr}
   40368:	add	sp, sp, #12
   4036c:	bx	lr
   40370:	bl	5d64 <__stack_chk_fail@plt>
   40374:	ldrdeq	r0, [r8], -ip
   40378:	andeq	r0, r0, r8, asr #11
   4037c:	push	{r3, r4, r5, r6, r7, lr}
   40380:	ldrb	r3, [r1]
   40384:	cmp	r3, #0
   40388:	beq	403e4 <__read_chk@plt+0x39f60>
   4038c:	cmp	r3, #42	; 0x2a
   40390:	beq	403fc <__read_chk@plt+0x39f78>
   40394:	ldrb	r4, [r0]
   40398:	cmp	r4, #0
   4039c:	beq	403f4 <__read_chk@plt+0x39f70>
   403a0:	add	ip, r0, #1
   403a4:	add	r2, r1, #1
   403a8:	b	403c0 <__read_chk@plt+0x39f3c>
   403ac:	cmp	r3, #42	; 0x2a
   403b0:	beq	403fc <__read_chk@plt+0x39f78>
   403b4:	ldrb	r4, [ip], #1
   403b8:	cmp	r4, #0
   403bc:	beq	403f4 <__read_chk@plt+0x39f70>
   403c0:	cmp	r3, #63	; 0x3f
   403c4:	mov	r1, r2
   403c8:	mov	r0, ip
   403cc:	beq	403d8 <__read_chk@plt+0x39f54>
   403d0:	cmp	r3, r4
   403d4:	bne	4045c <__read_chk@plt+0x39fd8>
   403d8:	ldrb	r3, [r2], #1
   403dc:	cmp	r3, #0
   403e0:	bne	403ac <__read_chk@plt+0x39f28>
   403e4:	ldrb	r0, [r0]
   403e8:	rsbs	r0, r0, #1
   403ec:	movcc	r0, #0
   403f0:	pop	{r3, r4, r5, r6, r7, pc}
   403f4:	mov	r0, r4
   403f8:	pop	{r3, r4, r5, r6, r7, pc}
   403fc:	ldrb	r6, [r1, #1]
   40400:	cmp	r6, #0
   40404:	beq	40454 <__read_chk@plt+0x39fd0>
   40408:	cmp	r6, #42	; 0x2a
   4040c:	cmpne	r6, #63	; 0x3f
   40410:	bne	40464 <__read_chk@plt+0x39fe0>
   40414:	ldrb	r3, [r0]
   40418:	cmp	r3, #0
   4041c:	addne	r4, r1, #1
   40420:	movne	r5, r0
   40424:	bne	40438 <__read_chk@plt+0x39fb4>
   40428:	b	404ac <__read_chk@plt+0x3a028>
   4042c:	ldrb	r3, [r3, #1]
   40430:	cmp	r3, #0
   40434:	beq	404a8 <__read_chk@plt+0x3a024>
   40438:	mov	r0, r5
   4043c:	mov	r1, r4
   40440:	bl	4037c <__read_chk@plt+0x39ef8>
   40444:	mov	r3, r5
   40448:	add	r5, r5, #1
   4044c:	cmp	r0, #0
   40450:	beq	4042c <__read_chk@plt+0x39fa8>
   40454:	mov	r0, #1
   40458:	pop	{r3, r4, r5, r6, r7, pc}
   4045c:	mov	r0, #0
   40460:	pop	{r3, r4, r5, r6, r7, pc}
   40464:	ldrb	r4, [r0]
   40468:	cmp	r4, #0
   4046c:	beq	403f4 <__read_chk@plt+0x39f70>
   40470:	add	r5, r0, #1
   40474:	add	r7, r1, #2
   40478:	b	40488 <__read_chk@plt+0x3a004>
   4047c:	ldrb	r4, [r5], #1
   40480:	cmp	r4, #0
   40484:	beq	403f4 <__read_chk@plt+0x39f70>
   40488:	cmp	r6, r4
   4048c:	bne	4047c <__read_chk@plt+0x39ff8>
   40490:	mov	r0, r5
   40494:	mov	r1, r7
   40498:	bl	4037c <__read_chk@plt+0x39ef8>
   4049c:	cmp	r0, #0
   404a0:	beq	4047c <__read_chk@plt+0x39ff8>
   404a4:	b	40454 <__read_chk@plt+0x39fd0>
   404a8:	pop	{r3, r4, r5, r6, r7, pc}
   404ac:	mov	r0, r3
   404b0:	pop	{r3, r4, r5, r6, r7, pc}
   404b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   404b8:	sub	sp, sp, #1056	; 0x420
   404bc:	sub	sp, sp, #4
   404c0:	ldr	r3, [pc, #416]	; 40668 <__read_chk@plt+0x3a1e4>
   404c4:	mov	r8, r2
   404c8:	str	r1, [sp, #4]
   404cc:	add	r3, pc, r3
   404d0:	ldr	r1, [pc, #404]	; 4066c <__read_chk@plt+0x3a1e8>
   404d4:	str	r0, [sp, #12]
   404d8:	ldr	r0, [sp, #4]
   404dc:	ldr	r1, [r3, r1]
   404e0:	ldr	r3, [r1]
   404e4:	str	r1, [sp, #16]
   404e8:	str	r3, [sp, #1052]	; 0x41c
   404ec:	bl	6088 <strlen@plt>
   404f0:	subs	r6, r0, #0
   404f4:	beq	40644 <__read_chk@plt+0x3a1c0>
   404f8:	add	r7, sp, #28
   404fc:	movw	r9, #1022	; 0x3fe
   40500:	mov	r5, #0
   40504:	str	r5, [sp, #20]
   40508:	ldr	r1, [sp, #4]
   4050c:	ldrb	r3, [r1, r5]
   40510:	cmp	r3, #33	; 0x21
   40514:	addeq	r5, r5, #1
   40518:	moveq	r2, #1
   4051c:	movne	r3, #0
   40520:	streq	r2, [sp, #8]
   40524:	strne	r3, [sp, #8]
   40528:	cmp	r5, r6
   4052c:	bcs	4064c <__read_chk@plt+0x3a1c8>
   40530:	ldr	r3, [sp, #4]
   40534:	add	r2, r3, r5
   40538:	ldrb	sl, [r3, r5]
   4053c:	cmp	sl, #44	; 0x2c
   40540:	beq	40654 <__read_chk@plt+0x3a1d0>
   40544:	mov	fp, r2
   40548:	mov	r4, #0
   4054c:	b	4055c <__read_chk@plt+0x3a0d8>
   40550:	ldrb	sl, [fp, #1]!
   40554:	cmp	sl, #44	; 0x2c
   40558:	beq	405c8 <__read_chk@plt+0x3a144>
   4055c:	cmp	r8, #0
   40560:	beq	40594 <__read_chk@plt+0x3a110>
   40564:	bl	5f20 <__ctype_b_loc@plt>
   40568:	sxth	r3, sl
   4056c:	lsl	r2, r3, #1
   40570:	ldr	r1, [r0]
   40574:	ldrh	r2, [r1, r2]
   40578:	tst	r2, #256	; 0x100
   4057c:	beq	40594 <__read_chk@plt+0x3a110>
   40580:	str	r3, [sp]
   40584:	bl	6328 <__ctype_tolower_loc@plt>
   40588:	ldr	r3, [sp]
   4058c:	ldr	r2, [r0]
   40590:	ldrb	sl, [r2, r3, lsl #2]
   40594:	strb	sl, [r7, r4]
   40598:	add	r4, r4, #1
   4059c:	cmp	r4, r9
   405a0:	add	r5, r5, #1
   405a4:	movw	r1, #1022	; 0x3fe
   405a8:	movhi	r3, #0
   405ac:	movls	r3, #1
   405b0:	cmp	r6, r5
   405b4:	movls	r3, #0
   405b8:	cmp	r3, #0
   405bc:	bne	40550 <__read_chk@plt+0x3a0cc>
   405c0:	cmp	r4, r1
   405c4:	bhi	40644 <__read_chk@plt+0x3a1c0>
   405c8:	cmp	r6, r5
   405cc:	bls	405e0 <__read_chk@plt+0x3a15c>
   405d0:	ldr	r1, [sp, #4]
   405d4:	ldrb	r3, [r1, r5]
   405d8:	cmp	r3, #44	; 0x2c
   405dc:	addeq	r5, r5, #1
   405e0:	add	r2, sp, #1056	; 0x420
   405e4:	ldr	r0, [sp, #12]
   405e8:	add	r4, r2, r4
   405ec:	mov	r1, r7
   405f0:	mov	r3, #0
   405f4:	strb	r3, [r4, #-1028]	; 0xfffffbfc
   405f8:	bl	4037c <__read_chk@plt+0x39ef8>
   405fc:	cmp	r0, #0
   40600:	beq	40618 <__read_chk@plt+0x3a194>
   40604:	ldr	r2, [sp, #8]
   40608:	cmp	r2, #0
   4060c:	bne	4065c <__read_chk@plt+0x3a1d8>
   40610:	mov	r3, #1
   40614:	str	r3, [sp, #20]
   40618:	cmp	r5, r6
   4061c:	bcc	40508 <__read_chk@plt+0x3a084>
   40620:	ldr	r0, [sp, #20]
   40624:	ldr	r1, [sp, #16]
   40628:	ldr	r2, [sp, #1052]	; 0x41c
   4062c:	ldr	r3, [r1]
   40630:	cmp	r2, r3
   40634:	bne	40664 <__read_chk@plt+0x3a1e0>
   40638:	add	sp, sp, #1056	; 0x420
   4063c:	add	sp, sp, #4
   40640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40644:	mov	r0, #0
   40648:	b	40624 <__read_chk@plt+0x3a1a0>
   4064c:	mov	r4, #0
   40650:	b	405e0 <__read_chk@plt+0x3a15c>
   40654:	mov	r4, #0
   40658:	b	405c8 <__read_chk@plt+0x3a144>
   4065c:	mvn	r0, #0
   40660:	b	40624 <__read_chk@plt+0x3a1a0>
   40664:	bl	5d64 <__stack_chk_fail@plt>
   40668:	andeq	r0, r8, r0, lsr r4
   4066c:	andeq	r0, r0, r8, asr #11
   40670:	mov	r2, #1
   40674:	b	404b4 <__read_chk@plt+0x3a030>
   40678:	push	{r3, r4, r5, r6, r7, lr}
   4067c:	mov	r4, r1
   40680:	mov	r5, r0
   40684:	mov	r1, r2
   40688:	mov	r0, r4
   4068c:	mov	r7, r2
   40690:	bl	49bac <__read_chk@plt+0x43728>
   40694:	cmn	r0, #2
   40698:	mov	r6, r0
   4069c:	beq	406f4 <__read_chk@plt+0x3a270>
   406a0:	cmp	r4, #0
   406a4:	cmpne	r5, #0
   406a8:	movne	r4, #0
   406ac:	moveq	r4, #1
   406b0:	beq	406ec <__read_chk@plt+0x3a268>
   406b4:	cmn	r0, #1
   406b8:	beq	406e4 <__read_chk@plt+0x3a260>
   406bc:	mov	r0, r5
   406c0:	mov	r1, r7
   406c4:	mov	r2, #1
   406c8:	bl	404b4 <__read_chk@plt+0x3a030>
   406cc:	cmn	r0, #1
   406d0:	beq	406e4 <__read_chk@plt+0x3a260>
   406d4:	orrs	r0, r0, r6
   406d8:	moveq	r0, #0
   406dc:	movne	r0, #1
   406e0:	pop	{r3, r4, r5, r6, r7, pc}
   406e4:	mov	r0, r4
   406e8:	pop	{r3, r4, r5, r6, r7, pc}
   406ec:	mov	r0, #0
   406f0:	pop	{r3, r4, r5, r6, r7, pc}
   406f4:	mvn	r0, #0
   406f8:	pop	{r3, r4, r5, r6, r7, pc}
   406fc:	cmp	r0, #0
   40700:	cmpeq	r1, #0
   40704:	push	{r4, r5, r6, r7, r8, lr}
   40708:	mov	r4, r0
   4070c:	mov	r6, r1
   40710:	mov	r8, r2
   40714:	mov	r5, r3
   40718:	mov	r0, r3
   4071c:	mov	r1, #64	; 0x40
   40720:	bne	4072c <__read_chk@plt+0x3a2a8>
   40724:	cmp	r2, #0
   40728:	beq	40780 <__read_chk@plt+0x3a2fc>
   4072c:	bl	640c <strchr@plt>
   40730:	cmp	r0, #0
   40734:	beq	407c0 <__read_chk@plt+0x3a33c>
   40738:	mov	r0, r5
   4073c:	bl	49400 <__read_chk@plt+0x42f7c>
   40740:	mov	r1, #64	; 0x40
   40744:	mov	r5, r0
   40748:	bl	640c <strchr@plt>
   4074c:	mov	r3, #0
   40750:	mov	r1, r5
   40754:	mov	r7, r0
   40758:	mov	r0, r4
   4075c:	strb	r3, [r7]
   40760:	bl	4037c <__read_chk@plt+0x39ef8>
   40764:	cmp	r0, #1
   40768:	mov	r4, r0
   4076c:	beq	407a8 <__read_chk@plt+0x3a324>
   40770:	mov	r0, r5
   40774:	bl	55a8 <free@plt>
   40778:	mov	r0, r4
   4077c:	pop	{r4, r5, r6, r7, r8, pc}
   40780:	bl	640c <strchr@plt>
   40784:	subs	r2, r0, #0
   40788:	beq	407d0 <__read_chk@plt+0x3a34c>
   4078c:	mov	r0, r8
   40790:	add	r2, r2, #1
   40794:	mov	r1, r8
   40798:	bl	40678 <__read_chk@plt+0x3a1f4>
   4079c:	lsr	r0, r0, #31
   407a0:	bl	7d258 <__read_chk@plt+0x76dd4>
   407a4:	pop	{r4, r5, r6, r7, r8, pc}
   407a8:	mov	r0, r6
   407ac:	mov	r1, r8
   407b0:	add	r2, r7, #1
   407b4:	bl	40678 <__read_chk@plt+0x3a1f4>
   407b8:	mov	r4, r0
   407bc:	b	40770 <__read_chk@plt+0x3a2ec>
   407c0:	mov	r0, r4
   407c4:	mov	r1, r5
   407c8:	pop	{r4, r5, r6, r7, r8, lr}
   407cc:	b	4037c <__read_chk@plt+0x39ef8>
   407d0:	mov	r0, r2
   407d4:	pop	{r4, r5, r6, r7, r8, pc}
   407d8:	ldr	r3, [pc, #556]	; 40a0c <__read_chk@plt+0x3a588>
   407dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   407e0:	mov	r4, r1
   407e4:	ldr	r1, [pc, #548]	; 40a10 <__read_chk@plt+0x3a58c>
   407e8:	add	r3, pc, r3
   407ec:	sub	sp, sp, #180	; 0xb4
   407f0:	mov	sl, r2
   407f4:	ldr	r1, [r3, r1]
   407f8:	ldr	r3, [r1]
   407fc:	str	r1, [sp, #4]
   40800:	str	r3, [sp, #172]	; 0xac
   40804:	bl	49400 <__read_chk@plt+0x42f7c>
   40808:	mov	r7, r0
   4080c:	mov	r0, r4
   40810:	bl	49400 <__read_chk@plt+0x42f7c>
   40814:	subs	r9, r0, #0
   40818:	beq	409f4 <__read_chk@plt+0x3a570>
   4081c:	mov	r1, #44	; 0x2c
   40820:	bl	640c <strchr@plt>
   40824:	cmp	r0, #0
   40828:	moveq	r5, r0
   4082c:	addne	r5, r0, #1
   40830:	movne	r3, #0
   40834:	strbne	r3, [r0]
   40838:	ldrb	r3, [r9]
   4083c:	cmp	r3, #0
   40840:	beq	409f4 <__read_chk@plt+0x3a570>
   40844:	mov	r4, #0
   40848:	add	r6, sp, #8
   4084c:	mov	r8, r4
   40850:	mov	r3, r9
   40854:	b	408a0 <__read_chk@plt+0x3a41c>
   40858:	mov	r0, r5
   4085c:	mov	r1, #44	; 0x2c
   40860:	bl	640c <strchr@plt>
   40864:	cmp	r0, #0
   40868:	moveq	fp, r0
   4086c:	addne	fp, r0, #1
   40870:	strbne	r8, [r0]
   40874:	mov	r0, r4
   40878:	mov	r1, #1
   4087c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   40880:	ldrb	r3, [r5]
   40884:	cmp	r3, #0
   40888:	mov	r4, r0
   4088c:	beq	408bc <__read_chk@plt+0x3a438>
   40890:	cmp	r4, #40	; 0x28
   40894:	beq	408bc <__read_chk@plt+0x3a438>
   40898:	mov	r3, r5
   4089c:	mov	r5, fp
   408a0:	cmp	r5, #0
   408a4:	str	r3, [r6, #4]!
   408a8:	bne	40858 <__read_chk@plt+0x3a3d4>
   408ac:	mov	r0, r4
   408b0:	mov	r1, #1
   408b4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   408b8:	mov	r4, r0
   408bc:	cmp	r7, #0
   408c0:	beq	409c8 <__read_chk@plt+0x3a544>
   408c4:	mov	r0, r7
   408c8:	mov	r1, #44	; 0x2c
   408cc:	bl	640c <strchr@plt>
   408d0:	cmp	r0, #0
   408d4:	moveq	r8, r0
   408d8:	addne	r8, r0, #1
   408dc:	movne	r3, #0
   408e0:	strbne	r3, [r0]
   408e4:	ldrb	r3, [r7]
   408e8:	cmp	r3, #0
   408ec:	movne	r6, r7
   408f0:	beq	409c8 <__read_chk@plt+0x3a544>
   408f4:	cmp	r4, #0
   408f8:	beq	40990 <__read_chk@plt+0x3a50c>
   408fc:	add	r5, sp, #8
   40900:	mov	fp, #0
   40904:	b	40920 <__read_chk@plt+0x3a49c>
   40908:	mov	r0, fp
   4090c:	mov	r1, #1
   40910:	bl	7cfd8 <__read_chk@plt+0x76b54>
   40914:	cmp	r0, r4
   40918:	mov	fp, r0
   4091c:	beq	40990 <__read_chk@plt+0x3a50c>
   40920:	mov	r0, r6
   40924:	ldr	r1, [r5, #4]!
   40928:	bl	61d8 <strcmp@plt>
   4092c:	cmp	r0, #0
   40930:	bne	40908 <__read_chk@plt+0x3a484>
   40934:	mov	r0, r6
   40938:	bl	49400 <__read_chk@plt+0x42f7c>
   4093c:	cmp	sl, #0
   40940:	mov	r4, r0
   40944:	beq	40960 <__read_chk@plt+0x3a4dc>
   40948:	cmp	r8, #0
   4094c:	beq	409fc <__read_chk@plt+0x3a578>
   40950:	mov	r0, r8
   40954:	mov	r1, r7
   40958:	bl	7d06c <__read_chk@plt+0x76be8>
   4095c:	str	r0, [sl]
   40960:	mov	r0, r7
   40964:	bl	55a8 <free@plt>
   40968:	mov	r0, r9
   4096c:	bl	55a8 <free@plt>
   40970:	mov	r0, r4
   40974:	ldr	r1, [sp, #4]
   40978:	ldr	r2, [sp, #172]	; 0xac
   4097c:	ldr	r3, [r1]
   40980:	cmp	r2, r3
   40984:	bne	40a08 <__read_chk@plt+0x3a584>
   40988:	add	sp, sp, #180	; 0xb4
   4098c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40990:	cmp	r8, #0
   40994:	beq	409c8 <__read_chk@plt+0x3a544>
   40998:	mov	r0, r8
   4099c:	mov	r1, #44	; 0x2c
   409a0:	bl	640c <strchr@plt>
   409a4:	cmp	r0, #0
   409a8:	movne	r1, #0
   409ac:	addne	r0, r0, #1
   409b0:	strbne	r1, [r0, #-1]
   409b4:	ldrb	r3, [r8]
   409b8:	cmp	r3, #0
   409bc:	movne	r6, r8
   409c0:	movne	r8, r0
   409c4:	bne	408f4 <__read_chk@plt+0x3a470>
   409c8:	cmp	sl, #0
   409cc:	beq	409dc <__read_chk@plt+0x3a558>
   409d0:	mov	r0, r7
   409d4:	bl	6088 <strlen@plt>
   409d8:	str	r0, [sl]
   409dc:	mov	r0, r7
   409e0:	bl	55a8 <free@plt>
   409e4:	mov	r0, r9
   409e8:	bl	55a8 <free@plt>
   409ec:	mov	r0, #0
   409f0:	b	40974 <__read_chk@plt+0x3a4f0>
   409f4:	mov	r4, #0
   409f8:	b	408bc <__read_chk@plt+0x3a438>
   409fc:	mov	r0, r7
   40a00:	bl	6088 <strlen@plt>
   40a04:	b	4095c <__read_chk@plt+0x3a4d8>
   40a08:	bl	5d64 <__stack_chk_fail@plt>
   40a0c:	andeq	r0, r8, r4, lsl r1
   40a10:	andeq	r0, r0, r8, asr #11
   40a14:	ldr	r3, [pc, #240]	; 40b0c <__read_chk@plt+0x3a688>
   40a18:	ldr	r2, [pc, #240]	; 40b10 <__read_chk@plt+0x3a68c>
   40a1c:	add	r3, pc, r3
   40a20:	push	{r4, r5, r6, r7, lr}
   40a24:	mov	r4, r0
   40a28:	ldr	r3, [r3, r2]
   40a2c:	sub	sp, sp, #12
   40a30:	ldr	r3, [r3]
   40a34:	cmp	r3, #0
   40a38:	beq	40a48 <__read_chk@plt+0x3a5c4>
   40a3c:	ldr	r3, [r0]
   40a40:	cmp	r3, #10
   40a44:	beq	40a74 <__read_chk@plt+0x3a5f0>
   40a48:	ldr	r0, [pc, #196]	; 40b14 <__read_chk@plt+0x3a690>
   40a4c:	ldr	r1, [r4, #4]
   40a50:	add	r0, pc, r0
   40a54:	bl	40248 <__read_chk@plt+0x39dc4>
   40a58:	ldr	r0, [r4, #36]	; 0x24
   40a5c:	cmn	r0, #1
   40a60:	beq	40ac8 <__read_chk@plt+0x3a644>
   40a64:	mov	r1, #0
   40a68:	bl	5ef0 <shutdown@plt>
   40a6c:	cmp	r0, #0
   40a70:	blt	40a7c <__read_chk@plt+0x3a5f8>
   40a74:	add	sp, sp, #12
   40a78:	pop	{r4, r5, r6, r7, pc}
   40a7c:	bl	6214 <__errno_location@plt>
   40a80:	ldr	r0, [r0]
   40a84:	cmp	r0, #107	; 0x6b
   40a88:	beq	40a74 <__read_chk@plt+0x3a5f0>
   40a8c:	ldr	r7, [r4, #4]
   40a90:	ldr	r6, [r4, #36]	; 0x24
   40a94:	ldr	r5, [r4, #12]
   40a98:	ldr	r4, [r4, #16]
   40a9c:	bl	5740 <strerror@plt>
   40aa0:	mov	r1, r7
   40aa4:	mov	r2, r6
   40aa8:	mov	r3, r5
   40aac:	str	r4, [sp]
   40ab0:	str	r0, [sp, #4]
   40ab4:	ldr	r0, [pc, #92]	; 40b18 <__read_chk@plt+0x3a694>
   40ab8:	add	r0, pc, r0
   40abc:	bl	4005c <__read_chk@plt+0x39bd8>
   40ac0:	add	sp, sp, #12
   40ac4:	pop	{r4, r5, r6, r7, pc}
   40ac8:	add	r0, r4, #24
   40acc:	bl	3641c <__read_chk@plt+0x2ff98>
   40ad0:	cmp	r0, #0
   40ad4:	bge	40a74 <__read_chk@plt+0x3a5f0>
   40ad8:	bl	6214 <__errno_location@plt>
   40adc:	ldr	r5, [r4, #4]
   40ae0:	ldr	r4, [r4, #24]
   40ae4:	ldr	r0, [r0]
   40ae8:	bl	5740 <strerror@plt>
   40aec:	mov	r1, r5
   40af0:	mov	r2, r4
   40af4:	mov	r3, r0
   40af8:	ldr	r0, [pc, #28]	; 40b1c <__read_chk@plt+0x3a698>
   40afc:	add	r0, pc, r0
   40b00:	add	sp, sp, #12
   40b04:	pop	{r4, r5, r6, r7, lr}
   40b08:	b	40110 <__read_chk@plt+0x39c8c>
   40b0c:	andeq	pc, r7, r0, ror #29
   40b10:	andeq	r0, r0, ip, ror #12
   40b14:	strdeq	sl, [r4], -r4
   40b18:	andeq	sl, r4, r4, lsr #17
   40b1c:			; <UNDEFINED> instruction: 0x0004a8b0
   40b20:	push	{r3, r4, r5, lr}
   40b24:	mov	r5, r1
   40b28:	ldr	r3, [r1]
   40b2c:	mov	r4, r2
   40b30:	cmp	r3, #3
   40b34:	bhi	40b68 <__read_chk@plt+0x3a6e4>
   40b38:	cmp	r2, #3
   40b3c:	bhi	40b68 <__read_chk@plt+0x3a6e4>
   40b40:	ldr	ip, [pc, #52]	; 40b7c <__read_chk@plt+0x3a6f8>
   40b44:	mov	r1, r0
   40b48:	ldr	r0, [pc, #48]	; 40b80 <__read_chk@plt+0x3a6fc>
   40b4c:	add	ip, pc, ip
   40b50:	add	r0, pc, r0
   40b54:	ldr	r2, [ip, r3, lsl #2]
   40b58:	ldr	r3, [ip, r4, lsl #2]
   40b5c:	bl	40248 <__read_chk@plt+0x39dc4>
   40b60:	str	r4, [r5]
   40b64:	pop	{r3, r4, r5, pc}
   40b68:	ldr	r0, [pc, #20]	; 40b84 <__read_chk@plt+0x3a700>
   40b6c:	mov	r1, r3
   40b70:	mov	r2, r4
   40b74:	add	r0, pc, r0
   40b78:	bl	3dae8 <__read_chk@plt+0x37664>
   40b7c:	andeq	pc, r7, ip, ror r1	; <UNPREDICTABLE>
   40b80:	andeq	sl, r4, r4, asr #17
   40b84:	andeq	sl, r4, ip, ror r8
   40b88:	push	{r3, r4, r5, lr}
   40b8c:	mov	r5, r1
   40b90:	ldr	r3, [r1]
   40b94:	mov	r4, r2
   40b98:	cmp	r3, #3
   40b9c:	bhi	40bd8 <__read_chk@plt+0x3a754>
   40ba0:	cmp	r2, #3
   40ba4:	bhi	40bd8 <__read_chk@plt+0x3a754>
   40ba8:	ldr	r2, [pc, #60]	; 40bec <__read_chk@plt+0x3a768>
   40bac:	mov	r1, r0
   40bb0:	ldr	r0, [pc, #56]	; 40bf0 <__read_chk@plt+0x3a76c>
   40bb4:	add	r2, pc, r2
   40bb8:	add	ip, r2, r4, lsl #2
   40bbc:	add	r3, r2, r3, lsl #2
   40bc0:	add	r0, pc, r0
   40bc4:	ldr	r2, [r3, #16]
   40bc8:	ldr	r3, [ip, #16]
   40bcc:	bl	40248 <__read_chk@plt+0x39dc4>
   40bd0:	str	r4, [r5]
   40bd4:	pop	{r3, r4, r5, pc}
   40bd8:	ldr	r0, [pc, #20]	; 40bf4 <__read_chk@plt+0x3a770>
   40bdc:	mov	r1, r3
   40be0:	mov	r2, r4
   40be4:	add	r0, pc, r0
   40be8:	bl	3dae8 <__read_chk@plt+0x37664>
   40bec:	andeq	pc, r7, r4, lsl r1	; <UNPREDICTABLE>
   40bf0:	muleq	r4, r4, r8
   40bf4:	andeq	sl, r4, ip, asr #16
   40bf8:	push	{r3, r4, r5, lr}
   40bfc:	mov	r4, r0
   40c00:	ldr	r0, [pc, #104]	; 40c70 <__read_chk@plt+0x3a7ec>
   40c04:	ldr	r1, [r4, #4]
   40c08:	add	r0, pc, r0
   40c0c:	bl	40248 <__read_chk@plt+0x39dc4>
   40c10:	ldr	r2, [r4, #12]
   40c14:	ldr	r3, [pc, #88]	; 40c74 <__read_chk@plt+0x3a7f0>
   40c18:	cmp	r2, #1
   40c1c:	add	r3, pc, r3
   40c20:	beq	40c38 <__read_chk@plt+0x3a7b4>
   40c24:	ldr	r0, [pc, #76]	; 40c78 <__read_chk@plt+0x3a7f4>
   40c28:	ldr	r1, [r4, #4]
   40c2c:	add	r0, pc, r0
   40c30:	pop	{r3, r4, r5, lr}
   40c34:	b	4005c <__read_chk@plt+0x39bd8>
   40c38:	ldr	r2, [pc, #60]	; 40c7c <__read_chk@plt+0x3a7f8>
   40c3c:	mov	r1, #96	; 0x60
   40c40:	ldr	r5, [r3, r2]
   40c44:	ldr	r0, [r5]
   40c48:	bl	468e8 <__read_chk@plt+0x40464>
   40c4c:	ldr	r0, [r5]
   40c50:	ldr	r1, [r4, #8]
   40c54:	bl	46958 <__read_chk@plt+0x404d4>
   40c58:	ldr	r0, [r5]
   40c5c:	bl	46b24 <__read_chk@plt+0x406a0>
   40c60:	ldr	r3, [r4, #20]
   40c64:	orr	r3, r3, #4
   40c68:	str	r3, [r4, #20]
   40c6c:	pop	{r3, r4, r5, pc}
   40c70:	andeq	sl, r4, r8, ror #16
   40c74:	andeq	pc, r7, r0, ror #25
   40c78:	andeq	sl, r4, ip, asr r8
   40c7c:	muleq	r0, ip, r6
   40c80:	push	{r3, r4, r5, lr}
   40c84:	mov	r4, r0
   40c88:	ldr	r0, [pc, #92]	; 40cec <__read_chk@plt+0x3a868>
   40c8c:	ldr	r1, [r4, #4]
   40c90:	add	r0, pc, r0
   40c94:	bl	40248 <__read_chk@plt+0x39dc4>
   40c98:	ldr	r2, [r4, #12]
   40c9c:	ldr	r3, [pc, #76]	; 40cf0 <__read_chk@plt+0x3a86c>
   40ca0:	cmp	r2, #1
   40ca4:	add	r3, pc, r3
   40ca8:	bls	40cc0 <__read_chk@plt+0x3a83c>
   40cac:	ldr	r0, [pc, #64]	; 40cf4 <__read_chk@plt+0x3a870>
   40cb0:	ldr	r1, [r4, #4]
   40cb4:	add	r0, pc, r0
   40cb8:	pop	{r3, r4, r5, lr}
   40cbc:	b	4005c <__read_chk@plt+0x39bd8>
   40cc0:	ldr	r2, [pc, #48]	; 40cf8 <__read_chk@plt+0x3a874>
   40cc4:	mov	r1, #24
   40cc8:	ldr	r5, [r3, r2]
   40ccc:	ldr	r0, [r5]
   40cd0:	bl	468e8 <__read_chk@plt+0x40464>
   40cd4:	ldr	r0, [r5]
   40cd8:	ldr	r1, [r4, #8]
   40cdc:	bl	46958 <__read_chk@plt+0x404d4>
   40ce0:	ldr	r0, [r5]
   40ce4:	pop	{r3, r4, r5, lr}
   40ce8:	b	46b24 <__read_chk@plt+0x406a0>
   40cec:	andeq	sl, r4, r4, lsr #16
   40cf0:	andeq	pc, r7, r8, asr ip	; <UNPREDICTABLE>
   40cf4:	andeq	sl, r4, r8, lsl r8
   40cf8:	muleq	r0, ip, r6
   40cfc:	push	{r4, r5, r6, lr}
   40d00:	mov	r4, r0
   40d04:	add	r0, r0, #104	; 0x68
   40d08:	bl	2634c <__read_chk@plt+0x1fec8>
   40d0c:	ldr	r3, [pc, #188]	; 40dd0 <__read_chk@plt+0x3a94c>
   40d10:	ldr	r2, [pc, #188]	; 40dd4 <__read_chk@plt+0x3a950>
   40d14:	add	r3, pc, r3
   40d18:	ldr	r3, [r3, r2]
   40d1c:	ldr	r3, [r3]
   40d20:	cmp	r3, #0
   40d24:	beq	40d34 <__read_chk@plt+0x3a8b0>
   40d28:	ldr	r3, [r4]
   40d2c:	cmp	r3, #10
   40d30:	popeq	{r4, r5, r6, pc}
   40d34:	ldr	r0, [pc, #156]	; 40dd8 <__read_chk@plt+0x3a954>
   40d38:	ldr	r1, [r4, #4]
   40d3c:	add	r0, pc, r0
   40d40:	bl	40248 <__read_chk@plt+0x39dc4>
   40d44:	ldr	r0, [r4, #36]	; 0x24
   40d48:	cmn	r0, #1
   40d4c:	beq	40d90 <__read_chk@plt+0x3a90c>
   40d50:	mov	r1, #1
   40d54:	bl	5ef0 <shutdown@plt>
   40d58:	cmp	r0, #0
   40d5c:	popge	{r4, r5, r6, pc}
   40d60:	bl	6214 <__errno_location@plt>
   40d64:	ldr	r5, [r4, #4]
   40d68:	ldr	r4, [r4, #36]	; 0x24
   40d6c:	ldr	r0, [r0]
   40d70:	bl	5740 <strerror@plt>
   40d74:	mov	r1, r5
   40d78:	mov	r2, r4
   40d7c:	pop	{r4, r5, r6, lr}
   40d80:	mov	r3, r0
   40d84:	ldr	r0, [pc, #80]	; 40ddc <__read_chk@plt+0x3a958>
   40d88:	add	r0, pc, r0
   40d8c:	b	40248 <__read_chk@plt+0x39dc4>
   40d90:	add	r0, r4, #28
   40d94:	bl	3641c <__read_chk@plt+0x2ff98>
   40d98:	cmp	r0, #0
   40d9c:	popge	{r4, r5, r6, pc}
   40da0:	bl	6214 <__errno_location@plt>
   40da4:	ldr	r5, [r4, #4]
   40da8:	ldr	r4, [r4, #28]
   40dac:	ldr	r0, [r0]
   40db0:	bl	5740 <strerror@plt>
   40db4:	mov	r1, r5
   40db8:	mov	r2, r4
   40dbc:	pop	{r4, r5, r6, lr}
   40dc0:	mov	r3, r0
   40dc4:	ldr	r0, [pc, #20]	; 40de0 <__read_chk@plt+0x3a95c>
   40dc8:	add	r0, pc, r0
   40dcc:	b	40110 <__read_chk@plt+0x39c8c>
   40dd0:	andeq	pc, r7, r8, ror #23
   40dd4:	andeq	r0, r0, ip, ror #12
   40dd8:			; <UNDEFINED> instruction: 0x0004a7bc
   40ddc:	andeq	sl, r4, r8, lsl #15
   40de0:	muleq	r4, r0, r7
   40de4:	push	{r3, r4, r5, lr}
   40de8:	mov	r4, r0
   40dec:	ldr	r0, [pc, #100]	; 40e58 <__read_chk@plt+0x3a9d4>
   40df0:	ldr	r1, [r4, #4]
   40df4:	add	r0, pc, r0
   40df8:	ldr	r5, [pc, #92]	; 40e5c <__read_chk@plt+0x3a9d8>
   40dfc:	bl	40248 <__read_chk@plt+0x39dc4>
   40e00:	ldr	r2, [r4, #16]
   40e04:	add	r5, pc, r5
   40e08:	cmp	r2, #1
   40e0c:	bls	40e24 <__read_chk@plt+0x3a9a0>
   40e10:	ldr	r0, [pc, #72]	; 40e60 <__read_chk@plt+0x3a9dc>
   40e14:	ldr	r1, [r4, #4]
   40e18:	add	r0, pc, r0
   40e1c:	pop	{r3, r4, r5, lr}
   40e20:	b	4005c <__read_chk@plt+0x39bd8>
   40e24:	add	r0, r4, #104	; 0x68
   40e28:	bl	2634c <__read_chk@plt+0x1fec8>
   40e2c:	ldr	r3, [pc, #48]	; 40e64 <__read_chk@plt+0x3a9e0>
   40e30:	mov	r1, #25
   40e34:	ldr	r5, [r5, r3]
   40e38:	ldr	r0, [r5]
   40e3c:	bl	468e8 <__read_chk@plt+0x40464>
   40e40:	ldr	r0, [r5]
   40e44:	ldr	r1, [r4, #8]
   40e48:	bl	46958 <__read_chk@plt+0x404d4>
   40e4c:	ldr	r0, [r5]
   40e50:	pop	{r3, r4, r5, lr}
   40e54:	b	46b24 <__read_chk@plt+0x406a0>
   40e58:	andeq	sl, r4, r8, lsr #15
   40e5c:	strdeq	pc, [r7], -r8
   40e60:	muleq	r4, ip, r7
   40e64:	muleq	r0, ip, r6
   40e68:	push	{r4, lr}
   40e6c:	mov	r4, r0
   40e70:	ldr	r0, [pc, #68]	; 40ebc <__read_chk@plt+0x3aa38>
   40e74:	ldr	r1, [r4, #4]
   40e78:	add	r0, pc, r0
   40e7c:	bl	40248 <__read_chk@plt+0x39dc4>
   40e80:	ldr	r2, [r4, #12]
   40e84:	cmp	r2, #0
   40e88:	beq	40ea0 <__read_chk@plt+0x3aa1c>
   40e8c:	ldr	r0, [pc, #44]	; 40ec0 <__read_chk@plt+0x3aa3c>
   40e90:	ldr	r1, [r4, #4]
   40e94:	add	r0, pc, r0
   40e98:	pop	{r4, lr}
   40e9c:	b	4005c <__read_chk@plt+0x39bd8>
   40ea0:	mov	r0, r4
   40ea4:	bl	40a14 <__read_chk@plt+0x3a590>
   40ea8:	ldr	r0, [r4, #4]
   40eac:	add	r1, r4, #12
   40eb0:	mov	r2, #1
   40eb4:	pop	{r4, lr}
   40eb8:	b	40b20 <__read_chk@plt+0x3a69c>
   40ebc:	andeq	sl, r4, ip, ror #14
   40ec0:	andeq	sl, r4, r8, ror #14
   40ec4:	push	{r4, lr}
   40ec8:	mov	r4, r0
   40ecc:	ldr	r0, [pc, #172]	; 40f80 <__read_chk@plt+0x3aafc>
   40ed0:	ldr	r1, [r4, #4]
   40ed4:	add	r0, pc, r0
   40ed8:	bl	40248 <__read_chk@plt+0x39dc4>
   40edc:	add	r0, r4, #64	; 0x40
   40ee0:	bl	265d8 <__read_chk@plt+0x20154>
   40ee4:	ldr	r3, [pc, #152]	; 40f84 <__read_chk@plt+0x3ab00>
   40ee8:	add	r3, pc, r3
   40eec:	cmp	r0, #0
   40ef0:	bne	40f50 <__read_chk@plt+0x3aacc>
   40ef4:	ldr	r2, [r4, #12]
   40ef8:	cmp	r2, #1
   40efc:	bne	40f3c <__read_chk@plt+0x3aab8>
   40f00:	ldr	r2, [pc, #128]	; 40f88 <__read_chk@plt+0x3ab04>
   40f04:	ldr	r3, [r3, r2]
   40f08:	ldr	r3, [r3]
   40f0c:	cmp	r3, #0
   40f10:	beq	40f64 <__read_chk@plt+0x3aae0>
   40f14:	ldr	r3, [r4, #20]
   40f18:	tst	r3, #17
   40f1c:	bne	40f28 <__read_chk@plt+0x3aaa4>
   40f20:	mov	r0, r4
   40f24:	bl	40bf8 <__read_chk@plt+0x3a774>
   40f28:	ldr	r0, [r4, #4]
   40f2c:	add	r1, r4, #12
   40f30:	mov	r2, #3
   40f34:	pop	{r4, lr}
   40f38:	b	40b20 <__read_chk@plt+0x3a69c>
   40f3c:	ldr	r0, [pc, #72]	; 40f8c <__read_chk@plt+0x3ab08>
   40f40:	ldr	r1, [r4, #4]
   40f44:	add	r0, pc, r0
   40f48:	pop	{r4, lr}
   40f4c:	b	4005c <__read_chk@plt+0x39bd8>
   40f50:	ldr	r0, [pc, #56]	; 40f90 <__read_chk@plt+0x3ab0c>
   40f54:	ldr	r1, [r4, #4]
   40f58:	add	r0, pc, r0
   40f5c:	pop	{r4, lr}
   40f60:	b	4005c <__read_chk@plt+0x39bd8>
   40f64:	mov	r0, r4
   40f68:	bl	40c80 <__read_chk@plt+0x3a7fc>
   40f6c:	ldr	r0, [r4, #4]
   40f70:	add	r1, r4, #12
   40f74:	mov	r2, #2
   40f78:	pop	{r4, lr}
   40f7c:	b	40b20 <__read_chk@plt+0x3a69c>
   40f80:	andeq	sl, r4, r4, asr r7
   40f84:	andeq	pc, r7, r4, lsl sl	; <UNPREDICTABLE>
   40f88:	andeq	r0, r0, ip, ror #12
   40f8c:	andeq	sl, r4, r0, lsr r7
   40f90:	andeq	sl, r4, r8, ror #13
   40f94:	push	{r3, r4, r5, lr}
   40f98:	mov	r4, r0
   40f9c:	ldr	r0, [pc, #140]	; 41030 <__read_chk@plt+0x3abac>
   40fa0:	ldr	r1, [r4, #4]
   40fa4:	add	r0, pc, r0
   40fa8:	ldr	r5, [pc, #132]	; 41034 <__read_chk@plt+0x3abb0>
   40fac:	bl	40248 <__read_chk@plt+0x39dc4>
   40fb0:	add	r0, r4, #104	; 0x68
   40fb4:	bl	265d8 <__read_chk@plt+0x20154>
   40fb8:	add	r5, pc, r5
   40fbc:	cmp	r0, #0
   40fc0:	bne	4101c <__read_chk@plt+0x3ab98>
   40fc4:	ldr	r2, [r4, #16]
   40fc8:	cmp	r2, #1
   40fcc:	bne	41008 <__read_chk@plt+0x3ab84>
   40fd0:	mov	r0, r4
   40fd4:	bl	40cfc <__read_chk@plt+0x3a878>
   40fd8:	ldr	r3, [pc, #88]	; 41038 <__read_chk@plt+0x3abb4>
   40fdc:	ldr	r3, [r5, r3]
   40fe0:	ldr	r3, [r3]
   40fe4:	cmp	r3, #0
   40fe8:	bne	40ff4 <__read_chk@plt+0x3ab70>
   40fec:	mov	r0, r4
   40ff0:	bl	40de4 <__read_chk@plt+0x3a960>
   40ff4:	ldr	r0, [r4, #4]
   40ff8:	add	r1, r4, #16
   40ffc:	mov	r2, #3
   41000:	pop	{r3, r4, r5, lr}
   41004:	b	40b88 <__read_chk@plt+0x3a704>
   41008:	ldr	r0, [pc, #44]	; 4103c <__read_chk@plt+0x3abb8>
   4100c:	ldr	r1, [r4, #4]
   41010:	add	r0, pc, r0
   41014:	pop	{r3, r4, r5, lr}
   41018:	b	4005c <__read_chk@plt+0x39bd8>
   4101c:	ldr	r0, [pc, #28]	; 41040 <__read_chk@plt+0x3abbc>
   41020:	ldr	r1, [r4, #4]
   41024:	add	r0, pc, r0
   41028:	pop	{r3, r4, r5, lr}
   4102c:	b	4005c <__read_chk@plt+0x39bd8>
   41030:	strdeq	sl, [r4], -ip
   41034:	andeq	pc, r7, r4, asr #18
   41038:	andeq	r0, r0, ip, ror #12
   4103c:	ldrdeq	sl, [r4], -ip
   41040:	muleq	r4, r4, r6
   41044:	push	{r4, lr}
   41048:	mov	r4, r0
   4104c:	ldr	r0, [pc, #48]	; 41084 <__read_chk@plt+0x3ac00>
   41050:	ldr	r1, [r4, #4]
   41054:	add	r0, pc, r0
   41058:	bl	40248 <__read_chk@plt+0x39dc4>
   4105c:	ldr	r3, [r4, #12]
   41060:	cmp	r3, #0
   41064:	popne	{r4, pc}
   41068:	mov	r0, r4
   4106c:	bl	40a14 <__read_chk@plt+0x3a590>
   41070:	ldr	r0, [r4, #4]
   41074:	add	r1, r4, #12
   41078:	mov	r2, #3
   4107c:	pop	{r4, lr}
   41080:	b	40b20 <__read_chk@plt+0x3a69c>
   41084:	ldrdeq	sl, [r4], -r0
   41088:	push	{r3, r4, r5, lr}
   4108c:	mov	r4, r0
   41090:	ldr	r3, [pc, #296]	; 411c0 <__read_chk@plt+0x3ad3c>
   41094:	ldr	r2, [pc, #296]	; 411c4 <__read_chk@plt+0x3ad40>
   41098:	add	r3, pc, r3
   4109c:	ldr	r5, [r3, r2]
   410a0:	ldr	r3, [r5]
   410a4:	cmp	r3, #0
   410a8:	beq	41110 <__read_chk@plt+0x3ac8c>
   410ac:	ldr	r0, [pc, #276]	; 411c8 <__read_chk@plt+0x3ad44>
   410b0:	ldr	r1, [r4, #4]
   410b4:	add	r0, pc, r0
   410b8:	bl	40248 <__read_chk@plt+0x39dc4>
   410bc:	ldr	r3, [r4, #16]
   410c0:	ldr	r2, [r4, #20]
   410c4:	cmp	r3, #0
   410c8:	orr	r2, r2, #8
   410cc:	str	r2, [r4, #20]
   410d0:	beq	41154 <__read_chk@plt+0x3acd0>
   410d4:	cmp	r3, #1
   410d8:	popne	{r3, r4, r5, pc}
   410dc:	add	r0, r4, #104	; 0x68
   410e0:	bl	265d8 <__read_chk@plt+0x20154>
   410e4:	cmp	r0, #0
   410e8:	popne	{r3, r4, r5, pc}
   410ec:	ldr	r3, [r5]
   410f0:	cmp	r3, #0
   410f4:	beq	41104 <__read_chk@plt+0x3ac80>
   410f8:	ldr	r3, [r4, #228]	; 0xe4
   410fc:	cmp	r3, #2
   41100:	beq	41194 <__read_chk@plt+0x3ad10>
   41104:	mov	r0, r4
   41108:	pop	{r3, r4, r5, lr}
   4110c:	b	40f94 <__read_chk@plt+0x3ab10>
   41110:	ldr	r0, [pc, #180]	; 411cc <__read_chk@plt+0x3ad48>
   41114:	ldr	r1, [r4, #4]
   41118:	add	r0, pc, r0
   4111c:	bl	40248 <__read_chk@plt+0x39dc4>
   41120:	ldr	r2, [r4, #16]
   41124:	cmp	r2, #0
   41128:	beq	41154 <__read_chk@plt+0x3acd0>
   4112c:	cmp	r2, #2
   41130:	bne	41174 <__read_chk@plt+0x3acf0>
   41134:	ldr	r0, [r4, #4]
   41138:	add	r1, r4, #16
   4113c:	mov	r2, #3
   41140:	bl	40b88 <__read_chk@plt+0x3a704>
   41144:	ldr	r3, [r4, #16]
   41148:	cmp	r3, #1
   4114c:	popne	{r3, r4, r5, pc}
   41150:	b	410dc <__read_chk@plt+0x3ac58>
   41154:	ldr	r0, [r4, #4]
   41158:	add	r1, r4, #16
   4115c:	mov	r2, #1
   41160:	bl	40b88 <__read_chk@plt+0x3a704>
   41164:	ldr	r3, [r4, #16]
   41168:	cmp	r3, #1
   4116c:	popne	{r3, r4, r5, pc}
   41170:	b	410dc <__read_chk@plt+0x3ac58>
   41174:	ldr	r0, [pc, #84]	; 411d0 <__read_chk@plt+0x3ad4c>
   41178:	ldr	r1, [r4, #4]
   4117c:	add	r0, pc, r0
   41180:	bl	4005c <__read_chk@plt+0x39bd8>
   41184:	ldr	r3, [r4, #16]
   41188:	cmp	r3, #1
   4118c:	popne	{r3, r4, r5, pc}
   41190:	b	410dc <__read_chk@plt+0x3ac58>
   41194:	ldr	r3, [r4, #32]
   41198:	cmn	r3, #1
   4119c:	beq	41104 <__read_chk@plt+0x3ac80>
   411a0:	ldr	r3, [r4, #20]
   411a4:	tst	r3, #10
   411a8:	popeq	{r3, r4, r5, pc}
   411ac:	add	r0, r4, #144	; 0x90
   411b0:	bl	265d8 <__read_chk@plt+0x20154>
   411b4:	cmp	r0, #0
   411b8:	beq	41104 <__read_chk@plt+0x3ac80>
   411bc:	pop	{r3, r4, r5, pc}
   411c0:	andeq	pc, r7, r4, ror #16
   411c4:	andeq	r0, r0, ip, ror #12
   411c8:	andeq	sl, r4, r8, lsl #13
   411cc:	andeq	sl, r4, ip, lsr r6
   411d0:	strdeq	sl, [r4], -r0
   411d4:	ldr	r3, [pc, #332]	; 41328 <__read_chk@plt+0x3aea4>
   411d8:	ldr	r2, [pc, #332]	; 4132c <__read_chk@plt+0x3aea8>
   411dc:	add	r3, pc, r3
   411e0:	push	{r4, lr}
   411e4:	mov	r4, r0
   411e8:	ldr	r3, [r3, r2]
   411ec:	ldr	r3, [r3]
   411f0:	cmp	r3, #0
   411f4:	bne	41234 <__read_chk@plt+0x3adb0>
   411f8:	ldr	r0, [pc, #304]	; 41330 <__read_chk@plt+0x3aeac>
   411fc:	ldr	r1, [r4, #4]
   41200:	add	r0, pc, r0
   41204:	bl	40248 <__read_chk@plt+0x39dc4>
   41208:	ldr	r2, [r4, #12]
   4120c:	cmp	r2, #1
   41210:	beq	412a8 <__read_chk@plt+0x3ae24>
   41214:	bcc	412c8 <__read_chk@plt+0x3ae44>
   41218:	cmp	r2, #2
   4121c:	bne	412b4 <__read_chk@plt+0x3ae30>
   41220:	ldr	r0, [r4, #4]
   41224:	add	r1, r4, #12
   41228:	mov	r2, #3
   4122c:	pop	{r4, lr}
   41230:	b	40b20 <__read_chk@plt+0x3a69c>
   41234:	ldr	r0, [pc, #248]	; 41334 <__read_chk@plt+0x3aeb0>
   41238:	ldr	r1, [r4, #4]
   4123c:	add	r0, pc, r0
   41240:	bl	40248 <__read_chk@plt+0x39dc4>
   41244:	ldr	r3, [r4, #20]
   41248:	tst	r3, #16
   4124c:	beq	41294 <__read_chk@plt+0x3ae10>
   41250:	ldr	r3, [r4]
   41254:	cmp	r3, #10
   41258:	beq	41314 <__read_chk@plt+0x3ae90>
   4125c:	ldr	r3, [r4, #16]
   41260:	cmp	r3, #0
   41264:	beq	412e8 <__read_chk@plt+0x3ae64>
   41268:	ldr	r3, [r4, #12]
   4126c:	cmp	r3, #0
   41270:	beq	412dc <__read_chk@plt+0x3ae58>
   41274:	cmp	r3, #1
   41278:	popne	{r4, pc}
   4127c:	ldr	r3, [r4, #20]
   41280:	tst	r3, #16
   41284:	bne	41220 <__read_chk@plt+0x3ad9c>
   41288:	mov	r0, r4
   4128c:	bl	40bf8 <__read_chk@plt+0x3a774>
   41290:	b	41220 <__read_chk@plt+0x3ad9c>
   41294:	tst	r3, #2
   41298:	bne	412fc <__read_chk@plt+0x3ae78>
   4129c:	orr	r3, r3, #2
   412a0:	str	r3, [r4, #20]
   412a4:	b	41250 <__read_chk@plt+0x3adcc>
   412a8:	mov	r0, r4
   412ac:	bl	40c80 <__read_chk@plt+0x3a7fc>
   412b0:	b	41220 <__read_chk@plt+0x3ad9c>
   412b4:	ldr	r0, [pc, #124]	; 41338 <__read_chk@plt+0x3aeb4>
   412b8:	ldr	r1, [r4, #4]
   412bc:	add	r0, pc, r0
   412c0:	pop	{r4, lr}
   412c4:	b	4005c <__read_chk@plt+0x39bd8>
   412c8:	mov	r0, r4
   412cc:	bl	40a14 <__read_chk@plt+0x3a590>
   412d0:	mov	r0, r4
   412d4:	bl	40c80 <__read_chk@plt+0x3a7fc>
   412d8:	b	41220 <__read_chk@plt+0x3ad9c>
   412dc:	mov	r0, r4
   412e0:	bl	40a14 <__read_chk@plt+0x3a590>
   412e4:	b	41220 <__read_chk@plt+0x3ad9c>
   412e8:	ldr	r0, [r4, #4]
   412ec:	add	r1, r4, #16
   412f0:	mov	r2, #1
   412f4:	bl	40b88 <__read_chk@plt+0x3a704>
   412f8:	b	41268 <__read_chk@plt+0x3ade4>
   412fc:	ldr	r0, [pc, #56]	; 4133c <__read_chk@plt+0x3aeb8>
   41300:	ldr	r1, [r4, #4]
   41304:	add	r0, pc, r0
   41308:	bl	4005c <__read_chk@plt+0x39bd8>
   4130c:	ldr	r3, [r4, #20]
   41310:	b	4129c <__read_chk@plt+0x3ae18>
   41314:	ldr	r0, [r4, #4]
   41318:	add	r1, r4, #16
   4131c:	mov	r2, #3
   41320:	bl	40b88 <__read_chk@plt+0x3a704>
   41324:	b	41220 <__read_chk@plt+0x3ad9c>
   41328:	andeq	pc, r7, r0, lsr #14
   4132c:	andeq	r0, r0, ip, ror #12
   41330:	andeq	sl, r4, r8, ror #11
   41334:	andeq	sl, r4, r4, ror #10
   41338:	andeq	sl, r4, r4, asr #10
   4133c:			; <UNDEFINED> instruction: 0x0004a4b4
   41340:	push	{r4, r5, r6, lr}
   41344:	mov	r4, r0
   41348:	ldr	r5, [pc, #368]	; 414c0 <__read_chk@plt+0x3b03c>
   4134c:	ldr	r3, [pc, #368]	; 414c4 <__read_chk@plt+0x3b040>
   41350:	add	r5, pc, r5
   41354:	ldr	r3, [r5, r3]
   41358:	ldr	r3, [r3]
   4135c:	cmp	r3, #0
   41360:	bne	413d0 <__read_chk@plt+0x3af4c>
   41364:	ldr	r0, [pc, #348]	; 414c8 <__read_chk@plt+0x3b044>
   41368:	ldr	r1, [r4, #4]
   4136c:	add	r0, pc, r0
   41370:	bl	40248 <__read_chk@plt+0x39dc4>
   41374:	ldr	r2, [r4, #16]
   41378:	cmp	r2, #0
   4137c:	beq	413ac <__read_chk@plt+0x3af28>
   41380:	cmp	r2, #1
   41384:	bne	41484 <__read_chk@plt+0x3b000>
   41388:	mov	r0, r4
   4138c:	bl	40cfc <__read_chk@plt+0x3a878>
   41390:	mov	r0, r4
   41394:	bl	40de4 <__read_chk@plt+0x3a960>
   41398:	ldr	r0, [r4, #4]
   4139c:	add	r1, r4, #16
   413a0:	mov	r2, #3
   413a4:	pop	{r4, r5, r6, lr}
   413a8:	b	40b88 <__read_chk@plt+0x3a704>
   413ac:	mov	r0, r4
   413b0:	bl	40cfc <__read_chk@plt+0x3a878>
   413b4:	mov	r0, r4
   413b8:	bl	40de4 <__read_chk@plt+0x3a960>
   413bc:	ldr	r0, [r4, #4]
   413c0:	add	r1, r4, #16
   413c4:	mov	r2, #2
   413c8:	pop	{r4, r5, r6, lr}
   413cc:	b	40b88 <__read_chk@plt+0x3a704>
   413d0:	ldr	r0, [pc, #244]	; 414cc <__read_chk@plt+0x3b048>
   413d4:	ldr	r1, [r4, #4]
   413d8:	add	r0, pc, r0
   413dc:	bl	40248 <__read_chk@plt+0x39dc4>
   413e0:	ldr	r2, [r4, #16]
   413e4:	cmp	r2, #1
   413e8:	bhi	41498 <__read_chk@plt+0x3b014>
   413ec:	mov	r0, r4
   413f0:	bl	40cfc <__read_chk@plt+0x3a878>
   413f4:	ldr	r1, [pc, #212]	; 414d0 <__read_chk@plt+0x3b04c>
   413f8:	ldr	r0, [r4, #236]	; 0xec
   413fc:	add	r1, pc, r1
   41400:	bl	61d8 <strcmp@plt>
   41404:	subs	r6, r0, #0
   41408:	bne	41398 <__read_chk@plt+0x3af14>
   4140c:	ldr	r0, [pc, #192]	; 414d4 <__read_chk@plt+0x3b050>
   41410:	ldr	r1, [r4, #4]
   41414:	add	r0, pc, r0
   41418:	bl	40248 <__read_chk@plt+0x39dc4>
   4141c:	ldr	r3, [r4, #16]
   41420:	cmp	r3, #3
   41424:	beq	414ac <__read_chk@plt+0x3b028>
   41428:	ldr	r3, [pc, #168]	; 414d8 <__read_chk@plt+0x3b054>
   4142c:	ldr	r3, [r5, r3]
   41430:	ldr	r3, [r3]
   41434:	tst	r3, #67108864	; 0x4000000
   41438:	beq	41398 <__read_chk@plt+0x3af14>
   4143c:	ldr	r3, [pc, #152]	; 414dc <__read_chk@plt+0x3b058>
   41440:	mov	r1, #98	; 0x62
   41444:	ldr	r5, [r5, r3]
   41448:	ldr	r0, [r5]
   4144c:	bl	468e8 <__read_chk@plt+0x40464>
   41450:	ldr	r0, [r5]
   41454:	ldr	r1, [r4, #8]
   41458:	bl	46958 <__read_chk@plt+0x404d4>
   4145c:	ldr	r1, [pc, #124]	; 414e0 <__read_chk@plt+0x3b05c>
   41460:	ldr	r0, [r5]
   41464:	add	r1, pc, r1
   41468:	bl	46a00 <__read_chk@plt+0x4057c>
   4146c:	ldr	r0, [r5]
   41470:	mov	r1, r6
   41474:	bl	4691c <__read_chk@plt+0x40498>
   41478:	ldr	r0, [r5]
   4147c:	bl	46b24 <__read_chk@plt+0x406a0>
   41480:	b	41398 <__read_chk@plt+0x3af14>
   41484:	ldr	r0, [pc, #88]	; 414e4 <__read_chk@plt+0x3b060>
   41488:	ldr	r1, [r4, #4]
   4148c:	add	r0, pc, r0
   41490:	pop	{r4, r5, r6, lr}
   41494:	b	4005c <__read_chk@plt+0x39bd8>
   41498:	ldr	r0, [pc, #72]	; 414e8 <__read_chk@plt+0x3b064>
   4149c:	ldr	r1, [r4, #4]
   414a0:	add	r0, pc, r0
   414a4:	pop	{r4, r5, r6, lr}
   414a8:	b	4005c <__read_chk@plt+0x39bd8>
   414ac:	ldr	r0, [pc, #56]	; 414ec <__read_chk@plt+0x3b068>
   414b0:	ldr	r1, [r4, #4]
   414b4:	add	r0, pc, r0
   414b8:	bl	4005c <__read_chk@plt+0x39bd8>
   414bc:	b	41398 <__read_chk@plt+0x3af14>
   414c0:	andeq	pc, r7, ip, lsr #11
   414c4:	andeq	r0, r0, ip, ror #12
   414c8:	andeq	sl, r4, ip, asr #9
   414cc:	andeq	sl, r4, r0, ror #8
   414d0:	andeq	sp, r3, r8, asr #27
   414d4:	andeq	sl, r4, r0, asr #8
   414d8:	andeq	r0, r0, ip, lsr #12
   414dc:	muleq	r0, ip, r6
   414e0:	ldrdeq	r0, [r4], -r4
   414e4:	andeq	sl, r4, r0, lsl r4
   414e8:	strdeq	sl, [r4], -ip
   414ec:			; <UNDEFINED> instruction: 0x0004a3b8
   414f0:	mov	r3, #14
   414f4:	str	r3, [r0]
   414f8:	bx	lr
   414fc:	push	{r4, r5, r6, lr}
   41500:	mov	r4, r0
   41504:	ldr	r3, [r0]
   41508:	sub	sp, sp, #8
   4150c:	ldr	r5, [pc, #496]	; 41704 <__read_chk@plt+0x3b280>
   41510:	cmp	r3, #14
   41514:	add	r5, pc, r5
   41518:	beq	41610 <__read_chk@plt+0x3b18c>
   4151c:	ldr	r3, [r0, #12]
   41520:	cmp	r3, #3
   41524:	beq	41534 <__read_chk@plt+0x3b0b0>
   41528:	mov	r0, #0
   4152c:	add	sp, sp, #8
   41530:	pop	{r4, r5, r6, pc}
   41534:	ldr	r3, [r0, #16]
   41538:	cmp	r3, #3
   4153c:	bne	41528 <__read_chk@plt+0x3b0a4>
   41540:	ldr	r3, [pc, #448]	; 41708 <__read_chk@plt+0x3b284>
   41544:	ldr	r3, [r5, r3]
   41548:	ldr	r3, [r3]
   4154c:	cmp	r3, #0
   41550:	beq	4167c <__read_chk@plt+0x3b1f8>
   41554:	ldr	r3, [pc, #432]	; 4170c <__read_chk@plt+0x3b288>
   41558:	ldr	r3, [r5, r3]
   4155c:	ldr	r3, [r3]
   41560:	tst	r3, #2097152	; 0x200000
   41564:	beq	41574 <__read_chk@plt+0x3b0f0>
   41568:	ldr	r3, [r0, #228]	; 0xe4
   4156c:	cmp	r3, #2
   41570:	beq	41628 <__read_chk@plt+0x3b1a4>
   41574:	ldr	r3, [r4, #20]
   41578:	tst	r3, #16
   4157c:	bne	41694 <__read_chk@plt+0x3b210>
   41580:	tst	r3, #1
   41584:	bne	415e8 <__read_chk@plt+0x3b164>
   41588:	cmp	r1, #0
   4158c:	bne	415b0 <__read_chk@plt+0x3b12c>
   41590:	tst	r3, #2
   41594:	beq	415e8 <__read_chk@plt+0x3b164>
   41598:	ldr	r0, [pc, #368]	; 41710 <__read_chk@plt+0x3b28c>
   4159c:	ldr	r1, [r4, #4]
   415a0:	add	r0, pc, r0
   415a4:	bl	40248 <__read_chk@plt+0x39dc4>
   415a8:	mov	r0, #1
   415ac:	b	4152c <__read_chk@plt+0x3b0a8>
   415b0:	ldr	r0, [pc, #348]	; 41714 <__read_chk@plt+0x3b290>
   415b4:	ldr	r1, [r4, #4]
   415b8:	add	r0, pc, r0
   415bc:	bl	40248 <__read_chk@plt+0x39dc4>
   415c0:	ldr	r3, [r4, #16]
   415c4:	ldr	r2, [r4, #12]
   415c8:	cmp	r3, #3
   415cc:	bne	415d8 <__read_chk@plt+0x3b154>
   415d0:	cmp	r2, #3
   415d4:	beq	416ac <__read_chk@plt+0x3b228>
   415d8:	ldr	r0, [pc, #312]	; 41718 <__read_chk@plt+0x3b294>
   415dc:	ldr	r1, [r4, #4]
   415e0:	add	r0, pc, r0
   415e4:	bl	4005c <__read_chk@plt+0x39bd8>
   415e8:	ldr	r3, [r4, #20]
   415ec:	and	r3, r3, #3
   415f0:	cmp	r3, #3
   415f4:	bne	41528 <__read_chk@plt+0x3b0a4>
   415f8:	ldr	r0, [pc, #284]	; 4171c <__read_chk@plt+0x3b298>
   415fc:	ldr	r1, [r4, #4]
   41600:	add	r0, pc, r0
   41604:	bl	40248 <__read_chk@plt+0x39dc4>
   41608:	mov	r0, #1
   4160c:	b	4152c <__read_chk@plt+0x3b0a8>
   41610:	ldr	r1, [r0, #4]
   41614:	ldr	r0, [pc, #260]	; 41720 <__read_chk@plt+0x3b29c>
   41618:	add	r0, pc, r0
   4161c:	bl	40248 <__read_chk@plt+0x39dc4>
   41620:	mov	r0, #1
   41624:	b	4152c <__read_chk@plt+0x3b0a8>
   41628:	ldr	r3, [r0, #32]
   4162c:	cmn	r3, #1
   41630:	beq	41574 <__read_chk@plt+0x3b0f0>
   41634:	add	r6, r0, #144	; 0x90
   41638:	str	r1, [sp, #4]
   4163c:	mov	r0, r6
   41640:	bl	265d8 <__read_chk@plt+0x20154>
   41644:	ldr	r1, [sp, #4]
   41648:	cmp	r0, #0
   4164c:	beq	41574 <__read_chk@plt+0x3b0f0>
   41650:	mov	r0, r6
   41654:	ldr	r5, [r4, #4]
   41658:	ldr	r4, [r4, #32]
   4165c:	bl	265d8 <__read_chk@plt+0x20154>
   41660:	mov	r1, r5
   41664:	mov	r2, r4
   41668:	mov	r3, r0
   4166c:	ldr	r0, [pc, #176]	; 41724 <__read_chk@plt+0x3b2a0>
   41670:	add	r0, pc, r0
   41674:	bl	40248 <__read_chk@plt+0x39dc4>
   41678:	b	41528 <__read_chk@plt+0x3b0a4>
   4167c:	ldr	r1, [r0, #4]
   41680:	ldr	r0, [pc, #160]	; 41728 <__read_chk@plt+0x3b2a4>
   41684:	add	r0, pc, r0
   41688:	bl	40248 <__read_chk@plt+0x39dc4>
   4168c:	mov	r0, #1
   41690:	b	4152c <__read_chk@plt+0x3b0a8>
   41694:	ldr	r0, [pc, #144]	; 4172c <__read_chk@plt+0x3b2a8>
   41698:	ldr	r1, [r4, #4]
   4169c:	add	r0, pc, r0
   416a0:	bl	40248 <__read_chk@plt+0x39dc4>
   416a4:	mov	r0, #1
   416a8:	b	4152c <__read_chk@plt+0x3b0a8>
   416ac:	ldr	r3, [r4, #20]
   416b0:	tst	r3, #1
   416b4:	bne	416f0 <__read_chk@plt+0x3b26c>
   416b8:	ldr	r3, [pc, #112]	; 41730 <__read_chk@plt+0x3b2ac>
   416bc:	mov	r1, #97	; 0x61
   416c0:	ldr	r5, [r5, r3]
   416c4:	ldr	r0, [r5]
   416c8:	bl	468e8 <__read_chk@plt+0x40464>
   416cc:	ldr	r0, [r5]
   416d0:	ldr	r1, [r4, #8]
   416d4:	bl	46958 <__read_chk@plt+0x404d4>
   416d8:	ldr	r0, [r5]
   416dc:	bl	46b24 <__read_chk@plt+0x406a0>
   416e0:	ldr	r3, [r4, #20]
   416e4:	orr	r3, r3, #1
   416e8:	str	r3, [r4, #20]
   416ec:	b	415e8 <__read_chk@plt+0x3b164>
   416f0:	ldr	r0, [pc, #60]	; 41734 <__read_chk@plt+0x3b2b0>
   416f4:	ldr	r1, [r4, #4]
   416f8:	add	r0, pc, r0
   416fc:	bl	4005c <__read_chk@plt+0x39bd8>
   41700:	b	415e8 <__read_chk@plt+0x3b164>
   41704:	andeq	pc, r7, r8, ror #7
   41708:	andeq	r0, r0, ip, ror #12
   4170c:	andeq	r0, r0, ip, lsr #12
   41710:	andeq	sl, r4, r0, lsl #8
   41714:	andeq	sl, r4, r8, ror r3
   41718:	andeq	sl, r4, r8, ror #6
   4171c:	ldrdeq	sl, [r4], -ip
   41720:			; <UNDEFINED> instruction: 0x0004a2b0
   41724:	andeq	sl, r4, r0, lsl #5
   41728:	andeq	sl, r4, r8, asr r2
   4172c:	andeq	sl, r4, r8, ror r2
   41730:	muleq	r0, ip, r6
   41734:	andeq	sl, r4, r8, lsl #5
   41738:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   4173c:	mov	r8, r1
   41740:	ldr	r7, [r0]
   41744:	ldr	r3, [pc, #300]	; 41878 <__read_chk@plt+0x3b3f4>
   41748:	ldr	r6, [r7, #188]	; 0xbc
   4174c:	add	r3, pc, r3
   41750:	cmp	r6, #0
   41754:	beq	417ec <__read_chk@plt+0x3b368>
   41758:	ldr	r6, [r0, #4]
   4175c:	cmp	r6, #0
   41760:	beq	417ec <__read_chk@plt+0x3b368>
   41764:	ldr	r2, [pc, #272]	; 4187c <__read_chk@plt+0x3b3f8>
   41768:	ldr	r3, [r3, r2]
   4176c:	ldr	r3, [r3]
   41770:	cmp	r3, #0
   41774:	bne	417f4 <__read_chk@plt+0x3b370>
   41778:	ldr	r6, [r0, #1048]	; 0x418
   4177c:	ands	r6, r6, #32768	; 0x8000
   41780:	bne	41800 <__read_chk@plt+0x3b37c>
   41784:	ldr	r3, [r7, #236]	; 0xec
   41788:	cmp	r3, #0
   4178c:	beq	4181c <__read_chk@plt+0x3b398>
   41790:	ldr	r2, [r7, #280]	; 0x118
   41794:	cmp	r2, #0
   41798:	bne	4185c <__read_chk@plt+0x3b3d8>
   4179c:	cmp	r3, #-2147483648	; 0x80000000
   417a0:	bhi	417e8 <__read_chk@plt+0x3b364>
   417a4:	ldr	r3, [r7, #212]	; 0xd4
   417a8:	cmp	r3, #-2147483648	; 0x80000000
   417ac:	bhi	417e8 <__read_chk@plt+0x3b364>
   417b0:	mov	r2, #264	; 0x108
   417b4:	ldr	r3, [r7, #204]	; 0xcc
   417b8:	ldrd	r4, [r7, r2]
   417bc:	orrs	r1, r4, r5
   417c0:	ldr	r9, [r3, #20]
   417c4:	bne	4182c <__read_chk@plt+0x3b3a8>
   417c8:	mov	r3, #256	; 0x100
   417cc:	ldrd	r2, [r3, r7]
   417d0:	orrs	r1, r2, r3
   417d4:	beq	417ec <__read_chk@plt+0x3b368>
   417d8:	ldrd	r4, [r7, #216]	; 0xd8
   417dc:	cmp	r3, r5
   417e0:	cmpeq	r2, r4
   417e4:	bcs	417ec <__read_chk@plt+0x3b368>
   417e8:	mov	r6, #1
   417ec:	mov	r0, r6
   417f0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   417f4:	ldr	r3, [r7, #344]	; 0x158
   417f8:	cmp	r3, #0
   417fc:	beq	4180c <__read_chk@plt+0x3b388>
   41800:	mov	r6, #0
   41804:	mov	r0, r6
   41808:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   4180c:	ldr	r6, [r6, #64]	; 0x40
   41810:	cmp	r6, #0
   41814:	beq	417ec <__read_chk@plt+0x3b368>
   41818:	b	41778 <__read_chk@plt+0x3b2f4>
   4181c:	ldr	r2, [r7, #212]	; 0xd4
   41820:	cmp	r2, #0
   41824:	bne	41790 <__read_chk@plt+0x3b30c>
   41828:	b	417ec <__read_chk@plt+0x3b368>
   4182c:	sub	r0, r9, #1
   41830:	mov	r1, r9
   41834:	add	r0, r0, r8
   41838:	bl	7c740 <__read_chk@plt+0x762bc>
   4183c:	ldrd	r2, [r7, #240]	; 0xf0
   41840:	mul	r0, r9, r0
   41844:	adds	r2, r2, r0
   41848:	adc	r3, r3, #0
   4184c:	cmp	r5, r3
   41850:	cmpeq	r4, r2
   41854:	bcc	417e8 <__read_chk@plt+0x3b364>
   41858:	b	417c8 <__read_chk@plt+0x3b344>
   4185c:	ldr	r4, [r7, #284]	; 0x11c
   41860:	add	r4, r2, r4
   41864:	bl	4daa4 <__read_chk@plt+0x47620>
   41868:	cmp	r4, r0
   4186c:	bls	417e8 <__read_chk@plt+0x3b364>
   41870:	ldr	r3, [r7, #236]	; 0xec
   41874:	b	4179c <__read_chk@plt+0x3b318>
   41878:			; <UNDEFINED> instruction: 0x0007f1b0
   4187c:	andeq	r0, r0, ip, ror #12
   41880:	push	{r4, lr}
   41884:	subs	r4, r0, #0
   41888:	popeq	{r4, pc}
   4188c:	ldr	r0, [r4]
   41890:	bl	55a8 <free@plt>
   41894:	ldr	r3, [r4, #36]	; 0x24
   41898:	cmp	r3, #0
   4189c:	bne	418bc <__read_chk@plt+0x3b438>
   418a0:	ldr	r0, [r4, #76]	; 0x4c
   418a4:	bl	55a8 <free@plt>
   418a8:	mov	r0, r4
   418ac:	bl	6819c <__read_chk@plt+0x61d18>
   418b0:	mov	r0, r4
   418b4:	pop	{r4, lr}
   418b8:	b	55a8 <free@plt>
   418bc:	add	r0, r4, #32
   418c0:	bl	4b9a0 <__read_chk@plt+0x4551c>
   418c4:	ldr	r0, [r4, #32]
   418c8:	bl	55a8 <free@plt>
   418cc:	b	418a0 <__read_chk@plt+0x3b41c>
   418d0:	push	{r4, lr}
   418d4:	mov	r4, r0
   418d8:	ldr	r0, [r0]
   418dc:	ldr	r2, [r0, #152]	; 0x98
   418e0:	cmp	r2, #1
   418e4:	beq	4192c <__read_chk@plt+0x3b4a8>
   418e8:	ldr	r1, [pc, #76]	; 4193c <__read_chk@plt+0x3b4b8>
   418ec:	add	r0, r0, #40	; 0x28
   418f0:	mov	r2, #56	; 0x38
   418f4:	add	r1, pc, r1
   418f8:	bl	5b60 <inflateInit_@plt>
   418fc:	cmn	r0, #4
   41900:	beq	41924 <__read_chk@plt+0x3b4a0>
   41904:	cmp	r0, #0
   41908:	bne	4191c <__read_chk@plt+0x3b498>
   4190c:	ldr	r3, [r4]
   41910:	mov	r2, #1
   41914:	str	r2, [r3, #152]	; 0x98
   41918:	pop	{r4, pc}
   4191c:	mvn	r0, #0
   41920:	pop	{r4, pc}
   41924:	mvn	r0, #1
   41928:	pop	{r4, pc}
   4192c:	add	r0, r0, #40	; 0x28
   41930:	bl	5c98 <inflateEnd@plt>
   41934:	ldr	r0, [r4]
   41938:	b	418e8 <__read_chk@plt+0x3b464>
   4193c:	andeq	sl, r4, r4, asr r2
   41940:	push	{r3, r4, r5, lr}
   41944:	sub	r3, r1, #1
   41948:	cmp	r3, #8
   4194c:	mov	r4, r1
   41950:	mov	r5, r0
   41954:	bhi	419cc <__read_chk@plt+0x3b548>
   41958:	ldr	r0, [pc, #116]	; 419d4 <__read_chk@plt+0x3b550>
   4195c:	add	r0, pc, r0
   41960:	bl	401e0 <__read_chk@plt+0x39d5c>
   41964:	ldr	r0, [r5]
   41968:	ldr	r2, [r0, #156]	; 0x9c
   4196c:	cmp	r2, #1
   41970:	beq	419bc <__read_chk@plt+0x3b538>
   41974:	ldr	r2, [pc, #92]	; 419d8 <__read_chk@plt+0x3b554>
   41978:	add	r0, r0, #96	; 0x60
   4197c:	mov	r1, r4
   41980:	mov	r3, #56	; 0x38
   41984:	add	r2, pc, r2
   41988:	bl	53c8 <deflateInit_@plt>
   4198c:	cmn	r0, #4
   41990:	beq	419b4 <__read_chk@plt+0x3b530>
   41994:	cmp	r0, #0
   41998:	bne	419ac <__read_chk@plt+0x3b528>
   4199c:	ldr	r3, [r5]
   419a0:	mov	r2, #1
   419a4:	str	r2, [r3, #156]	; 0x9c
   419a8:	pop	{r3, r4, r5, pc}
   419ac:	mvn	r0, #0
   419b0:	pop	{r3, r4, r5, pc}
   419b4:	mvn	r0, #1
   419b8:	pop	{r3, r4, r5, pc}
   419bc:	add	r0, r0, #96	; 0x60
   419c0:	bl	5860 <deflateEnd@plt>
   419c4:	ldr	r0, [r5]
   419c8:	b	41974 <__read_chk@plt+0x3b4f0>
   419cc:	mvn	r0, #9
   419d0:	pop	{r3, r4, r5, pc}
   419d4:	strdeq	sl, [r4], -r4
   419d8:	andeq	sl, r4, r4, asr #3
   419dc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   419e0:	mov	r2, #1
   419e4:	ldr	r3, [r0]
   419e8:	mov	r7, r0
   419ec:	mov	r8, r2
   419f0:	mov	r4, #0
   419f4:	mov	r5, r3
   419f8:	str	r2, [r3, #188]	; 0xbc
   419fc:	ldr	r6, [r5, #200]	; 0xc8
   41a00:	cmp	r6, #0
   41a04:	beq	41a20 <__read_chk@plt+0x3b59c>
   41a08:	ldr	r3, [r6, #72]	; 0x48
   41a0c:	cmp	r3, #0
   41a10:	bne	41a20 <__read_chk@plt+0x3b59c>
   41a14:	ldr	r3, [r6, #68]	; 0x44
   41a18:	cmp	r3, #2
   41a1c:	beq	41a44 <__read_chk@plt+0x3b5c0>
   41a20:	mov	r0, r4
   41a24:	mov	r1, #1
   41a28:	bl	7cfd8 <__read_chk@plt+0x76b54>
   41a2c:	add	r5, r5, #4
   41a30:	cmp	r0, #2
   41a34:	mov	r4, r0
   41a38:	bne	419fc <__read_chk@plt+0x3b578>
   41a3c:	mov	r0, #0
   41a40:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   41a44:	ldr	r9, [r7]
   41a48:	ldr	r3, [r9, #36]	; 0x24
   41a4c:	cmp	r3, #0
   41a50:	beq	41a74 <__read_chk@plt+0x3b5f0>
   41a54:	cmp	r4, #1
   41a58:	beq	41a90 <__read_chk@plt+0x3b60c>
   41a5c:	mov	r0, r7
   41a60:	bl	418d0 <__read_chk@plt+0x3b44c>
   41a64:	cmp	r0, #0
   41a68:	bne	41a8c <__read_chk@plt+0x3b608>
   41a6c:	str	r8, [r6, #72]	; 0x48
   41a70:	b	41a20 <__read_chk@plt+0x3b59c>
   41a74:	bl	25d50 <__read_chk@plt+0x1f8cc>
   41a78:	cmp	r0, #0
   41a7c:	str	r0, [r9, #36]	; 0x24
   41a80:	bne	41a54 <__read_chk@plt+0x3b5d0>
   41a84:	mvn	r0, #1
   41a88:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   41a8c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   41a90:	mov	r0, r7
   41a94:	mov	r1, #6
   41a98:	bl	41940 <__read_chk@plt+0x3b4bc>
   41a9c:	cmp	r0, #0
   41aa0:	beq	41a6c <__read_chk@plt+0x3b5e8>
   41aa4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   41aa8:	ldr	r3, [pc, #240]	; 41ba0 <__read_chk@plt+0x3b71c>
   41aac:	ldr	ip, [pc, #240]	; 41ba4 <__read_chk@plt+0x3b720>
   41ab0:	add	r3, pc, r3
   41ab4:	push	{r4, r5, r6, r7, r8, r9, lr}
   41ab8:	sub	sp, sp, #4096	; 0x1000
   41abc:	ldr	r5, [r3, ip]
   41ac0:	sub	sp, sp, #12
   41ac4:	mov	r4, r0
   41ac8:	mov	r0, r1
   41acc:	add	r1, sp, #8192	; 0x2000
   41ad0:	ldr	r9, [r4]
   41ad4:	ldr	r3, [r5]
   41ad8:	mov	r8, r2
   41adc:	add	r6, sp, #4
   41ae0:	mov	r7, #4096	; 0x1000
   41ae4:	str	r3, [r1, #-4092]	; 0xfffff004
   41ae8:	bl	265d8 <__read_chk@plt+0x20154>
   41aec:	str	r0, [r9, #100]	; 0x64
   41af0:	ldr	r3, [r4]
   41af4:	str	r6, [r3, #108]	; 0x6c
   41af8:	mov	r1, #1
   41afc:	ldr	r3, [r4]
   41b00:	str	r7, [r3, #112]	; 0x70
   41b04:	ldr	r0, [r4]
   41b08:	add	r0, r0, #96	; 0x60
   41b0c:	bl	56ec <deflate@plt>
   41b10:	cmn	r0, #4
   41b14:	beq	41b94 <__read_chk@plt+0x3b710>
   41b18:	cmp	r0, #0
   41b1c:	beq	41b5c <__read_chk@plt+0x3b6d8>
   41b20:	ldr	r4, [r4]
   41b24:	mov	r1, #1
   41b28:	ldr	r0, [r4, #164]	; 0xa4
   41b2c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   41b30:	mvn	r3, #3
   41b34:	str	r0, [r4, #164]	; 0xa4
   41b38:	add	r1, sp, #8192	; 0x2000
   41b3c:	mov	r0, r3
   41b40:	ldr	r2, [r1, #-4092]	; 0xfffff004
   41b44:	ldr	r3, [r5]
   41b48:	cmp	r2, r3
   41b4c:	bne	41b9c <__read_chk@plt+0x3b718>
   41b50:	add	sp, sp, #4096	; 0x1000
   41b54:	add	sp, sp, #12
   41b58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41b5c:	ldr	r3, [r4]
   41b60:	mov	r0, r8
   41b64:	mov	r1, r6
   41b68:	ldr	r2, [r3, #112]	; 0x70
   41b6c:	rsb	r2, r2, #4096	; 0x1000
   41b70:	bl	2e828 <__read_chk@plt+0x283a4>
   41b74:	cmp	r0, #0
   41b78:	bne	41b8c <__read_chk@plt+0x3b708>
   41b7c:	ldr	r3, [r4]
   41b80:	ldr	r2, [r3, #112]	; 0x70
   41b84:	cmp	r2, #0
   41b88:	beq	41af4 <__read_chk@plt+0x3b670>
   41b8c:	mov	r3, r0
   41b90:	b	41b38 <__read_chk@plt+0x3b6b4>
   41b94:	mvn	r3, #1
   41b98:	b	41b38 <__read_chk@plt+0x3b6b4>
   41b9c:	bl	5d64 <__stack_chk_fail@plt>
   41ba0:	andeq	lr, r7, ip, asr #28
   41ba4:	andeq	r0, r0, r8, asr #11
   41ba8:	push	{r3, r4, r5, r6, r7, lr}
   41bac:	mov	r4, r0
   41bb0:	ldr	r3, [r0]
   41bb4:	mov	r5, r1
   41bb8:	mov	r6, r2
   41bbc:	ldr	r3, [r3, #156]	; 0x9c
   41bc0:	cmp	r3, #1
   41bc4:	bne	41c04 <__read_chk@plt+0x3b780>
   41bc8:	mov	r0, r1
   41bcc:	bl	265d8 <__read_chk@plt+0x20154>
   41bd0:	cmp	r0, #0
   41bd4:	popeq	{r3, r4, r5, r6, r7, pc}
   41bd8:	mov	r0, r5
   41bdc:	ldr	r7, [r4]
   41be0:	bl	26838 <__read_chk@plt+0x203b4>
   41be4:	cmp	r0, #0
   41be8:	str	r0, [r7, #96]	; 0x60
   41bec:	beq	41c04 <__read_chk@plt+0x3b780>
   41bf0:	mov	r0, r4
   41bf4:	mov	r1, r5
   41bf8:	mov	r2, r6
   41bfc:	pop	{r3, r4, r5, r6, r7, lr}
   41c00:	b	41aa8 <__read_chk@plt+0x3b624>
   41c04:	mvn	r0, #0
   41c08:	pop	{r3, r4, r5, r6, r7, pc}
   41c0c:	push	{r3, r4, r5, r6, r7, lr}
   41c10:	add	r3, r2, #50	; 0x32
   41c14:	mov	r5, r0
   41c18:	ldr	r4, [r1, r3, lsl #2]
   41c1c:	cmp	r4, #0
   41c20:	beq	41d30 <__read_chk@plt+0x3b8ac>
   41c24:	ldr	ip, [r1, #12]
   41c28:	cmp	r2, #1
   41c2c:	ldr	r0, [r1, #16]
   41c30:	ldr	r2, [r4, #16]
   41c34:	movne	r0, ip
   41c38:	ldr	r1, [r4, #28]
   41c3c:	bl	3cd98 <__read_chk@plt+0x36914>
   41c40:	cmp	r0, #0
   41c44:	popne	{r3, r4, r5, r6, r7, pc}
   41c48:	bl	25d50 <__read_chk@plt+0x1f8cc>
   41c4c:	subs	r6, r0, #0
   41c50:	beq	41d38 <__read_chk@plt+0x3b8b4>
   41c54:	ldr	r1, [r4]
   41c58:	bl	2ed04 <__read_chk@plt+0x28880>
   41c5c:	subs	r7, r0, #0
   41c60:	beq	41c74 <__read_chk@plt+0x3b7f0>
   41c64:	mov	r0, r6
   41c68:	bl	25fe8 <__read_chk@plt+0x1fb64>
   41c6c:	mov	r0, r7
   41c70:	pop	{r3, r4, r5, r6, r7, pc}
   41c74:	mov	r0, r6
   41c78:	add	r1, r4, #4
   41c7c:	mov	r2, #4
   41c80:	bl	2e828 <__read_chk@plt+0x283a4>
   41c84:	subs	r7, r0, #0
   41c88:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41c8c:	mov	r0, r6
   41c90:	ldr	r1, [r4, #8]
   41c94:	bl	2eadc <__read_chk@plt+0x28658>
   41c98:	subs	r7, r0, #0
   41c9c:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41ca0:	mov	r0, r6
   41ca4:	ldr	r1, [r4, #20]
   41ca8:	bl	2eadc <__read_chk@plt+0x28658>
   41cac:	subs	r7, r0, #0
   41cb0:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41cb4:	mov	r0, r6
   41cb8:	ldr	r1, [r4, #24]
   41cbc:	ldr	r2, [r4, #12]
   41cc0:	bl	2ec40 <__read_chk@plt+0x287bc>
   41cc4:	subs	r7, r0, #0
   41cc8:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41ccc:	mov	r0, r6
   41cd0:	ldr	r1, [r4, #28]
   41cd4:	ldr	r2, [r4, #16]
   41cd8:	bl	2ec40 <__read_chk@plt+0x287bc>
   41cdc:	subs	r7, r0, #0
   41ce0:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41ce4:	ldr	r0, [r4, #4]
   41ce8:	bl	3c498 <__read_chk@plt+0x36014>
   41cec:	cmp	r0, #0
   41cf0:	beq	41d40 <__read_chk@plt+0x3b8bc>
   41cf4:	mov	r0, r6
   41cf8:	ldr	r1, [r4, #68]	; 0x44
   41cfc:	bl	2eadc <__read_chk@plt+0x28658>
   41d00:	subs	r7, r0, #0
   41d04:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41d08:	ldr	r1, [r4, #76]	; 0x4c
   41d0c:	mov	r0, r6
   41d10:	bl	2ed04 <__read_chk@plt+0x28880>
   41d14:	subs	r7, r0, #0
   41d18:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41d1c:	mov	r0, r5
   41d20:	mov	r1, r6
   41d24:	bl	2ed44 <__read_chk@plt+0x288c0>
   41d28:	mov	r7, r0
   41d2c:	b	41c64 <__read_chk@plt+0x3b7e0>
   41d30:	mvn	r0, #0
   41d34:	pop	{r3, r4, r5, r6, r7, pc}
   41d38:	mvn	r0, #1
   41d3c:	pop	{r3, r4, r5, r6, r7, pc}
   41d40:	mov	r0, r6
   41d44:	ldr	r1, [r4, #32]
   41d48:	bl	2ed04 <__read_chk@plt+0x28880>
   41d4c:	subs	r7, r0, #0
   41d50:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41d54:	mov	r0, r6
   41d58:	ldr	r1, [r4, #36]	; 0x24
   41d5c:	bl	2eadc <__read_chk@plt+0x28658>
   41d60:	subs	r7, r0, #0
   41d64:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41d68:	mov	r0, r6
   41d6c:	ldr	r1, [r4, #44]	; 0x2c
   41d70:	ldr	r2, [r4, #48]	; 0x30
   41d74:	bl	2ec40 <__read_chk@plt+0x287bc>
   41d78:	subs	r7, r0, #0
   41d7c:	bne	41c64 <__read_chk@plt+0x3b7e0>
   41d80:	b	41cf4 <__read_chk@plt+0x3b870>
   41d84:	ldr	r3, [pc, #552]	; 41fb4 <__read_chk@plt+0x3bb30>
   41d88:	ldr	ip, [pc, #552]	; 41fb8 <__read_chk@plt+0x3bb34>
   41d8c:	add	r3, pc, r3
   41d90:	push	{r4, r5, r6, r7, r8, r9, lr}
   41d94:	sub	sp, sp, #28
   41d98:	ldr	r5, [r3, ip]
   41d9c:	mov	r4, r0
   41da0:	mov	r8, r1
   41da4:	mov	r0, #1
   41da8:	mov	r1, #80	; 0x50
   41dac:	mov	r7, r2
   41db0:	ldr	r3, [r5]
   41db4:	mov	r2, #0
   41db8:	str	r2, [sp, #4]
   41dbc:	str	r3, [sp, #20]
   41dc0:	bl	5f80 <calloc@plt>
   41dc4:	subs	r6, r0, #0
   41dc8:	beq	41f98 <__read_chk@plt+0x3bb14>
   41dcc:	mov	r0, r4
   41dd0:	add	r1, sp, #4
   41dd4:	bl	2ed78 <__read_chk@plt+0x288f4>
   41dd8:	subs	r4, r0, #0
   41ddc:	beq	41e10 <__read_chk@plt+0x3b98c>
   41de0:	ldr	r7, [sp, #4]
   41de4:	mov	r0, r6
   41de8:	bl	55a8 <free@plt>
   41dec:	mov	r0, r7
   41df0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   41df4:	ldr	r2, [sp, #20]
   41df8:	ldr	r3, [r5]
   41dfc:	mov	r0, r4
   41e00:	cmp	r2, r3
   41e04:	bne	41fa4 <__read_chk@plt+0x3bb20>
   41e08:	add	sp, sp, #28
   41e0c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   41e10:	mov	r2, r4
   41e14:	ldr	r0, [sp, #4]
   41e18:	mov	r1, r6
   41e1c:	bl	2e644 <__read_chk@plt+0x281c0>
   41e20:	subs	r4, r0, #0
   41e24:	bne	41de0 <__read_chk@plt+0x3b95c>
   41e28:	ldr	r0, [sp, #4]
   41e2c:	add	r1, r6, #4
   41e30:	mov	r2, #4
   41e34:	bl	2e1cc <__read_chk@plt+0x27d48>
   41e38:	subs	r4, r0, #0
   41e3c:	bne	41de0 <__read_chk@plt+0x3b95c>
   41e40:	ldr	r0, [sp, #4]
   41e44:	add	r1, r6, #8
   41e48:	bl	2e320 <__read_chk@plt+0x27e9c>
   41e4c:	subs	r4, r0, #0
   41e50:	bne	41de0 <__read_chk@plt+0x3b95c>
   41e54:	ldr	r0, [sp, #4]
   41e58:	add	r1, r6, #20
   41e5c:	bl	2e320 <__read_chk@plt+0x27e9c>
   41e60:	subs	r4, r0, #0
   41e64:	bne	41de0 <__read_chk@plt+0x3b95c>
   41e68:	ldr	r0, [sp, #4]
   41e6c:	add	r1, r6, #24
   41e70:	add	r2, sp, #8
   41e74:	bl	2e564 <__read_chk@plt+0x280e0>
   41e78:	subs	r4, r0, #0
   41e7c:	bne	41de0 <__read_chk@plt+0x3b95c>
   41e80:	ldr	r0, [sp, #4]
   41e84:	add	r1, r6, #28
   41e88:	add	r2, sp, #12
   41e8c:	bl	2e564 <__read_chk@plt+0x280e0>
   41e90:	subs	r4, r0, #0
   41e94:	bne	41de0 <__read_chk@plt+0x3b95c>
   41e98:	ldr	r0, [r6, #4]
   41e9c:	bl	3c498 <__read_chk@plt+0x36014>
   41ea0:	cmp	r0, #0
   41ea4:	bne	41f18 <__read_chk@plt+0x3ba94>
   41ea8:	add	r9, r6, #32
   41eac:	mov	r2, r4
   41eb0:	ldr	r0, [sp, #4]
   41eb4:	mov	r1, r9
   41eb8:	bl	2e644 <__read_chk@plt+0x281c0>
   41ebc:	subs	r4, r0, #0
   41ec0:	bne	41de0 <__read_chk@plt+0x3b95c>
   41ec4:	mov	r0, r9
   41ec8:	ldr	r1, [r6, #32]
   41ecc:	bl	4b590 <__read_chk@plt+0x4510c>
   41ed0:	subs	r4, r0, #0
   41ed4:	bne	41de0 <__read_chk@plt+0x3b95c>
   41ed8:	ldr	r0, [sp, #4]
   41edc:	add	r1, r6, #36	; 0x24
   41ee0:	bl	2e320 <__read_chk@plt+0x27e9c>
   41ee4:	subs	r4, r0, #0
   41ee8:	bne	41de0 <__read_chk@plt+0x3b95c>
   41eec:	ldr	r0, [sp, #4]
   41ef0:	add	r1, r6, #44	; 0x2c
   41ef4:	add	r2, sp, #16
   41ef8:	bl	2e564 <__read_chk@plt+0x280e0>
   41efc:	subs	r4, r0, #0
   41f00:	bne	41de0 <__read_chk@plt+0x3b95c>
   41f04:	ldr	r3, [sp, #16]
   41f08:	ldr	r2, [r6, #48]	; 0x30
   41f0c:	cmp	r2, r3
   41f10:	strcs	r3, [r6, #48]	; 0x30
   41f14:	bcc	41fa8 <__read_chk@plt+0x3bb24>
   41f18:	ldr	r0, [sp, #4]
   41f1c:	add	r1, r6, #68	; 0x44
   41f20:	bl	2e320 <__read_chk@plt+0x27e9c>
   41f24:	subs	r4, r0, #0
   41f28:	bne	41de0 <__read_chk@plt+0x3b95c>
   41f2c:	mov	r2, r4
   41f30:	ldr	r0, [sp, #4]
   41f34:	add	r1, r6, #76	; 0x4c
   41f38:	bl	2e644 <__read_chk@plt+0x281c0>
   41f3c:	subs	r4, r0, #0
   41f40:	bne	41de0 <__read_chk@plt+0x3b95c>
   41f44:	ldr	r0, [r6]
   41f48:	cmp	r0, #0
   41f4c:	beq	41fa8 <__read_chk@plt+0x3bb24>
   41f50:	bl	3c500 <__read_chk@plt+0x3607c>
   41f54:	ldr	r3, [r6, #4]
   41f58:	cmp	r3, r0
   41f5c:	bne	41fa8 <__read_chk@plt+0x3bb24>
   41f60:	ldr	r0, [sp, #4]
   41f64:	bl	265d8 <__read_chk@plt+0x20154>
   41f68:	cmp	r0, #0
   41f6c:	bne	41fa8 <__read_chk@plt+0x3bb24>
   41f70:	ldr	r3, [sp, #12]
   41f74:	add	r2, r7, #2
   41f78:	ldr	r1, [sp, #8]
   41f7c:	ldr	r7, [sp, #4]
   41f80:	str	r3, [r6, #16]
   41f84:	str	r1, [r6, #12]
   41f88:	ldr	r3, [r8]
   41f8c:	str	r6, [r3, r2, lsl #2]
   41f90:	mov	r6, r4
   41f94:	b	41de4 <__read_chk@plt+0x3b960>
   41f98:	mov	r7, r6
   41f9c:	mvn	r4, #1
   41fa0:	b	41de4 <__read_chk@plt+0x3b960>
   41fa4:	bl	5d64 <__stack_chk_fail@plt>
   41fa8:	ldr	r7, [sp, #4]
   41fac:	mvn	r4, #3
   41fb0:	b	41de4 <__read_chk@plt+0x3b960>
   41fb4:	andeq	lr, r7, r0, ror fp
   41fb8:	andeq	r0, r0, r8, asr #11
   41fbc:	push	{r3, r4, r5, r6, r7, lr}
   41fc0:	mov	r0, #1
   41fc4:	mov	r1, #1072	; 0x430
   41fc8:	bl	5f80 <calloc@plt>
   41fcc:	subs	r5, r0, #0
   41fd0:	beq	420b8 <__read_chk@plt+0x3bc34>
   41fd4:	mov	r0, #1
   41fd8:	mov	r1, #392	; 0x188
   41fdc:	bl	5f80 <calloc@plt>
   41fe0:	subs	r4, r0, #0
   41fe4:	beq	420b8 <__read_chk@plt+0x3bc34>
   41fe8:	bl	25d50 <__read_chk@plt+0x1f8cc>
   41fec:	cmp	r0, #0
   41ff0:	str	r0, [r4, #20]
   41ff4:	beq	42094 <__read_chk@plt+0x3bc10>
   41ff8:	bl	25d50 <__read_chk@plt+0x1f8cc>
   41ffc:	cmp	r0, #0
   42000:	str	r0, [r4, #24]
   42004:	beq	42090 <__read_chk@plt+0x3bc0c>
   42008:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4200c:	cmp	r0, #0
   42010:	str	r0, [r4, #28]
   42014:	beq	42090 <__read_chk@plt+0x3bc0c>
   42018:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4201c:	cmp	r0, #0
   42020:	str	r0, [r4, #32]
   42024:	beq	42090 <__read_chk@plt+0x3bc0c>
   42028:	mov	r2, r4
   4202c:	add	ip, r5, #1040	; 0x410
   42030:	add	r1, r5, #1056	; 0x420
   42034:	mov	r3, #0
   42038:	mov	r6, #1
   4203c:	str	r3, [r2, #380]!	; 0x17c
   42040:	add	ip, ip, #12
   42044:	add	r1, r1, #4
   42048:	str	r2, [r4, #384]	; 0x180
   4204c:	mov	r7, #32768	; 0x8000
   42050:	mvn	r2, #0
   42054:	str	r4, [r5]
   42058:	mov	r0, r5
   4205c:	str	r3, [r5, #1052]	; 0x41c
   42060:	str	r3, [r5, #1060]	; 0x424
   42064:	str	r3, [r4, #212]	; 0xd4
   42068:	str	r3, [r4, #236]	; 0xec
   4206c:	str	ip, [r5, #1056]	; 0x420
   42070:	str	r1, [r5, #1064]	; 0x428
   42074:	str	r2, [r4]
   42078:	str	r2, [r4, #4]
   4207c:	str	r2, [r4, #196]	; 0xc4
   42080:	str	r7, [r4, #172]	; 0xac
   42084:	str	r6, [r4, #176]	; 0xb0
   42088:	str	r6, [r4, #344]	; 0x158
   4208c:	pop	{r3, r4, r5, r6, r7, pc}
   42090:	ldr	r0, [r4, #20]
   42094:	bl	25fe8 <__read_chk@plt+0x1fb64>
   42098:	ldr	r0, [r4, #24]
   4209c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   420a0:	ldr	r0, [r4, #32]
   420a4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   420a8:	ldr	r0, [r4, #28]
   420ac:	bl	25fe8 <__read_chk@plt+0x1fb64>
   420b0:	mov	r0, r4
   420b4:	bl	55a8 <free@plt>
   420b8:	mov	r0, r5
   420bc:	bl	55a8 <free@plt>
   420c0:	mov	r0, #0
   420c4:	pop	{r3, r4, r5, r6, r7, pc}
   420c8:	ldr	r3, [r0]
   420cc:	str	r1, [r3, #372]	; 0x174
   420d0:	ldr	r3, [r0]
   420d4:	str	r2, [r3, #376]	; 0x178
   420d8:	bx	lr
   420dc:	ldr	r3, [pc, #80]	; 42134 <__read_chk@plt+0x3bcb0>
   420e0:	ldr	r2, [pc, #80]	; 42138 <__read_chk@plt+0x3bcb4>
   420e4:	add	r3, pc, r3
   420e8:	ldr	r3, [r3, r2]
   420ec:	ldr	r3, [r3]
   420f0:	cmp	r3, #0
   420f4:	beq	42124 <__read_chk@plt+0x3bca0>
   420f8:	ldr	r3, [r0]
   420fc:	ldr	r3, [r3, #344]	; 0x158
   42100:	cmp	r3, #0
   42104:	bne	4212c <__read_chk@plt+0x3bca8>
   42108:	ldr	r0, [r0, #4]
   4210c:	cmp	r0, #0
   42110:	bxeq	lr
   42114:	ldr	r0, [r0, #64]	; 0x40
   42118:	rsbs	r0, r0, #1
   4211c:	movcc	r0, #0
   42120:	bx	lr
   42124:	mov	r0, r3
   42128:	bx	lr
   4212c:	mov	r0, #1
   42130:	bx	lr
   42134:	andeq	lr, r7, r8, lsl r8
   42138:	andeq	r0, r0, ip, ror #12
   4213c:	push	{r4, r5, r6, lr}
   42140:	cmp	r2, #0
   42144:	cmpgt	r1, #0
   42148:	ldr	r6, [r0]
   4214c:	mov	r4, r1
   42150:	mvnle	r3, #0
   42154:	mov	r5, r2
   42158:	strle	r3, [r6, #196]	; 0xc4
   4215c:	pople	{r4, r5, r6, pc}
   42160:	movw	r0, #50331	; 0xc49b
   42164:	mov	r1, r2
   42168:	movt	r0, #32
   4216c:	bl	7c94c <__read_chk@plt+0x764c8>
   42170:	cmp	r4, r0
   42174:	mvngt	r3, #-2147483648	; 0x80000000
   42178:	strgt	r3, [r6, #196]	; 0xc4
   4217c:	popgt	{r4, r5, r6, pc}
   42180:	mov	r1, r5
   42184:	mov	r0, r4
   42188:	bl	7d108 <__read_chk@plt+0x76c84>
   4218c:	mov	r1, #1000	; 0x3e8
   42190:	bl	7d108 <__read_chk@plt+0x76c84>
   42194:	str	r0, [r6, #196]	; 0xc4
   42198:	pop	{r4, r5, r6, pc}
   4219c:	ldr	r3, [r0]
   421a0:	mov	r1, #1
   421a4:	mov	r2, #0
   421a8:	str	r1, [r3, #348]	; 0x15c
   421ac:	ldr	r3, [r0]
   421b0:	str	r2, [r3, #344]	; 0x158
   421b4:	bx	lr
   421b8:	ldr	r3, [r0]
   421bc:	ldr	r0, [r3, #348]	; 0x15c
   421c0:	bx	lr
   421c4:	ldr	r3, [pc, #280]	; 422e4 <__read_chk@plt+0x3be60>
   421c8:	ldr	r2, [pc, #280]	; 422e8 <__read_chk@plt+0x3be64>
   421cc:	add	r3, pc, r3
   421d0:	push	{r4, r5, r6, r7, r8, lr}
   421d4:	sub	sp, sp, #272	; 0x110
   421d8:	ldr	r5, [r3, r2]
   421dc:	ldr	r4, [r0]
   421e0:	ldr	r3, [r5]
   421e4:	cmp	r4, #0
   421e8:	str	r3, [sp, #268]	; 0x10c
   421ec:	beq	422d8 <__read_chk@plt+0x3be54>
   421f0:	ldr	r3, [r4]
   421f4:	cmn	r3, #1
   421f8:	beq	422d8 <__read_chk@plt+0x3be54>
   421fc:	ldr	r2, [r4, #4]
   42200:	cmn	r2, #1
   42204:	beq	422d8 <__read_chk@plt+0x3be54>
   42208:	cmp	r3, r2
   4220c:	moveq	r0, #1
   42210:	beq	422c0 <__read_chk@plt+0x3be3c>
   42214:	add	r7, sp, #12
   42218:	mov	r6, #128	; 0x80
   4221c:	mov	r2, r6
   42220:	mov	r1, #0
   42224:	mov	r0, r7
   42228:	str	r6, [sp, #4]
   4222c:	bl	5944 <memset@plt>
   42230:	mov	r1, r7
   42234:	ldr	r0, [r4]
   42238:	add	r2, sp, #4
   4223c:	bl	57b8 <getpeername@plt>
   42240:	cmp	r0, #0
   42244:	blt	422d8 <__read_chk@plt+0x3be54>
   42248:	add	r8, sp, #140	; 0x8c
   4224c:	mov	r2, r6
   42250:	mov	r1, #0
   42254:	str	r6, [sp, #8]
   42258:	mov	r0, r8
   4225c:	bl	5944 <memset@plt>
   42260:	ldr	r0, [r4, #4]
   42264:	mov	r1, r8
   42268:	add	r2, sp, #8
   4226c:	bl	57b8 <getpeername@plt>
   42270:	cmp	r0, #0
   42274:	blt	422d8 <__read_chk@plt+0x3be54>
   42278:	ldmib	sp, {r2, r3}
   4227c:	cmp	r2, r3
   42280:	bne	422d8 <__read_chk@plt+0x3be54>
   42284:	mov	r0, r7
   42288:	mov	r1, r8
   4228c:	bl	6298 <memcmp@plt>
   42290:	cmp	r0, #0
   42294:	bne	422d8 <__read_chk@plt+0x3be54>
   42298:	movw	r3, #65276	; 0xfefc
   4229c:	add	r2, sp, #272	; 0x110
   422a0:	movt	r3, #65535	; 0xffff
   422a4:	movw	r0, #65527	; 0xfff7
   422a8:	ldrh	r3, [r2, r3]
   422ac:	uxth	r3, r3
   422b0:	and	r0, r3, r0
   422b4:	subs	r3, r0, #2
   422b8:	rsbs	r0, r3, #0
   422bc:	adcs	r0, r0, r3
   422c0:	ldr	r2, [sp, #268]	; 0x10c
   422c4:	ldr	r3, [r5]
   422c8:	cmp	r2, r3
   422cc:	bne	422e0 <__read_chk@plt+0x3be5c>
   422d0:	add	sp, sp, #272	; 0x110
   422d4:	pop	{r4, r5, r6, r7, r8, pc}
   422d8:	mov	r0, #0
   422dc:	b	422c0 <__read_chk@plt+0x3be3c>
   422e0:	bl	5d64 <__stack_chk_fail@plt>
   422e4:	andeq	lr, r7, r0, lsr r7
   422e8:	andeq	r0, r0, r8, asr #11
   422ec:	cmp	r1, #0
   422f0:	push	{r4, r5}
   422f4:	ldrne	r3, [r0]
   422f8:	ldrdne	r4, [r3, #224]	; 0xe0
   422fc:	strdne	r4, [r1]
   42300:	cmp	r2, #0
   42304:	pop	{r4, r5}
   42308:	ldrne	r3, [r0]
   4230c:	ldrdne	r0, [r3, #248]	; 0xf8
   42310:	strdne	r0, [r2]
   42314:	bx	lr
   42318:	ldr	ip, [pc, #168]	; 423c8 <__read_chk@plt+0x3bf44>
   4231c:	mov	r3, #128	; 0x80
   42320:	push	{r4, r5, r6, lr}
   42324:	add	ip, pc, ip
   42328:	ldr	lr, [pc, #156]	; 423cc <__read_chk@plt+0x3bf48>
   4232c:	sub	sp, sp, #136	; 0x88
   42330:	mov	r2, r3
   42334:	add	r5, sp, #4
   42338:	mov	r6, r0
   4233c:	mov	r1, #0
   42340:	ldr	r4, [ip, lr]
   42344:	mov	r0, r5
   42348:	str	r3, [sp]
   4234c:	ldr	r3, [r4]
   42350:	str	r3, [sp, #132]	; 0x84
   42354:	bl	5944 <memset@plt>
   42358:	ldr	r3, [r6]
   4235c:	mov	r1, r5
   42360:	mov	r2, sp
   42364:	ldr	r0, [r3, #4]
   42368:	bl	6340 <getsockname@plt>
   4236c:	cmp	r0, #0
   42370:	movlt	r0, #0
   42374:	blt	42384 <__read_chk@plt+0x3bf00>
   42378:	ldrh	r0, [sp, #4]
   4237c:	cmp	r0, #10
   42380:	beq	4239c <__read_chk@plt+0x3bf18>
   42384:	ldr	r2, [sp, #132]	; 0x84
   42388:	ldr	r3, [r4]
   4238c:	cmp	r2, r3
   42390:	bne	423c4 <__read_chk@plt+0x3bf40>
   42394:	add	sp, sp, #136	; 0x88
   42398:	pop	{r4, r5, r6, pc}
   4239c:	ldr	r3, [sp, #12]
   423a0:	cmp	r3, #0
   423a4:	bne	42384 <__read_chk@plt+0x3bf00>
   423a8:	ldr	r3, [sp, #16]
   423ac:	cmp	r3, #0
   423b0:	bne	42384 <__read_chk@plt+0x3bf00>
   423b4:	ldr	r3, [sp, #20]
   423b8:	cmn	r3, #65536	; 0x10000
   423bc:	moveq	r0, #2
   423c0:	b	42384 <__read_chk@plt+0x3bf00>
   423c4:	bl	5d64 <__stack_chk_fail@plt>
   423c8:	ldrdeq	lr, [r7], -r8
   423cc:	andeq	r0, r0, r8, asr #11
   423d0:	push	{r4, lr}
   423d4:	mov	r4, r0
   423d8:	ldr	r3, [r0]
   423dc:	ldr	r0, [r3]
   423e0:	bl	4c340 <__read_chk@plt+0x45ebc>
   423e4:	ldr	r3, [r4]
   423e8:	ldr	r0, [r3, #4]
   423ec:	ldr	r3, [r3]
   423f0:	cmp	r0, r3
   423f4:	popeq	{r4, pc}
   423f8:	pop	{r4, lr}
   423fc:	b	4c340 <__read_chk@plt+0x45ebc>
   42400:	ldr	r3, [r0]
   42404:	ldr	r0, [r3]
   42408:	bx	lr
   4240c:	ldr	r3, [r0]
   42410:	ldr	r0, [r3, #4]
   42414:	bx	lr
   42418:	push	{r3, r4, r5, lr}
   4241c:	mov	r4, r0
   42420:	ldr	r3, [r0, #8]
   42424:	cmp	r3, #0
   42428:	beq	42434 <__read_chk@plt+0x3bfb0>
   4242c:	mov	r0, r3
   42430:	pop	{r3, r4, r5, pc}
   42434:	bl	421c4 <__read_chk@plt+0x3bd40>
   42438:	cmp	r0, #0
   4243c:	bne	424a0 <__read_chk@plt+0x3c01c>
   42440:	mov	r0, #8
   42444:	bl	6070 <malloc@plt>
   42448:	subs	r5, r0, #0
   4244c:	ldrne	r3, [pc, #140]	; 424e0 <__read_chk@plt+0x3c05c>
   42450:	addne	r3, pc, r3
   42454:	ldmne	r3, {r0, r1}
   42458:	stmne	r5, {r0, r1}
   4245c:	movw	r3, #65535	; 0xffff
   42460:	str	r5, [r4, #8]
   42464:	str	r3, [r4, #12]
   42468:	mov	r0, #8
   4246c:	bl	6070 <malloc@plt>
   42470:	subs	r2, r0, #0
   42474:	moveq	r3, r5
   42478:	beq	42490 <__read_chk@plt+0x3c00c>
   4247c:	ldr	r3, [pc, #96]	; 424e4 <__read_chk@plt+0x3c060>
   42480:	add	r3, pc, r3
   42484:	ldm	r3, {r0, r1}
   42488:	stm	r2, {r0, r1}
   4248c:	ldr	r3, [r4, #8]
   42490:	str	r2, [r4, #16]
   42494:	movw	r2, #65535	; 0xffff
   42498:	str	r2, [r4, #20]
   4249c:	b	4242c <__read_chk@plt+0x3bfa8>
   424a0:	ldr	r3, [r4]
   424a4:	ldr	r5, [r3]
   424a8:	mov	r0, r5
   424ac:	bl	32b14 <__read_chk@plt+0x2c690>
   424b0:	str	r0, [r4, #8]
   424b4:	mov	r0, r5
   424b8:	bl	32c30 <__read_chk@plt+0x2c7ac>
   424bc:	str	r0, [r4, #12]
   424c0:	mov	r0, r5
   424c4:	bl	32b40 <__read_chk@plt+0x2c6bc>
   424c8:	str	r0, [r4, #16]
   424cc:	mov	r0, r5
   424d0:	bl	32c38 <__read_chk@plt+0x2c7b4>
   424d4:	ldr	r3, [r4, #8]
   424d8:	str	r0, [r4, #20]
   424dc:	b	4242c <__read_chk@plt+0x3bfa8>
   424e0:	andeq	sp, r3, r8, lsr #2
   424e4:	strdeq	sp, [r3], -r8
   424e8:	push	{r4, r5, r6, r7, r8, r9, lr}
   424ec:	mov	r5, r0
   424f0:	ldr	r0, [pc, #288]	; 42618 <__read_chk@plt+0x3c194>
   424f4:	sub	sp, sp, #20
   424f8:	mov	r9, r1
   424fc:	mov	r8, r2
   42500:	add	r0, pc, r0
   42504:	bl	3c500 <__read_chk@plt+0x3607c>
   42508:	subs	r6, r0, #0
   4250c:	beq	425fc <__read_chk@plt+0x3c178>
   42510:	cmp	r5, #0
   42514:	beq	425d4 <__read_chk@plt+0x3c150>
   42518:	ldr	r7, [pc, #252]	; 4261c <__read_chk@plt+0x3c198>
   4251c:	mov	ip, #0
   42520:	ldr	r4, [r5]
   42524:	mov	r3, ip
   42528:	add	r7, pc, r7
   4252c:	mov	lr, #1
   42530:	add	r0, r4, #16
   42534:	mov	r1, r6
   42538:	str	r9, [r4]
   4253c:	mov	r2, r7
   42540:	str	r8, [r4, #4]
   42544:	str	ip, [sp]
   42548:	stmib	sp, {ip, lr}
   4254c:	bl	3c794 <__read_chk@plt+0x36310>
   42550:	subs	r3, r0, #0
   42554:	bne	425a0 <__read_chk@plt+0x3c11c>
   42558:	str	r3, [sp]
   4255c:	mov	r1, r6
   42560:	str	r3, [sp, #4]
   42564:	mov	r2, r7
   42568:	str	r3, [sp, #8]
   4256c:	add	r0, r4, #12
   42570:	bl	3c794 <__read_chk@plt+0x36310>
   42574:	subs	r3, r0, #0
   42578:	bne	425a0 <__read_chk@plt+0x3c11c>
   4257c:	str	r3, [r4, #204]	; 0xcc
   42580:	add	r0, r4, #364	; 0x16c
   42584:	str	r3, [r4, #200]	; 0xc8
   42588:	bl	6de20 <__read_chk@plt+0x6799c>
   4258c:	mov	r0, r5
   42590:	bl	42418 <__read_chk@plt+0x3bf94>
   42594:	mov	r0, r5
   42598:	add	sp, sp, #20
   4259c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   425a0:	mov	r0, r3
   425a4:	bl	25854 <__read_chk@plt+0x1f3d0>
   425a8:	ldr	r1, [pc, #112]	; 42620 <__read_chk@plt+0x3c19c>
   425ac:	add	r1, pc, r1
   425b0:	mov	r2, r0
   425b4:	ldr	r0, [pc, #104]	; 42624 <__read_chk@plt+0x3c1a0>
   425b8:	add	r0, pc, r0
   425bc:	bl	4005c <__read_chk@plt+0x39bd8>
   425c0:	mov	r0, r5
   425c4:	bl	55a8 <free@plt>
   425c8:	mov	r0, #0
   425cc:	add	sp, sp, #20
   425d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   425d4:	bl	41fbc <__read_chk@plt+0x3bb38>
   425d8:	subs	r5, r0, #0
   425dc:	bne	42518 <__read_chk@plt+0x3c094>
   425e0:	ldr	r0, [pc, #64]	; 42628 <__read_chk@plt+0x3c1a4>
   425e4:	ldr	r1, [pc, #64]	; 4262c <__read_chk@plt+0x3c1a8>
   425e8:	add	r0, pc, r0
   425ec:	add	r1, pc, r1
   425f0:	bl	4005c <__read_chk@plt+0x39bd8>
   425f4:	mov	r0, r5
   425f8:	b	42598 <__read_chk@plt+0x3c114>
   425fc:	ldr	r0, [pc, #44]	; 42630 <__read_chk@plt+0x3c1ac>
   42600:	ldr	r1, [pc, #44]	; 42634 <__read_chk@plt+0x3c1b0>
   42604:	add	r0, pc, r0
   42608:	add	r1, pc, r1
   4260c:	bl	4005c <__read_chk@plt+0x39bd8>
   42610:	mov	r0, r6
   42614:	b	42598 <__read_chk@plt+0x3c114>
   42618:	andeq	fp, r3, ip, ror ip
   4261c:	andeq	sp, r3, r4, ror #17
   42620:	andeq	r9, r4, ip, lsr #8
   42624:	strdeq	r9, [r4], -ip
   42628:	andeq	r9, r4, ip, lsr #11
   4262c:	andeq	r9, r4, ip, ror #7
   42630:	andeq	r9, r4, r0, ror r5
   42634:	ldrdeq	r9, [r4], -r0
   42638:	ldr	r3, [pc, #252]	; 4273c <__read_chk@plt+0x3c2b8>
   4263c:	ldr	r2, [pc, #252]	; 42740 <__read_chk@plt+0x3c2bc>
   42640:	add	r3, pc, r3
   42644:	push	{r4, r5, r6, r7, r8, r9, lr}
   42648:	sub	sp, sp, #1040	; 0x410
   4264c:	ldr	r4, [r0]
   42650:	sub	sp, sp, #4
   42654:	ldr	r8, [r3, r2]
   42658:	mov	r7, r0
   4265c:	ldr	r2, [r4, #336]	; 0x150
   42660:	ldr	r3, [r8]
   42664:	cmp	r2, #0
   42668:	str	r3, [sp, #1036]	; 0x40c
   4266c:	beq	426f0 <__read_chk@plt+0x3c26c>
   42670:	ldr	r5, [r4, #332]	; 0x14c
   42674:	add	r6, sp, #12
   42678:	mov	r1, #97	; 0x61
   4267c:	mov	r2, #1024	; 0x400
   42680:	cmp	r5, #262144	; 0x40000
   42684:	mov	r0, r6
   42688:	rsbcc	r5, r5, #262144	; 0x40000
   4268c:	movcs	r5, #262144	; 0x40000
   42690:	bl	5944 <memset@plt>
   42694:	b	426b0 <__read_chk@plt+0x3c22c>
   42698:	ldr	r0, [r4, #32]
   4269c:	mov	r1, r6
   426a0:	mov	r2, #1024	; 0x400
   426a4:	bl	2e828 <__read_chk@plt+0x283a4>
   426a8:	cmp	r0, #0
   426ac:	bne	4271c <__read_chk@plt+0x3c298>
   426b0:	ldr	r0, [r4, #32]
   426b4:	bl	265d8 <__read_chk@plt+0x20154>
   426b8:	cmp	r5, r0
   426bc:	bhi	42698 <__read_chk@plt+0x3c214>
   426c0:	ldr	r0, [r4, #32]
   426c4:	ldr	r6, [r4, #336]	; 0x150
   426c8:	ldr	r9, [r4, #208]	; 0xd0
   426cc:	bl	26778 <__read_chk@plt+0x202f4>
   426d0:	mov	ip, #0
   426d4:	mov	r3, r5
   426d8:	str	ip, [sp]
   426dc:	mov	r1, r9
   426e0:	str	ip, [sp, #4]
   426e4:	mov	r2, r0
   426e8:	mov	r0, r6
   426ec:	bl	4b730 <__read_chk@plt+0x452ac>
   426f0:	mov	r0, r7
   426f4:	bl	42418 <__read_chk@plt+0x3bf94>
   426f8:	mov	r4, r0
   426fc:	mov	r0, r7
   42700:	bl	42418 <__read_chk@plt+0x3bf94>
   42704:	ldr	r0, [pc, #56]	; 42744 <__read_chk@plt+0x3c2c0>
   42708:	mov	r1, r4
   4270c:	ldr	r2, [r7, #12]
   42710:	add	r0, pc, r0
   42714:	bl	40110 <__read_chk@plt+0x39c8c>
   42718:	mvn	r0, #29
   4271c:	ldr	r2, [sp, #1036]	; 0x40c
   42720:	ldr	r3, [r8]
   42724:	cmp	r2, r3
   42728:	bne	42738 <__read_chk@plt+0x3c2b4>
   4272c:	add	sp, sp, #1040	; 0x410
   42730:	add	sp, sp, #4
   42734:	pop	{r4, r5, r6, r7, r8, r9, pc}
   42738:	bl	5d64 <__stack_chk_fail@plt>
   4273c:			; <UNDEFINED> instruction: 0x0007e2bc
   42740:	andeq	r0, r0, r8, asr #11
   42744:	andeq	r9, r4, r0, asr #9
   42748:	push	{r4, lr}
   4274c:	mov	r4, r0
   42750:	bl	42418 <__read_chk@plt+0x3bf94>
   42754:	ldr	r0, [r4, #12]
   42758:	pop	{r4, pc}
   4275c:	push	{r4, lr}
   42760:	mov	r4, r0
   42764:	bl	42418 <__read_chk@plt+0x3bf94>
   42768:	ldr	r0, [r4, #16]
   4276c:	pop	{r4, pc}
   42770:	push	{r4, lr}
   42774:	mov	r4, r0
   42778:	bl	42418 <__read_chk@plt+0x3bf94>
   4277c:	ldr	r0, [r4, #20]
   42780:	pop	{r4, pc}
   42784:	push	{r4, r5, r6, lr}
   42788:	mov	r5, r0
   4278c:	ldr	r4, [r0]
   42790:	sub	sp, sp, #16
   42794:	ldr	r3, [r4, #176]	; 0xb0
   42798:	cmp	r3, #0
   4279c:	bne	427a8 <__read_chk@plt+0x3c324>
   427a0:	add	sp, sp, #16
   427a4:	pop	{r4, r5, r6, pc}
   427a8:	mov	r6, #0
   427ac:	ldr	r0, [r4, #20]
   427b0:	str	r6, [r4, #176]	; 0xb0
   427b4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   427b8:	ldr	r0, [r4, #24]
   427bc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   427c0:	ldr	r0, [r4, #28]
   427c4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   427c8:	ldr	r0, [r4, #32]
   427cc:	bl	25fe8 <__read_chk@plt+0x1fb64>
   427d0:	ldr	r0, [r4, #200]	; 0xc8
   427d4:	bl	67954 <__read_chk@plt+0x614d0>
   427d8:	ldr	r0, [r4, #204]	; 0xcc
   427dc:	bl	67954 <__read_chk@plt+0x614d0>
   427e0:	ldr	r0, [r4, #36]	; 0x24
   427e4:	cmp	r0, r6
   427e8:	beq	42854 <__read_chk@plt+0x3c3d0>
   427ec:	bl	25fe8 <__read_chk@plt+0x1fb64>
   427f0:	ldr	r3, [r4, #156]	; 0x9c
   427f4:	cmp	r3, r6
   427f8:	beq	42848 <__read_chk@plt+0x3c3c4>
   427fc:	ldr	r2, [r4, #104]	; 0x68
   42800:	ldr	r3, [r4, #116]	; 0x74
   42804:	cmp	r2, r6
   42808:	ldr	r0, [pc, #328]	; 42958 <__read_chk@plt+0x3c4d4>
   4280c:	vldreq	d7, [pc, #316]	; 42950 <__read_chk@plt+0x3c4cc>
   42810:	str	r6, [sp, #4]
   42814:	vmovne	s11, r2
   42818:	str	r3, [sp]
   4281c:	add	r0, pc, r0
   42820:	vcvtne.f64.u32	d7, s11
   42824:	vmovne	s11, r3
   42828:	mov	r3, #0
   4282c:	vcvtne.f64.u32	d6, s11
   42830:	vdivne.f64	d7, d6, d7
   42834:	vstr	d7, [sp, #8]
   42838:	bl	401e0 <__read_chk@plt+0x39d5c>
   4283c:	ldr	r3, [r4, #164]	; 0xa4
   42840:	cmp	r3, #0
   42844:	beq	42930 <__read_chk@plt+0x3c4ac>
   42848:	ldr	r3, [r4, #152]	; 0x98
   4284c:	cmp	r3, #0
   42850:	bne	428c0 <__read_chk@plt+0x3c43c>
   42854:	ldr	r3, [r4, #200]	; 0xc8
   42858:	cmp	r3, #0
   4285c:	beq	4293c <__read_chk@plt+0x3c4b8>
   42860:	ldr	r0, [r4, #16]
   42864:	bl	3cc24 <__read_chk@plt+0x367a0>
   42868:	ldr	r0, [r4, #12]
   4286c:	bl	3cc24 <__read_chk@plt+0x367a0>
   42870:	mov	r0, #2
   42874:	bl	69b34 <__read_chk@plt+0x636b0>
   42878:	mov	r6, #0
   4287c:	str	r6, [r4, #12]
   42880:	str	r6, [r4, #16]
   42884:	ldr	r0, [r5, #8]
   42888:	bl	55a8 <free@plt>
   4288c:	str	r6, [r5, #8]
   42890:	ldm	r4, {r0, r3}
   42894:	cmp	r0, r3
   42898:	beq	4291c <__read_chk@plt+0x3c498>
   4289c:	bl	5a1c <close@plt>
   428a0:	ldr	r0, [r4, #4]
   428a4:	bl	5a1c <close@plt>
   428a8:	ldr	r0, [r5]
   428ac:	bl	55a8 <free@plt>
   428b0:	mov	r3, #0
   428b4:	str	r3, [r5]
   428b8:	add	sp, sp, #16
   428bc:	pop	{r4, r5, r6, pc}
   428c0:	ldr	r2, [r4, #116]	; 0x74
   428c4:	mov	r1, #0
   428c8:	ldr	r3, [r4, #104]	; 0x68
   428cc:	cmp	r2, r1
   428d0:	ldr	r0, [pc, #132]	; 4295c <__read_chk@plt+0x3c4d8>
   428d4:	vldreq	d7, [pc, #116]	; 42950 <__read_chk@plt+0x3c4cc>
   428d8:	str	r1, [sp, #4]
   428dc:	vmovne	s13, r2
   428e0:	str	r3, [sp]
   428e4:	vmovne	s11, r3
   428e8:	add	r0, pc, r0
   428ec:	vcvtne.f64.u32	d7, s13
   428f0:	mov	r3, #0
   428f4:	vcvtne.f64.u32	d6, s11
   428f8:	vdivne.f64	d7, d6, d7
   428fc:	vstr	d7, [sp, #8]
   42900:	bl	401e0 <__read_chk@plt+0x39d5c>
   42904:	ldr	r3, [r4, #160]	; 0xa0
   42908:	cmp	r3, #0
   4290c:	bne	42854 <__read_chk@plt+0x3c3d0>
   42910:	add	r0, r4, #96	; 0x60
   42914:	bl	5c98 <inflateEnd@plt>
   42918:	b	42854 <__read_chk@plt+0x3c3d0>
   4291c:	mov	r1, #2
   42920:	bl	5ef0 <shutdown@plt>
   42924:	ldr	r0, [r4, #4]
   42928:	bl	5a1c <close@plt>
   4292c:	b	428a8 <__read_chk@plt+0x3c424>
   42930:	add	r0, r4, #96	; 0x60
   42934:	bl	5860 <deflateEnd@plt>
   42938:	b	42848 <__read_chk@plt+0x3c3c4>
   4293c:	ldr	r3, [r4, #204]	; 0xcc
   42940:	cmp	r3, #0
   42944:	bne	42860 <__read_chk@plt+0x3c3dc>
   42948:	b	42878 <__read_chk@plt+0x3c3f4>
   4294c:	nop	{0}
	...
   42958:	ldrdeq	r9, [r4], -ip
   4295c:	andeq	r9, r4, r0, asr r3
   42960:	ldr	r3, [r0]
   42964:	str	r1, [r3, #8]
   42968:	bx	lr
   4296c:	ldr	r3, [r0]
   42970:	ldr	r0, [r3, #8]
   42974:	bx	lr
   42978:	push	{r4, r5, r6, lr}
   4297c:	mov	r4, r0
   42980:	ldr	r3, [r0]
   42984:	mov	r6, r1
   42988:	ldr	r2, [pc, #124]	; 42a0c <__read_chk@plt+0x3c588>
   4298c:	ldr	r0, [r3, #168]	; 0xa8
   42990:	add	r2, pc, r2
   42994:	cmp	r0, #0
   42998:	beq	429b0 <__read_chk@plt+0x3c52c>
   4299c:	ldr	r1, [pc, #108]	; 42a10 <__read_chk@plt+0x3c58c>
   429a0:	ldr	r2, [r2, r1]
   429a4:	ldr	r2, [r2]
   429a8:	cmp	r2, #0
   429ac:	beq	42a04 <__read_chk@plt+0x3c580>
   429b0:	mov	r2, #1
   429b4:	str	r2, [r3, #168]	; 0xa8
   429b8:	ldr	r5, [r4]
   429bc:	ldr	r3, [r5, #36]	; 0x24
   429c0:	cmp	r3, #0
   429c4:	beq	429ec <__read_chk@plt+0x3c568>
   429c8:	mov	r0, r4
   429cc:	bl	418d0 <__read_chk@plt+0x3b44c>
   429d0:	cmp	r0, #0
   429d4:	beq	429dc <__read_chk@plt+0x3c558>
   429d8:	pop	{r4, r5, r6, pc}
   429dc:	mov	r0, r4
   429e0:	mov	r1, r6
   429e4:	pop	{r4, r5, r6, lr}
   429e8:	b	41940 <__read_chk@plt+0x3b4bc>
   429ec:	bl	25d50 <__read_chk@plt+0x1f8cc>
   429f0:	cmp	r0, #0
   429f4:	str	r0, [r5, #36]	; 0x24
   429f8:	bne	429c8 <__read_chk@plt+0x3c544>
   429fc:	mvn	r0, #1
   42a00:	pop	{r4, r5, r6, pc}
   42a04:	mvn	r0, #0
   42a08:	pop	{r4, r5, r6, pc}
   42a0c:	andeq	sp, r7, ip, ror #30
   42a10:	andeq	r0, r0, ip, ror #12
   42a14:	push	{r4, r5, r6, r7, r8, lr}
   42a18:	sub	sp, sp, #16
   42a1c:	ldr	r5, [r0]
   42a20:	mov	r0, r3
   42a24:	mov	r8, r3
   42a28:	mov	r6, r1
   42a2c:	mov	r4, r2
   42a30:	bl	3c564 <__read_chk@plt+0x360e0>
   42a34:	subs	r7, r0, #0
   42a38:	beq	42b68 <__read_chk@plt+0x3c6e4>
   42a3c:	cmp	r4, #19
   42a40:	bls	42b4c <__read_chk@plt+0x3c6c8>
   42a44:	cmp	r4, #32
   42a48:	bhi	42b30 <__read_chk@plt+0x3c6ac>
   42a4c:	mov	r1, r6
   42a50:	mov	r2, r4
   42a54:	add	r0, r5, #288	; 0x120
   42a58:	mov	r8, #1
   42a5c:	bl	6010 <memcpy@plt>
   42a60:	str	r4, [r5, #320]	; 0x140
   42a64:	mov	r3, #0
   42a68:	str	r8, [sp, #8]
   42a6c:	str	r3, [sp]
   42a70:	add	r0, r5, #16
   42a74:	str	r3, [sp, #4]
   42a78:	mov	r1, r7
   42a7c:	mov	r2, r6
   42a80:	mov	r3, r4
   42a84:	bl	3c794 <__read_chk@plt+0x36310>
   42a88:	cmp	r0, #0
   42a8c:	bne	42b10 <__read_chk@plt+0x3c68c>
   42a90:	str	r0, [sp]
   42a94:	mov	r1, r7
   42a98:	str	r0, [sp, #4]
   42a9c:	mov	r2, r6
   42aa0:	str	r0, [sp, #8]
   42aa4:	mov	r3, r4
   42aa8:	add	r0, r5, #12
   42aac:	bl	3c794 <__read_chk@plt+0x36310>
   42ab0:	cmp	r0, #0
   42ab4:	bne	42b0c <__read_chk@plt+0x3c688>
   42ab8:	ldr	r3, [r5, #360]	; 0x168
   42abc:	cmp	r3, #0
   42ac0:	beq	42acc <__read_chk@plt+0x3c648>
   42ac4:	add	sp, sp, #16
   42ac8:	pop	{r4, r5, r6, r7, r8, pc}
   42acc:	ldr	r0, [r5, #16]
   42ad0:	bl	3c75c <__read_chk@plt+0x362d8>
   42ad4:	subs	r1, r0, #0
   42ad8:	beq	42af8 <__read_chk@plt+0x3c674>
   42adc:	ldr	r0, [pc, #160]	; 42b84 <__read_chk@plt+0x3c700>
   42ae0:	add	r0, pc, r0
   42ae4:	bl	4005c <__read_chk@plt+0x39bd8>
   42ae8:	mov	r3, #1
   42aec:	str	r3, [r5, #360]	; 0x168
   42af0:	add	sp, sp, #16
   42af4:	pop	{r4, r5, r6, r7, r8, pc}
   42af8:	ldr	r0, [r5, #16]
   42afc:	bl	3c75c <__read_chk@plt+0x362d8>
   42b00:	subs	r1, r0, #0
   42b04:	bne	42adc <__read_chk@plt+0x3c658>
   42b08:	b	42ac4 <__read_chk@plt+0x3c640>
   42b0c:	mov	r0, r8
   42b10:	bl	25854 <__read_chk@plt+0x1f3d0>
   42b14:	ldr	r1, [pc, #108]	; 42b88 <__read_chk@plt+0x3c704>
   42b18:	add	r1, pc, r1
   42b1c:	add	r1, r1, #28
   42b20:	mov	r2, r0
   42b24:	ldr	r0, [pc, #96]	; 42b8c <__read_chk@plt+0x3c708>
   42b28:	add	r0, pc, r0
   42b2c:	bl	3dae8 <__read_chk@plt+0x37664>
   42b30:	ldr	r1, [pc, #88]	; 42b90 <__read_chk@plt+0x3c70c>
   42b34:	mov	r2, r4
   42b38:	ldr	r0, [pc, #84]	; 42b94 <__read_chk@plt+0x3c710>
   42b3c:	add	r1, pc, r1
   42b40:	add	r0, pc, r0
   42b44:	add	r1, r1, #28
   42b48:	bl	3dae8 <__read_chk@plt+0x37664>
   42b4c:	ldr	r1, [pc, #68]	; 42b98 <__read_chk@plt+0x3c714>
   42b50:	mov	r2, r4
   42b54:	ldr	r0, [pc, #64]	; 42b9c <__read_chk@plt+0x3c718>
   42b58:	add	r1, pc, r1
   42b5c:	add	r0, pc, r0
   42b60:	add	r1, r1, #28
   42b64:	bl	3dae8 <__read_chk@plt+0x37664>
   42b68:	ldr	r1, [pc, #48]	; 42ba0 <__read_chk@plt+0x3c71c>
   42b6c:	mov	r2, r8
   42b70:	ldr	r0, [pc, #44]	; 42ba4 <__read_chk@plt+0x3c720>
   42b74:	add	r1, pc, r1
   42b78:	add	r0, pc, r0
   42b7c:	add	r1, r1, #28
   42b80:	bl	3dae8 <__read_chk@plt+0x37664>
   42b84:	andeq	r9, r4, ip, ror #3
   42b88:	andeq	r8, r4, r0, asr #29
   42b8c:	andeq	r9, r4, ip, lsl #1
   42b90:	muleq	r4, ip, lr
   42b94:	andeq	r9, r4, r4, ror r1
   42b98:	andeq	r8, r4, r0, lsl #29
   42b9c:	andeq	r9, r4, ip, lsr r1
   42ba0:	andeq	r8, r4, r4, ror #28
   42ba4:	andeq	r9, r4, r0, lsl #2
   42ba8:	ldr	r3, [pc, #620]	; 42e1c <__read_chk@plt+0x3c998>
   42bac:	ldr	r2, [pc, #620]	; 42e20 <__read_chk@plt+0x3c99c>
   42bb0:	add	r3, pc, r3
   42bb4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   42bb8:	sub	sp, sp, #32
   42bbc:	ldr	r6, [r0]
   42bc0:	mov	r4, r0
   42bc4:	ldr	r7, [r3, r2]
   42bc8:	ldr	r2, [r6, #168]	; 0xa8
   42bcc:	ldr	r3, [r7]
   42bd0:	cmp	r2, #0
   42bd4:	str	r3, [sp, #28]
   42bd8:	bne	42c70 <__read_chk@plt+0x3c7ec>
   42bdc:	ldr	r0, [r6, #28]
   42be0:	bl	265d8 <__read_chk@plt+0x20154>
   42be4:	sub	r9, r0, #4
   42be8:	ldr	r0, [r6, #16]
   42bec:	asr	r3, r9, #31
   42bf0:	lsr	r3, r3, #29
   42bf4:	add	r4, r9, r3
   42bf8:	and	r4, r4, #7
   42bfc:	rsb	r4, r3, r4
   42c00:	bl	3c4dc <__read_chk@plt+0x36058>
   42c04:	cmp	r0, #0
   42c08:	bne	42c40 <__read_chk@plt+0x3c7bc>
   42c0c:	ldr	r0, [r6, #28]
   42c10:	bl	26838 <__read_chk@plt+0x203b4>
   42c14:	cmp	r0, #0
   42c18:	mov	r5, r0
   42c1c:	str	r0, [sp, #16]
   42c20:	beq	42e10 <__read_chk@plt+0x3c98c>
   42c24:	mov	r1, r4
   42c28:	mov	r0, #8
   42c2c:	bl	7d06c <__read_chk@plt+0x76be8>
   42c30:	mov	r1, r0
   42c34:	rsb	r0, r0, #8
   42c38:	add	r0, r5, r0
   42c3c:	bl	74550 <__read_chk@plt+0x6e0cc>
   42c40:	mov	r1, r4
   42c44:	ldr	r0, [r6, #28]
   42c48:	bl	26afc <__read_chk@plt+0x20678>
   42c4c:	subs	r8, r0, #0
   42c50:	beq	42ce4 <__read_chk@plt+0x3c860>
   42c54:	ldr	r2, [sp, #28]
   42c58:	mov	r0, r8
   42c5c:	ldr	r3, [r7]
   42c60:	cmp	r2, r3
   42c64:	bne	42e18 <__read_chk@plt+0x3c994>
   42c68:	add	sp, sp, #32
   42c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   42c70:	ldr	r0, [r6, #36]	; 0x24
   42c74:	bl	2634c <__read_chk@plt+0x1fec8>
   42c78:	ldr	r0, [r6, #28]
   42c7c:	mov	r1, #8
   42c80:	bl	26afc <__read_chk@plt+0x20678>
   42c84:	subs	r8, r0, #0
   42c88:	bne	42c54 <__read_chk@plt+0x3c7d0>
   42c8c:	ldr	r1, [pc, #400]	; 42e24 <__read_chk@plt+0x3c9a0>
   42c90:	mov	r2, #8
   42c94:	ldr	r0, [r6, #36]	; 0x24
   42c98:	add	r1, pc, r1
   42c9c:	add	r1, r1, #60	; 0x3c
   42ca0:	bl	2e828 <__read_chk@plt+0x283a4>
   42ca4:	subs	r8, r0, #0
   42ca8:	bne	42c54 <__read_chk@plt+0x3c7d0>
   42cac:	mov	r0, r4
   42cb0:	ldr	r1, [r6, #28]
   42cb4:	ldr	r2, [r6, #36]	; 0x24
   42cb8:	bl	41ba8 <__read_chk@plt+0x3b724>
   42cbc:	subs	r8, r0, #0
   42cc0:	bne	42c54 <__read_chk@plt+0x3c7d0>
   42cc4:	ldr	r0, [r6, #28]
   42cc8:	bl	2634c <__read_chk@plt+0x1fec8>
   42ccc:	ldr	r0, [r6, #28]
   42cd0:	ldr	r1, [r6, #36]	; 0x24
   42cd4:	bl	2e8ac <__read_chk@plt+0x28428>
   42cd8:	subs	r8, r0, #0
   42cdc:	beq	42bdc <__read_chk@plt+0x3c758>
   42ce0:	b	42c54 <__read_chk@plt+0x3c7d0>
   42ce4:	ldr	r0, [r6, #28]
   42ce8:	add	r4, sp, #20
   42cec:	bl	26778 <__read_chk@plt+0x202f4>
   42cf0:	mov	r5, r0
   42cf4:	ldr	r0, [r6, #28]
   42cf8:	bl	265d8 <__read_chk@plt+0x20154>
   42cfc:	mov	r1, r0
   42d00:	mov	r0, r5
   42d04:	bl	6dcd4 <__read_chk@plt+0x67850>
   42d08:	mov	r1, r4
   42d0c:	mov	r2, #4
   42d10:	mov	r3, r0
   42d14:	ldr	r0, [r6, #28]
   42d18:	lsr	lr, r3, #24
   42d1c:	lsr	ip, r3, #16
   42d20:	strb	r3, [sp, #23]
   42d24:	lsr	r3, r3, #8
   42d28:	strb	lr, [sp, #20]
   42d2c:	strb	ip, [sp, #21]
   42d30:	strb	r3, [sp, #22]
   42d34:	bl	2e828 <__read_chk@plt+0x283a4>
   42d38:	subs	r8, r0, #0
   42d3c:	bne	42c54 <__read_chk@plt+0x3c7d0>
   42d40:	mov	r1, r4
   42d44:	ldr	r0, [r6, #24]
   42d48:	mov	r2, #4
   42d4c:	lsr	r3, r9, #24
   42d50:	lsr	ip, r9, #16
   42d54:	strb	r3, [sp, #20]
   42d58:	strb	r9, [sp, #23]
   42d5c:	lsr	r3, r9, #8
   42d60:	strb	ip, [sp, #21]
   42d64:	strb	r3, [sp, #22]
   42d68:	bl	2e828 <__read_chk@plt+0x283a4>
   42d6c:	subs	r8, r0, #0
   42d70:	bne	42c54 <__read_chk@plt+0x3c7d0>
   42d74:	ldr	r0, [r6, #28]
   42d78:	ldr	r4, [r6, #24]
   42d7c:	bl	265d8 <__read_chk@plt+0x20154>
   42d80:	add	r2, sp, #16
   42d84:	mov	r1, r0
   42d88:	mov	r0, r4
   42d8c:	bl	26ab4 <__read_chk@plt+0x20630>
   42d90:	subs	r8, r0, #0
   42d94:	bne	42c54 <__read_chk@plt+0x3c7d0>
   42d98:	ldr	r0, [r6, #28]
   42d9c:	ldr	r4, [r6, #16]
   42da0:	ldr	r5, [sp, #16]
   42da4:	bl	26778 <__read_chk@plt+0x202f4>
   42da8:	mov	sl, r0
   42dac:	ldr	r0, [r6, #28]
   42db0:	bl	265d8 <__read_chk@plt+0x20154>
   42db4:	str	r8, [sp, #4]
   42db8:	str	r8, [sp, #8]
   42dbc:	mov	r1, r8
   42dc0:	mov	r3, sl
   42dc4:	mov	r2, r5
   42dc8:	str	r0, [sp]
   42dcc:	mov	r0, r4
   42dd0:	bl	3c9fc <__read_chk@plt+0x36578>
   42dd4:	subs	r8, r0, #0
   42dd8:	bne	42c54 <__read_chk@plt+0x3c7d0>
   42ddc:	ldr	r3, [r6, #236]	; 0xec
   42de0:	ldr	r0, [r6, #28]
   42de4:	add	r3, r3, #1
   42de8:	str	r3, [r6, #236]	; 0xec
   42dec:	ldrd	r4, [r6, #248]	; 0xf8
   42df0:	bl	265d8 <__read_chk@plt+0x20154>
   42df4:	add	r9, r0, r9
   42df8:	ldr	r0, [r6, #28]
   42dfc:	adds	r4, r4, r9
   42e00:	adc	r5, r5, #0
   42e04:	strd	r4, [r6, #248]	; 0xf8
   42e08:	bl	2634c <__read_chk@plt+0x1fec8>
   42e0c:	b	42c54 <__read_chk@plt+0x3c7d0>
   42e10:	mvn	r8, #0
   42e14:	b	42c54 <__read_chk@plt+0x3c7d0>
   42e18:	bl	5d64 <__stack_chk_fail@plt>
   42e1c:	andeq	sp, r7, ip, asr #26
   42e20:	andeq	r0, r0, r8, asr #11
   42e24:	andeq	r8, r4, r0, asr #26
   42e28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42e2c:	mov	r8, r0
   42e30:	ldr	r0, [pc, #812]	; 43164 <__read_chk@plt+0x3cce0>
   42e34:	sub	sp, sp, #36	; 0x24
   42e38:	mov	r7, r1
   42e3c:	ldr	r5, [r8]
   42e40:	add	r0, pc, r0
   42e44:	bl	40248 <__read_chk@plt+0x39dc4>
   42e48:	cmp	r7, #1
   42e4c:	beq	4307c <__read_chk@plt+0x3cbf8>
   42e50:	ldr	r1, [pc, #784]	; 43168 <__read_chk@plt+0x3cce4>
   42e54:	add	r9, r5, #12
   42e58:	add	ip, r5, #208	; 0xd0
   42e5c:	add	fp, r5, #256	; 0x100
   42e60:	add	r1, pc, r1
   42e64:	mov	sl, #0
   42e68:	str	fp, [sp, #24]
   42e6c:	str	sl, [sp, #20]
   42e70:	add	r6, r5, r7, lsl #2
   42e74:	ldr	r3, [r6, #200]	; 0xc8
   42e78:	cmp	r3, #0
   42e7c:	beq	42f30 <__read_chk@plt+0x3caac>
   42e80:	ldrd	r2, [ip, #8]
   42e84:	str	r1, [sp]
   42e88:	ldr	r1, [pc, #732]	; 4316c <__read_chk@plt+0x3cce8>
   42e8c:	ldrd	sl, [ip, #16]
   42e90:	ldr	r0, [pc, #728]	; 43170 <__read_chk@plt+0x3ccec>
   42e94:	add	r1, pc, r1
   42e98:	add	r1, r1, #72	; 0x48
   42e9c:	str	ip, [sp, #28]
   42ea0:	add	r0, pc, r0
   42ea4:	strd	sl, [sp, #8]
   42ea8:	bl	401e0 <__read_chk@plt+0x39d5c>
   42eac:	mov	r0, r7
   42eb0:	bl	69b34 <__read_chk@plt+0x636b0>
   42eb4:	ldr	r0, [r9]
   42eb8:	bl	3cc24 <__read_chk@plt+0x367a0>
   42ebc:	mov	r3, #0
   42ec0:	str	r3, [r9]
   42ec4:	ldr	r4, [r6, #200]	; 0xc8
   42ec8:	add	r0, r4, #32
   42ecc:	bl	4b9a0 <__read_chk@plt+0x4551c>
   42ed0:	ldr	r0, [r4, #28]
   42ed4:	ldr	r1, [r4, #16]
   42ed8:	bl	7b7fc <__read_chk@plt+0x75378>
   42edc:	ldr	r0, [r4, #24]
   42ee0:	ldr	r1, [r4, #12]
   42ee4:	bl	7b7fc <__read_chk@plt+0x75378>
   42ee8:	ldr	r1, [r4, #48]	; 0x30
   42eec:	ldr	r0, [r4, #44]	; 0x2c
   42ef0:	bl	7b7fc <__read_chk@plt+0x75378>
   42ef4:	ldr	r0, [r4]
   42ef8:	bl	55a8 <free@plt>
   42efc:	ldr	r0, [r4, #28]
   42f00:	bl	55a8 <free@plt>
   42f04:	ldr	r0, [r4, #24]
   42f08:	bl	55a8 <free@plt>
   42f0c:	ldr	r0, [r4, #32]
   42f10:	bl	55a8 <free@plt>
   42f14:	ldr	r0, [r4, #44]	; 0x2c
   42f18:	bl	55a8 <free@plt>
   42f1c:	ldr	r0, [r4, #76]	; 0x4c
   42f20:	bl	55a8 <free@plt>
   42f24:	ldr	r0, [r6, #200]	; 0xc8
   42f28:	bl	55a8 <free@plt>
   42f2c:	ldr	ip, [sp, #28]
   42f30:	mov	r2, #0
   42f34:	mov	r3, #0
   42f38:	mov	r1, #0
   42f3c:	strd	r2, [ip, #8]
   42f40:	str	r1, [ip, #4]
   42f44:	add	r2, r7, #2
   42f48:	ldr	r3, [r8, #4]
   42f4c:	ldr	r3, [r3, r2, lsl #2]
   42f50:	cmp	r3, r1
   42f54:	str	r3, [r6, #200]	; 0xc8
   42f58:	beq	43144 <__read_chk@plt+0x3ccc0>
   42f5c:	ldr	r3, [r8, #4]
   42f60:	str	r1, [r3, r2, lsl #2]
   42f64:	ldr	r4, [r6, #200]	; 0xc8
   42f68:	ldr	r0, [r4, #4]
   42f6c:	bl	3c498 <__read_chk@plt+0x36014>
   42f70:	cmp	r0, #0
   42f74:	bne	42f88 <__read_chk@plt+0x3cb04>
   42f78:	add	r0, r4, #32
   42f7c:	bl	4b69c <__read_chk@plt+0x45218>
   42f80:	cmp	r0, #0
   42f84:	bne	43074 <__read_chk@plt+0x3cbf0>
   42f88:	ldr	ip, [r4, #28]
   42f8c:	mov	r6, #1
   42f90:	ldr	r1, [r4, #4]
   42f94:	mov	r0, r9
   42f98:	str	r6, [r4, #36]	; 0x24
   42f9c:	ldr	r2, [r4, #24]
   42fa0:	ldr	r3, [r4, #12]
   42fa4:	ldr	fp, [sp, #20]
   42fa8:	str	ip, [sp]
   42fac:	ldr	ip, [r4, #16]
   42fb0:	str	fp, [sp, #8]
   42fb4:	str	ip, [sp, #4]
   42fb8:	bl	3c794 <__read_chk@plt+0x36310>
   42fbc:	cmp	r0, #0
   42fc0:	bne	43074 <__read_chk@plt+0x3cbf0>
   42fc4:	ldr	r3, [r5, #360]	; 0x168
   42fc8:	cmp	r3, #0
   42fcc:	beq	43108 <__read_chk@plt+0x3cc84>
   42fd0:	ldr	r3, [r4, #68]	; 0x44
   42fd4:	cmp	r3, #1
   42fd8:	beq	430c8 <__read_chk@plt+0x3cc44>
   42fdc:	cmp	r3, #2
   42fe0:	beq	430bc <__read_chk@plt+0x3cc38>
   42fe4:	ldr	r1, [r4, #20]
   42fe8:	cmp	r1, #15
   42fec:	bls	4309c <__read_chk@plt+0x3cc18>
   42ff0:	lsl	r1, r1, #1
   42ff4:	ldr	sl, [sp, #24]
   42ff8:	mov	r3, #1
   42ffc:	sub	r6, r1, #32
   43000:	rsb	r2, r1, #32
   43004:	lsl	r6, r3, r6
   43008:	lsl	r7, r3, r1
   4300c:	orr	r6, r6, r3, lsr r2
   43010:	str	r7, [sl]
   43014:	str	r6, [sl, #4]
   43018:	mov	r3, #272	; 0x110
   4301c:	ldrd	r0, [r5, r3]
   43020:	orrs	lr, r0, r1
   43024:	beq	4305c <__read_chk@plt+0x3cbd8>
   43028:	ldr	r2, [r4, #20]
   4302c:	mov	r3, #0
   43030:	bl	7cf8c <__read_chk@plt+0x76b08>
   43034:	mov	r4, r7
   43038:	mov	r5, r6
   4303c:	ldr	sl, [sp, #24]
   43040:	cmp	r5, r1
   43044:	cmpeq	r4, r0
   43048:	movhi	r4, r0
   4304c:	movhi	r5, r1
   43050:	mov	r7, r4
   43054:	mov	r6, r5
   43058:	strd	r4, [sl]
   4305c:	ldr	r0, [pc, #272]	; 43174 <__read_chk@plt+0x3ccf0>
   43060:	mov	r2, r7
   43064:	mov	r3, r6
   43068:	add	r0, pc, r0
   4306c:	bl	401e0 <__read_chk@plt+0x39d5c>
   43070:	mov	r0, #0
   43074:	add	sp, sp, #36	; 0x24
   43078:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4307c:	ldr	r1, [pc, #244]	; 43178 <__read_chk@plt+0x3ccf4>
   43080:	add	sl, r5, #264	; 0x108
   43084:	add	r9, r5, #16
   43088:	add	ip, r5, #232	; 0xe8
   4308c:	str	sl, [sp, #24]
   43090:	add	r1, pc, r1
   43094:	str	r7, [sp, #20]
   43098:	b	42e70 <__read_chk@plt+0x3c9ec>
   4309c:	mov	r0, #1073741824	; 0x40000000
   430a0:	bl	7c740 <__read_chk@plt+0x762bc>
   430a4:	ldr	fp, [sp, #24]
   430a8:	mov	r3, #0
   430ac:	mov	r6, r3
   430b0:	mov	r7, r0
   430b4:	stm	fp, {r0, r3}
   430b8:	b	43018 <__read_chk@plt+0x3cb94>
   430bc:	ldr	r3, [r5, #188]	; 0xbc
   430c0:	cmp	r3, #0
   430c4:	beq	42fe4 <__read_chk@plt+0x3cb60>
   430c8:	ldr	r3, [r4, #72]	; 0x48
   430cc:	cmp	r3, #0
   430d0:	bne	42fe4 <__read_chk@plt+0x3cb60>
   430d4:	ldr	r6, [r8]
   430d8:	ldr	r3, [r6, #36]	; 0x24
   430dc:	cmp	r3, #0
   430e0:	beq	4314c <__read_chk@plt+0x3ccc8>
   430e4:	cmp	r7, #1
   430e8:	beq	4312c <__read_chk@plt+0x3cca8>
   430ec:	mov	r0, r8
   430f0:	bl	418d0 <__read_chk@plt+0x3b44c>
   430f4:	cmp	r0, #0
   430f8:	bne	43074 <__read_chk@plt+0x3cbf0>
   430fc:	mov	r3, #1
   43100:	str	r3, [r4, #72]	; 0x48
   43104:	b	42fe4 <__read_chk@plt+0x3cb60>
   43108:	ldr	r0, [r9]
   4310c:	bl	3c75c <__read_chk@plt+0x362d8>
   43110:	subs	r1, r0, #0
   43114:	beq	42fd0 <__read_chk@plt+0x3cb4c>
   43118:	ldr	r0, [pc, #92]	; 4317c <__read_chk@plt+0x3ccf8>
   4311c:	add	r0, pc, r0
   43120:	bl	4005c <__read_chk@plt+0x39bd8>
   43124:	str	r6, [r5, #360]	; 0x168
   43128:	b	42fd0 <__read_chk@plt+0x3cb4c>
   4312c:	mov	r0, r8
   43130:	mov	r1, #6
   43134:	bl	41940 <__read_chk@plt+0x3b4bc>
   43138:	cmp	r0, #0
   4313c:	beq	430fc <__read_chk@plt+0x3cc78>
   43140:	b	43074 <__read_chk@plt+0x3cbf0>
   43144:	mvn	r0, #0
   43148:	b	43074 <__read_chk@plt+0x3cbf0>
   4314c:	bl	25d50 <__read_chk@plt+0x1f8cc>
   43150:	cmp	r0, #0
   43154:	str	r0, [r6, #36]	; 0x24
   43158:	bne	430e4 <__read_chk@plt+0x3cc60>
   4315c:	mvn	r0, #1
   43160:	b	43074 <__read_chk@plt+0x3cbf0>
   43164:	andeq	r8, r4, r0, lsr #29
   43168:	andeq	r8, r4, r8, ror lr
   4316c:	andeq	r8, r4, r4, asr #22
   43170:	andeq	r8, r4, r8, asr lr
   43174:	andeq	r8, r4, r8, asr #25
   43178:	andeq	r8, r4, r4, lsl #16
   4317c:			; <UNDEFINED> instruction: 0x00048bb0
   43180:	sub	r0, r0, #93	; 0x5d
   43184:	cmp	r0, #2
   43188:	movls	r0, #0
   4318c:	movhi	r0, #1
   43190:	bx	lr
   43194:	ldr	r3, [pc, #1232]	; 4366c <__read_chk@plt+0x3d1e8>
   43198:	ldr	r2, [pc, #1232]	; 43670 <__read_chk@plt+0x3d1ec>
   4319c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   431a0:	add	r3, pc, r3
   431a4:	sub	sp, sp, #116	; 0x74
   431a8:	ldr	r4, [r0]
   431ac:	str	r0, [sp, #28]
   431b0:	ldr	r2, [r3, r2]
   431b4:	ldr	r5, [r4, #204]	; 0xcc
   431b8:	ldr	r3, [r2]
   431bc:	cmp	r5, #0
   431c0:	str	r2, [sp, #24]
   431c4:	str	r3, [sp, #108]	; 0x6c
   431c8:	beq	433fc <__read_chk@plt+0x3cf78>
   431cc:	ldr	r0, [r5, #4]
   431d0:	add	r8, r5, #68	; 0x44
   431d4:	bl	3c498 <__read_chk@plt+0x36014>
   431d8:	cmp	r0, #0
   431dc:	str	r0, [sp, #36]	; 0x24
   431e0:	beq	433d4 <__read_chk@plt+0x3cf50>
   431e4:	ldr	r6, [r5, #20]
   431e8:	mov	sl, #0
   431ec:	mov	r9, #4
   431f0:	ldr	r0, [r4, #28]
   431f4:	bl	26778 <__read_chk@plt+0x202f4>
   431f8:	ldrb	r7, [r0, #5]
   431fc:	sub	r3, r7, #93	; 0x5d
   43200:	cmp	r3, #2
   43204:	bls	43218 <__read_chk@plt+0x3cd94>
   43208:	ldr	r0, [pc, #1124]	; 43674 <__read_chk@plt+0x3d1f0>
   4320c:	mov	r1, r7
   43210:	add	r0, pc, r0
   43214:	bl	402b0 <__read_chk@plt+0x39e2c>
   43218:	cmp	r8, #0
   4321c:	beq	4322c <__read_chk@plt+0x3cda8>
   43220:	ldr	r3, [r8, #4]
   43224:	cmp	r3, #0
   43228:	bne	43414 <__read_chk@plt+0x3cf90>
   4322c:	ldr	r0, [r4, #28]
   43230:	uxtb	r8, r6
   43234:	bl	265d8 <__read_chk@plt+0x20154>
   43238:	mov	r1, r6
   4323c:	rsb	r0, r9, r0
   43240:	str	r0, [sp, #32]
   43244:	bl	7c92c <__read_chk@plt+0x764a8>
   43248:	rsb	r1, r1, r8
   4324c:	uxtb	fp, r1
   43250:	cmp	fp, #3
   43254:	addls	fp, fp, r8
   43258:	ldrb	r8, [r4, #324]	; 0x144
   4325c:	uxtbls	fp, fp
   43260:	cmp	r8, #0
   43264:	beq	43490 <__read_chk@plt+0x3d00c>
   43268:	mvn	r1, #0
   4326c:	mov	r0, r6
   43270:	bl	7cfd8 <__read_chk@plt+0x76b54>
   43274:	mov	r1, r0
   43278:	mov	r0, r8
   4327c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   43280:	mov	r1, r6
   43284:	bl	7c94c <__read_chk@plt+0x764c8>
   43288:	mul	r0, r0, r6
   4328c:	uxtb	r3, r0
   43290:	cmp	r8, r3
   43294:	bhi	435c4 <__read_chk@plt+0x3d140>
   43298:	ldr	r2, [sp, #32]
   4329c:	mov	r1, r3
   432a0:	str	r3, [sp, #20]
   432a4:	add	r0, fp, r2
   432a8:	bl	7c92c <__read_chk@plt+0x764a8>
   432ac:	ldr	r3, [sp, #20]
   432b0:	uxtb	r1, r1
   432b4:	cmp	r3, r1
   432b8:	bcc	435c4 <__read_chk@plt+0x3d140>
   432bc:	add	r8, fp, r3
   432c0:	rsb	r8, r1, r8
   432c4:	and	r8, r8, #255	; 0xff
   432c8:	cmp	fp, r8
   432cc:	bhi	435c4 <__read_chk@plt+0x3d140>
   432d0:	mov	r3, #0
   432d4:	strb	r3, [r4, #324]	; 0x144
   432d8:	add	fp, sp, #40	; 0x28
   432dc:	ldr	r0, [r4, #28]
   432e0:	mov	r1, r8
   432e4:	mov	r2, fp
   432e8:	bl	26ab4 <__read_chk@plt+0x20630>
   432ec:	cmp	r0, #0
   432f0:	bne	433b8 <__read_chk@plt+0x3cf34>
   432f4:	cmp	r5, #0
   432f8:	beq	4330c <__read_chk@plt+0x3ce88>
   432fc:	ldr	r0, [r4, #16]
   43300:	bl	3c4dc <__read_chk@plt+0x36058>
   43304:	cmp	r0, #0
   43308:	beq	435b4 <__read_chk@plt+0x3d130>
   4330c:	ldr	r0, [sp, #40]	; 0x28
   43310:	mov	r1, r8
   43314:	bl	7b7fc <__read_chk@plt+0x75378>
   43318:	ldr	r0, [r4, #28]
   4331c:	bl	265d8 <__read_chk@plt+0x20154>
   43320:	mov	r5, r0
   43324:	ldr	r0, [r4, #28]
   43328:	bl	26838 <__read_chk@plt+0x203b4>
   4332c:	cmp	r0, #0
   43330:	str	r0, [sp, #40]	; 0x28
   43334:	mvneq	r0, #0
   43338:	beq	433b8 <__read_chk@plt+0x3cf34>
   4333c:	sub	r3, r5, #4
   43340:	cmp	sl, #0
   43344:	lsr	r2, r3, #24
   43348:	strb	r2, [r0]
   4334c:	ldr	r2, [sp, #40]	; 0x28
   43350:	lsr	r0, r3, #16
   43354:	lsr	r1, r3, #8
   43358:	strb	r0, [r2, #1]
   4335c:	ldr	r2, [sp, #40]	; 0x28
   43360:	strb	r1, [r2, #2]
   43364:	ldr	r2, [sp, #40]	; 0x28
   43368:	strb	r3, [r2, #3]
   4336c:	ldr	r3, [sp, #40]	; 0x28
   43370:	strb	r8, [r3, #4]
   43374:	beq	43390 <__read_chk@plt+0x3cf0c>
   43378:	ldr	r3, [sl, #4]
   4337c:	cmp	r3, #0
   43380:	beq	43390 <__read_chk@plt+0x3cf0c>
   43384:	ldr	r3, [sl, #24]
   43388:	cmp	r3, #0
   4338c:	beq	435d0 <__read_chk@plt+0x3d14c>
   43390:	ldr	r0, [r4, #28]
   43394:	ldr	r8, [r4, #24]
   43398:	bl	265d8 <__read_chk@plt+0x20154>
   4339c:	ldr	r3, [sp, #36]	; 0x24
   433a0:	mov	r2, fp
   433a4:	add	r1, r0, r3
   433a8:	mov	r0, r8
   433ac:	bl	26ab4 <__read_chk@plt+0x20630>
   433b0:	cmp	r0, #0
   433b4:	beq	43498 <__read_chk@plt+0x3d014>
   433b8:	ldr	r1, [sp, #24]
   433bc:	ldr	r2, [sp, #108]	; 0x6c
   433c0:	ldr	r3, [r1]
   433c4:	cmp	r2, r3
   433c8:	bne	43668 <__read_chk@plt+0x3d1e4>
   433cc:	add	sp, sp, #116	; 0x74
   433d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   433d4:	ldr	r3, [r5, #36]	; 0x24
   433d8:	add	sl, r5, #32
   433dc:	ldr	r6, [r5, #20]
   433e0:	cmp	r3, #0
   433e4:	beq	433f4 <__read_chk@plt+0x3cf70>
   433e8:	ldr	r3, [r5, #56]	; 0x38
   433ec:	cmp	r3, #0
   433f0:	bne	431ec <__read_chk@plt+0x3cd68>
   433f4:	mov	r9, #0
   433f8:	b	431f0 <__read_chk@plt+0x3cd6c>
   433fc:	str	r5, [sp, #36]	; 0x24
   43400:	mov	sl, r5
   43404:	mov	r8, r5
   43408:	mov	r6, #8
   4340c:	mov	r9, r5
   43410:	b	431f0 <__read_chk@plt+0x3cd6c>
   43414:	ldr	r0, [r4, #28]
   43418:	bl	265d8 <__read_chk@plt+0x20154>
   4341c:	ldr	r0, [r4, #28]
   43420:	mov	r1, #5
   43424:	bl	26afc <__read_chk@plt+0x20678>
   43428:	cmp	r0, #0
   4342c:	bne	433b8 <__read_chk@plt+0x3cf34>
   43430:	ldr	r0, [r4, #36]	; 0x24
   43434:	bl	2634c <__read_chk@plt+0x1fec8>
   43438:	ldr	r0, [sp, #28]
   4343c:	ldr	r1, [r4, #28]
   43440:	ldr	r2, [r4, #36]	; 0x24
   43444:	bl	41ba8 <__read_chk@plt+0x3b724>
   43448:	cmp	r0, #0
   4344c:	bne	433b8 <__read_chk@plt+0x3cf34>
   43450:	ldr	r0, [r4, #28]
   43454:	bl	2634c <__read_chk@plt+0x1fec8>
   43458:	ldr	r1, [pc, #536]	; 43678 <__read_chk@plt+0x3d1f4>
   4345c:	ldr	r0, [r4, #28]
   43460:	mov	r2, #5
   43464:	add	r1, pc, r1
   43468:	add	r1, r1, #88	; 0x58
   4346c:	bl	2e828 <__read_chk@plt+0x283a4>
   43470:	cmp	r0, #0
   43474:	bne	433b8 <__read_chk@plt+0x3cf34>
   43478:	ldr	r0, [r4, #28]
   4347c:	ldr	r1, [r4, #36]	; 0x24
   43480:	bl	2e8ac <__read_chk@plt+0x28428>
   43484:	cmp	r0, #0
   43488:	bne	433b8 <__read_chk@plt+0x3cf34>
   4348c:	b	4322c <__read_chk@plt+0x3cda8>
   43490:	mov	r8, fp
   43494:	b	432d8 <__read_chk@plt+0x3ce54>
   43498:	ldr	r1, [r4, #232]	; 0xe8
   4349c:	ldr	r0, [r4, #28]
   434a0:	ldr	r8, [r4, #16]
   434a4:	ldr	fp, [sp, #40]	; 0x28
   434a8:	str	r1, [sp, #20]
   434ac:	bl	26778 <__read_chk@plt+0x202f4>
   434b0:	ldr	lr, [sp, #36]	; 0x24
   434b4:	rsb	ip, r9, r5
   434b8:	ldr	r1, [sp, #20]
   434bc:	mov	r2, fp
   434c0:	str	r9, [sp, #4]
   434c4:	str	lr, [sp, #8]
   434c8:	str	ip, [sp]
   434cc:	mov	r3, r0
   434d0:	mov	r0, r8
   434d4:	bl	3c9fc <__read_chk@plt+0x36578>
   434d8:	cmp	r0, #0
   434dc:	bne	433b8 <__read_chk@plt+0x3cf34>
   434e0:	cmp	sl, #0
   434e4:	beq	4351c <__read_chk@plt+0x3d098>
   434e8:	ldr	r3, [sl, #4]
   434ec:	cmp	r3, #0
   434f0:	beq	4351c <__read_chk@plt+0x3d098>
   434f4:	ldr	r3, [sl, #24]
   434f8:	cmp	r3, #0
   434fc:	bne	43610 <__read_chk@plt+0x3d18c>
   43500:	add	r8, sp, #44	; 0x2c
   43504:	mov	r1, r8
   43508:	ldr	r2, [sl, #8]
   4350c:	ldr	r0, [r4, #24]
   43510:	bl	2e828 <__read_chk@plt+0x283a4>
   43514:	cmp	r0, #0
   43518:	bne	433b8 <__read_chk@plt+0x3cf34>
   4351c:	ldr	r3, [r4, #232]	; 0xe8
   43520:	add	r3, r3, #1
   43524:	str	r3, [r4, #232]	; 0xe8
   43528:	cmp	r3, #0
   4352c:	beq	43640 <__read_chk@plt+0x3d1bc>
   43530:	ldr	r3, [r4, #236]	; 0xec
   43534:	add	r3, r3, #1
   43538:	str	r3, [r4, #236]	; 0xec
   4353c:	cmp	r3, #0
   43540:	bne	43554 <__read_chk@plt+0x3d0d0>
   43544:	ldr	r1, [sp, #28]
   43548:	ldr	r3, [r1, #1048]	; 0x418
   4354c:	tst	r3, #32768	; 0x8000
   43550:	beq	43660 <__read_chk@plt+0x3d1dc>
   43554:	mov	r1, r6
   43558:	mov	r0, r5
   4355c:	bl	7c740 <__read_chk@plt+0x762bc>
   43560:	ldrd	r2, [r4, #248]	; 0xf8
   43564:	ldrd	sl, [r4, #240]	; 0xf0
   43568:	adds	r2, r2, r5
   4356c:	adc	r3, r3, #0
   43570:	strd	r2, [r4, #248]	; 0xf8
   43574:	adds	sl, sl, r0
   43578:	ldr	r0, [r4, #28]
   4357c:	adc	fp, fp, #0
   43580:	strd	sl, [r4, #240]	; 0xf0
   43584:	bl	2634c <__read_chk@plt+0x1fec8>
   43588:	cmp	r7, #21
   4358c:	beq	43650 <__read_chk@plt+0x3d1cc>
   43590:	cmp	r7, #52	; 0x34
   43594:	movne	r0, #0
   43598:	bne	433b8 <__read_chk@plt+0x3cf34>
   4359c:	ldr	r0, [r4, #184]	; 0xb8
   435a0:	cmp	r0, #0
   435a4:	beq	433b8 <__read_chk@plt+0x3cf34>
   435a8:	ldr	r0, [sp, #28]
   435ac:	bl	419dc <__read_chk@plt+0x3b558>
   435b0:	b	433b8 <__read_chk@plt+0x3cf34>
   435b4:	ldr	r0, [sp, #40]	; 0x28
   435b8:	mov	r1, r8
   435bc:	bl	74550 <__read_chk@plt+0x6e0cc>
   435c0:	b	43318 <__read_chk@plt+0x3ce94>
   435c4:	strb	r3, [r4, #324]	; 0x144
   435c8:	mvn	r0, #9
   435cc:	b	433b8 <__read_chk@plt+0x3cf34>
   435d0:	ldr	r1, [r4, #232]	; 0xe8
   435d4:	add	r8, sp, #44	; 0x2c
   435d8:	ldr	r0, [r4, #28]
   435dc:	str	r1, [sp, #20]
   435e0:	bl	26778 <__read_chk@plt+0x202f4>
   435e4:	mov	r3, #64	; 0x40
   435e8:	ldr	r1, [sp, #20]
   435ec:	str	r3, [sp, #4]
   435f0:	mov	r3, r5
   435f4:	str	r8, [sp]
   435f8:	mov	r2, r0
   435fc:	mov	r0, sl
   43600:	bl	4b730 <__read_chk@plt+0x452ac>
   43604:	cmp	r0, #0
   43608:	bne	433b8 <__read_chk@plt+0x3cf34>
   4360c:	b	43390 <__read_chk@plt+0x3cf0c>
   43610:	ldr	r1, [r4, #232]	; 0xe8
   43614:	mov	r3, #64	; 0x40
   43618:	add	r8, sp, #44	; 0x2c
   4361c:	str	r3, [sp, #4]
   43620:	ldr	r2, [sp, #40]	; 0x28
   43624:	mov	r0, sl
   43628:	str	r8, [sp]
   4362c:	mov	r3, r5
   43630:	bl	4b730 <__read_chk@plt+0x452ac>
   43634:	cmp	r0, #0
   43638:	bne	433b8 <__read_chk@plt+0x3cf34>
   4363c:	b	43504 <__read_chk@plt+0x3d080>
   43640:	ldr	r0, [pc, #52]	; 4367c <__read_chk@plt+0x3d1f8>
   43644:	add	r0, pc, r0
   43648:	bl	40110 <__read_chk@plt+0x39c8c>
   4364c:	b	43530 <__read_chk@plt+0x3d0ac>
   43650:	ldr	r0, [sp, #28]
   43654:	mov	r1, #1
   43658:	bl	42e28 <__read_chk@plt+0x3c9a4>
   4365c:	b	433b8 <__read_chk@plt+0x3cf34>
   43660:	mvn	r0, #38	; 0x26
   43664:	b	433b8 <__read_chk@plt+0x3cf34>
   43668:	bl	5d64 <__stack_chk_fail@plt>
   4366c:	andeq	sp, r7, ip, asr r7
   43670:	andeq	r0, r0, r8, asr #11
   43674:	andeq	r8, r4, r4, asr fp
   43678:	andeq	r8, r4, r4, ror r5
   4367c:	andeq	r8, r4, r4, lsl #14
   43680:	push	{r4, r5, r6, r7, r8, lr}
   43684:	mov	r6, r0
   43688:	ldr	r4, [r0]
   4368c:	ldr	r0, [r4, #28]
   43690:	bl	265d8 <__read_chk@plt+0x20154>
   43694:	cmp	r0, #5
   43698:	bls	438b8 <__read_chk@plt+0x3d434>
   4369c:	ldr	r0, [r4, #28]
   436a0:	bl	26778 <__read_chk@plt+0x202f4>
   436a4:	ldrb	r5, [r0, #5]
   436a8:	sub	r7, r5, #1
   436ac:	cmp	r7, #48	; 0x30
   436b0:	movhi	r7, #0
   436b4:	movls	r7, #1
   436b8:	cmp	r5, #5
   436bc:	moveq	r7, #0
   436c0:	cmp	r7, #0
   436c4:	beq	43760 <__read_chk@plt+0x3d2dc>
   436c8:	sub	r3, r5, #6
   436cc:	cmp	r3, #1
   436d0:	bls	43760 <__read_chk@plt+0x3d2dc>
   436d4:	ldr	r3, [r4, #344]	; 0x158
   436d8:	cmp	r3, #0
   436dc:	movne	r8, #0
   436e0:	beq	43794 <__read_chk@plt+0x3d310>
   436e4:	cmp	r7, #0
   436e8:	bne	43788 <__read_chk@plt+0x3d304>
   436ec:	cmp	r8, #0
   436f0:	bne	4389c <__read_chk@plt+0x3d418>
   436f4:	ldr	r0, [pc, #460]	; 438c8 <__read_chk@plt+0x3d444>
   436f8:	mov	r1, r5
   436fc:	add	r0, pc, r0
   43700:	bl	401e0 <__read_chk@plt+0x39d5c>
   43704:	mov	r0, #1
   43708:	mov	r1, #16
   4370c:	bl	5f80 <calloc@plt>
   43710:	cmp	r0, #0
   43714:	beq	438c0 <__read_chk@plt+0x3d43c>
   43718:	strb	r5, [r0, #8]
   4371c:	mov	r2, #0
   43720:	ldr	r3, [r4, #28]
   43724:	str	r2, [r0]
   43728:	str	r3, [r0, #12]
   4372c:	ldr	r3, [r4, #384]	; 0x180
   43730:	str	r3, [r0, #4]
   43734:	ldr	r3, [r4, #384]	; 0x180
   43738:	str	r0, [r3]
   4373c:	str	r0, [r4, #384]	; 0x180
   43740:	bl	25d50 <__read_chk@plt+0x1f8cc>
   43744:	cmp	r0, #0
   43748:	str	r0, [r4, #28]
   4374c:	beq	438c0 <__read_chk@plt+0x3d43c>
   43750:	cmp	r8, #0
   43754:	bne	43878 <__read_chk@plt+0x3d3f4>
   43758:	mov	r0, #0
   4375c:	pop	{r4, r5, r6, r7, r8, pc}
   43760:	ldr	r0, [r4, #28]
   43764:	bl	265d8 <__read_chk@plt+0x20154>
   43768:	mov	r1, r0
   4376c:	mov	r0, r6
   43770:	bl	41738 <__read_chk@plt+0x3b2b4>
   43774:	cmp	r0, #0
   43778:	beq	436d4 <__read_chk@plt+0x3d250>
   4377c:	cmp	r7, #0
   43780:	mov	r8, #1
   43784:	beq	436ec <__read_chk@plt+0x3d268>
   43788:	sub	r3, r5, #6
   4378c:	cmp	r3, #1
   43790:	bls	436ec <__read_chk@plt+0x3d268>
   43794:	cmp	r5, #20
   43798:	mov	r0, r6
   4379c:	beq	43884 <__read_chk@plt+0x3d400>
   437a0:	bl	43194 <__read_chk@plt+0x3cd10>
   437a4:	cmp	r0, #0
   437a8:	popne	{r4, r5, r6, r7, r8, pc}
   437ac:	cmp	r5, #21
   437b0:	bne	43758 <__read_chk@plt+0x3d2d4>
   437b4:	str	r0, [r4, #344]	; 0x158
   437b8:	bl	4daa4 <__read_chk@plt+0x47620>
   437bc:	ldr	r8, [pc, #264]	; 438cc <__read_chk@plt+0x3d448>
   437c0:	add	r8, pc, r8
   437c4:	str	r0, [r4, #284]	; 0x11c
   437c8:	b	4382c <__read_chk@plt+0x3d3a8>
   437cc:	bl	401e0 <__read_chk@plt+0x39d5c>
   437d0:	ldr	r0, [r4, #28]
   437d4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   437d8:	ldr	r3, [r5, #12]
   437dc:	mov	r1, #0
   437e0:	mov	r0, r5
   437e4:	str	r3, [r4, #28]
   437e8:	ldr	r3, [r5]
   437ec:	cmp	r3, #0
   437f0:	ldrne	r2, [r5, #4]
   437f4:	ldreq	r3, [r5, #4]
   437f8:	streq	r3, [r4, #384]	; 0x180
   437fc:	strne	r2, [r3, #4]
   43800:	mov	r2, #16
   43804:	ldr	r3, [r5, #4]
   43808:	ldr	ip, [r5]
   4380c:	str	ip, [r3]
   43810:	bl	5944 <memset@plt>
   43814:	mov	r0, r5
   43818:	bl	55a8 <free@plt>
   4381c:	mov	r0, r6
   43820:	bl	43194 <__read_chk@plt+0x3cd10>
   43824:	cmp	r0, #0
   43828:	popne	{r4, r5, r6, r7, r8, pc}
   4382c:	ldr	r5, [r4, #380]	; 0x17c
   43830:	cmp	r5, #0
   43834:	beq	43758 <__read_chk@plt+0x3d2d4>
   43838:	ldr	r0, [r5, #12]
   4383c:	ldrb	r7, [r5, #8]
   43840:	bl	265d8 <__read_chk@plt+0x20154>
   43844:	mov	r1, r0
   43848:	mov	r0, r6
   4384c:	bl	41738 <__read_chk@plt+0x3b2b4>
   43850:	mov	r1, r7
   43854:	cmp	r0, #0
   43858:	mov	r0, r8
   4385c:	beq	437cc <__read_chk@plt+0x3d348>
   43860:	ldr	r1, [pc, #104]	; 438d0 <__read_chk@plt+0x3d44c>
   43864:	ldr	r0, [pc, #104]	; 438d4 <__read_chk@plt+0x3d450>
   43868:	add	r1, pc, r1
   4386c:	add	r0, pc, r0
   43870:	add	r1, r1, #96	; 0x60
   43874:	bl	402b0 <__read_chk@plt+0x39e2c>
   43878:	mov	r0, r6
   4387c:	pop	{r4, r5, r6, r7, r8, lr}
   43880:	b	67b98 <__read_chk@plt+0x61714>
   43884:	mov	r3, #1
   43888:	str	r3, [r4, #344]	; 0x158
   4388c:	bl	43194 <__read_chk@plt+0x3cd10>
   43890:	cmp	r0, #0
   43894:	beq	43758 <__read_chk@plt+0x3d2d4>
   43898:	pop	{r4, r5, r6, r7, r8, pc}
   4389c:	ldr	r1, [pc, #52]	; 438d8 <__read_chk@plt+0x3d454>
   438a0:	ldr	r0, [pc, #52]	; 438dc <__read_chk@plt+0x3d458>
   438a4:	add	r1, pc, r1
   438a8:	add	r0, pc, r0
   438ac:	add	r1, r1, #96	; 0x60
   438b0:	bl	402b0 <__read_chk@plt+0x39e2c>
   438b4:	b	436f4 <__read_chk@plt+0x3d270>
   438b8:	mvn	r0, #0
   438bc:	pop	{r4, r5, r6, r7, r8, pc}
   438c0:	mvn	r0, #1
   438c4:	pop	{r4, r5, r6, r7, r8, pc}
   438c8:	muleq	r4, r4, r6
   438cc:	andeq	r8, r4, r8, lsl #12
   438d0:	andeq	r8, r4, r0, ror r1
   438d4:	andeq	r8, r4, r8, lsr r5
   438d8:	andeq	r8, r4, r4, lsr r1
   438dc:	ldrdeq	r8, [r4], -r4
   438e0:	push	{r3, r4, r5, lr}
   438e4:	mov	r5, r2
   438e8:	ldr	r4, [r0]
   438ec:	ldr	r3, [r4, #328]	; 0x148
   438f0:	cmp	r3, #0
   438f4:	beq	4392c <__read_chk@plt+0x3d4a8>
   438f8:	cmp	r3, r2
   438fc:	mov	r2, #0
   43900:	str	r2, [r4, #192]	; 0xc0
   43904:	bls	43918 <__read_chk@plt+0x3d494>
   43908:	rsb	r5, r5, r3
   4390c:	mov	r0, #0
   43910:	str	r5, [r4, #328]	; 0x148
   43914:	pop	{r3, r4, r5, pc}
   43918:	bl	42638 <__read_chk@plt+0x3c1b4>
   4391c:	cmp	r0, #0
   43920:	popne	{r3, r4, r5, pc}
   43924:	ldr	r3, [r4, #328]	; 0x148
   43928:	b	43908 <__read_chk@plt+0x3d484>
   4392c:	ldr	r0, [r4, #20]
   43930:	pop	{r3, r4, r5, lr}
   43934:	b	2e828 <__read_chk@plt+0x283a4>
   43938:	ldr	r3, [r0]
   4393c:	ldr	r0, [r3, #32]
   43940:	b	265d8 <__read_chk@plt+0x20154>
   43944:	add	r3, r2, #53	; 0x35
   43948:	push	{r4, r5, r6, r7, r8, r9, lr}
   4394c:	mov	r5, r2
   43950:	sub	sp, sp, #28
   43954:	mov	r4, r0
   43958:	cmp	r3, #29
   4395c:	addls	pc, pc, r3, lsl #2
   43960:	b	43a58 <__read_chk@plt+0x3d5d4>
   43964:	b	43b10 <__read_chk@plt+0x3d68c>
   43968:	b	43ac8 <__read_chk@plt+0x3d644>
   4396c:	b	43a58 <__read_chk@plt+0x3d5d4>
   43970:	b	43a58 <__read_chk@plt+0x3d5d4>
   43974:	b	43a58 <__read_chk@plt+0x3d5d4>
   43978:	b	43a58 <__read_chk@plt+0x3d5d4>
   4397c:	b	43a58 <__read_chk@plt+0x3d5d4>
   43980:	b	43a58 <__read_chk@plt+0x3d5d4>
   43984:	b	43a58 <__read_chk@plt+0x3d5d4>
   43988:	b	43a58 <__read_chk@plt+0x3d5d4>
   4398c:	b	43a58 <__read_chk@plt+0x3d5d4>
   43990:	b	43a58 <__read_chk@plt+0x3d5d4>
   43994:	b	43a58 <__read_chk@plt+0x3d5d4>
   43998:	b	43a58 <__read_chk@plt+0x3d5d4>
   4399c:	b	43a58 <__read_chk@plt+0x3d5d4>
   439a0:	b	43a58 <__read_chk@plt+0x3d5d4>
   439a4:	b	43a58 <__read_chk@plt+0x3d5d4>
   439a8:	b	43a58 <__read_chk@plt+0x3d5d4>
   439ac:	b	439f4 <__read_chk@plt+0x3d570>
   439b0:	b	439f4 <__read_chk@plt+0x3d570>
   439b4:	b	439f4 <__read_chk@plt+0x3d570>
   439b8:	b	439f4 <__read_chk@plt+0x3d570>
   439bc:	b	439f4 <__read_chk@plt+0x3d570>
   439c0:	b	43a58 <__read_chk@plt+0x3d5d4>
   439c4:	b	43aec <__read_chk@plt+0x3d668>
   439c8:	b	43a58 <__read_chk@plt+0x3d5d4>
   439cc:	b	43a58 <__read_chk@plt+0x3d5d4>
   439d0:	b	43a58 <__read_chk@plt+0x3d5d4>
   439d4:	b	43a58 <__read_chk@plt+0x3d5d4>
   439d8:	b	439dc <__read_chk@plt+0x3d558>
   439dc:	str	r1, [sp, #20]
   439e0:	bl	6214 <__errno_location@plt>
   439e4:	ldr	r1, [sp, #20]
   439e8:	ldr	r3, [r0]
   439ec:	cmp	r3, #104	; 0x68
   439f0:	beq	43b6c <__read_chk@plt+0x3d6e8>
   439f4:	cmp	r4, #0
   439f8:	beq	43a58 <__read_chk@plt+0x3d5d4>
   439fc:	ldr	r3, [r4, #4]
   43a00:	cmp	r3, #0
   43a04:	beq	43a58 <__read_chk@plt+0x3d5d4>
   43a08:	ldr	r3, [r3, #104]	; 0x68
   43a0c:	cmp	r3, #0
   43a10:	beq	43a58 <__read_chk@plt+0x3d5d4>
   43a14:	mov	r0, r4
   43a18:	bl	42418 <__read_chk@plt+0x3bf94>
   43a1c:	mov	r6, r0
   43a20:	mov	r0, r4
   43a24:	bl	42418 <__read_chk@plt+0x3bf94>
   43a28:	mov	r0, r5
   43a2c:	ldr	r5, [r4, #12]
   43a30:	bl	25854 <__read_chk@plt+0x1f3d0>
   43a34:	ldr	ip, [r4, #4]
   43a38:	mov	r1, r6
   43a3c:	mov	r2, r5
   43a40:	ldr	ip, [ip, #104]	; 0x68
   43a44:	str	ip, [sp]
   43a48:	mov	r3, r0
   43a4c:	ldr	r0, [pc, #336]	; 43ba4 <__read_chk@plt+0x3d720>
   43a50:	add	r0, pc, r0
   43a54:	bl	400c4 <__read_chk@plt+0x39c40>
   43a58:	cmp	r1, #0
   43a5c:	beq	43b94 <__read_chk@plt+0x3d710>
   43a60:	ldr	r8, [pc, #320]	; 43ba8 <__read_chk@plt+0x3d724>
   43a64:	mov	r6, r1
   43a68:	add	r8, pc, r8
   43a6c:	ldr	r3, [r4]
   43a70:	ldr	r3, [r3, #184]	; 0xb8
   43a74:	cmp	r3, #0
   43a78:	bne	43b54 <__read_chk@plt+0x3d6d0>
   43a7c:	ldr	r7, [pc, #296]	; 43bac <__read_chk@plt+0x3d728>
   43a80:	add	r7, pc, r7
   43a84:	mov	r0, r4
   43a88:	bl	42418 <__read_chk@plt+0x3bf94>
   43a8c:	mov	r9, r0
   43a90:	mov	r0, r4
   43a94:	bl	42418 <__read_chk@plt+0x3bf94>
   43a98:	mov	r0, r5
   43a9c:	ldr	r4, [r4, #12]
   43aa0:	bl	25854 <__read_chk@plt+0x1f3d0>
   43aa4:	str	r9, [sp]
   43aa8:	mov	r1, r6
   43aac:	mov	r2, r8
   43ab0:	mov	r3, r7
   43ab4:	str	r4, [sp, #4]
   43ab8:	str	r0, [sp, #8]
   43abc:	ldr	r0, [pc, #236]	; 43bb0 <__read_chk@plt+0x3d72c>
   43ac0:	add	r0, pc, r0
   43ac4:	bl	400c4 <__read_chk@plt+0x39c40>
   43ac8:	bl	42418 <__read_chk@plt+0x3bf94>
   43acc:	mov	r5, r0
   43ad0:	mov	r0, r4
   43ad4:	bl	42418 <__read_chk@plt+0x3bf94>
   43ad8:	ldr	r0, [pc, #212]	; 43bb4 <__read_chk@plt+0x3d730>
   43adc:	mov	r1, r5
   43ae0:	ldr	r2, [r4, #12]
   43ae4:	add	r0, pc, r0
   43ae8:	bl	400c4 <__read_chk@plt+0x39c40>
   43aec:	bl	42418 <__read_chk@plt+0x3bf94>
   43af0:	mov	r5, r0
   43af4:	mov	r0, r4
   43af8:	bl	42418 <__read_chk@plt+0x3bf94>
   43afc:	ldr	r0, [pc, #180]	; 43bb8 <__read_chk@plt+0x3d734>
   43b00:	mov	r1, r5
   43b04:	ldr	r2, [r4, #12]
   43b08:	add	r0, pc, r0
   43b0c:	bl	400c4 <__read_chk@plt+0x39c40>
   43b10:	ldr	r3, [r0]
   43b14:	ldr	r3, [r3, #184]	; 0xb8
   43b18:	cmp	r3, #0
   43b1c:	beq	43b60 <__read_chk@plt+0x3d6dc>
   43b20:	ldr	r5, [pc, #148]	; 43bbc <__read_chk@plt+0x3d738>
   43b24:	add	r5, pc, r5
   43b28:	mov	r0, r4
   43b2c:	bl	42418 <__read_chk@plt+0x3bf94>
   43b30:	mov	r6, r0
   43b34:	mov	r0, r4
   43b38:	bl	42418 <__read_chk@plt+0x3bf94>
   43b3c:	ldr	r0, [pc, #124]	; 43bc0 <__read_chk@plt+0x3d73c>
   43b40:	mov	r2, r6
   43b44:	mov	r1, r5
   43b48:	ldr	r3, [r4, #12]
   43b4c:	add	r0, pc, r0
   43b50:	bl	400c4 <__read_chk@plt+0x39c40>
   43b54:	ldr	r7, [pc, #104]	; 43bc4 <__read_chk@plt+0x3d740>
   43b58:	add	r7, pc, r7
   43b5c:	b	43a84 <__read_chk@plt+0x3d600>
   43b60:	ldr	r5, [pc, #96]	; 43bc8 <__read_chk@plt+0x3d744>
   43b64:	add	r5, pc, r5
   43b68:	b	43b28 <__read_chk@plt+0x3d6a4>
   43b6c:	mov	r0, r4
   43b70:	bl	42418 <__read_chk@plt+0x3bf94>
   43b74:	mov	r5, r0
   43b78:	mov	r0, r4
   43b7c:	bl	42418 <__read_chk@plt+0x3bf94>
   43b80:	ldr	r0, [pc, #68]	; 43bcc <__read_chk@plt+0x3d748>
   43b84:	mov	r1, r5
   43b88:	ldr	r2, [r4, #12]
   43b8c:	add	r0, pc, r0
   43b90:	bl	400c4 <__read_chk@plt+0x39c40>
   43b94:	ldr	r6, [pc, #52]	; 43bd0 <__read_chk@plt+0x3d74c>
   43b98:	add	r6, pc, r6
   43b9c:	mov	r8, r6
   43ba0:	b	43a6c <__read_chk@plt+0x3d5e8>
   43ba4:	andeq	r8, r4, r8, lsr #8
   43ba8:	andeq	r6, r4, ip, asr r2
   43bac:	andeq	pc, r3, r0, ror #29
   43bb0:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   43bb4:	andeq	r8, r4, r0, lsl #6
   43bb8:	andeq	r8, r4, r8, lsr #6
   43bbc:			; <UNDEFINED> instruction: 0x000482b8
   43bc0:			; <UNDEFINED> instruction: 0x000482bc
   43bc4:	andeq	r8, r4, r4, lsl #5
   43bc8:	strdeq	pc, [r3], -ip
   43bcc:	andeq	r8, r4, r8, asr #5
   43bd0:	andeq	ip, r3, r4, ror r2
   43bd4:	push	{r4, r5, r6, lr}
   43bd8:	ldr	r4, [r0]
   43bdc:	ldr	r0, [r4, #24]
   43be0:	bl	265d8 <__read_chk@plt+0x20154>
   43be4:	subs	r5, r0, #0
   43be8:	ble	43c28 <__read_chk@plt+0x3d7a4>
   43bec:	ldr	r0, [r4, #24]
   43bf0:	ldr	r6, [r4, #4]
   43bf4:	bl	26778 <__read_chk@plt+0x202f4>
   43bf8:	mov	r2, r5
   43bfc:	mov	r1, r0
   43c00:	mov	r0, r6
   43c04:	bl	610c <write@plt>
   43c08:	cmn	r0, #1
   43c0c:	mov	r1, r0
   43c10:	beq	43c30 <__read_chk@plt+0x3d7ac>
   43c14:	cmp	r0, #0
   43c18:	beq	43c4c <__read_chk@plt+0x3d7c8>
   43c1c:	ldr	r0, [r4, #24]
   43c20:	pop	{r4, r5, r6, lr}
   43c24:	b	26afc <__read_chk@plt+0x20678>
   43c28:	mov	r0, #0
   43c2c:	pop	{r4, r5, r6, pc}
   43c30:	bl	6214 <__errno_location@plt>
   43c34:	ldr	r3, [r0]
   43c38:	cmp	r3, #4
   43c3c:	cmpne	r3, #11
   43c40:	mvnne	r0, #23
   43c44:	moveq	r0, #0
   43c48:	pop	{r4, r5, r6, pc}
   43c4c:	mvn	r0, #51	; 0x33
   43c50:	pop	{r4, r5, r6, pc}
   43c54:	ldr	r3, [pc, #448]	; 43e1c <__read_chk@plt+0x3d998>
   43c58:	mov	r1, #32
   43c5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43c60:	mov	sl, r0
   43c64:	ldr	r0, [pc, #436]	; 43e20 <__read_chk@plt+0x3d99c>
   43c68:	add	r3, pc, r3
   43c6c:	ldr	r4, [sl]
   43c70:	sub	sp, sp, #36	; 0x24
   43c74:	mov	r2, #0
   43c78:	ldr	fp, [r3, r0]
   43c7c:	ldr	r0, [r4, #4]
   43c80:	str	r2, [sp, #8]
   43c84:	ldr	r3, [fp]
   43c88:	str	r3, [sp, #28]
   43c8c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   43c90:	mov	r1, #4
   43c94:	cmp	r0, #0
   43c98:	add	r3, r0, #31
   43c9c:	movlt	r0, r3
   43ca0:	asr	r0, r0, #5
   43ca4:	bl	5f80 <calloc@plt>
   43ca8:	subs	r5, r0, #0
   43cac:	beq	43e10 <__read_chk@plt+0x3d98c>
   43cb0:	mov	r0, sl
   43cb4:	bl	43bd4 <__read_chk@plt+0x3d750>
   43cb8:	subs	r6, r0, #0
   43cbc:	addeq	r7, sp, #12
   43cc0:	addeq	r9, sp, #8
   43cc4:	beq	43cdc <__read_chk@plt+0x3d858>
   43cc8:	b	43e00 <__read_chk@plt+0x3d97c>
   43ccc:	mov	r0, sl
   43cd0:	bl	43bd4 <__read_chk@plt+0x3d750>
   43cd4:	subs	r8, r0, #0
   43cd8:	bne	43df0 <__read_chk@plt+0x3d96c>
   43cdc:	ldr	r3, [sl]
   43ce0:	ldr	r0, [r3, #24]
   43ce4:	bl	265d8 <__read_chk@plt+0x20154>
   43ce8:	subs	r8, r0, #0
   43cec:	beq	43df0 <__read_chk@plt+0x3d96c>
   43cf0:	ldr	r0, [r4, #4]
   43cf4:	mov	r1, #32
   43cf8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   43cfc:	mov	r1, #0
   43d00:	add	r8, sp, #20
   43d04:	mov	r3, r0
   43d08:	add	r2, r0, #31
   43d0c:	cmp	r3, #0
   43d10:	mov	r0, r5
   43d14:	movlt	r3, r2
   43d18:	asr	r2, r3, #5
   43d1c:	lsl	r2, r2, #2
   43d20:	bl	5944 <memset@plt>
   43d24:	ldr	r0, [r4, #4]
   43d28:	mov	r1, r5
   43d2c:	bl	74c00 <__read_chk@plt+0x6e77c>
   43d30:	ldr	r3, [r4, #196]	; 0xc4
   43d34:	cmp	r3, #0
   43d38:	addgt	r6, sp, #20
   43d3c:	strgt	r3, [sp, #8]
   43d40:	cmn	r3, #1
   43d44:	beq	43d60 <__read_chk@plt+0x3d8dc>
   43d48:	mov	r0, r8
   43d4c:	ldr	r1, [sp, #8]
   43d50:	bl	4da64 <__read_chk@plt+0x475e0>
   43d54:	mov	r0, r7
   43d58:	mov	r1, #0
   43d5c:	bl	54ac <gettimeofday@plt>
   43d60:	ldr	r0, [r4, #4]
   43d64:	mov	r1, #1
   43d68:	bl	7cfd8 <__read_chk@plt+0x76b54>
   43d6c:	mov	r1, #0
   43d70:	str	r6, [sp]
   43d74:	mov	r3, r1
   43d78:	mov	r2, r5
   43d7c:	bl	5ecc <select@plt>
   43d80:	cmp	r0, #0
   43d84:	bge	43dc8 <__read_chk@plt+0x3d944>
   43d88:	bl	6214 <__errno_location@plt>
   43d8c:	ldr	r3, [r0]
   43d90:	cmp	r3, #4
   43d94:	cmpne	r3, #11
   43d98:	bne	43ccc <__read_chk@plt+0x3d848>
   43d9c:	ldr	r3, [r4, #196]	; 0xc4
   43da0:	cmn	r3, #1
   43da4:	beq	43d60 <__read_chk@plt+0x3d8dc>
   43da8:	mov	r0, r7
   43dac:	mov	r1, r9
   43db0:	bl	4d98c <__read_chk@plt+0x47508>
   43db4:	ldr	r3, [sp, #8]
   43db8:	cmp	r3, #0
   43dbc:	ble	43dcc <__read_chk@plt+0x3d948>
   43dc0:	ldr	r3, [r4, #196]	; 0xc4
   43dc4:	b	43d40 <__read_chk@plt+0x3d8bc>
   43dc8:	bne	43ccc <__read_chk@plt+0x3d848>
   43dcc:	mov	r0, r5
   43dd0:	bl	55a8 <free@plt>
   43dd4:	mvn	r0, #52	; 0x34
   43dd8:	ldr	r2, [sp, #28]
   43ddc:	ldr	r3, [fp]
   43de0:	cmp	r2, r3
   43de4:	bne	43e18 <__read_chk@plt+0x3d994>
   43de8:	add	sp, sp, #36	; 0x24
   43dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43df0:	mov	r0, r5
   43df4:	bl	55a8 <free@plt>
   43df8:	mov	r0, r8
   43dfc:	b	43dd8 <__read_chk@plt+0x3d954>
   43e00:	mov	r0, r5
   43e04:	bl	55a8 <free@plt>
   43e08:	mov	r0, r6
   43e0c:	b	43dd8 <__read_chk@plt+0x3d954>
   43e10:	mvn	r0, #1
   43e14:	b	43dd8 <__read_chk@plt+0x3d954>
   43e18:	bl	5d64 <__stack_chk_fail@plt>
   43e1c:	muleq	r7, r4, ip
   43e20:	andeq	r0, r0, r8, asr #11
   43e24:	push	{r3, lr}
   43e28:	ldr	r3, [r0]
   43e2c:	ldr	r0, [r3, #24]
   43e30:	bl	265d8 <__read_chk@plt+0x20154>
   43e34:	adds	r0, r0, #0
   43e38:	movne	r0, #1
   43e3c:	pop	{r3, pc}
   43e40:	push	{r3, lr}
   43e44:	ldr	r3, [r0]
   43e48:	ldr	r2, [r3, #180]	; 0xb4
   43e4c:	ldr	r0, [r3, #24]
   43e50:	cmp	r2, #0
   43e54:	bne	43e6c <__read_chk@plt+0x3d9e8>
   43e58:	bl	265d8 <__read_chk@plt+0x20154>
   43e5c:	cmp	r0, #131072	; 0x20000
   43e60:	movcs	r0, #0
   43e64:	movcc	r0, #1
   43e68:	pop	{r3, pc}
   43e6c:	bl	265d8 <__read_chk@plt+0x20154>
   43e70:	cmp	r0, #16384	; 0x4000
   43e74:	movcs	r0, #0
   43e78:	movcc	r0, #1
   43e7c:	pop	{r3, pc}
   43e80:	push	{r4, r5, lr}
   43e84:	sub	sp, sp, #20
   43e88:	mov	r4, r0
   43e8c:	str	r1, [sp, #12]
   43e90:	bl	421c4 <__read_chk@plt+0x3bd40>
   43e94:	cmp	r0, #0
   43e98:	bne	43ea4 <__read_chk@plt+0x3da20>
   43e9c:	add	sp, sp, #20
   43ea0:	pop	{r4, r5, pc}
   43ea4:	mov	r0, r4
   43ea8:	bl	42318 <__read_chk@plt+0x3be94>
   43eac:	cmp	r0, #2
   43eb0:	beq	43f2c <__read_chk@plt+0x3daa8>
   43eb4:	cmp	r0, #10
   43eb8:	bne	43e9c <__read_chk@plt+0x3da18>
   43ebc:	ldr	r1, [pc, #216]	; 43f9c <__read_chk@plt+0x3db18>
   43ec0:	add	r5, sp, #16
   43ec4:	ldr	r0, [pc, #212]	; 43fa0 <__read_chk@plt+0x3db1c>
   43ec8:	add	r1, pc, r1
   43ecc:	ldr	r2, [r5, #-4]!
   43ed0:	add	r1, r1, #116	; 0x74
   43ed4:	add	r0, pc, r0
   43ed8:	bl	402b0 <__read_chk@plt+0x39e2c>
   43edc:	ldr	r0, [r4]
   43ee0:	mov	ip, #4
   43ee4:	mov	r3, r5
   43ee8:	mov	r1, #41	; 0x29
   43eec:	mov	r2, #67	; 0x43
   43ef0:	ldr	r0, [r0]
   43ef4:	str	ip, [sp]
   43ef8:	bl	5ec0 <setsockopt@plt>
   43efc:	cmp	r0, #0
   43f00:	bge	43e9c <__read_chk@plt+0x3da18>
   43f04:	bl	6214 <__errno_location@plt>
   43f08:	ldr	r4, [sp, #12]
   43f0c:	ldr	r0, [r0]
   43f10:	bl	5740 <strerror@plt>
   43f14:	mov	r1, r4
   43f18:	mov	r2, r0
   43f1c:	ldr	r0, [pc, #128]	; 43fa4 <__read_chk@plt+0x3db20>
   43f20:	add	r0, pc, r0
   43f24:	bl	4005c <__read_chk@plt+0x39bd8>
   43f28:	b	43e9c <__read_chk@plt+0x3da18>
   43f2c:	ldr	r1, [pc, #116]	; 43fa8 <__read_chk@plt+0x3db24>
   43f30:	add	r5, sp, #16
   43f34:	ldr	r0, [pc, #112]	; 43fac <__read_chk@plt+0x3db28>
   43f38:	add	r1, pc, r1
   43f3c:	ldr	r2, [r5, #-4]!
   43f40:	add	r1, r1, #116	; 0x74
   43f44:	add	r0, pc, r0
   43f48:	bl	402b0 <__read_chk@plt+0x39e2c>
   43f4c:	ldr	r0, [r4]
   43f50:	mov	ip, #4
   43f54:	mov	r3, r5
   43f58:	mov	r1, #0
   43f5c:	mov	r2, #1
   43f60:	ldr	r0, [r0]
   43f64:	str	ip, [sp]
   43f68:	bl	5ec0 <setsockopt@plt>
   43f6c:	cmp	r0, #0
   43f70:	bge	43e9c <__read_chk@plt+0x3da18>
   43f74:	bl	6214 <__errno_location@plt>
   43f78:	ldr	r4, [sp, #12]
   43f7c:	ldr	r0, [r0]
   43f80:	bl	5740 <strerror@plt>
   43f84:	mov	r1, r4
   43f88:	mov	r2, r0
   43f8c:	ldr	r0, [pc, #28]	; 43fb0 <__read_chk@plt+0x3db2c>
   43f90:	add	r0, pc, r0
   43f94:	bl	4005c <__read_chk@plt+0x39bd8>
   43f98:	b	43e9c <__read_chk@plt+0x3da18>
   43f9c:	andeq	r7, r4, r0, lsl fp
   43fa0:	andeq	r8, r4, r4, asr #32
   43fa4:	andeq	r8, r4, r4, lsl r0
   43fa8:	andeq	r7, r4, r0, lsr #21
   43fac:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   43fb0:	andeq	r7, r4, r8, ror #30
   43fb4:	push	{r4, r5, r6, r7, r8, lr}
   43fb8:	mov	r5, r0
   43fbc:	ldr	r4, [r0]
   43fc0:	mov	r6, r1
   43fc4:	mov	r7, r2
   43fc8:	mov	r8, r3
   43fcc:	ldr	ip, [r4, #352]	; 0x160
   43fd0:	cmp	ip, #0
   43fd4:	popne	{r4, r5, r6, r7, r8, pc}
   43fd8:	mov	r3, #1
   43fdc:	str	r1, [r4, #180]	; 0xb4
   43fe0:	str	r3, [r4, #352]	; 0x160
   43fe4:	bl	421c4 <__read_chk@plt+0x3bd40>
   43fe8:	cmp	r0, #0
   43fec:	popeq	{r4, r5, r6, r7, r8, pc}
   43ff0:	ldr	r0, [r4]
   43ff4:	bl	4c510 <__read_chk@plt+0x4608c>
   43ff8:	cmp	r6, #0
   43ffc:	mov	r0, r5
   44000:	moveq	r1, r8
   44004:	movne	r1, r7
   44008:	pop	{r4, r5, r6, r7, r8, lr}
   4400c:	b	43e80 <__read_chk@plt+0x3d9fc>
   44010:	ldr	r3, [r0]
   44014:	ldr	r0, [r3, #180]	; 0xb4
   44018:	bx	lr
   4401c:	push	{r3, r4, r5, lr}
   44020:	mov	r5, r1
   44024:	ldr	r4, [r0]
   44028:	ldr	r3, [r4, #356]	; 0x164
   4402c:	cmp	r3, #0
   44030:	bne	44074 <__read_chk@plt+0x3dbf0>
   44034:	sub	r3, r1, #4096	; 0x1000
   44038:	cmp	r3, #1044480	; 0xff000
   4403c:	bhi	44060 <__read_chk@plt+0x3dbdc>
   44040:	ldr	r0, [pc, #72]	; 44090 <__read_chk@plt+0x3dc0c>
   44044:	mov	r3, #1
   44048:	str	r3, [r4, #356]	; 0x164
   4404c:	add	r0, pc, r0
   44050:	bl	401e0 <__read_chk@plt+0x39d5c>
   44054:	mov	r0, r5
   44058:	str	r5, [r4, #172]	; 0xac
   4405c:	pop	{r3, r4, r5, pc}
   44060:	ldr	r0, [pc, #44]	; 44094 <__read_chk@plt+0x3dc10>
   44064:	add	r0, pc, r0
   44068:	bl	40110 <__read_chk@plt+0x39c8c>
   4406c:	mvn	r0, #0
   44070:	pop	{r3, r4, r5, pc}
   44074:	ldr	r0, [pc, #28]	; 44098 <__read_chk@plt+0x3dc14>
   44078:	mov	r2, r5
   4407c:	ldr	r1, [r4, #172]	; 0xac
   44080:	add	r0, pc, r0
   44084:	bl	40110 <__read_chk@plt+0x39c8c>
   44088:	mvn	r0, #0
   4408c:	pop	{r3, r4, r5, pc}
   44090:	andeq	r7, r4, ip, asr pc
   44094:	andeq	r7, r4, r4, lsr #30
   44098:	ldrdeq	r7, [r4], -r8
   4409c:	push	{r4, lr}
   440a0:	mov	r1, #1
   440a4:	ldr	r4, [r0]
   440a8:	ldr	r0, [r4, #192]	; 0xc0
   440ac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   440b0:	str	r0, [r4, #192]	; 0xc0
   440b4:	pop	{r4, pc}
   440b8:	ldr	r3, [r0]
   440bc:	str	r1, [r3, #192]	; 0xc0
   440c0:	bx	lr
   440c4:	ldr	r3, [r0]
   440c8:	ldr	r0, [r3, #172]	; 0xac
   440cc:	bx	lr
   440d0:	push	{r4, r5, r6, r7, lr}
   440d4:	sub	sp, sp, #12
   440d8:	mov	r7, r0
   440dc:	ldr	r0, [pc, #48]	; 44114 <__read_chk@plt+0x3dc90>
   440e0:	ldr	r6, [sp, #32]
   440e4:	mov	r4, r2
   440e8:	add	r0, pc, r0
   440ec:	mov	r5, r3
   440f0:	str	r6, [sp]
   440f4:	bl	402b0 <__read_chk@plt+0x39e2c>
   440f8:	ldr	r2, [r7]
   440fc:	mov	r3, #272	; 0x110
   44100:	strd	r4, [r2, r3]
   44104:	ldr	r3, [r7]
   44108:	str	r6, [r3, #280]	; 0x118
   4410c:	add	sp, sp, #12
   44110:	pop	{r4, r5, r6, r7, pc}
   44114:	andeq	r7, r4, r4, ror #29
   44118:	push	{r4, lr}
   4411c:	ldr	r3, [r0]
   44120:	ldr	r4, [r3, #284]	; 0x11c
   44124:	ldr	r3, [r3, #280]	; 0x118
   44128:	add	r4, r4, r3
   4412c:	bl	4daa4 <__read_chk@plt+0x47620>
   44130:	rsb	r0, r0, r4
   44134:	cmp	r0, #1
   44138:	movlt	r0, #1
   4413c:	pop	{r4, pc}
   44140:	ldr	r3, [r0]
   44144:	mov	r2, #1
   44148:	str	r2, [r3, #184]	; 0xb8
   4414c:	bx	lr
   44150:	ldr	r3, [r0]
   44154:	mov	r2, #1
   44158:	str	r2, [r3, #188]	; 0xbc
   4415c:	bx	lr
   44160:	ldr	r3, [r0]
   44164:	ldr	r0, [r3, #20]
   44168:	bx	lr
   4416c:	ldr	r3, [r0]
   44170:	ldr	r0, [r3, #24]
   44174:	bx	lr
   44178:	push	{r3, r4, r5, r6, r7, lr}
   4417c:	subs	r6, r0, #0
   44180:	ldr	r3, [pc, #280]	; 442a0 <__read_chk@plt+0x3de1c>
   44184:	mov	r7, r1
   44188:	ldr	r2, [pc, #276]	; 442a4 <__read_chk@plt+0x3de20>
   4418c:	add	r3, pc, r3
   44190:	ldr	r3, [r3, r2]
   44194:	ldr	r3, [r3]
   44198:	beq	44274 <__read_chk@plt+0x3ddf0>
   4419c:	cmp	r3, #0
   441a0:	popeq	{r3, r4, r5, r6, r7, pc}
   441a4:	ldr	r4, [r3]
   441a8:	cmp	r4, #0
   441ac:	popeq	{r3, r4, r5, r6, r7, pc}
   441b0:	ldr	r3, [r4, #200]	; 0xc8
   441b4:	cmp	r3, #0
   441b8:	movne	r6, #1
   441bc:	beq	44290 <__read_chk@plt+0x3de0c>
   441c0:	cmp	r4, #0
   441c4:	beq	44244 <__read_chk@plt+0x3ddc0>
   441c8:	ldr	r0, [r4, #12]
   441cc:	mov	r5, #0
   441d0:	bl	3cc24 <__read_chk@plt+0x367a0>
   441d4:	ldr	r0, [r4, #16]
   441d8:	bl	3cc24 <__read_chk@plt+0x367a0>
   441dc:	ldr	r0, [r4, #20]
   441e0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   441e4:	ldr	r0, [r4, #24]
   441e8:	str	r5, [r4, #20]
   441ec:	bl	25fe8 <__read_chk@plt+0x1fb64>
   441f0:	ldr	r0, [r4, #28]
   441f4:	str	r5, [r4, #24]
   441f8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   441fc:	ldr	r0, [r4, #32]
   44200:	str	r5, [r4, #28]
   44204:	bl	25fe8 <__read_chk@plt+0x1fb64>
   44208:	ldr	r0, [r4, #36]	; 0x24
   4420c:	str	r5, [r4, #32]
   44210:	cmp	r0, r5
   44214:	beq	44220 <__read_chk@plt+0x3dd9c>
   44218:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4421c:	str	r5, [r4, #36]	; 0x24
   44220:	ldr	r0, [r4, #200]	; 0xc8
   44224:	mov	r5, #0
   44228:	bl	41880 <__read_chk@plt+0x3b3fc>
   4422c:	ldr	r0, [r4, #204]	; 0xcc
   44230:	str	r5, [r4, #200]	; 0xc8
   44234:	bl	41880 <__read_chk@plt+0x3b3fc>
   44238:	str	r5, [r4, #204]	; 0xcc
   4423c:	ldr	r0, [r4, #336]	; 0x150
   44240:	bl	4ba04 <__read_chk@plt+0x45580>
   44244:	cmp	r6, #0
   44248:	popeq	{r3, r4, r5, r6, r7, pc}
   4424c:	cmp	r7, #0
   44250:	bne	44284 <__read_chk@plt+0x3de00>
   44254:	bl	5458 <getpid@plt>
   44258:	mov	r4, r0
   4425c:	bl	5f38 <getuid@plt>
   44260:	mov	r1, r4
   44264:	pop	{r3, r4, r5, r6, r7, lr}
   44268:	mov	r2, r0
   4426c:	mov	r0, #2
   44270:	b	69b38 <__read_chk@plt+0x636b4>
   44274:	cmp	r3, #0
   44278:	popeq	{r3, r4, r5, r6, r7, pc}
   4427c:	ldr	r4, [r3]
   44280:	b	441c0 <__read_chk@plt+0x3dd3c>
   44284:	mov	r0, #2
   44288:	pop	{r3, r4, r5, r6, r7, lr}
   4428c:	b	69b34 <__read_chk@plt+0x636b0>
   44290:	ldr	r6, [r4, #204]	; 0xcc
   44294:	adds	r6, r6, #0
   44298:	movne	r6, #1
   4429c:	b	441c0 <__read_chk@plt+0x3dd3c>
   442a0:	andeq	ip, r7, r0, ror r7
   442a4:	muleq	r0, ip, r6
   442a8:	ldr	r3, [pc, #964]	; 44674 <__read_chk@plt+0x3e1f0>
   442ac:	ldr	r2, [pc, #964]	; 44678 <__read_chk@plt+0x3e1f4>
   442b0:	add	r3, pc, r3
   442b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   442b8:	mov	r6, r1
   442bc:	ldr	r5, [r3, r2]
   442c0:	sub	sp, sp, #12
   442c4:	ldr	r1, [pc, #944]	; 4467c <__read_chk@plt+0x3e1f8>
   442c8:	mov	r7, r0
   442cc:	ldr	r4, [r0]
   442d0:	ldr	r2, [r5]
   442d4:	str	r2, [sp, #4]
   442d8:	ldr	r3, [r3, r1]
   442dc:	ldr	r3, [r3]
   442e0:	cmp	r3, #0
   442e4:	bne	44338 <__read_chk@plt+0x3deb4>
   442e8:	ldr	r0, [r4, #12]
   442ec:	bl	3c4e4 <__read_chk@plt+0x36060>
   442f0:	mov	r7, r0
   442f4:	ldr	r0, [r4, #16]
   442f8:	bl	3cd54 <__read_chk@plt+0x368d0>
   442fc:	mov	r8, r0
   44300:	ldr	r0, [r4, #12]
   44304:	bl	3cd54 <__read_chk@plt+0x368d0>
   44308:	ldr	r1, [r4, #8]
   4430c:	mov	r9, r0
   44310:	mov	r0, r6
   44314:	bl	2eadc <__read_chk@plt+0x28658>
   44318:	cmp	r0, #0
   4431c:	beq	445b0 <__read_chk@plt+0x3e12c>
   44320:	ldr	r2, [sp, #4]
   44324:	ldr	r3, [r5]
   44328:	cmp	r2, r3
   4432c:	bne	44668 <__read_chk@plt+0x3e1e4>
   44330:	add	sp, sp, #12
   44334:	pop	{r4, r5, r6, r7, r8, r9, pc}
   44338:	ldr	r8, [r0, #4]
   4433c:	mov	r0, r6
   44340:	ldm	r8, {r1, r2}
   44344:	bl	2ec40 <__read_chk@plt+0x287bc>
   44348:	cmp	r0, #0
   4434c:	bne	44320 <__read_chk@plt+0x3de9c>
   44350:	mov	r0, r6
   44354:	ldr	r1, [r8, #16]
   44358:	bl	2eadc <__read_chk@plt+0x28658>
   4435c:	cmp	r0, #0
   44360:	bne	44320 <__read_chk@plt+0x3de9c>
   44364:	mov	r0, r6
   44368:	ldr	r1, [r8, #36]	; 0x24
   4436c:	bl	2eadc <__read_chk@plt+0x28658>
   44370:	cmp	r0, #0
   44374:	bne	44320 <__read_chk@plt+0x3de9c>
   44378:	mov	r0, r6
   4437c:	ldr	r1, [r8, #44]	; 0x2c
   44380:	bl	2eadc <__read_chk@plt+0x28658>
   44384:	cmp	r0, #0
   44388:	bne	44320 <__read_chk@plt+0x3de9c>
   4438c:	mov	r0, r6
   44390:	ldr	r1, [r8, #56]	; 0x38
   44394:	bl	2ed44 <__read_chk@plt+0x288c0>
   44398:	cmp	r0, #0
   4439c:	bne	44320 <__read_chk@plt+0x3de9c>
   443a0:	mov	r0, r6
   443a4:	ldr	r1, [r8, #60]	; 0x3c
   443a8:	bl	2ed44 <__read_chk@plt+0x288c0>
   443ac:	cmp	r0, #0
   443b0:	bne	44320 <__read_chk@plt+0x3de9c>
   443b4:	mov	r0, r6
   443b8:	ldr	r1, [r8, #68]	; 0x44
   443bc:	bl	2eadc <__read_chk@plt+0x28658>
   443c0:	cmp	r0, #0
   443c4:	bne	44320 <__read_chk@plt+0x3de9c>
   443c8:	mov	r0, r6
   443cc:	ldr	r1, [r8, #96]	; 0x60
   443d0:	bl	2ed04 <__read_chk@plt+0x28880>
   443d4:	cmp	r0, #0
   443d8:	bne	44320 <__read_chk@plt+0x3de9c>
   443dc:	ldr	r1, [r8, #100]	; 0x64
   443e0:	mov	r0, r6
   443e4:	bl	2ed04 <__read_chk@plt+0x28880>
   443e8:	cmp	r0, #0
   443ec:	bne	44320 <__read_chk@plt+0x3de9c>
   443f0:	mov	r2, #1
   443f4:	mov	r0, r6
   443f8:	ldr	r1, [r7]
   443fc:	bl	41c0c <__read_chk@plt+0x3b788>
   44400:	subs	r2, r0, #0
   44404:	movne	r0, r2
   44408:	bne	44320 <__read_chk@plt+0x3de9c>
   4440c:	ldr	r1, [r7]
   44410:	mov	r0, r6
   44414:	bl	41c0c <__read_chk@plt+0x3b788>
   44418:	cmp	r0, #0
   4441c:	bne	44320 <__read_chk@plt+0x3de9c>
   44420:	mov	r3, #272	; 0x110
   44424:	mov	r0, r6
   44428:	ldrd	r2, [r3, r4]
   4442c:	bl	2ea28 <__read_chk@plt+0x285a4>
   44430:	cmp	r0, #0
   44434:	bne	44320 <__read_chk@plt+0x3de9c>
   44438:	mov	r0, r6
   4443c:	ldr	r1, [r4, #280]	; 0x118
   44440:	bl	2eadc <__read_chk@plt+0x28658>
   44444:	cmp	r0, #0
   44448:	bne	44320 <__read_chk@plt+0x3de9c>
   4444c:	mov	r0, r6
   44450:	ldr	r1, [r4, #232]	; 0xe8
   44454:	bl	2eadc <__read_chk@plt+0x28658>
   44458:	cmp	r0, #0
   4445c:	bne	44320 <__read_chk@plt+0x3de9c>
   44460:	mov	r0, r6
   44464:	ldrd	r2, [r4, #240]	; 0xf0
   44468:	bl	2ea28 <__read_chk@plt+0x285a4>
   4446c:	cmp	r0, #0
   44470:	bne	44320 <__read_chk@plt+0x3de9c>
   44474:	mov	r0, r6
   44478:	ldr	r1, [r4, #236]	; 0xec
   4447c:	bl	2eadc <__read_chk@plt+0x28658>
   44480:	cmp	r0, #0
   44484:	bne	44320 <__read_chk@plt+0x3de9c>
   44488:	mov	r0, r6
   4448c:	ldrd	r2, [r4, #248]	; 0xf8
   44490:	bl	2ea28 <__read_chk@plt+0x285a4>
   44494:	cmp	r0, #0
   44498:	bne	44320 <__read_chk@plt+0x3de9c>
   4449c:	mov	r0, r6
   444a0:	ldr	r1, [r4, #208]	; 0xd0
   444a4:	bl	2eadc <__read_chk@plt+0x28658>
   444a8:	cmp	r0, #0
   444ac:	bne	44320 <__read_chk@plt+0x3de9c>
   444b0:	mov	r0, r6
   444b4:	ldrd	r2, [r4, #216]	; 0xd8
   444b8:	bl	2ea28 <__read_chk@plt+0x285a4>
   444bc:	cmp	r0, #0
   444c0:	bne	44320 <__read_chk@plt+0x3de9c>
   444c4:	mov	r0, r6
   444c8:	ldr	r1, [r4, #212]	; 0xd4
   444cc:	bl	2eadc <__read_chk@plt+0x28658>
   444d0:	cmp	r0, #0
   444d4:	bne	44320 <__read_chk@plt+0x3de9c>
   444d8:	mov	r0, r6
   444dc:	ldrd	r2, [r4, #224]	; 0xe0
   444e0:	bl	2ea28 <__read_chk@plt+0x285a4>
   444e4:	cmp	r0, #0
   444e8:	bne	44320 <__read_chk@plt+0x3de9c>
   444ec:	mov	r1, #0
   444f0:	ldr	r0, [r4, #16]
   444f4:	bl	3cfbc <__read_chk@plt+0x36b38>
   444f8:	mov	r1, #0
   444fc:	mov	r8, r0
   44500:	ldr	r0, [r4, #12]
   44504:	bl	3cfbc <__read_chk@plt+0x36b38>
   44508:	mov	r1, r8
   4450c:	mov	r7, r0
   44510:	mov	r0, r6
   44514:	bl	2eadc <__read_chk@plt+0x28658>
   44518:	cmp	r0, #0
   4451c:	bne	44320 <__read_chk@plt+0x3de9c>
   44520:	mov	r0, r6
   44524:	mov	r1, r8
   44528:	mov	r2, sp
   4452c:	bl	26ab4 <__read_chk@plt+0x20630>
   44530:	cmp	r0, #0
   44534:	bne	44320 <__read_chk@plt+0x3de9c>
   44538:	ldr	r0, [r4, #16]
   4453c:	ldr	r1, [sp]
   44540:	bl	3cfbc <__read_chk@plt+0x36b38>
   44544:	cmp	r8, r0
   44548:	bne	4466c <__read_chk@plt+0x3e1e8>
   4454c:	mov	r0, r6
   44550:	mov	r1, r7
   44554:	bl	2eadc <__read_chk@plt+0x28658>
   44558:	cmp	r0, #0
   4455c:	bne	44320 <__read_chk@plt+0x3de9c>
   44560:	mov	r2, sp
   44564:	mov	r0, r6
   44568:	mov	r1, r7
   4456c:	bl	26ab4 <__read_chk@plt+0x20630>
   44570:	cmp	r0, #0
   44574:	bne	44320 <__read_chk@plt+0x3de9c>
   44578:	ldr	r0, [r4, #12]
   4457c:	ldr	r1, [sp]
   44580:	bl	3cfbc <__read_chk@plt+0x36b38>
   44584:	cmp	r7, r0
   44588:	bne	4466c <__read_chk@plt+0x3e1e8>
   4458c:	mov	r0, r6
   44590:	ldr	r1, [r4, #20]
   44594:	bl	2ed44 <__read_chk@plt+0x288c0>
   44598:	cmp	r0, #0
   4459c:	bne	44320 <__read_chk@plt+0x3de9c>
   445a0:	mov	r0, r6
   445a4:	ldr	r1, [r4, #24]
   445a8:	bl	2ed44 <__read_chk@plt+0x288c0>
   445ac:	b	44320 <__read_chk@plt+0x3de9c>
   445b0:	mov	r1, r7
   445b4:	mov	r0, r6
   445b8:	bl	2eadc <__read_chk@plt+0x28658>
   445bc:	cmp	r0, #0
   445c0:	bne	44320 <__read_chk@plt+0x3de9c>
   445c4:	mov	r0, r6
   445c8:	add	r1, r4, #288	; 0x120
   445cc:	ldr	r2, [r4, #320]	; 0x140
   445d0:	bl	2ec40 <__read_chk@plt+0x287bc>
   445d4:	cmp	r0, #0
   445d8:	bne	44320 <__read_chk@plt+0x3de9c>
   445dc:	mov	r0, r6
   445e0:	mov	r1, r8
   445e4:	bl	2eadc <__read_chk@plt+0x28658>
   445e8:	cmp	r0, #0
   445ec:	bne	44320 <__read_chk@plt+0x3de9c>
   445f0:	mov	r0, r6
   445f4:	mov	r1, r8
   445f8:	mov	r2, sp
   445fc:	bl	26ab4 <__read_chk@plt+0x20630>
   44600:	cmp	r0, #0
   44604:	bne	44320 <__read_chk@plt+0x3de9c>
   44608:	mov	r2, r8
   4460c:	ldr	r0, [r4, #16]
   44610:	ldr	r1, [sp]
   44614:	bl	3cd98 <__read_chk@plt+0x36914>
   44618:	cmp	r0, #0
   4461c:	bne	44320 <__read_chk@plt+0x3de9c>
   44620:	mov	r0, r6
   44624:	mov	r1, r9
   44628:	bl	2eadc <__read_chk@plt+0x28658>
   4462c:	cmp	r0, #0
   44630:	bne	44320 <__read_chk@plt+0x3de9c>
   44634:	mov	r2, sp
   44638:	mov	r0, r6
   4463c:	mov	r1, r9
   44640:	bl	26ab4 <__read_chk@plt+0x20630>
   44644:	cmp	r0, #0
   44648:	bne	44320 <__read_chk@plt+0x3de9c>
   4464c:	mov	r2, r9
   44650:	ldr	r0, [r4, #12]
   44654:	ldr	r1, [sp]
   44658:	bl	3cd98 <__read_chk@plt+0x36914>
   4465c:	cmp	r0, #0
   44660:	beq	444ec <__read_chk@plt+0x3e068>
   44664:	b	44320 <__read_chk@plt+0x3de9c>
   44668:	bl	5d64 <__stack_chk_fail@plt>
   4466c:	mvn	r0, #0
   44670:	b	44320 <__read_chk@plt+0x3de9c>
   44674:	andeq	ip, r7, ip, asr #12
   44678:	andeq	r0, r0, r8, asr #11
   4467c:	andeq	r0, r0, ip, ror #12
   44680:	ldr	r3, [pc, #1304]	; 44ba0 <__read_chk@plt+0x3e71c>
   44684:	mov	r2, #0
   44688:	ldr	ip, [pc, #1300]	; 44ba4 <__read_chk@plt+0x3e720>
   4468c:	add	r3, pc, r3
   44690:	push	{r4, r5, r6, r7, r8, r9, lr}
   44694:	sub	sp, sp, #60	; 0x3c
   44698:	ldr	r5, [r3, ip]
   4469c:	mov	r7, r0
   446a0:	str	r2, [sp, #48]	; 0x30
   446a4:	mov	r6, r1
   446a8:	ldr	r0, [pc, #1272]	; 44ba8 <__read_chk@plt+0x3e724>
   446ac:	ldr	r2, [r5]
   446b0:	ldr	r8, [r7]
   446b4:	str	r2, [sp, #52]	; 0x34
   446b8:	ldr	r3, [r3, r0]
   446bc:	ldr	r3, [r3]
   446c0:	cmp	r3, #0
   446c4:	bne	446f4 <__read_chk@plt+0x3e270>
   446c8:	mov	r0, r1
   446cc:	add	r1, r8, #8
   446d0:	bl	2e320 <__read_chk@plt+0x27e9c>
   446d4:	cmp	r0, #0
   446d8:	beq	44768 <__read_chk@plt+0x3e2e4>
   446dc:	ldr	r2, [sp, #52]	; 0x34
   446e0:	ldr	r3, [r5]
   446e4:	cmp	r2, r3
   446e8:	bne	44b5c <__read_chk@plt+0x3e6d8>
   446ec:	add	sp, sp, #60	; 0x3c
   446f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   446f4:	mov	r0, #1
   446f8:	mov	r1, #264	; 0x108
   446fc:	bl	5f80 <calloc@plt>
   44700:	subs	r4, r0, #0
   44704:	beq	44b44 <__read_chk@plt+0x3e6c0>
   44708:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4470c:	cmp	r0, #0
   44710:	str	r0, [r4, #56]	; 0x38
   44714:	beq	44b4c <__read_chk@plt+0x3e6c8>
   44718:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4471c:	cmp	r0, #0
   44720:	str	r0, [r4, #60]	; 0x3c
   44724:	beq	44b4c <__read_chk@plt+0x3e6c8>
   44728:	mov	r0, r6
   4472c:	mov	r1, r4
   44730:	add	r2, r4, #4
   44734:	bl	2e564 <__read_chk@plt+0x280e0>
   44738:	subs	r9, r0, #0
   4473c:	beq	44988 <__read_chk@plt+0x3e504>
   44740:	ldr	r0, [r4, #56]	; 0x38
   44744:	bl	25fe8 <__read_chk@plt+0x1fb64>
   44748:	ldr	r0, [r4, #60]	; 0x3c
   4474c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   44750:	mov	r0, r4
   44754:	bl	55a8 <free@plt>
   44758:	mov	r3, #0
   4475c:	mov	r0, r9
   44760:	str	r3, [r7, #4]
   44764:	b	446dc <__read_chk@plt+0x3e258>
   44768:	mov	r0, r6
   4476c:	add	r1, sp, #48	; 0x30
   44770:	bl	2e320 <__read_chk@plt+0x27e9c>
   44774:	cmp	r0, #0
   44778:	bne	446dc <__read_chk@plt+0x3e258>
   4477c:	mov	r0, r6
   44780:	mov	r1, sp
   44784:	add	r2, sp, #28
   44788:	bl	2e4b4 <__read_chk@plt+0x28030>
   4478c:	cmp	r0, #0
   44790:	bne	446dc <__read_chk@plt+0x3e258>
   44794:	add	r4, sp, #36	; 0x24
   44798:	mov	r0, r6
   4479c:	add	r1, sp, #8
   447a0:	mov	r2, r4
   447a4:	bl	2e4b4 <__read_chk@plt+0x28030>
   447a8:	cmp	r0, #0
   447ac:	bne	446dc <__read_chk@plt+0x3e258>
   447b0:	mov	r0, r6
   447b4:	add	r1, sp, #4
   447b8:	add	r2, sp, #32
   447bc:	bl	2e4b4 <__read_chk@plt+0x28030>
   447c0:	cmp	r0, #0
   447c4:	bne	446dc <__read_chk@plt+0x3e258>
   447c8:	ldr	r3, [sp, #48]	; 0x30
   447cc:	cmp	r3, #0
   447d0:	blt	44b60 <__read_chk@plt+0x3e6dc>
   447d4:	mov	r0, r7
   447d8:	ldr	r1, [sp]
   447dc:	ldr	r2, [sp, #28]
   447e0:	bl	42a14 <__read_chk@plt+0x3c590>
   447e4:	ldr	r0, [r8, #16]
   447e8:	bl	3cd54 <__read_chk@plt+0x368d0>
   447ec:	ldr	r3, [sp, #36]	; 0x24
   447f0:	cmp	r0, r3
   447f4:	bne	44b54 <__read_chk@plt+0x3e6d0>
   447f8:	ldr	r0, [r8, #12]
   447fc:	bl	3cd54 <__read_chk@plt+0x368d0>
   44800:	ldr	r3, [sp, #32]
   44804:	cmp	r0, r3
   44808:	bne	44b54 <__read_chk@plt+0x3e6d0>
   4480c:	ldr	r0, [r8, #16]
   44810:	ldr	r1, [sp, #8]
   44814:	bl	3cedc <__read_chk@plt+0x36a58>
   44818:	cmp	r0, #0
   4481c:	bne	446dc <__read_chk@plt+0x3e258>
   44820:	ldr	r0, [r8, #12]
   44824:	ldr	r1, [sp, #4]
   44828:	bl	3cedc <__read_chk@plt+0x36a58>
   4482c:	cmp	r0, #0
   44830:	bne	446dc <__read_chk@plt+0x3e258>
   44834:	mov	r2, r4
   44838:	mov	r0, r6
   4483c:	add	r1, sp, #16
   44840:	bl	2e4b4 <__read_chk@plt+0x28030>
   44844:	cmp	r0, #0
   44848:	bne	446dc <__read_chk@plt+0x3e258>
   4484c:	mov	r0, r6
   44850:	add	r1, sp, #12
   44854:	add	r2, sp, #32
   44858:	bl	2e4b4 <__read_chk@plt+0x28030>
   4485c:	subs	r4, r0, #0
   44860:	bne	44b3c <__read_chk@plt+0x3e6b8>
   44864:	ldr	r0, [r8, #16]
   44868:	mov	r1, r4
   4486c:	bl	3cfbc <__read_chk@plt+0x36b38>
   44870:	ldr	r3, [sp, #36]	; 0x24
   44874:	cmp	r0, r3
   44878:	bne	44b54 <__read_chk@plt+0x3e6d0>
   4487c:	ldr	r0, [r8, #12]
   44880:	mov	r1, r4
   44884:	bl	3cfbc <__read_chk@plt+0x36b38>
   44888:	ldr	r3, [sp, #32]
   4488c:	cmp	r0, r3
   44890:	bne	44b54 <__read_chk@plt+0x3e6d0>
   44894:	ldr	r0, [r8, #16]
   44898:	ldr	r1, [sp, #16]
   4489c:	bl	3d020 <__read_chk@plt+0x36b9c>
   448a0:	ldr	r0, [r8, #12]
   448a4:	ldr	r1, [sp, #12]
   448a8:	bl	3d020 <__read_chk@plt+0x36b9c>
   448ac:	ldr	r1, [pc, #760]	; 44bac <__read_chk@plt+0x3e728>
   448b0:	ldr	r0, [pc, #760]	; 44bb0 <__read_chk@plt+0x3e72c>
   448b4:	add	r1, pc, r1
   448b8:	add	r0, pc, r0
   448bc:	add	r1, r1, #136	; 0x88
   448c0:	bl	401e0 <__read_chk@plt+0x39d5c>
   448c4:	ldr	r3, [r7]
   448c8:	mov	r2, #1
   448cc:	mov	r0, r7
   448d0:	str	r2, [r3, #188]	; 0xbc
   448d4:	ldr	r3, [r7]
   448d8:	str	r4, [r3, #344]	; 0x158
   448dc:	bl	419dc <__read_chk@plt+0x3b558>
   448e0:	cmp	r0, #0
   448e4:	bne	446dc <__read_chk@plt+0x3e258>
   448e8:	ldr	r0, [r8, #20]
   448ec:	bl	2634c <__read_chk@plt+0x1fec8>
   448f0:	ldr	r0, [r8, #24]
   448f4:	bl	2634c <__read_chk@plt+0x1fec8>
   448f8:	mov	r0, r6
   448fc:	add	r1, sp, #20
   44900:	add	r2, sp, #40	; 0x28
   44904:	bl	2e4b4 <__read_chk@plt+0x28030>
   44908:	cmp	r0, #0
   4490c:	bne	446dc <__read_chk@plt+0x3e258>
   44910:	mov	r0, r6
   44914:	add	r1, sp, #24
   44918:	add	r2, sp, #44	; 0x2c
   4491c:	bl	2e4b4 <__read_chk@plt+0x28030>
   44920:	cmp	r0, #0
   44924:	bne	446dc <__read_chk@plt+0x3e258>
   44928:	ldr	r0, [r8, #20]
   4492c:	ldr	r1, [sp, #20]
   44930:	ldr	r2, [sp, #40]	; 0x28
   44934:	bl	2e828 <__read_chk@plt+0x283a4>
   44938:	cmp	r0, #0
   4493c:	bne	446dc <__read_chk@plt+0x3e258>
   44940:	ldr	r0, [r8, #24]
   44944:	ldr	r1, [sp, #24]
   44948:	ldr	r2, [sp, #44]	; 0x2c
   4494c:	bl	2e828 <__read_chk@plt+0x283a4>
   44950:	cmp	r0, #0
   44954:	bne	446dc <__read_chk@plt+0x3e258>
   44958:	mov	r0, r6
   4495c:	bl	265d8 <__read_chk@plt+0x20154>
   44960:	cmp	r0, #0
   44964:	bne	44b54 <__read_chk@plt+0x3e6d0>
   44968:	ldr	r1, [pc, #580]	; 44bb4 <__read_chk@plt+0x3e730>
   4496c:	ldr	r0, [pc, #580]	; 44bb8 <__read_chk@plt+0x3e734>
   44970:	add	r1, pc, r1
   44974:	add	r0, pc, r0
   44978:	add	r1, r1, #160	; 0xa0
   4497c:	bl	402b0 <__read_chk@plt+0x39e2c>
   44980:	mov	r0, #0
   44984:	b	446dc <__read_chk@plt+0x3e258>
   44988:	mov	r0, r6
   4498c:	add	r1, r4, #16
   44990:	bl	2e320 <__read_chk@plt+0x27e9c>
   44994:	subs	r9, r0, #0
   44998:	bne	44740 <__read_chk@plt+0x3e2bc>
   4499c:	mov	r0, r6
   449a0:	add	r1, r4, #36	; 0x24
   449a4:	bl	2e320 <__read_chk@plt+0x27e9c>
   449a8:	subs	r9, r0, #0
   449ac:	bne	44740 <__read_chk@plt+0x3e2bc>
   449b0:	mov	r0, r6
   449b4:	add	r1, r4, #44	; 0x2c
   449b8:	bl	2e320 <__read_chk@plt+0x27e9c>
   449bc:	subs	r9, r0, #0
   449c0:	bne	44740 <__read_chk@plt+0x3e2bc>
   449c4:	mov	r0, r6
   449c8:	ldr	r1, [r4, #56]	; 0x38
   449cc:	bl	2e788 <__read_chk@plt+0x28304>
   449d0:	subs	r9, r0, #0
   449d4:	bne	44740 <__read_chk@plt+0x3e2bc>
   449d8:	mov	r0, r6
   449dc:	ldr	r1, [r4, #60]	; 0x3c
   449e0:	bl	2e788 <__read_chk@plt+0x28304>
   449e4:	subs	r9, r0, #0
   449e8:	bne	44740 <__read_chk@plt+0x3e2bc>
   449ec:	mov	r0, r6
   449f0:	add	r1, r4, #68	; 0x44
   449f4:	bl	2e320 <__read_chk@plt+0x27e9c>
   449f8:	subs	r9, r0, #0
   449fc:	bne	44740 <__read_chk@plt+0x3e2bc>
   44a00:	mov	r2, r9
   44a04:	mov	r0, r6
   44a08:	add	r1, r4, #96	; 0x60
   44a0c:	bl	2e644 <__read_chk@plt+0x281c0>
   44a10:	subs	r9, r0, #0
   44a14:	bne	44740 <__read_chk@plt+0x3e2bc>
   44a18:	mov	r2, r9
   44a1c:	mov	r0, r6
   44a20:	add	r1, r4, #100	; 0x64
   44a24:	bl	2e644 <__read_chk@plt+0x281c0>
   44a28:	subs	r9, r0, #0
   44a2c:	bne	44740 <__read_chk@plt+0x3e2bc>
   44a30:	mov	r3, #1
   44a34:	mov	r9, r7
   44a38:	str	r3, [r4, #24]
   44a3c:	mov	r2, r3
   44a40:	str	r3, [r4, #64]	; 0x40
   44a44:	mov	r0, r6
   44a48:	str	r4, [r9, #4]!
   44a4c:	mov	r1, r9
   44a50:	bl	41d84 <__read_chk@plt+0x3b900>
   44a54:	subs	r2, r0, #0
   44a58:	movne	r0, r2
   44a5c:	bne	446dc <__read_chk@plt+0x3e258>
   44a60:	mov	r1, r9
   44a64:	mov	r0, r6
   44a68:	bl	41d84 <__read_chk@plt+0x3b900>
   44a6c:	cmp	r0, #0
   44a70:	bne	446dc <__read_chk@plt+0x3e258>
   44a74:	mov	r0, r6
   44a78:	add	r1, r8, #272	; 0x110
   44a7c:	bl	2e224 <__read_chk@plt+0x27da0>
   44a80:	cmp	r0, #0
   44a84:	bne	446dc <__read_chk@plt+0x3e258>
   44a88:	mov	r0, r6
   44a8c:	add	r1, r8, #280	; 0x118
   44a90:	bl	2e320 <__read_chk@plt+0x27e9c>
   44a94:	cmp	r0, #0
   44a98:	bne	446dc <__read_chk@plt+0x3e258>
   44a9c:	mov	r0, r6
   44aa0:	add	r1, r8, #232	; 0xe8
   44aa4:	bl	2e320 <__read_chk@plt+0x27e9c>
   44aa8:	cmp	r0, #0
   44aac:	bne	446dc <__read_chk@plt+0x3e258>
   44ab0:	mov	r0, r6
   44ab4:	add	r1, r8, #240	; 0xf0
   44ab8:	bl	2e224 <__read_chk@plt+0x27da0>
   44abc:	cmp	r0, #0
   44ac0:	bne	446dc <__read_chk@plt+0x3e258>
   44ac4:	mov	r0, r6
   44ac8:	add	r1, r8, #236	; 0xec
   44acc:	bl	2e320 <__read_chk@plt+0x27e9c>
   44ad0:	cmp	r0, #0
   44ad4:	bne	446dc <__read_chk@plt+0x3e258>
   44ad8:	mov	r0, r6
   44adc:	add	r1, r8, #248	; 0xf8
   44ae0:	bl	2e224 <__read_chk@plt+0x27da0>
   44ae4:	cmp	r0, #0
   44ae8:	bne	446dc <__read_chk@plt+0x3e258>
   44aec:	mov	r0, r6
   44af0:	add	r1, r8, #208	; 0xd0
   44af4:	bl	2e320 <__read_chk@plt+0x27e9c>
   44af8:	cmp	r0, #0
   44afc:	bne	446dc <__read_chk@plt+0x3e258>
   44b00:	mov	r0, r6
   44b04:	add	r1, r8, #216	; 0xd8
   44b08:	bl	2e224 <__read_chk@plt+0x27da0>
   44b0c:	cmp	r0, #0
   44b10:	bne	446dc <__read_chk@plt+0x3e258>
   44b14:	mov	r0, r6
   44b18:	add	r1, r8, #212	; 0xd4
   44b1c:	bl	2e320 <__read_chk@plt+0x27e9c>
   44b20:	cmp	r0, #0
   44b24:	bne	446dc <__read_chk@plt+0x3e258>
   44b28:	mov	r0, r6
   44b2c:	add	r1, r8, #224	; 0xe0
   44b30:	bl	2e224 <__read_chk@plt+0x27da0>
   44b34:	subs	r4, r0, #0
   44b38:	beq	44b68 <__read_chk@plt+0x3e6e4>
   44b3c:	mov	r0, r4
   44b40:	b	446dc <__read_chk@plt+0x3e258>
   44b44:	mvn	r9, #1
   44b48:	b	44758 <__read_chk@plt+0x3e2d4>
   44b4c:	mvn	r9, #1
   44b50:	b	44740 <__read_chk@plt+0x3e2bc>
   44b54:	mvn	r0, #3
   44b58:	b	446dc <__read_chk@plt+0x3e258>
   44b5c:	bl	5d64 <__stack_chk_fail@plt>
   44b60:	mvn	r0, #41	; 0x29
   44b64:	b	446dc <__read_chk@plt+0x3e258>
   44b68:	bl	4daa4 <__read_chk@plt+0x47620>
   44b6c:	mov	r1, r4
   44b70:	str	r0, [r8, #284]	; 0x11c
   44b74:	mov	r0, r7
   44b78:	bl	42e28 <__read_chk@plt+0x3c9a4>
   44b7c:	cmp	r0, #0
   44b80:	bne	446dc <__read_chk@plt+0x3e258>
   44b84:	mov	r0, r7
   44b88:	mov	r1, #1
   44b8c:	bl	42e28 <__read_chk@plt+0x3c9a4>
   44b90:	cmp	r0, #0
   44b94:	addeq	r4, sp, #36	; 0x24
   44b98:	beq	44834 <__read_chk@plt+0x3e3b0>
   44b9c:	b	446dc <__read_chk@plt+0x3e258>
   44ba0:	andeq	ip, r7, r0, ror r2
   44ba4:	andeq	r0, r0, r8, asr #11
   44ba8:	andeq	r0, r0, ip, ror #12
   44bac:	andeq	r7, r4, r4, lsr #2
   44bb0:	andeq	r7, r4, r8, lsr r7
   44bb4:	andeq	r7, r4, r8, rrx
   44bb8:	andeq	r2, r4, ip, lsl #17
   44bbc:	ldr	r3, [r0]
   44bc0:	ldr	r0, [r3, #28]
   44bc4:	b	2e828 <__read_chk@plt+0x283a4>
   44bc8:	ldr	r3, [r0]
   44bcc:	ldr	r0, [r3, #28]
   44bd0:	b	2e8ac <__read_chk@plt+0x28428>
   44bd4:	ldr	r3, [r0]
   44bd8:	ldr	r0, [r3, #28]
   44bdc:	b	2ebdc <__read_chk@plt+0x28758>
   44be0:	ldr	r3, [r0]
   44be4:	ldr	r0, [r3, #28]
   44be8:	b	2eadc <__read_chk@plt+0x28658>
   44bec:	ldr	r1, [r0]
   44bf0:	ldr	r0, [r1, #28]
   44bf4:	b	2ea28 <__read_chk@plt+0x285a4>
   44bf8:	ldr	r3, [r0]
   44bfc:	ldr	r0, [r3, #28]
   44c00:	b	2ec40 <__read_chk@plt+0x287bc>
   44c04:	ldr	r3, [r0]
   44c08:	ldr	r0, [r3, #28]
   44c0c:	b	2ed04 <__read_chk@plt+0x28880>
   44c10:	ldr	r3, [r0]
   44c14:	ldr	r0, [r3, #28]
   44c18:	b	2ed44 <__read_chk@plt+0x288c0>
   44c1c:	ldr	r3, [r0]
   44c20:	ldr	r0, [r3, #28]
   44c24:	b	2fafc <__read_chk@plt+0x29678>
   44c28:	ldr	r3, [r0]
   44c2c:	ldr	r0, [r3, #28]
   44c30:	b	2f9d8 <__read_chk@plt+0x29554>
   44c34:	ldr	r3, [r0]
   44c38:	ldr	r0, [r3, #28]
   44c3c:	b	2f8cc <__read_chk@plt+0x29448>
   44c40:	ldr	r3, [r0]
   44c44:	ldr	r0, [r3, #32]
   44c48:	b	2e1cc <__read_chk@plt+0x27d48>
   44c4c:	ldr	r3, [r0]
   44c50:	ldr	r0, [r3, #32]
   44c54:	b	2e3cc <__read_chk@plt+0x27f48>
   44c58:	ldr	r3, [r0]
   44c5c:	ldr	r0, [r3, #32]
   44c60:	b	2e320 <__read_chk@plt+0x27e9c>
   44c64:	ldr	r3, [r0]
   44c68:	ldr	r0, [r3, #32]
   44c6c:	b	2e224 <__read_chk@plt+0x27da0>
   44c70:	ldr	r3, [r0]
   44c74:	ldr	r0, [r3, #32]
   44c78:	b	2e564 <__read_chk@plt+0x280e0>
   44c7c:	ldr	r3, [r0]
   44c80:	ldr	r0, [r3, #32]
   44c84:	b	2e4b4 <__read_chk@plt+0x28030>
   44c88:	ldr	r3, [r0]
   44c8c:	ldr	r0, [r3, #32]
   44c90:	b	2e644 <__read_chk@plt+0x281c0>
   44c94:	ldr	r3, [r0]
   44c98:	ldr	r0, [r3, #32]
   44c9c:	b	2f730 <__read_chk@plt+0x292ac>
   44ca0:	ldr	r3, [r0]
   44ca4:	ldr	r0, [r3, #32]
   44ca8:	b	2f684 <__read_chk@plt+0x29200>
   44cac:	ldr	r3, [r0]
   44cb0:	ldr	r0, [r3, #32]
   44cb4:	b	2f604 <__read_chk@plt+0x29180>
   44cb8:	push	{r3, lr}
   44cbc:	ldr	r3, [r0]
   44cc0:	ldr	r0, [r3, #32]
   44cc4:	bl	265d8 <__read_chk@plt+0x20154>
   44cc8:	cmp	r0, #0
   44ccc:	mvnne	r0, #22
   44cd0:	moveq	r0, #0
   44cd4:	pop	{r3, pc}
   44cd8:	push	{r3, r4, r5, lr}
   44cdc:	subs	r5, r1, #0
   44ce0:	mov	r4, r0
   44ce4:	beq	44cf8 <__read_chk@plt+0x3e874>
   44ce8:	ldr	r3, [r0]
   44cec:	ldr	r0, [r3, #32]
   44cf0:	bl	265d8 <__read_chk@plt+0x20154>
   44cf4:	str	r0, [r5]
   44cf8:	ldr	r3, [r4]
   44cfc:	ldr	r0, [r3, #32]
   44d00:	pop	{r3, r4, r5, lr}
   44d04:	b	26778 <__read_chk@plt+0x202f4>
   44d08:	ldr	r3, [pc, #156]	; 44dac <__read_chk@plt+0x3e928>
   44d0c:	ldr	r2, [pc, #156]	; 44db0 <__read_chk@plt+0x3e92c>
   44d10:	add	r3, pc, r3
   44d14:	push	{r4, r5, r6, r7, r8, r9, lr}
   44d18:	mov	r8, r1
   44d1c:	ldr	r4, [r3, r2]
   44d20:	sub	sp, sp, #20
   44d24:	ldr	r1, [pc, #136]	; 44db4 <__read_chk@plt+0x3e930>
   44d28:	mov	r6, r0
   44d2c:	mov	r0, sp
   44d30:	ldr	r2, [r4]
   44d34:	str	r2, [sp, #12]
   44d38:	mov	r2, r1
   44d3c:	ldr	r3, [r3, r1]
   44d40:	mov	r1, #0
   44d44:	ldr	r3, [r3]
   44d48:	cmp	r3, #0
   44d4c:	movne	r2, #5
   44d50:	moveq	r2, #8
   44d54:	movne	r7, #6
   44d58:	moveq	r7, #9
   44d5c:	mov	r9, r2
   44d60:	bl	5944 <memset@plt>
   44d64:	ldr	r3, [r6]
   44d68:	add	r2, sp, #16
   44d6c:	add	r9, r2, r9
   44d70:	ldr	r0, [r3, #28]
   44d74:	strb	r8, [r9, #-16]
   44d78:	bl	2634c <__read_chk@plt+0x1fec8>
   44d7c:	ldr	r3, [r6]
   44d80:	mov	r2, r7
   44d84:	mov	r1, sp
   44d88:	ldr	r0, [r3, #28]
   44d8c:	bl	2e828 <__read_chk@plt+0x283a4>
   44d90:	ldr	r2, [sp, #12]
   44d94:	ldr	r3, [r4]
   44d98:	cmp	r2, r3
   44d9c:	bne	44da8 <__read_chk@plt+0x3e924>
   44da0:	add	sp, sp, #20
   44da4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   44da8:	bl	5d64 <__stack_chk_fail@plt>
   44dac:	andeq	fp, r7, ip, ror #23
   44db0:	andeq	r0, r0, r8, asr #11
   44db4:	andeq	r0, r0, ip, ror #12
   44db8:	push	{r3, r4, r5, r6, r7, lr}
   44dbc:	mov	r6, r1
   44dc0:	ldr	r3, [pc, #224]	; 44ea8 <__read_chk@plt+0x3ea24>
   44dc4:	mov	r7, r0
   44dc8:	ldr	r2, [pc, #220]	; 44eac <__read_chk@plt+0x3ea28>
   44dcc:	add	r3, pc, r3
   44dd0:	ldr	r3, [r3, r2]
   44dd4:	ldr	r1, [r3]
   44dd8:	cmp	r1, #0
   44ddc:	moveq	r1, #32
   44de0:	movne	r1, #2
   44de4:	bl	44d08 <__read_chk@plt+0x3e884>
   44de8:	cmp	r0, #0
   44dec:	bne	44e88 <__read_chk@plt+0x3ea04>
   44df0:	ldr	r3, [r7]
   44df4:	mov	r1, r6
   44df8:	ldr	r0, [r3, #28]
   44dfc:	bl	2eadc <__read_chk@plt+0x28658>
   44e00:	cmp	r0, #0
   44e04:	bne	44e88 <__read_chk@plt+0x3ea04>
   44e08:	cmp	r6, #0
   44e0c:	pople	{r3, r4, r5, r6, r7, pc}
   44e10:	mov	r4, r0
   44e14:	mov	r5, r0
   44e18:	b	44e50 <__read_chk@plt+0x3e9cc>
   44e1c:	ldr	r3, [r7]
   44e20:	uxtb	r1, r5
   44e24:	ldr	r0, [r3, #28]
   44e28:	bl	2ebdc <__read_chk@plt+0x28758>
   44e2c:	cmp	r0, #0
   44e30:	bne	44e68 <__read_chk@plt+0x3e9e4>
   44e34:	mov	r0, r4
   44e38:	mov	r1, #1
   44e3c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   44e40:	lsr	r5, r5, #8
   44e44:	cmp	r0, r6
   44e48:	mov	r4, r0
   44e4c:	beq	44e64 <__read_chk@plt+0x3e9e0>
   44e50:	tst	r4, #3
   44e54:	bne	44e1c <__read_chk@plt+0x3e998>
   44e58:	bl	74410 <__read_chk@plt+0x6df8c>
   44e5c:	mov	r5, r0
   44e60:	b	44e1c <__read_chk@plt+0x3e998>
   44e64:	pop	{r3, r4, r5, r6, r7, pc}
   44e68:	bl	25854 <__read_chk@plt+0x1f3d0>
   44e6c:	ldr	r1, [pc, #60]	; 44eb0 <__read_chk@plt+0x3ea2c>
   44e70:	add	r1, pc, r1
   44e74:	add	r1, r1, #184	; 0xb8
   44e78:	mov	r2, r0
   44e7c:	ldr	r0, [pc, #48]	; 44eb4 <__read_chk@plt+0x3ea30>
   44e80:	add	r0, pc, r0
   44e84:	bl	3dae8 <__read_chk@plt+0x37664>
   44e88:	bl	25854 <__read_chk@plt+0x1f3d0>
   44e8c:	ldr	r1, [pc, #36]	; 44eb8 <__read_chk@plt+0x3ea34>
   44e90:	add	r1, pc, r1
   44e94:	add	r1, r1, #184	; 0xb8
   44e98:	mov	r2, r0
   44e9c:	ldr	r0, [pc, #24]	; 44ebc <__read_chk@plt+0x3ea38>
   44ea0:	add	r0, pc, r0
   44ea4:	bl	3dae8 <__read_chk@plt+0x37664>
   44ea8:	andeq	fp, r7, r0, lsr fp
   44eac:	andeq	r0, r0, ip, ror #12
   44eb0:	andeq	r6, r4, r8, ror #22
   44eb4:	andeq	r1, r4, r4, ror #27
   44eb8:	andeq	r6, r4, r8, asr #22
   44ebc:	andeq	r1, r4, r4, asr #27
   44ec0:	push	{r3, r4, r5, r6, r7, lr}
   44ec4:	ldr	r4, [r0]
   44ec8:	ldr	r3, [pc, #236]	; 44fbc <__read_chk@plt+0x3eb38>
   44ecc:	cmp	r4, #0
   44ed0:	add	r3, pc, r3
   44ed4:	beq	44ee4 <__read_chk@plt+0x3ea60>
   44ed8:	ldr	r2, [r4, #348]	; 0x15c
   44edc:	cmp	r2, #0
   44ee0:	bne	44f08 <__read_chk@plt+0x3ea84>
   44ee4:	ldr	r2, [pc, #212]	; 44fc0 <__read_chk@plt+0x3eb3c>
   44ee8:	ldr	r3, [r3, r2]
   44eec:	ldr	r3, [r3]
   44ef0:	cmp	r3, #0
   44ef4:	bne	44f00 <__read_chk@plt+0x3ea7c>
   44ef8:	pop	{r3, r4, r5, r6, r7, lr}
   44efc:	b	42ba8 <__read_chk@plt+0x3c724>
   44f00:	pop	{r3, r4, r5, r6, r7, lr}
   44f04:	b	43680 <__read_chk@plt+0x3d1fc>
   44f08:	ldr	r3, [r0, #4]
   44f0c:	cmp	r3, #0
   44f10:	bne	44fb0 <__read_chk@plt+0x3eb2c>
   44f14:	ldr	r0, [r4, #28]
   44f18:	bl	265d8 <__read_chk@plt+0x20154>
   44f1c:	cmp	r0, #5
   44f20:	mov	r7, r0
   44f24:	bls	44fb0 <__read_chk@plt+0x3eb2c>
   44f28:	ldr	r0, [r4, #28]
   44f2c:	bl	26838 <__read_chk@plt+0x203b4>
   44f30:	ldrb	r6, [r0, #5]
   44f34:	mov	r5, r0
   44f38:	sub	r3, r6, #93	; 0x5d
   44f3c:	cmp	r3, #2
   44f40:	bls	44f60 <__read_chk@plt+0x3eadc>
   44f44:	ldr	r1, [pc, #120]	; 44fc4 <__read_chk@plt+0x3eb40>
   44f48:	mov	r2, r6
   44f4c:	ldr	r0, [pc, #116]	; 44fc8 <__read_chk@plt+0x3eb44>
   44f50:	add	r1, pc, r1
   44f54:	add	r0, pc, r0
   44f58:	add	r1, r1, #208	; 0xd0
   44f5c:	bl	402b0 <__read_chk@plt+0x39e2c>
   44f60:	sub	r6, r6, #80	; 0x50
   44f64:	cmp	r6, #47	; 0x2f
   44f68:	bhi	44fa0 <__read_chk@plt+0x3eb1c>
   44f6c:	sub	r7, r7, #4
   44f70:	strb	r7, [r5, #3]
   44f74:	lsr	r2, r7, #24
   44f78:	lsr	r3, r7, #16
   44f7c:	strb	r2, [r5]
   44f80:	lsr	r7, r7, #8
   44f84:	strb	r3, [r5, #1]
   44f88:	strb	r7, [r5, #2]
   44f8c:	ldr	r0, [r4, #24]
   44f90:	ldr	r1, [r4, #28]
   44f94:	bl	2e8ac <__read_chk@plt+0x28428>
   44f98:	cmp	r0, #0
   44f9c:	bne	44fb8 <__read_chk@plt+0x3eb34>
   44fa0:	ldr	r0, [r4, #28]
   44fa4:	bl	2634c <__read_chk@plt+0x1fec8>
   44fa8:	mov	r0, #0
   44fac:	pop	{r3, r4, r5, r6, r7, pc}
   44fb0:	mvn	r0, #0
   44fb4:	pop	{r3, r4, r5, r6, r7, pc}
   44fb8:	pop	{r3, r4, r5, r6, r7, pc}
   44fbc:	andeq	fp, r7, ip, lsr #20
   44fc0:	andeq	r0, r0, ip, ror #12
   44fc4:	andeq	r6, r4, r8, lsl #21
   44fc8:	andeq	r7, r4, r8, lsr #1
   44fcc:	push	{r1, r2, r3}
   44fd0:	ldr	r3, [pc, #436]	; 4518c <__read_chk@plt+0x3ed08>
   44fd4:	ldr	r1, [pc, #436]	; 45190 <__read_chk@plt+0x3ed0c>
   44fd8:	add	r3, pc, r3
   44fdc:	ldr	r2, [pc, #432]	; 45194 <__read_chk@plt+0x3ed10>
   44fe0:	push	{r4, r5, r6, r7, lr}
   44fe4:	sub	sp, sp, #1040	; 0x410
   44fe8:	ldr	r5, [r3, r1]
   44fec:	mov	r4, r0
   44ff0:	ldr	r0, [sp, #1060]	; 0x424
   44ff4:	ldr	r1, [r5]
   44ff8:	str	r1, [sp, #1036]	; 0x40c
   44ffc:	ldr	r6, [r3, r2]
   45000:	ldr	r3, [r6]
   45004:	cmp	r3, #0
   45008:	beq	45038 <__read_chk@plt+0x3ebb4>
   4500c:	ldr	r3, [r4, #1048]	; 0x418
   45010:	tst	r3, #64	; 0x40
   45014:	beq	45038 <__read_chk@plt+0x3ebb4>
   45018:	ldr	r2, [sp, #1036]	; 0x40c
   4501c:	ldr	r3, [r5]
   45020:	cmp	r2, r3
   45024:	bne	45168 <__read_chk@plt+0x3ece4>
   45028:	add	sp, sp, #1040	; 0x410
   4502c:	pop	{r4, r5, r6, r7, lr}
   45030:	add	sp, sp, #12
   45034:	bx	lr
   45038:	add	r7, sp, #12
   4503c:	mov	r1, #1024	; 0x400
   45040:	add	ip, sp, #1056	; 0x420
   45044:	str	r0, [sp]
   45048:	add	ip, ip, #8
   4504c:	mov	r3, r1
   45050:	mov	r0, r7
   45054:	str	ip, [sp, #4]
   45058:	mov	r2, #1
   4505c:	str	ip, [sp, #8]
   45060:	bl	5788 <__vsnprintf_chk@plt>
   45064:	ldr	r3, [r6]
   45068:	mov	r0, r4
   4506c:	cmp	r3, #0
   45070:	beq	45100 <__read_chk@plt+0x3ec7c>
   45074:	mov	r1, #4
   45078:	bl	44d08 <__read_chk@plt+0x3e884>
   4507c:	subs	r1, r0, #0
   45080:	bne	450dc <__read_chk@plt+0x3ec58>
   45084:	ldr	r3, [r4]
   45088:	ldr	r0, [r3, #28]
   4508c:	bl	2ebdc <__read_chk@plt+0x28758>
   45090:	subs	r1, r0, #0
   45094:	bne	450dc <__read_chk@plt+0x3ec58>
   45098:	ldr	r3, [r4]
   4509c:	mov	r1, r7
   450a0:	ldr	r0, [r3, #28]
   450a4:	bl	2ed04 <__read_chk@plt+0x28880>
   450a8:	subs	r1, r0, #0
   450ac:	bne	450dc <__read_chk@plt+0x3ec58>
   450b0:	ldr	r3, [r4]
   450b4:	ldr	r1, [pc, #220]	; 45198 <__read_chk@plt+0x3ed14>
   450b8:	ldr	r0, [r3, #28]
   450bc:	add	r1, pc, r1
   450c0:	bl	2ed04 <__read_chk@plt+0x28880>
   450c4:	subs	r1, r0, #0
   450c8:	bne	450dc <__read_chk@plt+0x3ec58>
   450cc:	mov	r0, r4
   450d0:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   450d4:	subs	r1, r0, #0
   450d8:	beq	45138 <__read_chk@plt+0x3ecb4>
   450dc:	mov	r0, r1
   450e0:	bl	25854 <__read_chk@plt+0x1f3d0>
   450e4:	ldr	r1, [pc, #176]	; 4519c <__read_chk@plt+0x3ed18>
   450e8:	add	r1, pc, r1
   450ec:	add	r1, r1, #228	; 0xe4
   450f0:	mov	r2, r0
   450f4:	ldr	r0, [pc, #164]	; 451a0 <__read_chk@plt+0x3ed1c>
   450f8:	add	r0, pc, r0
   450fc:	bl	3dae8 <__read_chk@plt+0x37664>
   45100:	mov	r1, #36	; 0x24
   45104:	bl	44d08 <__read_chk@plt+0x3e884>
   45108:	cmp	r0, #0
   4510c:	bne	4516c <__read_chk@plt+0x3ece8>
   45110:	ldr	r3, [r4]
   45114:	mov	r1, r7
   45118:	ldr	r0, [r3, #28]
   4511c:	bl	2ed04 <__read_chk@plt+0x28880>
   45120:	cmp	r0, #0
   45124:	bne	4516c <__read_chk@plt+0x3ece8>
   45128:	mov	r0, r4
   4512c:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   45130:	cmp	r0, #0
   45134:	bne	4516c <__read_chk@plt+0x3ece8>
   45138:	mov	r0, r4
   4513c:	bl	43c54 <__read_chk@plt+0x3d7d0>
   45140:	cmp	r0, #0
   45144:	beq	45018 <__read_chk@plt+0x3eb94>
   45148:	bl	25854 <__read_chk@plt+0x1f3d0>
   4514c:	ldr	r1, [pc, #80]	; 451a4 <__read_chk@plt+0x3ed20>
   45150:	add	r1, pc, r1
   45154:	add	r1, r1, #228	; 0xe4
   45158:	mov	r2, r0
   4515c:	ldr	r0, [pc, #68]	; 451a8 <__read_chk@plt+0x3ed24>
   45160:	add	r0, pc, r0
   45164:	bl	3dae8 <__read_chk@plt+0x37664>
   45168:	bl	5d64 <__stack_chk_fail@plt>
   4516c:	bl	25854 <__read_chk@plt+0x1f3d0>
   45170:	ldr	r1, [pc, #52]	; 451ac <__read_chk@plt+0x3ed28>
   45174:	add	r1, pc, r1
   45178:	add	r1, r1, #228	; 0xe4
   4517c:	mov	r2, r0
   45180:	ldr	r0, [pc, #40]	; 451b0 <__read_chk@plt+0x3ed2c>
   45184:	add	r0, pc, r0
   45188:	bl	3dae8 <__read_chk@plt+0x37664>
   4518c:	andeq	fp, r7, r4, lsr #18
   45190:	andeq	r0, r0, r8, asr #11
   45194:	andeq	r0, r0, ip, ror #12
   45198:	andeq	sl, r3, r0, asr sp
   4519c:	strdeq	r6, [r4], -r0
   451a0:	andeq	r1, r4, ip, ror #22
   451a4:	andeq	r6, r4, r8, lsl #17
   451a8:	andeq	r1, r4, r4, lsl #22
   451ac:	andeq	r6, r4, r4, ror #16
   451b0:	andeq	r1, r4, r0, ror #21
   451b4:	push	{r1, r2, r3}
   451b8:	mov	r1, #1024	; 0x400
   451bc:	push	{r4, r5, r6, r7, lr}
   451c0:	sub	sp, sp, #1040	; 0x410
   451c4:	ldr	r4, [pc, #268]	; 452d8 <__read_chk@plt+0x3ee54>
   451c8:	add	r7, sp, #12
   451cc:	ldr	ip, [pc, #264]	; 452dc <__read_chk@plt+0x3ee58>
   451d0:	mov	r3, r1
   451d4:	add	r4, pc, r4
   451d8:	ldr	r2, [sp, #1060]	; 0x424
   451dc:	mov	r6, r0
   451e0:	mov	r0, r7
   451e4:	ldr	r5, [r4, ip]
   451e8:	add	ip, sp, #1056	; 0x420
   451ec:	str	r2, [sp]
   451f0:	add	ip, ip, #8
   451f4:	str	ip, [sp, #4]
   451f8:	mov	r2, #1
   451fc:	ldr	lr, [r5]
   45200:	str	ip, [sp, #8]
   45204:	str	lr, [sp, #1036]	; 0x40c
   45208:	bl	5788 <__vsnprintf_chk@plt>
   4520c:	ldr	r3, [pc, #204]	; 452e0 <__read_chk@plt+0x3ee5c>
   45210:	mov	r0, r6
   45214:	mov	r1, #1
   45218:	ldr	r3, [r4, r3]
   4521c:	ldr	r3, [r3]
   45220:	cmp	r3, #0
   45224:	beq	45254 <__read_chk@plt+0x3edd0>
   45228:	bl	44d08 <__read_chk@plt+0x3e884>
   4522c:	cmp	r0, #0
   45230:	beq	45284 <__read_chk@plt+0x3ee00>
   45234:	ldr	r2, [sp, #1036]	; 0x40c
   45238:	ldr	r3, [r5]
   4523c:	cmp	r2, r3
   45240:	bne	452d4 <__read_chk@plt+0x3ee50>
   45244:	add	sp, sp, #1040	; 0x410
   45248:	pop	{r4, r5, r6, r7, lr}
   4524c:	add	sp, sp, #12
   45250:	bx	lr
   45254:	bl	44d08 <__read_chk@plt+0x3e884>
   45258:	cmp	r0, #0
   4525c:	bne	45234 <__read_chk@plt+0x3edb0>
   45260:	ldr	r3, [r6]
   45264:	mov	r1, r7
   45268:	ldr	r0, [r3, #28]
   4526c:	bl	2ed04 <__read_chk@plt+0x28880>
   45270:	cmp	r0, #0
   45274:	bne	45234 <__read_chk@plt+0x3edb0>
   45278:	mov	r0, r6
   4527c:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   45280:	b	45234 <__read_chk@plt+0x3edb0>
   45284:	ldr	r3, [r6]
   45288:	mov	r1, #2
   4528c:	ldr	r0, [r3, #28]
   45290:	bl	2eadc <__read_chk@plt+0x28658>
   45294:	cmp	r0, #0
   45298:	bne	45234 <__read_chk@plt+0x3edb0>
   4529c:	ldr	r3, [r6]
   452a0:	mov	r1, r7
   452a4:	ldr	r0, [r3, #28]
   452a8:	bl	2ed04 <__read_chk@plt+0x28880>
   452ac:	cmp	r0, #0
   452b0:	bne	45234 <__read_chk@plt+0x3edb0>
   452b4:	ldr	r3, [r6]
   452b8:	ldr	r1, [pc, #36]	; 452e4 <__read_chk@plt+0x3ee60>
   452bc:	ldr	r0, [r3, #28]
   452c0:	add	r1, pc, r1
   452c4:	bl	2ed04 <__read_chk@plt+0x28880>
   452c8:	cmp	r0, #0
   452cc:	bne	45234 <__read_chk@plt+0x3edb0>
   452d0:	b	45278 <__read_chk@plt+0x3edf4>
   452d4:	bl	5d64 <__stack_chk_fail@plt>
   452d8:	andeq	fp, r7, r8, lsr #14
   452dc:	andeq	r0, r0, r8, asr #11
   452e0:	andeq	r0, r0, ip, ror #12
   452e4:	andeq	sl, r3, ip, asr #22
   452e8:	ldr	r3, [pc, #1004]	; 456dc <__read_chk@plt+0x3f258>
   452ec:	ldr	r2, [pc, #1004]	; 456e0 <__read_chk@plt+0x3f25c>
   452f0:	add	r3, pc, r3
   452f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   452f8:	mov	r7, r1
   452fc:	ldr	r5, [r3, r2]
   45300:	sub	sp, sp, #36	; 0x24
   45304:	ldr	r4, [r0]
   45308:	mov	r1, #0
   4530c:	mov	r6, r0
   45310:	ldr	r3, [r5]
   45314:	strb	r1, [r7]
   45318:	ldr	r0, [r4, #20]
   4531c:	str	r3, [sp, #28]
   45320:	bl	265d8 <__read_chk@plt+0x20154>
   45324:	cmp	r0, #11
   45328:	bhi	45348 <__read_chk@plt+0x3eec4>
   4532c:	mov	r0, #0
   45330:	ldr	r2, [sp, #28]
   45334:	ldr	r3, [r5]
   45338:	cmp	r2, r3
   4533c:	bne	455a0 <__read_chk@plt+0x3f11c>
   45340:	add	sp, sp, #36	; 0x24
   45344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45348:	ldr	r0, [r4, #20]
   4534c:	bl	26778 <__read_chk@plt+0x202f4>
   45350:	ldrb	fp, [r0]
   45354:	ldr	r0, [r4, #20]
   45358:	bl	26778 <__read_chk@plt+0x202f4>
   4535c:	lsl	fp, fp, #24
   45360:	ldrb	sl, [r0, #1]
   45364:	ldr	r0, [r4, #20]
   45368:	bl	26778 <__read_chk@plt+0x202f4>
   4536c:	lsl	sl, sl, #16
   45370:	orr	sl, fp, sl
   45374:	ldrb	r8, [r0, #2]
   45378:	ldr	r0, [r4, #20]
   4537c:	bl	26778 <__read_chk@plt+0x202f4>
   45380:	movw	r3, #65531	; 0xfffb
   45384:	lsl	r8, r8, #8
   45388:	movt	r3, #3
   4538c:	ldrb	r9, [r0, #3]
   45390:	orr	sl, sl, r9
   45394:	orr	r9, sl, r8
   45398:	sub	r2, r9, #5
   4539c:	cmp	r2, r3
   453a0:	bhi	45460 <__read_chk@plt+0x3efdc>
   453a4:	ldr	r0, [r4, #20]
   453a8:	add	sl, r9, #8
   453ac:	bl	265d8 <__read_chk@plt+0x20154>
   453b0:	bic	sl, sl, #7
   453b4:	add	r8, sl, #4
   453b8:	cmp	r0, r8
   453bc:	bcc	4532c <__read_chk@plt+0x3eea8>
   453c0:	ldr	r0, [r4, #20]
   453c4:	mov	r1, #4
   453c8:	bl	26afc <__read_chk@plt+0x20678>
   453cc:	cmp	r0, #0
   453d0:	bne	45330 <__read_chk@plt+0x3eeac>
   453d4:	ldr	r0, [r4, #12]
   453d8:	bl	3c4dc <__read_chk@plt+0x36058>
   453dc:	cmp	r0, #0
   453e0:	bne	45480 <__read_chk@plt+0x3effc>
   453e4:	ldr	r0, [r4, #20]
   453e8:	bl	26778 <__read_chk@plt+0x202f4>
   453ec:	mov	r2, sl
   453f0:	mov	r1, r0
   453f4:	add	r0, r4, #364	; 0x16c
   453f8:	bl	6de58 <__read_chk@plt+0x679d4>
   453fc:	cmp	r0, #1
   45400:	beq	45588 <__read_chk@plt+0x3f104>
   45404:	cmp	r0, #2
   45408:	beq	45594 <__read_chk@plt+0x3f110>
   4540c:	cmp	r0, #0
   45410:	beq	45480 <__read_chk@plt+0x3effc>
   45414:	ldr	r7, [pc, #712]	; 456e4 <__read_chk@plt+0x3f260>
   45418:	add	r7, pc, r7
   4541c:	ldr	r4, [pc, #708]	; 456e8 <__read_chk@plt+0x3f264>
   45420:	mov	r1, r7
   45424:	add	r4, pc, r4
   45428:	mov	r0, r4
   4542c:	bl	4005c <__read_chk@plt+0x39bd8>
   45430:	mov	r0, r6
   45434:	mov	r1, r4
   45438:	mov	r2, r7
   4543c:	bl	451b4 <__read_chk@plt+0x3ed30>
   45440:	cmp	r0, #0
   45444:	bne	45330 <__read_chk@plt+0x3eeac>
   45448:	mov	r0, r6
   4544c:	bl	43c54 <__read_chk@plt+0x3d7d0>
   45450:	cmp	r0, #0
   45454:	bne	45330 <__read_chk@plt+0x3eeac>
   45458:	mvn	r0, #53	; 0x35
   4545c:	b	45330 <__read_chk@plt+0x3eeac>
   45460:	ldr	r1, [pc, #644]	; 456ec <__read_chk@plt+0x3f268>
   45464:	mov	r0, r6
   45468:	mov	r2, r9
   4546c:	add	r1, pc, r1
   45470:	bl	451b4 <__read_chk@plt+0x3ed30>
   45474:	cmp	r0, #0
   45478:	bne	45330 <__read_chk@plt+0x3eeac>
   4547c:	b	45458 <__read_chk@plt+0x3efd4>
   45480:	ldr	r0, [r4, #32]
   45484:	bl	2634c <__read_chk@plt+0x1fec8>
   45488:	ldr	r0, [r4, #32]
   4548c:	mov	r1, sl
   45490:	add	r2, sp, #24
   45494:	bl	26ab4 <__read_chk@plt+0x20630>
   45498:	subs	fp, r0, #0
   4549c:	movne	r0, fp
   454a0:	bne	45330 <__read_chk@plt+0x3eeac>
   454a4:	ldr	r1, [r4, #12]
   454a8:	ldr	r2, [sp, #24]
   454ac:	ldr	r0, [r4, #20]
   454b0:	str	r1, [sp, #20]
   454b4:	str	r2, [sp, #16]
   454b8:	bl	26778 <__read_chk@plt+0x202f4>
   454bc:	ldr	r1, [sp, #20]
   454c0:	ldr	r2, [sp, #16]
   454c4:	stm	sp, {sl, fp}
   454c8:	str	fp, [sp, #8]
   454cc:	mov	r3, r0
   454d0:	mov	r0, r1
   454d4:	mov	r1, fp
   454d8:	bl	3c9fc <__read_chk@plt+0x36578>
   454dc:	cmp	r0, #0
   454e0:	bne	45330 <__read_chk@plt+0x3eeac>
   454e4:	mov	r1, sl
   454e8:	ldr	r0, [r4, #20]
   454ec:	bl	26afc <__read_chk@plt+0x20678>
   454f0:	cmp	r0, #0
   454f4:	bne	45330 <__read_chk@plt+0x3eeac>
   454f8:	ldr	r0, [r4, #32]
   454fc:	bl	26778 <__read_chk@plt+0x202f4>
   45500:	mov	sl, r0
   45504:	ldr	r0, [r4, #32]
   45508:	bl	265d8 <__read_chk@plt+0x20154>
   4550c:	sub	r1, r0, #4
   45510:	mov	r0, sl
   45514:	bl	6dcd4 <__read_chk@plt+0x67850>
   45518:	and	r1, r9, #7
   4551c:	rsb	r1, r1, #8
   45520:	mov	sl, r0
   45524:	ldr	r0, [r4, #32]
   45528:	bl	26afc <__read_chk@plt+0x20678>
   4552c:	cmp	r0, #0
   45530:	bne	45330 <__read_chk@plt+0x3eeac>
   45534:	ldr	r0, [r4, #32]
   45538:	bl	265d8 <__read_chk@plt+0x20154>
   4553c:	cmp	r9, r0
   45540:	ldr	r0, [r4, #32]
   45544:	beq	455a4 <__read_chk@plt+0x3f120>
   45548:	bl	265d8 <__read_chk@plt+0x20154>
   4554c:	ldr	r1, [pc, #412]	; 456f0 <__read_chk@plt+0x3f26c>
   45550:	mov	r2, r9
   45554:	add	r1, pc, r1
   45558:	add	r1, r1, #252	; 0xfc
   4555c:	mov	r3, r0
   45560:	ldr	r0, [pc, #396]	; 456f4 <__read_chk@plt+0x3f270>
   45564:	add	r0, pc, r0
   45568:	bl	4005c <__read_chk@plt+0x39bd8>
   4556c:	ldr	r1, [pc, #388]	; 456f8 <__read_chk@plt+0x3f274>
   45570:	mov	r0, r6
   45574:	add	r1, pc, r1
   45578:	bl	451b4 <__read_chk@plt+0x3ed30>
   4557c:	cmp	r0, #0
   45580:	bne	45330 <__read_chk@plt+0x3eeac>
   45584:	b	45448 <__read_chk@plt+0x3efc4>
   45588:	ldr	r7, [pc, #364]	; 456fc <__read_chk@plt+0x3f278>
   4558c:	add	r7, pc, r7
   45590:	b	4541c <__read_chk@plt+0x3ef98>
   45594:	ldr	r7, [pc, #356]	; 45700 <__read_chk@plt+0x3f27c>
   45598:	add	r7, pc, r7
   4559c:	b	4541c <__read_chk@plt+0x3ef98>
   455a0:	bl	5d64 <__stack_chk_fail@plt>
   455a4:	bl	26778 <__read_chk@plt+0x202f4>
   455a8:	sub	r9, r9, #4
   455ac:	add	r3, r0, r9
   455b0:	ldrb	r0, [r0, r9]
   455b4:	ldrb	ip, [r3, #1]
   455b8:	ldrb	r1, [r3, #3]
   455bc:	ldrb	r2, [r3, #2]
   455c0:	lsl	r3, ip, #16
   455c4:	orr	r3, r3, r0, lsl #24
   455c8:	orr	r3, r3, r1
   455cc:	orr	r3, r3, r2, lsl #8
   455d0:	cmp	sl, r3
   455d4:	beq	45600 <__read_chk@plt+0x3f17c>
   455d8:	ldr	r0, [pc, #292]	; 45704 <__read_chk@plt+0x3f280>
   455dc:	add	r0, pc, r0
   455e0:	bl	4005c <__read_chk@plt+0x39bd8>
   455e4:	ldr	r1, [pc, #284]	; 45708 <__read_chk@plt+0x3f284>
   455e8:	mov	r0, r6
   455ec:	add	r1, pc, r1
   455f0:	bl	451b4 <__read_chk@plt+0x3ed30>
   455f4:	cmp	r0, #0
   455f8:	bne	45330 <__read_chk@plt+0x3eeac>
   455fc:	b	45448 <__read_chk@plt+0x3efc4>
   45600:	ldr	r0, [r4, #32]
   45604:	mov	r1, #4
   45608:	bl	26c94 <__read_chk@plt+0x20810>
   4560c:	cmp	r0, #0
   45610:	blt	45330 <__read_chk@plt+0x3eeac>
   45614:	ldr	r3, [r4, #168]	; 0xa8
   45618:	cmp	r3, #0
   4561c:	bne	4569c <__read_chk@plt+0x3f218>
   45620:	ldrd	r2, [r4, #224]	; 0xe0
   45624:	mov	r1, r7
   45628:	ldr	ip, [r4, #212]	; 0xd4
   4562c:	adds	r2, r2, r8
   45630:	ldr	r0, [r4, #32]
   45634:	adc	r3, r3, #0
   45638:	add	ip, ip, #1
   4563c:	strd	r2, [r4, #224]	; 0xe0
   45640:	str	ip, [r4, #212]	; 0xd4
   45644:	bl	2e3cc <__read_chk@plt+0x27f48>
   45648:	cmp	r0, #0
   4564c:	bne	45330 <__read_chk@plt+0x3eeac>
   45650:	ldrb	r1, [r7]
   45654:	sub	r3, r1, #1
   45658:	uxtb	r3, r3
   4565c:	cmp	r3, #253	; 0xfd
   45660:	bls	45330 <__read_chk@plt+0x3eeac>
   45664:	ldr	r0, [pc, #160]	; 4570c <__read_chk@plt+0x3f288>
   45668:	add	r0, pc, r0
   4566c:	bl	4005c <__read_chk@plt+0x39bd8>
   45670:	ldr	r1, [pc, #152]	; 45710 <__read_chk@plt+0x3f28c>
   45674:	mov	r0, r6
   45678:	add	r1, pc, r1
   4567c:	bl	451b4 <__read_chk@plt+0x3ed30>
   45680:	cmp	r0, #0
   45684:	bne	45330 <__read_chk@plt+0x3eeac>
   45688:	mov	r0, r6
   4568c:	bl	43c54 <__read_chk@plt+0x3d7d0>
   45690:	cmp	r0, #0
   45694:	mvneq	r0, #54	; 0x36
   45698:	b	45330 <__read_chk@plt+0x3eeac>
   4569c:	ldr	r0, [r4, #36]	; 0x24
   456a0:	bl	2634c <__read_chk@plt+0x1fec8>
   456a4:	mov	r0, r6
   456a8:	ldr	r1, [r4, #32]
   456ac:	ldr	r2, [r4, #36]	; 0x24
   456b0:	bl	64b0 <__read_chk@plt+0x2c>
   456b4:	cmp	r0, #0
   456b8:	bne	45330 <__read_chk@plt+0x3eeac>
   456bc:	ldr	r0, [r4, #32]
   456c0:	bl	2634c <__read_chk@plt+0x1fec8>
   456c4:	ldr	r0, [r4, #32]
   456c8:	ldr	r1, [r4, #36]	; 0x24
   456cc:	bl	2e8ac <__read_chk@plt+0x28428>
   456d0:	cmp	r0, #0
   456d4:	bne	45330 <__read_chk@plt+0x3eeac>
   456d8:	b	45620 <__read_chk@plt+0x3f19c>
   456dc:	andeq	fp, r7, ip, lsl #12
   456e0:	andeq	r0, r0, r8, asr #11
   456e4:	strdeq	r6, [r4], -r0
   456e8:	andeq	r9, r3, r8, ror r6
   456ec:	strdeq	r6, [r4], -r4
   456f0:	andeq	r6, r4, r4, lsl #9
   456f4:	andeq	r6, r4, r4, lsl fp
   456f8:	andeq	r6, r4, r4, lsr #22
   456fc:			; <UNDEFINED> instruction: 0x00046ab0
   45700:	andeq	r6, r4, r0, lsl #21
   45704:	ldrdeq	r6, [r4], -r4
   45708:	andeq	r6, r4, r4, ror #21
   4570c:	andeq	r6, r4, r0, lsl #21
   45710:	muleq	r4, r0, sl
   45714:	cmp	r1, #0
   45718:	push	{r4, r5, r6, r7, r8, lr}
   4571c:	mov	r4, r0
   45720:	mov	r5, r2
   45724:	mov	r8, r3
   45728:	ldr	r6, [r0]
   4572c:	ldr	r7, [sp, #24]
   45730:	beq	45744 <__read_chk@plt+0x3f2c0>
   45734:	ldr	r0, [r1, #4]
   45738:	bl	3c4d0 <__read_chk@plt+0x3604c>
   4573c:	cmp	r0, #0
   45740:	bne	45768 <__read_chk@plt+0x3f2e4>
   45744:	ldr	r1, [pc, #120]	; 457c4 <__read_chk@plt+0x3f340>
   45748:	mov	r0, r4
   4574c:	add	r1, pc, r1
   45750:	bl	451b4 <__read_chk@plt+0x3ed30>
   45754:	cmp	r0, #0
   45758:	movne	r3, r0
   4575c:	mvneq	r3, #29
   45760:	mov	r0, r3
   45764:	pop	{r4, r5, r6, r7, r8, pc}
   45768:	cmp	r5, #0
   4576c:	beq	4578c <__read_chk@plt+0x3f308>
   45770:	ldr	r3, [r5, #24]
   45774:	cmp	r3, #0
   45778:	bne	45744 <__read_chk@plt+0x3f2c0>
   4577c:	ldr	r3, [r5, #4]
   45780:	cmp	r3, #0
   45784:	strne	r5, [r6, #336]	; 0x150
   45788:	strne	r8, [r6, #332]	; 0x14c
   4578c:	ldr	r0, [r6, #20]
   45790:	bl	265d8 <__read_chk@plt+0x20154>
   45794:	cmp	r0, r7
   45798:	bcs	457b8 <__read_chk@plt+0x3f334>
   4579c:	ldr	r0, [r6, #20]
   457a0:	bl	265d8 <__read_chk@plt+0x20154>
   457a4:	mov	r3, #0
   457a8:	rsb	r0, r0, r7
   457ac:	str	r0, [r6, #328]	; 0x148
   457b0:	mov	r0, r3
   457b4:	pop	{r4, r5, r6, r7, r8, pc}
   457b8:	mov	r0, r4
   457bc:	pop	{r4, r5, r6, r7, r8, lr}
   457c0:	b	42638 <__read_chk@plt+0x3c1b4>
   457c4:	ldrdeq	r6, [r4], -r0
   457c8:	ldr	r3, [pc, #2264]	; 460a8 <__read_chk@plt+0x3fc24>
   457cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   457d0:	mov	r6, r0
   457d4:	ldr	r0, [pc, #2256]	; 460ac <__read_chk@plt+0x3fc28>
   457d8:	sub	sp, sp, #68	; 0x44
   457dc:	add	r3, pc, r3
   457e0:	ldr	r4, [r6]
   457e4:	str	r2, [sp, #36]	; 0x24
   457e8:	mov	r8, r1
   457ec:	ldr	r0, [r3, r0]
   457f0:	ldr	r5, [r4, #348]	; 0x15c
   457f4:	ldr	r3, [r0]
   457f8:	cmp	r5, #0
   457fc:	str	r0, [sp, #28]
   45800:	str	r3, [sp, #60]	; 0x3c
   45804:	bne	45a60 <__read_chk@plt+0x3f5dc>
   45808:	strb	r5, [r1]
   4580c:	ldr	r3, [r4, #328]	; 0x148
   45810:	cmp	r3, #0
   45814:	bne	45904 <__read_chk@plt+0x3f480>
   45818:	ldr	r9, [r4, #200]	; 0xc8
   4581c:	cmp	r9, #0
   45820:	beq	45924 <__read_chk@plt+0x3f4a0>
   45824:	ldr	r0, [r9, #4]
   45828:	add	r7, r9, #32
   4582c:	str	r9, [sp, #40]	; 0x28
   45830:	bl	3c498 <__read_chk@plt+0x36014>
   45834:	add	ip, r9, #68	; 0x44
   45838:	str	ip, [sp, #48]	; 0x30
   4583c:	subs	sl, r0, #0
   45840:	strne	r5, [sp, #32]
   45844:	movne	r7, r5
   45848:	beq	45ad8 <__read_chk@plt+0x3f654>
   4584c:	cmp	r7, #0
   45850:	ldr	r9, [r9, #20]
   45854:	beq	45940 <__read_chk@plt+0x3f4bc>
   45858:	ldr	r3, [r7, #4]
   4585c:	cmp	r3, #0
   45860:	beq	45940 <__read_chk@plt+0x3f4bc>
   45864:	ldr	r3, [r7, #24]
   45868:	cmp	r3, #0
   4586c:	beq	45940 <__read_chk@plt+0x3f4bc>
   45870:	ldr	fp, [r4, #340]	; 0x154
   45874:	cmp	fp, #0
   45878:	beq	45b4c <__read_chk@plt+0x3f6c8>
   4587c:	mov	ip, #4
   45880:	str	ip, [sp, #52]	; 0x34
   45884:	mov	r0, fp
   45888:	mov	r1, r9
   4588c:	bl	7c92c <__read_chk@plt+0x764a8>
   45890:	subs	r3, r1, #0
   45894:	bne	45af0 <__read_chk@plt+0x3f66c>
   45898:	ldr	ip, [sp, #52]	; 0x34
   4589c:	ldr	r0, [r4, #20]
   458a0:	add	ip, ip, fp
   458a4:	str	ip, [sp, #44]	; 0x2c
   458a8:	bl	265d8 <__read_chk@plt+0x20154>
   458ac:	ldr	r1, [sp, #44]	; 0x2c
   458b0:	ldr	r2, [sp, #32]
   458b4:	add	ip, r1, sl
   458b8:	add	r3, ip, r2
   458bc:	cmp	r0, r3
   458c0:	bcc	45904 <__read_chk@plt+0x3f480>
   458c4:	cmp	r7, #0
   458c8:	beq	458e4 <__read_chk@plt+0x3f460>
   458cc:	ldr	r3, [r7, #4]
   458d0:	cmp	r3, #0
   458d4:	beq	458e4 <__read_chk@plt+0x3f460>
   458d8:	ldr	r3, [r7, #24]
   458dc:	cmp	r3, #0
   458e0:	bne	45c64 <__read_chk@plt+0x3f7e0>
   458e4:	ldr	r0, [r4, #32]
   458e8:	add	r2, sp, #56	; 0x38
   458ec:	ldr	r1, [sp, #44]	; 0x2c
   458f0:	str	ip, [sp, #16]
   458f4:	bl	26ab4 <__read_chk@plt+0x20630>
   458f8:	cmp	r0, #0
   458fc:	beq	45cd0 <__read_chk@plt+0x3f84c>
   45900:	mov	r5, r0
   45904:	ldr	ip, [sp, #28]
   45908:	mov	r0, r5
   4590c:	ldr	r2, [sp, #60]	; 0x3c
   45910:	ldr	r3, [ip]
   45914:	cmp	r2, r3
   45918:	bne	46010 <__read_chk@plt+0x3fb8c>
   4591c:	add	sp, sp, #68	; 0x44
   45920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45924:	mov	ip, #0
   45928:	mov	sl, r5
   4592c:	mov	r7, ip
   45930:	mov	r9, #8
   45934:	str	ip, [sp, #32]
   45938:	str	r5, [sp, #48]	; 0x30
   4593c:	str	r5, [sp, #40]	; 0x28
   45940:	cmp	sl, #0
   45944:	bne	45870 <__read_chk@plt+0x3f3ec>
   45948:	ldr	fp, [r4, #340]	; 0x154
   4594c:	cmp	fp, #0
   45950:	bne	45a4c <__read_chk@plt+0x3f5c8>
   45954:	ldr	r0, [r4, #20]
   45958:	bl	265d8 <__read_chk@plt+0x20154>
   4595c:	cmp	r9, r0
   45960:	bhi	45904 <__read_chk@plt+0x3f480>
   45964:	ldr	r0, [r4, #32]
   45968:	bl	2634c <__read_chk@plt+0x1fec8>
   4596c:	ldr	r0, [r4, #32]
   45970:	mov	r1, r9
   45974:	add	r2, sp, #56	; 0x38
   45978:	bl	26ab4 <__read_chk@plt+0x20630>
   4597c:	cmp	r0, #0
   45980:	bne	45900 <__read_chk@plt+0x3f47c>
   45984:	ldr	r1, [r4, #232]	; 0xe8
   45988:	ldr	r2, [sp, #56]	; 0x38
   4598c:	ldr	r0, [r4, #20]
   45990:	ldr	fp, [r4, #12]
   45994:	str	r1, [sp, #24]
   45998:	str	r2, [sp, #20]
   4599c:	bl	26778 <__read_chk@plt+0x202f4>
   459a0:	ldr	r1, [sp, #24]
   459a4:	ldr	r2, [sp, #20]
   459a8:	stm	sp, {r9, sl}
   459ac:	str	sl, [sp, #8]
   459b0:	mov	r3, r0
   459b4:	mov	r0, fp
   459b8:	bl	3c9fc <__read_chk@plt+0x36578>
   459bc:	cmp	r0, #0
   459c0:	bne	45900 <__read_chk@plt+0x3f47c>
   459c4:	ldr	r0, [r4, #32]
   459c8:	bl	26778 <__read_chk@plt+0x202f4>
   459cc:	ldrb	r2, [r0]
   459d0:	ldr	r0, [r4, #32]
   459d4:	lsl	r2, r2, #24
   459d8:	str	r2, [sp, #20]
   459dc:	bl	26778 <__read_chk@plt+0x202f4>
   459e0:	ldrb	r3, [r0, #1]
   459e4:	ldr	r0, [r4, #32]
   459e8:	lsl	r3, r3, #16
   459ec:	str	r3, [sp, #24]
   459f0:	bl	26778 <__read_chk@plt+0x202f4>
   459f4:	ldrb	fp, [r0, #2]
   459f8:	ldr	r0, [r4, #32]
   459fc:	bl	26778 <__read_chk@plt+0x202f4>
   45a00:	ldr	r3, [sp, #24]
   45a04:	ldr	r2, [sp, #20]
   45a08:	lsl	fp, fp, #8
   45a0c:	orr	r2, r2, r3
   45a10:	movw	r3, #65531	; 0xfffb
   45a14:	movt	r3, #3
   45a18:	ldrb	r1, [r0, #3]
   45a1c:	orr	r2, r2, r1
   45a20:	orr	r1, r2, fp
   45a24:	str	r1, [r4, #340]	; 0x154
   45a28:	sub	r2, r1, #5
   45a2c:	cmp	r2, r3
   45a30:	bhi	45fd0 <__read_chk@plt+0x3fb4c>
   45a34:	ldr	r0, [r4, #20]
   45a38:	mov	r1, r9
   45a3c:	bl	26afc <__read_chk@plt+0x20678>
   45a40:	cmp	r0, #0
   45a44:	bne	45900 <__read_chk@plt+0x3f47c>
   45a48:	ldr	fp, [r4, #340]	; 0x154
   45a4c:	rsb	r3, r9, #4
   45a50:	mov	ip, #0
   45a54:	add	fp, r3, fp
   45a58:	str	ip, [sp, #52]	; 0x34
   45a5c:	b	45884 <__read_chk@plt+0x3f400>
   45a60:	ldr	r3, [r6, #4]
   45a64:	cmp	r3, #0
   45a68:	bne	45b28 <__read_chk@plt+0x3f6a4>
   45a6c:	strb	r3, [r1]
   45a70:	ldr	r0, [r4, #20]
   45a74:	bl	26778 <__read_chk@plt+0x202f4>
   45a78:	ldr	r3, [r4, #340]	; 0x154
   45a7c:	cmp	r3, #0
   45a80:	mov	r5, r0
   45a84:	bne	45b30 <__read_chk@plt+0x3f6ac>
   45a88:	ldr	r0, [r4, #20]
   45a8c:	bl	265d8 <__read_chk@plt+0x20154>
   45a90:	cmp	r0, #4
   45a94:	bls	45b44 <__read_chk@plt+0x3f6c0>
   45a98:	ldrb	r3, [r5, #1]
   45a9c:	movw	r2, #65531	; 0xfffb
   45aa0:	ldrb	ip, [r5]
   45aa4:	movt	r2, #3
   45aa8:	ldrb	r1, [r5, #2]
   45aac:	ldrb	r0, [r5, #3]
   45ab0:	lsl	r3, r3, #16
   45ab4:	orr	r3, r3, ip, lsl #24
   45ab8:	orr	r3, r3, r0
   45abc:	orr	r3, r3, r1, lsl #8
   45ac0:	str	r3, [r4, #340]	; 0x154
   45ac4:	sub	r1, r3, #5
   45ac8:	cmp	r1, r2
   45acc:	bls	45b30 <__read_chk@plt+0x3f6ac>
   45ad0:	mvn	r5, #2
   45ad4:	b	45904 <__read_chk@plt+0x3f480>
   45ad8:	ldr	r3, [r9, #36]	; 0x24
   45adc:	cmp	r3, #0
   45ae0:	streq	sl, [sp, #32]
   45ae4:	ldrne	ip, [r9, #40]	; 0x28
   45ae8:	strne	ip, [sp, #32]
   45aec:	b	4584c <__read_chk@plt+0x3f3c8>
   45af0:	ldr	r0, [pc, #1464]	; 460b0 <__read_chk@plt+0x3fc2c>
   45af4:	mov	r2, r9
   45af8:	mov	r1, fp
   45afc:	rsb	r9, r9, #262144	; 0x40000
   45b00:	add	r0, pc, r0
   45b04:	bl	40110 <__read_chk@plt+0x39c8c>
   45b08:	mov	r0, r6
   45b0c:	str	r9, [sp]
   45b10:	mov	r2, r7
   45b14:	ldr	r1, [sp, #40]	; 0x28
   45b18:	mov	r3, #0
   45b1c:	bl	45714 <__read_chk@plt+0x3f290>
   45b20:	mov	r5, r0
   45b24:	b	45904 <__read_chk@plt+0x3f480>
   45b28:	mvn	r5, #0
   45b2c:	b	45904 <__read_chk@plt+0x3f480>
   45b30:	ldr	r0, [r4, #20]
   45b34:	add	r6, r3, #4
   45b38:	bl	265d8 <__read_chk@plt+0x20154>
   45b3c:	cmp	r6, r0
   45b40:	bls	45bd4 <__read_chk@plt+0x3f750>
   45b44:	mov	r5, #0
   45b48:	b	45904 <__read_chk@plt+0x3f480>
   45b4c:	ldr	r2, [r4, #208]	; 0xd0
   45b50:	ldr	r0, [r4, #20]
   45b54:	ldr	fp, [r4, #12]
   45b58:	str	r2, [sp, #20]
   45b5c:	bl	26778 <__read_chk@plt+0x202f4>
   45b60:	mov	r3, r0
   45b64:	ldr	r0, [r4, #20]
   45b68:	str	r3, [sp, #24]
   45b6c:	bl	265d8 <__read_chk@plt+0x20154>
   45b70:	ldr	r3, [sp, #24]
   45b74:	add	r1, r4, #340	; 0x154
   45b78:	ldr	r2, [sp, #20]
   45b7c:	str	r0, [sp]
   45b80:	mov	r0, fp
   45b84:	bl	3cbd4 <__read_chk@plt+0x36750>
   45b88:	cmp	r0, #0
   45b8c:	bne	45904 <__read_chk@plt+0x3f480>
   45b90:	ldr	r1, [r4, #340]	; 0x154
   45b94:	movw	r3, #65531	; 0xfffb
   45b98:	movt	r3, #3
   45b9c:	sub	r2, r1, #5
   45ba0:	cmp	r2, r3
   45ba4:	bls	45dec <__read_chk@plt+0x3f968>
   45ba8:	ldr	r0, [pc, #1284]	; 460b4 <__read_chk@plt+0x3fc30>
   45bac:	add	r0, pc, r0
   45bb0:	bl	40110 <__read_chk@plt+0x39c8c>
   45bb4:	ldr	r1, [pc, #1276]	; 460b8 <__read_chk@plt+0x3fc34>
   45bb8:	mov	r0, r6
   45bbc:	add	r1, pc, r1
   45bc0:	bl	451b4 <__read_chk@plt+0x3ed30>
   45bc4:	cmp	r0, #0
   45bc8:	bne	45900 <__read_chk@plt+0x3f47c>
   45bcc:	mvn	r5, #53	; 0x35
   45bd0:	b	45904 <__read_chk@plt+0x3f480>
   45bd4:	ldr	r0, [r4, #32]
   45bd8:	bl	2634c <__read_chk@plt+0x1fec8>
   45bdc:	add	r1, r5, #4
   45be0:	ldr	r0, [r4, #32]
   45be4:	ldr	r2, [r4, #340]	; 0x154
   45be8:	bl	2e828 <__read_chk@plt+0x283a4>
   45bec:	cmp	r0, #0
   45bf0:	bne	45900 <__read_chk@plt+0x3f47c>
   45bf4:	mov	r1, r6
   45bf8:	ldr	r0, [r4, #20]
   45bfc:	bl	26afc <__read_chk@plt+0x20678>
   45c00:	subs	r1, r0, #0
   45c04:	movne	r5, r1
   45c08:	bne	45904 <__read_chk@plt+0x3f480>
   45c0c:	ldr	r0, [r4, #32]
   45c10:	bl	2e3cc <__read_chk@plt+0x27f48>
   45c14:	cmp	r0, #0
   45c18:	bne	45900 <__read_chk@plt+0x3f47c>
   45c1c:	ldr	r0, [r4, #32]
   45c20:	mov	r1, r8
   45c24:	bl	2e3cc <__read_chk@plt+0x27f48>
   45c28:	cmp	r0, #0
   45c2c:	bne	45900 <__read_chk@plt+0x3f47c>
   45c30:	ldrb	r2, [r8]
   45c34:	sub	r3, r2, #93	; 0x5d
   45c38:	cmp	r3, #2
   45c3c:	bls	45c58 <__read_chk@plt+0x3f7d4>
   45c40:	ldr	r1, [pc, #1140]	; 460bc <__read_chk@plt+0x3fc38>
   45c44:	ldr	r0, [pc, #1140]	; 460c0 <__read_chk@plt+0x3fc3c>
   45c48:	add	r1, pc, r1
   45c4c:	add	r0, pc, r0
   45c50:	add	r1, r1, #300	; 0x12c
   45c54:	bl	402b0 <__read_chk@plt+0x39e2c>
   45c58:	mov	r5, #0
   45c5c:	str	r5, [r4, #340]	; 0x154
   45c60:	b	45904 <__read_chk@plt+0x3f480>
   45c64:	ldr	r0, [r4, #20]
   45c68:	ldr	r5, [r4, #208]	; 0xd0
   45c6c:	str	ip, [sp, #16]
   45c70:	bl	26778 <__read_chk@plt+0x202f4>
   45c74:	mov	r2, r0
   45c78:	ldr	r0, [r4, #20]
   45c7c:	str	r2, [sp, #20]
   45c80:	bl	26778 <__read_chk@plt+0x202f4>
   45c84:	ldr	r3, [sp, #32]
   45c88:	mov	r1, r5
   45c8c:	ldr	ip, [sp, #16]
   45c90:	ldr	r2, [sp, #20]
   45c94:	str	r3, [sp, #4]
   45c98:	ldr	r3, [sp, #44]	; 0x2c
   45c9c:	add	r0, r0, ip
   45ca0:	str	r0, [sp]
   45ca4:	mov	r0, r7
   45ca8:	bl	4b90c <__read_chk@plt+0x45488>
   45cac:	ldr	ip, [sp, #16]
   45cb0:	subs	r5, r0, #0
   45cb4:	beq	458e4 <__read_chk@plt+0x3f460>
   45cb8:	cmn	r5, #30
   45cbc:	bne	45904 <__read_chk@plt+0x3f480>
   45cc0:	ldr	r0, [pc, #1020]	; 460c4 <__read_chk@plt+0x3fc40>
   45cc4:	add	r0, pc, r0
   45cc8:	bl	40110 <__read_chk@plt+0x39c8c>
   45ccc:	b	45904 <__read_chk@plt+0x3f480>
   45cd0:	ldr	r1, [r4, #208]	; 0xd0
   45cd4:	ldr	r2, [sp, #56]	; 0x38
   45cd8:	ldr	r0, [r4, #20]
   45cdc:	ldr	r5, [r4, #12]
   45ce0:	str	r1, [sp, #24]
   45ce4:	str	r2, [sp, #20]
   45ce8:	bl	26778 <__read_chk@plt+0x202f4>
   45cec:	ldr	lr, [sp, #52]	; 0x34
   45cf0:	ldr	r1, [sp, #24]
   45cf4:	ldr	r2, [sp, #20]
   45cf8:	str	fp, [sp]
   45cfc:	str	lr, [sp, #4]
   45d00:	str	sl, [sp, #8]
   45d04:	mov	r3, r0
   45d08:	mov	r0, r5
   45d0c:	bl	3c9fc <__read_chk@plt+0x36578>
   45d10:	ldr	ip, [sp, #16]
   45d14:	cmp	r0, #0
   45d18:	bne	45900 <__read_chk@plt+0x3f47c>
   45d1c:	mov	r1, ip
   45d20:	ldr	r0, [r4, #20]
   45d24:	bl	26afc <__read_chk@plt+0x20678>
   45d28:	cmp	r0, #0
   45d2c:	bne	45900 <__read_chk@plt+0x3f47c>
   45d30:	cmp	r7, #0
   45d34:	beq	45e10 <__read_chk@plt+0x3f98c>
   45d38:	ldr	r3, [r7, #4]
   45d3c:	cmp	r3, #0
   45d40:	beq	45e10 <__read_chk@plt+0x3f98c>
   45d44:	ldr	r3, [r7, #24]
   45d48:	cmp	r3, #0
   45d4c:	bne	45dfc <__read_chk@plt+0x3f978>
   45d50:	ldr	r1, [r4, #208]	; 0xd0
   45d54:	ldr	r0, [r4, #32]
   45d58:	str	r1, [sp, #24]
   45d5c:	bl	26778 <__read_chk@plt+0x202f4>
   45d60:	mov	sl, r0
   45d64:	ldr	r0, [r4, #32]
   45d68:	bl	265d8 <__read_chk@plt+0x20154>
   45d6c:	mov	r5, r0
   45d70:	ldr	r0, [r4, #20]
   45d74:	bl	26778 <__read_chk@plt+0x202f4>
   45d78:	ldr	ip, [sp, #32]
   45d7c:	ldr	r1, [sp, #24]
   45d80:	mov	r2, sl
   45d84:	mov	r3, r5
   45d88:	stm	sp, {r0, ip}
   45d8c:	mov	r0, r7
   45d90:	bl	4b90c <__read_chk@plt+0x45488>
   45d94:	cmp	r0, #0
   45d98:	beq	45dfc <__read_chk@plt+0x3f978>
   45d9c:	cmn	r0, #30
   45da0:	bne	45900 <__read_chk@plt+0x3f47c>
   45da4:	ldr	r0, [pc, #796]	; 460c8 <__read_chk@plt+0x3fc44>
   45da8:	add	r0, pc, r0
   45dac:	bl	40110 <__read_chk@plt+0x39c8c>
   45db0:	add	r3, fp, r9
   45db4:	cmp	r3, #262144	; 0x40000
   45db8:	bhi	45b28 <__read_chk@plt+0x3f6a4>
   45dbc:	ldr	r0, [r4, #32]
   45dc0:	rsb	r9, r9, #262144	; 0x40000
   45dc4:	bl	265d8 <__read_chk@plt+0x20154>
   45dc8:	rsb	fp, fp, r9
   45dcc:	ldr	r1, [sp, #40]	; 0x28
   45dd0:	mov	r2, r7
   45dd4:	str	fp, [sp]
   45dd8:	mov	r3, r0
   45ddc:	mov	r0, r6
   45de0:	bl	45714 <__read_chk@plt+0x3f290>
   45de4:	mov	r5, r0
   45de8:	b	45904 <__read_chk@plt+0x3f480>
   45dec:	ldr	r0, [r4, #32]
   45df0:	bl	2634c <__read_chk@plt+0x1fec8>
   45df4:	ldr	fp, [r4, #340]	; 0x154
   45df8:	b	4587c <__read_chk@plt+0x3f3f8>
   45dfc:	ldr	r1, [r7, #8]
   45e00:	ldr	r0, [r4, #20]
   45e04:	bl	26afc <__read_chk@plt+0x20678>
   45e08:	cmp	r0, #0
   45e0c:	bne	45900 <__read_chk@plt+0x3f47c>
   45e10:	ldr	ip, [sp, #36]	; 0x24
   45e14:	cmp	ip, #0
   45e18:	ldrne	r3, [r4, #208]	; 0xd0
   45e1c:	ldrne	ip, [sp, #36]	; 0x24
   45e20:	strne	r3, [ip]
   45e24:	ldr	r3, [r4, #208]	; 0xd0
   45e28:	add	r3, r3, #1
   45e2c:	str	r3, [r4, #208]	; 0xd0
   45e30:	cmp	r3, #0
   45e34:	beq	46000 <__read_chk@plt+0x3fb7c>
   45e38:	ldr	r3, [r4, #212]	; 0xd4
   45e3c:	add	r3, r3, #1
   45e40:	str	r3, [r4, #212]	; 0xd4
   45e44:	cmp	r3, #0
   45e48:	bne	45e58 <__read_chk@plt+0x3f9d4>
   45e4c:	ldr	r3, [r6, #1048]	; 0x418
   45e50:	tst	r3, #32768	; 0x8000
   45e54:	beq	46054 <__read_chk@plt+0x3fbd0>
   45e58:	ldr	r5, [r4, #340]	; 0x154
   45e5c:	mov	r1, r9
   45e60:	add	r5, r5, #4
   45e64:	mov	r0, r5
   45e68:	bl	7c740 <__read_chk@plt+0x762bc>
   45e6c:	ldrd	r2, [r4, #224]	; 0xe0
   45e70:	ldrd	sl, [r4, #216]	; 0xd8
   45e74:	adds	r2, r2, r5
   45e78:	adc	r3, r3, #0
   45e7c:	strd	r2, [r4, #224]	; 0xe0
   45e80:	adds	sl, sl, r0
   45e84:	ldr	r0, [r4, #32]
   45e88:	adc	fp, fp, #0
   45e8c:	strd	sl, [r4, #216]	; 0xd8
   45e90:	bl	26778 <__read_chk@plt+0x202f4>
   45e94:	ldrb	r7, [r0, #4]
   45e98:	cmp	r7, #3
   45e9c:	bhi	45ed0 <__read_chk@plt+0x3fa4c>
   45ea0:	ldr	r1, [pc, #548]	; 460cc <__read_chk@plt+0x3fc48>
   45ea4:	mov	r2, r7
   45ea8:	mov	r0, r6
   45eac:	add	r1, pc, r1
   45eb0:	bl	451b4 <__read_chk@plt+0x3ed30>
   45eb4:	cmp	r0, #0
   45eb8:	bne	45900 <__read_chk@plt+0x3f47c>
   45ebc:	mov	r0, r6
   45ec0:	bl	43c54 <__read_chk@plt+0x3d7d0>
   45ec4:	cmp	r0, #0
   45ec8:	bne	45900 <__read_chk@plt+0x3f47c>
   45ecc:	b	45bcc <__read_chk@plt+0x3f748>
   45ed0:	ldr	r0, [r4, #32]
   45ed4:	mov	r1, #5
   45ed8:	bl	26afc <__read_chk@plt+0x20678>
   45edc:	cmp	r0, #0
   45ee0:	bne	45900 <__read_chk@plt+0x3f47c>
   45ee4:	mov	r1, r7
   45ee8:	ldr	r0, [r4, #32]
   45eec:	bl	26c94 <__read_chk@plt+0x20810>
   45ef0:	cmp	r0, #0
   45ef4:	bne	45900 <__read_chk@plt+0x3f47c>
   45ef8:	ldr	ip, [sp, #48]	; 0x30
   45efc:	cmp	ip, #0
   45f00:	beq	45f14 <__read_chk@plt+0x3fa90>
   45f04:	ldr	ip, [sp, #48]	; 0x30
   45f08:	ldr	r3, [ip, #4]
   45f0c:	cmp	r3, #0
   45f10:	bne	46014 <__read_chk@plt+0x3fb90>
   45f14:	ldr	r0, [r4, #32]
   45f18:	mov	r1, r8
   45f1c:	bl	2e3cc <__read_chk@plt+0x27f48>
   45f20:	subs	r5, r0, #0
   45f24:	bne	45904 <__read_chk@plt+0x3f480>
   45f28:	ldrb	r2, [r8]
   45f2c:	sub	r3, r2, #93	; 0x5d
   45f30:	cmp	r3, #2
   45f34:	bls	45f4c <__read_chk@plt+0x3fac8>
   45f38:	ldr	r0, [pc, #400]	; 460d0 <__read_chk@plt+0x3fc4c>
   45f3c:	mov	r1, r2
   45f40:	add	r0, pc, r0
   45f44:	bl	402b0 <__read_chk@plt+0x39e2c>
   45f48:	ldrb	r2, [r8]
   45f4c:	sub	r3, r2, #1
   45f50:	uxtb	r3, r3
   45f54:	cmp	r3, #190	; 0xbe
   45f58:	bhi	46078 <__read_chk@plt+0x3fbf4>
   45f5c:	ldr	ip, [r4, #372]	; 0x174
   45f60:	cmp	ip, #0
   45f64:	beq	45f88 <__read_chk@plt+0x3fb04>
   45f68:	mov	r2, r8
   45f6c:	mov	r0, r6
   45f70:	ldr	r1, [r4, #32]
   45f74:	ldr	r3, [r4, #376]	; 0x178
   45f78:	blx	ip
   45f7c:	cmp	r0, #0
   45f80:	ldrbeq	r2, [r8]
   45f84:	bne	45900 <__read_chk@plt+0x3f47c>
   45f88:	cmp	r2, #52	; 0x34
   45f8c:	beq	4605c <__read_chk@plt+0x3fbd8>
   45f90:	mov	r1, #0
   45f94:	mov	r0, r6
   45f98:	str	r1, [r4, #340]	; 0x154
   45f9c:	bl	41738 <__read_chk@plt+0x3b2b4>
   45fa0:	cmp	r0, #0
   45fa4:	beq	45904 <__read_chk@plt+0x3f480>
   45fa8:	ldr	r1, [pc, #292]	; 460d4 <__read_chk@plt+0x3fc50>
   45fac:	ldr	r0, [pc, #292]	; 460d8 <__read_chk@plt+0x3fc54>
   45fb0:	add	r1, pc, r1
   45fb4:	add	r0, pc, r0
   45fb8:	add	r1, r1, #276	; 0x114
   45fbc:	bl	402b0 <__read_chk@plt+0x39e2c>
   45fc0:	mov	r0, r6
   45fc4:	bl	67b98 <__read_chk@plt+0x61714>
   45fc8:	mov	r5, r0
   45fcc:	b	45904 <__read_chk@plt+0x3f480>
   45fd0:	ldr	r0, [pc, #260]	; 460dc <__read_chk@plt+0x3fc58>
   45fd4:	add	r0, pc, r0
   45fd8:	bl	40110 <__read_chk@plt+0x39c8c>
   45fdc:	mov	ip, #262144	; 0x40000
   45fe0:	mov	r0, r6
   45fe4:	ldr	r1, [sp, #40]	; 0x28
   45fe8:	mov	r2, r7
   45fec:	mov	r3, sl
   45ff0:	str	ip, [sp]
   45ff4:	bl	45714 <__read_chk@plt+0x3f290>
   45ff8:	mov	r5, r0
   45ffc:	b	45904 <__read_chk@plt+0x3f480>
   46000:	ldr	r0, [pc, #216]	; 460e0 <__read_chk@plt+0x3fc5c>
   46004:	add	r0, pc, r0
   46008:	bl	40110 <__read_chk@plt+0x39c8c>
   4600c:	b	45e38 <__read_chk@plt+0x3f9b4>
   46010:	bl	5d64 <__stack_chk_fail@plt>
   46014:	ldr	r0, [r4, #36]	; 0x24
   46018:	bl	2634c <__read_chk@plt+0x1fec8>
   4601c:	mov	r0, r6
   46020:	ldr	r1, [r4, #32]
   46024:	ldr	r2, [r4, #36]	; 0x24
   46028:	bl	64b0 <__read_chk@plt+0x2c>
   4602c:	cmp	r0, #0
   46030:	bne	45900 <__read_chk@plt+0x3f47c>
   46034:	ldr	r0, [r4, #32]
   46038:	bl	2634c <__read_chk@plt+0x1fec8>
   4603c:	ldr	r0, [r4, #32]
   46040:	ldr	r1, [r4, #36]	; 0x24
   46044:	bl	2e8ac <__read_chk@plt+0x28428>
   46048:	cmp	r0, #0
   4604c:	bne	45900 <__read_chk@plt+0x3f47c>
   46050:	b	45f14 <__read_chk@plt+0x3fa90>
   46054:	mvn	r5, #38	; 0x26
   46058:	b	45904 <__read_chk@plt+0x3f480>
   4605c:	ldr	r3, [r4, #184]	; 0xb8
   46060:	cmp	r3, #0
   46064:	bne	45f90 <__read_chk@plt+0x3fb0c>
   46068:	mov	r0, r6
   4606c:	bl	419dc <__read_chk@plt+0x3b558>
   46070:	mov	r5, r0
   46074:	b	45f90 <__read_chk@plt+0x3fb0c>
   46078:	ldr	r1, [pc, #100]	; 460e4 <__read_chk@plt+0x3fc60>
   4607c:	mov	r0, r6
   46080:	add	r1, pc, r1
   46084:	bl	451b4 <__read_chk@plt+0x3ed30>
   46088:	cmp	r0, #0
   4608c:	bne	45900 <__read_chk@plt+0x3f47c>
   46090:	mov	r0, r6
   46094:	bl	43c54 <__read_chk@plt+0x3d7d0>
   46098:	cmp	r0, #0
   4609c:	movne	r5, r0
   460a0:	mvneq	r5, #54	; 0x36
   460a4:	b	45904 <__read_chk@plt+0x3f480>
   460a8:	andeq	fp, r7, r0, lsr #2
   460ac:	andeq	r0, r0, r8, asr #11
   460b0:	andeq	r6, r4, r4, asr #12
   460b4:	andeq	r6, r4, r0, lsl #11
   460b8:	andeq	r6, r4, r0, ror #10
   460bc:	muleq	r4, r0, sp
   460c0:			; <UNDEFINED> instruction: 0x000463b0
   460c4:	andeq	r6, r4, r8, lsr #9
   460c8:	andeq	r6, r4, r4, asr #7
   460cc:	strdeq	r6, [r4], -r4
   460d0:	andeq	r6, r4, r0, lsr #5
   460d4:	andeq	r5, r4, r8, lsr #20
   460d8:	andeq	r5, r4, r8, asr #27
   460dc:	andeq	r6, r4, r8, asr r1
   460e0:	andeq	r6, r4, r0, lsl #3
   460e4:	andeq	r6, r4, r0, asr #2
   460e8:	ldr	r3, [pc, #756]	; 463e4 <__read_chk@plt+0x3ff60>
   460ec:	ldr	ip, [pc, #756]	; 463e8 <__read_chk@plt+0x3ff64>
   460f0:	add	r3, pc, r3
   460f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   460f8:	mov	r5, r1
   460fc:	sub	sp, sp, #52	; 0x34
   46100:	ldr	ip, [r3, ip]
   46104:	ldr	r1, [pc, #736]	; 463ec <__read_chk@plt+0x3ff68>
   46108:	mov	r8, r2
   4610c:	ldr	r2, [pc, #732]	; 463f0 <__read_chk@plt+0x3ff6c>
   46110:	mov	r4, r0
   46114:	add	r1, pc, r1
   46118:	str	r1, [sp, #16]
   4611c:	ldr	r1, [pc, #720]	; 463f4 <__read_chk@plt+0x3ff70>
   46120:	add	r2, pc, r2
   46124:	ldr	r0, [pc, #716]	; 463f8 <__read_chk@plt+0x3ff74>
   46128:	add	sl, sp, #40	; 0x28
   4612c:	str	r2, [sp, #24]
   46130:	add	r1, pc, r1
   46134:	ldr	r2, [ip]
   46138:	mov	r7, #0
   4613c:	str	r1, [sp, #28]
   46140:	ldr	r1, [pc, #692]	; 463fc <__read_chk@plt+0x3ff78>
   46144:	str	ip, [sp, #12]
   46148:	add	r1, pc, r1
   4614c:	str	r2, [sp, #44]	; 0x2c
   46150:	str	r1, [sp, #20]
   46154:	ldr	r9, [r4]
   46158:	ldr	r6, [r3, r0]
   4615c:	ldr	fp, [r6]
   46160:	mov	r0, r4
   46164:	str	r7, [sp, #40]	; 0x28
   46168:	mov	r1, r5
   4616c:	cmp	fp, #0
   46170:	beq	461b8 <__read_chk@plt+0x3fd34>
   46174:	mov	r2, r8
   46178:	bl	457c8 <__read_chk@plt+0x3f344>
   4617c:	subs	r2, r0, #0
   46180:	bne	462fc <__read_chk@plt+0x3fe78>
   46184:	ldrb	r0, [r5]
   46188:	cmp	r0, #0
   4618c:	beq	461dc <__read_chk@plt+0x3fd58>
   46190:	str	r2, [r9, #192]	; 0xc0
   46194:	ldrb	r3, [r5]
   46198:	sub	r3, r3, #1
   4619c:	cmp	r3, #3
   461a0:	addls	pc, pc, r3, lsl #2
   461a4:	b	463dc <__read_chk@plt+0x3ff58>
   461a8:	b	462e4 <__read_chk@plt+0x3fe60>
   461ac:	b	462d8 <__read_chk@plt+0x3fe54>
   461b0:	b	462b0 <__read_chk@plt+0x3fe2c>
   461b4:	b	46250 <__read_chk@plt+0x3fdcc>
   461b8:	bl	452e8 <__read_chk@plt+0x3ee64>
   461bc:	ldrb	r3, [r5]
   461c0:	cmp	r3, #32
   461c4:	beq	4615c <__read_chk@plt+0x3fcd8>
   461c8:	cmp	r3, #36	; 0x24
   461cc:	beq	46304 <__read_chk@plt+0x3fe80>
   461d0:	cmp	r3, #1
   461d4:	movne	r0, fp
   461d8:	beq	461f8 <__read_chk@plt+0x3fd74>
   461dc:	ldr	r1, [sp, #12]
   461e0:	ldr	r2, [sp, #44]	; 0x2c
   461e4:	ldr	r3, [r1]
   461e8:	cmp	r2, r3
   461ec:	bne	463d8 <__read_chk@plt+0x3ff54>
   461f0:	add	sp, sp, #52	; 0x34
   461f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   461f8:	ldr	r3, [r4]
   461fc:	mov	r2, fp
   46200:	add	r1, sp, #40	; 0x28
   46204:	ldr	r0, [r3, #32]
   46208:	bl	2e564 <__read_chk@plt+0x280e0>
   4620c:	cmp	r0, #0
   46210:	bne	461dc <__read_chk@plt+0x3fd58>
   46214:	mov	r0, r4
   46218:	bl	42418 <__read_chk@plt+0x3bf94>
   4621c:	mov	r5, r0
   46220:	mov	r0, r4
   46224:	bl	42418 <__read_chk@plt+0x3bf94>
   46228:	ldr	r0, [pc, #464]	; 46400 <__read_chk@plt+0x3ff7c>
   4622c:	mov	r1, r5
   46230:	ldr	r2, [r4, #12]
   46234:	add	r0, pc, r0
   46238:	ldr	r3, [sp, #40]	; 0x28
   4623c:	bl	4005c <__read_chk@plt+0x39bd8>
   46240:	ldr	r0, [sp, #40]	; 0x28
   46244:	bl	55a8 <free@plt>
   46248:	mvn	r0, #28
   4624c:	b	461dc <__read_chk@plt+0x3fd58>
   46250:	ldr	r3, [r4]
   46254:	mov	r1, #0
   46258:	ldr	r0, [r3, #32]
   4625c:	bl	2e3cc <__read_chk@plt+0x27f48>
   46260:	subs	r2, r0, #0
   46264:	bne	463c0 <__read_chk@plt+0x3ff3c>
   46268:	ldr	r3, [r4]
   4626c:	mov	r1, sl
   46270:	ldr	r0, [r3, #32]
   46274:	bl	2e564 <__read_chk@plt+0x280e0>
   46278:	subs	r2, r0, #0
   4627c:	bne	463c0 <__read_chk@plt+0x3ff3c>
   46280:	ldr	r3, [r4]
   46284:	mov	r1, r2
   46288:	ldr	r0, [r3, #32]
   4628c:	bl	2e564 <__read_chk@plt+0x280e0>
   46290:	subs	r2, r0, #0
   46294:	bne	463c0 <__read_chk@plt+0x3ff3c>
   46298:	ldr	r0, [sp, #28]
   4629c:	ldr	r1, [sp, #40]	; 0x28
   462a0:	bl	401e0 <__read_chk@plt+0x39d5c>
   462a4:	ldr	r0, [sp, #40]	; 0x28
   462a8:	bl	55a8 <free@plt>
   462ac:	b	4615c <__read_chk@plt+0x3fcd8>
   462b0:	ldr	r3, [r4]
   462b4:	add	r1, sp, #36	; 0x24
   462b8:	ldr	r0, [r3, #32]
   462bc:	bl	2e320 <__read_chk@plt+0x27e9c>
   462c0:	cmp	r0, #0
   462c4:	bne	461dc <__read_chk@plt+0x3fd58>
   462c8:	ldr	r0, [sp, #24]
   462cc:	ldr	r1, [sp, #36]	; 0x24
   462d0:	bl	401e0 <__read_chk@plt+0x39d5c>
   462d4:	b	4615c <__read_chk@plt+0x3fcd8>
   462d8:	ldr	r0, [sp, #20]
   462dc:	bl	402b0 <__read_chk@plt+0x39e2c>
   462e0:	b	4615c <__read_chk@plt+0x3fcd8>
   462e4:	ldr	r3, [r4]
   462e8:	add	r1, sp, #32
   462ec:	ldr	r0, [r3, #32]
   462f0:	bl	2e320 <__read_chk@plt+0x27e9c>
   462f4:	subs	r2, r0, #0
   462f8:	beq	46338 <__read_chk@plt+0x3feb4>
   462fc:	mov	r0, r2
   46300:	b	461dc <__read_chk@plt+0x3fd58>
   46304:	ldr	r3, [r4]
   46308:	mov	r2, fp
   4630c:	mov	r1, sl
   46310:	ldr	r0, [r3, #32]
   46314:	bl	2e564 <__read_chk@plt+0x280e0>
   46318:	cmp	r0, #0
   4631c:	bne	461dc <__read_chk@plt+0x3fd58>
   46320:	ldr	r0, [sp, #16]
   46324:	ldr	r1, [sp, #40]	; 0x28
   46328:	bl	401e0 <__read_chk@plt+0x39d5c>
   4632c:	ldr	r0, [sp, #40]	; 0x28
   46330:	bl	55a8 <free@plt>
   46334:	b	4615c <__read_chk@plt+0x3fcd8>
   46338:	ldr	r3, [r4]
   4633c:	add	r1, sp, #40	; 0x28
   46340:	ldr	r0, [r3, #32]
   46344:	bl	2e564 <__read_chk@plt+0x280e0>
   46348:	cmp	r0, #0
   4634c:	bne	461dc <__read_chk@plt+0x3fd58>
   46350:	ldr	r3, [r4]
   46354:	ldr	r3, [r3, #184]	; 0xb8
   46358:	cmp	r3, #0
   4635c:	moveq	r5, #2
   46360:	beq	46374 <__read_chk@plt+0x3fef0>
   46364:	ldr	r5, [sp, #32]
   46368:	cmp	r5, #11
   4636c:	moveq	r5, #3
   46370:	movne	r5, #2
   46374:	mov	r0, r4
   46378:	bl	42418 <__read_chk@plt+0x3bf94>
   4637c:	mov	r6, r0
   46380:	mov	r0, r4
   46384:	bl	42418 <__read_chk@plt+0x3bf94>
   46388:	ldr	lr, [sp, #32]
   4638c:	ldr	ip, [sp, #40]	; 0x28
   46390:	mov	r2, r6
   46394:	ldr	r1, [pc, #104]	; 46404 <__read_chk@plt+0x3ff80>
   46398:	mov	r0, r5
   4639c:	ldr	r3, [r4, #12]
   463a0:	add	r1, pc, r1
   463a4:	str	lr, [sp]
   463a8:	str	ip, [sp, #4]
   463ac:	bl	40318 <__read_chk@plt+0x39e94>
   463b0:	ldr	r0, [sp, #40]	; 0x28
   463b4:	bl	55a8 <free@plt>
   463b8:	mvn	r0, #28
   463bc:	b	461dc <__read_chk@plt+0x3fd58>
   463c0:	ldr	r0, [sp, #40]	; 0x28
   463c4:	str	r2, [sp, #8]
   463c8:	bl	55a8 <free@plt>
   463cc:	ldr	r2, [sp, #8]
   463d0:	mov	r0, r2
   463d4:	b	461dc <__read_chk@plt+0x3fd58>
   463d8:	bl	5d64 <__stack_chk_fail@plt>
   463dc:	mov	r0, #0
   463e0:	b	461dc <__read_chk@plt+0x3fd58>
   463e4:	andeq	sl, r7, ip, lsl #16
   463e8:	andeq	r0, r0, r8, asr #11
   463ec:	andeq	r6, r4, r0, lsl #2
   463f0:	andeq	r6, r4, r4, lsr r1
   463f4:	andeq	r6, r4, r4, ror #1
   463f8:	andeq	r0, r0, ip, ror #12
   463fc:	strheq	r6, [r4], -r0
   46400:	andeq	r6, r4, r8, asr #32
   46404:	andeq	r5, r4, r4, lsl #29
   46408:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4640c:	sub	sp, sp, #8192	; 0x2000
   46410:	sub	sp, sp, #60	; 0x3c
   46414:	ldr	r3, [pc, #648]	; 466a4 <__read_chk@plt+0x40220>
   46418:	ldr	r4, [r0]
   4641c:	mov	fp, r0
   46420:	add	r3, pc, r3
   46424:	str	r3, [sp, #20]
   46428:	str	r2, [sp, #24]
   4642c:	ldr	r2, [sp, #20]
   46430:	ldr	r3, [pc, #624]	; 466a8 <__read_chk@plt+0x40224>
   46434:	str	r1, [sp, #16]
   46438:	mov	r1, #32
   4643c:	ldr	r0, [r4]
   46440:	ldr	r3, [r2, r3]
   46444:	add	r2, sp, #8192	; 0x2000
   46448:	str	r3, [sp, #28]
   4644c:	ldr	r3, [r3]
   46450:	str	r3, [r2, #52]	; 0x34
   46454:	bl	7cfd8 <__read_chk@plt+0x76b54>
   46458:	mov	r1, #4
   4645c:	cmp	r0, #0
   46460:	add	r3, r0, #31
   46464:	movlt	r0, r3
   46468:	asr	r0, r0, #5
   4646c:	bl	5f80 <calloc@plt>
   46470:	subs	r5, r0, #0
   46474:	beq	46698 <__read_chk@plt+0x40214>
   46478:	mov	r0, fp
   4647c:	bl	43c54 <__read_chk@plt+0x3d7d0>
   46480:	subs	r3, r0, #0
   46484:	bne	46650 <__read_chk@plt+0x401cc>
   46488:	add	r9, sp, #56	; 0x38
   4648c:	movw	r6, #57320	; 0xdfe8
   46490:	sub	r8, r9, #12
   46494:	movt	r6, #65535	; 0xffff
   46498:	mov	r7, r3
   4649c:	b	464d4 <__read_chk@plt+0x40050>
   464a0:	sub	sl, r9, #4
   464a4:	mov	r2, #8192	; 0x2000
   464a8:	ldr	r0, [r4]
   464ac:	mov	r1, sl
   464b0:	bl	5a58 <read@plt>
   464b4:	subs	r2, r0, #0
   464b8:	beq	46688 <__read_chk@plt+0x40204>
   464bc:	blt	46690 <__read_chk@plt+0x4020c>
   464c0:	mov	r1, sl
   464c4:	mov	r0, fp
   464c8:	bl	438e0 <__read_chk@plt+0x3d45c>
   464cc:	subs	r3, r0, #0
   464d0:	bne	46650 <__read_chk@plt+0x401cc>
   464d4:	mov	r0, fp
   464d8:	ldr	r1, [sp, #16]
   464dc:	ldr	r2, [sp, #24]
   464e0:	bl	460e8 <__read_chk@plt+0x3fc64>
   464e4:	subs	r3, r0, #0
   464e8:	bne	46650 <__read_chk@plt+0x401cc>
   464ec:	ldr	r2, [pc, #440]	; 466ac <__read_chk@plt+0x40228>
   464f0:	ldr	r1, [sp, #20]
   464f4:	ldr	r2, [r1, r2]
   464f8:	ldr	r2, [r2]
   464fc:	cmp	r2, #0
   46500:	bne	46618 <__read_chk@plt+0x40194>
   46504:	ldr	r1, [sp, #16]
   46508:	ldrb	sl, [r1]
   4650c:	sub	r2, sl, #14
   46510:	cmp	sl, #19
   46514:	cmpne	r2, #1
   46518:	bls	46630 <__read_chk@plt+0x401ac>
   4651c:	cmp	sl, #33	; 0x21
   46520:	beq	46630 <__read_chk@plt+0x401ac>
   46524:	cmp	sl, #0
   46528:	bne	46650 <__read_chk@plt+0x401cc>
   4652c:	ldr	r0, [r4]
   46530:	mov	r1, #32
   46534:	bl	7cfd8 <__read_chk@plt+0x76b54>
   46538:	mov	r1, sl
   4653c:	sub	sl, r9, #20
   46540:	cmp	r0, #0
   46544:	add	r2, r0, #31
   46548:	movge	r2, r0
   4654c:	mov	r0, r5
   46550:	asr	r2, r2, #5
   46554:	lsl	r2, r2, #2
   46558:	bl	5944 <memset@plt>
   4655c:	mov	r1, r5
   46560:	ldr	r0, [r4]
   46564:	bl	74c00 <__read_chk@plt+0x6e77c>
   46568:	ldr	r3, [r4, #196]	; 0xc4
   4656c:	cmp	r3, #0
   46570:	addgt	r1, sp, #8192	; 0x2000
   46574:	subgt	r7, r9, #20
   46578:	addgt	r1, r1, #56	; 0x38
   4657c:	strgt	r3, [r1, r6]
   46580:	cmn	r3, #1
   46584:	beq	465a8 <__read_chk@plt+0x40124>
   46588:	add	r2, sp, #8192	; 0x2000
   4658c:	mov	r0, sl
   46590:	add	r2, r2, #56	; 0x38
   46594:	ldr	r1, [r2, r6]
   46598:	bl	4da64 <__read_chk@plt+0x475e0>
   4659c:	mov	r0, r8
   465a0:	mov	r1, #0
   465a4:	bl	54ac <gettimeofday@plt>
   465a8:	ldr	r0, [r4]
   465ac:	mov	r1, #1
   465b0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   465b4:	mov	r2, #0
   465b8:	str	r7, [sp]
   465bc:	mov	r3, r2
   465c0:	mov	r1, r5
   465c4:	bl	5ecc <select@plt>
   465c8:	cmp	r0, #0
   465cc:	bge	46624 <__read_chk@plt+0x401a0>
   465d0:	bl	6214 <__errno_location@plt>
   465d4:	ldr	r3, [r0]
   465d8:	cmp	r3, #4
   465dc:	cmpne	r3, #11
   465e0:	bne	464a0 <__read_chk@plt+0x4001c>
   465e4:	ldr	r3, [r4, #196]	; 0xc4
   465e8:	cmn	r3, #1
   465ec:	beq	465a8 <__read_chk@plt+0x40124>
   465f0:	sub	r1, r9, #24
   465f4:	mov	r0, r8
   465f8:	bl	4d98c <__read_chk@plt+0x47508>
   465fc:	add	r1, sp, #8192	; 0x2000
   46600:	add	r1, r1, #56	; 0x38
   46604:	ldr	r3, [r1, r6]
   46608:	cmp	r3, #0
   4660c:	ble	46628 <__read_chk@plt+0x401a4>
   46610:	ldr	r3, [r4, #196]	; 0xc4
   46614:	b	46580 <__read_chk@plt+0x400fc>
   46618:	ldr	r2, [sp, #16]
   4661c:	ldrb	sl, [r2]
   46620:	b	46524 <__read_chk@plt+0x400a0>
   46624:	bne	464a0 <__read_chk@plt+0x4001c>
   46628:	mvn	r0, #52	; 0x34
   4662c:	b	46664 <__read_chk@plt+0x401e0>
   46630:	ldr	r2, [fp]
   46634:	ldr	r0, [r2, #32]
   46638:	str	r3, [sp, #12]
   4663c:	bl	265d8 <__read_chk@plt+0x20154>
   46640:	ldr	r3, [sp, #12]
   46644:	cmp	r0, #0
   46648:	beq	46618 <__read_chk@plt+0x40194>
   4664c:	mvn	r3, #22
   46650:	mov	r0, r5
   46654:	str	r3, [sp, #12]
   46658:	bl	55a8 <free@plt>
   4665c:	ldr	r3, [sp, #12]
   46660:	mov	r0, r3
   46664:	ldr	r1, [sp, #28]
   46668:	add	r3, sp, #8192	; 0x2000
   4666c:	ldr	r2, [r3, #52]	; 0x34
   46670:	ldr	r3, [r1]
   46674:	cmp	r2, r3
   46678:	bne	466a0 <__read_chk@plt+0x4021c>
   4667c:	add	sp, sp, #8192	; 0x2000
   46680:	add	sp, sp, #60	; 0x3c
   46684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46688:	mvn	r3, #51	; 0x33
   4668c:	b	46650 <__read_chk@plt+0x401cc>
   46690:	mvn	r3, #23
   46694:	b	46650 <__read_chk@plt+0x401cc>
   46698:	mvn	r0, #1
   4669c:	b	46664 <__read_chk@plt+0x401e0>
   466a0:	bl	5d64 <__stack_chk_fail@plt>
   466a4:	ldrdeq	sl, [r7], -ip
   466a8:	andeq	r0, r0, r8, asr #11
   466ac:	andeq	r0, r0, ip, ror #12
   466b0:	ldr	r3, [pc, #108]	; 46724 <__read_chk@plt+0x402a0>
   466b4:	mov	r2, #0
   466b8:	ldr	ip, [pc, #104]	; 46728 <__read_chk@plt+0x402a4>
   466bc:	add	r3, pc, r3
   466c0:	push	{r4, lr}
   466c4:	sub	sp, sp, #8
   466c8:	ldr	r4, [r3, ip]
   466cc:	add	r1, sp, #3
   466d0:	ldr	r3, [r4]
   466d4:	str	r3, [sp, #4]
   466d8:	bl	46408 <__read_chk@plt+0x3ff84>
   466dc:	cmp	r0, #0
   466e0:	bne	46704 <__read_chk@plt+0x40280>
   466e4:	ldr	r2, [sp, #4]
   466e8:	ldr	r3, [r4]
   466ec:	ldrb	r0, [sp, #3]
   466f0:	cmp	r2, r3
   466f4:	bne	46700 <__read_chk@plt+0x4027c>
   466f8:	add	sp, sp, #8
   466fc:	pop	{r4, pc}
   46700:	bl	5d64 <__stack_chk_fail@plt>
   46704:	bl	25854 <__read_chk@plt+0x1f3d0>
   46708:	ldr	r1, [pc, #28]	; 4672c <__read_chk@plt+0x402a8>
   4670c:	add	r1, pc, r1
   46710:	add	r1, r1, #328	; 0x148
   46714:	mov	r2, r0
   46718:	ldr	r0, [pc, #16]	; 46730 <__read_chk@plt+0x402ac>
   4671c:	add	r0, pc, r0
   46720:	bl	3dae8 <__read_chk@plt+0x37664>
   46724:	andeq	sl, r7, r0, asr #4
   46728:	andeq	r0, r0, r8, asr #11
   4672c:	andeq	r5, r4, ip, asr #5
   46730:	andeq	r0, r4, r8, asr #10
   46734:	ldr	r3, [pc, #120]	; 467b4 <__read_chk@plt+0x40330>
   46738:	mov	r2, #0
   4673c:	ldr	ip, [pc, #116]	; 467b8 <__read_chk@plt+0x40334>
   46740:	add	r3, pc, r3
   46744:	push	{r4, r5, r6, lr}
   46748:	sub	sp, sp, #8
   4674c:	ldr	r4, [r3, ip]
   46750:	mov	r5, r1
   46754:	add	r1, sp, #3
   46758:	mov	r6, r0
   4675c:	ldr	r3, [r4]
   46760:	str	r3, [sp, #4]
   46764:	bl	46408 <__read_chk@plt+0x3ff84>
   46768:	cmp	r0, #0
   4676c:	bne	46798 <__read_chk@plt+0x40314>
   46770:	ldrb	r3, [sp, #3]
   46774:	cmp	r3, r5
   46778:	beq	46798 <__read_chk@plt+0x40314>
   4677c:	ldr	r1, [pc, #56]	; 467bc <__read_chk@plt+0x40338>
   46780:	mov	r0, r6
   46784:	mov	r2, r5
   46788:	add	r1, pc, r1
   4678c:	bl	451b4 <__read_chk@plt+0x3ed30>
   46790:	cmp	r0, #0
   46794:	mvneq	r0, #54	; 0x36
   46798:	ldr	r2, [sp, #4]
   4679c:	ldr	r3, [r4]
   467a0:	cmp	r2, r3
   467a4:	bne	467b0 <__read_chk@plt+0x4032c>
   467a8:	add	sp, sp, #8
   467ac:	pop	{r4, r5, r6, pc}
   467b0:	bl	5d64 <__stack_chk_fail@plt>
   467b4:			; <UNDEFINED> instruction: 0x0007a1bc
   467b8:	andeq	r0, r0, r8, asr #11
   467bc:	andeq	r5, r4, r0, lsr #22
   467c0:	push	{r1, r2, r3}
   467c4:	ldr	r3, [pc, #236]	; 468b8 <__read_chk@plt+0x40434>
   467c8:	ldr	r2, [pc, #236]	; 468bc <__read_chk@plt+0x40438>
   467cc:	add	r3, pc, r3
   467d0:	ldr	ip, [pc, #232]	; 468c0 <__read_chk@plt+0x4043c>
   467d4:	push	{r4, r5, r6, lr}
   467d8:	add	ip, pc, ip
   467dc:	ldr	r3, [r3, r2]
   467e0:	sub	sp, sp, #1040	; 0x410
   467e4:	ldr	r2, [ip]
   467e8:	sub	sp, sp, #4
   467ec:	mov	r4, r0
   467f0:	ldr	r3, [r3]
   467f4:	cmp	r2, #0
   467f8:	ldr	r0, [sp, #1060]	; 0x424
   467fc:	str	r3, [sp, #1036]	; 0x40c
   46800:	beq	46810 <__read_chk@plt+0x4038c>
   46804:	ldr	r0, [pc, #184]	; 468c4 <__read_chk@plt+0x40440>
   46808:	add	r0, pc, r0
   4680c:	bl	3dae8 <__read_chk@plt+0x37664>
   46810:	add	r5, sp, #12
   46814:	mov	r1, #1024	; 0x400
   46818:	mov	r6, #1
   4681c:	add	lr, sp, #1056	; 0x420
   46820:	add	lr, lr, #8
   46824:	mov	r3, r1
   46828:	str	lr, [sp, #4]
   4682c:	mov	r2, r6
   46830:	str	r0, [sp]
   46834:	mov	r0, r5
   46838:	str	r6, [ip]
   4683c:	str	lr, [sp, #8]
   46840:	bl	5788 <__vsnprintf_chk@plt>
   46844:	ldr	r0, [pc, #124]	; 468c8 <__read_chk@plt+0x40444>
   46848:	mov	r1, r5
   4684c:	add	r0, pc, r0
   46850:	bl	40110 <__read_chk@plt+0x39c8c>
   46854:	ldr	r1, [pc, #112]	; 468cc <__read_chk@plt+0x40448>
   46858:	mov	r2, r5
   4685c:	mov	r0, r4
   46860:	add	r1, pc, r1
   46864:	bl	451b4 <__read_chk@plt+0x3ed30>
   46868:	subs	r2, r0, #0
   4686c:	beq	46884 <__read_chk@plt+0x40400>
   46870:	ldr	r1, [pc, #88]	; 468d0 <__read_chk@plt+0x4044c>
   46874:	mov	r0, r4
   46878:	add	r1, pc, r1
   4687c:	add	r1, r1, #344	; 0x158
   46880:	bl	43944 <__read_chk@plt+0x3d4c0>
   46884:	mov	r0, r4
   46888:	bl	43c54 <__read_chk@plt+0x3d7d0>
   4688c:	subs	r2, r0, #0
   46890:	beq	468a8 <__read_chk@plt+0x40424>
   46894:	ldr	r1, [pc, #56]	; 468d4 <__read_chk@plt+0x40450>
   46898:	mov	r0, r4
   4689c:	add	r1, pc, r1
   468a0:	add	r1, r1, #344	; 0x158
   468a4:	bl	43944 <__read_chk@plt+0x3d4c0>
   468a8:	mov	r0, r4
   468ac:	bl	42784 <__read_chk@plt+0x3c300>
   468b0:	mov	r0, #255	; 0xff
   468b4:	bl	15704 <__read_chk@plt+0xf280>
   468b8:	andeq	sl, r7, r0, lsr r1
   468bc:	andeq	r0, r0, r8, asr #11
   468c0:	andeq	fp, r7, r8, lsr r4
   468c4:	ldrdeq	r5, [r4], -r0
   468c8:			; <UNDEFINED> instruction: 0x00045ab4
   468cc:	andeq	r8, r3, ip, lsr r2
   468d0:	andeq	r5, r4, r0, ror #2
   468d4:	andeq	r5, r4, ip, lsr r1
   468d8:	ldr	r3, [r0]
   468dc:	mov	r0, #0
   468e0:	strb	r1, [r3, #324]	; 0x144
   468e4:	bx	lr
   468e8:	push	{r3, lr}
   468ec:	bl	44d08 <__read_chk@plt+0x3e884>
   468f0:	cmp	r0, #0
   468f4:	popeq	{r3, pc}
   468f8:	bl	25854 <__read_chk@plt+0x1f3d0>
   468fc:	ldr	r1, [pc, #16]	; 46914 <__read_chk@plt+0x40490>
   46900:	add	r1, pc, r1
   46904:	mov	r2, r0
   46908:	ldr	r0, [pc, #8]	; 46918 <__read_chk@plt+0x40494>
   4690c:	add	r0, pc, r0
   46910:	bl	3dae8 <__read_chk@plt+0x37664>
   46914:	andeq	r5, r4, r8, lsl sl
   46918:	andeq	r0, r4, r8, asr r3
   4691c:	push	{r3, lr}
   46920:	uxtb	r1, r1
   46924:	bl	44bd4 <__read_chk@plt+0x3e750>
   46928:	cmp	r0, #0
   4692c:	popeq	{r3, pc}
   46930:	bl	25854 <__read_chk@plt+0x1f3d0>
   46934:	ldr	r1, [pc, #20]	; 46950 <__read_chk@plt+0x404cc>
   46938:	add	r1, pc, r1
   4693c:	add	r1, r1, #20
   46940:	mov	r2, r0
   46944:	ldr	r0, [pc, #8]	; 46954 <__read_chk@plt+0x404d0>
   46948:	add	r0, pc, r0
   4694c:	bl	3dae8 <__read_chk@plt+0x37664>
   46950:	andeq	r5, r4, r0, ror #19
   46954:	andeq	r0, r4, ip, lsl r3
   46958:	push	{r3, lr}
   4695c:	bl	44be0 <__read_chk@plt+0x3e75c>
   46960:	cmp	r0, #0
   46964:	popeq	{r3, pc}
   46968:	bl	25854 <__read_chk@plt+0x1f3d0>
   4696c:	ldr	r1, [pc, #20]	; 46988 <__read_chk@plt+0x40504>
   46970:	add	r1, pc, r1
   46974:	add	r1, r1, #40	; 0x28
   46978:	mov	r2, r0
   4697c:	ldr	r0, [pc, #8]	; 4698c <__read_chk@plt+0x40508>
   46980:	add	r0, pc, r0
   46984:	bl	3dae8 <__read_chk@plt+0x37664>
   46988:	andeq	r5, r4, r8, lsr #19
   4698c:	andeq	r0, r4, r4, ror #5
   46990:	push	{r3, lr}
   46994:	bl	44bec <__read_chk@plt+0x3e768>
   46998:	cmp	r0, #0
   4699c:	popeq	{r3, pc}
   469a0:	bl	25854 <__read_chk@plt+0x1f3d0>
   469a4:	ldr	r1, [pc, #20]	; 469c0 <__read_chk@plt+0x4053c>
   469a8:	add	r1, pc, r1
   469ac:	add	r1, r1, #60	; 0x3c
   469b0:	mov	r2, r0
   469b4:	ldr	r0, [pc, #8]	; 469c4 <__read_chk@plt+0x40540>
   469b8:	add	r0, pc, r0
   469bc:	bl	3dae8 <__read_chk@plt+0x37664>
   469c0:	andeq	r5, r4, r0, ror r9
   469c4:	andeq	r0, r4, ip, lsr #5
   469c8:	push	{r3, lr}
   469cc:	bl	44bf8 <__read_chk@plt+0x3e774>
   469d0:	cmp	r0, #0
   469d4:	popeq	{r3, pc}
   469d8:	bl	25854 <__read_chk@plt+0x1f3d0>
   469dc:	ldr	r1, [pc, #20]	; 469f8 <__read_chk@plt+0x40574>
   469e0:	add	r1, pc, r1
   469e4:	add	r1, r1, #84	; 0x54
   469e8:	mov	r2, r0
   469ec:	ldr	r0, [pc, #8]	; 469fc <__read_chk@plt+0x40578>
   469f0:	add	r0, pc, r0
   469f4:	bl	3dae8 <__read_chk@plt+0x37664>
   469f8:	andeq	r5, r4, r8, lsr r9
   469fc:	andeq	r0, r4, r4, ror r2
   46a00:	push	{r3, lr}
   46a04:	bl	44c04 <__read_chk@plt+0x3e780>
   46a08:	cmp	r0, #0
   46a0c:	popeq	{r3, pc}
   46a10:	bl	25854 <__read_chk@plt+0x1f3d0>
   46a14:	ldr	r1, [pc, #20]	; 46a30 <__read_chk@plt+0x405ac>
   46a18:	add	r1, pc, r1
   46a1c:	add	r1, r1, #108	; 0x6c
   46a20:	mov	r2, r0
   46a24:	ldr	r0, [pc, #8]	; 46a34 <__read_chk@plt+0x405b0>
   46a28:	add	r0, pc, r0
   46a2c:	bl	3dae8 <__read_chk@plt+0x37664>
   46a30:	andeq	r5, r4, r0, lsl #18
   46a34:	andeq	r0, r4, ip, lsr r2
   46a38:	push	{r3, lr}
   46a3c:	bl	44bbc <__read_chk@plt+0x3e738>
   46a40:	cmp	r0, #0
   46a44:	popeq	{r3, pc}
   46a48:	bl	25854 <__read_chk@plt+0x1f3d0>
   46a4c:	ldr	r1, [pc, #20]	; 46a68 <__read_chk@plt+0x405e4>
   46a50:	add	r1, pc, r1
   46a54:	add	r1, r1, #132	; 0x84
   46a58:	mov	r2, r0
   46a5c:	ldr	r0, [pc, #8]	; 46a6c <__read_chk@plt+0x405e8>
   46a60:	add	r0, pc, r0
   46a64:	bl	3dae8 <__read_chk@plt+0x37664>
   46a68:	andeq	r5, r4, r8, asr #17
   46a6c:	andeq	r0, r4, r4, lsl #4
   46a70:	push	{r3, lr}
   46a74:	bl	44c28 <__read_chk@plt+0x3e7a4>
   46a78:	cmp	r0, #0
   46a7c:	popeq	{r3, pc}
   46a80:	bl	25854 <__read_chk@plt+0x1f3d0>
   46a84:	ldr	r1, [pc, #20]	; 46aa0 <__read_chk@plt+0x4061c>
   46a88:	add	r1, pc, r1
   46a8c:	add	r1, r1, #152	; 0x98
   46a90:	mov	r2, r0
   46a94:	ldr	r0, [pc, #8]	; 46aa4 <__read_chk@plt+0x40620>
   46a98:	add	r0, pc, r0
   46a9c:	bl	3dae8 <__read_chk@plt+0x37664>
   46aa0:	muleq	r4, r0, r8
   46aa4:	andeq	r0, r4, ip, asr #3
   46aa8:	push	{r3, lr}
   46aac:	bl	44c34 <__read_chk@plt+0x3e7b0>
   46ab0:	cmp	r0, #0
   46ab4:	popeq	{r3, pc}
   46ab8:	bl	25854 <__read_chk@plt+0x1f3d0>
   46abc:	ldr	r1, [pc, #20]	; 46ad8 <__read_chk@plt+0x40654>
   46ac0:	add	r1, pc, r1
   46ac4:	add	r1, r1, #176	; 0xb0
   46ac8:	mov	r2, r0
   46acc:	ldr	r0, [pc, #8]	; 46adc <__read_chk@plt+0x40658>
   46ad0:	add	r0, pc, r0
   46ad4:	bl	3dae8 <__read_chk@plt+0x37664>
   46ad8:	andeq	r5, r4, r8, asr r8
   46adc:	muleq	r4, r4, r1
   46ae0:	push	{r3, lr}
   46ae4:	mov	r3, r1
   46ae8:	mov	r1, r2
   46aec:	mov	r2, r3
   46af0:	bl	44c1c <__read_chk@plt+0x3e798>
   46af4:	cmp	r0, #0
   46af8:	popeq	{r3, pc}
   46afc:	bl	25854 <__read_chk@plt+0x1f3d0>
   46b00:	ldr	r1, [pc, #20]	; 46b1c <__read_chk@plt+0x40698>
   46b04:	add	r1, pc, r1
   46b08:	add	r1, r1, #200	; 0xc8
   46b0c:	mov	r2, r0
   46b10:	ldr	r0, [pc, #8]	; 46b20 <__read_chk@plt+0x4069c>
   46b14:	add	r0, pc, r0
   46b18:	bl	3dae8 <__read_chk@plt+0x37664>
   46b1c:	andeq	r5, r4, r4, lsl r8
   46b20:	andeq	r0, r4, r0, asr r1
   46b24:	push	{r3, lr}
   46b28:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   46b2c:	cmp	r0, #0
   46b30:	popeq	{r3, pc}
   46b34:	bl	25854 <__read_chk@plt+0x1f3d0>
   46b38:	ldr	r1, [pc, #20]	; 46b54 <__read_chk@plt+0x406d0>
   46b3c:	add	r1, pc, r1
   46b40:	add	r1, r1, #224	; 0xe0
   46b44:	mov	r2, r0
   46b48:	ldr	r0, [pc, #8]	; 46b58 <__read_chk@plt+0x406d4>
   46b4c:	add	r0, pc, r0
   46b50:	bl	3dae8 <__read_chk@plt+0x37664>
   46b54:	ldrdeq	r5, [r4], -ip
   46b58:	andeq	r0, r4, r8, lsl r1
   46b5c:	ldr	r3, [pc, #104]	; 46bcc <__read_chk@plt+0x40748>
   46b60:	ldr	r2, [pc, #104]	; 46bd0 <__read_chk@plt+0x4074c>
   46b64:	add	r3, pc, r3
   46b68:	push	{r4, lr}
   46b6c:	sub	sp, sp, #8
   46b70:	ldr	r4, [r3, r2]
   46b74:	add	r1, sp, #3
   46b78:	ldr	r3, [r4]
   46b7c:	str	r3, [sp, #4]
   46b80:	bl	44c4c <__read_chk@plt+0x3e7c8>
   46b84:	cmp	r0, #0
   46b88:	bne	46bac <__read_chk@plt+0x40728>
   46b8c:	ldr	r2, [sp, #4]
   46b90:	ldr	r3, [r4]
   46b94:	ldrb	r0, [sp, #3]
   46b98:	cmp	r2, r3
   46b9c:	bne	46ba8 <__read_chk@plt+0x40724>
   46ba0:	add	sp, sp, #8
   46ba4:	pop	{r4, pc}
   46ba8:	bl	5d64 <__stack_chk_fail@plt>
   46bac:	bl	25854 <__read_chk@plt+0x1f3d0>
   46bb0:	ldr	r1, [pc, #28]	; 46bd4 <__read_chk@plt+0x40750>
   46bb4:	add	r1, pc, r1
   46bb8:	add	r1, r1, #240	; 0xf0
   46bbc:	mov	r2, r0
   46bc0:	ldr	r0, [pc, #16]	; 46bd8 <__read_chk@plt+0x40754>
   46bc4:	add	r0, pc, r0
   46bc8:	bl	3dae8 <__read_chk@plt+0x37664>
   46bcc:	muleq	r7, r8, sp
   46bd0:	andeq	r0, r0, r8, asr #11
   46bd4:	andeq	r5, r4, r4, ror #14
   46bd8:	andeq	r0, r4, r0, lsr #1
   46bdc:	ldr	r3, [pc, #104]	; 46c4c <__read_chk@plt+0x407c8>
   46be0:	ldr	r2, [pc, #104]	; 46c50 <__read_chk@plt+0x407cc>
   46be4:	add	r3, pc, r3
   46be8:	push	{r4, lr}
   46bec:	sub	sp, sp, #8
   46bf0:	ldr	r4, [r3, r2]
   46bf4:	mov	r1, sp
   46bf8:	ldr	r3, [r4]
   46bfc:	str	r3, [sp, #4]
   46c00:	bl	44c58 <__read_chk@plt+0x3e7d4>
   46c04:	cmp	r0, #0
   46c08:	bne	46c2c <__read_chk@plt+0x407a8>
   46c0c:	ldr	r2, [sp, #4]
   46c10:	ldr	r3, [r4]
   46c14:	ldr	r0, [sp]
   46c18:	cmp	r2, r3
   46c1c:	bne	46c28 <__read_chk@plt+0x407a4>
   46c20:	add	sp, sp, #8
   46c24:	pop	{r4, pc}
   46c28:	bl	5d64 <__stack_chk_fail@plt>
   46c2c:	bl	25854 <__read_chk@plt+0x1f3d0>
   46c30:	ldr	r1, [pc, #28]	; 46c54 <__read_chk@plt+0x407d0>
   46c34:	add	r1, pc, r1
   46c38:	add	r1, r1, #260	; 0x104
   46c3c:	mov	r2, r0
   46c40:	ldr	r0, [pc, #16]	; 46c58 <__read_chk@plt+0x407d4>
   46c44:	add	r0, pc, r0
   46c48:	bl	3dae8 <__read_chk@plt+0x37664>
   46c4c:	andeq	r9, r7, r8, lsl sp
   46c50:	andeq	r0, r0, r8, asr #11
   46c54:	andeq	r5, r4, r4, ror #13
   46c58:	andeq	r0, r4, r0, lsr #32
   46c5c:	ldr	r3, [pc, #104]	; 46ccc <__read_chk@plt+0x40848>
   46c60:	ldr	r2, [pc, #104]	; 46cd0 <__read_chk@plt+0x4084c>
   46c64:	add	r3, pc, r3
   46c68:	push	{r4, lr}
   46c6c:	sub	sp, sp, #16
   46c70:	ldr	r4, [r3, r2]
   46c74:	mov	r1, sp
   46c78:	ldr	r3, [r4]
   46c7c:	str	r3, [sp, #12]
   46c80:	bl	44c64 <__read_chk@plt+0x3e7e0>
   46c84:	cmp	r0, #0
   46c88:	bne	46cac <__read_chk@plt+0x40828>
   46c8c:	ldr	r2, [sp, #12]
   46c90:	ldr	r3, [r4]
   46c94:	ldrd	r0, [sp]
   46c98:	cmp	r2, r3
   46c9c:	bne	46ca8 <__read_chk@plt+0x40824>
   46ca0:	add	sp, sp, #16
   46ca4:	pop	{r4, pc}
   46ca8:	bl	5d64 <__stack_chk_fail@plt>
   46cac:	bl	25854 <__read_chk@plt+0x1f3d0>
   46cb0:	ldr	r1, [pc, #28]	; 46cd4 <__read_chk@plt+0x40850>
   46cb4:	add	r1, pc, r1
   46cb8:	add	r1, r1, #280	; 0x118
   46cbc:	mov	r2, r0
   46cc0:	ldr	r0, [pc, #16]	; 46cd8 <__read_chk@plt+0x40854>
   46cc4:	add	r0, pc, r0
   46cc8:	bl	3dae8 <__read_chk@plt+0x37664>
   46ccc:	muleq	r7, r8, ip
   46cd0:	andeq	r0, r0, r8, asr #11
   46cd4:	andeq	r5, r4, r4, ror #12
   46cd8:	andeq	pc, r3, r0, lsr #31
   46cdc:	push	{r3, lr}
   46ce0:	bl	44ca0 <__read_chk@plt+0x3e81c>
   46ce4:	cmp	r0, #0
   46ce8:	popeq	{r3, pc}
   46cec:	bl	25854 <__read_chk@plt+0x1f3d0>
   46cf0:	ldr	r1, [pc, #20]	; 46d0c <__read_chk@plt+0x40888>
   46cf4:	add	r1, pc, r1
   46cf8:	add	r1, r1, #304	; 0x130
   46cfc:	mov	r2, r0
   46d00:	ldr	r0, [pc, #8]	; 46d10 <__read_chk@plt+0x4088c>
   46d04:	add	r0, pc, r0
   46d08:	bl	3dae8 <__read_chk@plt+0x37664>
   46d0c:	andeq	r5, r4, r4, lsr #12
   46d10:	andeq	pc, r3, r0, ror #30
   46d14:	push	{r3, lr}
   46d18:	bl	44cac <__read_chk@plt+0x3e828>
   46d1c:	cmp	r0, #0
   46d20:	popeq	{r3, pc}
   46d24:	bl	25854 <__read_chk@plt+0x1f3d0>
   46d28:	ldr	r1, [pc, #20]	; 46d44 <__read_chk@plt+0x408c0>
   46d2c:	add	r1, pc, r1
   46d30:	add	r1, r1, #328	; 0x148
   46d34:	mov	r2, r0
   46d38:	ldr	r0, [pc, #8]	; 46d48 <__read_chk@plt+0x408c4>
   46d3c:	add	r0, pc, r0
   46d40:	bl	3dae8 <__read_chk@plt+0x37664>
   46d44:	andeq	r5, r4, ip, ror #11
   46d48:	andeq	pc, r3, r8, lsr #30
   46d4c:	push	{r3, lr}
   46d50:	mov	r3, r1
   46d54:	mov	r1, r2
   46d58:	mov	r2, r3
   46d5c:	bl	44c94 <__read_chk@plt+0x3e810>
   46d60:	cmp	r0, #0
   46d64:	popeq	{r3, pc}
   46d68:	bl	25854 <__read_chk@plt+0x1f3d0>
   46d6c:	ldr	r1, [pc, #20]	; 46d88 <__read_chk@plt+0x40904>
   46d70:	add	r1, pc, r1
   46d74:	add	r1, r1, #352	; 0x160
   46d78:	mov	r2, r0
   46d7c:	ldr	r0, [pc, #8]	; 46d8c <__read_chk@plt+0x40908>
   46d80:	add	r0, pc, r0
   46d84:	bl	3dae8 <__read_chk@plt+0x37664>
   46d88:	andeq	r5, r4, r8, lsr #11
   46d8c:	andeq	pc, r3, r4, ror #29
   46d90:	ldr	r3, [pc, #124]	; 46e14 <__read_chk@plt+0x40990>
   46d94:	ldr	ip, [pc, #124]	; 46e18 <__read_chk@plt+0x40994>
   46d98:	add	r3, pc, r3
   46d9c:	push	{r4, r5, lr}
   46da0:	sub	sp, sp, #20
   46da4:	ldr	r4, [r3, ip]
   46da8:	mov	r5, r1
   46dac:	add	r2, sp, #4
   46db0:	add	r1, sp, #8
   46db4:	ldr	r3, [r4]
   46db8:	str	r3, [sp, #12]
   46dbc:	bl	44c70 <__read_chk@plt+0x3e7ec>
   46dc0:	cmp	r0, #0
   46dc4:	bne	46df4 <__read_chk@plt+0x40970>
   46dc8:	cmp	r5, #0
   46dcc:	ldr	r2, [sp, #12]
   46dd0:	ldr	r0, [sp, #8]
   46dd4:	ldrne	r3, [sp, #4]
   46dd8:	strne	r3, [r5]
   46ddc:	ldr	r3, [r4]
   46de0:	cmp	r2, r3
   46de4:	bne	46df0 <__read_chk@plt+0x4096c>
   46de8:	add	sp, sp, #20
   46dec:	pop	{r4, r5, pc}
   46df0:	bl	5d64 <__stack_chk_fail@plt>
   46df4:	bl	25854 <__read_chk@plt+0x1f3d0>
   46df8:	ldr	r1, [pc, #28]	; 46e1c <__read_chk@plt+0x40998>
   46dfc:	add	r1, pc, r1
   46e00:	add	r1, r1, #376	; 0x178
   46e04:	mov	r2, r0
   46e08:	ldr	r0, [pc, #16]	; 46e20 <__read_chk@plt+0x4099c>
   46e0c:	add	r0, pc, r0
   46e10:	bl	3dae8 <__read_chk@plt+0x37664>
   46e14:	andeq	r9, r7, r4, ror #22
   46e18:	andeq	r0, r0, r8, asr #11
   46e1c:	andeq	r5, r4, ip, lsl r5
   46e20:	andeq	pc, r3, r8, asr lr	; <UNPREDICTABLE>
   46e24:	ldr	r3, [pc, #124]	; 46ea8 <__read_chk@plt+0x40a24>
   46e28:	ldr	ip, [pc, #124]	; 46eac <__read_chk@plt+0x40a28>
   46e2c:	add	r3, pc, r3
   46e30:	push	{r4, r5, lr}
   46e34:	sub	sp, sp, #20
   46e38:	ldr	r4, [r3, ip]
   46e3c:	mov	r5, r1
   46e40:	add	r2, sp, #4
   46e44:	add	r1, sp, #8
   46e48:	ldr	r3, [r4]
   46e4c:	str	r3, [sp, #12]
   46e50:	bl	44c7c <__read_chk@plt+0x3e7f8>
   46e54:	cmp	r0, #0
   46e58:	bne	46e88 <__read_chk@plt+0x40a04>
   46e5c:	cmp	r5, #0
   46e60:	ldr	r2, [sp, #12]
   46e64:	ldr	r0, [sp, #8]
   46e68:	ldrne	r3, [sp, #4]
   46e6c:	strne	r3, [r5]
   46e70:	ldr	r3, [r4]
   46e74:	cmp	r2, r3
   46e78:	bne	46e84 <__read_chk@plt+0x40a00>
   46e7c:	add	sp, sp, #20
   46e80:	pop	{r4, r5, pc}
   46e84:	bl	5d64 <__stack_chk_fail@plt>
   46e88:	bl	25854 <__read_chk@plt+0x1f3d0>
   46e8c:	ldr	r1, [pc, #28]	; 46eb0 <__read_chk@plt+0x40a2c>
   46e90:	add	r1, pc, r1
   46e94:	add	r1, r1, #400	; 0x190
   46e98:	mov	r2, r0
   46e9c:	ldr	r0, [pc, #16]	; 46eb4 <__read_chk@plt+0x40a30>
   46ea0:	add	r0, pc, r0
   46ea4:	bl	3dae8 <__read_chk@plt+0x37664>
   46ea8:	ldrdeq	r9, [r7], -r0
   46eac:	andeq	r0, r0, r8, asr #11
   46eb0:	andeq	r5, r4, r8, lsl #9
   46eb4:	andeq	pc, r3, r4, asr #27
   46eb8:	ldr	r3, [pc, #124]	; 46f3c <__read_chk@plt+0x40ab8>
   46ebc:	ldr	ip, [pc, #124]	; 46f40 <__read_chk@plt+0x40abc>
   46ec0:	add	r3, pc, r3
   46ec4:	push	{r4, r5, lr}
   46ec8:	sub	sp, sp, #20
   46ecc:	ldr	r4, [r3, ip]
   46ed0:	mov	r5, r1
   46ed4:	add	r2, sp, #4
   46ed8:	add	r1, sp, #8
   46edc:	ldr	r3, [r4]
   46ee0:	str	r3, [sp, #12]
   46ee4:	bl	44c88 <__read_chk@plt+0x3e804>
   46ee8:	cmp	r0, #0
   46eec:	bne	46f1c <__read_chk@plt+0x40a98>
   46ef0:	cmp	r5, #0
   46ef4:	ldr	r2, [sp, #12]
   46ef8:	ldr	r0, [sp, #8]
   46efc:	ldrne	r3, [sp, #4]
   46f00:	strne	r3, [r5]
   46f04:	ldr	r3, [r4]
   46f08:	cmp	r2, r3
   46f0c:	bne	46f18 <__read_chk@plt+0x40a94>
   46f10:	add	sp, sp, #20
   46f14:	pop	{r4, r5, pc}
   46f18:	bl	5d64 <__stack_chk_fail@plt>
   46f1c:	bl	25854 <__read_chk@plt+0x1f3d0>
   46f20:	ldr	r1, [pc, #28]	; 46f44 <__read_chk@plt+0x40ac0>
   46f24:	add	r1, pc, r1
   46f28:	add	r1, r1, #428	; 0x1ac
   46f2c:	mov	r2, r0
   46f30:	ldr	r0, [pc, #16]	; 46f48 <__read_chk@plt+0x40ac4>
   46f34:	add	r0, pc, r0
   46f38:	bl	3dae8 <__read_chk@plt+0x37664>
   46f3c:	andeq	r9, r7, ip, lsr sl
   46f40:	andeq	r0, r0, r8, asr #11
   46f44:	strdeq	r5, [r4], -r4
   46f48:	andeq	pc, r3, r0, lsr sp	; <UNPREDICTABLE>
   46f4c:	push	{r4, lr}
   46f50:	mov	r2, r1
   46f54:	ldr	r4, [pc, #48]	; 46f8c <__read_chk@plt+0x40b08>
   46f58:	mov	r1, r0
   46f5c:	add	r4, pc, r4
   46f60:	ldr	r0, [r4]
   46f64:	bl	424e8 <__read_chk@plt+0x3c064>
   46f68:	cmp	r0, #0
   46f6c:	str	r0, [r4]
   46f70:	popne	{r4, pc}
   46f74:	ldr	r1, [pc, #20]	; 46f90 <__read_chk@plt+0x40b0c>
   46f78:	ldr	r0, [pc, #20]	; 46f94 <__read_chk@plt+0x40b10>
   46f7c:	add	r1, pc, r1
   46f80:	add	r0, pc, r0
   46f84:	add	r1, r1, #452	; 0x1c4
   46f88:	bl	3dae8 <__read_chk@plt+0x37664>
   46f8c:	andeq	ip, r7, r8, ror #11
   46f90:	muleq	r4, ip, r3
   46f94:	strdeq	r5, [r4], -r4
   46f98:	ldr	r3, [pc, #4]	; 46fa4 <__read_chk@plt+0x40b20>
   46f9c:	ldr	r0, [pc, r3]
   46fa0:	b	46b5c <__read_chk@plt+0x406d8>
   46fa4:	andeq	ip, r7, r8, lsr #11
   46fa8:	ldr	r3, [pc, #4]	; 46fb4 <__read_chk@plt+0x40b30>
   46fac:	ldr	r0, [pc, r3]
   46fb0:	b	46bdc <__read_chk@plt+0x40758>
   46fb4:	muleq	r7, r8, r5
   46fb8:	ldr	r3, [pc, #108]	; 4702c <__read_chk@plt+0x40ba8>
   46fbc:	mov	r2, r0
   46fc0:	ldr	ip, [pc, #104]	; 47030 <__read_chk@plt+0x40bac>
   46fc4:	add	r3, pc, r3
   46fc8:	push	{r4, r5, lr}
   46fcc:	sub	sp, sp, #12
   46fd0:	ldr	r4, [r3, ip]
   46fd4:	add	r1, sp, #3
   46fd8:	ldr	r5, [pc, #84]	; 47034 <__read_chk@plt+0x40bb0>
   46fdc:	ldr	r3, [r4]
   46fe0:	add	r5, pc, r5
   46fe4:	ldr	r0, [r5]
   46fe8:	str	r3, [sp, #4]
   46fec:	bl	46408 <__read_chk@plt+0x3ff84>
   46ff0:	subs	r2, r0, #0
   46ff4:	beq	4700c <__read_chk@plt+0x40b88>
   46ff8:	ldr	r1, [pc, #56]	; 47038 <__read_chk@plt+0x40bb4>
   46ffc:	ldr	r0, [r5]
   47000:	add	r1, pc, r1
   47004:	add	r1, r1, #476	; 0x1dc
   47008:	bl	43944 <__read_chk@plt+0x3d4c0>
   4700c:	ldr	r2, [sp, #4]
   47010:	ldr	r3, [r4]
   47014:	ldrb	r0, [sp, #3]
   47018:	cmp	r2, r3
   4701c:	bne	47028 <__read_chk@plt+0x40ba4>
   47020:	add	sp, sp, #12
   47024:	pop	{r4, r5, pc}
   47028:	bl	5d64 <__stack_chk_fail@plt>
   4702c:	andeq	r9, r7, r8, lsr r9
   47030:	andeq	r0, r0, r8, asr #11
   47034:	andeq	ip, r7, r4, ror #10
   47038:	andeq	r5, r4, r8, lsl r3
   4703c:	ldr	r3, [pc, #108]	; 470b0 <__read_chk@plt+0x40c2c>
   47040:	mov	r2, r0
   47044:	ldr	ip, [pc, #104]	; 470b4 <__read_chk@plt+0x40c30>
   47048:	add	r3, pc, r3
   4704c:	push	{r4, r5, lr}
   47050:	sub	sp, sp, #12
   47054:	ldr	r4, [r3, ip]
   47058:	add	r1, sp, #3
   4705c:	ldr	r5, [pc, #84]	; 470b8 <__read_chk@plt+0x40c34>
   47060:	ldr	r3, [r4]
   47064:	add	r5, pc, r5
   47068:	ldr	r0, [r5]
   4706c:	str	r3, [sp, #4]
   47070:	bl	460e8 <__read_chk@plt+0x3fc64>
   47074:	subs	r2, r0, #0
   47078:	beq	47090 <__read_chk@plt+0x40c0c>
   4707c:	ldr	r1, [pc, #56]	; 470bc <__read_chk@plt+0x40c38>
   47080:	ldr	r0, [r5]
   47084:	add	r1, pc, r1
   47088:	add	r1, r1, #496	; 0x1f0
   4708c:	bl	43944 <__read_chk@plt+0x3d4c0>
   47090:	ldr	r2, [sp, #4]
   47094:	ldr	r3, [r4]
   47098:	ldrb	r0, [sp, #3]
   4709c:	cmp	r2, r3
   470a0:	bne	470ac <__read_chk@plt+0x40c28>
   470a4:	add	sp, sp, #12
   470a8:	pop	{r4, r5, pc}
   470ac:	bl	5d64 <__stack_chk_fail@plt>
   470b0:			; <UNDEFINED> instruction: 0x000798b4
   470b4:	andeq	r0, r0, r8, asr #11
   470b8:	andeq	ip, r7, r0, ror #9
   470bc:	muleq	r4, r4, r2
   470c0:	push	{r4, lr}
   470c4:	ldr	r4, [pc, #20]	; 470e0 <__read_chk@plt+0x40c5c>
   470c8:	add	r4, pc, r4
   470cc:	ldr	r0, [r4]
   470d0:	bl	42784 <__read_chk@plt+0x3c300>
   470d4:	mov	r3, #0
   470d8:	str	r3, [r4]
   470dc:	pop	{r4, pc}
   470e0:	andeq	ip, r7, ip, ror r4
   470e4:	push	{r4, lr}
   470e8:	mov	r2, r1
   470ec:	ldr	r4, [pc, #44]	; 47120 <__read_chk@plt+0x40c9c>
   470f0:	mov	r1, r0
   470f4:	add	r4, pc, r4
   470f8:	ldr	r0, [r4]
   470fc:	bl	438e0 <__read_chk@plt+0x3d45c>
   47100:	subs	r2, r0, #0
   47104:	popeq	{r4, pc}
   47108:	ldr	r1, [pc, #20]	; 47124 <__read_chk@plt+0x40ca0>
   4710c:	ldr	r0, [r4]
   47110:	add	r1, pc, r1
   47114:	add	r1, r1, #520	; 0x208
   47118:	pop	{r4, lr}
   4711c:	b	43944 <__read_chk@plt+0x3d4c0>
   47120:	andeq	ip, r7, r0, asr r4
   47124:	andeq	r5, r4, r8, lsl #4
   47128:	push	{r4, lr}
   4712c:	ldr	r4, [pc, #40]	; 4715c <__read_chk@plt+0x40cd8>
   47130:	add	r4, pc, r4
   47134:	ldr	r0, [r4]
   47138:	bl	43c54 <__read_chk@plt+0x3d7d0>
   4713c:	subs	r2, r0, #0
   47140:	popeq	{r4, pc}
   47144:	ldr	r1, [pc, #20]	; 47160 <__read_chk@plt+0x40cdc>
   47148:	ldr	r0, [r4]
   4714c:	add	r1, pc, r1
   47150:	add	r1, r1, #544	; 0x220
   47154:	pop	{r4, lr}
   47158:	b	43944 <__read_chk@plt+0x3d4c0>
   4715c:	andeq	ip, r7, r4, lsl r4
   47160:	andeq	r5, r4, ip, asr #3
   47164:	push	{r4, lr}
   47168:	ldr	r4, [pc, #40]	; 47198 <__read_chk@plt+0x40d14>
   4716c:	add	r4, pc, r4
   47170:	ldr	r0, [r4]
   47174:	bl	43bd4 <__read_chk@plt+0x3d750>
   47178:	subs	r2, r0, #0
   4717c:	popeq	{r4, pc}
   47180:	ldr	r1, [pc, #20]	; 4719c <__read_chk@plt+0x40d18>
   47184:	ldr	r0, [r4]
   47188:	add	r1, pc, r1
   4718c:	add	r1, r1, #564	; 0x234
   47190:	pop	{r4, lr}
   47194:	b	43944 <__read_chk@plt+0x3d4c0>
   47198:	ldrdeq	ip, [r7], -r8
   4719c:	muleq	r4, r0, r1
   471a0:	push	{r4, lr}
   471a4:	mov	r1, r0
   471a8:	ldr	r4, [pc, #40]	; 471d8 <__read_chk@plt+0x40d54>
   471ac:	add	r4, pc, r4
   471b0:	ldr	r0, [r4]
   471b4:	bl	46734 <__read_chk@plt+0x402b0>
   471b8:	subs	r2, r0, #0
   471bc:	popeq	{r4, pc}
   471c0:	ldr	r1, [pc, #20]	; 471dc <__read_chk@plt+0x40d58>
   471c4:	ldr	r0, [r4]
   471c8:	add	r1, pc, r1
   471cc:	add	r1, r1, #584	; 0x248
   471d0:	pop	{r4, lr}
   471d4:	b	43944 <__read_chk@plt+0x3d4c0>
   471d8:	muleq	r7, r8, r3
   471dc:	andeq	r5, r4, r0, asr r1
   471e0:	push	{r0, r1, r2, r3}
   471e4:	mov	r1, #1024	; 0x400
   471e8:	push	{r4, r5, lr}
   471ec:	sub	sp, sp, #1040	; 0x410
   471f0:	ldr	lr, [pc, #92]	; 47254 <__read_chk@plt+0x40dd0>
   471f4:	sub	sp, sp, #4
   471f8:	ldr	ip, [pc, #88]	; 47258 <__read_chk@plt+0x40dd4>
   471fc:	add	r4, sp, #12
   47200:	add	lr, pc, lr
   47204:	ldr	r2, [sp, #1056]	; 0x420
   47208:	mov	r3, r1
   4720c:	mov	r0, r4
   47210:	ldr	r5, [lr, ip]
   47214:	add	ip, sp, #1056	; 0x420
   47218:	add	ip, ip, #4
   4721c:	str	r2, [sp]
   47220:	str	ip, [sp, #4]
   47224:	mov	r2, #1
   47228:	ldr	lr, [r5]
   4722c:	str	ip, [sp, #8]
   47230:	str	lr, [sp, #1036]	; 0x40c
   47234:	bl	5788 <__vsnprintf_chk@plt>
   47238:	ldr	r3, [pc, #28]	; 4725c <__read_chk@plt+0x40dd8>
   4723c:	mov	r2, r4
   47240:	ldr	r1, [pc, #24]	; 47260 <__read_chk@plt+0x40ddc>
   47244:	add	r3, pc, r3
   47248:	add	r1, pc, r1
   4724c:	ldr	r0, [r3]
   47250:	bl	467c0 <__read_chk@plt+0x4033c>
   47254:	strdeq	r9, [r7], -ip
   47258:	andeq	r0, r0, r8, asr #11
   4725c:	andeq	ip, r7, r0, lsl #6
   47260:	andeq	r7, r3, r4, asr r8
   47264:	push	{r0, r1, r2, r3}
   47268:	mov	r1, #1024	; 0x400
   4726c:	push	{r4, r5, lr}
   47270:	sub	sp, sp, #1040	; 0x410
   47274:	ldr	lr, [pc, #132]	; 47300 <__read_chk@plt+0x40e7c>
   47278:	sub	sp, sp, #4
   4727c:	ldr	ip, [pc, #128]	; 47304 <__read_chk@plt+0x40e80>
   47280:	add	r5, sp, #12
   47284:	add	lr, pc, lr
   47288:	ldr	r2, [sp, #1056]	; 0x420
   4728c:	mov	r3, r1
   47290:	mov	r0, r5
   47294:	ldr	r4, [lr, ip]
   47298:	add	ip, sp, #1056	; 0x420
   4729c:	add	ip, ip, #4
   472a0:	str	r2, [sp]
   472a4:	str	ip, [sp, #4]
   472a8:	mov	r2, #1
   472ac:	ldr	lr, [r4]
   472b0:	str	ip, [sp, #8]
   472b4:	str	lr, [sp, #1036]	; 0x40c
   472b8:	bl	5788 <__vsnprintf_chk@plt>
   472bc:	ldr	r3, [pc, #68]	; 47308 <__read_chk@plt+0x40e84>
   472c0:	mov	r2, r5
   472c4:	ldr	r1, [pc, #64]	; 4730c <__read_chk@plt+0x40e88>
   472c8:	add	r3, pc, r3
   472cc:	add	r1, pc, r1
   472d0:	ldr	r0, [r3]
   472d4:	bl	44fcc <__read_chk@plt+0x3eb48>
   472d8:	ldr	r2, [sp, #1036]	; 0x40c
   472dc:	ldr	r3, [r4]
   472e0:	cmp	r2, r3
   472e4:	bne	472fc <__read_chk@plt+0x40e78>
   472e8:	add	sp, sp, #1040	; 0x410
   472ec:	add	sp, sp, #4
   472f0:	pop	{r4, r5, lr}
   472f4:	add	sp, sp, #16
   472f8:	bx	lr
   472fc:	bl	5d64 <__stack_chk_fail@plt>
   47300:	andeq	r9, r7, r8, ror r6
   47304:	andeq	r0, r0, r8, asr #11
   47308:	andeq	ip, r7, ip, ror r2
   4730c:	ldrdeq	r7, [r3], -r0
   47310:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   47314:	ands	r2, r1, #8
   47318:	ldr	r4, [pc, #1060]	; 47744 <__read_chk@plt+0x412c0>
   4731c:	sub	sp, sp, #1040	; 0x410
   47320:	ldr	r3, [pc, #1056]	; 47748 <__read_chk@plt+0x412c4>
   47324:	mov	r5, r1
   47328:	add	r4, pc, r4
   4732c:	mov	r9, r0
   47330:	and	r6, r1, #1
   47334:	ldr	r7, [r4, r3]
   47338:	ldr	r3, [r7]
   4733c:	str	r3, [sp, #1036]	; 0x40c
   47340:	bne	473b0 <__read_chk@plt+0x40f2c>
   47344:	tst	r1, #2
   47348:	beq	47574 <__read_chk@plt+0x410f0>
   4734c:	mov	r0, r2
   47350:	bl	5dd0 <isatty@plt>
   47354:	cmp	r0, #0
   47358:	beq	475f4 <__read_chk@plt+0x41170>
   4735c:	add	r4, sp, #12
   47360:	mov	r0, r9
   47364:	mov	r3, r6
   47368:	mov	r2, #1024	; 0x400
   4736c:	mov	r1, r4
   47370:	bl	7a2d4 <__read_chk@plt+0x73e50>
   47374:	cmp	r0, #0
   47378:	beq	47628 <__read_chk@plt+0x411a4>
   4737c:	mov	r0, r4
   47380:	bl	49400 <__read_chk@plt+0x42f7c>
   47384:	mov	r1, #1024	; 0x400
   47388:	mov	r5, r0
   4738c:	mov	r0, r4
   47390:	bl	7b7fc <__read_chk@plt+0x75378>
   47394:	mov	r0, r5
   47398:	ldr	r2, [sp, #1036]	; 0x40c
   4739c:	ldr	r3, [r7]
   473a0:	cmp	r2, r3
   473a4:	bne	47734 <__read_chk@plt+0x412b0>
   473a8:	add	sp, sp, #1040	; 0x410
   473ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   473b0:	ldr	r0, [pc, #916]	; 4774c <__read_chk@plt+0x412c8>
   473b4:	add	r0, pc, r0
   473b8:	bl	6388 <getenv@plt>
   473bc:	cmp	r0, #0
   473c0:	beq	476ac <__read_chk@plt+0x41228>
   473c4:	ldr	r0, [pc, #900]	; 47750 <__read_chk@plt+0x412cc>
   473c8:	add	r0, pc, r0
   473cc:	bl	6388 <getenv@plt>
   473d0:	cmp	r0, #0
   473d4:	beq	4735c <__read_chk@plt+0x40ed8>
   473d8:	ldr	r6, [pc, #884]	; 47754 <__read_chk@plt+0x412d0>
   473dc:	add	r6, pc, r6
   473e0:	mov	r0, r6
   473e4:	bl	6388 <getenv@plt>
   473e8:	cmp	r0, #0
   473ec:	beq	47640 <__read_chk@plt+0x411bc>
   473f0:	mov	r0, r6
   473f4:	bl	6388 <getenv@plt>
   473f8:	mov	r6, r0
   473fc:	ldr	r3, [pc, #852]	; 47758 <__read_chk@plt+0x412d4>
   47400:	ldr	r3, [r4, r3]
   47404:	ldr	r0, [r3]
   47408:	bl	6268 <fflush@plt>
   4740c:	cmp	r0, #0
   47410:	bne	4764c <__read_chk@plt+0x411c8>
   47414:	cmp	r6, #0
   47418:	beq	47738 <__read_chk@plt+0x412b4>
   4741c:	add	r0, sp, #4
   47420:	bl	6460 <pipe@plt>
   47424:	cmp	r0, #0
   47428:	blt	476e0 <__read_chk@plt+0x4125c>
   4742c:	mov	r1, #0
   47430:	mov	r0, #17
   47434:	bl	74abc <__read_chk@plt+0x6e638>
   47438:	mov	sl, r0
   4743c:	bl	5d88 <fork@plt>
   47440:	subs	r8, r0, #0
   47444:	blt	47700 <__read_chk@plt+0x4127c>
   47448:	beq	4759c <__read_chk@plt+0x41118>
   4744c:	ldr	r0, [sp, #8]
   47450:	add	r6, sp, #12
   47454:	bl	5a1c <close@plt>
   47458:	mov	r4, #0
   4745c:	movw	r9, #1023	; 0x3ff
   47460:	b	47478 <__read_chk@plt+0x40ff4>
   47464:	cmp	r0, #0
   47468:	ble	474a4 <__read_chk@plt+0x41020>
   4746c:	add	r4, r4, r0
   47470:	cmp	r4, r9
   47474:	beq	474a4 <__read_chk@plt+0x41020>
   47478:	rsb	r2, r4, #1020	; 0x3fc
   4747c:	ldr	r0, [sp, #4]
   47480:	add	r2, r2, #3
   47484:	add	r1, r6, r4
   47488:	bl	5a58 <read@plt>
   4748c:	cmn	r0, #1
   47490:	bne	47464 <__read_chk@plt+0x40fe0>
   47494:	bl	6214 <__errno_location@plt>
   47498:	ldr	r3, [r0]
   4749c:	cmp	r3, #4
   474a0:	beq	47470 <__read_chk@plt+0x40fec>
   474a4:	add	r3, sp, #1040	; 0x410
   474a8:	ldr	r0, [sp, #4]
   474ac:	add	r4, r3, r4
   474b0:	mov	r3, #0
   474b4:	strb	r3, [r4, #-1028]	; 0xfffffbfc
   474b8:	bl	5a1c <close@plt>
   474bc:	b	474d0 <__read_chk@plt+0x4104c>
   474c0:	bl	6214 <__errno_location@plt>
   474c4:	ldr	r3, [r0]
   474c8:	cmp	r3, #4
   474cc:	bne	47674 <__read_chk@plt+0x411f0>
   474d0:	mov	r0, r8
   474d4:	mov	r1, sp
   474d8:	mov	r2, #0
   474dc:	bl	5c80 <waitpid@plt>
   474e0:	subs	r4, r0, #0
   474e4:	blt	474c0 <__read_chk@plt+0x4103c>
   474e8:	mov	r1, sl
   474ec:	mov	r0, #17
   474f0:	bl	74abc <__read_chk@plt+0x6e638>
   474f4:	ldr	r2, [sp]
   474f8:	tst	r2, #127	; 0x7f
   474fc:	bne	47688 <__read_chk@plt+0x41204>
   47500:	ubfx	r2, r2, #8, #8
   47504:	cmp	r2, #0
   47508:	bne	47688 <__read_chk@plt+0x41204>
   4750c:	ldrb	r3, [sp, #12]
   47510:	cmp	r3, #0
   47514:	bne	47534 <__read_chk@plt+0x410b0>
   47518:	b	4772c <__read_chk@plt+0x412a8>
   4751c:	cmp	r3, #10
   47520:	beq	4753c <__read_chk@plt+0x410b8>
   47524:	add	r2, r2, #1
   47528:	ldrb	r3, [r6, r2]
   4752c:	cmp	r3, #0
   47530:	beq	4753c <__read_chk@plt+0x410b8>
   47534:	cmp	r3, #13
   47538:	bne	4751c <__read_chk@plt+0x41098>
   4753c:	add	r3, sp, #1040	; 0x410
   47540:	mov	r0, r6
   47544:	add	r2, r3, r2
   47548:	mov	r3, #0
   4754c:	strb	r3, [r2, #-1028]	; 0xfffffbfc
   47550:	bl	49400 <__read_chk@plt+0x42f7c>
   47554:	mov	r1, #1024	; 0x400
   47558:	mov	r4, r0
   4755c:	mov	r0, r6
   47560:	bl	7b7fc <__read_chk@plt+0x75378>
   47564:	cmp	r4, #0
   47568:	movne	r0, r4
   4756c:	bne	47398 <__read_chk@plt+0x40f14>
   47570:	b	47694 <__read_chk@plt+0x41210>
   47574:	ldr	r8, [pc, #480]	; 4775c <__read_chk@plt+0x412d8>
   47578:	mov	r1, #2
   4757c:	orr	r6, r6, r1
   47580:	add	r8, pc, r8
   47584:	mov	r0, r8
   47588:	bl	5c44 <open64@plt>
   4758c:	cmp	r0, #0
   47590:	blt	47604 <__read_chk@plt+0x41180>
   47594:	bl	5a1c <close@plt>
   47598:	b	4735c <__read_chk@plt+0x40ed8>
   4759c:	bl	5f38 <getuid@plt>
   475a0:	bl	4be1c <__read_chk@plt+0x45998>
   475a4:	ldr	r0, [sp, #4]
   475a8:	bl	5a1c <close@plt>
   475ac:	ldr	r0, [sp, #8]
   475b0:	mov	r1, #1
   475b4:	bl	5bcc <dup2@plt>
   475b8:	cmp	r0, #0
   475bc:	blt	476c4 <__read_chk@plt+0x41240>
   475c0:	mov	r2, r9
   475c4:	mov	r1, r6
   475c8:	mov	r3, r8
   475cc:	mov	r0, r6
   475d0:	bl	5f5c <execlp@plt>
   475d4:	bl	6214 <__errno_location@plt>
   475d8:	ldr	r0, [r0]
   475dc:	bl	5740 <strerror@plt>
   475e0:	mov	r1, r6
   475e4:	mov	r2, r0
   475e8:	ldr	r0, [pc, #368]	; 47760 <__read_chk@plt+0x412dc>
   475ec:	add	r0, pc, r0
   475f0:	bl	3dae8 <__read_chk@plt+0x37664>
   475f4:	ldr	r0, [pc, #360]	; 47764 <__read_chk@plt+0x412e0>
   475f8:	add	r0, pc, r0
   475fc:	bl	401e0 <__read_chk@plt+0x39d5c>
   47600:	b	473c4 <__read_chk@plt+0x40f40>
   47604:	bl	6214 <__errno_location@plt>
   47608:	ldr	r0, [r0]
   4760c:	bl	5740 <strerror@plt>
   47610:	mov	r1, r8
   47614:	mov	r2, r0
   47618:	ldr	r0, [pc, #328]	; 47768 <__read_chk@plt+0x412e4>
   4761c:	add	r0, pc, r0
   47620:	bl	401e0 <__read_chk@plt+0x39d5c>
   47624:	b	473c4 <__read_chk@plt+0x40f40>
   47628:	tst	r5, #4
   4762c:	bne	4766c <__read_chk@plt+0x411e8>
   47630:	ldr	r0, [pc, #308]	; 4776c <__read_chk@plt+0x412e8>
   47634:	add	r0, pc, r0
   47638:	bl	49400 <__read_chk@plt+0x42f7c>
   4763c:	b	47398 <__read_chk@plt+0x40f14>
   47640:	ldr	r6, [pc, #296]	; 47770 <__read_chk@plt+0x412ec>
   47644:	add	r6, pc, r6
   47648:	b	473fc <__read_chk@plt+0x40f78>
   4764c:	bl	6214 <__errno_location@plt>
   47650:	ldr	r0, [r0]
   47654:	bl	5740 <strerror@plt>
   47658:	mov	r1, r0
   4765c:	ldr	r0, [pc, #272]	; 47774 <__read_chk@plt+0x412f0>
   47660:	add	r0, pc, r0
   47664:	bl	4005c <__read_chk@plt+0x39bd8>
   47668:	b	47414 <__read_chk@plt+0x40f90>
   4766c:	mov	r0, #0
   47670:	b	47398 <__read_chk@plt+0x40f14>
   47674:	mov	r1, sl
   47678:	mov	r0, #17
   4767c:	bl	74abc <__read_chk@plt+0x6e638>
   47680:	cmn	r4, #1
   47684:	bne	474f4 <__read_chk@plt+0x41070>
   47688:	mov	r0, r6
   4768c:	mov	r1, #1024	; 0x400
   47690:	bl	7b7fc <__read_chk@plt+0x75378>
   47694:	tst	r5, #4
   47698:	bne	4766c <__read_chk@plt+0x411e8>
   4769c:	ldr	r0, [pc, #212]	; 47778 <__read_chk@plt+0x412f4>
   476a0:	add	r0, pc, r0
   476a4:	bl	49400 <__read_chk@plt+0x42f7c>
   476a8:	b	47398 <__read_chk@plt+0x40f14>
   476ac:	tst	r5, #4
   476b0:	bne	4766c <__read_chk@plt+0x411e8>
   476b4:	ldr	r0, [pc, #192]	; 4777c <__read_chk@plt+0x412f8>
   476b8:	add	r0, pc, r0
   476bc:	bl	49400 <__read_chk@plt+0x42f7c>
   476c0:	b	47398 <__read_chk@plt+0x40f14>
   476c4:	bl	6214 <__errno_location@plt>
   476c8:	ldr	r0, [r0]
   476cc:	bl	5740 <strerror@plt>
   476d0:	mov	r1, r0
   476d4:	ldr	r0, [pc, #164]	; 47780 <__read_chk@plt+0x412fc>
   476d8:	add	r0, pc, r0
   476dc:	bl	3dae8 <__read_chk@plt+0x37664>
   476e0:	bl	6214 <__errno_location@plt>
   476e4:	ldr	r0, [r0]
   476e8:	bl	5740 <strerror@plt>
   476ec:	mov	r1, r0
   476f0:	ldr	r0, [pc, #140]	; 47784 <__read_chk@plt+0x41300>
   476f4:	add	r0, pc, r0
   476f8:	bl	4005c <__read_chk@plt+0x39bd8>
   476fc:	b	47694 <__read_chk@plt+0x41210>
   47700:	bl	6214 <__errno_location@plt>
   47704:	ldr	r0, [r0]
   47708:	bl	5740 <strerror@plt>
   4770c:	mov	r1, r0
   47710:	ldr	r0, [pc, #112]	; 47788 <__read_chk@plt+0x41304>
   47714:	add	r0, pc, r0
   47718:	bl	4005c <__read_chk@plt+0x39bd8>
   4771c:	mov	r1, sl
   47720:	mov	r0, #17
   47724:	bl	74abc <__read_chk@plt+0x6e638>
   47728:	b	47694 <__read_chk@plt+0x41210>
   4772c:	mov	r2, r3
   47730:	b	4753c <__read_chk@plt+0x410b8>
   47734:	bl	5d64 <__stack_chk_fail@plt>
   47738:	ldr	r0, [pc, #76]	; 4778c <__read_chk@plt+0x41308>
   4773c:	add	r0, pc, r0
   47740:	bl	3dae8 <__read_chk@plt+0x37664>
   47744:	ldrdeq	r9, [r7], -r4
   47748:	andeq	r0, r0, r8, asr #11
   4774c:	strdeq	r6, [r3], -ip
   47750:	andeq	r6, r3, r8, ror #27
   47754:	andeq	r5, r4, r8, lsr r2
   47758:	andeq	r0, r0, r0, asr #13
   4775c:	andeq	r5, r4, r4, rrx
   47760:	strheq	r5, [r4], -r8
   47764:	andeq	r4, r4, r8, asr #31
   47768:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   4776c:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   47770:	andeq	r4, r4, r8, asr pc
   47774:	andeq	r4, r4, r0, asr #31
   47778:	andeq	r8, r3, ip, ror #14
   4777c:	andeq	r8, r3, r4, asr r7
   47780:			; <UNDEFINED> instruction: 0x00044fb4
   47784:	andeq	r4, r4, r8, ror #30
   47788:	andeq	r4, r4, r0, ror #30
   4778c:	strdeq	r4, [r4], -ip
   47790:	push	{r0, r1, r2, r3}
   47794:	mov	r1, #1024	; 0x400
   47798:	push	{r4, r5, r6, lr}
   4779c:	sub	sp, sp, #1040	; 0x410
   477a0:	ldr	lr, [pc, #180]	; 4785c <__read_chk@plt+0x413d8>
   477a4:	add	r5, sp, #12
   477a8:	ldr	ip, [pc, #176]	; 47860 <__read_chk@plt+0x413dc>
   477ac:	mov	r3, r1
   477b0:	add	lr, pc, lr
   477b4:	ldr	r2, [sp, #1056]	; 0x420
   477b8:	mov	r0, r5
   477bc:	ldr	r4, [lr, ip]
   477c0:	add	ip, sp, #1056	; 0x420
   477c4:	add	ip, ip, #4
   477c8:	str	r2, [sp]
   477cc:	str	ip, [sp, #4]
   477d0:	mov	r2, #1
   477d4:	ldr	lr, [r4]
   477d8:	str	ip, [sp, #8]
   477dc:	str	lr, [sp, #1036]	; 0x40c
   477e0:	bl	5788 <__vsnprintf_chk@plt>
   477e4:	mov	r0, r5
   477e8:	mov	r1, #12
   477ec:	bl	47310 <__read_chk@plt+0x40e8c>
   477f0:	subs	r5, r0, #0
   477f4:	beq	47850 <__read_chk@plt+0x413cc>
   477f8:	ldrb	r3, [r5]
   477fc:	cmp	r3, #0
   47800:	cmpne	r3, #10
   47804:	moveq	r6, #1
   47808:	bne	47838 <__read_chk@plt+0x413b4>
   4780c:	mov	r0, r5
   47810:	bl	55a8 <free@plt>
   47814:	ldr	r2, [sp, #1036]	; 0x40c
   47818:	mov	r0, r6
   4781c:	ldr	r3, [r4]
   47820:	cmp	r2, r3
   47824:	bne	47858 <__read_chk@plt+0x413d4>
   47828:	add	sp, sp, #1040	; 0x410
   4782c:	pop	{r4, r5, r6, lr}
   47830:	add	sp, sp, #16
   47834:	bx	lr
   47838:	ldr	r1, [pc, #36]	; 47864 <__read_chk@plt+0x413e0>
   4783c:	add	r1, pc, r1
   47840:	bl	5548 <strcasecmp@plt>
   47844:	rsbs	r6, r0, #1
   47848:	movcc	r6, #0
   4784c:	b	4780c <__read_chk@plt+0x41388>
   47850:	mov	r6, r5
   47854:	b	47814 <__read_chk@plt+0x41390>
   47858:	bl	5d64 <__stack_chk_fail@plt>
   4785c:	andeq	r9, r7, ip, asr #2
   47860:	andeq	r0, r0, r8, asr #11
   47864:	andeq	r7, r3, r8, lsl #27
   47868:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4786c:	mov	r8, r0
   47870:	sub	sp, sp, #8
   47874:	ldr	r0, [r2, #20]
   47878:	mov	r4, r2
   4787c:	mov	r7, r1
   47880:	bl	5ff8 <BN_num_bits@plt>
   47884:	cmp	r0, #1
   47888:	ble	479b4 <__read_chk@plt+0x41530>
   4788c:	ldr	r3, [r4, #20]
   47890:	ldr	r2, [r3, #4]
   47894:	cmp	r2, #0
   47898:	ble	479b4 <__read_chk@plt+0x41530>
   4789c:	ldr	r3, [r3]
   478a0:	ldr	r3, [r3]
   478a4:	tst	r3, #1
   478a8:	beq	479b4 <__read_chk@plt+0x41530>
   478ac:	ldr	r0, [r4, #16]
   478b0:	bl	5ff8 <BN_num_bits@plt>
   478b4:	mov	r1, #7
   478b8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   478bc:	cmp	r0, #0
   478c0:	add	r6, r0, #7
   478c4:	movge	r3, r0
   478c8:	movlt	r3, r6
   478cc:	asr	r6, r3, #3
   478d0:	mov	r0, r6
   478d4:	bl	6070 <malloc@plt>
   478d8:	subs	r5, r0, #0
   478dc:	beq	479a8 <__read_chk@plt+0x41524>
   478e0:	mov	r0, r7
   478e4:	bl	5ff8 <BN_num_bits@plt>
   478e8:	mov	r1, #7
   478ec:	bl	7cfd8 <__read_chk@plt+0x76b54>
   478f0:	cmp	r0, #0
   478f4:	add	sl, r0, #7
   478f8:	movge	ip, r0
   478fc:	movlt	ip, sl
   47900:	asr	sl, ip, #3
   47904:	mov	r0, sl
   47908:	bl	6070 <malloc@plt>
   4790c:	subs	r9, r0, #0
   47910:	beq	47994 <__read_chk@plt+0x41510>
   47914:	mov	r1, r9
   47918:	mov	r0, r7
   4791c:	bl	56a4 <BN_bn2bin@plt>
   47920:	mov	r3, r4
   47924:	mov	r2, #1
   47928:	mov	r1, r9
   4792c:	str	r2, [sp]
   47930:	mov	r0, sl
   47934:	mov	r2, r5
   47938:	bl	571c <RSA_public_encrypt@plt>
   4793c:	subs	r1, r0, #0
   47940:	mvnle	r4, #21
   47944:	ble	47960 <__read_chk@plt+0x414dc>
   47948:	mov	r2, r8
   4794c:	mov	r0, r5
   47950:	bl	5cf8 <BN_bin2bn@plt>
   47954:	cmp	r0, #0
   47958:	movne	r4, #0
   4795c:	mvneq	r4, #21
   47960:	mov	r1, r6
   47964:	mov	r0, r5
   47968:	bl	7b7fc <__read_chk@plt+0x75378>
   4796c:	mov	r0, r5
   47970:	bl	55a8 <free@plt>
   47974:	mov	r0, r9
   47978:	mov	r1, sl
   4797c:	bl	7b7fc <__read_chk@plt+0x75378>
   47980:	mov	r0, r9
   47984:	bl	55a8 <free@plt>
   47988:	mov	r0, r4
   4798c:	add	sp, sp, #8
   47990:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   47994:	mov	r0, r5
   47998:	mov	r1, r6
   4799c:	bl	7b7fc <__read_chk@plt+0x75378>
   479a0:	mov	r0, r5
   479a4:	bl	55a8 <free@plt>
   479a8:	mvn	r0, #1
   479ac:	add	sp, sp, #8
   479b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   479b4:	mvn	r0, #9
   479b8:	add	sp, sp, #8
   479bc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   479c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   479c4:	mov	r9, r0
   479c8:	sub	sp, sp, #8
   479cc:	ldr	r0, [r2, #16]
   479d0:	mov	r7, r2
   479d4:	mov	r8, r1
   479d8:	bl	5ff8 <BN_num_bits@plt>
   479dc:	mov	r1, #7
   479e0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   479e4:	cmp	r0, #0
   479e8:	add	sl, r0, #7
   479ec:	movge	ip, r0
   479f0:	movlt	ip, sl
   479f4:	asr	sl, ip, #3
   479f8:	mov	r0, sl
   479fc:	bl	6070 <malloc@plt>
   47a00:	subs	r4, r0, #0
   47a04:	beq	47acc <__read_chk@plt+0x41648>
   47a08:	mov	r0, r8
   47a0c:	bl	5ff8 <BN_num_bits@plt>
   47a10:	mov	r1, #7
   47a14:	bl	7cfd8 <__read_chk@plt+0x76b54>
   47a18:	cmp	r0, #0
   47a1c:	add	r6, r0, #7
   47a20:	movge	lr, r0
   47a24:	movlt	lr, r6
   47a28:	asr	r6, lr, #3
   47a2c:	mov	r0, r6
   47a30:	bl	6070 <malloc@plt>
   47a34:	subs	r5, r0, #0
   47a38:	beq	47ab8 <__read_chk@plt+0x41634>
   47a3c:	mov	r1, r5
   47a40:	mov	r0, r8
   47a44:	bl	56a4 <BN_bn2bin@plt>
   47a48:	mov	r2, #1
   47a4c:	mov	r1, r5
   47a50:	str	r2, [sp]
   47a54:	mov	r3, r7
   47a58:	mov	r0, r6
   47a5c:	mov	r2, r4
   47a60:	bl	5764 <RSA_private_decrypt@plt>
   47a64:	subs	r1, r0, #0
   47a68:	ble	47ad4 <__read_chk@plt+0x41650>
   47a6c:	mov	r2, r9
   47a70:	mov	r0, r4
   47a74:	bl	5cf8 <BN_bin2bn@plt>
   47a78:	cmp	r0, #0
   47a7c:	movne	r7, #0
   47a80:	mvneq	r7, #21
   47a84:	mov	r1, sl
   47a88:	mov	r0, r4
   47a8c:	bl	7b7fc <__read_chk@plt+0x75378>
   47a90:	mov	r0, r4
   47a94:	bl	55a8 <free@plt>
   47a98:	mov	r0, r5
   47a9c:	mov	r1, r6
   47aa0:	bl	7b7fc <__read_chk@plt+0x75378>
   47aa4:	mov	r0, r5
   47aa8:	bl	55a8 <free@plt>
   47aac:	mov	r0, r7
   47ab0:	add	sp, sp, #8
   47ab4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   47ab8:	mov	r0, r4
   47abc:	mov	r1, sl
   47ac0:	bl	7b7fc <__read_chk@plt+0x75378>
   47ac4:	mov	r0, r4
   47ac8:	bl	55a8 <free@plt>
   47acc:	mvn	r7, #1
   47ad0:	b	47aac <__read_chk@plt+0x41628>
   47ad4:	mvn	r7, #21
   47ad8:	b	47a84 <__read_chk@plt+0x41600>
   47adc:	push	{r4, r5, r6, r7, lr}
   47ae0:	sub	sp, sp, #12
   47ae4:	mov	r6, r0
   47ae8:	bl	5b24 <BN_CTX_new@plt>
   47aec:	subs	r5, r0, #0
   47af0:	beq	47bac <__read_chk@plt+0x41728>
   47af4:	bl	6400 <BN_new@plt>
   47af8:	subs	r4, r0, #0
   47afc:	mvneq	r6, #1
   47b00:	beq	47b28 <__read_chk@plt+0x416a4>
   47b04:	ldr	r7, [r6, #32]
   47b08:	bl	61e4 <BN_value_one@plt>
   47b0c:	mov	r1, r7
   47b10:	mov	r2, r0
   47b14:	mov	r0, r4
   47b18:	bl	5a64 <BN_sub@plt>
   47b1c:	cmp	r0, #0
   47b20:	bne	47b44 <__read_chk@plt+0x416c0>
   47b24:	mvn	r6, #21
   47b28:	mov	r0, r4
   47b2c:	bl	5c50 <BN_clear_free@plt>
   47b30:	mov	r0, r5
   47b34:	bl	62bc <BN_CTX_free@plt>
   47b38:	mov	r0, r6
   47b3c:	add	sp, sp, #12
   47b40:	pop	{r4, r5, r6, r7, pc}
   47b44:	ldr	r1, [r6, #40]	; 0x28
   47b48:	mov	r0, #0
   47b4c:	ldr	r2, [r6, #24]
   47b50:	mov	r3, r4
   47b54:	str	r5, [sp]
   47b58:	bl	5ab8 <BN_div@plt>
   47b5c:	cmp	r0, #0
   47b60:	beq	47b24 <__read_chk@plt+0x416a0>
   47b64:	ldr	r7, [r6, #28]
   47b68:	bl	61e4 <BN_value_one@plt>
   47b6c:	mov	r1, r7
   47b70:	mov	r2, r0
   47b74:	mov	r0, r4
   47b78:	bl	5a64 <BN_sub@plt>
   47b7c:	cmp	r0, #0
   47b80:	beq	47b24 <__read_chk@plt+0x416a0>
   47b84:	ldr	r1, [r6, #36]	; 0x24
   47b88:	mov	r0, #0
   47b8c:	ldr	r2, [r6, #24]
   47b90:	mov	r3, r4
   47b94:	str	r5, [sp]
   47b98:	bl	5ab8 <BN_div@plt>
   47b9c:	cmp	r0, #0
   47ba0:	mvneq	r6, #21
   47ba4:	movne	r6, #0
   47ba8:	b	47b28 <__read_chk@plt+0x416a4>
   47bac:	mvn	r0, #1
   47bb0:	b	47b3c <__read_chk@plt+0x416b8>
   47bb4:	cmp	r0, #9
   47bb8:	beq	47ce8 <__read_chk@plt+0x41864>
   47bbc:	bls	47be8 <__read_chk@plt+0x41764>
   47bc0:	cmp	r0, #14
   47bc4:	beq	47cac <__read_chk@plt+0x41828>
   47bc8:	bhi	47c3c <__read_chk@plt+0x417b8>
   47bcc:	cmp	r0, #11
   47bd0:	beq	47c84 <__read_chk@plt+0x41800>
   47bd4:	bcc	47cd0 <__read_chk@plt+0x4184c>
   47bd8:	cmp	r0, #12
   47bdc:	beq	47cd8 <__read_chk@plt+0x41854>
   47be0:	mov	r0, #9600	; 0x2580
   47be4:	bx	lr
   47be8:	cmp	r0, #4
   47bec:	beq	47ce0 <__read_chk@plt+0x4185c>
   47bf0:	bhi	47c18 <__read_chk@plt+0x41794>
   47bf4:	cmp	r0, #1
   47bf8:	beq	47c7c <__read_chk@plt+0x417f8>
   47bfc:	bcc	47cc8 <__read_chk@plt+0x41844>
   47c00:	cmp	r0, #2
   47c04:	beq	47cc0 <__read_chk@plt+0x4183c>
   47c08:	cmp	r0, #3
   47c0c:	bne	47be0 <__read_chk@plt+0x4175c>
   47c10:	mov	r0, #110	; 0x6e
   47c14:	bx	lr
   47c18:	cmp	r0, #6
   47c1c:	beq	47c6c <__read_chk@plt+0x417e8>
   47c20:	bcc	47ca4 <__read_chk@plt+0x41820>
   47c24:	cmp	r0, #7
   47c28:	beq	47c9c <__read_chk@plt+0x41818>
   47c2c:	cmp	r0, #8
   47c30:	bne	47be0 <__read_chk@plt+0x4175c>
   47c34:	mov	r0, #600	; 0x258
   47c38:	bx	lr
   47c3c:	movw	r3, #4097	; 0x1001
   47c40:	cmp	r0, r3
   47c44:	beq	47c74 <__read_chk@plt+0x417f0>
   47c48:	bls	47c8c <__read_chk@plt+0x41808>
   47c4c:	movw	r3, #4098	; 0x1002
   47c50:	cmp	r0, r3
   47c54:	beq	47cb4 <__read_chk@plt+0x41830>
   47c58:	add	r3, r3, #1
   47c5c:	cmp	r0, r3
   47c60:	bne	47be0 <__read_chk@plt+0x4175c>
   47c64:	mov	r0, #230400	; 0x38400
   47c68:	bx	lr
   47c6c:	mov	r0, #200	; 0xc8
   47c70:	bx	lr
   47c74:	mov	r0, #57600	; 0xe100
   47c78:	bx	lr
   47c7c:	mov	r0, #50	; 0x32
   47c80:	bx	lr
   47c84:	mov	r0, #2400	; 0x960
   47c88:	bx	lr
   47c8c:	cmp	r0, #15
   47c90:	bne	47be0 <__read_chk@plt+0x4175c>
   47c94:	mov	r0, #38400	; 0x9600
   47c98:	bx	lr
   47c9c:	mov	r0, #300	; 0x12c
   47ca0:	bx	lr
   47ca4:	mov	r0, #150	; 0x96
   47ca8:	bx	lr
   47cac:	mov	r0, #19200	; 0x4b00
   47cb0:	bx	lr
   47cb4:	mov	r0, #49664	; 0xc200
   47cb8:	movt	r0, #1
   47cbc:	bx	lr
   47cc0:	mov	r0, #75	; 0x4b
   47cc4:	bx	lr
   47cc8:	mov	r0, #0
   47ccc:	bx	lr
   47cd0:	movw	r0, #1800	; 0x708
   47cd4:	bx	lr
   47cd8:	mov	r0, #4800	; 0x12c0
   47cdc:	bx	lr
   47ce0:	mov	r0, #134	; 0x86
   47ce4:	bx	lr
   47ce8:	mov	r0, #1200	; 0x4b0
   47cec:	bx	lr
   47cf0:	cmp	r0, #1200	; 0x4b0
   47cf4:	beq	47e14 <__read_chk@plt+0x41990>
   47cf8:	ble	47d24 <__read_chk@plt+0x418a0>
   47cfc:	cmp	r0, #19200	; 0x4b00
   47d00:	beq	47e2c <__read_chk@plt+0x419a8>
   47d04:	bgt	47d78 <__read_chk@plt+0x418f4>
   47d08:	cmp	r0, #2400	; 0x960
   47d0c:	beq	47dbc <__read_chk@plt+0x41938>
   47d10:	ble	47df0 <__read_chk@plt+0x4196c>
   47d14:	cmp	r0, #4800	; 0x12c0
   47d18:	beq	47e04 <__read_chk@plt+0x41980>
   47d1c:	mov	r0, #13
   47d20:	bx	lr
   47d24:	cmp	r0, #134	; 0x86
   47d28:	beq	47e0c <__read_chk@plt+0x41988>
   47d2c:	bgt	47d54 <__read_chk@plt+0x418d0>
   47d30:	cmp	r0, #50	; 0x32
   47d34:	beq	47db4 <__read_chk@plt+0x41930>
   47d38:	ble	47dd4 <__read_chk@plt+0x41950>
   47d3c:	cmp	r0, #75	; 0x4b
   47d40:	beq	47e1c <__read_chk@plt+0x41998>
   47d44:	cmp	r0, #110	; 0x6e
   47d48:	bne	47d1c <__read_chk@plt+0x41898>
   47d4c:	mov	r0, #3
   47d50:	bx	lr
   47d54:	cmp	r0, #200	; 0xc8
   47d58:	beq	47da4 <__read_chk@plt+0x41920>
   47d5c:	ble	47dc4 <__read_chk@plt+0x41940>
   47d60:	cmp	r0, #300	; 0x12c
   47d64:	beq	47e34 <__read_chk@plt+0x419b0>
   47d68:	cmp	r0, #600	; 0x258
   47d6c:	bne	47d1c <__read_chk@plt+0x41898>
   47d70:	mov	r0, #8
   47d74:	bx	lr
   47d78:	cmp	r0, #57600	; 0xe100
   47d7c:	beq	47dac <__read_chk@plt+0x41928>
   47d80:	ble	47de0 <__read_chk@plt+0x4195c>
   47d84:	mov	r3, #49664	; 0xc200
   47d88:	movt	r3, #1
   47d8c:	cmp	r0, r3
   47d90:	beq	47e24 <__read_chk@plt+0x419a0>
   47d94:	cmp	r0, #230400	; 0x38400
   47d98:	bne	47d1c <__read_chk@plt+0x41898>
   47d9c:	movw	r0, #4099	; 0x1003
   47da0:	bx	lr
   47da4:	mov	r0, #6
   47da8:	bx	lr
   47dac:	movw	r0, #4097	; 0x1001
   47db0:	bx	lr
   47db4:	mov	r0, #1
   47db8:	bx	lr
   47dbc:	mov	r0, #11
   47dc0:	bx	lr
   47dc4:	cmp	r0, #150	; 0x96
   47dc8:	bne	47d1c <__read_chk@plt+0x41898>
   47dcc:	mov	r0, #5
   47dd0:	bx	lr
   47dd4:	cmp	r0, #0
   47dd8:	bxeq	lr
   47ddc:	b	47d1c <__read_chk@plt+0x41898>
   47de0:	cmp	r0, #38400	; 0x9600
   47de4:	bne	47d1c <__read_chk@plt+0x41898>
   47de8:	mov	r0, #15
   47dec:	bx	lr
   47df0:	movw	r3, #1800	; 0x708
   47df4:	cmp	r0, r3
   47df8:	bne	47d1c <__read_chk@plt+0x41898>
   47dfc:	mov	r0, #10
   47e00:	bx	lr
   47e04:	mov	r0, #12
   47e08:	bx	lr
   47e0c:	mov	r0, #4
   47e10:	bx	lr
   47e14:	mov	r0, #9
   47e18:	bx	lr
   47e1c:	mov	r0, #2
   47e20:	bx	lr
   47e24:	movw	r0, #4098	; 0x1002
   47e28:	bx	lr
   47e2c:	mov	r0, #14
   47e30:	bx	lr
   47e34:	mov	r0, #7
   47e38:	bx	lr
   47e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47e40:	sub	sp, sp, #116	; 0x74
   47e44:	ldr	r6, [pc, #1812]	; 48560 <__read_chk@plt+0x420dc>
   47e48:	add	r4, sp, #8
   47e4c:	ldr	r3, [pc, #1808]	; 48564 <__read_chk@plt+0x420e0>
   47e50:	mov	fp, r0
   47e54:	add	r6, pc, r6
   47e58:	mov	r0, r4
   47e5c:	mov	r7, r1
   47e60:	ldr	r3, [r6, r3]
   47e64:	str	r3, [sp, #4]
   47e68:	ldr	r3, [r3]
   47e6c:	str	r3, [sp, #108]	; 0x6c
   47e70:	bl	25f94 <__read_chk@plt+0x1fb10>
   47e74:	ldr	r3, [pc, #1772]	; 48568 <__read_chk@plt+0x420e4>
   47e78:	ldr	r8, [r6, r3]
   47e7c:	ldr	r3, [r8]
   47e80:	cmp	r3, #0
   47e84:	beq	484d0 <__read_chk@plt+0x4204c>
   47e88:	ldr	r3, [pc, #1756]	; 4856c <__read_chk@plt+0x420e8>
   47e8c:	cmp	r7, #0
   47e90:	mov	r9, #128	; 0x80
   47e94:	mov	sl, #129	; 0x81
   47e98:	ldr	r5, [r6, r3]
   47e9c:	beq	484e8 <__read_chk@plt+0x42064>
   47ea0:	mov	fp, r7
   47ea4:	add	r7, sp, #48	; 0x30
   47ea8:	ldm	fp!, {r0, r1, r2, r3}
   47eac:	mov	lr, r7
   47eb0:	stmia	lr!, {r0, r1, r2, r3}
   47eb4:	ldm	fp!, {r0, r1, r2, r3}
   47eb8:	stmia	lr!, {r0, r1, r2, r3}
   47ebc:	ldm	fp!, {r0, r1, r2, r3}
   47ec0:	stmia	lr!, {r0, r1, r2, r3}
   47ec4:	ldm	fp, {r0, r1, r2}
   47ec8:	stm	lr, {r0, r1, r2}
   47ecc:	mov	r0, r7
   47ed0:	bl	62d4 <cfgetospeed@plt>
   47ed4:	bl	47bb4 <__read_chk@plt+0x41730>
   47ed8:	mov	r1, sl
   47edc:	mov	fp, r0
   47ee0:	mov	r0, r4
   47ee4:	bl	32464 <__read_chk@plt+0x2bfe0>
   47ee8:	mov	r1, fp
   47eec:	mov	r0, r4
   47ef0:	bl	32050 <__read_chk@plt+0x2bbcc>
   47ef4:	mov	r0, r7
   47ef8:	bl	5770 <cfgetispeed@plt>
   47efc:	bl	47bb4 <__read_chk@plt+0x41730>
   47f00:	mov	r1, r9
   47f04:	mov	sl, r0
   47f08:	mov	r0, r4
   47f0c:	bl	32464 <__read_chk@plt+0x2bfe0>
   47f10:	mov	r0, r4
   47f14:	mov	r1, sl
   47f18:	bl	32050 <__read_chk@plt+0x2bbcc>
   47f1c:	mov	r0, r4
   47f20:	mov	r1, #1
   47f24:	bl	32464 <__read_chk@plt+0x2bfe0>
   47f28:	mov	r0, r4
   47f2c:	ldrb	r1, [sp, #65]	; 0x41
   47f30:	blx	r5
   47f34:	mov	r0, r4
   47f38:	mov	r1, #2
   47f3c:	bl	32464 <__read_chk@plt+0x2bfe0>
   47f40:	mov	r0, r4
   47f44:	ldrb	r1, [sp, #66]	; 0x42
   47f48:	blx	r5
   47f4c:	mov	r0, r4
   47f50:	mov	r1, #3
   47f54:	bl	32464 <__read_chk@plt+0x2bfe0>
   47f58:	mov	r0, r4
   47f5c:	ldrb	r1, [sp, #67]	; 0x43
   47f60:	blx	r5
   47f64:	mov	r0, r4
   47f68:	mov	r1, #4
   47f6c:	bl	32464 <__read_chk@plt+0x2bfe0>
   47f70:	mov	r0, r4
   47f74:	ldrb	r1, [sp, #68]	; 0x44
   47f78:	blx	r5
   47f7c:	mov	r0, r4
   47f80:	mov	r1, #5
   47f84:	bl	32464 <__read_chk@plt+0x2bfe0>
   47f88:	mov	r0, r4
   47f8c:	ldrb	r1, [sp, #69]	; 0x45
   47f90:	blx	r5
   47f94:	mov	r0, r4
   47f98:	mov	r1, #6
   47f9c:	bl	32464 <__read_chk@plt+0x2bfe0>
   47fa0:	mov	r0, r4
   47fa4:	ldrb	r1, [sp, #76]	; 0x4c
   47fa8:	blx	r5
   47fac:	mov	r0, r4
   47fb0:	mov	r1, #7
   47fb4:	bl	32464 <__read_chk@plt+0x2bfe0>
   47fb8:	mov	r0, r4
   47fbc:	ldrb	r1, [sp, #81]	; 0x51
   47fc0:	blx	r5
   47fc4:	mov	r0, r4
   47fc8:	mov	r1, #8
   47fcc:	bl	32464 <__read_chk@plt+0x2bfe0>
   47fd0:	mov	r0, r4
   47fd4:	ldrb	r1, [sp, #73]	; 0x49
   47fd8:	blx	r5
   47fdc:	mov	r0, r4
   47fe0:	mov	r1, #9
   47fe4:	bl	32464 <__read_chk@plt+0x2bfe0>
   47fe8:	mov	r0, r4
   47fec:	ldrb	r1, [sp, #74]	; 0x4a
   47ff0:	blx	r5
   47ff4:	mov	r0, r4
   47ff8:	mov	r1, #10
   47ffc:	bl	32464 <__read_chk@plt+0x2bfe0>
   48000:	mov	r0, r4
   48004:	ldrb	r1, [sp, #75]	; 0x4b
   48008:	blx	r5
   4800c:	mov	r0, r4
   48010:	mov	r1, #12
   48014:	bl	32464 <__read_chk@plt+0x2bfe0>
   48018:	mov	r0, r4
   4801c:	ldrb	r1, [sp, #77]	; 0x4d
   48020:	blx	r5
   48024:	mov	r0, r4
   48028:	mov	r1, #13
   4802c:	bl	32464 <__read_chk@plt+0x2bfe0>
   48030:	mov	r0, r4
   48034:	ldrb	r1, [sp, #79]	; 0x4f
   48038:	blx	r5
   4803c:	mov	r0, r4
   48040:	mov	r1, #14
   48044:	bl	32464 <__read_chk@plt+0x2bfe0>
   48048:	mov	r0, r4
   4804c:	ldrb	r1, [sp, #80]	; 0x50
   48050:	blx	r5
   48054:	mov	r0, r4
   48058:	mov	r1, #18
   4805c:	bl	32464 <__read_chk@plt+0x2bfe0>
   48060:	mov	r0, r4
   48064:	ldrb	r1, [sp, #78]	; 0x4e
   48068:	blx	r5
   4806c:	mov	r0, r4
   48070:	mov	r1, #30
   48074:	bl	32464 <__read_chk@plt+0x2bfe0>
   48078:	ldr	r1, [sp, #48]	; 0x30
   4807c:	mov	r0, r4
   48080:	ubfx	r1, r1, #2, #1
   48084:	blx	r5
   48088:	mov	r0, r4
   4808c:	mov	r1, #31
   48090:	bl	32464 <__read_chk@plt+0x2bfe0>
   48094:	ldr	r1, [sp, #48]	; 0x30
   48098:	mov	r0, r4
   4809c:	ubfx	r1, r1, #3, #1
   480a0:	blx	r5
   480a4:	mov	r0, r4
   480a8:	mov	r1, #32
   480ac:	bl	32464 <__read_chk@plt+0x2bfe0>
   480b0:	ldr	r1, [sp, #48]	; 0x30
   480b4:	mov	r0, r4
   480b8:	ubfx	r1, r1, #4, #1
   480bc:	blx	r5
   480c0:	mov	r0, r4
   480c4:	mov	r1, #33	; 0x21
   480c8:	bl	32464 <__read_chk@plt+0x2bfe0>
   480cc:	ldr	r1, [sp, #48]	; 0x30
   480d0:	mov	r0, r4
   480d4:	ubfx	r1, r1, #5, #1
   480d8:	blx	r5
   480dc:	mov	r0, r4
   480e0:	mov	r1, #34	; 0x22
   480e4:	bl	32464 <__read_chk@plt+0x2bfe0>
   480e8:	ldr	r1, [sp, #48]	; 0x30
   480ec:	mov	r0, r4
   480f0:	ubfx	r1, r1, #6, #1
   480f4:	blx	r5
   480f8:	mov	r0, r4
   480fc:	mov	r1, #35	; 0x23
   48100:	bl	32464 <__read_chk@plt+0x2bfe0>
   48104:	ldr	r1, [sp, #48]	; 0x30
   48108:	mov	r0, r4
   4810c:	ubfx	r1, r1, #7, #1
   48110:	blx	r5
   48114:	mov	r0, r4
   48118:	mov	r1, #36	; 0x24
   4811c:	bl	32464 <__read_chk@plt+0x2bfe0>
   48120:	ldr	r1, [sp, #48]	; 0x30
   48124:	mov	r0, r4
   48128:	ubfx	r1, r1, #8, #1
   4812c:	blx	r5
   48130:	mov	r0, r4
   48134:	mov	r1, #37	; 0x25
   48138:	bl	32464 <__read_chk@plt+0x2bfe0>
   4813c:	ldr	r1, [sp, #48]	; 0x30
   48140:	mov	r0, r4
   48144:	ubfx	r1, r1, #9, #1
   48148:	blx	r5
   4814c:	mov	r0, r4
   48150:	mov	r1, #38	; 0x26
   48154:	bl	32464 <__read_chk@plt+0x2bfe0>
   48158:	ldr	r1, [sp, #48]	; 0x30
   4815c:	mov	r0, r4
   48160:	ubfx	r1, r1, #10, #1
   48164:	blx	r5
   48168:	mov	r0, r4
   4816c:	mov	r1, #39	; 0x27
   48170:	bl	32464 <__read_chk@plt+0x2bfe0>
   48174:	ldr	r1, [sp, #48]	; 0x30
   48178:	mov	r0, r4
   4817c:	ubfx	r1, r1, #11, #1
   48180:	blx	r5
   48184:	mov	r0, r4
   48188:	mov	r1, #40	; 0x28
   4818c:	bl	32464 <__read_chk@plt+0x2bfe0>
   48190:	ldr	r1, [sp, #48]	; 0x30
   48194:	mov	r0, r4
   48198:	ubfx	r1, r1, #12, #1
   4819c:	blx	r5
   481a0:	mov	r0, r4
   481a4:	mov	r1, #41	; 0x29
   481a8:	bl	32464 <__read_chk@plt+0x2bfe0>
   481ac:	ldr	r1, [sp, #48]	; 0x30
   481b0:	mov	r0, r4
   481b4:	ubfx	r1, r1, #13, #1
   481b8:	blx	r5
   481bc:	mov	r0, r4
   481c0:	mov	r1, #42	; 0x2a
   481c4:	bl	32464 <__read_chk@plt+0x2bfe0>
   481c8:	ldr	r1, [sp, #48]	; 0x30
   481cc:	mov	r0, r4
   481d0:	ubfx	r1, r1, #14, #1
   481d4:	blx	r5
   481d8:	mov	r0, r4
   481dc:	mov	r1, #50	; 0x32
   481e0:	bl	32464 <__read_chk@plt+0x2bfe0>
   481e4:	ldr	r1, [sp, #60]	; 0x3c
   481e8:	mov	r0, r4
   481ec:	and	r1, r1, #1
   481f0:	blx	r5
   481f4:	mov	r0, r4
   481f8:	mov	r1, #51	; 0x33
   481fc:	bl	32464 <__read_chk@plt+0x2bfe0>
   48200:	ldr	r1, [sp, #60]	; 0x3c
   48204:	mov	r0, r4
   48208:	ubfx	r1, r1, #1, #1
   4820c:	blx	r5
   48210:	mov	r0, r4
   48214:	mov	r1, #52	; 0x34
   48218:	bl	32464 <__read_chk@plt+0x2bfe0>
   4821c:	ldr	r1, [sp, #60]	; 0x3c
   48220:	mov	r0, r4
   48224:	ubfx	r1, r1, #2, #1
   48228:	blx	r5
   4822c:	mov	r0, r4
   48230:	mov	r1, #53	; 0x35
   48234:	bl	32464 <__read_chk@plt+0x2bfe0>
   48238:	ldr	r1, [sp, #60]	; 0x3c
   4823c:	mov	r0, r4
   48240:	ubfx	r1, r1, #3, #1
   48244:	blx	r5
   48248:	mov	r0, r4
   4824c:	mov	r1, #54	; 0x36
   48250:	bl	32464 <__read_chk@plt+0x2bfe0>
   48254:	ldr	r1, [sp, #60]	; 0x3c
   48258:	mov	r0, r4
   4825c:	ubfx	r1, r1, #4, #1
   48260:	blx	r5
   48264:	mov	r0, r4
   48268:	mov	r1, #55	; 0x37
   4826c:	bl	32464 <__read_chk@plt+0x2bfe0>
   48270:	ldr	r1, [sp, #60]	; 0x3c
   48274:	mov	r0, r4
   48278:	ubfx	r1, r1, #5, #1
   4827c:	blx	r5
   48280:	mov	r0, r4
   48284:	mov	r1, #56	; 0x38
   48288:	bl	32464 <__read_chk@plt+0x2bfe0>
   4828c:	ldr	r1, [sp, #60]	; 0x3c
   48290:	mov	r0, r4
   48294:	ubfx	r1, r1, #6, #1
   48298:	blx	r5
   4829c:	mov	r0, r4
   482a0:	mov	r1, #57	; 0x39
   482a4:	bl	32464 <__read_chk@plt+0x2bfe0>
   482a8:	ldr	r1, [sp, #60]	; 0x3c
   482ac:	mov	r0, r4
   482b0:	ubfx	r1, r1, #7, #1
   482b4:	blx	r5
   482b8:	mov	r0, r4
   482bc:	mov	r1, #58	; 0x3a
   482c0:	bl	32464 <__read_chk@plt+0x2bfe0>
   482c4:	ldr	r1, [sp, #60]	; 0x3c
   482c8:	mov	r0, r4
   482cc:	ubfx	r1, r1, #8, #1
   482d0:	blx	r5
   482d4:	mov	r0, r4
   482d8:	mov	r1, #59	; 0x3b
   482dc:	bl	32464 <__read_chk@plt+0x2bfe0>
   482e0:	ldr	r1, [sp, #60]	; 0x3c
   482e4:	mov	r0, r4
   482e8:	ubfx	r1, r1, #15, #1
   482ec:	blx	r5
   482f0:	mov	r0, r4
   482f4:	mov	r1, #60	; 0x3c
   482f8:	bl	32464 <__read_chk@plt+0x2bfe0>
   482fc:	ldr	r1, [sp, #60]	; 0x3c
   48300:	mov	r0, r4
   48304:	ubfx	r1, r1, #9, #1
   48308:	blx	r5
   4830c:	mov	r0, r4
   48310:	mov	r1, #61	; 0x3d
   48314:	bl	32464 <__read_chk@plt+0x2bfe0>
   48318:	ldr	r1, [sp, #60]	; 0x3c
   4831c:	mov	r0, r4
   48320:	ubfx	r1, r1, #11, #1
   48324:	blx	r5
   48328:	mov	r0, r4
   4832c:	mov	r1, #62	; 0x3e
   48330:	bl	32464 <__read_chk@plt+0x2bfe0>
   48334:	ldr	r1, [sp, #60]	; 0x3c
   48338:	mov	r0, r4
   4833c:	ubfx	r1, r1, #14, #1
   48340:	blx	r5
   48344:	mov	r0, r4
   48348:	mov	r1, #70	; 0x46
   4834c:	bl	32464 <__read_chk@plt+0x2bfe0>
   48350:	ldr	r1, [sp, #52]	; 0x34
   48354:	mov	r0, r4
   48358:	and	r1, r1, #1
   4835c:	blx	r5
   48360:	mov	r0, r4
   48364:	mov	r1, #71	; 0x47
   48368:	bl	32464 <__read_chk@plt+0x2bfe0>
   4836c:	ldr	r1, [sp, #52]	; 0x34
   48370:	mov	r0, r4
   48374:	ubfx	r1, r1, #1, #1
   48378:	blx	r5
   4837c:	mov	r0, r4
   48380:	mov	r1, #72	; 0x48
   48384:	bl	32464 <__read_chk@plt+0x2bfe0>
   48388:	ldr	r1, [sp, #52]	; 0x34
   4838c:	mov	r0, r4
   48390:	ubfx	r1, r1, #2, #1
   48394:	blx	r5
   48398:	mov	r0, r4
   4839c:	mov	r1, #73	; 0x49
   483a0:	bl	32464 <__read_chk@plt+0x2bfe0>
   483a4:	ldr	r1, [sp, #52]	; 0x34
   483a8:	mov	r0, r4
   483ac:	ubfx	r1, r1, #3, #1
   483b0:	blx	r5
   483b4:	mov	r0, r4
   483b8:	mov	r1, #74	; 0x4a
   483bc:	bl	32464 <__read_chk@plt+0x2bfe0>
   483c0:	ldr	r1, [sp, #52]	; 0x34
   483c4:	mov	r0, r4
   483c8:	ubfx	r1, r1, #4, #1
   483cc:	blx	r5
   483d0:	mov	r0, r4
   483d4:	mov	r1, #75	; 0x4b
   483d8:	bl	32464 <__read_chk@plt+0x2bfe0>
   483dc:	ldr	r1, [sp, #52]	; 0x34
   483e0:	mov	r0, r4
   483e4:	ubfx	r1, r1, #5, #1
   483e8:	blx	r5
   483ec:	mov	r0, r4
   483f0:	mov	r1, #90	; 0x5a
   483f4:	bl	32464 <__read_chk@plt+0x2bfe0>
   483f8:	ldr	r1, [sp, #56]	; 0x38
   483fc:	mov	r0, r4
   48400:	ubfx	r1, r1, #5, #1
   48404:	blx	r5
   48408:	mov	r0, r4
   4840c:	mov	r1, #91	; 0x5b
   48410:	bl	32464 <__read_chk@plt+0x2bfe0>
   48414:	ldr	r3, [sp, #56]	; 0x38
   48418:	mov	r0, r4
   4841c:	tst	r3, #48	; 0x30
   48420:	moveq	r1, #0
   48424:	movne	r1, #1
   48428:	blx	r5
   4842c:	mov	r0, r4
   48430:	mov	r1, #92	; 0x5c
   48434:	bl	32464 <__read_chk@plt+0x2bfe0>
   48438:	ldr	r1, [sp, #56]	; 0x38
   4843c:	mov	r0, r4
   48440:	ubfx	r1, r1, #8, #1
   48444:	blx	r5
   48448:	mov	r0, r4
   4844c:	mov	r1, #93	; 0x5d
   48450:	bl	32464 <__read_chk@plt+0x2bfe0>
   48454:	ldr	r1, [sp, #56]	; 0x38
   48458:	mov	r0, r4
   4845c:	ubfx	r1, r1, #9, #1
   48460:	blx	r5
   48464:	mov	r0, r4
   48468:	mov	r1, #0
   4846c:	bl	32464 <__read_chk@plt+0x2bfe0>
   48470:	ldr	r3, [r8]
   48474:	mov	r0, r4
   48478:	cmp	r3, #0
   4847c:	ldr	r3, [pc, #236]	; 48570 <__read_chk@plt+0x420ec>
   48480:	ldr	r3, [r6, r3]
   48484:	ldr	r6, [r3]
   48488:	bne	48528 <__read_chk@plt+0x420a4>
   4848c:	bl	26838 <__read_chk@plt+0x203b4>
   48490:	mov	r5, r0
   48494:	mov	r0, r4
   48498:	bl	265d8 <__read_chk@plt+0x20154>
   4849c:	mov	r1, r5
   484a0:	mov	r2, r0
   484a4:	mov	r0, r6
   484a8:	bl	46a38 <__read_chk@plt+0x405b4>
   484ac:	mov	r0, r4
   484b0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   484b4:	ldr	r1, [sp, #4]
   484b8:	ldr	r2, [sp, #108]	; 0x6c
   484bc:	ldr	r3, [r1]
   484c0:	cmp	r2, r3
   484c4:	bne	4855c <__read_chk@plt+0x420d8>
   484c8:	add	sp, sp, #116	; 0x74
   484cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   484d0:	ldr	r3, [pc, #156]	; 48574 <__read_chk@plt+0x420f0>
   484d4:	cmp	r7, #0
   484d8:	mov	r9, #192	; 0xc0
   484dc:	mov	sl, #193	; 0xc1
   484e0:	ldr	r5, [r6, r3]
   484e4:	bne	47ea0 <__read_chk@plt+0x41a1c>
   484e8:	cmn	fp, #1
   484ec:	beq	4854c <__read_chk@plt+0x420c8>
   484f0:	add	r7, sp, #48	; 0x30
   484f4:	mov	r0, fp
   484f8:	mov	r1, r7
   484fc:	bl	6208 <tcgetattr@plt>
   48500:	cmn	r0, #1
   48504:	bne	47ecc <__read_chk@plt+0x41a48>
   48508:	bl	6214 <__errno_location@plt>
   4850c:	ldr	r0, [r0]
   48510:	bl	5740 <strerror@plt>
   48514:	mov	r1, r0
   48518:	ldr	r0, [pc, #88]	; 48578 <__read_chk@plt+0x420f4>
   4851c:	add	r0, pc, r0
   48520:	bl	40110 <__read_chk@plt+0x39c8c>
   48524:	b	48464 <__read_chk@plt+0x41fe0>
   48528:	bl	26838 <__read_chk@plt+0x203b4>
   4852c:	mov	r5, r0
   48530:	mov	r0, r4
   48534:	bl	265d8 <__read_chk@plt+0x20154>
   48538:	mov	r1, r5
   4853c:	mov	r2, r0
   48540:	mov	r0, r6
   48544:	bl	469c8 <__read_chk@plt+0x40544>
   48548:	b	484ac <__read_chk@plt+0x42028>
   4854c:	ldr	r0, [pc, #40]	; 4857c <__read_chk@plt+0x420f8>
   48550:	add	r0, pc, r0
   48554:	bl	401e0 <__read_chk@plt+0x39d5c>
   48558:	b	48464 <__read_chk@plt+0x41fe0>
   4855c:	bl	5d64 <__stack_chk_fail@plt>
   48560:	andeq	r8, r7, r8, lsr #21
   48564:	andeq	r0, r0, r8, asr #11
   48568:	andeq	r0, r0, ip, ror #12
   4856c:	andeq	r0, r0, r0, lsl r6
   48570:	muleq	r0, ip, r6
   48574:	andeq	r0, r0, ip, lsl #12
   48578:	andeq	r4, r4, r4, asr #3
   4857c:	andeq	r4, r4, r0, ror r1
   48580:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48584:	sub	sp, sp, #92	; 0x5c
   48588:	ldr	r4, [pc, #3416]	; 492e8 <__read_chk@plt+0x42e64>
   4858c:	mov	r9, r1
   48590:	ldr	r3, [pc, #3412]	; 492ec <__read_chk@plt+0x42e68>
   48594:	add	r4, pc, r4
   48598:	str	r0, [sp, #8]
   4859c:	ldr	r2, [pc, #3404]	; 492f0 <__read_chk@plt+0x42e6c>
   485a0:	ldr	r3, [r4, r3]
   485a4:	str	r3, [sp, #4]
   485a8:	ldr	r3, [r3]
   485ac:	str	r3, [sp, #84]	; 0x54
   485b0:	ldr	r8, [r4, r2]
   485b4:	ldr	r3, [r8]
   485b8:	cmp	r3, #0
   485bc:	beq	485ec <__read_chk@plt+0x42168>
   485c0:	bl	46fa8 <__read_chk@plt+0x40b24>
   485c4:	cmp	r0, #0
   485c8:	str	r0, [r9]
   485cc:	bne	4929c <__read_chk@plt+0x42e18>
   485d0:	ldr	r1, [sp, #4]
   485d4:	ldr	r2, [sp, #84]	; 0x54
   485d8:	ldr	r3, [r1]
   485dc:	cmp	r2, r3
   485e0:	bne	492e4 <__read_chk@plt+0x42e60>
   485e4:	add	sp, sp, #92	; 0x5c
   485e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   485ec:	ldr	r3, [pc, #3328]	; 492f4 <__read_chk@plt+0x42e70>
   485f0:	mov	r7, #1
   485f4:	ldr	r6, [r4, r3]
   485f8:	add	fp, sp, #24
   485fc:	ldr	r0, [sp, #8]
   48600:	mov	r1, fp
   48604:	bl	6208 <tcgetattr@plt>
   48608:	cmn	r0, #1
   4860c:	mov	sl, r0
   48610:	movne	sl, #0
   48614:	beq	492ac <__read_chk@plt+0x42e28>
   48618:	ldr	r3, [pc, #3288]	; 492f8 <__read_chk@plt+0x42e74>
   4861c:	mov	r4, #0
   48620:	add	r3, pc, r3
   48624:	str	r3, [sp, #12]
   48628:	ldr	r3, [pc, #3276]	; 492fc <__read_chk@plt+0x42e78>
   4862c:	add	r3, pc, r3
   48630:	str	r3, [sp, #16]
   48634:	ldr	r3, [pc, #3268]	; 49300 <__read_chk@plt+0x42e7c>
   48638:	add	r3, pc, r3
   4863c:	str	r3, [sp, #20]
   48640:	mov	r1, #1
   48644:	mov	r0, r4
   48648:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4864c:	mov	r5, r0
   48650:	bl	46f98 <__read_chk@plt+0x40b14>
   48654:	mov	r3, r0
   48658:	cmp	r0, #193	; 0xc1
   4865c:	addls	pc, pc, r0, lsl #2
   48660:	b	491ec <__read_chk@plt+0x42d68>
   48664:	b	4897c <__read_chk@plt+0x424f8>
   48668:	b	491d0 <__read_chk@plt+0x42d4c>
   4866c:	b	491b4 <__read_chk@plt+0x42d30>
   48670:	b	49198 <__read_chk@plt+0x42d14>
   48674:	b	4917c <__read_chk@plt+0x42cf8>
   48678:	b	49160 <__read_chk@plt+0x42cdc>
   4867c:	b	49144 <__read_chk@plt+0x42cc0>
   48680:	b	49128 <__read_chk@plt+0x42ca4>
   48684:	b	4910c <__read_chk@plt+0x42c88>
   48688:	b	490f0 <__read_chk@plt+0x42c6c>
   4868c:	b	490d4 <__read_chk@plt+0x42c50>
   48690:	b	491ec <__read_chk@plt+0x42d68>
   48694:	b	490b8 <__read_chk@plt+0x42c34>
   48698:	b	4909c <__read_chk@plt+0x42c18>
   4869c:	b	49080 <__read_chk@plt+0x42bfc>
   486a0:	b	491ec <__read_chk@plt+0x42d68>
   486a4:	b	491ec <__read_chk@plt+0x42d68>
   486a8:	b	491ec <__read_chk@plt+0x42d68>
   486ac:	b	49064 <__read_chk@plt+0x42be0>
   486b0:	b	491ec <__read_chk@plt+0x42d68>
   486b4:	b	491ec <__read_chk@plt+0x42d68>
   486b8:	b	491ec <__read_chk@plt+0x42d68>
   486bc:	b	491ec <__read_chk@plt+0x42d68>
   486c0:	b	491ec <__read_chk@plt+0x42d68>
   486c4:	b	491ec <__read_chk@plt+0x42d68>
   486c8:	b	491ec <__read_chk@plt+0x42d68>
   486cc:	b	491ec <__read_chk@plt+0x42d68>
   486d0:	b	491ec <__read_chk@plt+0x42d68>
   486d4:	b	491ec <__read_chk@plt+0x42d68>
   486d8:	b	491ec <__read_chk@plt+0x42d68>
   486dc:	b	49038 <__read_chk@plt+0x42bb4>
   486e0:	b	4900c <__read_chk@plt+0x42b88>
   486e4:	b	48fe0 <__read_chk@plt+0x42b5c>
   486e8:	b	48fb4 <__read_chk@plt+0x42b30>
   486ec:	b	48f88 <__read_chk@plt+0x42b04>
   486f0:	b	48f5c <__read_chk@plt+0x42ad8>
   486f4:	b	48f30 <__read_chk@plt+0x42aac>
   486f8:	b	48f04 <__read_chk@plt+0x42a80>
   486fc:	b	48ed8 <__read_chk@plt+0x42a54>
   48700:	b	48eac <__read_chk@plt+0x42a28>
   48704:	b	48e80 <__read_chk@plt+0x429fc>
   48708:	b	48e54 <__read_chk@plt+0x429d0>
   4870c:	b	48e28 <__read_chk@plt+0x429a4>
   48710:	b	491ec <__read_chk@plt+0x42d68>
   48714:	b	491ec <__read_chk@plt+0x42d68>
   48718:	b	491ec <__read_chk@plt+0x42d68>
   4871c:	b	491ec <__read_chk@plt+0x42d68>
   48720:	b	491ec <__read_chk@plt+0x42d68>
   48724:	b	491ec <__read_chk@plt+0x42d68>
   48728:	b	491ec <__read_chk@plt+0x42d68>
   4872c:	b	48dfc <__read_chk@plt+0x42978>
   48730:	b	48dd0 <__read_chk@plt+0x4294c>
   48734:	b	48da4 <__read_chk@plt+0x42920>
   48738:	b	48d78 <__read_chk@plt+0x428f4>
   4873c:	b	48d4c <__read_chk@plt+0x428c8>
   48740:	b	48d20 <__read_chk@plt+0x4289c>
   48744:	b	48cf4 <__read_chk@plt+0x42870>
   48748:	b	48cc8 <__read_chk@plt+0x42844>
   4874c:	b	48c9c <__read_chk@plt+0x42818>
   48750:	b	48c70 <__read_chk@plt+0x427ec>
   48754:	b	48c44 <__read_chk@plt+0x427c0>
   48758:	b	48c18 <__read_chk@plt+0x42794>
   4875c:	b	48bec <__read_chk@plt+0x42768>
   48760:	b	491ec <__read_chk@plt+0x42d68>
   48764:	b	491ec <__read_chk@plt+0x42d68>
   48768:	b	491ec <__read_chk@plt+0x42d68>
   4876c:	b	491ec <__read_chk@plt+0x42d68>
   48770:	b	491ec <__read_chk@plt+0x42d68>
   48774:	b	491ec <__read_chk@plt+0x42d68>
   48778:	b	491ec <__read_chk@plt+0x42d68>
   4877c:	b	48bc0 <__read_chk@plt+0x4273c>
   48780:	b	48b94 <__read_chk@plt+0x42710>
   48784:	b	48b68 <__read_chk@plt+0x426e4>
   48788:	b	48b3c <__read_chk@plt+0x426b8>
   4878c:	b	48b10 <__read_chk@plt+0x4268c>
   48790:	b	48ae4 <__read_chk@plt+0x42660>
   48794:	b	491ec <__read_chk@plt+0x42d68>
   48798:	b	491ec <__read_chk@plt+0x42d68>
   4879c:	b	491ec <__read_chk@plt+0x42d68>
   487a0:	b	491ec <__read_chk@plt+0x42d68>
   487a4:	b	491ec <__read_chk@plt+0x42d68>
   487a8:	b	491ec <__read_chk@plt+0x42d68>
   487ac:	b	491ec <__read_chk@plt+0x42d68>
   487b0:	b	491ec <__read_chk@plt+0x42d68>
   487b4:	b	491ec <__read_chk@plt+0x42d68>
   487b8:	b	491ec <__read_chk@plt+0x42d68>
   487bc:	b	491ec <__read_chk@plt+0x42d68>
   487c0:	b	491ec <__read_chk@plt+0x42d68>
   487c4:	b	491ec <__read_chk@plt+0x42d68>
   487c8:	b	491ec <__read_chk@plt+0x42d68>
   487cc:	b	48ab8 <__read_chk@plt+0x42634>
   487d0:	b	48a8c <__read_chk@plt+0x42608>
   487d4:	b	48a60 <__read_chk@plt+0x425dc>
   487d8:	b	48a34 <__read_chk@plt+0x425b0>
   487dc:	b	491ec <__read_chk@plt+0x42d68>
   487e0:	b	491ec <__read_chk@plt+0x42d68>
   487e4:	b	491ec <__read_chk@plt+0x42d68>
   487e8:	b	491ec <__read_chk@plt+0x42d68>
   487ec:	b	491ec <__read_chk@plt+0x42d68>
   487f0:	b	491ec <__read_chk@plt+0x42d68>
   487f4:	b	491ec <__read_chk@plt+0x42d68>
   487f8:	b	491ec <__read_chk@plt+0x42d68>
   487fc:	b	491ec <__read_chk@plt+0x42d68>
   48800:	b	491ec <__read_chk@plt+0x42d68>
   48804:	b	491ec <__read_chk@plt+0x42d68>
   48808:	b	491ec <__read_chk@plt+0x42d68>
   4880c:	b	491ec <__read_chk@plt+0x42d68>
   48810:	b	491ec <__read_chk@plt+0x42d68>
   48814:	b	491ec <__read_chk@plt+0x42d68>
   48818:	b	491ec <__read_chk@plt+0x42d68>
   4881c:	b	491ec <__read_chk@plt+0x42d68>
   48820:	b	491ec <__read_chk@plt+0x42d68>
   48824:	b	491ec <__read_chk@plt+0x42d68>
   48828:	b	491ec <__read_chk@plt+0x42d68>
   4882c:	b	491ec <__read_chk@plt+0x42d68>
   48830:	b	491ec <__read_chk@plt+0x42d68>
   48834:	b	491ec <__read_chk@plt+0x42d68>
   48838:	b	491ec <__read_chk@plt+0x42d68>
   4883c:	b	491ec <__read_chk@plt+0x42d68>
   48840:	b	491ec <__read_chk@plt+0x42d68>
   48844:	b	491ec <__read_chk@plt+0x42d68>
   48848:	b	491ec <__read_chk@plt+0x42d68>
   4884c:	b	491ec <__read_chk@plt+0x42d68>
   48850:	b	491ec <__read_chk@plt+0x42d68>
   48854:	b	491ec <__read_chk@plt+0x42d68>
   48858:	b	491ec <__read_chk@plt+0x42d68>
   4885c:	b	491ec <__read_chk@plt+0x42d68>
   48860:	b	491ec <__read_chk@plt+0x42d68>
   48864:	b	489ec <__read_chk@plt+0x42568>
   48868:	b	489a4 <__read_chk@plt+0x42520>
   4886c:	b	491ec <__read_chk@plt+0x42d68>
   48870:	b	491ec <__read_chk@plt+0x42d68>
   48874:	b	491ec <__read_chk@plt+0x42d68>
   48878:	b	491ec <__read_chk@plt+0x42d68>
   4887c:	b	491ec <__read_chk@plt+0x42d68>
   48880:	b	491ec <__read_chk@plt+0x42d68>
   48884:	b	491ec <__read_chk@plt+0x42d68>
   48888:	b	491ec <__read_chk@plt+0x42d68>
   4888c:	b	491ec <__read_chk@plt+0x42d68>
   48890:	b	491ec <__read_chk@plt+0x42d68>
   48894:	b	491ec <__read_chk@plt+0x42d68>
   48898:	b	491ec <__read_chk@plt+0x42d68>
   4889c:	b	491ec <__read_chk@plt+0x42d68>
   488a0:	b	491ec <__read_chk@plt+0x42d68>
   488a4:	b	491ec <__read_chk@plt+0x42d68>
   488a8:	b	491ec <__read_chk@plt+0x42d68>
   488ac:	b	491ec <__read_chk@plt+0x42d68>
   488b0:	b	491ec <__read_chk@plt+0x42d68>
   488b4:	b	491ec <__read_chk@plt+0x42d68>
   488b8:	b	491ec <__read_chk@plt+0x42d68>
   488bc:	b	491ec <__read_chk@plt+0x42d68>
   488c0:	b	491ec <__read_chk@plt+0x42d68>
   488c4:	b	491ec <__read_chk@plt+0x42d68>
   488c8:	b	491ec <__read_chk@plt+0x42d68>
   488cc:	b	491ec <__read_chk@plt+0x42d68>
   488d0:	b	491ec <__read_chk@plt+0x42d68>
   488d4:	b	491ec <__read_chk@plt+0x42d68>
   488d8:	b	491ec <__read_chk@plt+0x42d68>
   488dc:	b	491ec <__read_chk@plt+0x42d68>
   488e0:	b	491ec <__read_chk@plt+0x42d68>
   488e4:	b	491ec <__read_chk@plt+0x42d68>
   488e8:	b	491ec <__read_chk@plt+0x42d68>
   488ec:	b	491ec <__read_chk@plt+0x42d68>
   488f0:	b	491ec <__read_chk@plt+0x42d68>
   488f4:	b	491ec <__read_chk@plt+0x42d68>
   488f8:	b	491ec <__read_chk@plt+0x42d68>
   488fc:	b	491ec <__read_chk@plt+0x42d68>
   48900:	b	491ec <__read_chk@plt+0x42d68>
   48904:	b	491ec <__read_chk@plt+0x42d68>
   48908:	b	491ec <__read_chk@plt+0x42d68>
   4890c:	b	491ec <__read_chk@plt+0x42d68>
   48910:	b	491ec <__read_chk@plt+0x42d68>
   48914:	b	491ec <__read_chk@plt+0x42d68>
   48918:	b	491ec <__read_chk@plt+0x42d68>
   4891c:	b	491ec <__read_chk@plt+0x42d68>
   48920:	b	491ec <__read_chk@plt+0x42d68>
   48924:	b	491ec <__read_chk@plt+0x42d68>
   48928:	b	491ec <__read_chk@plt+0x42d68>
   4892c:	b	491ec <__read_chk@plt+0x42d68>
   48930:	b	491ec <__read_chk@plt+0x42d68>
   48934:	b	491ec <__read_chk@plt+0x42d68>
   48938:	b	491ec <__read_chk@plt+0x42d68>
   4893c:	b	491ec <__read_chk@plt+0x42d68>
   48940:	b	491ec <__read_chk@plt+0x42d68>
   48944:	b	491ec <__read_chk@plt+0x42d68>
   48948:	b	491ec <__read_chk@plt+0x42d68>
   4894c:	b	491ec <__read_chk@plt+0x42d68>
   48950:	b	491ec <__read_chk@plt+0x42d68>
   48954:	b	491ec <__read_chk@plt+0x42d68>
   48958:	b	491ec <__read_chk@plt+0x42d68>
   4895c:	b	491ec <__read_chk@plt+0x42d68>
   48960:	b	491ec <__read_chk@plt+0x42d68>
   48964:	b	489ec <__read_chk@plt+0x42568>
   48968:	b	489a4 <__read_chk@plt+0x42520>
   4896c:	ldr	r0, [pc, #2448]	; 49304 <__read_chk@plt+0x42e80>
   48970:	mov	r1, r3
   48974:	add	r0, pc, r0
   48978:	bl	40110 <__read_chk@plt+0x39c8c>
   4897c:	ldr	r3, [r9]
   48980:	cmp	r5, r3
   48984:	beq	49240 <__read_chk@plt+0x42dbc>
   48988:	ldr	r0, [pc, #2424]	; 49308 <__read_chk@plt+0x42e84>
   4898c:	mov	r1, r5
   48990:	str	r5, [r9]
   48994:	mov	r2, r5
   48998:	add	r0, pc, r0
   4899c:	bl	40110 <__read_chk@plt+0x39c8c>
   489a0:	b	485d0 <__read_chk@plt+0x4214c>
   489a4:	mov	r0, r4
   489a8:	mov	r1, #5
   489ac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   489b0:	mov	r4, r0
   489b4:	bl	46fa8 <__read_chk@plt+0x40b24>
   489b8:	cmn	sl, #1
   489bc:	mov	r5, r0
   489c0:	beq	48640 <__read_chk@plt+0x421bc>
   489c4:	bl	47cf0 <__read_chk@plt+0x4186c>
   489c8:	mov	r1, r0
   489cc:	mov	r0, fp
   489d0:	bl	54f4 <cfsetospeed@plt>
   489d4:	cmn	r0, #1
   489d8:	bne	48640 <__read_chk@plt+0x421bc>
   489dc:	mov	r1, r5
   489e0:	ldr	r0, [sp, #16]
   489e4:	bl	4005c <__read_chk@plt+0x39bd8>
   489e8:	b	48640 <__read_chk@plt+0x421bc>
   489ec:	mov	r0, r4
   489f0:	mov	r1, #5
   489f4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   489f8:	mov	r4, r0
   489fc:	bl	46fa8 <__read_chk@plt+0x40b24>
   48a00:	cmn	sl, #1
   48a04:	mov	r5, r0
   48a08:	beq	48640 <__read_chk@plt+0x421bc>
   48a0c:	bl	47cf0 <__read_chk@plt+0x4186c>
   48a10:	mov	r1, r0
   48a14:	mov	r0, fp
   48a18:	bl	59d4 <cfsetispeed@plt>
   48a1c:	cmn	r0, #1
   48a20:	bne	48640 <__read_chk@plt+0x421bc>
   48a24:	mov	r1, r5
   48a28:	ldr	r0, [sp, #20]
   48a2c:	bl	4005c <__read_chk@plt+0x39bd8>
   48a30:	b	48640 <__read_chk@plt+0x421bc>
   48a34:	mov	r1, r7
   48a38:	mov	r0, r5
   48a3c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48a40:	mov	r4, r0
   48a44:	blx	r6
   48a48:	ldr	r3, [sp, #32]
   48a4c:	cmp	r0, #0
   48a50:	orrne	r3, r3, #512	; 0x200
   48a54:	biceq	r3, r3, #512	; 0x200
   48a58:	str	r3, [sp, #32]
   48a5c:	b	48640 <__read_chk@plt+0x421bc>
   48a60:	mov	r1, r7
   48a64:	mov	r0, r5
   48a68:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48a6c:	mov	r4, r0
   48a70:	blx	r6
   48a74:	ldr	r3, [sp, #32]
   48a78:	cmp	r0, #0
   48a7c:	orrne	r3, r3, #256	; 0x100
   48a80:	biceq	r3, r3, #256	; 0x100
   48a84:	str	r3, [sp, #32]
   48a88:	b	48640 <__read_chk@plt+0x421bc>
   48a8c:	mov	r1, r7
   48a90:	mov	r0, r5
   48a94:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48a98:	mov	r4, r0
   48a9c:	blx	r6
   48aa0:	ldr	r3, [sp, #32]
   48aa4:	cmp	r0, #0
   48aa8:	orrne	r3, r3, #48	; 0x30
   48aac:	biceq	r3, r3, #48	; 0x30
   48ab0:	str	r3, [sp, #32]
   48ab4:	b	48640 <__read_chk@plt+0x421bc>
   48ab8:	mov	r1, r7
   48abc:	mov	r0, r5
   48ac0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48ac4:	mov	r4, r0
   48ac8:	blx	r6
   48acc:	ldr	r3, [sp, #32]
   48ad0:	cmp	r0, #0
   48ad4:	orrne	r3, r3, #32
   48ad8:	biceq	r3, r3, #32
   48adc:	str	r3, [sp, #32]
   48ae0:	b	48640 <__read_chk@plt+0x421bc>
   48ae4:	mov	r1, r7
   48ae8:	mov	r0, r5
   48aec:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48af0:	mov	r4, r0
   48af4:	blx	r6
   48af8:	ldr	r3, [sp, #28]
   48afc:	cmp	r0, #0
   48b00:	orrne	r3, r3, #32
   48b04:	biceq	r3, r3, #32
   48b08:	str	r3, [sp, #28]
   48b0c:	b	48640 <__read_chk@plt+0x421bc>
   48b10:	mov	r1, r7
   48b14:	mov	r0, r5
   48b18:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48b1c:	mov	r4, r0
   48b20:	blx	r6
   48b24:	ldr	r3, [sp, #28]
   48b28:	cmp	r0, #0
   48b2c:	orrne	r3, r3, #16
   48b30:	biceq	r3, r3, #16
   48b34:	str	r3, [sp, #28]
   48b38:	b	48640 <__read_chk@plt+0x421bc>
   48b3c:	mov	r1, r7
   48b40:	mov	r0, r5
   48b44:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48b48:	mov	r4, r0
   48b4c:	blx	r6
   48b50:	ldr	r3, [sp, #28]
   48b54:	cmp	r0, #0
   48b58:	orrne	r3, r3, #8
   48b5c:	biceq	r3, r3, #8
   48b60:	str	r3, [sp, #28]
   48b64:	b	48640 <__read_chk@plt+0x421bc>
   48b68:	mov	r1, r7
   48b6c:	mov	r0, r5
   48b70:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48b74:	mov	r4, r0
   48b78:	blx	r6
   48b7c:	ldr	r3, [sp, #28]
   48b80:	cmp	r0, #0
   48b84:	orrne	r3, r3, #4
   48b88:	biceq	r3, r3, #4
   48b8c:	str	r3, [sp, #28]
   48b90:	b	48640 <__read_chk@plt+0x421bc>
   48b94:	mov	r1, r7
   48b98:	mov	r0, r5
   48b9c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48ba0:	mov	r4, r0
   48ba4:	blx	r6
   48ba8:	ldr	r3, [sp, #28]
   48bac:	cmp	r0, #0
   48bb0:	orrne	r3, r3, #2
   48bb4:	biceq	r3, r3, #2
   48bb8:	str	r3, [sp, #28]
   48bbc:	b	48640 <__read_chk@plt+0x421bc>
   48bc0:	mov	r1, r7
   48bc4:	mov	r0, r5
   48bc8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48bcc:	mov	r4, r0
   48bd0:	blx	r6
   48bd4:	ldr	r3, [sp, #28]
   48bd8:	cmp	r0, #0
   48bdc:	orrne	r3, r3, #1
   48be0:	biceq	r3, r3, #1
   48be4:	str	r3, [sp, #28]
   48be8:	b	48640 <__read_chk@plt+0x421bc>
   48bec:	mov	r1, r7
   48bf0:	mov	r0, r5
   48bf4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48bf8:	mov	r4, r0
   48bfc:	blx	r6
   48c00:	ldr	r3, [sp, #36]	; 0x24
   48c04:	cmp	r0, #0
   48c08:	orrne	r3, r3, #16384	; 0x4000
   48c0c:	biceq	r3, r3, #16384	; 0x4000
   48c10:	str	r3, [sp, #36]	; 0x24
   48c14:	b	48640 <__read_chk@plt+0x421bc>
   48c18:	mov	r1, r7
   48c1c:	mov	r0, r5
   48c20:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48c24:	mov	r4, r0
   48c28:	blx	r6
   48c2c:	ldr	r3, [sp, #36]	; 0x24
   48c30:	cmp	r0, #0
   48c34:	orrne	r3, r3, #2048	; 0x800
   48c38:	biceq	r3, r3, #2048	; 0x800
   48c3c:	str	r3, [sp, #36]	; 0x24
   48c40:	b	48640 <__read_chk@plt+0x421bc>
   48c44:	mov	r1, r7
   48c48:	mov	r0, r5
   48c4c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48c50:	mov	r4, r0
   48c54:	blx	r6
   48c58:	ldr	r3, [sp, #36]	; 0x24
   48c5c:	cmp	r0, #0
   48c60:	orrne	r3, r3, #512	; 0x200
   48c64:	biceq	r3, r3, #512	; 0x200
   48c68:	str	r3, [sp, #36]	; 0x24
   48c6c:	b	48640 <__read_chk@plt+0x421bc>
   48c70:	mov	r1, r7
   48c74:	mov	r0, r5
   48c78:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48c7c:	mov	r4, r0
   48c80:	blx	r6
   48c84:	ldr	r3, [sp, #36]	; 0x24
   48c88:	cmp	r0, #0
   48c8c:	orrne	r3, r3, #32768	; 0x8000
   48c90:	biceq	r3, r3, #32768	; 0x8000
   48c94:	str	r3, [sp, #36]	; 0x24
   48c98:	b	48640 <__read_chk@plt+0x421bc>
   48c9c:	mov	r1, r7
   48ca0:	mov	r0, r5
   48ca4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48ca8:	mov	r4, r0
   48cac:	blx	r6
   48cb0:	ldr	r3, [sp, #36]	; 0x24
   48cb4:	cmp	r0, #0
   48cb8:	orrne	r3, r3, #256	; 0x100
   48cbc:	biceq	r3, r3, #256	; 0x100
   48cc0:	str	r3, [sp, #36]	; 0x24
   48cc4:	b	48640 <__read_chk@plt+0x421bc>
   48cc8:	mov	r1, r7
   48ccc:	mov	r0, r5
   48cd0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48cd4:	mov	r4, r0
   48cd8:	blx	r6
   48cdc:	ldr	r3, [sp, #36]	; 0x24
   48ce0:	cmp	r0, #0
   48ce4:	orrne	r3, r3, #128	; 0x80
   48ce8:	biceq	r3, r3, #128	; 0x80
   48cec:	str	r3, [sp, #36]	; 0x24
   48cf0:	b	48640 <__read_chk@plt+0x421bc>
   48cf4:	mov	r1, r7
   48cf8:	mov	r0, r5
   48cfc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48d00:	mov	r4, r0
   48d04:	blx	r6
   48d08:	ldr	r3, [sp, #36]	; 0x24
   48d0c:	cmp	r0, #0
   48d10:	orrne	r3, r3, #64	; 0x40
   48d14:	biceq	r3, r3, #64	; 0x40
   48d18:	str	r3, [sp, #36]	; 0x24
   48d1c:	b	48640 <__read_chk@plt+0x421bc>
   48d20:	mov	r1, r7
   48d24:	mov	r0, r5
   48d28:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48d2c:	mov	r4, r0
   48d30:	blx	r6
   48d34:	ldr	r3, [sp, #36]	; 0x24
   48d38:	cmp	r0, #0
   48d3c:	orrne	r3, r3, #32
   48d40:	biceq	r3, r3, #32
   48d44:	str	r3, [sp, #36]	; 0x24
   48d48:	b	48640 <__read_chk@plt+0x421bc>
   48d4c:	mov	r1, r7
   48d50:	mov	r0, r5
   48d54:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48d58:	mov	r4, r0
   48d5c:	blx	r6
   48d60:	ldr	r3, [sp, #36]	; 0x24
   48d64:	cmp	r0, #0
   48d68:	orrne	r3, r3, #16
   48d6c:	biceq	r3, r3, #16
   48d70:	str	r3, [sp, #36]	; 0x24
   48d74:	b	48640 <__read_chk@plt+0x421bc>
   48d78:	mov	r1, r7
   48d7c:	mov	r0, r5
   48d80:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48d84:	mov	r4, r0
   48d88:	blx	r6
   48d8c:	ldr	r3, [sp, #36]	; 0x24
   48d90:	cmp	r0, #0
   48d94:	orrne	r3, r3, #8
   48d98:	biceq	r3, r3, #8
   48d9c:	str	r3, [sp, #36]	; 0x24
   48da0:	b	48640 <__read_chk@plt+0x421bc>
   48da4:	mov	r1, r7
   48da8:	mov	r0, r5
   48dac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48db0:	mov	r4, r0
   48db4:	blx	r6
   48db8:	ldr	r3, [sp, #36]	; 0x24
   48dbc:	cmp	r0, #0
   48dc0:	orrne	r3, r3, #4
   48dc4:	biceq	r3, r3, #4
   48dc8:	str	r3, [sp, #36]	; 0x24
   48dcc:	b	48640 <__read_chk@plt+0x421bc>
   48dd0:	mov	r1, r7
   48dd4:	mov	r0, r5
   48dd8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48ddc:	mov	r4, r0
   48de0:	blx	r6
   48de4:	ldr	r3, [sp, #36]	; 0x24
   48de8:	cmp	r0, #0
   48dec:	orrne	r3, r3, #2
   48df0:	biceq	r3, r3, #2
   48df4:	str	r3, [sp, #36]	; 0x24
   48df8:	b	48640 <__read_chk@plt+0x421bc>
   48dfc:	mov	r1, r7
   48e00:	mov	r0, r5
   48e04:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48e08:	mov	r4, r0
   48e0c:	blx	r6
   48e10:	ldr	r3, [sp, #36]	; 0x24
   48e14:	cmp	r0, #0
   48e18:	orrne	r3, r3, #1
   48e1c:	biceq	r3, r3, #1
   48e20:	str	r3, [sp, #36]	; 0x24
   48e24:	b	48640 <__read_chk@plt+0x421bc>
   48e28:	mov	r1, r7
   48e2c:	mov	r0, r5
   48e30:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48e34:	mov	r4, r0
   48e38:	blx	r6
   48e3c:	ldr	r3, [sp, #24]
   48e40:	cmp	r0, #0
   48e44:	orrne	r3, r3, #16384	; 0x4000
   48e48:	biceq	r3, r3, #16384	; 0x4000
   48e4c:	str	r3, [sp, #24]
   48e50:	b	48640 <__read_chk@plt+0x421bc>
   48e54:	mov	r1, r7
   48e58:	mov	r0, r5
   48e5c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48e60:	mov	r4, r0
   48e64:	blx	r6
   48e68:	ldr	r3, [sp, #24]
   48e6c:	cmp	r0, #0
   48e70:	orrne	r3, r3, #8192	; 0x2000
   48e74:	biceq	r3, r3, #8192	; 0x2000
   48e78:	str	r3, [sp, #24]
   48e7c:	b	48640 <__read_chk@plt+0x421bc>
   48e80:	mov	r1, r7
   48e84:	mov	r0, r5
   48e88:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48e8c:	mov	r4, r0
   48e90:	blx	r6
   48e94:	ldr	r3, [sp, #24]
   48e98:	cmp	r0, #0
   48e9c:	orrne	r3, r3, #4096	; 0x1000
   48ea0:	biceq	r3, r3, #4096	; 0x1000
   48ea4:	str	r3, [sp, #24]
   48ea8:	b	48640 <__read_chk@plt+0x421bc>
   48eac:	mov	r1, r7
   48eb0:	mov	r0, r5
   48eb4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48eb8:	mov	r4, r0
   48ebc:	blx	r6
   48ec0:	ldr	r3, [sp, #24]
   48ec4:	cmp	r0, #0
   48ec8:	orrne	r3, r3, #2048	; 0x800
   48ecc:	biceq	r3, r3, #2048	; 0x800
   48ed0:	str	r3, [sp, #24]
   48ed4:	b	48640 <__read_chk@plt+0x421bc>
   48ed8:	mov	r1, r7
   48edc:	mov	r0, r5
   48ee0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48ee4:	mov	r4, r0
   48ee8:	blx	r6
   48eec:	ldr	r3, [sp, #24]
   48ef0:	cmp	r0, #0
   48ef4:	orrne	r3, r3, #1024	; 0x400
   48ef8:	biceq	r3, r3, #1024	; 0x400
   48efc:	str	r3, [sp, #24]
   48f00:	b	48640 <__read_chk@plt+0x421bc>
   48f04:	mov	r1, r7
   48f08:	mov	r0, r5
   48f0c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48f10:	mov	r4, r0
   48f14:	blx	r6
   48f18:	ldr	r3, [sp, #24]
   48f1c:	cmp	r0, #0
   48f20:	orrne	r3, r3, #512	; 0x200
   48f24:	biceq	r3, r3, #512	; 0x200
   48f28:	str	r3, [sp, #24]
   48f2c:	b	48640 <__read_chk@plt+0x421bc>
   48f30:	mov	r1, r7
   48f34:	mov	r0, r5
   48f38:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48f3c:	mov	r4, r0
   48f40:	blx	r6
   48f44:	ldr	r3, [sp, #24]
   48f48:	cmp	r0, #0
   48f4c:	orrne	r3, r3, #256	; 0x100
   48f50:	biceq	r3, r3, #256	; 0x100
   48f54:	str	r3, [sp, #24]
   48f58:	b	48640 <__read_chk@plt+0x421bc>
   48f5c:	mov	r1, r7
   48f60:	mov	r0, r5
   48f64:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48f68:	mov	r4, r0
   48f6c:	blx	r6
   48f70:	ldr	r3, [sp, #24]
   48f74:	cmp	r0, #0
   48f78:	orrne	r3, r3, #128	; 0x80
   48f7c:	biceq	r3, r3, #128	; 0x80
   48f80:	str	r3, [sp, #24]
   48f84:	b	48640 <__read_chk@plt+0x421bc>
   48f88:	mov	r1, r7
   48f8c:	mov	r0, r5
   48f90:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48f94:	mov	r4, r0
   48f98:	blx	r6
   48f9c:	ldr	r3, [sp, #24]
   48fa0:	cmp	r0, #0
   48fa4:	orrne	r3, r3, #64	; 0x40
   48fa8:	biceq	r3, r3, #64	; 0x40
   48fac:	str	r3, [sp, #24]
   48fb0:	b	48640 <__read_chk@plt+0x421bc>
   48fb4:	mov	r1, r7
   48fb8:	mov	r0, r5
   48fbc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48fc0:	mov	r4, r0
   48fc4:	blx	r6
   48fc8:	ldr	r3, [sp, #24]
   48fcc:	cmp	r0, #0
   48fd0:	orrne	r3, r3, #32
   48fd4:	biceq	r3, r3, #32
   48fd8:	str	r3, [sp, #24]
   48fdc:	b	48640 <__read_chk@plt+0x421bc>
   48fe0:	mov	r1, r7
   48fe4:	mov	r0, r5
   48fe8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   48fec:	mov	r4, r0
   48ff0:	blx	r6
   48ff4:	ldr	r3, [sp, #24]
   48ff8:	cmp	r0, #0
   48ffc:	orrne	r3, r3, #16
   49000:	biceq	r3, r3, #16
   49004:	str	r3, [sp, #24]
   49008:	b	48640 <__read_chk@plt+0x421bc>
   4900c:	mov	r1, r7
   49010:	mov	r0, r5
   49014:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49018:	mov	r4, r0
   4901c:	blx	r6
   49020:	ldr	r3, [sp, #24]
   49024:	cmp	r0, #0
   49028:	orrne	r3, r3, #8
   4902c:	biceq	r3, r3, #8
   49030:	str	r3, [sp, #24]
   49034:	b	48640 <__read_chk@plt+0x421bc>
   49038:	mov	r1, r7
   4903c:	mov	r0, r5
   49040:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49044:	mov	r4, r0
   49048:	blx	r6
   4904c:	ldr	r3, [sp, #24]
   49050:	cmp	r0, #0
   49054:	orrne	r3, r3, #4
   49058:	biceq	r3, r3, #4
   4905c:	str	r3, [sp, #24]
   49060:	b	48640 <__read_chk@plt+0x421bc>
   49064:	mov	r1, r7
   49068:	mov	r0, r5
   4906c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49070:	mov	r4, r0
   49074:	blx	r6
   49078:	strb	r0, [sp, #54]	; 0x36
   4907c:	b	48640 <__read_chk@plt+0x421bc>
   49080:	mov	r1, r7
   49084:	mov	r0, r5
   49088:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4908c:	mov	r4, r0
   49090:	blx	r6
   49094:	strb	r0, [sp, #56]	; 0x38
   49098:	b	48640 <__read_chk@plt+0x421bc>
   4909c:	mov	r1, r7
   490a0:	mov	r0, r5
   490a4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   490a8:	mov	r4, r0
   490ac:	blx	r6
   490b0:	strb	r0, [sp, #55]	; 0x37
   490b4:	b	48640 <__read_chk@plt+0x421bc>
   490b8:	mov	r1, r7
   490bc:	mov	r0, r5
   490c0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   490c4:	mov	r4, r0
   490c8:	blx	r6
   490cc:	strb	r0, [sp, #53]	; 0x35
   490d0:	b	48640 <__read_chk@plt+0x421bc>
   490d4:	mov	r1, r7
   490d8:	mov	r0, r5
   490dc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   490e0:	mov	r4, r0
   490e4:	blx	r6
   490e8:	strb	r0, [sp, #51]	; 0x33
   490ec:	b	48640 <__read_chk@plt+0x421bc>
   490f0:	mov	r1, r7
   490f4:	mov	r0, r5
   490f8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   490fc:	mov	r4, r0
   49100:	blx	r6
   49104:	strb	r0, [sp, #50]	; 0x32
   49108:	b	48640 <__read_chk@plt+0x421bc>
   4910c:	mov	r1, r7
   49110:	mov	r0, r5
   49114:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49118:	mov	r4, r0
   4911c:	blx	r6
   49120:	strb	r0, [sp, #49]	; 0x31
   49124:	b	48640 <__read_chk@plt+0x421bc>
   49128:	mov	r1, r7
   4912c:	mov	r0, r5
   49130:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49134:	mov	r4, r0
   49138:	blx	r6
   4913c:	strb	r0, [sp, #57]	; 0x39
   49140:	b	48640 <__read_chk@plt+0x421bc>
   49144:	mov	r1, r7
   49148:	mov	r0, r5
   4914c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49150:	mov	r4, r0
   49154:	blx	r6
   49158:	strb	r0, [sp, #52]	; 0x34
   4915c:	b	48640 <__read_chk@plt+0x421bc>
   49160:	mov	r1, r7
   49164:	mov	r0, r5
   49168:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4916c:	mov	r4, r0
   49170:	blx	r6
   49174:	strb	r0, [sp, #45]	; 0x2d
   49178:	b	48640 <__read_chk@plt+0x421bc>
   4917c:	mov	r1, r7
   49180:	mov	r0, r5
   49184:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49188:	mov	r4, r0
   4918c:	blx	r6
   49190:	strb	r0, [sp, #44]	; 0x2c
   49194:	b	48640 <__read_chk@plt+0x421bc>
   49198:	mov	r1, r7
   4919c:	mov	r0, r5
   491a0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   491a4:	mov	r4, r0
   491a8:	blx	r6
   491ac:	strb	r0, [sp, #43]	; 0x2b
   491b0:	b	48640 <__read_chk@plt+0x421bc>
   491b4:	mov	r1, r7
   491b8:	mov	r0, r5
   491bc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   491c0:	mov	r4, r0
   491c4:	blx	r6
   491c8:	strb	r0, [sp, #42]	; 0x2a
   491cc:	b	48640 <__read_chk@plt+0x421bc>
   491d0:	mov	r1, r7
   491d4:	mov	r0, r5
   491d8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   491dc:	mov	r4, r0
   491e0:	blx	r6
   491e4:	strb	r0, [sp, #41]	; 0x29
   491e8:	b	48640 <__read_chk@plt+0x421bc>
   491ec:	mov	r2, r3
   491f0:	mov	r1, r3
   491f4:	ldr	r0, [sp, #12]
   491f8:	str	r3, [sp]
   491fc:	bl	401e0 <__read_chk@plt+0x39d5c>
   49200:	ldr	r2, [r8]
   49204:	ldr	r3, [sp]
   49208:	cmp	r2, #0
   4920c:	sub	r2, r3, #1
   49210:	bne	49280 <__read_chk@plt+0x42dfc>
   49214:	cmp	r2, #126	; 0x7e
   49218:	bls	492cc <__read_chk@plt+0x42e48>
   4921c:	sub	r2, r3, #128	; 0x80
   49220:	cmp	r2, #31
   49224:	bhi	4896c <__read_chk@plt+0x424e8>
   49228:	mov	r0, r4
   4922c:	mov	r1, #5
   49230:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49234:	mov	r4, r0
   49238:	bl	46fa8 <__read_chk@plt+0x40b24>
   4923c:	b	48640 <__read_chk@plt+0x421bc>
   49240:	cmn	sl, #1
   49244:	beq	485d0 <__read_chk@plt+0x4214c>
   49248:	ldr	r0, [sp, #8]
   4924c:	mov	r2, fp
   49250:	mov	r1, #0
   49254:	bl	5ce0 <tcsetattr@plt>
   49258:	cmn	r0, #1
   4925c:	bne	485d0 <__read_chk@plt+0x4214c>
   49260:	bl	6214 <__errno_location@plt>
   49264:	ldr	r0, [r0]
   49268:	bl	5740 <strerror@plt>
   4926c:	mov	r1, r0
   49270:	ldr	r0, [pc, #148]	; 4930c <__read_chk@plt+0x42e88>
   49274:	add	r0, pc, r0
   49278:	bl	40110 <__read_chk@plt+0x39c8c>
   4927c:	b	485d0 <__read_chk@plt+0x4214c>
   49280:	cmp	r2, #158	; 0x9e
   49284:	bls	49228 <__read_chk@plt+0x42da4>
   49288:	ldr	r0, [pc, #128]	; 49310 <__read_chk@plt+0x42e8c>
   4928c:	mov	r1, r3
   49290:	add	r0, pc, r0
   49294:	bl	40110 <__read_chk@plt+0x39c8c>
   49298:	b	4897c <__read_chk@plt+0x424f8>
   4929c:	ldr	r3, [pc, #112]	; 49314 <__read_chk@plt+0x42e90>
   492a0:	mov	r7, #4
   492a4:	ldr	r6, [r4, r3]
   492a8:	b	485f8 <__read_chk@plt+0x42174>
   492ac:	bl	6214 <__errno_location@plt>
   492b0:	ldr	r0, [r0]
   492b4:	bl	5740 <strerror@plt>
   492b8:	mov	r1, r0
   492bc:	ldr	r0, [pc, #84]	; 49318 <__read_chk@plt+0x42e94>
   492c0:	add	r0, pc, r0
   492c4:	bl	40110 <__read_chk@plt+0x39c8c>
   492c8:	b	48618 <__read_chk@plt+0x42194>
   492cc:	mov	r0, r4
   492d0:	mov	r1, #2
   492d4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   492d8:	mov	r4, r0
   492dc:	bl	46f98 <__read_chk@plt+0x40b14>
   492e0:	b	48640 <__read_chk@plt+0x421bc>
   492e4:	bl	5d64 <__stack_chk_fail@plt>
   492e8:	andeq	r8, r7, r8, ror #6
   492ec:	andeq	r0, r0, r8, asr #11
   492f0:	andeq	r0, r0, ip, ror #12
   492f4:	andeq	r0, r0, r4, ror #12
   492f8:	andeq	r4, r4, ip, lsl #2
   492fc:	andeq	r4, r4, r4, ror #1
   49300:	strheq	r4, [r4], -ip
   49304:	andeq	r3, r4, r8, ror #27
   49308:	andeq	r3, r4, r8, ror #27
   4930c:	andeq	r3, r4, ip, lsr r5
   49310:	andeq	r3, r4, ip, asr #9
   49314:	andeq	r0, r0, ip, asr #11
   49318:	andeq	r3, r4, r0, lsr #8
   4931c:	bx	lr
   49320:	push	{r4, lr}
   49324:	subs	r4, r0, #0
   49328:	beq	49348 <__read_chk@plt+0x42ec4>
   4932c:	bl	6070 <malloc@plt>
   49330:	cmp	r0, #0
   49334:	popne	{r4, pc}
   49338:	ldr	r0, [pc, #20]	; 49354 <__read_chk@plt+0x42ed0>
   4933c:	mov	r1, r4
   49340:	add	r0, pc, r0
   49344:	bl	3dae8 <__read_chk@plt+0x37664>
   49348:	ldr	r0, [pc, #8]	; 49358 <__read_chk@plt+0x42ed4>
   4934c:	add	r0, pc, r0
   49350:	bl	3dae8 <__read_chk@plt+0x37664>
   49354:	andeq	r3, r4, r8, lsr #9
   49358:	andeq	r3, r4, r8, lsl #9
   4935c:	cmp	r0, #0
   49360:	cmpne	r1, #0
   49364:	push	{r3, r4, r5, lr}
   49368:	mov	r4, r1
   4936c:	mov	r5, r0
   49370:	beq	493b8 <__read_chk@plt+0x42f34>
   49374:	mvn	r0, #0
   49378:	mov	r1, r5
   4937c:	bl	7c740 <__read_chk@plt+0x762bc>
   49380:	cmp	r4, r0
   49384:	bhi	493ac <__read_chk@plt+0x42f28>
   49388:	mov	r0, r5
   4938c:	mov	r1, r4
   49390:	bl	5f80 <calloc@plt>
   49394:	cmp	r0, #0
   49398:	popne	{r3, r4, r5, pc}
   4939c:	ldr	r0, [pc, #32]	; 493c4 <__read_chk@plt+0x42f40>
   493a0:	mul	r1, r5, r4
   493a4:	add	r0, pc, r0
   493a8:	bl	3dae8 <__read_chk@plt+0x37664>
   493ac:	ldr	r0, [pc, #20]	; 493c8 <__read_chk@plt+0x42f44>
   493b0:	add	r0, pc, r0
   493b4:	bl	3dae8 <__read_chk@plt+0x37664>
   493b8:	ldr	r0, [pc, #12]	; 493cc <__read_chk@plt+0x42f48>
   493bc:	add	r0, pc, r0
   493c0:	bl	3dae8 <__read_chk@plt+0x37664>
   493c4:	andeq	r3, r4, ip, lsr #9
   493c8:	andeq	r3, r4, ip, ror r4
   493cc:	andeq	r3, r4, ip, asr r4
   493d0:	push	{r3, r4, r5, lr}
   493d4:	mov	r5, r1
   493d8:	mov	r4, r2
   493dc:	bl	7a9d4 <__read_chk@plt+0x74550>
   493e0:	cmp	r0, #0
   493e4:	popne	{r3, r4, r5, pc}
   493e8:	ldr	r0, [pc, #12]	; 493fc <__read_chk@plt+0x42f78>
   493ec:	mov	r1, r5
   493f0:	mov	r2, r4
   493f4:	add	r0, pc, r0
   493f8:	bl	3dae8 <__read_chk@plt+0x37664>
   493fc:	andeq	r3, r4, ip, lsl #9
   49400:	push	{r4, r5, r6, lr}
   49404:	mov	r6, r0
   49408:	bl	6088 <strlen@plt>
   4940c:	add	r4, r0, #1
   49410:	mov	r0, r4
   49414:	bl	49320 <__read_chk@plt+0x42e9c>
   49418:	mov	r1, r6
   4941c:	mov	r2, r4
   49420:	mov	r5, r0
   49424:	bl	7ae18 <__read_chk@plt+0x74994>
   49428:	mov	r0, r5
   4942c:	pop	{r4, r5, r6, pc}
   49430:	push	{r1, r2, r3}
   49434:	mov	r1, #1
   49438:	push	{r4, r5, lr}
   4943c:	sub	sp, sp, #8
   49440:	ldr	lr, [pc, #108]	; 494b4 <__read_chk@plt+0x43030>
   49444:	add	ip, sp, #24
   49448:	ldr	r4, [pc, #104]	; 494b8 <__read_chk@plt+0x43034>
   4944c:	mov	r5, r0
   49450:	add	lr, pc, lr
   49454:	mov	r3, ip
   49458:	ldr	r2, [sp, #20]
   4945c:	ldr	r4, [lr, r4]
   49460:	str	ip, [sp]
   49464:	ldr	ip, [r4]
   49468:	str	ip, [sp, #4]
   4946c:	bl	6310 <__vasprintf_chk@plt>
   49470:	cmp	r0, #0
   49474:	blt	494a4 <__read_chk@plt+0x43020>
   49478:	ldr	r3, [r5]
   4947c:	cmp	r3, #0
   49480:	beq	494a4 <__read_chk@plt+0x43020>
   49484:	ldr	r2, [sp, #4]
   49488:	ldr	r3, [r4]
   4948c:	cmp	r2, r3
   49490:	bne	494b0 <__read_chk@plt+0x4302c>
   49494:	add	sp, sp, #8
   49498:	pop	{r4, r5, lr}
   4949c:	add	sp, sp, #12
   494a0:	bx	lr
   494a4:	ldr	r0, [pc, #16]	; 494bc <__read_chk@plt+0x43038>
   494a8:	add	r0, pc, r0
   494ac:	bl	3dae8 <__read_chk@plt+0x37664>
   494b0:	bl	5d64 <__stack_chk_fail@plt>
   494b4:	andeq	r7, r7, ip, lsr #9
   494b8:	andeq	r0, r0, r8, asr #11
   494bc:	andeq	r3, r4, r4, lsl r4
   494c0:	cmp	r1, #0
   494c4:	cmpne	r0, #0
   494c8:	mov	r3, r0
   494cc:	push	{r4, r5, r6}
   494d0:	movne	r0, #0
   494d4:	moveq	r0, #1
   494d8:	beq	49570 <__read_chk@plt+0x430ec>
   494dc:	cmp	r2, #0
   494e0:	beq	49570 <__read_chk@plt+0x430ec>
   494e4:	ldrh	r4, [r1]
   494e8:	ldrh	ip, [r2]
   494ec:	cmp	r4, ip
   494f0:	bne	49570 <__read_chk@plt+0x430ec>
   494f4:	ldr	r4, [r1]
   494f8:	ldr	ip, [r1, #4]
   494fc:	ldr	r6, [r1, #8]
   49500:	ldr	r5, [r1, #12]
   49504:	str	r4, [r3]
   49508:	str	ip, [r3, #4]
   4950c:	str	r6, [r3, #8]
   49510:	str	r5, [r3, #12]
   49514:	ldr	ip, [r1, #20]
   49518:	ldr	r4, [r1, #16]
   4951c:	str	ip, [r3, #20]
   49520:	str	r4, [r3, #16]
   49524:	ldrh	ip, [r1]
   49528:	cmp	ip, #2
   4952c:	beq	4957c <__read_chk@plt+0x430f8>
   49530:	cmp	ip, #10
   49534:	bne	49570 <__read_chk@plt+0x430ec>
   49538:	ldr	r1, [r1, #20]
   4953c:	str	r1, [r3, #20]
   49540:	add	r1, r3, r0
   49544:	add	ip, r2, r0
   49548:	add	r0, r0, #4
   4954c:	ldr	r4, [r1, #4]
   49550:	cmp	r0, #16
   49554:	ldr	ip, [ip, #4]
   49558:	and	ip, r4, ip
   4955c:	str	ip, [r1, #4]
   49560:	bne	49540 <__read_chk@plt+0x430bc>
   49564:	mov	r0, #0
   49568:	pop	{r4, r5, r6}
   4956c:	bx	lr
   49570:	mvn	r0, #0
   49574:	pop	{r4, r5, r6}
   49578:	bx	lr
   4957c:	ldr	r2, [r2, #4]
   49580:	ldr	r1, [r3, #4]
   49584:	and	r2, r1, r2
   49588:	str	r2, [r3, #4]
   4958c:	pop	{r4, r5, r6}
   49590:	bx	lr
   49594:	ldr	r3, [pc, #324]	; 496e0 <__read_chk@plt+0x4325c>
   49598:	cmp	r0, #0
   4959c:	ldr	ip, [pc, #320]	; 496e4 <__read_chk@plt+0x43260>
   495a0:	add	r3, pc, r3
   495a4:	push	{r4, r5, r6, r7, r8, r9, lr}
   495a8:	mov	r5, r1
   495ac:	mov	r1, r3
   495b0:	sub	sp, sp, #44	; 0x2c
   495b4:	ldr	r8, [r1, ip]
   495b8:	mov	r3, #0
   495bc:	mov	r4, #4
   495c0:	str	r3, [sp, #8]
   495c4:	add	r2, sp, r4
   495c8:	str	r3, [sp, #12]
   495cc:	ldr	r1, [r8]
   495d0:	str	r3, [sp, #16]
   495d4:	str	r3, [sp, #20]
   495d8:	str	r1, [sp, #36]	; 0x24
   495dc:	str	r3, [sp, #24]
   495e0:	str	r3, [sp, #28]
   495e4:	str	r3, [sp, #32]
   495e8:	str	r4, [sp, #4]
   495ec:	beq	496d4 <__read_chk@plt+0x43250>
   495f0:	mov	r1, r3
   495f4:	mov	r3, sp
   495f8:	bl	55cc <getaddrinfo@plt>
   495fc:	subs	r7, r0, #0
   49600:	bne	496d4 <__read_chk@plt+0x43250>
   49604:	ldr	r4, [sp]
   49608:	cmp	r4, #0
   4960c:	beq	496d4 <__read_chk@plt+0x43250>
   49610:	ldr	r6, [r4, #20]
   49614:	cmp	r6, #0
   49618:	beq	496d4 <__read_chk@plt+0x43250>
   4961c:	cmp	r5, #0
   49620:	beq	49688 <__read_chk@plt+0x43204>
   49624:	mov	r0, r5
   49628:	mov	r1, r7
   4962c:	mov	r2, #24
   49630:	ldr	r9, [r4, #16]
   49634:	bl	5944 <memset@plt>
   49638:	ldrh	r3, [r6]
   4963c:	cmp	r3, #2
   49640:	beq	496bc <__read_chk@plt+0x43238>
   49644:	cmp	r3, #10
   49648:	bne	496ac <__read_chk@plt+0x43228>
   4964c:	cmp	r9, #27
   49650:	bls	496ac <__read_chk@plt+0x43228>
   49654:	mov	r2, r5
   49658:	mov	r1, r6
   4965c:	strh	r3, [r2], #4
   49660:	ldr	lr, [r1, #8]!
   49664:	ldr	r3, [r1, #12]
   49668:	ldr	ip, [r1, #4]
   4966c:	ldr	r0, [r1, #8]
   49670:	str	lr, [r5, #4]
   49674:	str	ip, [r2, #4]
   49678:	str	r0, [r2, #8]
   4967c:	str	r3, [r2, #12]
   49680:	ldr	r3, [r6, #24]
   49684:	str	r3, [r5, #20]
   49688:	mov	r0, r4
   4968c:	bl	5584 <freeaddrinfo@plt>
   49690:	ldr	r2, [sp, #36]	; 0x24
   49694:	mov	r0, r7
   49698:	ldr	r3, [r8]
   4969c:	cmp	r2, r3
   496a0:	bne	496dc <__read_chk@plt+0x43258>
   496a4:	add	sp, sp, #44	; 0x2c
   496a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   496ac:	mov	r0, r4
   496b0:	mvn	r7, #0
   496b4:	bl	5584 <freeaddrinfo@plt>
   496b8:	b	49690 <__read_chk@plt+0x4320c>
   496bc:	cmp	r9, #15
   496c0:	bls	496ac <__read_chk@plt+0x43228>
   496c4:	strh	r3, [r5]
   496c8:	ldr	r3, [r6, #4]
   496cc:	str	r3, [r5, #4]
   496d0:	b	49688 <__read_chk@plt+0x43204>
   496d4:	mvn	r7, #0
   496d8:	b	49690 <__read_chk@plt+0x4320c>
   496dc:	bl	5d64 <__stack_chk_fail@plt>
   496e0:	andeq	r7, r7, ip, asr r3
   496e4:	andeq	r0, r0, r8, asr #11
   496e8:	cmp	r0, #2
   496ec:	push	{r3, r4, r5, r6, r7, lr}
   496f0:	mov	r5, r0
   496f4:	mov	r4, r1
   496f8:	mov	r6, r2
   496fc:	beq	497b8 <__read_chk@plt+0x43334>
   49700:	cmp	r0, #10
   49704:	bne	497c0 <__read_chk@plt+0x4333c>
   49708:	cmp	r1, #128	; 0x80
   4970c:	bhi	497c0 <__read_chk@plt+0x4333c>
   49710:	cmp	r6, #0
   49714:	beq	497c0 <__read_chk@plt+0x4333c>
   49718:	mov	r0, r6
   4971c:	mov	r1, #0
   49720:	mov	r2, #24
   49724:	bl	5944 <memset@plt>
   49728:	cmp	r5, #2
   4972c:	beq	497c8 <__read_chk@plt+0x43344>
   49730:	cmp	r5, #10
   49734:	bne	497c0 <__read_chk@plt+0x4333c>
   49738:	cmp	r4, #31
   4973c:	strh	r5, [r6]
   49740:	bls	497f8 <__read_chk@plt+0x43374>
   49744:	sub	r5, r6, #4
   49748:	mov	r0, #0
   4974c:	mvn	r7, #0
   49750:	add	r5, r5, #4
   49754:	mov	r1, #1
   49758:	str	r7, [r5, #4]
   4975c:	sub	r4, r4, #32
   49760:	bl	7cfd8 <__read_chk@plt+0x76b54>
   49764:	cmp	r0, #3
   49768:	movgt	r3, #0
   4976c:	movle	r3, #1
   49770:	cmp	r4, #31
   49774:	movls	r2, #0
   49778:	andhi	r2, r3, #1
   4977c:	cmp	r2, #0
   49780:	bne	49750 <__read_chk@plt+0x432cc>
   49784:	cmp	r4, #0
   49788:	moveq	r3, #0
   4978c:	andne	r3, r3, #1
   49790:	cmp	r3, #0
   49794:	beq	497d4 <__read_chk@plt+0x43350>
   49798:	add	r6, r6, r0, lsl #2
   4979c:	mvn	r3, #0
   497a0:	rsb	r4, r4, #32
   497a4:	mov	r0, #0
   497a8:	lsl	r4, r3, r4
   497ac:	rev	r4, r4
   497b0:	str	r4, [r6, #4]
   497b4:	pop	{r3, r4, r5, r6, r7, pc}
   497b8:	cmp	r1, #32
   497bc:	bls	49710 <__read_chk@plt+0x4328c>
   497c0:	mvn	r0, #0
   497c4:	pop	{r3, r4, r5, r6, r7, pc}
   497c8:	cmp	r4, #0
   497cc:	strh	r5, [r6]
   497d0:	bne	497dc <__read_chk@plt+0x43358>
   497d4:	mov	r0, #0
   497d8:	pop	{r3, r4, r5, r6, r7, pc}
   497dc:	mvn	r3, #0
   497e0:	rsb	r4, r4, #32
   497e4:	lsl	r4, r3, r4
   497e8:	mov	r0, #0
   497ec:	rev	r4, r4
   497f0:	str	r4, [r6, #4]
   497f4:	pop	{r3, r4, r5, r6, r7, pc}
   497f8:	mov	r3, #1
   497fc:	mov	r0, #0
   49800:	b	49784 <__read_chk@plt+0x43300>
   49804:	ldr	r3, [pc, #300]	; 49938 <__read_chk@plt+0x434b4>
   49808:	push	{r4, r5, r6, r7, r8, lr}
   4980c:	mov	r6, r0
   49810:	ldr	r0, [pc, #292]	; 4993c <__read_chk@plt+0x434b8>
   49814:	add	r3, pc, r3
   49818:	ldrh	r7, [r6]
   4981c:	sub	sp, sp, #56	; 0x38
   49820:	ldrh	ip, [r1]
   49824:	mov	r4, r1
   49828:	ldr	r5, [r3, r0]
   4982c:	cmp	ip, r7
   49830:	ldr	r3, [r5]
   49834:	str	r3, [sp, #52]	; 0x34
   49838:	bne	498b0 <__read_chk@plt+0x4342c>
   4983c:	add	r7, sp, #4
   49840:	mov	r1, r2
   49844:	mov	r0, ip
   49848:	mov	r2, r7
   4984c:	bl	496e8 <__read_chk@plt+0x43264>
   49850:	cmn	r0, #1
   49854:	beq	498b0 <__read_chk@plt+0x4342c>
   49858:	add	r8, sp, #28
   4985c:	mov	r1, r6
   49860:	mov	r2, r7
   49864:	mov	r0, r8
   49868:	bl	494c0 <__read_chk@plt+0x4303c>
   4986c:	cmn	r0, #1
   49870:	beq	498b0 <__read_chk@plt+0x4342c>
   49874:	ldrh	r3, [sp, #28]
   49878:	ldrh	r2, [r4]
   4987c:	cmp	r2, r3
   49880:	beq	498b8 <__read_chk@plt+0x43434>
   49884:	cmp	r3, #10
   49888:	moveq	r0, #1
   4988c:	mvnne	r0, #0
   49890:	ldr	r2, [sp, #52]	; 0x34
   49894:	ldr	r3, [r5]
   49898:	cmp	r2, r3
   4989c:	bne	49934 <__read_chk@plt+0x434b0>
   498a0:	add	sp, sp, #56	; 0x38
   498a4:	pop	{r4, r5, r6, r7, r8, pc}
   498a8:	movhi	r0, #1
   498ac:	bhi	49890 <__read_chk@plt+0x4340c>
   498b0:	mvn	r0, #0
   498b4:	b	49890 <__read_chk@plt+0x4340c>
   498b8:	cmp	r2, #2
   498bc:	beq	4990c <__read_chk@plt+0x43488>
   498c0:	cmp	r2, #10
   498c4:	bne	498b0 <__read_chk@plt+0x4342c>
   498c8:	mov	r0, #0
   498cc:	add	r2, r8, r0
   498d0:	add	r3, r4, r0
   498d4:	ldrb	r2, [r2, #4]
   498d8:	ldrb	r3, [r3, #4]
   498dc:	cmp	r2, r3
   498e0:	bne	498a8 <__read_chk@plt+0x43424>
   498e4:	mov	r1, #1
   498e8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   498ec:	cmp	r0, #16
   498f0:	bne	498cc <__read_chk@plt+0x43448>
   498f4:	ldr	r3, [r4, #20]
   498f8:	ldr	r2, [sp, #48]	; 0x30
   498fc:	cmp	r2, r3
   49900:	bne	498a8 <__read_chk@plt+0x43424>
   49904:	mov	r0, #0
   49908:	b	49890 <__read_chk@plt+0x4340c>
   4990c:	ldr	r3, [r4, #4]
   49910:	ldr	r2, [sp, #32]
   49914:	cmp	r2, r3
   49918:	beq	49904 <__read_chk@plt+0x43480>
   4991c:	rev	r2, r2
   49920:	rev	r3, r3
   49924:	cmp	r2, r3
   49928:	movhi	r0, #1
   4992c:	mvnls	r0, #0
   49930:	b	49890 <__read_chk@plt+0x4340c>
   49934:	bl	5d64 <__stack_chk_fail@plt>
   49938:	andeq	r7, r7, r8, ror #1
   4993c:	andeq	r0, r0, r8, asr #11
   49940:	ldr	r3, [pc, #604]	; 49ba4 <__read_chk@plt+0x43720>
   49944:	cmp	r0, #0
   49948:	ldr	ip, [pc, #600]	; 49ba8 <__read_chk@plt+0x43724>
   4994c:	add	r3, pc, r3
   49950:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49954:	sub	sp, sp, #172	; 0xac
   49958:	ldr	r8, [r3, ip]
   4995c:	mov	r4, r1
   49960:	mov	r9, r2
   49964:	ldr	r3, [r8]
   49968:	str	r3, [sp, #164]	; 0xa4
   4996c:	beq	49b78 <__read_chk@plt+0x436f4>
   49970:	add	r6, sp, #100	; 0x64
   49974:	mov	r1, r0
   49978:	mov	r2, #64	; 0x40
   4997c:	mov	r0, r6
   49980:	bl	7ae18 <__read_chk@plt+0x74994>
   49984:	cmp	r0, #63	; 0x3f
   49988:	bhi	49b78 <__read_chk@plt+0x436f4>
   4998c:	mov	r0, r6
   49990:	mov	r1, #47	; 0x2f
   49994:	bl	640c <strchr@plt>
   49998:	subs	sl, r0, #0
   4999c:	beq	49b60 <__read_chk@plt+0x436dc>
   499a0:	mov	r5, sl
   499a4:	mov	r3, #0
   499a8:	mov	r1, sp
   499ac:	strb	r3, [r5], #1
   499b0:	mov	r2, #10
   499b4:	mov	r0, r5
   499b8:	bl	58fc <strtoul@plt>
   499bc:	ldrb	r3, [sl, #1]
   499c0:	cmp	r3, #0
   499c4:	mov	r7, r0
   499c8:	beq	49b78 <__read_chk@plt+0x436f4>
   499cc:	ldr	r3, [sp]
   499d0:	ldrb	r3, [r3]
   499d4:	cmp	r3, #0
   499d8:	bne	49b78 <__read_chk@plt+0x436f4>
   499dc:	cmp	r0, #128	; 0x80
   499e0:	bhi	49b78 <__read_chk@plt+0x436f4>
   499e4:	add	sl, sp, #4
   499e8:	mov	r0, r6
   499ec:	mov	r1, sl
   499f0:	bl	49594 <__read_chk@plt+0x43110>
   499f4:	cmn	r0, #1
   499f8:	beq	49b78 <__read_chk@plt+0x436f4>
   499fc:	cmp	r5, #0
   49a00:	beq	49b80 <__read_chk@plt+0x436fc>
   49a04:	ldrh	ip, [sp, #4]
   49a08:	cmp	ip, #2
   49a0c:	beq	49b34 <__read_chk@plt+0x436b0>
   49a10:	cmp	ip, #10
   49a14:	beq	49a34 <__read_chk@plt+0x435b0>
   49a18:	mvn	r0, #1
   49a1c:	ldr	r2, [sp, #164]	; 0xa4
   49a20:	ldr	r3, [r8]
   49a24:	cmp	r2, r3
   49a28:	bne	49ba0 <__read_chk@plt+0x4371c>
   49a2c:	add	sp, sp, #172	; 0xac
   49a30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49a34:	cmp	r7, #128	; 0x80
   49a38:	bhi	49a18 <__read_chk@plt+0x43594>
   49a3c:	mov	fp, sl
   49a40:	add	r6, sp, #28
   49a44:	ldm	fp!, {r0, r1, r2, r3}
   49a48:	mov	lr, r6
   49a4c:	add	r5, sp, #52	; 0x34
   49a50:	stmia	lr!, {r0, r1, r2, r3}
   49a54:	mov	r2, r5
   49a58:	ldm	fp, {r0, r1}
   49a5c:	stm	lr, {r0, r1}
   49a60:	mov	r0, ip
   49a64:	mov	r1, r7
   49a68:	bl	496e8 <__read_chk@plt+0x43264>
   49a6c:	cmn	r0, #1
   49a70:	beq	49a18 <__read_chk@plt+0x43594>
   49a74:	ldrh	r3, [sp, #52]	; 0x34
   49a78:	cmp	r3, #2
   49a7c:	beq	49b40 <__read_chk@plt+0x436bc>
   49a80:	cmp	r3, #10
   49a84:	bne	49a18 <__read_chk@plt+0x43594>
   49a88:	add	r3, sp, #48	; 0x30
   49a8c:	add	r1, sp, #64	; 0x40
   49a90:	ldr	r2, [r3, #8]
   49a94:	add	r3, r3, #4
   49a98:	cmp	r3, r1
   49a9c:	mvn	r2, r2
   49aa0:	str	r2, [r3, #4]
   49aa4:	bne	49a90 <__read_chk@plt+0x4360c>
   49aa8:	mov	r1, r6
   49aac:	mov	r2, r5
   49ab0:	add	r0, sp, #76	; 0x4c
   49ab4:	bl	494c0 <__read_chk@plt+0x4303c>
   49ab8:	cmn	r0, #1
   49abc:	beq	49a18 <__read_chk@plt+0x43594>
   49ac0:	ldrh	r3, [sp, #76]	; 0x4c
   49ac4:	cmp	r3, #2
   49ac8:	beq	49b50 <__read_chk@plt+0x436cc>
   49acc:	cmp	r3, #10
   49ad0:	bne	49a18 <__read_chk@plt+0x43594>
   49ad4:	add	r3, sp, #72	; 0x48
   49ad8:	add	r1, sp, #88	; 0x58
   49adc:	add	r3, r3, #4
   49ae0:	ldr	r2, [r3, #4]
   49ae4:	cmp	r2, #0
   49ae8:	bne	49a18 <__read_chk@plt+0x43594>
   49aec:	cmp	r3, r1
   49af0:	bne	49adc <__read_chk@plt+0x43658>
   49af4:	cmp	r4, #0
   49af8:	beq	49b20 <__read_chk@plt+0x4369c>
   49afc:	mov	ip, sl
   49b00:	ldm	ip!, {r0, r1, r2, r3}
   49b04:	str	r0, [r4]
   49b08:	str	r1, [r4, #4]
   49b0c:	ldm	ip!, {r0, r1}
   49b10:	str	r2, [r4, #8]
   49b14:	str	r3, [r4, #12]
   49b18:	str	r0, [r4, #16]
   49b1c:	str	r1, [r4, #20]
   49b20:	cmp	r9, #0
   49b24:	strne	r7, [r9]
   49b28:	movne	r0, #0
   49b2c:	moveq	r0, r9
   49b30:	b	49a1c <__read_chk@plt+0x43598>
   49b34:	cmp	r7, #32
   49b38:	bls	49a3c <__read_chk@plt+0x435b8>
   49b3c:	b	49a18 <__read_chk@plt+0x43594>
   49b40:	ldr	r3, [sp, #56]	; 0x38
   49b44:	mvn	r3, r3
   49b48:	str	r3, [sp, #56]	; 0x38
   49b4c:	b	49aa8 <__read_chk@plt+0x43624>
   49b50:	ldr	r3, [sp, #80]	; 0x50
   49b54:	cmp	r3, #0
   49b58:	beq	49af4 <__read_chk@plt+0x43670>
   49b5c:	b	49a18 <__read_chk@plt+0x43594>
   49b60:	add	sl, sp, #4
   49b64:	mov	r0, r6
   49b68:	mov	r1, sl
   49b6c:	bl	49594 <__read_chk@plt+0x43110>
   49b70:	cmn	r0, #1
   49b74:	bne	49b80 <__read_chk@plt+0x436fc>
   49b78:	mvn	r0, #0
   49b7c:	b	49a1c <__read_chk@plt+0x43598>
   49b80:	ldrh	ip, [sp, #4]
   49b84:	cmp	ip, #2
   49b88:	moveq	r7, #32
   49b8c:	beq	49a08 <__read_chk@plt+0x43584>
   49b90:	cmp	ip, #10
   49b94:	moveq	r7, #128	; 0x80
   49b98:	mvnne	r7, #0
   49b9c:	b	49a08 <__read_chk@plt+0x43584>
   49ba0:	bl	5d64 <__stack_chk_fail@plt>
   49ba4:			; <UNDEFINED> instruction: 0x00076fb0
   49ba8:	andeq	r0, r0, r8, asr #11
   49bac:	ldr	r3, [pc, #432]	; 49d64 <__read_chk@plt+0x438e0>
   49bb0:	ldr	r2, [pc, #432]	; 49d68 <__read_chk@plt+0x438e4>
   49bb4:	add	r3, pc, r3
   49bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49bbc:	subs	r6, r0, #0
   49bc0:	ldr	r2, [r3, r2]
   49bc4:	sub	sp, sp, #76	; 0x4c
   49bc8:	mov	r4, r1
   49bcc:	ldr	r3, [r2]
   49bd0:	str	r2, [sp, #4]
   49bd4:	str	r3, [sp, #68]	; 0x44
   49bd8:	beq	49bec <__read_chk@plt+0x43768>
   49bdc:	add	r1, sp, #20
   49be0:	bl	49594 <__read_chk@plt+0x43110>
   49be4:	cmp	r0, #0
   49be8:	bne	49d0c <__read_chk@plt+0x43888>
   49bec:	mov	r0, r4
   49bf0:	bl	5a10 <__strdup@plt>
   49bf4:	cmp	r0, #0
   49bf8:	str	r0, [sp, #8]
   49bfc:	beq	49d58 <__read_chk@plt+0x438d4>
   49c00:	mov	sl, #0
   49c04:	add	r7, sp, #44	; 0x2c
   49c08:	add	r8, sp, #16
   49c0c:	mov	fp, r0
   49c10:	mov	r9, sl
   49c14:	add	r3, sp, #20
   49c18:	str	r3, [sp, #12]
   49c1c:	mov	r0, fp
   49c20:	mov	r1, #44	; 0x2c
   49c24:	bl	640c <strchr@plt>
   49c28:	cmp	r0, #0
   49c2c:	moveq	r4, r0
   49c30:	addne	r4, r0, #1
   49c34:	strbne	r9, [r0]
   49c38:	ldrb	r2, [fp]
   49c3c:	subs	r3, r2, #33	; 0x21
   49c40:	rsbs	r5, r3, #0
   49c44:	adcs	r5, r5, r3
   49c48:	cmp	r5, #0
   49c4c:	ldrbne	r2, [fp, #1]
   49c50:	addne	fp, fp, #1
   49c54:	cmp	r2, #0
   49c58:	beq	49d2c <__read_chk@plt+0x438a8>
   49c5c:	mov	r0, fp
   49c60:	mov	r1, r7
   49c64:	mov	r2, r8
   49c68:	bl	49940 <__read_chk@plt+0x434bc>
   49c6c:	cmn	r0, #2
   49c70:	beq	49d34 <__read_chk@plt+0x438b0>
   49c74:	cmp	r0, #0
   49c78:	bne	49cb8 <__read_chk@plt+0x43834>
   49c7c:	cmp	r6, #0
   49c80:	beq	49ca8 <__read_chk@plt+0x43824>
   49c84:	add	r0, sp, #20
   49c88:	mov	r1, r7
   49c8c:	ldr	r2, [sp, #16]
   49c90:	bl	49804 <__read_chk@plt+0x43380>
   49c94:	cmp	r0, #0
   49c98:	bne	49ca8 <__read_chk@plt+0x43824>
   49c9c:	cmp	r5, #0
   49ca0:	bne	49d04 <__read_chk@plt+0x43880>
   49ca4:	mov	sl, #1
   49ca8:	cmp	r4, #0
   49cac:	beq	49cdc <__read_chk@plt+0x43858>
   49cb0:	mov	fp, r4
   49cb4:	b	49c1c <__read_chk@plt+0x43798>
   49cb8:	cmp	r6, #0
   49cbc:	beq	49ca8 <__read_chk@plt+0x43824>
   49cc0:	mov	r1, fp
   49cc4:	mov	r0, r6
   49cc8:	bl	4037c <__read_chk@plt+0x39ef8>
   49ccc:	cmp	r0, #1
   49cd0:	beq	49c9c <__read_chk@plt+0x43818>
   49cd4:	cmp	r4, #0
   49cd8:	bne	49cb0 <__read_chk@plt+0x4382c>
   49cdc:	ldr	r0, [sp, #8]
   49ce0:	bl	55a8 <free@plt>
   49ce4:	mov	r0, sl
   49ce8:	ldr	r1, [sp, #4]
   49cec:	ldr	r2, [sp, #68]	; 0x44
   49cf0:	ldr	r3, [r1]
   49cf4:	cmp	r2, r3
   49cf8:	bne	49d60 <__read_chk@plt+0x438dc>
   49cfc:	add	sp, sp, #76	; 0x4c
   49d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49d04:	mvn	sl, #0
   49d08:	b	49cdc <__read_chk@plt+0x43858>
   49d0c:	ldr	r0, [pc, #88]	; 49d6c <__read_chk@plt+0x438e8>
   49d10:	mov	r2, r6
   49d14:	ldr	r1, [pc, #84]	; 49d70 <__read_chk@plt+0x438ec>
   49d18:	add	r0, pc, r0
   49d1c:	add	r1, pc, r1
   49d20:	bl	40248 <__read_chk@plt+0x39dc4>
   49d24:	mov	r0, #0
   49d28:	b	49ce8 <__read_chk@plt+0x43864>
   49d2c:	mvn	sl, #1
   49d30:	b	49cdc <__read_chk@plt+0x43858>
   49d34:	mov	ip, r0
   49d38:	ldr	r1, [pc, #52]	; 49d74 <__read_chk@plt+0x438f0>
   49d3c:	ldr	r0, [pc, #52]	; 49d78 <__read_chk@plt+0x438f4>
   49d40:	mov	r2, fp
   49d44:	add	r1, pc, r1
   49d48:	mov	sl, ip
   49d4c:	add	r0, pc, r0
   49d50:	bl	40248 <__read_chk@plt+0x39dc4>
   49d54:	b	49cdc <__read_chk@plt+0x43858>
   49d58:	mvn	r0, #0
   49d5c:	b	49ce8 <__read_chk@plt+0x43864>
   49d60:	bl	5d64 <__stack_chk_fail@plt>
   49d64:	andeq	r6, r7, r8, asr #26
   49d68:	andeq	r0, r0, r8, asr #11
   49d6c:	strdeq	r2, [r4], -r4
   49d70:	andeq	r2, r4, r8, asr #23
   49d74:	andeq	r2, r4, r0, lsr #23
   49d78:	andeq	r2, r4, r4, ror #23
   49d7c:	ldr	r3, [pc, #540]	; 49fa0 <__read_chk@plt+0x43b1c>
   49d80:	ldr	r2, [pc, #540]	; 49fa4 <__read_chk@plt+0x43b20>
   49d84:	add	r3, pc, r3
   49d88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49d8c:	subs	r7, r0, #0
   49d90:	ldr	r2, [r3, r2]
   49d94:	sub	sp, sp, #76	; 0x4c
   49d98:	mov	r4, r1
   49d9c:	ldr	r3, [r2]
   49da0:	str	r2, [sp, #8]
   49da4:	str	r3, [sp, #68]	; 0x44
   49da8:	beq	49dbc <__read_chk@plt+0x43938>
   49dac:	add	r1, sp, #20
   49db0:	bl	49594 <__read_chk@plt+0x43110>
   49db4:	cmp	r0, #0
   49db8:	bne	49ef4 <__read_chk@plt+0x43a70>
   49dbc:	mov	r0, r4
   49dc0:	bl	5a10 <__strdup@plt>
   49dc4:	cmp	r0, #0
   49dc8:	str	r0, [sp, #12]
   49dcc:	beq	49f94 <__read_chk@plt+0x43b10>
   49dd0:	ldr	fp, [pc, #464]	; 49fa8 <__read_chk@plt+0x43b24>
   49dd4:	mov	r6, #0
   49dd8:	ldr	r8, [pc, #460]	; 49fac <__read_chk@plt+0x43b28>
   49ddc:	mov	r9, r6
   49de0:	ldr	r3, [pc, #456]	; 49fb0 <__read_chk@plt+0x43b2c>
   49de4:	add	fp, pc, fp
   49de8:	mov	r4, r0
   49dec:	add	fp, fp, #16
   49df0:	add	r3, pc, r3
   49df4:	add	r8, pc, r8
   49df8:	str	r3, [sp, #4]
   49dfc:	b	49e0c <__read_chk@plt+0x43988>
   49e00:	cmp	r5, #0
   49e04:	beq	49ecc <__read_chk@plt+0x43a48>
   49e08:	mov	r4, r5
   49e0c:	mov	r0, r4
   49e10:	mov	r1, #44	; 0x2c
   49e14:	bl	640c <strchr@plt>
   49e18:	cmp	r0, #0
   49e1c:	moveq	r5, r0
   49e20:	addne	r5, r0, #1
   49e24:	strbne	r9, [r0]
   49e28:	ldrb	r3, [r4]
   49e2c:	cmp	r3, #0
   49e30:	beq	49f18 <__read_chk@plt+0x43a94>
   49e34:	mov	r0, r4
   49e38:	bl	6088 <strlen@plt>
   49e3c:	cmp	r0, #49	; 0x31
   49e40:	mov	sl, r0
   49e44:	bhi	49f3c <__read_chk@plt+0x43ab8>
   49e48:	mov	r0, r4
   49e4c:	mov	r1, r8
   49e50:	bl	5974 <strspn@plt>
   49e54:	cmp	sl, r0
   49e58:	beq	49e70 <__read_chk@plt+0x439ec>
   49e5c:	ldr	r0, [sp, #4]
   49e60:	mov	r1, fp
   49e64:	mov	r2, r4
   49e68:	mvn	r6, #0
   49e6c:	bl	4005c <__read_chk@plt+0x39bd8>
   49e70:	add	sl, sp, #44	; 0x2c
   49e74:	mov	r0, r4
   49e78:	add	r2, sp, #16
   49e7c:	mov	r1, sl
   49e80:	bl	49940 <__read_chk@plt+0x434bc>
   49e84:	cmn	r0, #1
   49e88:	beq	49f60 <__read_chk@plt+0x43adc>
   49e8c:	cmn	r0, #2
   49e90:	beq	49f7c <__read_chk@plt+0x43af8>
   49e94:	rsbs	r0, r0, #1
   49e98:	movcc	r0, #0
   49e9c:	cmp	r7, #0
   49ea0:	moveq	r0, #0
   49ea4:	cmp	r0, #0
   49ea8:	beq	49e00 <__read_chk@plt+0x4397c>
   49eac:	mov	r1, sl
   49eb0:	add	r0, sp, #20
   49eb4:	ldr	r2, [sp, #16]
   49eb8:	bl	49804 <__read_chk@plt+0x43380>
   49ebc:	cmp	r0, #0
   49ec0:	moveq	r6, #1
   49ec4:	cmp	r5, #0
   49ec8:	bne	49e08 <__read_chk@plt+0x43984>
   49ecc:	ldr	r0, [sp, #12]
   49ed0:	bl	55a8 <free@plt>
   49ed4:	mov	r0, r6
   49ed8:	ldr	r1, [sp, #8]
   49edc:	ldr	r2, [sp, #68]	; 0x44
   49ee0:	ldr	r3, [r1]
   49ee4:	cmp	r2, r3
   49ee8:	bne	49f9c <__read_chk@plt+0x43b18>
   49eec:	add	sp, sp, #76	; 0x4c
   49ef0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49ef4:	ldr	r1, [pc, #184]	; 49fb4 <__read_chk@plt+0x43b30>
   49ef8:	mov	r2, r7
   49efc:	ldr	r0, [pc, #180]	; 49fb8 <__read_chk@plt+0x43b34>
   49f00:	add	r1, pc, r1
   49f04:	add	r0, pc, r0
   49f08:	add	r1, r1, #16
   49f0c:	bl	40248 <__read_chk@plt+0x39dc4>
   49f10:	mov	r0, #0
   49f14:	b	49ed8 <__read_chk@plt+0x43a54>
   49f18:	ldr	r1, [pc, #156]	; 49fbc <__read_chk@plt+0x43b38>
   49f1c:	mvn	r6, #0
   49f20:	ldr	r0, [pc, #152]	; 49fc0 <__read_chk@plt+0x43b3c>
   49f24:	add	r1, pc, r1
   49f28:	ldr	r2, [sp, #12]
   49f2c:	add	r0, pc, r0
   49f30:	add	r1, r1, #16
   49f34:	bl	4005c <__read_chk@plt+0x39bd8>
   49f38:	b	49ecc <__read_chk@plt+0x43a48>
   49f3c:	ldr	r1, [pc, #128]	; 49fc4 <__read_chk@plt+0x43b40>
   49f40:	mov	r2, r4
   49f44:	ldr	r0, [pc, #124]	; 49fc8 <__read_chk@plt+0x43b44>
   49f48:	mvn	r6, #0
   49f4c:	add	r1, pc, r1
   49f50:	add	r0, pc, r0
   49f54:	add	r1, r1, #16
   49f58:	bl	4005c <__read_chk@plt+0x39bd8>
   49f5c:	b	49ecc <__read_chk@plt+0x43a48>
   49f60:	mov	r3, r0
   49f64:	ldr	r0, [pc, #96]	; 49fcc <__read_chk@plt+0x43b48>
   49f68:	mov	r1, r4
   49f6c:	mov	r6, r3
   49f70:	add	r0, pc, r0
   49f74:	bl	4005c <__read_chk@plt+0x39bd8>
   49f78:	b	49ecc <__read_chk@plt+0x43a48>
   49f7c:	ldr	r0, [pc, #76]	; 49fd0 <__read_chk@plt+0x43b4c>
   49f80:	mov	r1, r4
   49f84:	mvn	r6, #0
   49f88:	add	r0, pc, r0
   49f8c:	bl	4005c <__read_chk@plt+0x39bd8>
   49f90:	b	49ecc <__read_chk@plt+0x43a48>
   49f94:	mvn	r0, #0
   49f98:	b	49ed8 <__read_chk@plt+0x43a54>
   49f9c:	bl	5d64 <__stack_chk_fail@plt>
   49fa0:	andeq	r6, r7, r8, ror fp
   49fa4:	andeq	r0, r0, r8, asr #11
   49fa8:	andeq	r2, r4, r0, lsl #22
   49fac:			; <UNDEFINED> instruction: 0x00042bbc
   49fb0:	ldrdeq	r2, [r4], -ip
   49fb4:	andeq	r2, r4, r4, ror #19
   49fb8:	andeq	r2, r4, r8, lsl #20
   49fbc:	andeq	r2, r4, r0, asr #19
   49fc0:	andeq	r2, r4, ip, lsr sl
   49fc4:	muleq	r4, r8, r9
   49fc8:	andeq	r2, r4, ip, lsr sl
   49fcc:	muleq	r4, r0, sl
   49fd0:	muleq	r4, r8, sl
   49fd4:	ldr	ip, [pc, #304]	; 4a10c <__read_chk@plt+0x43c88>
   49fd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49fdc:	mov	r5, r1
   49fe0:	ldr	r1, [pc, #296]	; 4a110 <__read_chk@plt+0x43c8c>
   49fe4:	add	ip, pc, ip
   49fe8:	sub	sp, sp, #28
   49fec:	mov	r4, r0
   49ff0:	ldr	r0, [pc, #284]	; 4a114 <__read_chk@plt+0x43c90>
   49ff4:	mov	r8, r2
   49ff8:	ldr	r1, [ip, r1]
   49ffc:	mov	r2, ip
   4a000:	str	r5, [sp, #12]
   4a004:	ldr	r9, [sp, #64]	; 0x40
   4a008:	str	r1, [sp, #4]
   4a00c:	ldr	r1, [r1]
   4a010:	ldr	sl, [sp, #68]	; 0x44
   4a014:	str	r1, [sp, #20]
   4a018:	ldr	r2, [r2, r0]
   4a01c:	cmp	r4, r2
   4a020:	movne	r2, #4
   4a024:	moveq	r2, #1
   4a028:	subs	r6, r3, #0
   4a02c:	strh	r2, [sp, #16]
   4a030:	addne	fp, sp, #12
   4a034:	movne	r7, #0
   4a038:	beq	4a0b0 <__read_chk@plt+0x43c2c>
   4a03c:	add	r1, r8, r7
   4a040:	mov	r0, r5
   4a044:	rsb	r2, r7, r6
   4a048:	blx	r4
   4a04c:	cmn	r0, #1
   4a050:	mov	r1, r0
   4a054:	beq	4a090 <__read_chk@plt+0x43c0c>
   4a058:	cmp	r0, #0
   4a05c:	bne	4a0d8 <__read_chk@plt+0x43c54>
   4a060:	bl	6214 <__errno_location@plt>
   4a064:	mov	r3, r7
   4a068:	mov	r2, #32
   4a06c:	str	r2, [r0]
   4a070:	ldr	ip, [sp, #4]
   4a074:	mov	r0, r3
   4a078:	ldr	r2, [sp, #20]
   4a07c:	ldr	r3, [ip]
   4a080:	cmp	r2, r3
   4a084:	bne	4a108 <__read_chk@plt+0x43c84>
   4a088:	add	sp, sp, #28
   4a08c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a090:	str	r0, [sp]
   4a094:	bl	6214 <__errno_location@plt>
   4a098:	ldr	r1, [sp]
   4a09c:	ldr	r2, [r0]
   4a0a0:	cmp	r2, #4
   4a0a4:	beq	4a0c8 <__read_chk@plt+0x43c44>
   4a0a8:	cmp	r2, #11
   4a0ac:	beq	4a0b8 <__read_chk@plt+0x43c34>
   4a0b0:	mov	r3, #0
   4a0b4:	b	4a070 <__read_chk@plt+0x43bec>
   4a0b8:	mov	r2, r1
   4a0bc:	mov	r0, fp
   4a0c0:	mov	r1, #1
   4a0c4:	bl	5a88 <poll@plt>
   4a0c8:	cmp	r6, r7
   4a0cc:	bhi	4a03c <__read_chk@plt+0x43bb8>
   4a0d0:	mov	r3, r7
   4a0d4:	b	4a070 <__read_chk@plt+0x43bec>
   4a0d8:	cmp	r9, #0
   4a0dc:	add	r7, r7, r0
   4a0e0:	beq	4a0c8 <__read_chk@plt+0x43c44>
   4a0e4:	mov	r0, sl
   4a0e8:	blx	r9
   4a0ec:	cmn	r0, #1
   4a0f0:	bne	4a0c8 <__read_chk@plt+0x43c44>
   4a0f4:	bl	6214 <__errno_location@plt>
   4a0f8:	mov	r2, #4
   4a0fc:	mov	r3, r7
   4a100:	str	r2, [r0]
   4a104:	b	4a070 <__read_chk@plt+0x43bec>
   4a108:	bl	5d64 <__stack_chk_fail@plt>
   4a10c:	andeq	r6, r7, r8, lsl r9
   4a110:	andeq	r0, r0, r8, asr #11
   4a114:	andeq	r0, r0, r0, lsr #12
   4a118:	push	{lr}		; (str lr, [sp, #-4]!)
   4a11c:	sub	sp, sp, #12
   4a120:	mov	ip, #0
   4a124:	str	ip, [sp]
   4a128:	str	ip, [sp, #4]
   4a12c:	bl	49fd4 <__read_chk@plt+0x43b50>
   4a130:	add	sp, sp, #12
   4a134:	pop	{pc}		; (ldr pc, [sp], #4)
   4a138:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a13c:	mov	r5, r3
   4a140:	ldr	r6, [pc, #544]	; 4a368 <__read_chk@plt+0x43ee4>
   4a144:	sub	sp, sp, #8192	; 0x2000
   4a148:	ldr	r3, [pc, #540]	; 4a36c <__read_chk@plt+0x43ee8>
   4a14c:	sub	sp, sp, #36	; 0x24
   4a150:	add	r6, pc, r6
   4a154:	mov	r7, r0
   4a158:	cmp	r5, #1024	; 0x400
   4a15c:	add	r0, sp, #8192	; 0x2000
   4a160:	ldr	r3, [r6, r3]
   4a164:	mov	r8, r1
   4a168:	ldr	r9, [r0, #72]	; 0x48
   4a16c:	ldr	sl, [r0, #76]	; 0x4c
   4a170:	str	r3, [sp, #4]
   4a174:	ldr	r3, [r3]
   4a178:	str	r3, [r0, #28]
   4a17c:	bls	4a1b8 <__read_chk@plt+0x43d34>
   4a180:	bl	6214 <__errno_location@plt>
   4a184:	mov	fp, #0
   4a188:	mov	r3, #22
   4a18c:	str	r3, [r0]
   4a190:	ldr	r1, [sp, #4]
   4a194:	add	r0, sp, #8192	; 0x2000
   4a198:	ldr	r2, [r0, #28]
   4a19c:	mov	r0, fp
   4a1a0:	ldr	r3, [r1]
   4a1a4:	cmp	r2, r3
   4a1a8:	bne	4a364 <__read_chk@plt+0x43ee0>
   4a1ac:	add	sp, sp, #8192	; 0x2000
   4a1b0:	add	sp, sp, #36	; 0x24
   4a1b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a1b8:	add	fp, sp, #32
   4a1bc:	mov	r1, r2
   4a1c0:	sub	r4, fp, #4
   4a1c4:	lsl	r2, r5, #3
   4a1c8:	mov	r3, #8192	; 0x2000
   4a1cc:	add	r0, sp, #20
   4a1d0:	str	r0, [sp, #12]
   4a1d4:	mov	r0, r4
   4a1d8:	bl	547c <__memcpy_chk@plt>
   4a1dc:	ldr	r2, [pc, #396]	; 4a370 <__read_chk@plt+0x43eec>
   4a1e0:	add	r1, sp, #8192	; 0x2000
   4a1e4:	movw	r3, #57332	; 0xdff4
   4a1e8:	add	r1, r1, #32
   4a1ec:	movt	r3, #65535	; 0xffff
   4a1f0:	str	r8, [r1, r3]
   4a1f4:	ldr	r3, [r6, r2]
   4a1f8:	cmp	r7, r3
   4a1fc:	movne	r3, #4
   4a200:	moveq	r3, #1
   4a204:	cmp	r5, #0
   4a208:	strh	r3, [sp, #24]
   4a20c:	beq	4a274 <__read_chk@plt+0x43df0>
   4a210:	ldr	r3, [fp]
   4a214:	cmp	r3, #0
   4a218:	beq	4a274 <__read_chk@plt+0x43df0>
   4a21c:	mov	r3, #0
   4a220:	str	r3, [sp, #8]
   4a224:	mov	r0, r8
   4a228:	mov	r1, r4
   4a22c:	mov	r2, r5
   4a230:	blx	r7
   4a234:	cmn	r0, #1
   4a238:	mov	fp, r0
   4a23c:	beq	4a25c <__read_chk@plt+0x43dd8>
   4a240:	cmp	r0, #0
   4a244:	bne	4a2a8 <__read_chk@plt+0x43e24>
   4a248:	bl	6214 <__errno_location@plt>
   4a24c:	ldr	fp, [sp, #8]
   4a250:	mov	r3, #32
   4a254:	str	r3, [r0]
   4a258:	b	4a190 <__read_chk@plt+0x43d0c>
   4a25c:	bl	6214 <__errno_location@plt>
   4a260:	ldr	r3, [r0]
   4a264:	cmp	r3, #4
   4a268:	beq	4a28c <__read_chk@plt+0x43e08>
   4a26c:	cmp	r3, #11
   4a270:	beq	4a27c <__read_chk@plt+0x43df8>
   4a274:	mov	fp, #0
   4a278:	b	4a190 <__read_chk@plt+0x43d0c>
   4a27c:	mov	r2, fp
   4a280:	add	r0, sp, #20
   4a284:	mov	r1, #1
   4a288:	bl	5a88 <poll@plt>
   4a28c:	cmp	r5, #0
   4a290:	beq	4a2a0 <__read_chk@plt+0x43e1c>
   4a294:	ldr	r3, [r4, #4]
   4a298:	cmp	r3, #0
   4a29c:	bne	4a224 <__read_chk@plt+0x43da0>
   4a2a0:	ldr	fp, [sp, #8]
   4a2a4:	b	4a190 <__read_chk@plt+0x43d0c>
   4a2a8:	ldr	r3, [sp, #8]
   4a2ac:	mov	r6, r0
   4a2b0:	add	r3, r3, r0
   4a2b4:	str	r3, [sp, #8]
   4a2b8:	ldr	r3, [r4, #4]
   4a2bc:	cmp	r3, r6
   4a2c0:	bhi	4a2fc <__read_chk@plt+0x43e78>
   4a2c4:	mov	r0, r5
   4a2c8:	mvn	r1, #0
   4a2cc:	rsb	r6, r3, r6
   4a2d0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4a2d4:	add	r4, r4, #8
   4a2d8:	subs	r5, r0, #0
   4a2dc:	bne	4a2b8 <__read_chk@plt+0x43e34>
   4a2e0:	cmp	r6, #0
   4a2e4:	beq	4a334 <__read_chk@plt+0x43eb0>
   4a2e8:	bl	6214 <__errno_location@plt>
   4a2ec:	mov	fp, #0
   4a2f0:	mov	r3, #14
   4a2f4:	str	r3, [r0]
   4a2f8:	b	4a190 <__read_chk@plt+0x43d0c>
   4a2fc:	cmp	r6, #0
   4a300:	beq	4a32c <__read_chk@plt+0x43ea8>
   4a304:	cmp	r5, #0
   4a308:	beq	4a2e8 <__read_chk@plt+0x43e64>
   4a30c:	cmp	r6, r3
   4a310:	bhi	4a2e8 <__read_chk@plt+0x43e64>
   4a314:	ldr	r2, [r4]
   4a318:	rsb	r3, r6, r3
   4a31c:	str	r3, [r4, #4]
   4a320:	add	r6, r2, r6
   4a324:	str	r6, [r4]
   4a328:	b	4a334 <__read_chk@plt+0x43eb0>
   4a32c:	cmp	r5, #0
   4a330:	bne	4a314 <__read_chk@plt+0x43e90>
   4a334:	cmp	r9, #0
   4a338:	beq	4a28c <__read_chk@plt+0x43e08>
   4a33c:	mov	r1, fp
   4a340:	mov	r0, sl
   4a344:	blx	r9
   4a348:	cmn	r0, #1
   4a34c:	bne	4a28c <__read_chk@plt+0x43e08>
   4a350:	bl	6214 <__errno_location@plt>
   4a354:	ldr	fp, [sp, #8]
   4a358:	mov	r3, #4
   4a35c:	str	r3, [r0]
   4a360:	b	4a190 <__read_chk@plt+0x43d0c>
   4a364:	bl	5d64 <__stack_chk_fail@plt>
   4a368:	andeq	r6, r7, ip, lsr #15
   4a36c:	andeq	r0, r0, r8, asr #11
   4a370:	andeq	r0, r0, r4, lsl r6
   4a374:	push	{lr}		; (str lr, [sp, #-4]!)
   4a378:	sub	sp, sp, #12
   4a37c:	mov	ip, #0
   4a380:	str	ip, [sp]
   4a384:	str	ip, [sp, #4]
   4a388:	bl	4a138 <__read_chk@plt+0x43cb4>
   4a38c:	add	sp, sp, #12
   4a390:	pop	{pc}		; (ldr pc, [sp], #4)
   4a394:	add	r3, r0, #2
   4a398:	cmp	r3, #1
   4a39c:	push	{lr}		; (str lr, [sp, #-4]!)
   4a3a0:	sub	sp, sp, #12
   4a3a4:	bls	4a3cc <__read_chk@plt+0x43f48>
   4a3a8:	subs	ip, r0, r2
   4a3ac:	rsbs	r3, ip, #0
   4a3b0:	adcs	r3, r3, ip
   4a3b4:	cmp	r2, #0
   4a3b8:	moveq	r3, #0
   4a3bc:	cmp	r3, #0
   4a3c0:	bne	4a3cc <__read_chk@plt+0x43f48>
   4a3c4:	add	sp, sp, #12
   4a3c8:	pop	{pc}		; (ldr pc, [sp], #4)
   4a3cc:	str	r1, [sp, #4]
   4a3d0:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a3d4:	ldr	r1, [sp, #4]
   4a3d8:	mov	r2, r0
   4a3dc:	ldr	r0, [pc, #4]	; 4a3e8 <__read_chk@plt+0x43f64>
   4a3e0:	add	r0, pc, r0
   4a3e4:	bl	3dae8 <__read_chk@plt+0x37664>
   4a3e8:	andeq	ip, r3, r4, lsl #17
   4a3ec:	push	{r3, lr}
   4a3f0:	bl	27cf4 <__read_chk@plt+0x21870>
   4a3f4:	cmp	r0, #0
   4a3f8:	popeq	{r3, pc}
   4a3fc:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a400:	ldr	r1, [pc, #16]	; 4a418 <__read_chk@plt+0x43f94>
   4a404:	add	r1, pc, r1
   4a408:	mov	r2, r0
   4a40c:	ldr	r0, [pc, #8]	; 4a41c <__read_chk@plt+0x43f98>
   4a410:	add	r0, pc, r0
   4a414:	bl	3dae8 <__read_chk@plt+0x37664>
   4a418:	andeq	r2, r4, ip, asr #12
   4a41c:	andeq	ip, r3, r4, asr r8
   4a420:	push	{r3, lr}
   4a424:	bl	2823c <__read_chk@plt+0x21db8>
   4a428:	cmp	r0, #0
   4a42c:	popne	{r3, pc}
   4a430:	ldr	r1, [pc, #16]	; 4a448 <__read_chk@plt+0x43fc4>
   4a434:	ldr	r0, [pc, #16]	; 4a44c <__read_chk@plt+0x43fc8>
   4a438:	add	r1, pc, r1
   4a43c:	add	r0, pc, r0
   4a440:	add	r1, r1, #16
   4a444:	bl	3dae8 <__read_chk@plt+0x37664>
   4a448:	andeq	r2, r4, r8, lsl r6
   4a44c:	ldrdeq	r2, [r4], -ip
   4a450:	push	{r3, lr}
   4a454:	bl	2be88 <__read_chk@plt+0x25a04>
   4a458:	cmp	r0, #0
   4a45c:	mvnne	r0, #0
   4a460:	moveq	r0, #1
   4a464:	pop	{r3, pc}
   4a468:	push	{r3, lr}
   4a46c:	bl	292ac <__read_chk@plt+0x22e28>
   4a470:	rsbs	r0, r0, #1
   4a474:	movcc	r0, #0
   4a478:	pop	{r3, pc}
   4a47c:	ldr	r3, [pc, #116]	; 4a4f8 <__read_chk@plt+0x44074>
   4a480:	mov	ip, #0
   4a484:	push	{r4, lr}
   4a488:	add	r3, pc, r3
   4a48c:	ldr	lr, [pc, #104]	; 4a4fc <__read_chk@plt+0x44078>
   4a490:	sub	sp, sp, #8
   4a494:	add	r2, sp, #8
   4a498:	ldr	r4, [r3, lr]
   4a49c:	str	ip, [r2, #-8]!
   4a4a0:	mov	r2, sp
   4a4a4:	ldr	r3, [r4]
   4a4a8:	str	r3, [sp, #4]
   4a4ac:	bl	29668 <__read_chk@plt+0x231e4>
   4a4b0:	cmp	r0, #0
   4a4b4:	bne	4a4d8 <__read_chk@plt+0x44054>
   4a4b8:	ldr	r2, [sp, #4]
   4a4bc:	ldr	r3, [r4]
   4a4c0:	ldr	r0, [sp]
   4a4c4:	cmp	r2, r3
   4a4c8:	bne	4a4d4 <__read_chk@plt+0x44050>
   4a4cc:	add	sp, sp, #8
   4a4d0:	pop	{r4, pc}
   4a4d4:	bl	5d64 <__stack_chk_fail@plt>
   4a4d8:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a4dc:	ldr	r1, [pc, #28]	; 4a500 <__read_chk@plt+0x4407c>
   4a4e0:	add	r1, pc, r1
   4a4e4:	add	r1, r1, #32
   4a4e8:	mov	r2, r0
   4a4ec:	ldr	r0, [pc, #16]	; 4a504 <__read_chk@plt+0x44080>
   4a4f0:	add	r0, pc, r0
   4a4f4:	bl	3dae8 <__read_chk@plt+0x37664>
   4a4f8:	andeq	r6, r7, r4, ror r4
   4a4fc:	andeq	r0, r0, r8, asr #11
   4a500:	andeq	r2, r4, r0, ror r5
   4a504:	andeq	ip, r3, r4, ror r7
   4a508:	push	{r3, lr}
   4a50c:	bl	29b48 <__read_chk@plt+0x236c4>
   4a510:	cmp	r0, #0
   4a514:	popeq	{r3, pc}
   4a518:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a51c:	ldr	r1, [pc, #20]	; 4a538 <__read_chk@plt+0x440b4>
   4a520:	add	r1, pc, r1
   4a524:	add	r1, r1, #48	; 0x30
   4a528:	mov	r2, r0
   4a52c:	ldr	r0, [pc, #8]	; 4a53c <__read_chk@plt+0x440b8>
   4a530:	add	r0, pc, r0
   4a534:	bl	3dae8 <__read_chk@plt+0x37664>
   4a538:	andeq	r2, r4, r0, lsr r5
   4a53c:	andeq	ip, r3, r4, lsr r7
   4a540:	ldr	r3, [pc, #116]	; 4a5bc <__read_chk@plt+0x44138>
   4a544:	mov	r2, #0
   4a548:	ldr	ip, [pc, #112]	; 4a5c0 <__read_chk@plt+0x4413c>
   4a54c:	add	r3, pc, r3
   4a550:	push	{r4, lr}
   4a554:	sub	sp, sp, #8
   4a558:	ldr	r4, [r3, ip]
   4a55c:	add	r1, sp, #8
   4a560:	str	r2, [r1, #-8]!
   4a564:	mov	r1, sp
   4a568:	ldr	r3, [r4]
   4a56c:	str	r3, [sp, #4]
   4a570:	bl	298ec <__read_chk@plt+0x23468>
   4a574:	cmp	r0, #0
   4a578:	bne	4a59c <__read_chk@plt+0x44118>
   4a57c:	ldr	r2, [sp, #4]
   4a580:	ldr	r3, [r4]
   4a584:	ldr	r0, [sp]
   4a588:	cmp	r2, r3
   4a58c:	bne	4a598 <__read_chk@plt+0x44114>
   4a590:	add	sp, sp, #8
   4a594:	pop	{r4, pc}
   4a598:	bl	5d64 <__stack_chk_fail@plt>
   4a59c:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a5a0:	ldr	r1, [pc, #28]	; 4a5c4 <__read_chk@plt+0x44140>
   4a5a4:	add	r1, pc, r1
   4a5a8:	add	r1, r1, #64	; 0x40
   4a5ac:	mov	r2, r0
   4a5b0:	ldr	r0, [pc, #16]	; 4a5c8 <__read_chk@plt+0x44144>
   4a5b4:	add	r0, pc, r0
   4a5b8:	bl	3dae8 <__read_chk@plt+0x37664>
   4a5bc:			; <UNDEFINED> instruction: 0x000763b0
   4a5c0:	andeq	r0, r0, r8, asr #11
   4a5c4:	andeq	r2, r4, ip, lsr #9
   4a5c8:			; <UNDEFINED> instruction: 0x0003c6b0
   4a5cc:	ldr	r3, [pc, #144]	; 4a664 <__read_chk@plt+0x441e0>
   4a5d0:	ldr	ip, [pc, #144]	; 4a668 <__read_chk@plt+0x441e4>
   4a5d4:	add	r3, pc, r3
   4a5d8:	push	{r4, r5, r6, r7, lr}
   4a5dc:	sub	sp, sp, #12
   4a5e0:	ldr	r4, [r3, ip]
   4a5e4:	add	r2, sp, #8
   4a5e8:	mov	r5, #0
   4a5ec:	str	r5, [r2, #-8]!
   4a5f0:	mov	r2, sp
   4a5f4:	ldr	r3, [r4]
   4a5f8:	str	r3, [sp, #4]
   4a5fc:	bl	2be4c <__read_chk@plt+0x259c8>
   4a600:	subs	r6, r0, #0
   4a604:	ldreq	r0, [sp]
   4a608:	bne	4a624 <__read_chk@plt+0x441a0>
   4a60c:	ldr	r2, [sp, #4]
   4a610:	ldr	r3, [r4]
   4a614:	cmp	r2, r3
   4a618:	bne	4a660 <__read_chk@plt+0x441dc>
   4a61c:	add	sp, sp, #12
   4a620:	pop	{r4, r5, r6, r7, pc}
   4a624:	ldr	r7, [pc, #64]	; 4a66c <__read_chk@plt+0x441e8>
   4a628:	mov	r2, r5
   4a62c:	add	r7, pc, r7
   4a630:	add	r7, r7, #84	; 0x54
   4a634:	mov	r1, r7
   4a638:	bl	4a394 <__read_chk@plt+0x43f10>
   4a63c:	mov	r0, r6
   4a640:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a644:	mov	r1, r7
   4a648:	mov	r2, r0
   4a64c:	ldr	r0, [pc, #28]	; 4a670 <__read_chk@plt+0x441ec>
   4a650:	add	r0, pc, r0
   4a654:	bl	4005c <__read_chk@plt+0x39bd8>
   4a658:	mov	r0, r5
   4a65c:	b	4a60c <__read_chk@plt+0x44188>
   4a660:	bl	5d64 <__stack_chk_fail@plt>
   4a664:	andeq	r6, r7, r8, lsr #6
   4a668:	andeq	r0, r0, r8, asr #11
   4a66c:	andeq	r2, r4, r4, lsr #8
   4a670:	andeq	ip, r3, r4, lsl r6
   4a674:	ldr	r3, [pc, #220]	; 4a758 <__read_chk@plt+0x442d4>
   4a678:	push	{r4, r5, r6, r7, lr}
   4a67c:	subs	r5, r1, #0
   4a680:	ldr	r1, [pc, #212]	; 4a75c <__read_chk@plt+0x442d8>
   4a684:	add	r3, pc, r3
   4a688:	sub	sp, sp, #20
   4a68c:	mov	r4, r2
   4a690:	ldr	r6, [r3, r1]
   4a694:	add	r1, sp, #4
   4a698:	ldr	r3, [r6]
   4a69c:	str	r3, [sp, #12]
   4a6a0:	movne	r3, #0
   4a6a4:	strne	r3, [r5]
   4a6a8:	cmp	r2, #0
   4a6ac:	movne	r3, #0
   4a6b0:	strne	r3, [r2]
   4a6b4:	add	r2, sp, #8
   4a6b8:	bl	2868c <__read_chk@plt+0x22208>
   4a6bc:	subs	r7, r0, #0
   4a6c0:	bne	4a700 <__read_chk@plt+0x4427c>
   4a6c4:	ldr	r2, [sp, #8]
   4a6c8:	cmp	r2, #0
   4a6cc:	blt	4a740 <__read_chk@plt+0x442bc>
   4a6d0:	cmp	r5, #0
   4a6d4:	mov	r0, r2
   4a6d8:	ldrne	r3, [sp, #4]
   4a6dc:	strne	r3, [r5]
   4a6e0:	cmp	r4, #0
   4a6e4:	strne	r2, [r4]
   4a6e8:	ldr	r2, [sp, #12]
   4a6ec:	ldr	r3, [r6]
   4a6f0:	cmp	r2, r3
   4a6f4:	bne	4a73c <__read_chk@plt+0x442b8>
   4a6f8:	add	sp, sp, #20
   4a6fc:	pop	{r4, r5, r6, r7, pc}
   4a700:	ldr	r4, [pc, #88]	; 4a760 <__read_chk@plt+0x442dc>
   4a704:	mov	r2, #0
   4a708:	add	r4, pc, r4
   4a70c:	add	r4, r4, #100	; 0x64
   4a710:	mov	r1, r4
   4a714:	bl	4a394 <__read_chk@plt+0x43f10>
   4a718:	mov	r0, r7
   4a71c:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a720:	mov	r1, r4
   4a724:	mov	r2, r0
   4a728:	ldr	r0, [pc, #52]	; 4a764 <__read_chk@plt+0x442e0>
   4a72c:	add	r0, pc, r0
   4a730:	bl	4005c <__read_chk@plt+0x39bd8>
   4a734:	mov	r0, #0
   4a738:	b	4a6e8 <__read_chk@plt+0x44264>
   4a73c:	bl	5d64 <__stack_chk_fail@plt>
   4a740:	ldr	r1, [pc, #32]	; 4a768 <__read_chk@plt+0x442e4>
   4a744:	ldr	r0, [pc, #32]	; 4a76c <__read_chk@plt+0x442e8>
   4a748:	add	r1, pc, r1
   4a74c:	add	r0, pc, r0
   4a750:	add	r1, r1, #100	; 0x64
   4a754:	bl	3dae8 <__read_chk@plt+0x37664>
   4a758:	andeq	r6, r7, r8, ror r2
   4a75c:	andeq	r0, r0, r8, asr #11
   4a760:	andeq	r2, r4, r8, asr #6
   4a764:	andeq	ip, r3, r8, lsr r5
   4a768:	andeq	r2, r4, r8, lsl #6
   4a76c:	ldrdeq	r2, [r4], -r8
   4a770:	ldr	ip, [pc, #256]	; 4a878 <__read_chk@plt+0x443f4>
   4a774:	push	{r4, r5, r6, r7, lr}
   4a778:	subs	r5, r1, #0
   4a77c:	ldr	r1, [pc, #248]	; 4a87c <__read_chk@plt+0x443f8>
   4a780:	add	ip, pc, ip
   4a784:	mov	r4, r2
   4a788:	sub	sp, sp, #36	; 0x24
   4a78c:	ldr	r6, [ip, r1]
   4a790:	ldr	lr, [sp, #56]	; 0x38
   4a794:	ldr	r1, [sp, #60]	; 0x3c
   4a798:	ldr	r2, [r6]
   4a79c:	str	r2, [sp, #28]
   4a7a0:	movne	r2, #0
   4a7a4:	strne	r2, [r5]
   4a7a8:	cmp	r4, #0
   4a7ac:	movne	r2, #0
   4a7b0:	strne	r2, [r4]
   4a7b4:	ldr	r2, [pc, #196]	; 4a880 <__read_chk@plt+0x443fc>
   4a7b8:	str	r1, [sp, #4]
   4a7bc:	add	r1, sp, #20
   4a7c0:	str	lr, [sp]
   4a7c4:	ldr	ip, [ip, r2]
   4a7c8:	add	r2, sp, #24
   4a7cc:	ldr	ip, [ip]
   4a7d0:	str	ip, [sp, #8]
   4a7d4:	bl	29cc0 <__read_chk@plt+0x2383c>
   4a7d8:	subs	r7, r0, #0
   4a7dc:	bne	4a820 <__read_chk@plt+0x4439c>
   4a7e0:	ldr	r2, [sp, #24]
   4a7e4:	cmp	r2, #0
   4a7e8:	blt	4a860 <__read_chk@plt+0x443dc>
   4a7ec:	cmp	r5, #0
   4a7f0:	ldrne	r3, [sp, #20]
   4a7f4:	strne	r3, [r5]
   4a7f8:	cmp	r4, #0
   4a7fc:	strne	r2, [r4]
   4a800:	movne	r0, #0
   4a804:	moveq	r0, r4
   4a808:	ldr	r2, [sp, #28]
   4a80c:	ldr	r3, [r6]
   4a810:	cmp	r2, r3
   4a814:	bne	4a85c <__read_chk@plt+0x443d8>
   4a818:	add	sp, sp, #36	; 0x24
   4a81c:	pop	{r4, r5, r6, r7, pc}
   4a820:	ldr	r4, [pc, #92]	; 4a884 <__read_chk@plt+0x44400>
   4a824:	mov	r2, #0
   4a828:	add	r4, pc, r4
   4a82c:	add	r4, r4, #112	; 0x70
   4a830:	mov	r1, r4
   4a834:	bl	4a394 <__read_chk@plt+0x43f10>
   4a838:	mov	r0, r7
   4a83c:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a840:	mov	r1, r4
   4a844:	mov	r2, r0
   4a848:	ldr	r0, [pc, #56]	; 4a888 <__read_chk@plt+0x44404>
   4a84c:	add	r0, pc, r0
   4a850:	bl	4005c <__read_chk@plt+0x39bd8>
   4a854:	mvn	r0, #0
   4a858:	b	4a808 <__read_chk@plt+0x44384>
   4a85c:	bl	5d64 <__stack_chk_fail@plt>
   4a860:	ldr	r1, [pc, #36]	; 4a88c <__read_chk@plt+0x44408>
   4a864:	ldr	r0, [pc, #36]	; 4a890 <__read_chk@plt+0x4440c>
   4a868:	add	r1, pc, r1
   4a86c:	add	r0, pc, r0
   4a870:	add	r1, r1, #112	; 0x70
   4a874:	bl	3dae8 <__read_chk@plt+0x37664>
   4a878:	andeq	r6, r7, ip, ror r1
   4a87c:	andeq	r0, r0, r8, asr #11
   4a880:	andeq	r0, r0, ip, lsr #12
   4a884:	andeq	r2, r4, r8, lsr #4
   4a888:	andeq	ip, r3, r8, lsl r4
   4a88c:	andeq	r2, r4, r8, ror #3
   4a890:			; <UNDEFINED> instruction: 0x000423b8
   4a894:	push	{r4, r5, lr}
   4a898:	sub	sp, sp, #12
   4a89c:	ldr	ip, [pc, #112]	; 4a914 <__read_chk@plt+0x44490>
   4a8a0:	ldr	r4, [sp, #24]
   4a8a4:	ldr	lr, [pc, #108]	; 4a918 <__read_chk@plt+0x44494>
   4a8a8:	add	ip, pc, ip
   4a8ac:	str	r4, [sp]
   4a8b0:	ldr	ip, [ip, lr]
   4a8b4:	ldr	ip, [ip]
   4a8b8:	str	ip, [sp, #4]
   4a8bc:	bl	29d78 <__read_chk@plt+0x238f4>
   4a8c0:	subs	r4, r0, #0
   4a8c4:	moveq	r0, #1
   4a8c8:	beq	4a90c <__read_chk@plt+0x44488>
   4a8cc:	ldr	r5, [pc, #72]	; 4a91c <__read_chk@plt+0x44498>
   4a8d0:	mov	r2, #0
   4a8d4:	add	r5, pc, r5
   4a8d8:	add	r5, r5, #124	; 0x7c
   4a8dc:	mov	r1, r5
   4a8e0:	bl	4a394 <__read_chk@plt+0x43f10>
   4a8e4:	mov	r0, r4
   4a8e8:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a8ec:	mov	r1, r5
   4a8f0:	mov	r2, r0
   4a8f4:	ldr	r0, [pc, #36]	; 4a920 <__read_chk@plt+0x4449c>
   4a8f8:	add	r0, pc, r0
   4a8fc:	bl	4005c <__read_chk@plt+0x39bd8>
   4a900:	adds	r0, r4, #21
   4a904:	movne	r0, #1
   4a908:	bl	7d258 <__read_chk@plt+0x76dd4>
   4a90c:	add	sp, sp, #12
   4a910:	pop	{r4, r5, pc}
   4a914:	andeq	r6, r7, r4, asr r0
   4a918:	andeq	r0, r0, ip, lsr #12
   4a91c:	andeq	r2, r4, ip, ror r1
   4a920:	andeq	ip, r3, ip, ror #6
   4a924:	ldr	r3, [pc, #116]	; 4a9a0 <__read_chk@plt+0x4451c>
   4a928:	mov	r2, #0
   4a92c:	ldr	ip, [pc, #112]	; 4a9a4 <__read_chk@plt+0x44520>
   4a930:	add	r3, pc, r3
   4a934:	push	{r4, lr}
   4a938:	sub	sp, sp, #8
   4a93c:	ldr	r4, [r3, ip]
   4a940:	add	r1, sp, #8
   4a944:	str	r2, [r1, #-8]!
   4a948:	mov	r1, sp
   4a94c:	ldr	r3, [r4]
   4a950:	str	r3, [sp, #4]
   4a954:	bl	29e24 <__read_chk@plt+0x239a0>
   4a958:	cmp	r0, #0
   4a95c:	bne	4a980 <__read_chk@plt+0x444fc>
   4a960:	ldr	r2, [sp, #4]
   4a964:	ldr	r3, [r4]
   4a968:	ldr	r0, [sp]
   4a96c:	cmp	r2, r3
   4a970:	bne	4a97c <__read_chk@plt+0x444f8>
   4a974:	add	sp, sp, #8
   4a978:	pop	{r4, pc}
   4a97c:	bl	5d64 <__stack_chk_fail@plt>
   4a980:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a984:	ldr	r1, [pc, #28]	; 4a9a8 <__read_chk@plt+0x44524>
   4a988:	add	r1, pc, r1
   4a98c:	add	r1, r1, #136	; 0x88
   4a990:	mov	r2, r0
   4a994:	ldr	r0, [pc, #16]	; 4a9ac <__read_chk@plt+0x44528>
   4a998:	add	r0, pc, r0
   4a99c:	bl	3dae8 <__read_chk@plt+0x37664>
   4a9a0:	andeq	r5, r7, ip, asr #31
   4a9a4:	andeq	r0, r0, r8, asr #11
   4a9a8:	andeq	r2, r4, r8, asr #1
   4a9ac:	andeq	ip, r3, ip, asr #5
   4a9b0:	push	{r3, r4, r5, lr}
   4a9b4:	bl	2a080 <__read_chk@plt+0x23bfc>
   4a9b8:	subs	r4, r0, #0
   4a9bc:	bne	4a9c8 <__read_chk@plt+0x44544>
   4a9c0:	mov	r0, r4
   4a9c4:	pop	{r3, r4, r5, pc}
   4a9c8:	ldr	r5, [pc, #52]	; 4aa04 <__read_chk@plt+0x44580>
   4a9cc:	mov	r2, #0
   4a9d0:	add	r5, pc, r5
   4a9d4:	add	r5, r5, #148	; 0x94
   4a9d8:	mov	r1, r5
   4a9dc:	bl	4a394 <__read_chk@plt+0x43f10>
   4a9e0:	mov	r0, r4
   4a9e4:	bl	25854 <__read_chk@plt+0x1f3d0>
   4a9e8:	mov	r1, r5
   4a9ec:	mov	r2, r0
   4a9f0:	ldr	r0, [pc, #16]	; 4aa08 <__read_chk@plt+0x44584>
   4a9f4:	add	r0, pc, r0
   4a9f8:	bl	4005c <__read_chk@plt+0x39bd8>
   4a9fc:	mvn	r0, #0
   4aa00:	pop	{r3, r4, r5, pc}
   4aa04:	andeq	r2, r4, r0, lsl #1
   4aa08:	andeq	ip, r3, r0, ror r2
   4aa0c:	push	{r3, r4, r5, lr}
   4aa10:	bl	2a0f4 <__read_chk@plt+0x23c70>
   4aa14:	subs	r4, r0, #0
   4aa18:	bne	4aa24 <__read_chk@plt+0x445a0>
   4aa1c:	mov	r0, r4
   4aa20:	pop	{r3, r4, r5, pc}
   4aa24:	ldr	r5, [pc, #52]	; 4aa60 <__read_chk@plt+0x445dc>
   4aa28:	mov	r2, #0
   4aa2c:	add	r5, pc, r5
   4aa30:	add	r5, r5, #168	; 0xa8
   4aa34:	mov	r1, r5
   4aa38:	bl	4a394 <__read_chk@plt+0x43f10>
   4aa3c:	mov	r0, r4
   4aa40:	bl	25854 <__read_chk@plt+0x1f3d0>
   4aa44:	mov	r1, r5
   4aa48:	mov	r2, r0
   4aa4c:	ldr	r0, [pc, #16]	; 4aa64 <__read_chk@plt+0x445e0>
   4aa50:	add	r0, pc, r0
   4aa54:	bl	4005c <__read_chk@plt+0x39bd8>
   4aa58:	mvn	r0, #0
   4aa5c:	pop	{r3, r4, r5, pc}
   4aa60:	andeq	r2, r4, r4, lsr #32
   4aa64:	andeq	ip, r3, r4, lsl r2
   4aa68:	push	{r3, r4, r5, lr}
   4aa6c:	mov	r2, #0
   4aa70:	bl	2a1b4 <__read_chk@plt+0x23d30>
   4aa74:	subs	r4, r0, #0
   4aa78:	bne	4aa84 <__read_chk@plt+0x44600>
   4aa7c:	mov	r0, r4
   4aa80:	pop	{r3, r4, r5, pc}
   4aa84:	ldr	r5, [pc, #52]	; 4aac0 <__read_chk@plt+0x4463c>
   4aa88:	mov	r2, #0
   4aa8c:	add	r5, pc, r5
   4aa90:	add	r5, r5, #184	; 0xb8
   4aa94:	mov	r1, r5
   4aa98:	bl	4a394 <__read_chk@plt+0x43f10>
   4aa9c:	mov	r0, r4
   4aaa0:	bl	25854 <__read_chk@plt+0x1f3d0>
   4aaa4:	mov	r1, r5
   4aaa8:	mov	r2, r0
   4aaac:	ldr	r0, [pc, #16]	; 4aac4 <__read_chk@plt+0x44640>
   4aab0:	add	r0, pc, r0
   4aab4:	bl	4005c <__read_chk@plt+0x39bd8>
   4aab8:	mvn	r0, #0
   4aabc:	pop	{r3, r4, r5, pc}
   4aac0:	andeq	r1, r4, r4, asr #31
   4aac4:			; <UNDEFINED> instruction: 0x0003c1b4
   4aac8:	push	{r4, r5, lr}
   4aacc:	sub	sp, sp, #12
   4aad0:	ldr	ip, [sp, #24]
   4aad4:	str	ip, [sp]
   4aad8:	bl	2a6b0 <__read_chk@plt+0x2422c>
   4aadc:	subs	r4, r0, #0
   4aae0:	moveq	r0, r4
   4aae4:	bne	4aaf0 <__read_chk@plt+0x4466c>
   4aae8:	add	sp, sp, #12
   4aaec:	pop	{r4, r5, pc}
   4aaf0:	ldr	r5, [pc, #52]	; 4ab2c <__read_chk@plt+0x446a8>
   4aaf4:	mov	r2, #0
   4aaf8:	add	r5, pc, r5
   4aafc:	add	r5, r5, #196	; 0xc4
   4ab00:	mov	r1, r5
   4ab04:	bl	4a394 <__read_chk@plt+0x43f10>
   4ab08:	mov	r0, r4
   4ab0c:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ab10:	mov	r1, r5
   4ab14:	mov	r2, r0
   4ab18:	ldr	r0, [pc, #16]	; 4ab30 <__read_chk@plt+0x446ac>
   4ab1c:	add	r0, pc, r0
   4ab20:	bl	4005c <__read_chk@plt+0x39bd8>
   4ab24:	mvn	r0, #0
   4ab28:	b	4aae8 <__read_chk@plt+0x44664>
   4ab2c:	andeq	r1, r4, r8, asr pc
   4ab30:	andeq	ip, r3, r8, asr #2
   4ab34:	push	{r3, r4, r5, lr}
   4ab38:	bl	2b3bc <__read_chk@plt+0x24f38>
   4ab3c:	subs	r4, r0, #0
   4ab40:	bne	4ab4c <__read_chk@plt+0x446c8>
   4ab44:	mov	r0, r4
   4ab48:	pop	{r3, r4, r5, pc}
   4ab4c:	ldr	r5, [pc, #52]	; 4ab88 <__read_chk@plt+0x44704>
   4ab50:	mvn	r2, #21
   4ab54:	add	r5, pc, r5
   4ab58:	add	r5, r5, #224	; 0xe0
   4ab5c:	mov	r1, r5
   4ab60:	bl	4a394 <__read_chk@plt+0x43f10>
   4ab64:	mov	r0, r4
   4ab68:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ab6c:	mov	r1, r5
   4ab70:	mov	r2, r0
   4ab74:	ldr	r0, [pc, #16]	; 4ab8c <__read_chk@plt+0x44708>
   4ab78:	add	r0, pc, r0
   4ab7c:	bl	4005c <__read_chk@plt+0x39bd8>
   4ab80:	mvn	r0, #0
   4ab84:	pop	{r3, r4, r5, pc}
   4ab88:	strdeq	r1, [r4], -ip
   4ab8c:	andeq	ip, r3, ip, ror #1
   4ab90:	push	{r3, r4, r5, lr}
   4ab94:	bl	2c424 <__read_chk@plt+0x25fa0>
   4ab98:	subs	r4, r0, #0
   4ab9c:	bne	4aba8 <__read_chk@plt+0x44724>
   4aba0:	mov	r0, r4
   4aba4:	pop	{r3, r4, r5, pc}
   4aba8:	ldr	r5, [pc, #52]	; 4abe4 <__read_chk@plt+0x44760>
   4abac:	mvn	r2, #21
   4abb0:	add	r5, pc, r5
   4abb4:	add	r5, r5, #248	; 0xf8
   4abb8:	mov	r1, r5
   4abbc:	bl	4a394 <__read_chk@plt+0x43f10>
   4abc0:	mov	r0, r4
   4abc4:	bl	25854 <__read_chk@plt+0x1f3d0>
   4abc8:	mov	r1, r5
   4abcc:	mov	r2, r0
   4abd0:	ldr	r0, [pc, #16]	; 4abe8 <__read_chk@plt+0x44764>
   4abd4:	add	r0, pc, r0
   4abd8:	bl	4005c <__read_chk@plt+0x39bd8>
   4abdc:	mvn	r0, #0
   4abe0:	pop	{r3, r4, r5, pc}
   4abe4:	andeq	r1, r4, r0, lsr #29
   4abe8:	muleq	r3, r0, r0
   4abec:	push	{r3, lr}
   4abf0:	bl	2aa28 <__read_chk@plt+0x245a4>
   4abf4:	cmp	r0, #0
   4abf8:	popeq	{r3, pc}
   4abfc:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ac00:	ldr	r1, [pc, #20]	; 4ac1c <__read_chk@plt+0x44798>
   4ac04:	add	r1, pc, r1
   4ac08:	add	r1, r1, #272	; 0x110
   4ac0c:	mov	r2, r0
   4ac10:	ldr	r0, [pc, #8]	; 4ac20 <__read_chk@plt+0x4479c>
   4ac14:	add	r0, pc, r0
   4ac18:	bl	3dae8 <__read_chk@plt+0x37664>
   4ac1c:	andeq	r1, r4, ip, asr #28
   4ac20:	andeq	ip, r3, r0, asr r0
   4ac24:	ldr	r3, [pc, #144]	; 4acbc <__read_chk@plt+0x44838>
   4ac28:	ldr	r2, [pc, #144]	; 4acc0 <__read_chk@plt+0x4483c>
   4ac2c:	add	r3, pc, r3
   4ac30:	push	{r4, r5, r6, r7, lr}
   4ac34:	sub	sp, sp, #12
   4ac38:	ldr	r4, [r3, r2]
   4ac3c:	add	r1, sp, #8
   4ac40:	mov	r5, #0
   4ac44:	str	r5, [r1, #-8]!
   4ac48:	mov	r1, sp
   4ac4c:	ldr	r3, [r4]
   4ac50:	str	r3, [sp, #4]
   4ac54:	bl	2c504 <__read_chk@plt+0x26080>
   4ac58:	subs	r6, r0, #0
   4ac5c:	ldreq	r0, [sp]
   4ac60:	bne	4ac7c <__read_chk@plt+0x447f8>
   4ac64:	ldr	r2, [sp, #4]
   4ac68:	ldr	r3, [r4]
   4ac6c:	cmp	r2, r3
   4ac70:	bne	4acb8 <__read_chk@plt+0x44834>
   4ac74:	add	sp, sp, #12
   4ac78:	pop	{r4, r5, r6, r7, pc}
   4ac7c:	ldr	r7, [pc, #64]	; 4acc4 <__read_chk@plt+0x44840>
   4ac80:	mvn	r2, #21
   4ac84:	add	r7, pc, r7
   4ac88:	add	r7, r7, #296	; 0x128
   4ac8c:	mov	r1, r7
   4ac90:	bl	4a394 <__read_chk@plt+0x43f10>
   4ac94:	mov	r0, r6
   4ac98:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ac9c:	mov	r1, r7
   4aca0:	mov	r2, r0
   4aca4:	ldr	r0, [pc, #28]	; 4acc8 <__read_chk@plt+0x44844>
   4aca8:	add	r0, pc, r0
   4acac:	bl	4005c <__read_chk@plt+0x39bd8>
   4acb0:	mov	r0, r5
   4acb4:	b	4ac64 <__read_chk@plt+0x447e0>
   4acb8:	bl	5d64 <__stack_chk_fail@plt>
   4acbc:	ldrdeq	r5, [r7], -r0
   4acc0:	andeq	r0, r0, r8, asr #11
   4acc4:	andeq	r1, r4, ip, asr #27
   4acc8:			; <UNDEFINED> instruction: 0x0003bfbc
   4accc:	push	{r4, r5, lr}
   4acd0:	sub	sp, sp, #20
   4acd4:	ldr	r4, [sp, #32]
   4acd8:	ldr	lr, [sp, #36]	; 0x24
   4acdc:	ldr	ip, [sp, #40]	; 0x28
   4ace0:	stm	sp, {r4, lr}
   4ace4:	str	ip, [sp, #8]
   4ace8:	bl	310c8 <__read_chk@plt+0x2ac44>
   4acec:	subs	r4, r0, #0
   4acf0:	moveq	r0, #1
   4acf4:	beq	4ad30 <__read_chk@plt+0x448ac>
   4acf8:	ldr	r5, [pc, #56]	; 4ad38 <__read_chk@plt+0x448b4>
   4acfc:	mvn	r2, #21
   4ad00:	add	r5, pc, r5
   4ad04:	add	r5, r5, #320	; 0x140
   4ad08:	mov	r1, r5
   4ad0c:	bl	4a394 <__read_chk@plt+0x43f10>
   4ad10:	mov	r0, r4
   4ad14:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ad18:	mov	r1, r5
   4ad1c:	mov	r2, r0
   4ad20:	ldr	r0, [pc, #20]	; 4ad3c <__read_chk@plt+0x448b8>
   4ad24:	add	r0, pc, r0
   4ad28:	bl	4005c <__read_chk@plt+0x39bd8>
   4ad2c:	mov	r0, #0
   4ad30:	add	sp, sp, #20
   4ad34:	pop	{r4, r5, pc}
   4ad38:	andeq	r1, r4, r0, asr sp
   4ad3c:	andeq	fp, r3, r0, asr #30
   4ad40:	push	{r3, r4, r5, lr}
   4ad44:	mov	r1, r2
   4ad48:	bl	311d8 <__read_chk@plt+0x2ad54>
   4ad4c:	subs	r4, r0, #0
   4ad50:	bne	4ad5c <__read_chk@plt+0x448d8>
   4ad54:	mov	r0, #1
   4ad58:	pop	{r3, r4, r5, pc}
   4ad5c:	ldr	r5, [pc, #52]	; 4ad98 <__read_chk@plt+0x44914>
   4ad60:	mvn	r2, #21
   4ad64:	add	r5, pc, r5
   4ad68:	add	r5, r5, #340	; 0x154
   4ad6c:	mov	r1, r5
   4ad70:	bl	4a394 <__read_chk@plt+0x43f10>
   4ad74:	mov	r0, r4
   4ad78:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ad7c:	mov	r1, r5
   4ad80:	mov	r2, r0
   4ad84:	ldr	r0, [pc, #16]	; 4ad9c <__read_chk@plt+0x44918>
   4ad88:	add	r0, pc, r0
   4ad8c:	bl	4005c <__read_chk@plt+0x39bd8>
   4ad90:	mov	r0, #0
   4ad94:	pop	{r3, r4, r5, pc}
   4ad98:	andeq	r1, r4, ip, ror #25
   4ad9c:	ldrdeq	fp, [r3], -ip
   4ada0:	ldr	r3, [pc, #184]	; 4ae60 <__read_chk@plt+0x449dc>
   4ada4:	ldr	r2, [pc, #184]	; 4ae64 <__read_chk@plt+0x449e0>
   4ada8:	add	r3, pc, r3
   4adac:	push	{r4, r5, r6, r7, lr}
   4adb0:	sub	sp, sp, #12
   4adb4:	ldr	r4, [r3, r2]
   4adb8:	add	r1, sp, #8
   4adbc:	mov	r5, #0
   4adc0:	str	r5, [r1, #-8]!
   4adc4:	mov	r1, sp
   4adc8:	ldr	r3, [r4]
   4adcc:	str	r3, [sp, #4]
   4add0:	bl	31914 <__read_chk@plt+0x2b490>
   4add4:	subs	r6, r0, #0
   4add8:	ldreq	r0, [sp]
   4addc:	bne	4adf8 <__read_chk@plt+0x44974>
   4ade0:	ldr	r2, [sp, #4]
   4ade4:	ldr	r3, [r4]
   4ade8:	cmp	r2, r3
   4adec:	bne	4ae5c <__read_chk@plt+0x449d8>
   4adf0:	add	sp, sp, #12
   4adf4:	pop	{r4, r5, r6, r7, pc}
   4adf8:	ldr	r7, [pc, #104]	; 4ae68 <__read_chk@plt+0x449e4>
   4adfc:	mvn	r2, #21
   4ae00:	add	r7, pc, r7
   4ae04:	add	r7, r7, #356	; 0x164
   4ae08:	mov	r1, r7
   4ae0c:	bl	4a394 <__read_chk@plt+0x43f10>
   4ae10:	cmn	r6, #24
   4ae14:	mov	r0, r6
   4ae18:	beq	4ae3c <__read_chk@plt+0x449b8>
   4ae1c:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ae20:	mov	r1, r7
   4ae24:	mov	r2, r0
   4ae28:	ldr	r0, [pc, #60]	; 4ae6c <__read_chk@plt+0x449e8>
   4ae2c:	add	r0, pc, r0
   4ae30:	bl	4005c <__read_chk@plt+0x39bd8>
   4ae34:	mov	r0, r5
   4ae38:	b	4ade0 <__read_chk@plt+0x4495c>
   4ae3c:	bl	25854 <__read_chk@plt+0x1f3d0>
   4ae40:	mov	r1, r7
   4ae44:	mov	r2, r0
   4ae48:	ldr	r0, [pc, #32]	; 4ae70 <__read_chk@plt+0x449ec>
   4ae4c:	add	r0, pc, r0
   4ae50:	bl	401e0 <__read_chk@plt+0x39d5c>
   4ae54:	mov	r0, r5
   4ae58:	b	4ade0 <__read_chk@plt+0x4495c>
   4ae5c:	bl	5d64 <__stack_chk_fail@plt>
   4ae60:	andeq	r5, r7, r4, asr fp
   4ae64:	andeq	r0, r0, r8, asr #11
   4ae68:	andeq	r1, r4, r0, asr ip
   4ae6c:	andeq	fp, r3, r8, lsr lr
   4ae70:	andeq	fp, r3, r8, lsl lr
   4ae74:	ldr	ip, [pc, #192]	; 4af3c <__read_chk@plt+0x44ab8>
   4ae78:	mov	r2, r1
   4ae7c:	push	{r4, r5, r6, r7, lr}
   4ae80:	add	ip, pc, ip
   4ae84:	ldr	lr, [pc, #180]	; 4af40 <__read_chk@plt+0x44abc>
   4ae88:	sub	sp, sp, #12
   4ae8c:	mov	r1, ip
   4ae90:	add	r3, sp, #8
   4ae94:	mov	r5, #0
   4ae98:	ldr	r4, [r1, lr]
   4ae9c:	mov	r1, sp
   4aea0:	str	r5, [r3, #-8]!
   4aea4:	ldr	r3, [r4]
   4aea8:	str	r3, [sp, #4]
   4aeac:	bl	31704 <__read_chk@plt+0x2b280>
   4aeb0:	subs	r6, r0, #0
   4aeb4:	ldreq	r0, [sp]
   4aeb8:	bne	4aed4 <__read_chk@plt+0x44a50>
   4aebc:	ldr	r2, [sp, #4]
   4aec0:	ldr	r3, [r4]
   4aec4:	cmp	r2, r3
   4aec8:	bne	4af38 <__read_chk@plt+0x44ab4>
   4aecc:	add	sp, sp, #12
   4aed0:	pop	{r4, r5, r6, r7, pc}
   4aed4:	ldr	r7, [pc, #104]	; 4af44 <__read_chk@plt+0x44ac0>
   4aed8:	mvn	r2, #21
   4aedc:	add	r7, pc, r7
   4aee0:	add	r7, r7, #372	; 0x174
   4aee4:	mov	r1, r7
   4aee8:	bl	4a394 <__read_chk@plt+0x43f10>
   4aeec:	cmn	r6, #24
   4aef0:	mov	r0, r6
   4aef4:	beq	4af18 <__read_chk@plt+0x44a94>
   4aef8:	bl	25854 <__read_chk@plt+0x1f3d0>
   4aefc:	mov	r1, r7
   4af00:	mov	r2, r0
   4af04:	ldr	r0, [pc, #60]	; 4af48 <__read_chk@plt+0x44ac4>
   4af08:	add	r0, pc, r0
   4af0c:	bl	4005c <__read_chk@plt+0x39bd8>
   4af10:	mov	r0, r5
   4af14:	b	4aebc <__read_chk@plt+0x44a38>
   4af18:	bl	25854 <__read_chk@plt+0x1f3d0>
   4af1c:	mov	r1, r7
   4af20:	mov	r2, r0
   4af24:	ldr	r0, [pc, #32]	; 4af4c <__read_chk@plt+0x44ac8>
   4af28:	add	r0, pc, r0
   4af2c:	bl	401e0 <__read_chk@plt+0x39d5c>
   4af30:	mov	r0, r5
   4af34:	b	4aebc <__read_chk@plt+0x44a38>
   4af38:	bl	5d64 <__stack_chk_fail@plt>
   4af3c:	andeq	r5, r7, ip, ror sl
   4af40:	andeq	r0, r0, r8, asr #11
   4af44:	andeq	r1, r4, r4, ror fp
   4af48:	andeq	fp, r3, ip, asr sp
   4af4c:	andeq	fp, r3, ip, lsr sp
   4af50:	ldr	ip, [pc, #200]	; 4b020 <__read_chk@plt+0x44b9c>
   4af54:	mov	r3, r2
   4af58:	push	{r4, r5, r6, r7, r8, lr}
   4af5c:	add	ip, pc, ip
   4af60:	ldr	lr, [pc, #188]	; 4b024 <__read_chk@plt+0x44ba0>
   4af64:	sub	sp, sp, #8
   4af68:	add	r2, sp, #8
   4af6c:	mov	r6, #0
   4af70:	ldr	r4, [ip, lr]
   4af74:	str	r6, [r2, #-8]!
   4af78:	mov	r2, sp
   4af7c:	ldr	ip, [r4]
   4af80:	str	ip, [sp, #4]
   4af84:	bl	31654 <__read_chk@plt+0x2b1d0>
   4af88:	subs	r5, r0, #0
   4af8c:	ldreq	r0, [sp]
   4af90:	bne	4afac <__read_chk@plt+0x44b28>
   4af94:	ldr	r2, [sp, #4]
   4af98:	ldr	r3, [r4]
   4af9c:	cmp	r2, r3
   4afa0:	bne	4b01c <__read_chk@plt+0x44b98>
   4afa4:	add	sp, sp, #8
   4afa8:	pop	{r4, r5, r6, r7, r8, pc}
   4afac:	ldr	r7, [pc, #116]	; 4b028 <__read_chk@plt+0x44ba4>
   4afb0:	mvn	r2, #21
   4afb4:	add	r7, pc, r7
   4afb8:	add	r7, r7, #388	; 0x184
   4afbc:	mov	r1, r7
   4afc0:	bl	4a394 <__read_chk@plt+0x43f10>
   4afc4:	cmn	r5, #43	; 0x2b
   4afc8:	cmnne	r5, #24
   4afcc:	mov	r0, r5
   4afd0:	movne	r8, #0
   4afd4:	moveq	r8, #1
   4afd8:	bne	4affc <__read_chk@plt+0x44b78>
   4afdc:	bl	25854 <__read_chk@plt+0x1f3d0>
   4afe0:	mov	r1, r7
   4afe4:	mov	r2, r0
   4afe8:	ldr	r0, [pc, #60]	; 4b02c <__read_chk@plt+0x44ba8>
   4afec:	add	r0, pc, r0
   4aff0:	bl	401e0 <__read_chk@plt+0x39d5c>
   4aff4:	mov	r0, r6
   4aff8:	b	4af94 <__read_chk@plt+0x44b10>
   4affc:	bl	25854 <__read_chk@plt+0x1f3d0>
   4b000:	mov	r1, r7
   4b004:	mov	r2, r0
   4b008:	ldr	r0, [pc, #32]	; 4b030 <__read_chk@plt+0x44bac>
   4b00c:	add	r0, pc, r0
   4b010:	bl	4005c <__read_chk@plt+0x39bd8>
   4b014:	mov	r0, r8
   4b018:	b	4af94 <__read_chk@plt+0x44b10>
   4b01c:	bl	5d64 <__stack_chk_fail@plt>
   4b020:	andeq	r5, r7, r0, lsr #19
   4b024:	andeq	r0, r0, r8, asr #11
   4b028:	muleq	r4, ip, sl
   4b02c:	andeq	fp, r3, r8, ror ip
   4b030:	andeq	fp, r3, r8, asr ip
   4b034:	push	{r4, r5, r6, r7, r8, lr}
   4b038:	sub	sp, sp, #16
   4b03c:	ldr	lr, [pc, #192]	; 4b104 <__read_chk@plt+0x44c80>
   4b040:	add	ip, sp, #16
   4b044:	ldr	r4, [pc, #188]	; 4b108 <__read_chk@plt+0x44c84>
   4b048:	mov	r6, #0
   4b04c:	add	lr, pc, lr
   4b050:	ldr	r4, [lr, r4]
   4b054:	str	r3, [sp]
   4b058:	str	r6, [ip, #-8]!
   4b05c:	mov	r3, ip
   4b060:	ldr	ip, [r4]
   4b064:	str	ip, [sp, #12]
   4b068:	bl	319e0 <__read_chk@plt+0x2b55c>
   4b06c:	subs	r5, r0, #0
   4b070:	ldreq	r0, [sp, #8]
   4b074:	bne	4b090 <__read_chk@plt+0x44c0c>
   4b078:	ldr	r2, [sp, #12]
   4b07c:	ldr	r3, [r4]
   4b080:	cmp	r2, r3
   4b084:	bne	4b100 <__read_chk@plt+0x44c7c>
   4b088:	add	sp, sp, #16
   4b08c:	pop	{r4, r5, r6, r7, r8, pc}
   4b090:	ldr	r7, [pc, #116]	; 4b10c <__read_chk@plt+0x44c88>
   4b094:	mvn	r2, #21
   4b098:	add	r7, pc, r7
   4b09c:	add	r7, r7, #408	; 0x198
   4b0a0:	mov	r1, r7
   4b0a4:	bl	4a394 <__read_chk@plt+0x43f10>
   4b0a8:	cmn	r5, #43	; 0x2b
   4b0ac:	cmnne	r5, #24
   4b0b0:	mov	r0, r5
   4b0b4:	movne	r8, #0
   4b0b8:	moveq	r8, #1
   4b0bc:	bne	4b0e0 <__read_chk@plt+0x44c5c>
   4b0c0:	bl	25854 <__read_chk@plt+0x1f3d0>
   4b0c4:	mov	r1, r7
   4b0c8:	mov	r2, r0
   4b0cc:	ldr	r0, [pc, #60]	; 4b110 <__read_chk@plt+0x44c8c>
   4b0d0:	add	r0, pc, r0
   4b0d4:	bl	401e0 <__read_chk@plt+0x39d5c>
   4b0d8:	mov	r0, r6
   4b0dc:	b	4b078 <__read_chk@plt+0x44bf4>
   4b0e0:	bl	25854 <__read_chk@plt+0x1f3d0>
   4b0e4:	mov	r1, r7
   4b0e8:	mov	r2, r0
   4b0ec:	ldr	r0, [pc, #32]	; 4b114 <__read_chk@plt+0x44c90>
   4b0f0:	add	r0, pc, r0
   4b0f4:	bl	4005c <__read_chk@plt+0x39bd8>
   4b0f8:	mov	r0, r8
   4b0fc:	b	4b078 <__read_chk@plt+0x44bf4>
   4b100:	bl	5d64 <__stack_chk_fail@plt>
   4b104:			; <UNDEFINED> instruction: 0x000758b0
   4b108:	andeq	r0, r0, r8, asr #11
   4b10c:			; <UNDEFINED> instruction: 0x000419b8
   4b110:	muleq	r3, r4, fp
   4b114:	andeq	fp, r3, r4, ror fp
   4b118:	push	{r4, r5, r6, r7, r8, lr}
   4b11c:	sub	sp, sp, #16
   4b120:	ldr	lr, [pc, #200]	; 4b1f0 <__read_chk@plt+0x44d6c>
   4b124:	add	ip, sp, #16
   4b128:	ldr	r4, [pc, #196]	; 4b1f4 <__read_chk@plt+0x44d70>
   4b12c:	mov	r6, #0
   4b130:	add	lr, pc, lr
   4b134:	ldr	r5, [sp, #40]	; 0x28
   4b138:	ldr	r4, [lr, r4]
   4b13c:	str	r3, [sp]
   4b140:	str	r6, [ip, #-8]!
   4b144:	mov	r3, ip
   4b148:	ldr	ip, [r4]
   4b14c:	str	r5, [sp, #4]
   4b150:	str	ip, [sp, #12]
   4b154:	bl	31588 <__read_chk@plt+0x2b104>
   4b158:	subs	r5, r0, #0
   4b15c:	ldreq	r0, [sp, #8]
   4b160:	bne	4b17c <__read_chk@plt+0x44cf8>
   4b164:	ldr	r2, [sp, #12]
   4b168:	ldr	r3, [r4]
   4b16c:	cmp	r2, r3
   4b170:	bne	4b1ec <__read_chk@plt+0x44d68>
   4b174:	add	sp, sp, #16
   4b178:	pop	{r4, r5, r6, r7, r8, pc}
   4b17c:	ldr	r7, [pc, #116]	; 4b1f8 <__read_chk@plt+0x44d74>
   4b180:	mvn	r2, #21
   4b184:	add	r7, pc, r7
   4b188:	add	r7, r7, #432	; 0x1b0
   4b18c:	mov	r1, r7
   4b190:	bl	4a394 <__read_chk@plt+0x43f10>
   4b194:	cmn	r5, #43	; 0x2b
   4b198:	cmnne	r5, #24
   4b19c:	mov	r0, r5
   4b1a0:	movne	r8, #0
   4b1a4:	moveq	r8, #1
   4b1a8:	bne	4b1cc <__read_chk@plt+0x44d48>
   4b1ac:	bl	25854 <__read_chk@plt+0x1f3d0>
   4b1b0:	mov	r1, r7
   4b1b4:	mov	r2, r0
   4b1b8:	ldr	r0, [pc, #60]	; 4b1fc <__read_chk@plt+0x44d78>
   4b1bc:	add	r0, pc, r0
   4b1c0:	bl	401e0 <__read_chk@plt+0x39d5c>
   4b1c4:	mov	r0, r6
   4b1c8:	b	4b164 <__read_chk@plt+0x44ce0>
   4b1cc:	bl	25854 <__read_chk@plt+0x1f3d0>
   4b1d0:	mov	r1, r7
   4b1d4:	mov	r2, r0
   4b1d8:	ldr	r0, [pc, #32]	; 4b200 <__read_chk@plt+0x44d7c>
   4b1dc:	add	r0, pc, r0
   4b1e0:	bl	4005c <__read_chk@plt+0x39bd8>
   4b1e4:	mov	r0, r8
   4b1e8:	b	4b164 <__read_chk@plt+0x44ce0>
   4b1ec:	bl	5d64 <__stack_chk_fail@plt>
   4b1f0:	andeq	r5, r7, ip, asr #15
   4b1f4:	andeq	r0, r0, r8, asr #11
   4b1f8:	andeq	r1, r4, ip, asr #17
   4b1fc:	andeq	fp, r3, r8, lsr #21
   4b200:	andeq	fp, r3, r8, lsl #21
   4b204:	push	{r3, lr}
   4b208:	bl	313d0 <__read_chk@plt+0x2af4c>
   4b20c:	rsbs	r0, r0, #1
   4b210:	movcc	r0, #0
   4b214:	pop	{r3, pc}
   4b218:	push	{r4, r5, r6, lr}
   4b21c:	mov	r2, r1
   4b220:	ldr	r4, [pc, #164]	; 4b2cc <__read_chk@plt+0x44e48>
   4b224:	mov	r6, r1
   4b228:	ldr	r3, [pc, #160]	; 4b2d0 <__read_chk@plt+0x44e4c>
   4b22c:	mov	r1, r0
   4b230:	add	r4, pc, r4
   4b234:	ldr	r0, [pc, #152]	; 4b2d4 <__read_chk@plt+0x44e50>
   4b238:	ldr	r3, [r4, r3]
   4b23c:	add	r0, pc, r0
   4b240:	ldr	r5, [r3]
   4b244:	bl	40110 <__read_chk@plt+0x39c8c>
   4b248:	ldr	r3, [pc, #136]	; 4b2d8 <__read_chk@plt+0x44e54>
   4b24c:	ldr	r3, [r4, r3]
   4b250:	ldr	r3, [r3]
   4b254:	cmp	r3, #0
   4b258:	beq	4b2c0 <__read_chk@plt+0x44e3c>
   4b25c:	mov	r0, r5
   4b260:	mov	r1, #3
   4b264:	bl	44d08 <__read_chk@plt+0x3e884>
   4b268:	subs	r2, r0, #0
   4b26c:	beq	4b288 <__read_chk@plt+0x44e04>
   4b270:	ldr	r1, [pc, #100]	; 4b2dc <__read_chk@plt+0x44e58>
   4b274:	mov	r0, r5
   4b278:	add	r1, pc, r1
   4b27c:	bl	43944 <__read_chk@plt+0x3d4c0>
   4b280:	mov	r0, #0
   4b284:	pop	{r4, r5, r6, pc}
   4b288:	mov	r1, r6
   4b28c:	mov	r0, r5
   4b290:	bl	44be0 <__read_chk@plt+0x3e75c>
   4b294:	subs	r2, r0, #0
   4b298:	bne	4b270 <__read_chk@plt+0x44dec>
   4b29c:	mov	r0, r5
   4b2a0:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   4b2a4:	subs	r2, r0, #0
   4b2a8:	bne	4b270 <__read_chk@plt+0x44dec>
   4b2ac:	mov	r0, r5
   4b2b0:	bl	43c54 <__read_chk@plt+0x3d7d0>
   4b2b4:	subs	r2, r0, #0
   4b2b8:	bne	4b270 <__read_chk@plt+0x44dec>
   4b2bc:	b	4b280 <__read_chk@plt+0x44dfc>
   4b2c0:	ldr	r0, [pc, #24]	; 4b2e0 <__read_chk@plt+0x44e5c>
   4b2c4:	add	r0, pc, r0
   4b2c8:	bl	3dae8 <__read_chk@plt+0x37664>
   4b2cc:	andeq	r5, r7, ip, asr #13
   4b2d0:	muleq	r0, ip, r6
   4b2d4:	andeq	r1, r4, ip, lsr #20
   4b2d8:	andeq	r0, r0, ip, ror #12
   4b2dc:	andeq	r1, r4, r0, asr #19
   4b2e0:	andeq	r1, r4, ip, asr #19
   4b2e4:	mov	r2, r1
   4b2e8:	mov	r1, r0
   4b2ec:	ldr	r0, [pc, #16]	; 4b304 <__read_chk@plt+0x44e80>
   4b2f0:	push	{r3, lr}
   4b2f4:	add	r0, pc, r0
   4b2f8:	bl	40110 <__read_chk@plt+0x39c8c>
   4b2fc:	mov	r0, #0
   4b300:	pop	{r3, pc}
   4b304:	andeq	r1, r4, ip, lsr #19
   4b308:	add	r0, r0, #20
   4b30c:	mov	r3, #255	; 0xff
   4b310:	subs	r3, r3, #1
   4b314:	str	r1, [r0, #4]!
   4b318:	bne	4b310 <__read_chk@plt+0x44e8c>
   4b31c:	bx	lr
   4b320:	cmp	r1, r2
   4b324:	bxhi	lr
   4b328:	cmp	r1, #254	; 0xfe
   4b32c:	bxhi	lr
   4b330:	add	ip, r1, #5
   4b334:	add	r0, r0, ip, lsl #2
   4b338:	b	4b344 <__read_chk@plt+0x44ec0>
   4b33c:	cmp	r1, #255	; 0xff
   4b340:	bxeq	lr
   4b344:	add	r1, r1, #1
   4b348:	str	r3, [r0, #4]!
   4b34c:	cmp	r2, r1
   4b350:	bcs	4b33c <__read_chk@plt+0x44eb8>
   4b354:	bx	lr
   4b358:	add	r1, r1, #6
   4b35c:	str	r2, [r0, r1, lsl #2]
   4b360:	bx	lr
   4b364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b368:	mov	r9, r3
   4b36c:	ldr	lr, [pc, #296]	; 4b49c <__read_chk@plt+0x45018>
   4b370:	sub	sp, sp, #20
   4b374:	ldr	ip, [pc, #292]	; 4b4a0 <__read_chk@plt+0x4501c>
   4b378:	add	r7, sp, #7
   4b37c:	add	lr, pc, lr
   4b380:	ldr	sl, [pc, #284]	; 4b4a4 <__read_chk@plt+0x45020>
   4b384:	add	r6, sp, #8
   4b388:	mov	r4, r0
   4b38c:	ldr	fp, [lr, ip]
   4b390:	add	sl, pc, sl
   4b394:	mov	r5, r1
   4b398:	mov	r8, r2
   4b39c:	mov	r2, lr
   4b3a0:	ldr	r3, [fp]
   4b3a4:	str	r3, [sp, #12]
   4b3a8:	cmp	r5, #0
   4b3ac:	mov	r0, r4
   4b3b0:	mov	r1, r7
   4b3b4:	mov	r2, r6
   4b3b8:	bne	4b414 <__read_chk@plt+0x44f90>
   4b3bc:	bl	46408 <__read_chk@plt+0x3ff84>
   4b3c0:	cmp	r0, #0
   4b3c4:	bne	4b430 <__read_chk@plt+0x44fac>
   4b3c8:	ldrb	r1, [sp, #7]
   4b3cc:	sub	r3, r1, #1
   4b3d0:	uxtb	r3, r3
   4b3d4:	cmp	r3, #253	; 0xfd
   4b3d8:	bhi	4b478 <__read_chk@plt+0x44ff4>
   4b3dc:	add	r3, r1, #6
   4b3e0:	ldr	r3, [r4, r3, lsl #2]
   4b3e4:	cmp	r3, #0
   4b3e8:	beq	4b478 <__read_chk@plt+0x44ff4>
   4b3ec:	ldr	r2, [r4, #1044]	; 0x414
   4b3f0:	cmp	r2, #0
   4b3f4:	beq	4b448 <__read_chk@plt+0x44fc4>
   4b3f8:	mov	r0, sl
   4b3fc:	bl	40248 <__read_chk@plt+0x39dc4>
   4b400:	ldr	r0, [r4, #1044]	; 0x414
   4b404:	mvn	r1, #0
   4b408:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4b40c:	str	r0, [r4, #1044]	; 0x414
   4b410:	b	4b3a8 <__read_chk@plt+0x44f24>
   4b414:	bl	460e8 <__read_chk@plt+0x3fc64>
   4b418:	cmp	r0, #0
   4b41c:	bne	4b430 <__read_chk@plt+0x44fac>
   4b420:	ldrb	r1, [sp, #7]
   4b424:	cmp	r1, #0
   4b428:	bne	4b3cc <__read_chk@plt+0x44f48>
   4b42c:	mov	r0, #0
   4b430:	ldr	r2, [sp, #12]
   4b434:	ldr	r3, [fp]
   4b438:	cmp	r2, r3
   4b43c:	bne	4b498 <__read_chk@plt+0x45014>
   4b440:	add	sp, sp, #20
   4b444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b448:	mov	r0, r1
   4b44c:	mov	r2, r9
   4b450:	ldr	r1, [sp, #8]
   4b454:	blx	r3
   4b458:	cmp	r0, #0
   4b45c:	bne	4b430 <__read_chk@plt+0x44fac>
   4b460:	cmp	r8, #0
   4b464:	beq	4b3a8 <__read_chk@plt+0x44f24>
   4b468:	ldr	r3, [r8]
   4b46c:	cmp	r3, #0
   4b470:	beq	4b3a8 <__read_chk@plt+0x44f24>
   4b474:	b	4b42c <__read_chk@plt+0x44fa8>
   4b478:	mov	r2, r1
   4b47c:	ldr	r1, [pc, #36]	; 4b4a8 <__read_chk@plt+0x45024>
   4b480:	mov	r0, r4
   4b484:	add	r1, pc, r1
   4b488:	bl	451b4 <__read_chk@plt+0x3ed30>
   4b48c:	cmp	r0, #0
   4b490:	mvneq	r0, #28
   4b494:	b	4b430 <__read_chk@plt+0x44fac>
   4b498:	bl	5d64 <__stack_chk_fail@plt>
   4b49c:	andeq	r5, r7, r0, lsl #11
   4b4a0:	andeq	r0, r0, r8, asr #11
   4b4a4:	andeq	r1, r4, ip, lsr r9
   4b4a8:	andeq	r1, r4, r4, ror #16
   4b4ac:	push	{r4, lr}
   4b4b0:	mov	r4, r0
   4b4b4:	bl	4b364 <__read_chk@plt+0x44ee0>
   4b4b8:	subs	r2, r0, #0
   4b4bc:	popeq	{r4, pc}
   4b4c0:	ldr	r1, [pc, #16]	; 4b4d8 <__read_chk@plt+0x45054>
   4b4c4:	mov	r0, r4
   4b4c8:	pop	{r4, lr}
   4b4cc:	add	r1, pc, r1
   4b4d0:	add	r1, r1, #24
   4b4d4:	b	43944 <__read_chk@plt+0x3d4c0>
   4b4d8:	andeq	r1, r4, ip, ror #14
   4b4dc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   4b4e0:	mov	r9, r0
   4b4e4:	bl	5e48 <FIPS_mode@plt>
   4b4e8:	ldr	r5, [pc, #152]	; 4b588 <__read_chk@plt+0x45104>
   4b4ec:	add	r5, pc, r5
   4b4f0:	cmp	r0, #0
   4b4f4:	ldrne	r5, [pc, #144]	; 4b58c <__read_chk@plt+0x45108>
   4b4f8:	addne	r5, pc, r5
   4b4fc:	addne	r5, r5, #560	; 0x230
   4b500:	ldr	r0, [r5]
   4b504:	cmp	r0, #0
   4b508:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   4b50c:	mov	r4, #0
   4b510:	add	r5, r5, #28
   4b514:	mov	r6, r4
   4b518:	b	4b534 <__read_chk@plt+0x450b0>
   4b51c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   4b520:	mov	r6, r8
   4b524:	bl	6010 <memcpy@plt>
   4b528:	ldr	r3, [r5], #28
   4b52c:	cmp	r3, #0
   4b530:	beq	4b580 <__read_chk@plt+0x450fc>
   4b534:	cmp	r6, #0
   4b538:	strbne	r9, [r6, r4]
   4b53c:	ldr	r0, [r5, #-28]	; 0xffffffe4
   4b540:	add	r7, r4, #1
   4b544:	moveq	r7, r4
   4b548:	bl	6088 <strlen@plt>
   4b54c:	add	r4, r0, r7
   4b550:	mov	r8, r0
   4b554:	add	r1, r4, #2
   4b558:	mov	r0, r6
   4b55c:	bl	5c20 <realloc@plt>
   4b560:	add	r2, r8, #1
   4b564:	subs	r8, r0, #0
   4b568:	add	r0, r8, r7
   4b56c:	bne	4b51c <__read_chk@plt+0x45098>
   4b570:	mov	r0, r6
   4b574:	bl	55a8 <free@plt>
   4b578:	mov	r0, r8
   4b57c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   4b580:	mov	r0, r8
   4b584:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   4b588:	strdeq	r4, [r7], -ip
   4b58c:	strdeq	r4, [r7], -r0
   4b590:	push	{r3, r4, r5, r6, r7, lr}
   4b594:	mov	r5, r0
   4b598:	mov	r7, r1
   4b59c:	bl	5e48 <FIPS_mode@plt>
   4b5a0:	ldr	r4, [pc, #236]	; 4b694 <__read_chk@plt+0x45210>
   4b5a4:	add	r4, pc, r4
   4b5a8:	cmp	r0, #0
   4b5ac:	ldrne	r4, [pc, #228]	; 4b698 <__read_chk@plt+0x45214>
   4b5b0:	addne	r4, pc, r4
   4b5b4:	addne	r4, r4, #560	; 0x230
   4b5b8:	ldr	r1, [r4]
   4b5bc:	cmp	r1, #0
   4b5c0:	beq	4b5e0 <__read_chk@plt+0x4515c>
   4b5c4:	mov	r0, r7
   4b5c8:	bl	61d8 <strcmp@plt>
   4b5cc:	subs	r6, r0, #0
   4b5d0:	beq	4b5e8 <__read_chk@plt+0x45164>
   4b5d4:	ldr	r1, [r4, #28]!
   4b5d8:	cmp	r1, #0
   4b5dc:	bne	4b5c4 <__read_chk@plt+0x45140>
   4b5e0:	mvn	r6, #9
   4b5e4:	b	4b648 <__read_chk@plt+0x451c4>
   4b5e8:	cmp	r5, #0
   4b5ec:	beq	4b648 <__read_chk@plt+0x451c4>
   4b5f0:	ldr	r3, [r4, #4]
   4b5f4:	cmp	r3, #1
   4b5f8:	str	r3, [r5, #20]
   4b5fc:	beq	4b664 <__read_chk@plt+0x451e0>
   4b600:	ldr	r3, [r4, #20]
   4b604:	add	r2, r3, #7
   4b608:	cmp	r3, #0
   4b60c:	movlt	r3, r2
   4b610:	asr	r3, r3, #3
   4b614:	str	r3, [r5, #8]
   4b618:	ldr	r3, [r4, #16]
   4b61c:	str	r6, [r5, #32]
   4b620:	add	r2, r3, #7
   4b624:	cmp	r3, #0
   4b628:	movlt	r3, r2
   4b62c:	asr	r3, r3, #3
   4b630:	str	r3, [r5, #16]
   4b634:	ldr	r3, [r4, #12]
   4b638:	cmp	r3, #0
   4b63c:	bne	4b650 <__read_chk@plt+0x451cc>
   4b640:	ldr	r3, [r4, #24]
   4b644:	str	r3, [r5, #24]
   4b648:	mov	r0, r6
   4b64c:	pop	{r3, r4, r5, r6, r7, pc}
   4b650:	add	r2, r3, #7
   4b654:	movlt	r3, r2
   4b658:	asr	r3, r3, #3
   4b65c:	str	r3, [r5, #8]
   4b660:	b	4b640 <__read_chk@plt+0x451bc>
   4b664:	ldr	r0, [r4, #8]
   4b668:	bl	5703c <__read_chk@plt+0x50bb8>
   4b66c:	cmp	r0, #0
   4b670:	str	r0, [r5, #28]
   4b674:	beq	4b68c <__read_chk@plt+0x45208>
   4b678:	ldr	r0, [r4, #8]
   4b67c:	bl	56e48 <__read_chk@plt+0x509c4>
   4b680:	str	r0, [r5, #8]
   4b684:	str	r0, [r5, #16]
   4b688:	b	4b634 <__read_chk@plt+0x451b0>
   4b68c:	mvn	r6, #1
   4b690:	b	4b648 <__read_chk@plt+0x451c4>
   4b694:	andeq	r4, r7, r4, asr #14
   4b698:	andeq	r4, r7, r8, lsr r7
   4b69c:	push	{r4, lr}
   4b6a0:	mov	r4, r0
   4b6a4:	ldr	r1, [r0, #12]
   4b6a8:	cmp	r1, #0
   4b6ac:	beq	4b6cc <__read_chk@plt+0x45248>
   4b6b0:	ldr	r3, [r0, #20]
   4b6b4:	cmp	r3, #2
   4b6b8:	beq	4b6f0 <__read_chk@plt+0x4526c>
   4b6bc:	cmp	r3, #3
   4b6c0:	beq	4b6d4 <__read_chk@plt+0x45250>
   4b6c4:	cmp	r3, #1
   4b6c8:	beq	4b70c <__read_chk@plt+0x45288>
   4b6cc:	mvn	r0, #9
   4b6d0:	pop	{r4, pc}
   4b6d4:	mov	r0, r1
   4b6d8:	bl	54144 <__read_chk@plt+0x4dcc0>
   4b6dc:	cmp	r0, #0
   4b6e0:	str	r0, [r4, #32]
   4b6e4:	beq	4b704 <__read_chk@plt+0x45280>
   4b6e8:	mov	r0, #0
   4b6ec:	pop	{r4, pc}
   4b6f0:	mov	r0, r1
   4b6f4:	bl	52e14 <__read_chk@plt+0x4c990>
   4b6f8:	cmp	r0, #0
   4b6fc:	str	r0, [r4, #32]
   4b700:	bne	4b6e8 <__read_chk@plt+0x45264>
   4b704:	mvn	r0, #1
   4b708:	pop	{r4, pc}
   4b70c:	ldr	r0, [r0, #28]
   4b710:	cmp	r0, #0
   4b714:	beq	4b6cc <__read_chk@plt+0x45248>
   4b718:	ldr	r2, [r4, #16]
   4b71c:	bl	56e4c <__read_chk@plt+0x509c8>
   4b720:	cmp	r0, #0
   4b724:	mvnlt	r0, #9
   4b728:	movge	r0, #0
   4b72c:	pop	{r4, pc}
   4b730:	ldr	ip, [pc, #444]	; 4b8f4 <__read_chk@plt+0x45470>
   4b734:	push	{r4, r5, r6, r7, r8, r9, lr}
   4b738:	add	ip, pc, ip
   4b73c:	ldr	r5, [pc, #436]	; 4b8f8 <__read_chk@plt+0x45474>
   4b740:	mov	r9, r2
   4b744:	ldr	r2, [r0, #8]
   4b748:	mov	r8, r3
   4b74c:	sub	sp, sp, #20
   4b750:	mov	r4, r0
   4b754:	ldr	r5, [ip, r5]
   4b758:	cmp	r2, #64	; 0x40
   4b75c:	mov	r0, ip
   4b760:	mov	r7, r1
   4b764:	ldr	r6, [sp, #48]	; 0x30
   4b768:	ldr	r3, [r5]
   4b76c:	str	r3, [sp, #12]
   4b770:	bhi	4b8e8 <__read_chk@plt+0x45464>
   4b774:	ldr	ip, [r4, #20]
   4b778:	cmp	ip, #2
   4b77c:	beq	4b888 <__read_chk@plt+0x45404>
   4b780:	cmp	ip, #3
   4b784:	beq	4b7ac <__read_chk@plt+0x45328>
   4b788:	cmp	ip, #1
   4b78c:	mvnne	r0, #9
   4b790:	beq	4b814 <__read_chk@plt+0x45390>
   4b794:	ldr	r2, [sp, #12]
   4b798:	ldr	r3, [r5]
   4b79c:	cmp	r2, r3
   4b7a0:	bne	4b8f0 <__read_chk@plt+0x4546c>
   4b7a4:	add	sp, sp, #20
   4b7a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4b7ac:	add	r7, sp, #4
   4b7b0:	mov	r2, r1
   4b7b4:	mov	r3, #0
   4b7b8:	mov	r0, r7
   4b7bc:	bl	4d900 <__read_chk@plt+0x4747c>
   4b7c0:	mov	r1, r9
   4b7c4:	mov	r2, r8
   4b7c8:	ldr	r0, [r4, #32]
   4b7cc:	bl	54c10 <__read_chk@plt+0x4e78c>
   4b7d0:	ldr	r1, [pc, #292]	; 4b8fc <__read_chk@plt+0x45478>
   4b7d4:	mov	r2, r7
   4b7d8:	ldr	r0, [r4, #32]
   4b7dc:	add	r1, pc, r1
   4b7e0:	bl	5443c <__read_chk@plt+0x4dfb8>
   4b7e4:	cmp	r6, #0
   4b7e8:	beq	4b8e0 <__read_chk@plt+0x4545c>
   4b7ec:	ldr	r2, [r4, #8]
   4b7f0:	mov	r0, r6
   4b7f4:	ldr	r3, [sp, #52]	; 0x34
   4b7f8:	ldr	r1, [pc, #256]	; 4b900 <__read_chk@plt+0x4547c>
   4b7fc:	cmp	r3, r2
   4b800:	movcc	r2, r3
   4b804:	add	r1, pc, r1
   4b808:	bl	6010 <memcpy@plt>
   4b80c:	mov	r0, #0
   4b810:	b	4b794 <__read_chk@plt+0x45310>
   4b814:	mov	r0, sp
   4b818:	bl	4d93c <__read_chk@plt+0x474b8>
   4b81c:	mov	r1, #0
   4b820:	mov	r2, r1
   4b824:	ldr	r0, [r4, #28]
   4b828:	bl	56e4c <__read_chk@plt+0x509c8>
   4b82c:	cmp	r0, #0
   4b830:	blt	4b880 <__read_chk@plt+0x453fc>
   4b834:	mov	r1, sp
   4b838:	ldr	r0, [r4, #28]
   4b83c:	mov	r2, #4
   4b840:	bl	56f48 <__read_chk@plt+0x50ac4>
   4b844:	cmp	r0, #0
   4b848:	blt	4b880 <__read_chk@plt+0x453fc>
   4b84c:	mov	r1, r9
   4b850:	mov	r2, r8
   4b854:	ldr	r0, [r4, #28]
   4b858:	bl	56f48 <__read_chk@plt+0x50ac4>
   4b85c:	cmp	r0, #0
   4b860:	blt	4b880 <__read_chk@plt+0x453fc>
   4b864:	ldr	r1, [pc, #152]	; 4b904 <__read_chk@plt+0x45480>
   4b868:	mov	r2, #64	; 0x40
   4b86c:	ldr	r0, [r4, #28]
   4b870:	add	r1, pc, r1
   4b874:	bl	56f58 <__read_chk@plt+0x50ad4>
   4b878:	cmp	r0, #0
   4b87c:	bge	4b7e4 <__read_chk@plt+0x45360>
   4b880:	mvn	r0, #21
   4b884:	b	4b794 <__read_chk@plt+0x45310>
   4b888:	mov	r1, r9
   4b88c:	mov	r2, r8
   4b890:	ldr	r0, [r4, #32]
   4b894:	mov	r3, #0
   4b898:	lsr	lr, r7, #24
   4b89c:	lsr	ip, r7, #16
   4b8a0:	strb	r7, [sp, #11]
   4b8a4:	lsr	r7, r7, #8
   4b8a8:	strb	r3, [sp, #4]
   4b8ac:	strb	r3, [sp, #5]
   4b8b0:	strb	r3, [sp, #6]
   4b8b4:	strb	r3, [sp, #7]
   4b8b8:	strb	lr, [sp, #8]
   4b8bc:	strb	ip, [sp, #9]
   4b8c0:	strb	r7, [sp, #10]
   4b8c4:	bl	5366c <__read_chk@plt+0x4d1e8>
   4b8c8:	ldr	r1, [pc, #56]	; 4b908 <__read_chk@plt+0x45484>
   4b8cc:	add	r2, sp, #4
   4b8d0:	ldr	r0, [r4, #32]
   4b8d4:	add	r1, pc, r1
   4b8d8:	bl	53108 <__read_chk@plt+0x4cc84>
   4b8dc:	b	4b7e4 <__read_chk@plt+0x45360>
   4b8e0:	mov	r0, r6
   4b8e4:	b	4b794 <__read_chk@plt+0x45310>
   4b8e8:	mvn	r0, #0
   4b8ec:	b	4b794 <__read_chk@plt+0x45310>
   4b8f0:	bl	5d64 <__stack_chk_fail@plt>
   4b8f4:	andeq	r5, r7, r4, asr #3
   4b8f8:	andeq	r0, r0, r8, asr #11
   4b8fc:	andeq	r6, r7, ip, lsr r4
   4b900:	andeq	r6, r7, r4, lsl r4
   4b904:	andeq	r6, r7, r8, lsr #7
   4b908:	andeq	r6, r7, r4, asr #6
   4b90c:	ldr	ip, [pc, #132]	; 4b998 <__read_chk@plt+0x45514>
   4b910:	push	{r4, r5, r6, r7, lr}
   4b914:	add	ip, pc, ip
   4b918:	ldr	r4, [pc, #124]	; 4b99c <__read_chk@plt+0x45518>
   4b91c:	sub	sp, sp, #84	; 0x54
   4b920:	ldr	r7, [r0, #8]
   4b924:	mov	r5, r0
   4b928:	ldr	r6, [sp, #108]	; 0x6c
   4b92c:	ldr	r4, [ip, r4]
   4b930:	cmp	r7, r6
   4b934:	ldr	r7, [sp, #104]	; 0x68
   4b938:	ldr	ip, [r4]
   4b93c:	str	ip, [sp, #76]	; 0x4c
   4b940:	bhi	4b98c <__read_chk@plt+0x45508>
   4b944:	mov	ip, #64	; 0x40
   4b948:	add	r6, sp, #12
   4b94c:	stm	sp, {r6, ip}
   4b950:	bl	4b730 <__read_chk@plt+0x452ac>
   4b954:	cmp	r0, #0
   4b958:	bne	4b974 <__read_chk@plt+0x454f0>
   4b95c:	mov	r0, r6
   4b960:	mov	r1, r7
   4b964:	ldr	r2, [r5, #8]
   4b968:	bl	7b00c <__read_chk@plt+0x74b88>
   4b96c:	cmp	r0, #0
   4b970:	mvnne	r0, #29
   4b974:	ldr	r2, [sp, #76]	; 0x4c
   4b978:	ldr	r3, [r4]
   4b97c:	cmp	r2, r3
   4b980:	bne	4b994 <__read_chk@plt+0x45510>
   4b984:	add	sp, sp, #84	; 0x54
   4b988:	pop	{r4, r5, r6, r7, pc}
   4b98c:	mvn	r0, #9
   4b990:	b	4b974 <__read_chk@plt+0x454f0>
   4b994:	bl	5d64 <__stack_chk_fail@plt>
   4b998:	andeq	r4, r7, r8, ror #31
   4b99c:	andeq	r0, r0, r8, asr #11
   4b9a0:	push	{r4, lr}
   4b9a4:	mov	r4, r0
   4b9a8:	ldr	r3, [r0, #20]
   4b9ac:	cmp	r3, #2
   4b9b0:	beq	4b9dc <__read_chk@plt+0x45558>
   4b9b4:	cmp	r3, #3
   4b9b8:	beq	4b9f0 <__read_chk@plt+0x4556c>
   4b9bc:	ldr	r0, [r0, #28]
   4b9c0:	cmp	r0, #0
   4b9c4:	beq	4b9cc <__read_chk@plt+0x45548>
   4b9c8:	bl	56fe4 <__read_chk@plt+0x50b60>
   4b9cc:	mov	r3, #0
   4b9d0:	str	r3, [r4, #28]
   4b9d4:	str	r3, [r4, #32]
   4b9d8:	pop	{r4, pc}
   4b9dc:	ldr	r0, [r0, #32]
   4b9e0:	cmp	r0, #0
   4b9e4:	beq	4b9cc <__read_chk@plt+0x45548>
   4b9e8:	bl	52df8 <__read_chk@plt+0x4c974>
   4b9ec:	b	4b9cc <__read_chk@plt+0x45548>
   4b9f0:	ldr	r0, [r0, #32]
   4b9f4:	cmp	r0, #0
   4b9f8:	beq	4b9cc <__read_chk@plt+0x45548>
   4b9fc:	bl	54128 <__read_chk@plt+0x4dca4>
   4ba00:	b	4b9cc <__read_chk@plt+0x45548>
   4ba04:	push	{r4, lr}
   4ba08:	subs	r4, r0, #0
   4ba0c:	popeq	{r4, pc}
   4ba10:	ldr	r0, [r4, #12]
   4ba14:	cmp	r0, #0
   4ba18:	beq	4ba30 <__read_chk@plt+0x455ac>
   4ba1c:	mov	r1, #0
   4ba20:	ldr	r2, [r4, #16]
   4ba24:	bl	5944 <memset@plt>
   4ba28:	ldr	r0, [r4, #12]
   4ba2c:	bl	55a8 <free@plt>
   4ba30:	mov	r0, r4
   4ba34:	mov	r1, #0
   4ba38:	mov	r2, #36	; 0x24
   4ba3c:	pop	{r4, lr}
   4ba40:	b	5944 <memset@plt>
   4ba44:	subs	r3, r0, #0
   4ba48:	push	{r4, r5, r6, lr}
   4ba4c:	beq	4ba5c <__read_chk@plt+0x455d8>
   4ba50:	ldrb	r3, [r3]
   4ba54:	cmp	r3, #0
   4ba58:	bne	4ba64 <__read_chk@plt+0x455e0>
   4ba5c:	mov	r0, #0
   4ba60:	pop	{r4, r5, r6, pc}
   4ba64:	bl	5a10 <__strdup@plt>
   4ba68:	subs	r6, r0, #0
   4ba6c:	beq	4ba5c <__read_chk@plt+0x455d8>
   4ba70:	mov	r1, #44	; 0x2c
   4ba74:	mov	r5, #0
   4ba78:	bl	640c <strchr@plt>
   4ba7c:	cmp	r0, #0
   4ba80:	addne	r4, r0, #1
   4ba84:	movne	r3, #0
   4ba88:	moveq	r4, r0
   4ba8c:	strbne	r3, [r0]
   4ba90:	mov	r3, r6
   4ba94:	mov	r1, r3
   4ba98:	ldrb	r3, [r3]
   4ba9c:	mov	r0, #0
   4baa0:	cmp	r3, r0
   4baa4:	beq	4bae4 <__read_chk@plt+0x45660>
   4baa8:	bl	4b590 <__read_chk@plt+0x4510c>
   4baac:	mov	r1, #44	; 0x2c
   4bab0:	cmp	r0, #0
   4bab4:	mov	r0, r4
   4bab8:	blt	4bafc <__read_chk@plt+0x45678>
   4babc:	cmp	r4, #0
   4bac0:	beq	4bae4 <__read_chk@plt+0x45660>
   4bac4:	bl	640c <strchr@plt>
   4bac8:	cmp	r0, #0
   4bacc:	strbne	r5, [r0]
   4bad0:	add	r2, r0, #1
   4bad4:	beq	4baf4 <__read_chk@plt+0x45670>
   4bad8:	mov	r3, r4
   4badc:	mov	r4, r2
   4bae0:	b	4ba94 <__read_chk@plt+0x45610>
   4bae4:	mov	r0, r6
   4bae8:	bl	55a8 <free@plt>
   4baec:	mov	r0, #1
   4baf0:	pop	{r4, r5, r6, pc}
   4baf4:	mov	r2, r0
   4baf8:	b	4bad8 <__read_chk@plt+0x45654>
   4bafc:	mov	r0, r6
   4bb00:	bl	55a8 <free@plt>
   4bb04:	mov	r0, #0
   4bb08:	pop	{r4, r5, r6, pc}
   4bb0c:	push	{r4, r5, r6, r7, r8, lr}
   4bb10:	sub	sp, sp, #8
   4bb14:	mov	r5, r0
   4bb18:	bl	604c <geteuid@plt>
   4bb1c:	ldr	r4, [pc, #692]	; 4bdd8 <__read_chk@plt+0x45954>
   4bb20:	add	r4, pc, r4
   4bb24:	mov	r6, r0
   4bb28:	str	r0, [r4]
   4bb2c:	bl	5734 <getegid@plt>
   4bb30:	mov	r3, r6
   4bb34:	ldr	r1, [r5, #8]
   4bb38:	ldr	r2, [r5, #12]
   4bb3c:	mov	ip, r0
   4bb40:	ldr	r0, [pc, #660]	; 4bddc <__read_chk@plt+0x45958>
   4bb44:	str	ip, [sp]
   4bb48:	add	r0, pc, r0
   4bb4c:	str	ip, [r4, #4]
   4bb50:	bl	401e0 <__read_chk@plt+0x39d5c>
   4bb54:	ldr	r0, [r4]
   4bb58:	cmp	r0, #0
   4bb5c:	movne	r3, #0
   4bb60:	strne	r3, [r4, #8]
   4bb64:	beq	4bb70 <__read_chk@plt+0x456ec>
   4bb68:	add	sp, sp, #8
   4bb6c:	pop	{r4, r5, r6, r7, r8, pc}
   4bb70:	mov	r1, r0
   4bb74:	mov	r3, #1
   4bb78:	str	r3, [r4, #8]
   4bb7c:	str	r3, [r4, #12]
   4bb80:	bl	59c8 <getgroups@plt>
   4bb84:	ldr	r7, [pc, #596]	; 4bde0 <__read_chk@plt+0x4595c>
   4bb88:	add	r7, pc, r7
   4bb8c:	cmp	r0, #0
   4bb90:	mov	r6, r0
   4bb94:	str	r0, [r7]
   4bb98:	blt	4bd04 <__read_chk@plt+0x45880>
   4bb9c:	beq	4bcd8 <__read_chk@plt+0x45854>
   4bba0:	mov	r1, r0
   4bba4:	mov	r2, #4
   4bba8:	ldr	r0, [r4, #16]
   4bbac:	bl	493d0 <__read_chk@plt+0x42f4c>
   4bbb0:	mov	r3, r0
   4bbb4:	mov	r1, r0
   4bbb8:	ldr	r0, [r7]
   4bbbc:	str	r3, [r4, #16]
   4bbc0:	bl	59c8 <getgroups@plt>
   4bbc4:	cmp	r0, #0
   4bbc8:	blt	4bda0 <__read_chk@plt+0x4591c>
   4bbcc:	ldr	r3, [pc, #528]	; 4bde4 <__read_chk@plt+0x45960>
   4bbd0:	add	r3, pc, r3
   4bbd4:	ldr	r4, [r3, #4]
   4bbd8:	cmn	r4, #1
   4bbdc:	beq	4bbfc <__read_chk@plt+0x45778>
   4bbe0:	ldr	r3, [pc, #512]	; 4bde8 <__read_chk@plt+0x45964>
   4bbe4:	ldr	r1, [r5, #8]
   4bbe8:	add	r3, pc, r3
   4bbec:	ldr	r2, [r3, #20]
   4bbf0:	cmp	r1, r2
   4bbf4:	ldreq	r1, [r3, #24]
   4bbf8:	beq	4bc84 <__read_chk@plt+0x45800>
   4bbfc:	ldr	r0, [r5]
   4bc00:	ldr	r1, [r5, #12]
   4bc04:	bl	574c <initgroups@plt>
   4bc08:	cmp	r0, #0
   4bc0c:	blt	4bd60 <__read_chk@plt+0x458dc>
   4bc10:	mov	r0, #0
   4bc14:	ldr	r7, [pc, #464]	; 4bdec <__read_chk@plt+0x45968>
   4bc18:	mov	r1, r0
   4bc1c:	bl	59c8 <getgroups@plt>
   4bc20:	add	r7, pc, r7
   4bc24:	cmp	r0, #0
   4bc28:	mov	r4, r0
   4bc2c:	str	r0, [r7, #4]
   4bc30:	blt	4bdbc <__read_chk@plt+0x45938>
   4bc34:	beq	4bce8 <__read_chk@plt+0x45864>
   4bc38:	ldr	r8, [pc, #432]	; 4bdf0 <__read_chk@plt+0x4596c>
   4bc3c:	mov	r1, r0
   4bc40:	mov	r2, #4
   4bc44:	add	r8, pc, r8
   4bc48:	ldr	r0, [r8, #24]
   4bc4c:	bl	493d0 <__read_chk@plt+0x42f4c>
   4bc50:	ldr	r4, [r7, #4]
   4bc54:	mov	r1, r0
   4bc58:	mov	r6, r0
   4bc5c:	str	r0, [r8, #24]
   4bc60:	mov	r0, r4
   4bc64:	bl	59c8 <getgroups@plt>
   4bc68:	cmp	r0, #0
   4bc6c:	movge	r1, r6
   4bc70:	blt	4bd84 <__read_chk@plt+0x45900>
   4bc74:	ldr	r3, [pc, #376]	; 4bdf4 <__read_chk@plt+0x45970>
   4bc78:	ldr	r2, [r5, #8]
   4bc7c:	add	r3, pc, r3
   4bc80:	str	r2, [r3, #20]
   4bc84:	mov	r0, r4
   4bc88:	bl	5d1c <setgroups@plt>
   4bc8c:	cmp	r0, #0
   4bc90:	blt	4bd44 <__read_chk@plt+0x458c0>
   4bc94:	ldr	r0, [r5, #12]
   4bc98:	bl	54b8 <setegid@plt>
   4bc9c:	cmp	r0, #0
   4bca0:	blt	4bd20 <__read_chk@plt+0x4589c>
   4bca4:	ldr	r0, [r5, #8]
   4bca8:	bl	53f8 <seteuid@plt>
   4bcac:	cmn	r0, #1
   4bcb0:	bne	4bb68 <__read_chk@plt+0x456e4>
   4bcb4:	bl	6214 <__errno_location@plt>
   4bcb8:	ldr	r4, [r5, #8]
   4bcbc:	ldr	r0, [r0]
   4bcc0:	bl	5740 <strerror@plt>
   4bcc4:	mov	r1, r4
   4bcc8:	mov	r2, r0
   4bccc:	ldr	r0, [pc, #292]	; 4bdf8 <__read_chk@plt+0x45974>
   4bcd0:	add	r0, pc, r0
   4bcd4:	bl	3dae8 <__read_chk@plt+0x37664>
   4bcd8:	ldr	r0, [r4, #16]
   4bcdc:	bl	55a8 <free@plt>
   4bce0:	str	r6, [r4, #16]
   4bce4:	b	4bbcc <__read_chk@plt+0x45748>
   4bce8:	ldr	r6, [pc, #268]	; 4bdfc <__read_chk@plt+0x45978>
   4bcec:	add	r6, pc, r6
   4bcf0:	ldr	r0, [r6, #24]
   4bcf4:	bl	55a8 <free@plt>
   4bcf8:	str	r4, [r6, #24]
   4bcfc:	mov	r1, r4
   4bd00:	b	4bc74 <__read_chk@plt+0x457f0>
   4bd04:	bl	6214 <__errno_location@plt>
   4bd08:	ldr	r0, [r0]
   4bd0c:	bl	5740 <strerror@plt>
   4bd10:	mov	r1, r0
   4bd14:	ldr	r0, [pc, #228]	; 4be00 <__read_chk@plt+0x4597c>
   4bd18:	add	r0, pc, r0
   4bd1c:	bl	3dae8 <__read_chk@plt+0x37664>
   4bd20:	bl	6214 <__errno_location@plt>
   4bd24:	ldr	r4, [r5, #12]
   4bd28:	ldr	r0, [r0]
   4bd2c:	bl	5740 <strerror@plt>
   4bd30:	mov	r1, r4
   4bd34:	mov	r2, r0
   4bd38:	ldr	r0, [pc, #196]	; 4be04 <__read_chk@plt+0x45980>
   4bd3c:	add	r0, pc, r0
   4bd40:	bl	3dae8 <__read_chk@plt+0x37664>
   4bd44:	bl	6214 <__errno_location@plt>
   4bd48:	ldr	r0, [r0]
   4bd4c:	bl	5740 <strerror@plt>
   4bd50:	mov	r1, r0
   4bd54:	ldr	r0, [pc, #172]	; 4be08 <__read_chk@plt+0x45984>
   4bd58:	add	r0, pc, r0
   4bd5c:	bl	3dae8 <__read_chk@plt+0x37664>
   4bd60:	bl	6214 <__errno_location@plt>
   4bd64:	ldr	r4, [r5]
   4bd68:	ldr	r0, [r0]
   4bd6c:	bl	5740 <strerror@plt>
   4bd70:	mov	r1, r4
   4bd74:	mov	r2, r0
   4bd78:	ldr	r0, [pc, #140]	; 4be0c <__read_chk@plt+0x45988>
   4bd7c:	add	r0, pc, r0
   4bd80:	bl	3dae8 <__read_chk@plt+0x37664>
   4bd84:	bl	6214 <__errno_location@plt>
   4bd88:	ldr	r0, [r0]
   4bd8c:	bl	5740 <strerror@plt>
   4bd90:	mov	r1, r0
   4bd94:	ldr	r0, [pc, #116]	; 4be10 <__read_chk@plt+0x4598c>
   4bd98:	add	r0, pc, r0
   4bd9c:	bl	3dae8 <__read_chk@plt+0x37664>
   4bda0:	bl	6214 <__errno_location@plt>
   4bda4:	ldr	r0, [r0]
   4bda8:	bl	5740 <strerror@plt>
   4bdac:	mov	r1, r0
   4bdb0:	ldr	r0, [pc, #92]	; 4be14 <__read_chk@plt+0x45990>
   4bdb4:	add	r0, pc, r0
   4bdb8:	bl	3dae8 <__read_chk@plt+0x37664>
   4bdbc:	bl	6214 <__errno_location@plt>
   4bdc0:	ldr	r0, [r0]
   4bdc4:	bl	5740 <strerror@plt>
   4bdc8:	mov	r1, r0
   4bdcc:	ldr	r0, [pc, #68]	; 4be18 <__read_chk@plt+0x45994>
   4bdd0:	add	r0, pc, r0
   4bdd4:	bl	3dae8 <__read_chk@plt+0x37664>
   4bdd8:	andeq	r6, r7, r8, lsr r1
   4bddc:	muleq	r4, r4, r3
   4bde0:	andeq	r5, r7, ip, asr r5
   4bde4:	andeq	r5, r7, r4, lsl r5
   4bde8:	andeq	r6, r7, r0, ror r0
   4bdec:	andeq	r5, r7, r4, asr #9
   4bdf0:	andeq	r6, r7, r4, lsl r0
   4bdf4:	ldrdeq	r5, [r7], -ip
   4bdf8:	andeq	r1, r4, r8, lsl #5
   4bdfc:	andeq	r5, r7, ip, ror #30
   4be00:	andeq	r1, r4, ip, ror #3
   4be04:	andeq	r1, r4, r8, lsl #4
   4be08:	ldrdeq	r1, [r4], -r8
   4be0c:	muleq	r4, ip, r1
   4be10:	andeq	r1, r4, ip, ror #2
   4be14:	andeq	r1, r4, r0, asr r1
   4be18:	andeq	r1, r4, r4, lsr r1
   4be1c:	push	{r4, r5, lr}
   4be20:	sub	sp, sp, #12
   4be24:	mov	r4, r0
   4be28:	bl	5f38 <getuid@plt>
   4be2c:	mov	r1, r4
   4be30:	mov	r5, r0
   4be34:	ldr	r0, [pc, #196]	; 4bf00 <__read_chk@plt+0x45a7c>
   4be38:	add	r0, pc, r0
   4be3c:	bl	401e0 <__read_chk@plt+0x39d5c>
   4be40:	mov	r0, r4
   4be44:	mov	r1, r4
   4be48:	mov	r2, r4
   4be4c:	bl	5c2c <setresuid@plt>
   4be50:	cmp	r0, #0
   4be54:	blt	4bee0 <__read_chk@plt+0x45a5c>
   4be58:	cmp	r5, r4
   4be5c:	beq	4be80 <__read_chk@plt+0x459fc>
   4be60:	mov	r0, r5
   4be64:	bl	5f14 <setuid@plt>
   4be68:	cmn	r0, #1
   4be6c:	bne	4becc <__read_chk@plt+0x45a48>
   4be70:	mov	r0, r5
   4be74:	bl	53f8 <seteuid@plt>
   4be78:	cmn	r0, #1
   4be7c:	bne	4becc <__read_chk@plt+0x45a48>
   4be80:	bl	5f38 <getuid@plt>
   4be84:	cmp	r0, r4
   4be88:	bne	4bea0 <__read_chk@plt+0x45a1c>
   4be8c:	bl	604c <geteuid@plt>
   4be90:	cmp	r4, r0
   4be94:	bne	4bea0 <__read_chk@plt+0x45a1c>
   4be98:	add	sp, sp, #12
   4be9c:	pop	{r4, r5, pc}
   4bea0:	bl	5f38 <getuid@plt>
   4bea4:	mov	r5, r0
   4bea8:	bl	604c <geteuid@plt>
   4beac:	ldr	r1, [pc, #80]	; 4bf04 <__read_chk@plt+0x45a80>
   4beb0:	mov	r2, r5
   4beb4:	str	r4, [sp]
   4beb8:	add	r1, pc, r1
   4bebc:	mov	r3, r0
   4bec0:	ldr	r0, [pc, #64]	; 4bf08 <__read_chk@plt+0x45a84>
   4bec4:	add	r0, pc, r0
   4bec8:	bl	3dae8 <__read_chk@plt+0x37664>
   4becc:	ldr	r0, [pc, #56]	; 4bf0c <__read_chk@plt+0x45a88>
   4bed0:	ldr	r1, [pc, #56]	; 4bf10 <__read_chk@plt+0x45a8c>
   4bed4:	add	r0, pc, r0
   4bed8:	add	r1, pc, r1
   4bedc:	bl	3dae8 <__read_chk@plt+0x37664>
   4bee0:	bl	6214 <__errno_location@plt>
   4bee4:	ldr	r0, [r0]
   4bee8:	bl	5740 <strerror@plt>
   4beec:	mov	r1, r4
   4bef0:	mov	r2, r0
   4bef4:	ldr	r0, [pc, #24]	; 4bf14 <__read_chk@plt+0x45a90>
   4bef8:	add	r0, pc, r0
   4befc:	bl	3dae8 <__read_chk@plt+0x37664>
   4bf00:	andeq	r1, r4, r4, lsr r1
   4bf04:	strdeq	r0, [r4], -r8
   4bf08:	andeq	r1, r4, r0, lsl #2
   4bf0c:	andeq	r1, r4, ip, asr #1
   4bf10:	ldrdeq	r0, [r4], -r8
   4bf14:	muleq	r4, r0, r0
   4bf18:	push	{r3, r4, r5, lr}
   4bf1c:	ldr	r4, [pc, #236]	; 4c010 <__read_chk@plt+0x45b8c>
   4bf20:	add	r4, pc, r4
   4bf24:	ldr	r3, [r4, #8]
   4bf28:	cmp	r3, #0
   4bf2c:	beq	4bfb4 <__read_chk@plt+0x45b30>
   4bf30:	ldr	r3, [r4, #12]
   4bf34:	cmp	r3, #0
   4bf38:	beq	4bfc4 <__read_chk@plt+0x45b40>
   4bf3c:	ldr	r0, [pc, #208]	; 4c014 <__read_chk@plt+0x45b90>
   4bf40:	ldm	r4, {r1, r2}
   4bf44:	add	r0, pc, r0
   4bf48:	bl	401e0 <__read_chk@plt+0x39d5c>
   4bf4c:	ldr	r5, [r4]
   4bf50:	mov	r0, r5
   4bf54:	bl	53f8 <seteuid@plt>
   4bf58:	cmp	r0, #0
   4bf5c:	blt	4bff0 <__read_chk@plt+0x45b6c>
   4bf60:	ldr	r5, [r4, #4]
   4bf64:	mov	r0, r5
   4bf68:	bl	54b8 <setegid@plt>
   4bf6c:	cmp	r0, #0
   4bf70:	blt	4bfd0 <__read_chk@plt+0x45b4c>
   4bf74:	ldr	r3, [pc, #156]	; 4c018 <__read_chk@plt+0x45b94>
   4bf78:	ldr	r1, [r4, #16]
   4bf7c:	add	r3, pc, r3
   4bf80:	ldr	r0, [r3]
   4bf84:	bl	5d1c <setgroups@plt>
   4bf88:	cmp	r0, #0
   4bf8c:	movge	r3, #0
   4bf90:	strge	r3, [r4, #12]
   4bf94:	popge	{r3, r4, r5, pc}
   4bf98:	bl	6214 <__errno_location@plt>
   4bf9c:	ldr	r0, [r0]
   4bfa0:	bl	5740 <strerror@plt>
   4bfa4:	mov	r1, r0
   4bfa8:	ldr	r0, [pc, #108]	; 4c01c <__read_chk@plt+0x45b98>
   4bfac:	add	r0, pc, r0
   4bfb0:	bl	3dae8 <__read_chk@plt+0x37664>
   4bfb4:	ldr	r0, [pc, #100]	; 4c020 <__read_chk@plt+0x45b9c>
   4bfb8:	pop	{r3, r4, r5, lr}
   4bfbc:	add	r0, pc, r0
   4bfc0:	b	401e0 <__read_chk@plt+0x39d5c>
   4bfc4:	ldr	r0, [pc, #88]	; 4c024 <__read_chk@plt+0x45ba0>
   4bfc8:	add	r0, pc, r0
   4bfcc:	bl	3dae8 <__read_chk@plt+0x37664>
   4bfd0:	bl	6214 <__errno_location@plt>
   4bfd4:	ldr	r0, [r0]
   4bfd8:	bl	5740 <strerror@plt>
   4bfdc:	mov	r1, r5
   4bfe0:	mov	r2, r0
   4bfe4:	ldr	r0, [pc, #60]	; 4c028 <__read_chk@plt+0x45ba4>
   4bfe8:	add	r0, pc, r0
   4bfec:	bl	3dae8 <__read_chk@plt+0x37664>
   4bff0:	bl	6214 <__errno_location@plt>
   4bff4:	ldr	r0, [r0]
   4bff8:	bl	5740 <strerror@plt>
   4bffc:	mov	r1, r5
   4c000:	mov	r2, r0
   4c004:	ldr	r0, [pc, #32]	; 4c02c <__read_chk@plt+0x45ba8>
   4c008:	add	r0, pc, r0
   4c00c:	bl	3dae8 <__read_chk@plt+0x37664>
   4c010:	andeq	r5, r7, r8, lsr sp
   4c014:	andeq	r1, r4, r0, lsl #2
   4c018:	andeq	r5, r7, r8, ror #2
   4c01c:	andeq	r0, r4, r4, lsl #31
   4c020:	andeq	r1, r4, ip, lsr r0
   4c024:	andeq	r1, r4, ip, asr #32
   4c028:	andeq	r0, r4, ip, asr pc
   4c02c:	andeq	r0, r4, r0, asr pc
   4c030:	push	{r4, r5, r6, lr}
   4c034:	sub	sp, sp, #8
   4c038:	mov	r4, r0
   4c03c:	bl	5f38 <getuid@plt>
   4c040:	mov	r5, r0
   4c044:	bl	6058 <getgid@plt>
   4c048:	cmp	r4, #0
   4c04c:	mov	r6, r0
   4c050:	beq	4c1fc <__read_chk@plt+0x45d78>
   4c054:	ldr	r3, [pc, #500]	; 4c250 <__read_chk@plt+0x45dcc>
   4c058:	add	r3, pc, r3
   4c05c:	ldr	r3, [r3, #12]
   4c060:	cmp	r3, #0
   4c064:	bne	4c1f0 <__read_chk@plt+0x45d6c>
   4c068:	ldr	r0, [pc, #484]	; 4c254 <__read_chk@plt+0x45dd0>
   4c06c:	ldr	r1, [r4, #8]
   4c070:	add	r0, pc, r0
   4c074:	ldr	r2, [r4, #12]
   4c078:	bl	401e0 <__read_chk@plt+0x39d5c>
   4c07c:	ldr	r0, [r4, #12]
   4c080:	mov	r1, r0
   4c084:	mov	r2, r0
   4c088:	bl	5500 <setresgid@plt>
   4c08c:	cmp	r0, #0
   4c090:	blt	4c22c <__read_chk@plt+0x45da8>
   4c094:	ldr	r0, [r4, #8]
   4c098:	mov	r1, r0
   4c09c:	mov	r2, r0
   4c0a0:	bl	5c2c <setresuid@plt>
   4c0a4:	cmp	r0, #0
   4c0a8:	blt	4c208 <__read_chk@plt+0x45d84>
   4c0ac:	ldr	r3, [r4, #12]
   4c0b0:	cmp	r3, r6
   4c0b4:	beq	4c0c4 <__read_chk@plt+0x45c40>
   4c0b8:	ldr	r3, [r4, #8]
   4c0bc:	cmp	r3, #0
   4c0c0:	bne	4c138 <__read_chk@plt+0x45cb4>
   4c0c4:	bl	6058 <getgid@plt>
   4c0c8:	ldr	r3, [r4, #12]
   4c0cc:	cmp	r0, r3
   4c0d0:	bne	4c1a4 <__read_chk@plt+0x45d20>
   4c0d4:	bl	5734 <getegid@plt>
   4c0d8:	ldr	r3, [r4, #12]
   4c0dc:	cmp	r0, r3
   4c0e0:	bne	4c1a4 <__read_chk@plt+0x45d20>
   4c0e4:	ldr	r3, [r4, #8]
   4c0e8:	cmp	r3, r5
   4c0ec:	beq	4c110 <__read_chk@plt+0x45c8c>
   4c0f0:	mov	r0, r5
   4c0f4:	bl	5f14 <setuid@plt>
   4c0f8:	cmn	r0, #1
   4c0fc:	bne	4c1d8 <__read_chk@plt+0x45d54>
   4c100:	mov	r0, r5
   4c104:	bl	53f8 <seteuid@plt>
   4c108:	cmn	r0, #1
   4c10c:	bne	4c1d8 <__read_chk@plt+0x45d54>
   4c110:	bl	5f38 <getuid@plt>
   4c114:	ldr	r3, [r4, #8]
   4c118:	cmp	r0, r3
   4c11c:	bne	4c170 <__read_chk@plt+0x45cec>
   4c120:	bl	604c <geteuid@plt>
   4c124:	ldr	r3, [r4, #8]
   4c128:	cmp	r0, r3
   4c12c:	bne	4c170 <__read_chk@plt+0x45cec>
   4c130:	add	sp, sp, #8
   4c134:	pop	{r4, r5, r6, pc}
   4c138:	mov	r0, r6
   4c13c:	bl	5d4c <setgid@plt>
   4c140:	cmn	r0, #1
   4c144:	bne	4c158 <__read_chk@plt+0x45cd4>
   4c148:	mov	r0, r6
   4c14c:	bl	54b8 <setegid@plt>
   4c150:	cmn	r0, #1
   4c154:	beq	4c0c4 <__read_chk@plt+0x45c40>
   4c158:	ldr	r1, [pc, #248]	; 4c258 <__read_chk@plt+0x45dd4>
   4c15c:	ldr	r0, [pc, #248]	; 4c25c <__read_chk@plt+0x45dd8>
   4c160:	add	r1, pc, r1
   4c164:	add	r0, pc, r0
   4c168:	add	r1, r1, #24
   4c16c:	bl	3dae8 <__read_chk@plt+0x37664>
   4c170:	bl	5f38 <getuid@plt>
   4c174:	mov	r5, r0
   4c178:	bl	604c <geteuid@plt>
   4c17c:	ldr	ip, [r4, #8]
   4c180:	mov	r2, r5
   4c184:	ldr	r1, [pc, #212]	; 4c260 <__read_chk@plt+0x45ddc>
   4c188:	add	r1, pc, r1
   4c18c:	str	ip, [sp]
   4c190:	add	r1, r1, #24
   4c194:	mov	r3, r0
   4c198:	ldr	r0, [pc, #196]	; 4c264 <__read_chk@plt+0x45de0>
   4c19c:	add	r0, pc, r0
   4c1a0:	bl	3dae8 <__read_chk@plt+0x37664>
   4c1a4:	bl	6058 <getgid@plt>
   4c1a8:	mov	r5, r0
   4c1ac:	bl	5734 <getegid@plt>
   4c1b0:	ldr	ip, [r4, #12]
   4c1b4:	mov	r2, r5
   4c1b8:	ldr	r1, [pc, #168]	; 4c268 <__read_chk@plt+0x45de4>
   4c1bc:	add	r1, pc, r1
   4c1c0:	str	ip, [sp]
   4c1c4:	add	r1, r1, #24
   4c1c8:	mov	r3, r0
   4c1cc:	ldr	r0, [pc, #152]	; 4c26c <__read_chk@plt+0x45de8>
   4c1d0:	add	r0, pc, r0
   4c1d4:	bl	3dae8 <__read_chk@plt+0x37664>
   4c1d8:	ldr	r1, [pc, #144]	; 4c270 <__read_chk@plt+0x45dec>
   4c1dc:	ldr	r0, [pc, #144]	; 4c274 <__read_chk@plt+0x45df0>
   4c1e0:	add	r1, pc, r1
   4c1e4:	add	r0, pc, r0
   4c1e8:	add	r1, r1, #24
   4c1ec:	bl	3dae8 <__read_chk@plt+0x37664>
   4c1f0:	ldr	r0, [pc, #128]	; 4c278 <__read_chk@plt+0x45df4>
   4c1f4:	add	r0, pc, r0
   4c1f8:	bl	3dae8 <__read_chk@plt+0x37664>
   4c1fc:	ldr	r0, [pc, #120]	; 4c27c <__read_chk@plt+0x45df8>
   4c200:	add	r0, pc, r0
   4c204:	bl	3dae8 <__read_chk@plt+0x37664>
   4c208:	bl	6214 <__errno_location@plt>
   4c20c:	ldr	r4, [r4, #8]
   4c210:	ldr	r0, [r0]
   4c214:	bl	5740 <strerror@plt>
   4c218:	mov	r1, r4
   4c21c:	mov	r2, r0
   4c220:	ldr	r0, [pc, #88]	; 4c280 <__read_chk@plt+0x45dfc>
   4c224:	add	r0, pc, r0
   4c228:	bl	3dae8 <__read_chk@plt+0x37664>
   4c22c:	bl	6214 <__errno_location@plt>
   4c230:	ldr	r4, [r4, #12]
   4c234:	ldr	r0, [r0]
   4c238:	bl	5740 <strerror@plt>
   4c23c:	mov	r1, r4
   4c240:	mov	r2, r0
   4c244:	ldr	r0, [pc, #56]	; 4c284 <__read_chk@plt+0x45e00>
   4c248:	add	r0, pc, r0
   4c24c:	bl	3dae8 <__read_chk@plt+0x37664>
   4c250:	andeq	r5, r7, r0, lsl #24
   4c254:	andeq	r1, r4, r0, asr #32
   4c258:	andeq	r0, r4, r0, asr sp
   4c25c:	andeq	r0, r4, r0, lsl #31
   4c260:	andeq	r0, r4, r8, lsr #26
   4c264:	andeq	r0, r4, r8, lsr #28
   4c268:	strdeq	r0, [r4], -r4
   4c26c:	andeq	r0, r4, r8, lsr pc
   4c270:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4c274:			; <UNDEFINED> instruction: 0x00040dbc
   4c278:	andeq	r0, r4, r8, lsl #29
   4c27c:	andeq	r0, r4, r8, asr lr
   4c280:	andeq	r0, r4, r4, ror #26
   4c284:	andeq	r0, r4, r4, lsl #29
   4c288:	push	{r3, lr}
   4c28c:	rsbs	r3, r0, #1
   4c290:	movcc	r3, #0
   4c294:	cmp	r1, #0
   4c298:	moveq	r3, #0
   4c29c:	cmp	r3, #0
   4c2a0:	bne	4c2e0 <__read_chk@plt+0x45e5c>
   4c2a4:	adds	ip, r0, #0
   4c2a8:	movne	ip, #1
   4c2ac:	cmp	r1, #0
   4c2b0:	movne	r2, #0
   4c2b4:	andeq	r2, ip, #1
   4c2b8:	cmp	r2, #0
   4c2bc:	bne	4c2d8 <__read_chk@plt+0x45e54>
   4c2c0:	cmp	ip, #0
   4c2c4:	beq	4c2e8 <__read_chk@plt+0x45e64>
   4c2c8:	bl	61d8 <strcmp@plt>
   4c2cc:	rsbs	r0, r0, #1
   4c2d0:	movcc	r0, #0
   4c2d4:	pop	{r3, pc}
   4c2d8:	mov	r0, r3
   4c2dc:	pop	{r3, pc}
   4c2e0:	mov	r0, #0
   4c2e4:	pop	{r3, pc}
   4c2e8:	mov	r0, #1
   4c2ec:	pop	{r3, pc}
   4c2f0:	ldrb	r3, [r0]
   4c2f4:	cmp	r3, #0
   4c2f8:	bxeq	lr
   4c2fc:	cmp	r3, #10
   4c300:	cmpne	r3, #13
   4c304:	addne	r2, r0, #1
   4c308:	bne	4c31c <__read_chk@plt+0x45e98>
   4c30c:	b	4c330 <__read_chk@plt+0x45eac>
   4c310:	cmp	r3, #10
   4c314:	cmpne	r3, #13
   4c318:	beq	4c334 <__read_chk@plt+0x45eb0>
   4c31c:	mov	r1, r2
   4c320:	ldrb	r3, [r2], #1
   4c324:	cmp	r3, #0
   4c328:	bne	4c310 <__read_chk@plt+0x45e8c>
   4c32c:	bx	lr
   4c330:	mov	r1, r0
   4c334:	mov	r3, #0
   4c338:	strb	r3, [r1]
   4c33c:	bx	lr
   4c340:	push	{r4, r5, r6, lr}
   4c344:	mov	r1, #3
   4c348:	mov	r5, r0
   4c34c:	bl	59b0 <fcntl@plt>
   4c350:	subs	r4, r0, #0
   4c354:	blt	4c3b0 <__read_chk@plt+0x45f2c>
   4c358:	ands	r6, r4, #2048	; 0x800
   4c35c:	bne	4c394 <__read_chk@plt+0x45f10>
   4c360:	ldr	r0, [pc, #152]	; 4c400 <__read_chk@plt+0x45f7c>
   4c364:	mov	r1, r5
   4c368:	add	r0, pc, r0
   4c36c:	bl	40248 <__read_chk@plt+0x39dc4>
   4c370:	orr	r2, r4, #2048	; 0x800
   4c374:	mov	r0, r5
   4c378:	mov	r1, #4
   4c37c:	bl	59b0 <fcntl@plt>
   4c380:	cmn	r0, #1
   4c384:	mov	r4, r0
   4c388:	beq	4c3d8 <__read_chk@plt+0x45f54>
   4c38c:	mov	r0, r6
   4c390:	pop	{r4, r5, r6, pc}
   4c394:	ldr	r0, [pc, #104]	; 4c404 <__read_chk@plt+0x45f80>
   4c398:	mov	r1, r5
   4c39c:	mov	r6, #0
   4c3a0:	add	r0, pc, r0
   4c3a4:	bl	402b0 <__read_chk@plt+0x39e2c>
   4c3a8:	mov	r0, r6
   4c3ac:	pop	{r4, r5, r6, pc}
   4c3b0:	bl	6214 <__errno_location@plt>
   4c3b4:	mvn	r6, #0
   4c3b8:	ldr	r0, [r0]
   4c3bc:	bl	5740 <strerror@plt>
   4c3c0:	mov	r1, r5
   4c3c4:	mov	r2, r0
   4c3c8:	ldr	r0, [pc, #56]	; 4c408 <__read_chk@plt+0x45f84>
   4c3cc:	add	r0, pc, r0
   4c3d0:	bl	4005c <__read_chk@plt+0x39bd8>
   4c3d4:	b	4c38c <__read_chk@plt+0x45f08>
   4c3d8:	bl	6214 <__errno_location@plt>
   4c3dc:	mov	r6, r4
   4c3e0:	ldr	r0, [r0]
   4c3e4:	bl	5740 <strerror@plt>
   4c3e8:	mov	r1, r5
   4c3ec:	mov	r2, r0
   4c3f0:	ldr	r0, [pc, #20]	; 4c40c <__read_chk@plt+0x45f88>
   4c3f4:	add	r0, pc, r0
   4c3f8:	bl	401e0 <__read_chk@plt+0x39d5c>
   4c3fc:	b	4c38c <__read_chk@plt+0x45f08>
   4c400:	andeq	r0, r4, r4, asr lr
   4c404:	andeq	r0, r4, r8, lsl #28
   4c408:	andeq	r0, r4, r4, asr #27
   4c40c:	andeq	r0, r4, r4, ror #27
   4c410:	push	{r4, r5, r6, lr}
   4c414:	mov	r1, #3
   4c418:	mov	r6, r0
   4c41c:	bl	59b0 <fcntl@plt>
   4c420:	subs	r5, r0, #0
   4c424:	blt	4c480 <__read_chk@plt+0x45ffc>
   4c428:	ands	r4, r5, #2048	; 0x800
   4c42c:	beq	4c468 <__read_chk@plt+0x45fe4>
   4c430:	ldr	r0, [pc, #148]	; 4c4cc <__read_chk@plt+0x46048>
   4c434:	mov	r1, r6
   4c438:	add	r0, pc, r0
   4c43c:	bl	401e0 <__read_chk@plt+0x39d5c>
   4c440:	mov	r0, r6
   4c444:	bic	r2, r5, #2048	; 0x800
   4c448:	mov	r1, #4
   4c44c:	bl	59b0 <fcntl@plt>
   4c450:	cmn	r0, #1
   4c454:	mov	r4, r0
   4c458:	movne	r4, #0
   4c45c:	beq	4c4a8 <__read_chk@plt+0x46024>
   4c460:	mov	r0, r4
   4c464:	pop	{r4, r5, r6, pc}
   4c468:	ldr	r0, [pc, #96]	; 4c4d0 <__read_chk@plt+0x4604c>
   4c46c:	mov	r1, r6
   4c470:	add	r0, pc, r0
   4c474:	bl	402b0 <__read_chk@plt+0x39e2c>
   4c478:	mov	r0, r4
   4c47c:	pop	{r4, r5, r6, pc}
   4c480:	bl	6214 <__errno_location@plt>
   4c484:	mvn	r4, #0
   4c488:	ldr	r0, [r0]
   4c48c:	bl	5740 <strerror@plt>
   4c490:	mov	r1, r6
   4c494:	mov	r2, r0
   4c498:	ldr	r0, [pc, #52]	; 4c4d4 <__read_chk@plt+0x46050>
   4c49c:	add	r0, pc, r0
   4c4a0:	bl	4005c <__read_chk@plt+0x39bd8>
   4c4a4:	b	4c460 <__read_chk@plt+0x45fdc>
   4c4a8:	bl	6214 <__errno_location@plt>
   4c4ac:	ldr	r0, [r0]
   4c4b0:	bl	5740 <strerror@plt>
   4c4b4:	mov	r1, r6
   4c4b8:	mov	r2, r0
   4c4bc:	ldr	r0, [pc, #20]	; 4c4d8 <__read_chk@plt+0x46054>
   4c4c0:	add	r0, pc, r0
   4c4c4:	bl	401e0 <__read_chk@plt+0x39d5c>
   4c4c8:	b	4c460 <__read_chk@plt+0x45fdc>
   4c4cc:	ldrdeq	r0, [r4], -ip
   4c4d0:	andeq	r0, r4, ip, lsl #27
   4c4d4:	strdeq	r0, [r4], -r4
   4c4d8:	andeq	r0, r4, r0, ror sp
   4c4dc:	cmn	r0, #11
   4c4e0:	push	{r4, lr}
   4c4e4:	mov	r4, r0
   4c4e8:	beq	4c4f8 <__read_chk@plt+0x46074>
   4c4ec:	mov	r0, r4
   4c4f0:	pop	{r4, lr}
   4c4f4:	b	62b0 <gai_strerror@plt>
   4c4f8:	bl	6214 <__errno_location@plt>
   4c4fc:	ldr	r0, [r0]
   4c500:	cmp	r0, #0
   4c504:	beq	4c4ec <__read_chk@plt+0x46068>
   4c508:	pop	{r4, lr}
   4c50c:	b	5740 <strerror@plt>
   4c510:	ldr	ip, [pc, #252]	; 4c614 <__read_chk@plt+0x46190>
   4c514:	mov	r1, #6
   4c518:	push	{r4, r5, r6, r7, r8, lr}
   4c51c:	add	ip, pc, ip
   4c520:	ldr	lr, [pc, #240]	; 4c618 <__read_chk@plt+0x46194>
   4c524:	sub	sp, sp, #24
   4c528:	add	r5, sp, #12
   4c52c:	mov	r2, #1
   4c530:	mov	r6, #4
   4c534:	mov	r7, r0
   4c538:	ldr	r4, [ip, lr]
   4c53c:	add	ip, sp, #16
   4c540:	str	ip, [sp]
   4c544:	mov	r3, r5
   4c548:	str	r6, [sp, #16]
   4c54c:	ldr	ip, [r4]
   4c550:	str	ip, [sp, #20]
   4c554:	bl	5530 <getsockopt@plt>
   4c558:	cmn	r0, #1
   4c55c:	beq	4c5f0 <__read_chk@plt+0x4616c>
   4c560:	ldr	r3, [sp, #12]
   4c564:	cmp	r3, #1
   4c568:	beq	4c5bc <__read_chk@plt+0x46138>
   4c56c:	ldr	r0, [pc, #168]	; 4c61c <__read_chk@plt+0x46198>
   4c570:	mov	r8, #1
   4c574:	mov	r1, r7
   4c578:	str	r8, [sp, #12]
   4c57c:	add	r0, pc, r0
   4c580:	bl	40248 <__read_chk@plt+0x39dc4>
   4c584:	mov	r2, r8
   4c588:	str	r6, [sp]
   4c58c:	mov	r0, r7
   4c590:	mov	r3, r5
   4c594:	mov	r1, #6
   4c598:	bl	5ec0 <setsockopt@plt>
   4c59c:	cmn	r0, #1
   4c5a0:	beq	4c5d0 <__read_chk@plt+0x4614c>
   4c5a4:	ldr	r2, [sp, #20]
   4c5a8:	ldr	r3, [r4]
   4c5ac:	cmp	r2, r3
   4c5b0:	bne	4c610 <__read_chk@plt+0x4618c>
   4c5b4:	add	sp, sp, #24
   4c5b8:	pop	{r4, r5, r6, r7, r8, pc}
   4c5bc:	ldr	r0, [pc, #92]	; 4c620 <__read_chk@plt+0x4619c>
   4c5c0:	mov	r1, r7
   4c5c4:	add	r0, pc, r0
   4c5c8:	bl	40248 <__read_chk@plt+0x39dc4>
   4c5cc:	b	4c5a4 <__read_chk@plt+0x46120>
   4c5d0:	bl	6214 <__errno_location@plt>
   4c5d4:	ldr	r0, [r0]
   4c5d8:	bl	5740 <strerror@plt>
   4c5dc:	mov	r1, r0
   4c5e0:	ldr	r0, [pc, #60]	; 4c624 <__read_chk@plt+0x461a0>
   4c5e4:	add	r0, pc, r0
   4c5e8:	bl	4005c <__read_chk@plt+0x39bd8>
   4c5ec:	b	4c5a4 <__read_chk@plt+0x46120>
   4c5f0:	bl	6214 <__errno_location@plt>
   4c5f4:	ldr	r0, [r0]
   4c5f8:	bl	5740 <strerror@plt>
   4c5fc:	mov	r1, r0
   4c600:	ldr	r0, [pc, #32]	; 4c628 <__read_chk@plt+0x461a4>
   4c604:	add	r0, pc, r0
   4c608:	bl	401e0 <__read_chk@plt+0x39d5c>
   4c60c:	b	4c5a4 <__read_chk@plt+0x46120>
   4c610:	bl	5d64 <__stack_chk_fail@plt>
   4c614:	andeq	r4, r7, r0, ror #7
   4c618:	andeq	r0, r0, r8, asr #11
   4c61c:	andeq	r0, r4, r0, lsl sp
   4c620:			; <UNDEFINED> instruction: 0x00040cb0
   4c624:	andeq	r0, r4, r4, asr #25
   4c628:	andeq	r0, r4, r0, asr ip
   4c62c:	push	{r4, r5, r6, r7, r8, lr}
   4c630:	mov	r6, r0
   4c634:	ldr	r4, [r0]
   4c638:	cmp	r4, #0
   4c63c:	beq	4c718 <__read_chk@plt+0x46294>
   4c640:	ldr	r1, [pc, #240]	; 4c738 <__read_chk@plt+0x462b4>
   4c644:	mov	r0, r4
   4c648:	add	r1, pc, r1
   4c64c:	bl	5b18 <strpbrk@plt>
   4c650:	cmp	r0, #0
   4c654:	mov	r5, r0
   4c658:	str	r0, [r6]
   4c65c:	beq	4c6ac <__read_chk@plt+0x46228>
   4c660:	ldrb	r7, [r0]
   4c664:	cmp	r7, #34	; 0x22
   4c668:	beq	4c6b4 <__read_chk@plt+0x46230>
   4c66c:	cmp	r7, #61	; 0x3d
   4c670:	beq	4c720 <__read_chk@plt+0x4629c>
   4c674:	ldr	r7, [pc, #192]	; 4c73c <__read_chk@plt+0x462b8>
   4c678:	mov	r3, #0
   4c67c:	strb	r3, [r0]
   4c680:	add	r7, pc, r7
   4c684:	ldr	r8, [r6]
   4c688:	mov	r1, r7
   4c68c:	add	r0, r8, #1
   4c690:	bl	5974 <strspn@plt>
   4c694:	add	r0, r0, #1
   4c698:	add	r5, r8, r0
   4c69c:	str	r5, [r6]
   4c6a0:	ldrb	r3, [r8, r0]
   4c6a4:	cmp	r3, #61	; 0x3d
   4c6a8:	beq	4c710 <__read_chk@plt+0x4628c>
   4c6ac:	mov	r0, r4
   4c6b0:	pop	{r4, r5, r6, r7, r8, pc}
   4c6b4:	bl	6088 <strlen@plt>
   4c6b8:	add	r1, r5, #1
   4c6bc:	mov	r2, r0
   4c6c0:	mov	r0, r5
   4c6c4:	bl	5ae8 <memmove@plt>
   4c6c8:	ldr	r0, [r6]
   4c6cc:	mov	r1, r7
   4c6d0:	bl	640c <strchr@plt>
   4c6d4:	cmp	r0, #0
   4c6d8:	str	r0, [r6]
   4c6dc:	beq	4c718 <__read_chk@plt+0x46294>
   4c6e0:	ldr	r1, [pc, #88]	; 4c740 <__read_chk@plt+0x462bc>
   4c6e4:	mov	r3, #0
   4c6e8:	strb	r3, [r0]
   4c6ec:	ldr	r5, [r6]
   4c6f0:	add	r1, pc, r1
   4c6f4:	add	r0, r5, #1
   4c6f8:	bl	5974 <strspn@plt>
   4c6fc:	add	r0, r0, #1
   4c700:	add	r5, r5, r0
   4c704:	mov	r0, r4
   4c708:	str	r5, [r6]
   4c70c:	pop	{r4, r5, r6, r7, r8, pc}
   4c710:	mov	r1, r7
   4c714:	b	4c6f4 <__read_chk@plt+0x46270>
   4c718:	mov	r4, #0
   4c71c:	b	4c6ac <__read_chk@plt+0x46228>
   4c720:	ldr	r1, [pc, #28]	; 4c744 <__read_chk@plt+0x462c0>
   4c724:	mov	r3, #0
   4c728:	strb	r3, [r0]
   4c72c:	add	r1, pc, r1
   4c730:	ldr	r5, [r6]
   4c734:	b	4c6f4 <__read_chk@plt+0x46270>
   4c738:	andeq	r0, r4, r0, lsl #25
   4c73c:	andeq	r3, r3, r8, lsl #15
   4c740:	andeq	r3, r3, r8, lsl r7
   4c744:	ldrdeq	r3, [r3], -ip
   4c748:	push	{r3, r4, r5, lr}
   4c74c:	mov	r1, #28
   4c750:	mov	r5, r0
   4c754:	mov	r0, #1
   4c758:	bl	4935c <__read_chk@plt+0x42ed8>
   4c75c:	mov	r4, r0
   4c760:	ldr	r0, [r5]
   4c764:	bl	49400 <__read_chk@plt+0x42f7c>
   4c768:	str	r0, [r4]
   4c76c:	ldr	r0, [r5, #4]
   4c770:	bl	49400 <__read_chk@plt+0x42f7c>
   4c774:	str	r0, [r4, #4]
   4c778:	ldr	r0, [r5, #16]
   4c77c:	bl	49400 <__read_chk@plt+0x42f7c>
   4c780:	str	r0, [r4, #16]
   4c784:	ldr	r3, [r5, #8]
   4c788:	str	r3, [r4, #8]
   4c78c:	ldr	r3, [r5, #12]
   4c790:	str	r3, [r4, #12]
   4c794:	ldr	r0, [r5, #20]
   4c798:	bl	49400 <__read_chk@plt+0x42f7c>
   4c79c:	str	r0, [r4, #20]
   4c7a0:	ldr	r0, [r5, #24]
   4c7a4:	bl	49400 <__read_chk@plt+0x42f7c>
   4c7a8:	str	r0, [r4, #24]
   4c7ac:	mov	r0, r4
   4c7b0:	pop	{r3, r4, r5, pc}
   4c7b4:	ldr	r1, [pc, #96]	; 4c81c <__read_chk@plt+0x46398>
   4c7b8:	mov	r2, #0
   4c7bc:	ldr	ip, [pc, #92]	; 4c820 <__read_chk@plt+0x4639c>
   4c7c0:	mov	r3, #0
   4c7c4:	add	r1, pc, r1
   4c7c8:	push	{r4, r5, r6, lr}
   4c7cc:	sub	sp, sp, #24
   4c7d0:	ldr	r6, [r1, ip]
   4c7d4:	movw	r4, #65535	; 0xffff
   4c7d8:	add	r1, sp, #16
   4c7dc:	mov	r5, #0
   4c7e0:	str	r1, [sp, #8]
   4c7e4:	strd	r4, [sp]
   4c7e8:	ldr	r1, [r6]
   4c7ec:	str	r1, [sp, #20]
   4c7f0:	bl	7ae88 <__read_chk@plt+0x74a04>
   4c7f4:	ldr	r3, [sp, #16]
   4c7f8:	ldr	r2, [sp, #20]
   4c7fc:	cmp	r3, #0
   4c800:	ldr	r3, [r6]
   4c804:	mvnne	r0, #0
   4c808:	cmp	r2, r3
   4c80c:	bne	4c818 <__read_chk@plt+0x46394>
   4c810:	add	sp, sp, #24
   4c814:	pop	{r4, r5, r6, pc}
   4c818:	bl	5d64 <__stack_chk_fail@plt>
   4c81c:	andeq	r4, r7, r8, lsr r1
   4c820:	andeq	r0, r0, r8, asr #11
   4c824:	ldr	r3, [pc, #260]	; 4c930 <__read_chk@plt+0x464ac>
   4c828:	ldr	r2, [pc, #260]	; 4c934 <__read_chk@plt+0x464b0>
   4c82c:	add	r3, pc, r3
   4c830:	push	{r4, r5, r6, r7, r8, r9, lr}
   4c834:	subs	r6, r1, #0
   4c838:	ldr	r5, [r3, r2]
   4c83c:	sub	sp, sp, #28
   4c840:	mov	r4, #0
   4c844:	mov	r8, r0
   4c848:	str	r4, [sp, #16]
   4c84c:	ldr	r3, [r5]
   4c850:	str	r3, [sp, #20]
   4c854:	beq	4c8c8 <__read_chk@plt+0x46444>
   4c858:	mvn	r3, #-2147483648	; 0x80000000
   4c85c:	str	r3, [r6]
   4c860:	bl	49400 <__read_chk@plt+0x42f7c>
   4c864:	mov	r1, #58	; 0x3a
   4c868:	mov	r7, r0
   4c86c:	bl	640c <strchr@plt>
   4c870:	subs	r9, r0, #0
   4c874:	beq	4c914 <__read_chk@plt+0x46490>
   4c878:	mov	r0, r9
   4c87c:	mov	r1, r4
   4c880:	strb	r4, [r0], #1
   4c884:	bl	4c824 <__read_chk@plt+0x463a0>
   4c888:	mov	r1, r4
   4c88c:	str	r0, [r6]
   4c890:	mov	r0, r7
   4c894:	bl	4c824 <__read_chk@plt+0x463a0>
   4c898:	mov	r4, r0
   4c89c:	mov	r0, r7
   4c8a0:	bl	55a8 <free@plt>
   4c8a4:	ldr	r0, [r6]
   4c8a8:	cmn	r0, #-2147483646	; 0x80000002
   4c8ac:	movne	r0, r4
   4c8b0:	ldr	r2, [sp, #20]
   4c8b4:	ldr	r3, [r5]
   4c8b8:	cmp	r2, r3
   4c8bc:	bne	4c92c <__read_chk@plt+0x464a8>
   4c8c0:	add	sp, sp, #28
   4c8c4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4c8c8:	ldr	r1, [pc, #104]	; 4c938 <__read_chk@plt+0x464b4>
   4c8cc:	add	r1, pc, r1
   4c8d0:	bl	5548 <strcasecmp@plt>
   4c8d4:	cmp	r0, #0
   4c8d8:	mvneq	r0, #-2147483648	; 0x80000000
   4c8dc:	beq	4c8b0 <__read_chk@plt+0x4642c>
   4c8e0:	mvn	r2, #-2147483646	; 0x80000002
   4c8e4:	mov	r3, #0
   4c8e8:	mov	r0, r8
   4c8ec:	strd	r2, [sp]
   4c8f0:	add	r3, sp, #16
   4c8f4:	mov	r2, #0
   4c8f8:	str	r3, [sp, #8]
   4c8fc:	mov	r3, #0
   4c900:	bl	7ae88 <__read_chk@plt+0x74a04>
   4c904:	ldr	r3, [sp, #16]
   4c908:	cmp	r3, #0
   4c90c:	mvnne	r0, #-2147483647	; 0x80000001
   4c910:	b	4c8b0 <__read_chk@plt+0x4642c>
   4c914:	mov	r0, r7
   4c918:	bl	55a8 <free@plt>
   4c91c:	mov	r0, r8
   4c920:	mov	r1, r9
   4c924:	bl	4c824 <__read_chk@plt+0x463a0>
   4c928:	b	4c8b0 <__read_chk@plt+0x4642c>
   4c92c:	bl	5d64 <__stack_chk_fail@plt>
   4c930:	ldrdeq	r4, [r7], -r0
   4c934:	andeq	r0, r0, r8, asr #11
   4c938:	andeq	r4, r3, r4, ror #6
   4c93c:	ldr	r3, [pc, #400]	; 4cad4 <__read_chk@plt+0x46650>
   4c940:	ldr	r2, [pc, #400]	; 4cad8 <__read_chk@plt+0x46654>
   4c944:	add	r3, pc, r3
   4c948:	push	{r4, r5, r6, r7, r8, lr}
   4c94c:	sub	sp, sp, #8
   4c950:	ldr	r8, [r3, r2]
   4c954:	mov	r4, r0
   4c958:	mov	r5, #0
   4c95c:	ldr	r3, [r8]
   4c960:	str	r3, [sp, #4]
   4c964:	bl	6214 <__errno_location@plt>
   4c968:	cmp	r4, #0
   4c96c:	mov	r6, r0
   4c970:	str	r5, [r0]
   4c974:	beq	4ca64 <__read_chk@plt+0x465e0>
   4c978:	ldrb	r3, [r4]
   4c97c:	cmp	r3, #0
   4c980:	bne	4c9bc <__read_chk@plt+0x46538>
   4c984:	b	4ca64 <__read_chk@plt+0x465e0>
   4c988:	cmp	r2, #72	; 0x48
   4c98c:	beq	4ca24 <__read_chk@plt+0x465a0>
   4c990:	bhi	4ca80 <__read_chk@plt+0x465fc>
   4c994:	cmp	r2, #0
   4c998:	streq	r3, [sp]
   4c99c:	moveq	r4, r3
   4c9a0:	bne	4ca38 <__read_chk@plt+0x465b4>
   4c9a4:	mov	r0, r5
   4c9a8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4c9ac:	ldrb	r3, [r4]
   4c9b0:	cmp	r3, #0
   4c9b4:	mov	r5, r0
   4c9b8:	beq	4ca68 <__read_chk@plt+0x465e4>
   4c9bc:	mov	r1, sp
   4c9c0:	mov	r0, r4
   4c9c4:	mov	r2, #10
   4c9c8:	bl	559c <strtol@plt>
   4c9cc:	ldr	r3, [sp]
   4c9d0:	cmp	r4, r3
   4c9d4:	mov	r1, r0
   4c9d8:	beq	4ca64 <__read_chk@plt+0x465e0>
   4c9dc:	ldr	r2, [r6]
   4c9e0:	cmp	r2, #34	; 0x22
   4c9e4:	beq	4ca58 <__read_chk@plt+0x465d4>
   4c9e8:	cmp	r1, #0
   4c9ec:	blt	4ca64 <__read_chk@plt+0x465e0>
   4c9f0:	add	r4, r3, #1
   4c9f4:	str	r4, [sp]
   4c9f8:	ldrb	r2, [r3]
   4c9fc:	cmp	r2, #87	; 0x57
   4ca00:	beq	4cab8 <__read_chk@plt+0x46634>
   4ca04:	bls	4c988 <__read_chk@plt+0x46504>
   4ca08:	cmp	r2, #109	; 0x6d
   4ca0c:	beq	4ca94 <__read_chk@plt+0x46610>
   4ca10:	bhi	4caa8 <__read_chk@plt+0x46624>
   4ca14:	cmp	r2, #100	; 0x64
   4ca18:	beq	4ca40 <__read_chk@plt+0x465bc>
   4ca1c:	cmp	r2, #104	; 0x68
   4ca20:	bne	4ca64 <__read_chk@plt+0x465e0>
   4ca24:	mov	r0, r1
   4ca28:	mov	r1, #3600	; 0xe10
   4ca2c:	bl	7d108 <__read_chk@plt+0x76c84>
   4ca30:	mov	r1, r0
   4ca34:	b	4c9a4 <__read_chk@plt+0x46520>
   4ca38:	cmp	r2, #68	; 0x44
   4ca3c:	bne	4ca64 <__read_chk@plt+0x465e0>
   4ca40:	mov	r0, r1
   4ca44:	movw	r1, #20864	; 0x5180
   4ca48:	movt	r1, #1
   4ca4c:	bl	7d108 <__read_chk@plt+0x76c84>
   4ca50:	mov	r1, r0
   4ca54:	b	4c9a4 <__read_chk@plt+0x46520>
   4ca58:	sub	r2, r0, #-2147483647	; 0x80000001
   4ca5c:	cmn	r2, #3
   4ca60:	bls	4c9e8 <__read_chk@plt+0x46564>
   4ca64:	mvn	r0, #0
   4ca68:	ldr	r2, [sp, #4]
   4ca6c:	ldr	r3, [r8]
   4ca70:	cmp	r2, r3
   4ca74:	bne	4cad0 <__read_chk@plt+0x4664c>
   4ca78:	add	sp, sp, #8
   4ca7c:	pop	{r4, r5, r6, r7, r8, pc}
   4ca80:	cmp	r2, #77	; 0x4d
   4ca84:	beq	4ca94 <__read_chk@plt+0x46610>
   4ca88:	cmp	r2, #83	; 0x53
   4ca8c:	beq	4c9a4 <__read_chk@plt+0x46520>
   4ca90:	b	4ca64 <__read_chk@plt+0x465e0>
   4ca94:	mov	r0, r1
   4ca98:	mov	r1, #60	; 0x3c
   4ca9c:	bl	7d108 <__read_chk@plt+0x76c84>
   4caa0:	mov	r1, r0
   4caa4:	b	4c9a4 <__read_chk@plt+0x46520>
   4caa8:	cmp	r2, #115	; 0x73
   4caac:	beq	4c9a4 <__read_chk@plt+0x46520>
   4cab0:	cmp	r2, #119	; 0x77
   4cab4:	bne	4ca64 <__read_chk@plt+0x465e0>
   4cab8:	mov	r0, r1
   4cabc:	mov	r1, #14976	; 0x3a80
   4cac0:	movt	r1, #9
   4cac4:	bl	7d108 <__read_chk@plt+0x76c84>
   4cac8:	mov	r1, r0
   4cacc:	b	4c9a4 <__read_chk@plt+0x46520>
   4cad0:	bl	5d64 <__stack_chk_fail@plt>
   4cad4:			; <UNDEFINED> instruction: 0x00073fb8
   4cad8:	andeq	r0, r0, r8, asr #11
   4cadc:	ldr	r2, [pc, #156]	; 4cb80 <__read_chk@plt+0x466fc>
   4cae0:	cmp	r1, #0
   4cae4:	cmpne	r1, #22
   4cae8:	ldr	ip, [pc, #148]	; 4cb84 <__read_chk@plt+0x46700>
   4caec:	mov	r3, r0
   4caf0:	add	r2, pc, r2
   4caf4:	push	{r4, lr}
   4caf8:	sub	sp, sp, #16
   4cafc:	ldr	r4, [r2, ip]
   4cb00:	ldr	r2, [r4]
   4cb04:	str	r2, [sp, #12]
   4cb08:	beq	4cb58 <__read_chk@plt+0x466d4>
   4cb0c:	ldr	r2, [pc, #116]	; 4cb88 <__read_chk@plt+0x46704>
   4cb10:	add	r0, sp, #8
   4cb14:	str	r1, [sp]
   4cb18:	mov	r1, #1
   4cb1c:	add	r2, pc, r2
   4cb20:	bl	5e90 <__asprintf_chk@plt>
   4cb24:	cmp	r0, #0
   4cb28:	blt	4cb64 <__read_chk@plt+0x466e0>
   4cb2c:	ldr	r0, [pc, #88]	; 4cb8c <__read_chk@plt+0x46708>
   4cb30:	ldr	r1, [sp, #8]
   4cb34:	add	r0, pc, r0
   4cb38:	bl	402b0 <__read_chk@plt+0x39e2c>
   4cb3c:	ldr	r0, [sp, #8]
   4cb40:	ldr	r2, [sp, #12]
   4cb44:	ldr	r3, [r4]
   4cb48:	cmp	r2, r3
   4cb4c:	bne	4cb60 <__read_chk@plt+0x466dc>
   4cb50:	add	sp, sp, #16
   4cb54:	pop	{r4, pc}
   4cb58:	bl	49400 <__read_chk@plt+0x42f7c>
   4cb5c:	b	4cb40 <__read_chk@plt+0x466bc>
   4cb60:	bl	5d64 <__stack_chk_fail@plt>
   4cb64:	bl	6214 <__errno_location@plt>
   4cb68:	ldr	r0, [r0]
   4cb6c:	bl	5740 <strerror@plt>
   4cb70:	mov	r1, r0
   4cb74:	ldr	r0, [pc, #20]	; 4cb90 <__read_chk@plt+0x4670c>
   4cb78:	add	r0, pc, r0
   4cb7c:	bl	3dae8 <__read_chk@plt+0x37664>
   4cb80:	andeq	r3, r7, ip, lsl #28
   4cb84:	andeq	r0, r0, r8, asr #11
   4cb88:			; <UNDEFINED> instruction: 0x000407b4
   4cb8c:	andeq	r0, r4, r0, asr #15
   4cb90:	andeq	r0, r4, r0, ror #14
   4cb94:	push	{r3, r4, r5, lr}
   4cb98:	subs	r5, r0, #0
   4cb9c:	beq	4cc74 <__read_chk@plt+0x467f0>
   4cba0:	ldr	r4, [r5]
   4cba4:	cmp	r4, #0
   4cba8:	beq	4cc6c <__read_chk@plt+0x467e8>
   4cbac:	ldrb	r3, [r4]
   4cbb0:	cmp	r3, #91	; 0x5b
   4cbb4:	beq	4cc4c <__read_chk@plt+0x467c8>
   4cbb8:	cmp	r3, #0
   4cbbc:	beq	4cbf8 <__read_chk@plt+0x46774>
   4cbc0:	cmp	r3, #58	; 0x3a
   4cbc4:	beq	4cc28 <__read_chk@plt+0x467a4>
   4cbc8:	cmp	r3, #47	; 0x2f
   4cbcc:	addne	r2, r4, #1
   4cbd0:	bne	4cbe8 <__read_chk@plt+0x46764>
   4cbd4:	b	4cc28 <__read_chk@plt+0x467a4>
   4cbd8:	cmp	r3, #58	; 0x3a
   4cbdc:	beq	4cc2c <__read_chk@plt+0x467a8>
   4cbe0:	cmp	r3, #47	; 0x2f
   4cbe4:	beq	4cc2c <__read_chk@plt+0x467a8>
   4cbe8:	mov	r1, r2
   4cbec:	ldrb	r3, [r2], #1
   4cbf0:	cmp	r3, #0
   4cbf4:	bne	4cbd8 <__read_chk@plt+0x46754>
   4cbf8:	mov	r0, r4
   4cbfc:	bl	6088 <strlen@plt>
   4cc00:	ldrb	r3, [r4, r0]
   4cc04:	add	r1, r4, r0
   4cc08:	cmp	r3, #47	; 0x2f
   4cc0c:	beq	4cc2c <__read_chk@plt+0x467a8>
   4cc10:	cmp	r3, #58	; 0x3a
   4cc14:	beq	4cc2c <__read_chk@plt+0x467a8>
   4cc18:	cmp	r3, #0
   4cc1c:	beq	4cc40 <__read_chk@plt+0x467bc>
   4cc20:	mov	r0, #0
   4cc24:	pop	{r3, r4, r5, pc}
   4cc28:	mov	r1, r4
   4cc2c:	mov	r3, #0
   4cc30:	mov	r0, r4
   4cc34:	strb	r3, [r1], #1
   4cc38:	str	r1, [r5]
   4cc3c:	pop	{r3, r4, r5, pc}
   4cc40:	str	r3, [r5]
   4cc44:	mov	r0, r4
   4cc48:	pop	{r3, r4, r5, pc}
   4cc4c:	mov	r0, r4
   4cc50:	mov	r1, #93	; 0x5d
   4cc54:	bl	640c <strchr@plt>
   4cc58:	cmp	r0, #0
   4cc5c:	popeq	{r3, r4, r5, pc}
   4cc60:	add	r1, r0, #1
   4cc64:	ldrb	r3, [r0, #1]
   4cc68:	b	4cc08 <__read_chk@plt+0x46784>
   4cc6c:	mov	r0, r4
   4cc70:	pop	{r3, r4, r5, pc}
   4cc74:	mov	r0, r5
   4cc78:	pop	{r3, r4, r5, pc}
   4cc7c:	push	{r4, lr}
   4cc80:	mov	r4, r0
   4cc84:	ldrb	r3, [r0]
   4cc88:	cmp	r3, #91	; 0x5b
   4cc8c:	beq	4cc98 <__read_chk@plt+0x46814>
   4cc90:	mov	r0, r4
   4cc94:	pop	{r4, pc}
   4cc98:	bl	6088 <strlen@plt>
   4cc9c:	sub	r3, r0, #1
   4cca0:	ldrb	r2, [r4, r3]
   4cca4:	cmp	r2, #93	; 0x5d
   4cca8:	bne	4cc90 <__read_chk@plt+0x4680c>
   4ccac:	mov	r2, #0
   4ccb0:	add	r0, r4, #1
   4ccb4:	strb	r2, [r4, r3]
   4ccb8:	pop	{r4, pc}
   4ccbc:	ldrb	r3, [r0]
   4ccc0:	cmp	r3, #58	; 0x3a
   4ccc4:	beq	4cd60 <__read_chk@plt+0x468dc>
   4ccc8:	subs	r1, r3, #91	; 0x5b
   4cccc:	rsbs	r2, r1, #0
   4ccd0:	adcs	r2, r2, r1
   4ccd4:	cmp	r3, #0
   4ccd8:	bne	4cd00 <__read_chk@plt+0x4687c>
   4ccdc:	b	4cd48 <__read_chk@plt+0x468c4>
   4cce0:	cmp	r3, #58	; 0x3a
   4cce4:	beq	4cd2c <__read_chk@plt+0x468a8>
   4cce8:	cmp	r3, #47	; 0x2f
   4ccec:	beq	4cd60 <__read_chk@plt+0x468dc>
   4ccf0:	ldrb	r3, [r0, #1]
   4ccf4:	cmp	r3, #0
   4ccf8:	add	r0, r0, #1
   4ccfc:	beq	4cd48 <__read_chk@plt+0x468c4>
   4cd00:	cmp	r3, #64	; 0x40
   4cd04:	beq	4cd50 <__read_chk@plt+0x468cc>
   4cd08:	cmp	r3, #93	; 0x5d
   4cd0c:	bne	4cce0 <__read_chk@plt+0x4685c>
   4cd10:	ldrb	r3, [r0, #1]
   4cd14:	cmp	r3, #58	; 0x3a
   4cd18:	bne	4ccf4 <__read_chk@plt+0x46870>
   4cd1c:	cmp	r2, #0
   4cd20:	beq	4ccf4 <__read_chk@plt+0x46870>
   4cd24:	add	r0, r0, #1
   4cd28:	bx	lr
   4cd2c:	cmp	r2, #0
   4cd30:	bxeq	lr
   4cd34:	ldrb	r3, [r0, #1]
   4cd38:	mov	r2, #1
   4cd3c:	add	r0, r0, #1
   4cd40:	cmp	r3, #0
   4cd44:	bne	4cd00 <__read_chk@plt+0x4687c>
   4cd48:	mov	r0, r3
   4cd4c:	bx	lr
   4cd50:	ldrb	r3, [r0, #1]
   4cd54:	cmp	r3, #91	; 0x5b
   4cd58:	moveq	r2, #1
   4cd5c:	b	4ccf4 <__read_chk@plt+0x46870>
   4cd60:	mov	r0, #0
   4cd64:	bx	lr
   4cd68:	ldr	ip, [pc, #364]	; 4cedc <__read_chk@plt+0x46a58>
   4cd6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4cd70:	subs	r9, r1, #0
   4cd74:	ldr	r1, [pc, #356]	; 4cee0 <__read_chk@plt+0x46a5c>
   4cd78:	add	ip, pc, ip
   4cd7c:	mov	r6, r3
   4cd80:	sub	sp, sp, #8
   4cd84:	mov	r7, r2
   4cd88:	ldr	r5, [ip, r1]
   4cd8c:	ldr	r3, [r5]
   4cd90:	str	r3, [sp, #4]
   4cd94:	movne	r3, #0
   4cd98:	strne	r3, [r9]
   4cd9c:	cmp	r2, #0
   4cda0:	movne	r3, #0
   4cda4:	strne	r3, [r2]
   4cda8:	cmp	r6, #0
   4cdac:	mvnne	r3, #0
   4cdb0:	strne	r3, [r6]
   4cdb4:	bl	5a10 <__strdup@plt>
   4cdb8:	cmp	r0, #0
   4cdbc:	mov	r4, r0
   4cdc0:	str	r0, [sp]
   4cdc4:	beq	4ced0 <__read_chk@plt+0x46a4c>
   4cdc8:	mov	r1, #64	; 0x40
   4cdcc:	bl	640c <strchr@plt>
   4cdd0:	subs	r8, r0, #0
   4cdd4:	beq	4ceb8 <__read_chk@plt+0x46a34>
   4cdd8:	mov	r3, #0
   4cddc:	strb	r3, [r8]
   4cde0:	ldr	r0, [sp]
   4cde4:	ldrb	r3, [r0]
   4cde8:	cmp	r3, #0
   4cdec:	bne	4ce30 <__read_chk@plt+0x469ac>
   4cdf0:	mov	r8, #0
   4cdf4:	mvn	r6, #0
   4cdf8:	mov	sl, r8
   4cdfc:	mov	r0, r4
   4ce00:	bl	55a8 <free@plt>
   4ce04:	mov	r0, sl
   4ce08:	bl	55a8 <free@plt>
   4ce0c:	mov	r0, r8
   4ce10:	bl	55a8 <free@plt>
   4ce14:	mov	r0, r6
   4ce18:	ldr	r2, [sp, #4]
   4ce1c:	ldr	r3, [r5]
   4ce20:	cmp	r2, r3
   4ce24:	bne	4ced8 <__read_chk@plt+0x46a54>
   4ce28:	add	sp, sp, #8
   4ce2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4ce30:	bl	5a10 <__strdup@plt>
   4ce34:	subs	sl, r0, #0
   4ce38:	beq	4cdf0 <__read_chk@plt+0x4696c>
   4ce3c:	add	r8, r8, #1
   4ce40:	str	r8, [sp]
   4ce44:	mov	r0, sp
   4ce48:	bl	4cb94 <__read_chk@plt+0x46710>
   4ce4c:	subs	r8, r0, #0
   4ce50:	beq	4ce60 <__read_chk@plt+0x469dc>
   4ce54:	ldrb	r8, [r8]
   4ce58:	cmp	r8, #0
   4ce5c:	bne	4ce68 <__read_chk@plt+0x469e4>
   4ce60:	mvn	r6, #0
   4ce64:	b	4cdfc <__read_chk@plt+0x46978>
   4ce68:	bl	4cc7c <__read_chk@plt+0x467f8>
   4ce6c:	bl	49400 <__read_chk@plt+0x42f7c>
   4ce70:	mov	r8, r0
   4ce74:	ldr	r0, [sp]
   4ce78:	cmp	r0, #0
   4ce7c:	beq	4ce8c <__read_chk@plt+0x46a08>
   4ce80:	ldrb	r3, [r0]
   4ce84:	cmp	r3, #0
   4ce88:	bne	4cec0 <__read_chk@plt+0x46a3c>
   4ce8c:	mvn	r0, #0
   4ce90:	cmp	r9, #0
   4ce94:	strne	sl, [r9]
   4ce98:	movne	sl, #0
   4ce9c:	cmp	r7, #0
   4cea0:	strne	r8, [r7]
   4cea4:	movne	r8, #0
   4cea8:	cmp	r6, #0
   4ceac:	strne	r0, [r6]
   4ceb0:	movne	r6, #0
   4ceb4:	b	4cdfc <__read_chk@plt+0x46978>
   4ceb8:	mov	sl, r8
   4cebc:	b	4ce44 <__read_chk@plt+0x469c0>
   4cec0:	bl	4c7b4 <__read_chk@plt+0x46330>
   4cec4:	cmp	r0, #0
   4cec8:	bgt	4ce90 <__read_chk@plt+0x46a0c>
   4cecc:	b	4ce60 <__read_chk@plt+0x469dc>
   4ced0:	mvn	r0, #0
   4ced4:	b	4ce18 <__read_chk@plt+0x46994>
   4ced8:	bl	5d64 <__stack_chk_fail@plt>
   4cedc:	andeq	r3, r7, r4, lsl #23
   4cee0:	andeq	r0, r0, r8, asr #11
   4cee4:	push	{r1, r2, r3}
   4cee8:	mov	r1, #1
   4ceec:	push	{r4, r5, r6, lr}
   4cef0:	sub	sp, sp, #20
   4cef4:	ldr	lr, [pc, #192]	; 4cfbc <__read_chk@plt+0x46b38>
   4cef8:	add	ip, sp, #40	; 0x28
   4cefc:	ldr	r5, [pc, #188]	; 4cfc0 <__read_chk@plt+0x46b3c>
   4cf00:	mov	r4, r0
   4cf04:	add	lr, pc, lr
   4cf08:	mov	r3, ip
   4cf0c:	ldr	r2, [sp, #36]	; 0x24
   4cf10:	add	r0, sp, #8
   4cf14:	ldr	r6, [lr, r5]
   4cf18:	str	ip, [sp, #4]
   4cf1c:	ldr	ip, [r6]
   4cf20:	str	ip, [sp, #12]
   4cf24:	bl	6310 <__vasprintf_chk@plt>
   4cf28:	cmn	r0, #1
   4cf2c:	beq	4cfac <__read_chk@plt+0x46b28>
   4cf30:	ldr	r0, [r4]
   4cf34:	ldr	r5, [r4, #8]
   4cf38:	cmp	r0, #0
   4cf3c:	streq	r0, [r4, #4]
   4cf40:	moveq	r5, #32
   4cf44:	beq	4cf58 <__read_chk@plt+0x46ad4>
   4cf48:	ldr	r3, [r4, #4]
   4cf4c:	add	r3, r3, #2
   4cf50:	cmp	r5, r3
   4cf54:	lslls	r5, r5, #1
   4cf58:	mov	r1, r5
   4cf5c:	mov	r2, #4
   4cf60:	bl	493d0 <__read_chk@plt+0x42f4c>
   4cf64:	ldr	r3, [r4, #4]
   4cf68:	ldr	r2, [sp, #8]
   4cf6c:	mov	ip, #0
   4cf70:	add	r1, r3, #1
   4cf74:	stmib	r4, {r1, r5}
   4cf78:	str	r0, [r4]
   4cf7c:	str	r2, [r0, r3, lsl #2]
   4cf80:	ldr	r3, [r4]
   4cf84:	ldr	r1, [r4, #4]
   4cf88:	ldr	r2, [sp, #12]
   4cf8c:	str	ip, [r3, r1, lsl #2]
   4cf90:	ldr	r3, [r6]
   4cf94:	cmp	r2, r3
   4cf98:	bne	4cfb8 <__read_chk@plt+0x46b34>
   4cf9c:	add	sp, sp, #20
   4cfa0:	pop	{r4, r5, r6, lr}
   4cfa4:	add	sp, sp, #12
   4cfa8:	bx	lr
   4cfac:	ldr	r0, [pc, #16]	; 4cfc4 <__read_chk@plt+0x46b40>
   4cfb0:	add	r0, pc, r0
   4cfb4:	bl	3dae8 <__read_chk@plt+0x37664>
   4cfb8:	bl	5d64 <__stack_chk_fail@plt>
   4cfbc:	strdeq	r3, [r7], -r8
   4cfc0:	andeq	r0, r0, r8, asr #11
   4cfc4:	andeq	r0, r4, r8, asr r3
   4cfc8:	push	{r2, r3}
   4cfcc:	push	{r4, r5, r6, lr}
   4cfd0:	sub	sp, sp, #16
   4cfd4:	ldr	lr, [pc, #160]	; 4d07c <__read_chk@plt+0x46bf8>
   4cfd8:	add	ip, sp, #36	; 0x24
   4cfdc:	ldr	r6, [pc, #156]	; 4d080 <__read_chk@plt+0x46bfc>
   4cfe0:	mov	r5, r0
   4cfe4:	add	lr, pc, lr
   4cfe8:	mov	r3, ip
   4cfec:	ldr	r2, [sp, #32]
   4cff0:	mov	r4, r1
   4cff4:	ldr	r6, [lr, r6]
   4cff8:	add	r0, sp, #8
   4cffc:	str	ip, [sp, #4]
   4d000:	mov	r1, #1
   4d004:	ldr	ip, [r6]
   4d008:	str	ip, [sp, #12]
   4d00c:	bl	6310 <__vasprintf_chk@plt>
   4d010:	cmn	r0, #1
   4d014:	beq	4d05c <__read_chk@plt+0x46bd8>
   4d018:	ldr	r2, [r5, #4]
   4d01c:	cmp	r2, r4
   4d020:	bls	4d06c <__read_chk@plt+0x46be8>
   4d024:	ldr	r3, [r5]
   4d028:	ldr	r0, [r3, r4, lsl #2]
   4d02c:	bl	55a8 <free@plt>
   4d030:	ldr	r3, [r5]
   4d034:	ldr	r1, [sp, #8]
   4d038:	ldr	r2, [sp, #12]
   4d03c:	str	r1, [r3, r4, lsl #2]
   4d040:	ldr	r3, [r6]
   4d044:	cmp	r2, r3
   4d048:	bne	4d068 <__read_chk@plt+0x46be4>
   4d04c:	add	sp, sp, #16
   4d050:	pop	{r4, r5, r6, lr}
   4d054:	add	sp, sp, #8
   4d058:	bx	lr
   4d05c:	ldr	r0, [pc, #32]	; 4d084 <__read_chk@plt+0x46c00>
   4d060:	add	r0, pc, r0
   4d064:	bl	3dae8 <__read_chk@plt+0x37664>
   4d068:	bl	5d64 <__stack_chk_fail@plt>
   4d06c:	ldr	r0, [pc, #20]	; 4d088 <__read_chk@plt+0x46c04>
   4d070:	mov	r1, r4
   4d074:	add	r0, pc, r0
   4d078:	bl	3dae8 <__read_chk@plt+0x37664>
   4d07c:	andeq	r3, r7, r8, lsl r9
   4d080:	andeq	r0, r0, r8, asr #11
   4d084:	andeq	r0, r4, r4, asr #5
   4d088:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   4d08c:	push	{r3, r4, r5, lr}
   4d090:	mov	r5, r0
   4d094:	ldr	r0, [r0]
   4d098:	cmp	r0, #0
   4d09c:	popeq	{r3, r4, r5, pc}
   4d0a0:	ldr	r3, [r5, #4]
   4d0a4:	cmp	r3, #0
   4d0a8:	beq	4d0c8 <__read_chk@plt+0x46c44>
   4d0ac:	mov	r4, #0
   4d0b0:	ldr	r0, [r0, r4, lsl #2]
   4d0b4:	add	r4, r4, #1
   4d0b8:	bl	55a8 <free@plt>
   4d0bc:	ldm	r5, {r0, r3}
   4d0c0:	cmp	r3, r4
   4d0c4:	bhi	4d0b0 <__read_chk@plt+0x46c2c>
   4d0c8:	bl	55a8 <free@plt>
   4d0cc:	mov	r3, #0
   4d0d0:	str	r3, [r5, #4]
   4d0d4:	str	r3, [r5, #8]
   4d0d8:	str	r3, [r5]
   4d0dc:	pop	{r3, r4, r5, pc}
   4d0e0:	ldr	r3, [pc, #376]	; 4d260 <__read_chk@plt+0x46ddc>
   4d0e4:	ldr	r2, [pc, #376]	; 4d264 <__read_chk@plt+0x46de0>
   4d0e8:	add	r3, pc, r3
   4d0ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   4d0f0:	mov	r6, r1
   4d0f4:	ldr	r5, [r3, r2]
   4d0f8:	sub	sp, sp, #148	; 0x94
   4d0fc:	ldrb	r1, [r0]
   4d100:	ldr	r3, [r5]
   4d104:	cmp	r1, #126	; 0x7e
   4d108:	str	r3, [sp, #140]	; 0x8c
   4d10c:	bne	4d1f4 <__read_chk@plt+0x46d70>
   4d110:	add	r4, r0, #1
   4d114:	mov	r1, #47	; 0x2f
   4d118:	mov	r0, r4
   4d11c:	bl	640c <strchr@plt>
   4d120:	adds	r9, r0, #0
   4d124:	mov	r7, r0
   4d128:	movne	r9, #1
   4d12c:	cmp	r0, #0
   4d130:	cmpne	r0, r4
   4d134:	bls	4d208 <__read_chk@plt+0x46d84>
   4d138:	mov	r1, r4
   4d13c:	bl	7d06c <__read_chk@plt+0x76be8>
   4d140:	cmp	r0, #127	; 0x7f
   4d144:	mov	r6, r0
   4d148:	bhi	4d244 <__read_chk@plt+0x46dc0>
   4d14c:	add	r8, sp, #12
   4d150:	mov	r2, r0
   4d154:	mov	r1, r4
   4d158:	mov	r3, #128	; 0x80
   4d15c:	mov	r0, r8
   4d160:	bl	547c <__memcpy_chk@plt>
   4d164:	add	r3, sp, #144	; 0x90
   4d168:	add	r6, r3, r6
   4d16c:	mov	r0, r8
   4d170:	mov	r3, #0
   4d174:	strb	r3, [r6, #-132]	; 0xffffff7c
   4d178:	bl	53ec <getpwnam@plt>
   4d17c:	cmp	r0, #0
   4d180:	beq	4d250 <__read_chk@plt+0x46dcc>
   4d184:	ldr	r6, [r0, #20]
   4d188:	mov	r0, r6
   4d18c:	bl	6088 <strlen@plt>
   4d190:	cmp	r0, #0
   4d194:	beq	4d1fc <__read_chk@plt+0x46d78>
   4d198:	add	r0, r6, r0
   4d19c:	ldrb	r3, [r0, #-1]
   4d1a0:	cmp	r3, #47	; 0x2f
   4d1a4:	beq	4d228 <__read_chk@plt+0x46da4>
   4d1a8:	ldr	r3, [pc, #184]	; 4d268 <__read_chk@plt+0x46de4>
   4d1ac:	add	r3, pc, r3
   4d1b0:	ldr	r1, [pc, #180]	; 4d26c <__read_chk@plt+0x46de8>
   4d1b4:	cmp	r9, #0
   4d1b8:	addne	r4, r7, #1
   4d1bc:	mov	r2, r6
   4d1c0:	str	r4, [sp]
   4d1c4:	add	r0, sp, #8
   4d1c8:	add	r1, pc, r1
   4d1cc:	bl	49430 <__read_chk@plt+0x42fac>
   4d1d0:	cmp	r0, #4096	; 0x1000
   4d1d4:	ldrlt	r0, [sp, #8]
   4d1d8:	bge	4d238 <__read_chk@plt+0x46db4>
   4d1dc:	ldr	r2, [sp, #140]	; 0x8c
   4d1e0:	ldr	r3, [r5]
   4d1e4:	cmp	r2, r3
   4d1e8:	bne	4d234 <__read_chk@plt+0x46db0>
   4d1ec:	add	sp, sp, #148	; 0x94
   4d1f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4d1f4:	bl	49400 <__read_chk@plt+0x42f7c>
   4d1f8:	b	4d1dc <__read_chk@plt+0x46d58>
   4d1fc:	ldr	r3, [pc, #108]	; 4d270 <__read_chk@plt+0x46dec>
   4d200:	add	r3, pc, r3
   4d204:	b	4d1b0 <__read_chk@plt+0x46d2c>
   4d208:	mov	r0, r6
   4d20c:	bl	5830 <getpwuid@plt>
   4d210:	cmp	r0, #0
   4d214:	bne	4d184 <__read_chk@plt+0x46d00>
   4d218:	ldr	r0, [pc, #84]	; 4d274 <__read_chk@plt+0x46df0>
   4d21c:	mov	r1, r6
   4d220:	add	r0, pc, r0
   4d224:	bl	3dae8 <__read_chk@plt+0x37664>
   4d228:	ldr	r3, [pc, #72]	; 4d278 <__read_chk@plt+0x46df4>
   4d22c:	add	r3, pc, r3
   4d230:	b	4d1b0 <__read_chk@plt+0x46d2c>
   4d234:	bl	5d64 <__stack_chk_fail@plt>
   4d238:	ldr	r0, [pc, #60]	; 4d27c <__read_chk@plt+0x46df8>
   4d23c:	add	r0, pc, r0
   4d240:	bl	3dae8 <__read_chk@plt+0x37664>
   4d244:	ldr	r0, [pc, #52]	; 4d280 <__read_chk@plt+0x46dfc>
   4d248:	add	r0, pc, r0
   4d24c:	bl	3dae8 <__read_chk@plt+0x37664>
   4d250:	ldr	r0, [pc, #44]	; 4d284 <__read_chk@plt+0x46e00>
   4d254:	mov	r1, r8
   4d258:	add	r0, pc, r0
   4d25c:	bl	3dae8 <__read_chk@plt+0x37664>
   4d260:	andeq	r3, r7, r4, lsl r8
   4d264:	andeq	r0, r0, r8, asr #11
   4d268:	andeq	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
   4d26c:	andeq	r1, r3, r8, ror #28
   4d270:	andeq	pc, r3, r8, asr #15
   4d274:	andeq	r0, r4, ip, lsr #3
   4d278:	andeq	r2, r3, r0, ror #23
   4d27c:			; <UNDEFINED> instruction: 0x000401b8
   4d280:	andeq	r0, r4, r0, lsr r1
   4d284:	andeq	r0, r4, ip, asr #2
   4d288:	push	{r0, r1, r2, r3}
   4d28c:	movw	r1, #61304	; 0xef78
   4d290:	ldr	r0, [pc, #608]	; 4d4f8 <__read_chk@plt+0x47074>
   4d294:	movt	r1, #65535	; 0xffff
   4d298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d29c:	add	r0, pc, r0
   4d2a0:	ldr	lr, [pc, #596]	; 4d4fc <__read_chk@plt+0x47078>
   4d2a4:	sub	sp, sp, #4224	; 0x1080
   4d2a8:	sub	sp, sp, #28
   4d2ac:	mov	r3, #0
   4d2b0:	add	r2, sp, #8192	; 0x2000
   4d2b4:	add	ip, sp, #4288	; 0x10c0
   4d2b8:	ldr	lr, [r0, lr]
   4d2bc:	add	r0, sp, #4224	; 0x1080
   4d2c0:	add	r0, r0, #24
   4d2c4:	add	ip, ip, #4
   4d2c8:	ldr	r6, [r2, #-3904]	; 0xfffff0c0
   4d2cc:	add	r8, sp, #20
   4d2d0:	str	lr, [sp, #12]
   4d2d4:	add	lr, sp, #24
   4d2d8:	str	lr, [sp, #8]
   4d2dc:	add	r2, ip, #8
   4d2e0:	ldr	lr, [sp, #12]
   4d2e4:	mov	r5, r3
   4d2e8:	str	ip, [r0, r1]
   4d2ec:	add	r0, sp, #8192	; 0x2000
   4d2f0:	ldr	r1, [lr]
   4d2f4:	str	r1, [r0, #-3948]	; 0xfffff094
   4d2f8:	ldr	r1, [r2, #-8]
   4d2fc:	mov	lr, r2
   4d300:	cmp	r1, #0
   4d304:	str	r1, [r8, r3]
   4d308:	beq	4d35c <__read_chk@plt+0x46ed8>
   4d30c:	add	r1, ip, r3
   4d310:	add	r0, r8, r3
   4d314:	ldr	r1, [r1, #4]
   4d318:	cmp	r1, #0
   4d31c:	str	r1, [r0, #4]
   4d320:	beq	4d4cc <__read_chk@plt+0x47048>
   4d324:	add	r5, r5, #1
   4d328:	add	r2, r2, #8
   4d32c:	cmp	r5, #16
   4d330:	add	r3, r3, #8
   4d334:	bne	4d2f8 <__read_chk@plt+0x46e74>
   4d338:	ldr	r2, [lr]
   4d33c:	add	r0, sp, #4224	; 0x1080
   4d340:	movw	r3, #61304	; 0xef78
   4d344:	add	r0, r0, #24
   4d348:	movt	r3, #65535	; 0xffff
   4d34c:	cmp	r2, #0
   4d350:	add	lr, lr, #4
   4d354:	str	lr, [r0, r3]
   4d358:	bne	4d4b8 <__read_chk@plt+0x47034>
   4d35c:	ldrb	r3, [r6]
   4d360:	add	r1, sp, #4224	; 0x1080
   4d364:	movw	r2, #61436	; 0xeffc
   4d368:	add	r1, r1, #24
   4d36c:	movt	r2, #65535	; 0xffff
   4d370:	mov	r0, #0
   4d374:	cmp	r3, r0
   4d378:	strb	r0, [r1, r2]
   4d37c:	addne	r2, sp, #148	; 0x94
   4d380:	movne	sl, r0
   4d384:	strne	r2, [sp]
   4d388:	movne	r9, r2
   4d38c:	bne	4d3c8 <__read_chk@plt+0x46f44>
   4d390:	b	4d46c <__read_chk@plt+0x46fe8>
   4d394:	ldrb	r2, [r6]
   4d398:	mov	r7, r6
   4d39c:	add	r3, r0, #1
   4d3a0:	strb	r2, [r9, r0]
   4d3a4:	cmp	r3, #4096	; 0x1000
   4d3a8:	mov	r4, r9
   4d3ac:	bcs	4d4a4 <__read_chk@plt+0x47020>
   4d3b0:	mov	r0, r3
   4d3b4:	strb	sl, [r9, r3]
   4d3b8:	ldrb	r3, [r7, #1]
   4d3bc:	add	r6, r7, #1
   4d3c0:	cmp	r3, #0
   4d3c4:	beq	4d470 <__read_chk@plt+0x46fec>
   4d3c8:	cmp	r3, #37	; 0x25
   4d3cc:	bne	4d394 <__read_chk@plt+0x46f10>
   4d3d0:	ldrb	r4, [r6, #1]
   4d3d4:	add	r7, r6, #1
   4d3d8:	cmp	r4, #37	; 0x25
   4d3dc:	beq	4d464 <__read_chk@plt+0x46fe0>
   4d3e0:	cmp	r4, #0
   4d3e4:	beq	4d4e4 <__read_chk@plt+0x47060>
   4d3e8:	cmp	r5, #0
   4d3ec:	str	r4, [sp, #4]
   4d3f0:	beq	4d44c <__read_chk@plt+0x46fc8>
   4d3f4:	mov	fp, #0
   4d3f8:	b	4d408 <__read_chk@plt+0x46f84>
   4d3fc:	add	fp, fp, #1
   4d400:	cmp	fp, r5
   4d404:	beq	4d44c <__read_chk@plt+0x46fc8>
   4d408:	ldr	r0, [r8, fp, lsl #3]
   4d40c:	mov	r1, r4
   4d410:	bl	640c <strchr@plt>
   4d414:	cmp	r0, #0
   4d418:	beq	4d3fc <__read_chk@plt+0x46f78>
   4d41c:	ldr	r0, [sp]
   4d420:	add	r2, sp, #24
   4d424:	ldr	r1, [r2, fp, lsl #3]
   4d428:	mov	r2, #4096	; 0x1000
   4d42c:	mov	r4, r0
   4d430:	bl	7ad44 <__read_chk@plt+0x748c0>
   4d434:	cmp	r0, #4096	; 0x1000
   4d438:	bcs	4d4a4 <__read_chk@plt+0x47020>
   4d43c:	cmp	fp, r5
   4d440:	bcc	4d3b8 <__read_chk@plt+0x46f34>
   4d444:	ldrb	r6, [r6, #1]
   4d448:	str	r6, [sp, #4]
   4d44c:	ldr	r0, [pc, #172]	; 4d500 <__read_chk@plt+0x4707c>
   4d450:	ldr	r1, [pc, #172]	; 4d504 <__read_chk@plt+0x47080>
   4d454:	ldr	r2, [sp, #4]
   4d458:	add	r0, pc, r0
   4d45c:	add	r1, pc, r1
   4d460:	bl	3dae8 <__read_chk@plt+0x37664>
   4d464:	mov	r2, r3
   4d468:	b	4d39c <__read_chk@plt+0x46f18>
   4d46c:	add	r4, sp, #148	; 0x94
   4d470:	mov	r0, r4
   4d474:	bl	49400 <__read_chk@plt+0x42f7c>
   4d478:	ldr	r1, [sp, #12]
   4d47c:	add	r3, sp, #8192	; 0x2000
   4d480:	ldr	r2, [r3, #-3948]	; 0xfffff094
   4d484:	ldr	r3, [r1]
   4d488:	cmp	r2, r3
   4d48c:	bne	4d4e0 <__read_chk@plt+0x4705c>
   4d490:	add	sp, sp, #4224	; 0x1080
   4d494:	add	sp, sp, #28
   4d498:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4d49c:	add	sp, sp, #16
   4d4a0:	bx	lr
   4d4a4:	ldr	r0, [pc, #92]	; 4d508 <__read_chk@plt+0x47084>
   4d4a8:	ldr	r1, [pc, #92]	; 4d50c <__read_chk@plt+0x47088>
   4d4ac:	add	r0, pc, r0
   4d4b0:	add	r1, pc, r1
   4d4b4:	bl	3dae8 <__read_chk@plt+0x37664>
   4d4b8:	ldr	r0, [pc, #80]	; 4d510 <__read_chk@plt+0x4708c>
   4d4bc:	ldr	r1, [pc, #80]	; 4d514 <__read_chk@plt+0x47090>
   4d4c0:	add	r0, pc, r0
   4d4c4:	add	r1, pc, r1
   4d4c8:	bl	3dae8 <__read_chk@plt+0x37664>
   4d4cc:	ldr	r0, [pc, #68]	; 4d518 <__read_chk@plt+0x47094>
   4d4d0:	ldr	r1, [pc, #68]	; 4d51c <__read_chk@plt+0x47098>
   4d4d4:	add	r0, pc, r0
   4d4d8:	add	r1, pc, r1
   4d4dc:	bl	3dae8 <__read_chk@plt+0x37664>
   4d4e0:	bl	5d64 <__stack_chk_fail@plt>
   4d4e4:	ldr	r0, [pc, #52]	; 4d520 <__read_chk@plt+0x4709c>
   4d4e8:	ldr	r1, [pc, #52]	; 4d524 <__read_chk@plt+0x470a0>
   4d4ec:	add	r0, pc, r0
   4d4f0:	add	r1, pc, r1
   4d4f4:	bl	3dae8 <__read_chk@plt+0x37664>
   4d4f8:	andeq	r3, r7, r0, ror #12
   4d4fc:	andeq	r0, r0, r8, asr #11
   4d500:	andeq	r0, r4, r8, lsl r0
   4d504:	andeq	pc, r3, r0, ror #25
   4d508:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   4d50c:	andeq	pc, r3, ip, lsl #25
   4d510:	andeq	pc, r3, r4, ror pc	; <UNPREDICTABLE>
   4d514:	andeq	pc, r3, r8, ror ip	; <UNPREDICTABLE>
   4d518:	andeq	pc, r3, r8, asr #30
   4d51c:	andeq	pc, r3, r4, ror #24
   4d520:	andeq	pc, r3, r0, ror pc	; <UNPREDICTABLE>
   4d524:	andeq	pc, r3, ip, asr #24
   4d528:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4d52c:	mov	r4, r0
   4d530:	ldr	r9, [pc, #188]	; 4d5f4 <__read_chk@plt+0x47170>
   4d534:	mov	sl, r1
   4d538:	ldr	r8, [pc, #184]	; 4d5f8 <__read_chk@plt+0x47174>
   4d53c:	mov	r5, r2
   4d540:	add	r9, pc, r9
   4d544:	ldr	r6, [sp, #32]
   4d548:	add	r9, r9, #16
   4d54c:	add	r8, pc, r8
   4d550:	mov	r7, r3
   4d554:	mov	r0, r5
   4d558:	mov	r1, r7
   4d55c:	mov	r2, r4
   4d560:	bl	5fbc <fgets@plt>
   4d564:	cmp	r0, #0
   4d568:	beq	4d5e4 <__read_chk@plt+0x47160>
   4d56c:	ldrb	ip, [r5]
   4d570:	cmp	ip, #0
   4d574:	beq	4d554 <__read_chk@plt+0x470d0>
   4d578:	ldr	r3, [r6]
   4d57c:	mov	r0, r5
   4d580:	add	r3, r3, #1
   4d584:	str	r3, [r6]
   4d588:	bl	6088 <strlen@plt>
   4d58c:	add	r0, r5, r0
   4d590:	ldrb	r3, [r0, #-1]
   4d594:	cmp	r3, #10
   4d598:	beq	4d5ec <__read_chk@plt+0x47168>
   4d59c:	mov	r0, r4
   4d5a0:	bl	57dc <feof@plt>
   4d5a4:	cmp	r0, #0
   4d5a8:	bne	4d5ec <__read_chk@plt+0x47168>
   4d5ac:	mov	r0, r8
   4d5b0:	mov	r1, r9
   4d5b4:	mov	r2, sl
   4d5b8:	ldr	r3, [r6]
   4d5bc:	bl	401e0 <__read_chk@plt+0x39d5c>
   4d5c0:	mov	r0, r4
   4d5c4:	bl	56b0 <fgetc@plt>
   4d5c8:	cmp	r0, #10
   4d5cc:	mov	r0, r4
   4d5d0:	beq	4d554 <__read_chk@plt+0x470d0>
   4d5d4:	bl	57dc <feof@plt>
   4d5d8:	cmp	r0, #0
   4d5dc:	beq	4d5c0 <__read_chk@plt+0x4713c>
   4d5e0:	b	4d554 <__read_chk@plt+0x470d0>
   4d5e4:	mvn	r0, #0
   4d5e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d5ec:	mov	r0, #0
   4d5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d5f4:	strdeq	pc, [r3], -ip
   4d5f8:	andeq	pc, r3, ip, lsr pc	; <UNPREDICTABLE>
   4d5fc:	b	7c384 <__read_chk@plt+0x75f00>
   4d600:	ldr	r0, [pc, #244]	; 4d6fc <__read_chk@plt+0x47278>
   4d604:	mov	r1, #2
   4d608:	push	{r3, r4, r5, r6, r7, lr}
   4d60c:	add	r0, pc, r0
   4d610:	bl	5c44 <open64@plt>
   4d614:	ldr	r7, [pc, #228]	; 4d700 <__read_chk@plt+0x4727c>
   4d618:	add	r7, pc, r7
   4d61c:	cmn	r0, #1
   4d620:	mov	r6, r0
   4d624:	beq	4d6c4 <__read_chk@plt+0x47240>
   4d628:	mov	r4, r0
   4d62c:	mov	r0, r4
   4d630:	mov	r1, #1
   4d634:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4d638:	cmp	r0, #2
   4d63c:	mov	r4, r0
   4d640:	bgt	4d6b0 <__read_chk@plt+0x4722c>
   4d644:	mov	r1, #3
   4d648:	bl	59b0 <fcntl@plt>
   4d64c:	cmn	r0, #1
   4d650:	bne	4d62c <__read_chk@plt+0x471a8>
   4d654:	bl	6214 <__errno_location@plt>
   4d658:	ldr	r3, [r0]
   4d65c:	mov	r5, r0
   4d660:	cmp	r3, #9
   4d664:	bne	4d62c <__read_chk@plt+0x471a8>
   4d668:	mov	r0, r6
   4d66c:	mov	r1, r4
   4d670:	bl	5bcc <dup2@plt>
   4d674:	cmn	r0, #1
   4d678:	bne	4d62c <__read_chk@plt+0x471a8>
   4d67c:	ldr	r3, [pc, #128]	; 4d704 <__read_chk@plt+0x47280>
   4d680:	ldr	r0, [r5]
   4d684:	ldr	r3, [r7, r3]
   4d688:	ldr	r4, [r3]
   4d68c:	bl	5740 <strerror@plt>
   4d690:	ldr	r2, [pc, #112]	; 4d708 <__read_chk@plt+0x47284>
   4d694:	mov	r1, #1
   4d698:	add	r2, pc, r2
   4d69c:	mov	r3, r0
   4d6a0:	mov	r0, r4
   4d6a4:	bl	58a8 <__fprintf_chk@plt>
   4d6a8:	mov	r0, #1
   4d6ac:	bl	5728 <exit@plt>
   4d6b0:	cmp	r6, #2
   4d6b4:	pople	{r3, r4, r5, r6, r7, pc}
   4d6b8:	mov	r0, r6
   4d6bc:	pop	{r3, r4, r5, r6, r7, lr}
   4d6c0:	b	5a1c <close@plt>
   4d6c4:	ldr	r3, [pc, #56]	; 4d704 <__read_chk@plt+0x47280>
   4d6c8:	ldr	r3, [r7, r3]
   4d6cc:	ldr	r4, [r3]
   4d6d0:	bl	6214 <__errno_location@plt>
   4d6d4:	ldr	r0, [r0]
   4d6d8:	bl	5740 <strerror@plt>
   4d6dc:	ldr	r2, [pc, #40]	; 4d70c <__read_chk@plt+0x47288>
   4d6e0:	mov	r1, #1
   4d6e4:	add	r2, pc, r2
   4d6e8:	mov	r3, r0
   4d6ec:	mov	r0, r4
   4d6f0:	bl	58a8 <__fprintf_chk@plt>
   4d6f4:	mov	r0, #1
   4d6f8:	bl	5728 <exit@plt>
   4d6fc:	andeq	r0, r3, r0, ror #25
   4d700:	andeq	r3, r7, r4, ror #5
   4d704:	andeq	r0, r0, r4, asr #12
   4d708:	andeq	pc, r3, r4, lsr lr	; <UNPREDICTABLE>
   4d70c:	andeq	pc, r3, r8, asr #27
   4d710:	ldr	r3, [pc, #192]	; 4d7d8 <__read_chk@plt+0x47354>
   4d714:	cmp	r1, #65536	; 0x10000
   4d718:	ldr	r2, [pc, #188]	; 4d7dc <__read_chk@plt+0x47358>
   4d71c:	add	r3, pc, r3
   4d720:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4d724:	sub	sp, sp, #16
   4d728:	ldr	sl, [r3, r2]
   4d72c:	mov	r8, r1
   4d730:	mov	r4, r0
   4d734:	ldr	r3, [sl]
   4d738:	str	r3, [sp, #12]
   4d73c:	bhi	4d7c4 <__read_chk@plt+0x47340>
   4d740:	lsl	r6, r1, #1
   4d744:	mov	r0, #1
   4d748:	add	r6, r6, r0
   4d74c:	mov	r1, r6
   4d750:	bl	4935c <__read_chk@plt+0x42ed8>
   4d754:	cmp	r8, #0
   4d758:	mov	r7, r0
   4d75c:	beq	4d7a8 <__read_chk@plt+0x47324>
   4d760:	ldr	r9, [pc, #120]	; 4d7e0 <__read_chk@plt+0x4735c>
   4d764:	add	r5, sp, #8
   4d768:	add	r8, r4, r8
   4d76c:	add	r9, pc, r9
   4d770:	ldrb	ip, [r4], #1
   4d774:	mov	r1, #3
   4d778:	mov	r3, r1
   4d77c:	mov	r2, #1
   4d780:	str	r9, [sp]
   4d784:	mov	r0, r5
   4d788:	str	ip, [sp, #4]
   4d78c:	bl	60b8 <__snprintf_chk@plt>
   4d790:	mov	r0, r7
   4d794:	mov	r1, r5
   4d798:	mov	r2, r6
   4d79c:	bl	7ad44 <__read_chk@plt+0x748c0>
   4d7a0:	cmp	r4, r8
   4d7a4:	bne	4d770 <__read_chk@plt+0x472ec>
   4d7a8:	mov	r0, r7
   4d7ac:	ldr	r2, [sp, #12]
   4d7b0:	ldr	r3, [sl]
   4d7b4:	cmp	r2, r3
   4d7b8:	bne	4d7d4 <__read_chk@plt+0x47350>
   4d7bc:	add	sp, sp, #16
   4d7c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4d7c4:	ldr	r0, [pc, #24]	; 4d7e4 <__read_chk@plt+0x47360>
   4d7c8:	add	r0, pc, r0
   4d7cc:	bl	49400 <__read_chk@plt+0x42f7c>
   4d7d0:	b	4d7ac <__read_chk@plt+0x47328>
   4d7d4:	bl	5d64 <__stack_chk_fail@plt>
   4d7d8:	andeq	r3, r7, r0, ror #3
   4d7dc:	andeq	r0, r0, r8, asr #11
   4d7e0:	andeq	r4, r3, ip, asr #22
   4d7e4:	andeq	pc, r3, r0, lsl sp	; <UNPREDICTABLE>
   4d7e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   4d7ec:	sub	sp, sp, #16
   4d7f0:	ldrb	r6, [r0, #1]
   4d7f4:	mov	r2, #0
   4d7f8:	ldrb	r4, [r0]
   4d7fc:	orr	r8, r2, r2
   4d800:	ldrb	sl, [r0, #2]
   4d804:	mov	r7, #0
   4d808:	lsl	r5, r6, #16
   4d80c:	ldrb	r6, [r0, #7]
   4d810:	lsl	r3, r4, #24
   4d814:	orr	r9, r3, r5
   4d818:	strd	r8, [sp]
   4d81c:	strd	r6, [sp, #8]
   4d820:	lsl	r9, sl, #8
   4d824:	ldrd	r4, [sp, #8]
   4d828:	ldrd	sl, [sp]
   4d82c:	ldrb	r7, [r0, #3]
   4d830:	orr	sl, sl, r4
   4d834:	orr	fp, fp, r5
   4d838:	strd	sl, [sp]
   4d83c:	ldrd	r4, [sp]
   4d840:	ldrb	sl, [r0, #4]
   4d844:	orr	r4, r4, r2
   4d848:	orr	r5, r5, r9
   4d84c:	strd	r4, [sp]
   4d850:	ldrd	r8, [sp]
   4d854:	lsr	r5, sl, #8
   4d858:	lsl	r4, sl, #24
   4d85c:	ldrb	sl, [r0, #5]
   4d860:	orr	r8, r8, r2
   4d864:	orr	r9, r9, r7
   4d868:	strd	r8, [sp]
   4d86c:	ldrb	r6, [r0, #6]
   4d870:	lsr	r9, sl, #16
   4d874:	ldrd	r0, [sp]
   4d878:	lsl	r8, sl, #16
   4d87c:	orr	r4, r4, r0
   4d880:	orr	r5, r5, r1
   4d884:	orr	r4, r4, r8
   4d888:	lsr	r1, r6, #24
   4d88c:	orr	r5, r5, r9
   4d890:	lsl	r0, r6, #8
   4d894:	orr	r0, r0, r4
   4d898:	orr	r1, r1, r5
   4d89c:	add	sp, sp, #16
   4d8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   4d8a4:	bx	lr
   4d8a8:	ldrb	r3, [r0, #1]
   4d8ac:	ldrb	r1, [r0]
   4d8b0:	ldrb	r2, [r0, #3]
   4d8b4:	lsl	r3, r3, #16
   4d8b8:	ldrb	r0, [r0, #2]
   4d8bc:	orr	r3, r3, r1, lsl #24
   4d8c0:	orr	r3, r3, r2
   4d8c4:	orr	r0, r3, r0, lsl #8
   4d8c8:	bx	lr
   4d8cc:	ldrb	r3, [r0, #2]
   4d8d0:	ldrb	r1, [r0, #1]
   4d8d4:	ldrb	r2, [r0]
   4d8d8:	lsl	r3, r3, #16
   4d8dc:	ldrb	r0, [r0, #3]
   4d8e0:	orr	r3, r3, r1, lsl #8
   4d8e4:	orr	r3, r3, r2
   4d8e8:	orr	r0, r3, r0, lsl #24
   4d8ec:	bx	lr
   4d8f0:	ldrb	r2, [r0]
   4d8f4:	ldrb	r0, [r0, #1]
   4d8f8:	orr	r0, r0, r2, lsl #8
   4d8fc:	bx	lr
   4d900:	lsr	ip, r3, #24
   4d904:	lsr	r1, r3, #16
   4d908:	strb	r3, [r0, #3]
   4d90c:	lsr	r3, r3, #8
   4d910:	strb	r2, [r0, #7]
   4d914:	strb	ip, [r0]
   4d918:	lsr	ip, r2, #24
   4d91c:	strb	r1, [r0, #1]
   4d920:	lsr	r1, r2, #16
   4d924:	strb	r3, [r0, #2]
   4d928:	lsr	r2, r2, #8
   4d92c:	strb	ip, [r0, #4]
   4d930:	strb	r1, [r0, #5]
   4d934:	strb	r2, [r0, #6]
   4d938:	bx	lr
   4d93c:	lsr	r2, r1, #24
   4d940:	lsr	r3, r1, #16
   4d944:	strb	r1, [r0, #3]
   4d948:	lsr	r1, r1, #8
   4d94c:	strb	r2, [r0]
   4d950:	strb	r3, [r0, #1]
   4d954:	strb	r1, [r0, #2]
   4d958:	bx	lr
   4d95c:	lsr	r2, r1, #8
   4d960:	lsr	r3, r1, #16
   4d964:	strb	r1, [r0]
   4d968:	lsr	r1, r1, #24
   4d96c:	strb	r2, [r0, #1]
   4d970:	strb	r3, [r0, #2]
   4d974:	strb	r1, [r0, #3]
   4d978:	bx	lr
   4d97c:	strb	r1, [r0, #1]
   4d980:	lsr	r1, r1, #8
   4d984:	strb	r1, [r0]
   4d988:	bx	lr
   4d98c:	ldr	r3, [pc, #200]	; 4da5c <__read_chk@plt+0x475d8>
   4d990:	ldr	r2, [pc, #200]	; 4da60 <__read_chk@plt+0x475dc>
   4d994:	add	r3, pc, r3
   4d998:	push	{r4, r5, r6, r7, lr}
   4d99c:	sub	sp, sp, #20
   4d9a0:	ldr	r5, [r3, r2]
   4d9a4:	mov	r4, r0
   4d9a8:	mov	r6, r1
   4d9ac:	add	r0, sp, #4
   4d9b0:	mov	r1, #0
   4d9b4:	ldr	r3, [r5]
   4d9b8:	str	r3, [sp, #12]
   4d9bc:	bl	54ac <gettimeofday@plt>
   4d9c0:	ldr	r1, [r4]
   4d9c4:	ldr	r0, [sp, #4]
   4d9c8:	bl	7d06c <__read_chk@plt+0x76be8>
   4d9cc:	ldr	r1, [r4, #4]
   4d9d0:	mov	r7, r0
   4d9d4:	ldr	r0, [sp, #8]
   4d9d8:	bl	7d06c <__read_chk@plt+0x76be8>
   4d9dc:	subs	r4, r0, #0
   4d9e0:	bge	4da08 <__read_chk@plt+0x47584>
   4d9e4:	mov	r0, r7
   4d9e8:	mvn	r1, #0
   4d9ec:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4d9f0:	movw	r1, #16960	; 0x4240
   4d9f4:	movt	r1, #15
   4d9f8:	mov	r7, r0
   4d9fc:	mov	r0, r4
   4da00:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4da04:	mov	r4, r0
   4da08:	mov	r0, r7
   4da0c:	movw	r1, #64536	; 0xfc18
   4da10:	movt	r1, #65535	; 0xffff
   4da14:	bl	7d108 <__read_chk@plt+0x76c84>
   4da18:	movw	r3, #19923	; 0x4dd3
   4da1c:	movt	r3, #4194	; 0x1062
   4da20:	asr	r1, r4, #31
   4da24:	smull	r2, r4, r3, r4
   4da28:	rsb	r1, r1, r4, asr #6
   4da2c:	bl	7d06c <__read_chk@plt+0x76be8>
   4da30:	mov	r1, r0
   4da34:	ldr	r0, [r6]
   4da38:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4da3c:	ldr	r3, [sp, #12]
   4da40:	str	r0, [r6]
   4da44:	ldr	r2, [r5]
   4da48:	cmp	r3, r2
   4da4c:	bne	4da58 <__read_chk@plt+0x475d4>
   4da50:	add	sp, sp, #20
   4da54:	pop	{r4, r5, r6, r7, pc}
   4da58:	bl	5d64 <__stack_chk_fail@plt>
   4da5c:	andeq	r2, r7, r8, ror #30
   4da60:	andeq	r0, r0, r8, asr #11
   4da64:	push	{r3, r4, r5, lr}
   4da68:	bic	r4, r1, r1, asr #31
   4da6c:	movw	r3, #19923	; 0x4dd3
   4da70:	movt	r3, #4194	; 0x1062
   4da74:	mov	r5, r0
   4da78:	asr	r2, r4, #31
   4da7c:	smull	r0, r3, r3, r4
   4da80:	mov	r1, #1000	; 0x3e8
   4da84:	rsb	r0, r2, r3, asr #6
   4da88:	str	r0, [r5]
   4da8c:	bl	7d108 <__read_chk@plt+0x76c84>
   4da90:	mov	r1, #1000	; 0x3e8
   4da94:	rsb	r0, r0, r4
   4da98:	bl	7d108 <__read_chk@plt+0x76c84>
   4da9c:	str	r0, [r5, #4]
   4daa0:	pop	{r3, r4, r5, pc}
   4daa4:	ldr	r3, [pc, #168]	; 4db54 <__read_chk@plt+0x476d0>
   4daa8:	ldr	r2, [pc, #168]	; 4db58 <__read_chk@plt+0x476d4>
   4daac:	push	{r4, r5, r6, lr}
   4dab0:	add	r3, pc, r3
   4dab4:	ldr	r5, [pc, #160]	; 4db5c <__read_chk@plt+0x476d8>
   4dab8:	sub	sp, sp, #16
   4dabc:	ldr	r4, [r3, r2]
   4dac0:	add	r5, pc, r5
   4dac4:	ldr	r2, [r5]
   4dac8:	ldr	r3, [r4]
   4dacc:	cmp	r2, #0
   4dad0:	str	r3, [sp, #12]
   4dad4:	bne	4db30 <__read_chk@plt+0x476ac>
   4dad8:	add	r6, sp, #4
   4dadc:	mov	r0, #7
   4dae0:	mov	r1, r6
   4dae4:	bl	5bf0 <clock_gettime@plt>
   4dae8:	cmp	r0, #0
   4daec:	bne	4daf8 <__read_chk@plt+0x47674>
   4daf0:	ldr	r0, [sp, #4]
   4daf4:	b	4db38 <__read_chk@plt+0x476b4>
   4daf8:	mov	r1, r6
   4dafc:	mov	r0, #1
   4db00:	bl	5bf0 <clock_gettime@plt>
   4db04:	cmp	r0, #0
   4db08:	beq	4daf0 <__read_chk@plt+0x4766c>
   4db0c:	bl	6214 <__errno_location@plt>
   4db10:	ldr	r0, [r0]
   4db14:	bl	5740 <strerror@plt>
   4db18:	mov	r1, r0
   4db1c:	ldr	r0, [pc, #60]	; 4db60 <__read_chk@plt+0x476dc>
   4db20:	add	r0, pc, r0
   4db24:	bl	402b0 <__read_chk@plt+0x39e2c>
   4db28:	mov	r3, #1
   4db2c:	str	r3, [r5]
   4db30:	mov	r0, #0
   4db34:	bl	61f0 <time@plt>
   4db38:	ldr	r2, [sp, #12]
   4db3c:	ldr	r3, [r4]
   4db40:	cmp	r2, r3
   4db44:	bne	4db50 <__read_chk@plt+0x476cc>
   4db48:	add	sp, sp, #16
   4db4c:	pop	{r4, r5, r6, pc}
   4db50:	bl	5d64 <__stack_chk_fail@plt>
   4db54:	andeq	r2, r7, ip, asr #28
   4db58:	andeq	r0, r0, r8, asr #11
   4db5c:			; <UNDEFINED> instruction: 0x000741b4
   4db60:	ldrdeq	pc, [r3], -r0
   4db64:	ldr	r3, [pc, #212]	; 4dc40 <__read_chk@plt+0x477bc>
   4db68:	ldr	r2, [pc, #212]	; 4dc44 <__read_chk@plt+0x477c0>
   4db6c:	push	{r4, r5, r6, lr}
   4db70:	add	r3, pc, r3
   4db74:	ldr	r5, [pc, #204]	; 4dc48 <__read_chk@plt+0x477c4>
   4db78:	sub	sp, sp, #16
   4db7c:	ldr	r4, [r3, r2]
   4db80:	add	r5, pc, r5
   4db84:	ldr	r2, [r5, #4]
   4db88:	ldr	r3, [r4]
   4db8c:	cmp	r2, #0
   4db90:	str	r3, [sp, #12]
   4db94:	bne	4dc08 <__read_chk@plt+0x47784>
   4db98:	add	r6, sp, #4
   4db9c:	mov	r0, #7
   4dba0:	mov	r1, r6
   4dba4:	bl	5bf0 <clock_gettime@plt>
   4dba8:	cmp	r0, #0
   4dbac:	bne	4dbd0 <__read_chk@plt+0x4774c>
   4dbb0:	vldr	s13, [sp, #8]
   4dbb4:	vcvt.f64.s32	d0, s13
   4dbb8:	vldr	d7, [pc, #120]	; 4dc38 <__read_chk@plt+0x477b4>
   4dbbc:	vldr	s13, [sp, #4]
   4dbc0:	vdiv.f64	d0, d0, d7
   4dbc4:	vcvt.f64.s32	d7, s13
   4dbc8:	vadd.f64	d0, d7, d0
   4dbcc:	b	4dc18 <__read_chk@plt+0x47794>
   4dbd0:	mov	r1, r6
   4dbd4:	mov	r0, #1
   4dbd8:	bl	5bf0 <clock_gettime@plt>
   4dbdc:	cmp	r0, #0
   4dbe0:	beq	4dbb0 <__read_chk@plt+0x4772c>
   4dbe4:	bl	6214 <__errno_location@plt>
   4dbe8:	ldr	r0, [r0]
   4dbec:	bl	5740 <strerror@plt>
   4dbf0:	mov	r1, r0
   4dbf4:	ldr	r0, [pc, #80]	; 4dc4c <__read_chk@plt+0x477c8>
   4dbf8:	add	r0, pc, r0
   4dbfc:	bl	402b0 <__read_chk@plt+0x39e2c>
   4dc00:	mov	r3, #1
   4dc04:	str	r3, [r5, #4]
   4dc08:	mov	r0, #0
   4dc0c:	bl	61f0 <time@plt>
   4dc10:	vmov	s15, r0
   4dc14:	vcvt.f64.s32	d0, s15
   4dc18:	ldr	r2, [sp, #12]
   4dc1c:	ldr	r3, [r4]
   4dc20:	cmp	r2, r3
   4dc24:	bne	4dc30 <__read_chk@plt+0x477ac>
   4dc28:	add	sp, sp, #16
   4dc2c:	pop	{r4, r5, r6, pc}
   4dc30:	bl	5d64 <__stack_chk_fail@plt>
   4dc34:	nop	{0}
   4dc38:	andeq	r0, r0, r0
   4dc3c:	bicmi	ip, sp, r5, ror #26
   4dc40:	andeq	r2, r7, ip, lsl #27
   4dc44:	andeq	r0, r0, r8, asr #11
   4dc48:	strdeq	r4, [r7], -r4	; <UNPREDICTABLE>
   4dc4c:	strdeq	pc, [r3], -r8
   4dc50:	push	{r4, r5}
   4dc54:	mov	r1, #0
   4dc58:	ldr	ip, [sp, #8]
   4dc5c:	mov	r4, #0
   4dc60:	mov	r5, #0
   4dc64:	strd	r2, [r0, #8]
   4dc68:	strd	r2, [r0, #16]
   4dc6c:	strd	r4, [r0, #24]
   4dc70:	str	r1, [r0, #36]	; 0x24
   4dc74:	str	r1, [r0, #32]
   4dc78:	str	r1, [r0, #44]	; 0x2c
   4dc7c:	str	r1, [r0, #40]	; 0x28
   4dc80:	str	ip, [r0]
   4dc84:	pop	{r4, r5}
   4dc88:	bx	lr
   4dc8c:	ldr	r3, [pc, #764]	; 4df90 <__read_chk@plt+0x47b0c>
   4dc90:	ldr	r2, [pc, #764]	; 4df94 <__read_chk@plt+0x47b10>
   4dc94:	add	r3, pc, r3
   4dc98:	push	{r4, r5, r6, r7, r8, r9, lr}
   4dc9c:	vpush	{d8}
   4dca0:	mov	r6, r0
   4dca4:	ldr	r7, [r3, r2]
   4dca8:	sub	sp, sp, #28
   4dcac:	ldr	r0, [r0, #32]
   4dcb0:	ldr	r3, [r7]
   4dcb4:	cmp	r0, #0
   4dcb8:	str	r3, [sp, #20]
   4dcbc:	bne	4dccc <__read_chk@plt+0x47848>
   4dcc0:	ldr	r3, [r6, #36]	; 0x24
   4dcc4:	cmp	r3, #0
   4dcc8:	beq	4deb4 <__read_chk@plt+0x47a30>
   4dccc:	ldrd	r2, [r6, #24]
   4dcd0:	ldrd	r4, [r6, #16]
   4dcd4:	adds	r2, r2, r1
   4dcd8:	adc	r3, r3, #0
   4dcdc:	strd	r2, [r6, #24]
   4dce0:	cmp	r3, r5
   4dce4:	cmpeq	r2, r4
   4dce8:	bcs	4dd08 <__read_chk@plt+0x47884>
   4dcec:	ldr	r2, [sp, #20]
   4dcf0:	ldr	r3, [r7]
   4dcf4:	cmp	r2, r3
   4dcf8:	bne	4df80 <__read_chk@plt+0x47afc>
   4dcfc:	add	sp, sp, #28
   4dd00:	vpop	{d8}
   4dd04:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4dd08:	mov	r1, #0
   4dd0c:	add	r0, r6, #40	; 0x28
   4dd10:	bl	54ac <gettimeofday@plt>
   4dd14:	ldr	r0, [r6, #40]	; 0x28
   4dd18:	ldr	r1, [r6, #32]
   4dd1c:	bl	7d06c <__read_chk@plt+0x76be8>
   4dd20:	ldr	r1, [r6, #36]	; 0x24
   4dd24:	str	r0, [r6, #40]	; 0x28
   4dd28:	mov	r8, r0
   4dd2c:	ldr	r0, [r6, #44]	; 0x2c
   4dd30:	bl	7d06c <__read_chk@plt+0x76be8>
   4dd34:	cmp	r0, #0
   4dd38:	mov	r4, r0
   4dd3c:	str	r0, [r6, #44]	; 0x2c
   4dd40:	blt	4ded4 <__read_chk@plt+0x47a50>
   4dd44:	cmp	r8, #0
   4dd48:	beq	4dec4 <__read_chk@plt+0x47a40>
   4dd4c:	ldr	r1, [r6, #28]
   4dd50:	vldr	d8, [pc, #560]	; 4df88 <__read_chk@plt+0x47b04>
   4dd54:	ldr	r0, [r6, #24]
   4dd58:	lsl	r1, r1, #3
   4dd5c:	orr	r1, r1, r0, lsr #29
   4dd60:	lsl	r0, r0, #3
   4dd64:	str	r1, [r6, #28]
   4dd68:	str	r0, [r6, #24]
   4dd6c:	bl	7ced0 <__read_chk@plt+0x76a4c>
   4dd70:	vmov	d7, r0, r1
   4dd74:	ldrd	r0, [r6, #8]
   4dd78:	vmul.f64	d8, d7, d8
   4dd7c:	bl	7ced0 <__read_chk@plt+0x76a4c>
   4dd80:	vmov	d7, r0, r1
   4dd84:	vdiv.f64	d7, d8, d7
   4dd88:	vmov	r0, r1, d7
   4dd8c:	bl	7d288 <__read_chk@plt+0x76e04>
   4dd90:	mov	r3, #0
   4dd94:	movw	r2, #16960	; 0x4240
   4dd98:	movt	r2, #15
   4dd9c:	mov	r4, r0
   4dda0:	mov	r5, r1
   4dda4:	bl	7cf8c <__read_chk@plt+0x76b08>
   4dda8:	movw	r2, #16960	; 0x4240
   4ddac:	mov	r3, #0
   4ddb0:	movt	r2, #15
   4ddb4:	mov	r1, r5
   4ddb8:	mov	r9, r0
   4ddbc:	str	r0, [r6, #32]
   4ddc0:	mov	r0, r4
   4ddc4:	bl	7cf8c <__read_chk@plt+0x76b08>
   4ddc8:	cmp	r9, r8
   4ddcc:	mov	r4, r2
   4ddd0:	str	r2, [r6, #36]	; 0x24
   4ddd4:	beq	4df3c <__read_chk@plt+0x47ab8>
   4ddd8:	movle	r3, #0
   4dddc:	movgt	r3, #1
   4dde0:	cmp	r3, #0
   4dde4:	beq	4de98 <__read_chk@plt+0x47a14>
   4dde8:	mov	r1, r8
   4ddec:	mov	r0, r9
   4ddf0:	bl	7d06c <__read_chk@plt+0x76be8>
   4ddf4:	ldr	r1, [r6, #44]	; 0x2c
   4ddf8:	mov	r5, r0
   4ddfc:	mov	r0, r4
   4de00:	str	r5, [r6, #40]	; 0x28
   4de04:	bl	7d06c <__read_chk@plt+0x76be8>
   4de08:	cmp	r0, #0
   4de0c:	mov	r4, r0
   4de10:	str	r0, [r6, #44]	; 0x2c
   4de14:	movge	ip, r5
   4de18:	movge	r0, r0
   4de1c:	blt	4df50 <__read_chk@plt+0x47acc>
   4de20:	cmp	ip, #0
   4de24:	beq	4df00 <__read_chk@plt+0x47a7c>
   4de28:	ldr	r4, [r6]
   4de2c:	mov	r5, #0
   4de30:	ldrd	r2, [r6, #16]
   4de34:	lsr	r4, r4, #2
   4de38:	lsrs	r3, r3, #1
   4de3c:	rrx	r2, r2
   4de40:	cmp	r3, r5
   4de44:	cmpeq	r2, r4
   4de48:	strd	r2, [r6, #16]
   4de4c:	bcc	4df34 <__read_chk@plt+0x47ab0>
   4de50:	mov	r1, #1000	; 0x3e8
   4de54:	str	ip, [sp, #4]
   4de58:	bl	7d108 <__read_chk@plt+0x76c84>
   4de5c:	add	r5, sp, #4
   4de60:	add	r4, sp, #12
   4de64:	str	r0, [sp, #8]
   4de68:	b	4de84 <__read_chk@plt+0x47a00>
   4de6c:	bl	6214 <__errno_location@plt>
   4de70:	ldr	r3, [r0]
   4de74:	cmp	r3, #4
   4de78:	bne	4de98 <__read_chk@plt+0x47a14>
   4de7c:	ldm	r4, {r0, r1}
   4de80:	stm	r5, {r0, r1}
   4de84:	mov	r0, r5
   4de88:	mov	r1, r4
   4de8c:	bl	5908 <nanosleep@plt>
   4de90:	cmn	r0, #1
   4de94:	beq	4de6c <__read_chk@plt+0x479e8>
   4de98:	mov	r2, #0
   4de9c:	mov	r3, #0
   4dea0:	add	r0, r6, #32
   4dea4:	strd	r2, [r6, #24]
   4dea8:	mov	r1, #0
   4deac:	bl	54ac <gettimeofday@plt>
   4deb0:	b	4dcec <__read_chk@plt+0x47868>
   4deb4:	add	r0, r6, #32
   4deb8:	mov	r1, r3
   4debc:	bl	54ac <gettimeofday@plt>
   4dec0:	b	4dcec <__read_chk@plt+0x47868>
   4dec4:	ldr	r3, [r6, #44]	; 0x2c
   4dec8:	cmp	r3, #0
   4decc:	beq	4dcec <__read_chk@plt+0x47868>
   4ded0:	b	4dd4c <__read_chk@plt+0x478c8>
   4ded4:	mov	r0, r8
   4ded8:	mvn	r1, #0
   4dedc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4dee0:	movw	r1, #16960	; 0x4240
   4dee4:	movt	r1, #15
   4dee8:	str	r0, [r6, #40]	; 0x28
   4deec:	mov	r8, r0
   4def0:	mov	r0, r4
   4def4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4def8:	str	r0, [r6, #44]	; 0x2c
   4defc:	b	4dd44 <__read_chk@plt+0x478c0>
   4df00:	movw	r3, #9999	; 0x270f
   4df04:	cmp	r0, r3
   4df08:	bgt	4de50 <__read_chk@plt+0x479cc>
   4df0c:	ldrd	r2, [r6, #16]
   4df10:	mov	r5, #0
   4df14:	ldr	r4, [r6]
   4df18:	adds	r2, r2, r2
   4df1c:	adc	r3, r3, r3
   4df20:	strd	r2, [r6, #16]
   4df24:	lsl	r4, r4, #3
   4df28:	cmp	r3, r5
   4df2c:	cmpeq	r2, r4
   4df30:	bls	4de50 <__read_chk@plt+0x479cc>
   4df34:	strd	r4, [r6, #16]
   4df38:	b	4de50 <__read_chk@plt+0x479cc>
   4df3c:	ldr	r3, [r6, #44]	; 0x2c
   4df40:	cmp	r4, r3
   4df44:	movle	r3, #0
   4df48:	movgt	r3, #1
   4df4c:	b	4dde0 <__read_chk@plt+0x4795c>
   4df50:	mov	r0, r5
   4df54:	mvn	r1, #0
   4df58:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4df5c:	movw	r1, #16960	; 0x4240
   4df60:	movt	r1, #15
   4df64:	mov	r5, r0
   4df68:	str	r0, [r6, #40]	; 0x28
   4df6c:	mov	r0, r4
   4df70:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4df74:	mov	ip, r5
   4df78:	str	r0, [r6, #44]	; 0x2c
   4df7c:	b	4de20 <__read_chk@plt+0x4799c>
   4df80:	bl	5d64 <__stack_chk_fail@plt>
   4df84:	nop	{0}
   4df88:	andeq	r0, r0, r0
   4df8c:	smlawbmi	lr, r0, r4, r8
   4df90:	andeq	r2, r7, r8, ror #24
   4df94:	andeq	r0, r0, r8, asr #11
   4df98:	push	{r4, r5, lr}
   4df9c:	mov	r5, r0
   4dfa0:	ldr	r0, [pc, #156]	; 4e044 <__read_chk@plt+0x47bc0>
   4dfa4:	sub	sp, sp, #12
   4dfa8:	mov	r4, r1
   4dfac:	add	r0, pc, r0
   4dfb0:	bl	6388 <getenv@plt>
   4dfb4:	subs	r3, r0, #0
   4dfb8:	beq	4dffc <__read_chk@plt+0x47b78>
   4dfbc:	ldr	ip, [pc, #132]	; 4e048 <__read_chk@plt+0x47bc4>
   4dfc0:	mov	r0, r5
   4dfc4:	str	r3, [sp, #4]
   4dfc8:	mov	r1, r4
   4dfcc:	mvn	r3, #0
   4dfd0:	add	ip, pc, ip
   4dfd4:	mov	r2, #1
   4dfd8:	str	ip, [sp]
   4dfdc:	bl	60b8 <__snprintf_chk@plt>
   4dfe0:	cmp	r0, r4
   4dfe4:	movcs	r3, #0
   4dfe8:	movcc	r3, #1
   4dfec:	cmp	r0, #0
   4dff0:	movle	r3, #0
   4dff4:	cmp	r3, #0
   4dff8:	bne	4e024 <__read_chk@plt+0x47ba0>
   4dffc:	ldr	r2, [pc, #72]	; 4e04c <__read_chk@plt+0x47bc8>
   4e000:	mov	r1, r4
   4e004:	mov	r0, r5
   4e008:	add	r2, pc, r2
   4e00c:	bl	59ec <snprintf@plt>
   4e010:	cmp	r0, r4
   4e014:	movcc	r4, #0
   4e018:	movcs	r4, #1
   4e01c:	orrs	r4, r4, r0, lsr #31
   4e020:	bne	4e02c <__read_chk@plt+0x47ba8>
   4e024:	add	sp, sp, #12
   4e028:	pop	{r4, r5, pc}
   4e02c:	ldr	r1, [pc, #28]	; 4e050 <__read_chk@plt+0x47bcc>
   4e030:	ldr	r0, [pc, #28]	; 4e054 <__read_chk@plt+0x47bd0>
   4e034:	add	r1, pc, r1
   4e038:	add	r0, pc, r0
   4e03c:	add	r1, r1, #36	; 0x24
   4e040:	bl	3dae8 <__read_chk@plt+0x37664>
   4e044:	andeq	pc, r3, r8, asr r5	; <UNPREDICTABLE>
   4e048:	andeq	pc, r3, r4, asr r5	; <UNPREDICTABLE>
   4e04c:	andeq	pc, r3, r4, lsl #10
   4e050:	andeq	pc, r3, r8, lsl #2
   4e054:	andeq	pc, r3, r0, lsl #10
   4e058:	ldr	r3, [pc, #196]	; 4e124 <__read_chk@plt+0x47ca0>
   4e05c:	ldr	r2, [pc, #196]	; 4e128 <__read_chk@plt+0x47ca4>
   4e060:	add	r3, pc, r3
   4e064:	push	{r4, r5, r6, r7, lr}
   4e068:	subs	r6, r0, #0
   4e06c:	ldr	r7, [r3, r2]
   4e070:	sub	sp, sp, #12
   4e074:	ldr	r3, [r7]
   4e078:	str	r3, [sp, #4]
   4e07c:	beq	4e118 <__read_chk@plt+0x47c94>
   4e080:	ldr	r5, [pc, #164]	; 4e12c <__read_chk@plt+0x47ca8>
   4e084:	mov	r4, #0
   4e088:	ldr	r1, [pc, #160]	; 4e130 <__read_chk@plt+0x47cac>
   4e08c:	add	r5, pc, r5
   4e090:	add	r1, pc, r1
   4e094:	b	4e0a8 <__read_chk@plt+0x47c24>
   4e098:	ldr	r1, [r5, #8]!
   4e09c:	add	r4, r4, #1
   4e0a0:	cmp	r1, #0
   4e0a4:	beq	4e0cc <__read_chk@plt+0x47c48>
   4e0a8:	mov	r0, r6
   4e0ac:	bl	5548 <strcasecmp@plt>
   4e0b0:	cmp	r0, #0
   4e0b4:	bne	4e098 <__read_chk@plt+0x47c14>
   4e0b8:	ldr	r3, [pc, #116]	; 4e134 <__read_chk@plt+0x47cb0>
   4e0bc:	add	r3, pc, r3
   4e0c0:	add	r4, r3, r4, lsl #3
   4e0c4:	ldr	r0, [r4, #4]
   4e0c8:	b	4e100 <__read_chk@plt+0x47c7c>
   4e0cc:	mov	r2, r1
   4e0d0:	mov	r0, r6
   4e0d4:	mov	r1, sp
   4e0d8:	bl	559c <strtol@plt>
   4e0dc:	ldrb	r3, [r6]
   4e0e0:	cmp	r3, #0
   4e0e4:	beq	4e118 <__read_chk@plt+0x47c94>
   4e0e8:	ldr	r3, [sp]
   4e0ec:	ldrb	r3, [r3]
   4e0f0:	cmp	r3, #0
   4e0f4:	bne	4e118 <__read_chk@plt+0x47c94>
   4e0f8:	cmp	r0, #256	; 0x100
   4e0fc:	mvncs	r0, #0
   4e100:	ldr	r2, [sp, #4]
   4e104:	ldr	r3, [r7]
   4e108:	cmp	r2, r3
   4e10c:	bne	4e120 <__read_chk@plt+0x47c9c>
   4e110:	add	sp, sp, #12
   4e114:	pop	{r4, r5, r6, r7, pc}
   4e118:	mvn	r0, #0
   4e11c:	b	4e100 <__read_chk@plt+0x47c7c>
   4e120:	bl	5d64 <__stack_chk_fail@plt>
   4e124:	muleq	r7, ip, r8
   4e128:	andeq	r0, r0, r8, asr #11
   4e12c:	andeq	r1, r7, r0, asr pc
   4e130:	andeq	pc, r3, r8, asr #9
   4e134:	andeq	r1, r7, r0, lsr #30
   4e138:	cmp	r0, #40	; 0x28
   4e13c:	mov	ip, r0
   4e140:	push	{r4, lr}
   4e144:	sub	sp, sp, #8
   4e148:	beq	4e1b0 <__read_chk@plt+0x47d2c>
   4e14c:	ldr	r3, [pc, #104]	; 4e1bc <__read_chk@plt+0x47d38>
   4e150:	add	r3, pc, r3
   4e154:	b	4e164 <__read_chk@plt+0x47ce0>
   4e158:	ldr	r2, [r3, #4]
   4e15c:	cmp	r2, ip
   4e160:	beq	4e1a8 <__read_chk@plt+0x47d24>
   4e164:	ldr	r0, [r3, #8]
   4e168:	add	r3, r3, #8
   4e16c:	cmp	r0, #0
   4e170:	bne	4e158 <__read_chk@plt+0x47cd4>
   4e174:	ldr	r4, [pc, #68]	; 4e1c0 <__read_chk@plt+0x47d3c>
   4e178:	mov	r1, #5
   4e17c:	ldr	lr, [pc, #64]	; 4e1c4 <__read_chk@plt+0x47d40>
   4e180:	mov	r3, r1
   4e184:	add	r4, pc, r4
   4e188:	str	ip, [sp, #4]
   4e18c:	add	r4, r4, #8
   4e190:	add	lr, pc, lr
   4e194:	mov	r2, #1
   4e198:	str	lr, [sp]
   4e19c:	mov	r0, r4
   4e1a0:	bl	60b8 <__snprintf_chk@plt>
   4e1a4:	mov	r0, r4
   4e1a8:	add	sp, sp, #8
   4e1ac:	pop	{r4, pc}
   4e1b0:	ldr	r0, [pc, #16]	; 4e1c8 <__read_chk@plt+0x47d44>
   4e1b4:	add	r0, pc, r0
   4e1b8:	b	4e1a8 <__read_chk@plt+0x47d24>
   4e1bc:	andeq	r1, r7, ip, lsl #29
   4e1c0:	strdeq	r3, [r7], -r0
   4e1c4:	muleq	r3, ip, sp
   4e1c8:	andeq	pc, r3, r4, lsr #7
   4e1cc:	push	{r3, r4, r5, lr}
   4e1d0:	mov	r5, r0
   4e1d4:	ldrb	r4, [r0]
   4e1d8:	cmp	r4, #0
   4e1dc:	popeq	{r3, r4, r5, pc}
   4e1e0:	bl	6328 <__ctype_tolower_loc@plt>
   4e1e4:	sub	r3, r5, #1
   4e1e8:	ldr	r2, [r0]
   4e1ec:	ldr	r2, [r2, r4, lsl #2]
   4e1f0:	strb	r2, [r3, #1]!
   4e1f4:	ldrb	r4, [r3, #1]
   4e1f8:	cmp	r4, #0
   4e1fc:	bne	4e1e8 <__read_chk@plt+0x47d64>
   4e200:	pop	{r3, r4, r5, pc}
   4e204:	ldr	r3, [pc, #528]	; 4e41c <__read_chk@plt+0x47f98>
   4e208:	ldr	ip, [pc, #528]	; 4e420 <__read_chk@plt+0x47f9c>
   4e20c:	add	r3, pc, r3
   4e210:	push	{r4, r5, r6, r7, r8, r9, lr}
   4e214:	sub	sp, sp, #124	; 0x7c
   4e218:	ldr	r5, [r3, ip]
   4e21c:	add	r6, sp, #4
   4e220:	mov	r7, r0
   4e224:	mov	r9, r1
   4e228:	mov	r8, r2
   4e22c:	mov	r1, #0
   4e230:	ldr	r3, [r5]
   4e234:	mov	r2, #110	; 0x6e
   4e238:	mov	r0, r6
   4e23c:	mov	r4, #1
   4e240:	str	r3, [sp, #116]	; 0x74
   4e244:	bl	5944 <memset@plt>
   4e248:	mov	r1, r7
   4e24c:	add	r0, sp, #6
   4e250:	mov	r2, #108	; 0x6c
   4e254:	strh	r4, [sp, #4]
   4e258:	bl	7ae18 <__read_chk@plt+0x74994>
   4e25c:	cmp	r0, #107	; 0x6b
   4e260:	bhi	4e308 <__read_chk@plt+0x47e84>
   4e264:	mov	r0, r4
   4e268:	mov	r1, r4
   4e26c:	mov	r2, #0
   4e270:	bl	5d94 <socket@plt>
   4e274:	subs	r4, r0, #0
   4e278:	blt	4e38c <__read_chk@plt+0x47f08>
   4e27c:	cmp	r8, #1
   4e280:	beq	4e2cc <__read_chk@plt+0x47e48>
   4e284:	mov	r1, r6
   4e288:	mov	r0, r4
   4e28c:	mov	r2, #110	; 0x6e
   4e290:	bl	5c74 <bind@plt>
   4e294:	cmp	r0, #0
   4e298:	blt	4e338 <__read_chk@plt+0x47eb4>
   4e29c:	mov	r1, r9
   4e2a0:	mov	r0, r4
   4e2a4:	bl	59e0 <listen@plt>
   4e2a8:	cmp	r0, #0
   4e2ac:	blt	4e3bc <__read_chk@plt+0x47f38>
   4e2b0:	ldr	r2, [sp, #116]	; 0x74
   4e2b4:	mov	r0, r4
   4e2b8:	ldr	r3, [r5]
   4e2bc:	cmp	r2, r3
   4e2c0:	bne	4e418 <__read_chk@plt+0x47f94>
   4e2c4:	add	sp, sp, #124	; 0x7c
   4e2c8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4e2cc:	mov	r0, r7
   4e2d0:	bl	5b3c <unlink@plt>
   4e2d4:	cmp	r0, #0
   4e2d8:	beq	4e284 <__read_chk@plt+0x47e00>
   4e2dc:	bl	6214 <__errno_location@plt>
   4e2e0:	ldr	r0, [r0]
   4e2e4:	cmp	r0, #2
   4e2e8:	beq	4e284 <__read_chk@plt+0x47e00>
   4e2ec:	bl	5740 <strerror@plt>
   4e2f0:	mov	r1, r7
   4e2f4:	mov	r2, r0
   4e2f8:	ldr	r0, [pc, #292]	; 4e424 <__read_chk@plt+0x47fa0>
   4e2fc:	add	r0, pc, r0
   4e300:	bl	4005c <__read_chk@plt+0x39bd8>
   4e304:	b	4e284 <__read_chk@plt+0x47e00>
   4e308:	ldr	r1, [pc, #280]	; 4e428 <__read_chk@plt+0x47fa4>
   4e30c:	mov	r2, r7
   4e310:	ldr	r0, [pc, #276]	; 4e42c <__read_chk@plt+0x47fa8>
   4e314:	mvn	r4, #0
   4e318:	add	r1, pc, r1
   4e31c:	add	r0, pc, r0
   4e320:	add	r1, r1, #52	; 0x34
   4e324:	bl	4005c <__read_chk@plt+0x39bd8>
   4e328:	bl	6214 <__errno_location@plt>
   4e32c:	mov	r3, #36	; 0x24
   4e330:	str	r3, [r0]
   4e334:	b	4e2b0 <__read_chk@plt+0x47e2c>
   4e338:	bl	6214 <__errno_location@plt>
   4e33c:	ldr	r8, [r0]
   4e340:	mov	r6, r0
   4e344:	mov	r0, r8
   4e348:	bl	5740 <strerror@plt>
   4e34c:	mov	r1, r0
   4e350:	ldr	r0, [pc, #216]	; 4e430 <__read_chk@plt+0x47fac>
   4e354:	add	r0, pc, r0
   4e358:	bl	4005c <__read_chk@plt+0x39bd8>
   4e35c:	mov	r0, r4
   4e360:	bl	5a1c <close@plt>
   4e364:	ldr	r1, [pc, #200]	; 4e434 <__read_chk@plt+0x47fb0>
   4e368:	ldr	r0, [pc, #200]	; 4e438 <__read_chk@plt+0x47fb4>
   4e36c:	mov	r2, r7
   4e370:	add	r1, pc, r1
   4e374:	mvn	r4, #0
   4e378:	add	r0, pc, r0
   4e37c:	add	r1, r1, #52	; 0x34
   4e380:	bl	4005c <__read_chk@plt+0x39bd8>
   4e384:	str	r8, [r6]
   4e388:	b	4e2b0 <__read_chk@plt+0x47e2c>
   4e38c:	bl	6214 <__errno_location@plt>
   4e390:	ldr	r6, [r0]
   4e394:	mov	r4, r0
   4e398:	mov	r0, r6
   4e39c:	bl	5740 <strerror@plt>
   4e3a0:	mov	r1, r0
   4e3a4:	ldr	r0, [pc, #144]	; 4e43c <__read_chk@plt+0x47fb8>
   4e3a8:	add	r0, pc, r0
   4e3ac:	bl	4005c <__read_chk@plt+0x39bd8>
   4e3b0:	str	r6, [r4]
   4e3b4:	mvn	r4, #0
   4e3b8:	b	4e2b0 <__read_chk@plt+0x47e2c>
   4e3bc:	bl	6214 <__errno_location@plt>
   4e3c0:	ldr	r8, [r0]
   4e3c4:	mov	r6, r0
   4e3c8:	mov	r0, r8
   4e3cc:	bl	5740 <strerror@plt>
   4e3d0:	mov	r1, r0
   4e3d4:	ldr	r0, [pc, #100]	; 4e440 <__read_chk@plt+0x47fbc>
   4e3d8:	add	r0, pc, r0
   4e3dc:	bl	4005c <__read_chk@plt+0x39bd8>
   4e3e0:	mov	r0, r4
   4e3e4:	bl	5a1c <close@plt>
   4e3e8:	mov	r0, r7
   4e3ec:	bl	5b3c <unlink@plt>
   4e3f0:	ldr	r1, [pc, #76]	; 4e444 <__read_chk@plt+0x47fc0>
   4e3f4:	ldr	r0, [pc, #76]	; 4e448 <__read_chk@plt+0x47fc4>
   4e3f8:	mov	r2, r7
   4e3fc:	add	r1, pc, r1
   4e400:	mvn	r4, #0
   4e404:	add	r0, pc, r0
   4e408:	add	r1, r1, #52	; 0x34
   4e40c:	bl	4005c <__read_chk@plt+0x39bd8>
   4e410:	str	r8, [r6]
   4e414:	b	4e2b0 <__read_chk@plt+0x47e2c>
   4e418:	bl	5d64 <__stack_chk_fail@plt>
   4e41c:	strdeq	r2, [r7], -r0
   4e420:	andeq	r0, r0, r8, asr #11
   4e424:	muleq	r3, r0, r2
   4e428:	andeq	lr, r3, r4, lsr #28
   4e42c:	andeq	pc, r3, r4, asr #4
   4e430:			; <UNDEFINED> instruction: 0x0003acb0
   4e434:	andeq	lr, r3, ip, asr #27
   4e438:	andeq	pc, r3, r8, lsr #4
   4e43c:	andeq	sl, r3, r0, ror #4
   4e440:	andeq	sl, r3, ip, lsr ip
   4e444:	andeq	lr, r3, r0, asr #26
   4e448:			; <UNDEFINED> instruction: 0x0003f1b8
   4e44c:	ldr	r3, [pc, #164]	; 4e4f8 <__read_chk@plt+0x48074>
   4e450:	mov	r2, r0
   4e454:	push	{r4, r5, r6, lr}
   4e458:	add	r3, pc, r3
   4e45c:	ldr	lr, [pc, #152]	; 4e4fc <__read_chk@plt+0x48078>
   4e460:	sub	sp, sp, #16
   4e464:	ldr	r1, [pc, #148]	; 4e500 <__read_chk@plt+0x4807c>
   4e468:	mov	r6, r0
   4e46c:	ldr	r0, [pc, #144]	; 4e504 <__read_chk@plt+0x48080>
   4e470:	add	r4, sp, #16
   4e474:	ldr	r5, [r3, lr]
   4e478:	add	r1, pc, r1
   4e47c:	add	r0, pc, r0
   4e480:	add	r1, r1, #68	; 0x44
   4e484:	mov	ip, #1
   4e488:	str	ip, [r4, #-8]!
   4e48c:	ldr	r3, [r5]
   4e490:	str	r3, [sp, #12]
   4e494:	bl	402b0 <__read_chk@plt+0x39e2c>
   4e498:	mov	r2, #4
   4e49c:	mov	r3, r4
   4e4a0:	str	r2, [sp]
   4e4a4:	mov	r0, r6
   4e4a8:	mov	r1, #41	; 0x29
   4e4ac:	mov	r2, #26
   4e4b0:	bl	5ec0 <setsockopt@plt>
   4e4b4:	cmn	r0, #1
   4e4b8:	beq	4e4d4 <__read_chk@plt+0x48050>
   4e4bc:	ldr	r2, [sp, #12]
   4e4c0:	ldr	r3, [r5]
   4e4c4:	cmp	r2, r3
   4e4c8:	bne	4e4f4 <__read_chk@plt+0x48070>
   4e4cc:	add	sp, sp, #16
   4e4d0:	pop	{r4, r5, r6, pc}
   4e4d4:	bl	6214 <__errno_location@plt>
   4e4d8:	ldr	r0, [r0]
   4e4dc:	bl	5740 <strerror@plt>
   4e4e0:	mov	r1, r0
   4e4e4:	ldr	r0, [pc, #28]	; 4e508 <__read_chk@plt+0x48084>
   4e4e8:	add	r0, pc, r0
   4e4ec:	bl	4005c <__read_chk@plt+0x39bd8>
   4e4f0:	b	4e4bc <__read_chk@plt+0x48038>
   4e4f4:	bl	5d64 <__stack_chk_fail@plt>
   4e4f8:	andeq	r2, r7, r4, lsr #9
   4e4fc:	andeq	r0, r0, r8, asr #11
   4e500:	andeq	lr, r3, r4, asr #25
   4e504:	andeq	pc, r3, r0, ror #2
   4e508:	andeq	pc, r3, r4, lsl r1	; <UNPREDICTABLE>
   4e50c:	push	{r3, r4, r5, lr}
   4e510:	mov	r5, r0
   4e514:	mov	r4, r1
   4e518:	ldr	r0, [r0]
   4e51c:	ldr	r1, [r1]
   4e520:	bl	4c288 <__read_chk@plt+0x45e04>
   4e524:	cmp	r0, #0
   4e528:	popeq	{r3, r4, r5, pc}
   4e52c:	ldr	r2, [r5, #4]
   4e530:	ldr	r3, [r4, #4]
   4e534:	cmp	r2, r3
   4e538:	beq	4e544 <__read_chk@plt+0x480c0>
   4e53c:	mov	r0, #0
   4e540:	pop	{r3, r4, r5, pc}
   4e544:	ldr	r0, [r5, #8]
   4e548:	ldr	r1, [r4, #8]
   4e54c:	bl	4c288 <__read_chk@plt+0x45e04>
   4e550:	cmp	r0, #0
   4e554:	popeq	{r3, r4, r5, pc}
   4e558:	ldr	r0, [r5, #12]
   4e55c:	ldr	r1, [r4, #12]
   4e560:	bl	4c288 <__read_chk@plt+0x45e04>
   4e564:	cmp	r0, #0
   4e568:	popeq	{r3, r4, r5, pc}
   4e56c:	ldr	r2, [r5, #16]
   4e570:	ldr	r3, [r4, #16]
   4e574:	cmp	r2, r3
   4e578:	bne	4e53c <__read_chk@plt+0x480b8>
   4e57c:	ldr	r0, [r5, #20]
   4e580:	ldr	r1, [r4, #20]
   4e584:	bl	4c288 <__read_chk@plt+0x45e04>
   4e588:	adds	r0, r0, #0
   4e58c:	movne	r0, #1
   4e590:	pop	{r3, r4, r5, pc}
   4e594:	cmp	r1, #0
   4e598:	cmpne	r0, #1024	; 0x400
   4e59c:	movge	r0, #0
   4e5a0:	movlt	r0, #1
   4e5a4:	eor	r0, r0, #1
   4e5a8:	bx	lr
   4e5ac:	ldr	r0, [pc, #104]	; 4e61c <__read_chk@plt+0x48198>
   4e5b0:	mov	r1, #256	; 0x100
   4e5b4:	push	{r3, r4, r5, lr}
   4e5b8:	add	r0, pc, r0
   4e5bc:	bl	5c44 <open64@plt>
   4e5c0:	cmp	r0, #0
   4e5c4:	blt	4e5d8 <__read_chk@plt+0x48154>
   4e5c8:	bl	5a1c <close@plt>
   4e5cc:	mov	r4, #0
   4e5d0:	mov	r0, r4
   4e5d4:	pop	{r3, r4, r5, pc}
   4e5d8:	bl	5698 <getppid@plt>
   4e5dc:	cmp	r0, #1
   4e5e0:	mov	r4, r0
   4e5e4:	beq	4e5f4 <__read_chk@plt+0x48170>
   4e5e8:	mov	r4, #0
   4e5ec:	mov	r0, r4
   4e5f0:	pop	{r3, r4, r5, pc}
   4e5f4:	mov	r0, #0
   4e5f8:	bl	5578 <getsid@plt>
   4e5fc:	mov	r5, r0
   4e600:	bl	5458 <getpid@plt>
   4e604:	cmp	r5, r0
   4e608:	bne	4e5e8 <__read_chk@plt+0x48164>
   4e60c:	ldr	r0, [pc, #12]	; 4e620 <__read_chk@plt+0x4819c>
   4e610:	add	r0, pc, r0
   4e614:	bl	402b0 <__read_chk@plt+0x39e2c>
   4e618:	b	4e5d0 <__read_chk@plt+0x4814c>
   4e61c:	andeq	lr, r3, ip, lsr #32
   4e620:	andeq	pc, r3, r8
   4e624:	push	{r4, lr}
   4e628:	mov	r0, #14
   4e62c:	bl	580c <nl_langinfo@plt>
   4e630:	ldr	r1, [pc, #44]	; 4e664 <__read_chk@plt+0x481e0>
   4e634:	add	r1, pc, r1
   4e638:	mov	r4, r0
   4e63c:	bl	61d8 <strcmp@plt>
   4e640:	cmp	r0, #0
   4e644:	popeq	{r4, pc}
   4e648:	ldr	r1, [pc, #24]	; 4e668 <__read_chk@plt+0x481e4>
   4e64c:	mov	r0, r4
   4e650:	add	r1, pc, r1
   4e654:	bl	61d8 <strcmp@plt>
   4e658:	adds	r0, r0, #0
   4e65c:	movne	r0, #1
   4e660:	pop	{r4, pc}
   4e664:	muleq	r3, r8, r0
   4e668:	andeq	pc, r3, r8, lsl #1
   4e66c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e670:	sub	sp, sp, #60	; 0x3c
   4e674:	ldr	lr, [pc, #1100]	; 4eac8 <__read_chk@plt+0x48644>
   4e678:	add	ip, sp, #56	; 0x38
   4e67c:	ldr	r4, [pc, #1096]	; 4eacc <__read_chk@plt+0x48648>
   4e680:	add	lr, pc, lr
   4e684:	str	r2, [sp, #16]
   4e688:	str	r0, [sp, #36]	; 0x24
   4e68c:	mov	r2, r3
   4e690:	str	r1, [sp, #20]
   4e694:	mov	r3, #0
   4e698:	ldr	r4, [lr, r4]
   4e69c:	mov	r1, #1
   4e6a0:	str	r3, [ip, #-12]!
   4e6a4:	mov	r0, ip
   4e6a8:	ldr	r3, [sp, #96]	; 0x60
   4e6ac:	ldr	ip, [r4]
   4e6b0:	str	r4, [sp, #32]
   4e6b4:	str	ip, [sp, #52]	; 0x34
   4e6b8:	bl	6310 <__vasprintf_chk@plt>
   4e6bc:	subs	r4, r0, #0
   4e6c0:	ble	4e8bc <__read_chk@plt+0x48438>
   4e6c4:	ldr	r6, [sp, #44]	; 0x2c
   4e6c8:	mov	r0, r6
   4e6cc:	bl	6088 <strlen@plt>
   4e6d0:	add	fp, r0, #1
   4e6d4:	mov	r0, fp
   4e6d8:	bl	6070 <malloc@plt>
   4e6dc:	subs	r8, r0, #0
   4e6e0:	beq	4e8b4 <__read_chk@plt+0x48430>
   4e6e4:	ldr	r1, [sp, #20]
   4e6e8:	mov	r7, r8
   4e6ec:	ldr	r3, [sp, #16]
   4e6f0:	mov	r5, #1
   4e6f4:	cmp	r1, #0
   4e6f8:	strge	r1, [sp, #12]
   4e6fc:	mvnlt	r2, #-2147483648	; 0x80000000
   4e700:	strlt	r2, [sp, #12]
   4e704:	strlt	r2, [sp, #20]
   4e708:	cmp	r3, #0
   4e70c:	mov	r2, #0
   4e710:	str	r2, [sp, #8]
   4e714:	ldrne	lr, [r3]
   4e718:	mov	r4, r2
   4e71c:	mvneq	r1, #-2147483648	; 0x80000000
   4e720:	add	r3, sp, #48	; 0x30
   4e724:	streq	r1, [sp, #24]
   4e728:	strne	lr, [sp, #24]
   4e72c:	str	r3, [sp, #28]
   4e730:	ldrb	r3, [r6]
   4e734:	cmp	r3, #0
   4e738:	beq	4e86c <__read_chk@plt+0x483e8>
   4e73c:	bl	6178 <__ctype_get_mb_cur_max@plt>
   4e740:	mov	r1, r6
   4e744:	mov	r2, r0
   4e748:	add	r0, sp, #48	; 0x30
   4e74c:	bl	568c <mbtowc@plt>
   4e750:	cmn	r0, #1
   4e754:	mov	r9, r0
   4e758:	beq	4ea74 <__read_chk@plt+0x485f0>
   4e75c:	ldr	lr, [sp, #16]
   4e760:	ldr	r0, [sp, #48]	; 0x30
   4e764:	cmp	lr, #0
   4e768:	beq	4ea40 <__read_chk@plt+0x485bc>
   4e76c:	bl	5b00 <wcwidth@plt>
   4e770:	cmn	r0, #1
   4e774:	mov	r3, r0
   4e778:	beq	4e914 <__read_chk@plt+0x48490>
   4e77c:	cmp	r0, #0
   4e780:	blt	4e928 <__read_chk@plt+0x484a4>
   4e784:	cmp	r5, #0
   4e788:	beq	4e844 <__read_chk@plt+0x483c0>
   4e78c:	mov	r1, r8
   4e790:	mov	r0, r7
   4e794:	str	r3, [sp, #4]
   4e798:	bl	7d06c <__read_chk@plt+0x76be8>
   4e79c:	mov	r1, r9
   4e7a0:	mov	r5, r0
   4e7a4:	ldr	r0, [sp, #12]
   4e7a8:	bl	7d06c <__read_chk@plt+0x76be8>
   4e7ac:	ldr	r3, [sp, #4]
   4e7b0:	cmp	r5, r0
   4e7b4:	bge	4e90c <__read_chk@plt+0x48488>
   4e7b8:	mov	r1, r3
   4e7bc:	ldr	r0, [sp, #24]
   4e7c0:	str	r3, [sp, #4]
   4e7c4:	bl	7d06c <__read_chk@plt+0x76be8>
   4e7c8:	ldr	r1, [sp, #8]
   4e7cc:	ldr	r3, [sp, #4]
   4e7d0:	cmp	r1, r0
   4e7d4:	bgt	4e90c <__read_chk@plt+0x48488>
   4e7d8:	add	r2, r7, r9
   4e7dc:	add	r1, r8, fp
   4e7e0:	cmp	r2, r1
   4e7e4:	bcc	4ea9c <__read_chk@plt+0x48618>
   4e7e8:	ldr	r2, [sp, #20]
   4e7ec:	add	fp, fp, #128	; 0x80
   4e7f0:	mov	r0, r8
   4e7f4:	str	r3, [sp, #4]
   4e7f8:	cmp	fp, r2
   4e7fc:	movcs	fp, r2
   4e800:	mov	r1, fp
   4e804:	bl	5c20 <realloc@plt>
   4e808:	ldr	r3, [sp, #4]
   4e80c:	cmp	r0, #0
   4e810:	beq	4eab0 <__read_chk@plt+0x4862c>
   4e814:	add	r5, r0, r5
   4e818:	mov	r8, r0
   4e81c:	add	r7, r5, r9
   4e820:	ldr	r0, [sp, #8]
   4e824:	mov	r1, r3
   4e828:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4e82c:	mov	r1, r6
   4e830:	mov	r2, r9
   4e834:	str	r0, [sp, #8]
   4e838:	mov	r0, r5
   4e83c:	bl	6010 <memcpy@plt>
   4e840:	mov	r5, #1
   4e844:	cmp	r4, #0
   4e848:	add	r6, r6, r9
   4e84c:	blt	4e730 <__read_chk@plt+0x482ac>
   4e850:	mov	r0, r4
   4e854:	mov	r1, r9
   4e858:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4e85c:	ldrb	r3, [r6]
   4e860:	cmp	r3, #0
   4e864:	mov	r4, r0
   4e868:	bne	4e73c <__read_chk@plt+0x482b8>
   4e86c:	ldr	r0, [sp, #44]	; 0x2c
   4e870:	eor	r5, r5, #1
   4e874:	bl	55a8 <free@plt>
   4e878:	ldr	r1, [sp, #16]
   4e87c:	mov	r3, #0
   4e880:	ldr	r2, [sp, #36]	; 0x24
   4e884:	cmp	r1, #0
   4e888:	strb	r3, [r7]
   4e88c:	ldrne	r3, [sp, #8]
   4e890:	str	r8, [r2]
   4e894:	strne	r3, [r1]
   4e898:	ldr	r1, [sp, #12]
   4e89c:	cmp	r4, r1
   4e8a0:	movge	r5, #0
   4e8a4:	andlt	r5, r5, #1
   4e8a8:	cmp	r5, #0
   4e8ac:	mvnne	r4, #0
   4e8b0:	b	4e8ec <__read_chk@plt+0x48468>
   4e8b4:	mov	r0, r6
   4e8b8:	bl	55a8 <free@plt>
   4e8bc:	ldr	r2, [sp, #16]
   4e8c0:	cmp	r2, #0
   4e8c4:	movne	r3, #0
   4e8c8:	strne	r3, [r2]
   4e8cc:	cmp	r4, #0
   4e8d0:	ldreq	r3, [sp, #44]	; 0x2c
   4e8d4:	mvnne	r4, #0
   4e8d8:	ldreq	r1, [sp, #36]	; 0x24
   4e8dc:	movne	r3, #0
   4e8e0:	ldrne	r2, [sp, #36]	; 0x24
   4e8e4:	streq	r3, [r1]
   4e8e8:	strne	r3, [r2]
   4e8ec:	ldr	r1, [sp, #32]
   4e8f0:	mov	r0, r4
   4e8f4:	ldr	r2, [sp, #52]	; 0x34
   4e8f8:	ldr	r3, [r1]
   4e8fc:	cmp	r2, r3
   4e900:	bne	4eac4 <__read_chk@plt+0x48640>
   4e904:	add	sp, sp, #60	; 0x3c
   4e908:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e90c:	mov	r5, #0
   4e910:	b	4e844 <__read_chk@plt+0x483c0>
   4e914:	str	r0, [sp, #4]
   4e918:	bl	4e624 <__read_chk@plt+0x481a0>
   4e91c:	ldr	r3, [sp, #4]
   4e920:	cmp	r0, #0
   4e924:	bne	4eaa8 <__read_chk@plt+0x48624>
   4e928:	cmp	r9, #0
   4e92c:	ble	4e730 <__read_chk@plt+0x482ac>
   4e930:	add	sl, r6, #1
   4e934:	mov	r6, r5
   4e938:	add	r9, sl, r9
   4e93c:	b	4ea24 <__read_chk@plt+0x485a0>
   4e940:	mov	r1, r8
   4e944:	mov	r0, r7
   4e948:	bl	7d06c <__read_chk@plt+0x76be8>
   4e94c:	mvn	r1, #3
   4e950:	mov	r5, r0
   4e954:	ldr	r0, [sp, #12]
   4e958:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4e95c:	cmp	r5, r0
   4e960:	bge	4ea34 <__read_chk@plt+0x485b0>
   4e964:	ldr	r0, [sp, #24]
   4e968:	mvn	r1, #3
   4e96c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4e970:	ldr	r3, [sp, #8]
   4e974:	cmp	r3, r0
   4e978:	bgt	4ea34 <__read_chk@plt+0x485b0>
   4e97c:	add	r2, r7, #4
   4e980:	add	r3, r8, fp
   4e984:	cmp	r2, r3
   4e988:	bcc	4ea5c <__read_chk@plt+0x485d8>
   4e98c:	ldr	lr, [sp, #20]
   4e990:	add	fp, fp, #128	; 0x80
   4e994:	mov	r0, r8
   4e998:	cmp	fp, lr
   4e99c:	movcs	fp, lr
   4e9a0:	mov	r1, fp
   4e9a4:	bl	5c20 <realloc@plt>
   4e9a8:	cmp	r0, #0
   4e9ac:	beq	4eab0 <__read_chk@plt+0x4862c>
   4e9b0:	add	r7, r0, r5
   4e9b4:	mov	r8, r0
   4e9b8:	mov	r5, r7
   4e9bc:	movw	r2, #1025	; 0x401
   4e9c0:	mov	r3, #0
   4e9c4:	mov	r0, r7
   4e9c8:	ldrb	r1, [sl, #-1]
   4e9cc:	bl	7b050 <__read_chk@plt+0x74bcc>
   4e9d0:	mov	r1, r5
   4e9d4:	mov	r6, #1
   4e9d8:	mov	r7, r0
   4e9dc:	bl	7d06c <__read_chk@plt+0x76be8>
   4e9e0:	mov	r3, r0
   4e9e4:	ldr	r0, [sp, #8]
   4e9e8:	mov	r1, r3
   4e9ec:	str	r3, [sp, #4]
   4e9f0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4e9f4:	ldr	r3, [sp, #4]
   4e9f8:	str	r0, [sp, #8]
   4e9fc:	cmp	r4, #0
   4ea00:	mov	r5, sl
   4ea04:	blt	4ea18 <__read_chk@plt+0x48594>
   4ea08:	mov	r0, r4
   4ea0c:	mov	r1, r3
   4ea10:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4ea14:	mov	r4, r0
   4ea18:	add	sl, sl, #1
   4ea1c:	cmp	sl, r9
   4ea20:	beq	4ea64 <__read_chk@plt+0x485e0>
   4ea24:	cmp	r6, #0
   4ea28:	bne	4e940 <__read_chk@plt+0x484bc>
   4ea2c:	mov	r3, #4
   4ea30:	b	4e9fc <__read_chk@plt+0x48578>
   4ea34:	mov	r6, #0
   4ea38:	mov	r3, #4
   4ea3c:	b	4e9fc <__read_chk@plt+0x48578>
   4ea40:	cmp	r0, #13
   4ea44:	beq	4ea54 <__read_chk@plt+0x485d0>
   4ea48:	sub	r3, r0, #9
   4ea4c:	cmp	r3, #1
   4ea50:	bhi	4e76c <__read_chk@plt+0x482e8>
   4ea54:	ldr	r3, [sp, #16]
   4ea58:	b	4e784 <__read_chk@plt+0x48300>
   4ea5c:	mov	r5, r7
   4ea60:	b	4e9bc <__read_chk@plt+0x48538>
   4ea64:	mov	r3, r6
   4ea68:	mov	r6, r5
   4ea6c:	mov	r5, r3
   4ea70:	b	4e730 <__read_chk@plt+0x482ac>
   4ea74:	bl	6178 <__ctype_get_mb_cur_max@plt>
   4ea78:	mov	r2, r0
   4ea7c:	mov	r0, #0
   4ea80:	mov	r1, r0
   4ea84:	bl	568c <mbtowc@plt>
   4ea88:	bl	4e624 <__read_chk@plt+0x481a0>
   4ea8c:	cmp	r0, #0
   4ea90:	bne	4eabc <__read_chk@plt+0x48638>
   4ea94:	mov	r9, #1
   4ea98:	b	4e930 <__read_chk@plt+0x484ac>
   4ea9c:	mov	r5, r7
   4eaa0:	mov	r7, r2
   4eaa4:	b	4e820 <__read_chk@plt+0x4839c>
   4eaa8:	mov	r4, r3
   4eaac:	b	4e86c <__read_chk@plt+0x483e8>
   4eab0:	mov	r5, #1
   4eab4:	mvn	r4, #0
   4eab8:	b	4e86c <__read_chk@plt+0x483e8>
   4eabc:	mov	r4, r9
   4eac0:	b	4e86c <__read_chk@plt+0x483e8>
   4eac4:	bl	5d64 <__stack_chk_fail@plt>
   4eac8:	andeq	r2, r7, ip, ror r2
   4eacc:	andeq	r0, r0, r8, asr #11
   4ead0:	push	{r3}		; (str r3, [sp, #-4]!)
   4ead4:	push	{r4, r5, r6, r7, lr}
   4ead8:	sub	sp, sp, #24
   4eadc:	ldr	lr, [pc, #128]	; 4eb64 <__read_chk@plt+0x486e0>
   4eae0:	add	ip, sp, #48	; 0x30
   4eae4:	ldr	r4, [pc, #124]	; 4eb68 <__read_chk@plt+0x486e4>
   4eae8:	mov	r6, r0
   4eaec:	add	lr, pc, lr
   4eaf0:	ldr	r3, [sp, #44]	; 0x2c
   4eaf4:	add	r0, sp, #16
   4eaf8:	mov	r7, r1
   4eafc:	ldr	r4, [lr, r4]
   4eb00:	str	ip, [sp]
   4eb04:	str	ip, [sp, #12]
   4eb08:	ldr	ip, [r4]
   4eb0c:	str	ip, [sp, #20]
   4eb10:	bl	4e66c <__read_chk@plt+0x481e8>
   4eb14:	ldr	r1, [sp, #16]
   4eb18:	cmp	r1, #0
   4eb1c:	strbeq	r1, [r6]
   4eb20:	mov	r5, r0
   4eb24:	beq	4eb3c <__read_chk@plt+0x486b8>
   4eb28:	mov	r0, r6
   4eb2c:	mov	r2, r7
   4eb30:	bl	7ae18 <__read_chk@plt+0x74994>
   4eb34:	ldr	r0, [sp, #16]
   4eb38:	bl	55a8 <free@plt>
   4eb3c:	ldr	r2, [sp, #20]
   4eb40:	mov	r0, r5
   4eb44:	ldr	r3, [r4]
   4eb48:	cmp	r2, r3
   4eb4c:	bne	4eb60 <__read_chk@plt+0x486dc>
   4eb50:	add	sp, sp, #24
   4eb54:	pop	{r4, r5, r6, r7, lr}
   4eb58:	add	sp, sp, #4
   4eb5c:	bx	lr
   4eb60:	bl	5d64 <__stack_chk_fail@plt>
   4eb64:	andeq	r1, r7, r0, lsl lr
   4eb68:	andeq	r0, r0, r8, asr #11
   4eb6c:	ldr	ip, [pc, #128]	; 4ebf4 <__read_chk@plt+0x48770>
   4eb70:	mov	r3, r1
   4eb74:	push	{r4, r5, r6, lr}
   4eb78:	add	ip, pc, ip
   4eb7c:	ldr	lr, [pc, #116]	; 4ebf8 <__read_chk@plt+0x48774>
   4eb80:	sub	sp, sp, #16
   4eb84:	mov	r6, r0
   4eb88:	mvn	r1, #-2147483648	; 0x80000000
   4eb8c:	add	r0, sp, #8
   4eb90:	ldr	r5, [ip, lr]
   4eb94:	str	r2, [sp]
   4eb98:	mov	r2, #0
   4eb9c:	ldr	ip, [r5]
   4eba0:	str	ip, [sp, #12]
   4eba4:	bl	4e66c <__read_chk@plt+0x481e8>
   4eba8:	subs	r4, r0, #0
   4ebac:	blt	4ebe8 <__read_chk@plt+0x48764>
   4ebb0:	mov	r1, r6
   4ebb4:	ldr	r0, [sp, #8]
   4ebb8:	bl	637c <fputs@plt>
   4ebbc:	cmn	r0, #1
   4ebc0:	ldr	r0, [sp, #8]
   4ebc4:	mvneq	r4, #0
   4ebc8:	bl	55a8 <free@plt>
   4ebcc:	mov	r0, r4
   4ebd0:	ldr	r2, [sp, #12]
   4ebd4:	ldr	r3, [r5]
   4ebd8:	cmp	r2, r3
   4ebdc:	bne	4ebf0 <__read_chk@plt+0x4876c>
   4ebe0:	add	sp, sp, #16
   4ebe4:	pop	{r4, r5, r6, pc}
   4ebe8:	mvn	r0, #0
   4ebec:	b	4ebd0 <__read_chk@plt+0x4874c>
   4ebf0:	bl	5d64 <__stack_chk_fail@plt>
   4ebf4:	andeq	r1, r7, r4, lsl #27
   4ebf8:	andeq	r0, r0, r8, asr #11
   4ebfc:	ldr	ip, [pc, #84]	; 4ec58 <__read_chk@plt+0x487d4>
   4ec00:	push	{r1, r2, r3}
   4ec04:	add	ip, pc, ip
   4ec08:	push	{r4, lr}
   4ec0c:	sub	sp, sp, #12
   4ec10:	ldr	lr, [pc, #68]	; 4ec5c <__read_chk@plt+0x487d8>
   4ec14:	add	r3, sp, #24
   4ec18:	ldr	r1, [sp, #20]
   4ec1c:	mov	r2, r3
   4ec20:	ldr	r4, [ip, lr]
   4ec24:	str	r3, [sp]
   4ec28:	ldr	r3, [r4]
   4ec2c:	str	r3, [sp, #4]
   4ec30:	bl	4eb6c <__read_chk@plt+0x486e8>
   4ec34:	ldr	r2, [sp, #4]
   4ec38:	ldr	r3, [r4]
   4ec3c:	cmp	r2, r3
   4ec40:	bne	4ec54 <__read_chk@plt+0x487d0>
   4ec44:	add	sp, sp, #12
   4ec48:	pop	{r4, lr}
   4ec4c:	add	sp, sp, #12
   4ec50:	bx	lr
   4ec54:	bl	5d64 <__stack_chk_fail@plt>
   4ec58:	strdeq	r1, [r7], -r8
   4ec5c:	andeq	r0, r0, r8, asr #11
   4ec60:	push	{r0, r1, r2, r3}
   4ec64:	ldr	r3, [pc, #92]	; 4ecc8 <__read_chk@plt+0x48844>
   4ec68:	push	{r4, lr}
   4ec6c:	add	r3, pc, r3
   4ec70:	ldr	lr, [pc, #84]	; 4eccc <__read_chk@plt+0x48848>
   4ec74:	sub	sp, sp, #8
   4ec78:	add	r0, sp, #20
   4ec7c:	ldr	ip, [pc, #76]	; 4ecd0 <__read_chk@plt+0x4884c>
   4ec80:	ldr	r1, [sp, #16]
   4ec84:	ldr	r4, [r3, lr]
   4ec88:	mov	r2, r0
   4ec8c:	str	r0, [sp]
   4ec90:	ldr	r0, [r4]
   4ec94:	str	r0, [sp, #4]
   4ec98:	ldr	r3, [r3, ip]
   4ec9c:	ldr	r0, [r3]
   4eca0:	bl	4eb6c <__read_chk@plt+0x486e8>
   4eca4:	ldr	r2, [sp, #4]
   4eca8:	ldr	r3, [r4]
   4ecac:	cmp	r2, r3
   4ecb0:	bne	4ecc4 <__read_chk@plt+0x48840>
   4ecb4:	add	sp, sp, #8
   4ecb8:	pop	{r4, lr}
   4ecbc:	add	sp, sp, #16
   4ecc0:	bx	lr
   4ecc4:	bl	5d64 <__stack_chk_fail@plt>
   4ecc8:	muleq	r7, r0, ip
   4eccc:	andeq	r0, r0, r8, asr #11
   4ecd0:	andeq	r0, r0, r0, asr #13
   4ecd4:	ldr	r3, [pc, #296]	; 4ee04 <__read_chk@plt+0x48980>
   4ecd8:	push	{r4, r5, r6, lr}
   4ecdc:	add	r3, pc, r3
   4ece0:	ldr	r4, [pc, #288]	; 4ee08 <__read_chk@plt+0x48984>
   4ece4:	sub	sp, sp, #24
   4ece8:	ldr	r5, [pc, #284]	; 4ee0c <__read_chk@plt+0x48988>
   4ecec:	add	ip, sp, #4
   4ecf0:	ldm	r3, {r0, r1, r2, r3}
   4ecf4:	add	r4, pc, r4
   4ecf8:	ldr	r4, [r4, r5]
   4ecfc:	cmp	r0, #0
   4ed00:	stm	ip, {r0, r1, r2, r3}
   4ed04:	ldr	r3, [r4]
   4ed08:	str	r3, [sp, #20]
   4ed0c:	beq	4ed8c <__read_chk@plt+0x48908>
   4ed10:	mov	r6, ip
   4ed14:	bl	6388 <getenv@plt>
   4ed18:	subs	r5, r0, #0
   4ed1c:	beq	4ed80 <__read_chk@plt+0x488fc>
   4ed20:	ldr	r1, [pc, #232]	; 4ee10 <__read_chk@plt+0x4898c>
   4ed24:	mov	r2, #2
   4ed28:	add	r1, pc, r1
   4ed2c:	bl	5e78 <strncasecmp@plt>
   4ed30:	cmp	r0, #0
   4ed34:	bne	4ed8c <__read_chk@plt+0x48908>
   4ed38:	ldr	r1, [pc, #212]	; 4ee14 <__read_chk@plt+0x48990>
   4ed3c:	mov	r0, r5
   4ed40:	add	r1, pc, r1
   4ed44:	bl	5d04 <strcasestr@plt>
   4ed48:	cmp	r0, #0
   4ed4c:	beq	4edb4 <__read_chk@plt+0x48930>
   4ed50:	ldr	r1, [pc, #192]	; 4ee18 <__read_chk@plt+0x48994>
   4ed54:	mov	r0, #0
   4ed58:	add	r1, pc, r1
   4ed5c:	bl	5f98 <setlocale@plt>
   4ed60:	cmp	r0, #0
   4ed64:	beq	4edec <__read_chk@plt+0x48968>
   4ed68:	ldr	r2, [sp, #20]
   4ed6c:	ldr	r3, [r4]
   4ed70:	cmp	r2, r3
   4ed74:	bne	4ede8 <__read_chk@plt+0x48964>
   4ed78:	add	sp, sp, #24
   4ed7c:	pop	{r4, r5, r6, pc}
   4ed80:	ldr	r0, [r6, #4]!
   4ed84:	cmp	r0, #0
   4ed88:	bne	4ed14 <__read_chk@plt+0x48890>
   4ed8c:	ldr	r2, [sp, #20]
   4ed90:	mov	r0, #0
   4ed94:	ldr	r3, [r4]
   4ed98:	ldr	r1, [pc, #124]	; 4ee1c <__read_chk@plt+0x48998>
   4ed9c:	cmp	r2, r3
   4eda0:	add	r1, pc, r1
   4eda4:	bne	4ede8 <__read_chk@plt+0x48964>
   4eda8:	add	sp, sp, #24
   4edac:	pop	{r4, r5, r6, lr}
   4edb0:	b	5f98 <setlocale@plt>
   4edb4:	ldr	r1, [pc, #100]	; 4ee20 <__read_chk@plt+0x4899c>
   4edb8:	mov	r0, r5
   4edbc:	add	r1, pc, r1
   4edc0:	bl	5d04 <strcasestr@plt>
   4edc4:	cmp	r0, #0
   4edc8:	bne	4ed50 <__read_chk@plt+0x488cc>
   4edcc:	ldr	r2, [sp, #20]
   4edd0:	mov	r0, #0
   4edd4:	ldr	r3, [r4]
   4edd8:	ldr	r1, [pc, #68]	; 4ee24 <__read_chk@plt+0x489a0>
   4eddc:	cmp	r2, r3
   4ede0:	add	r1, pc, r1
   4ede4:	beq	4eda8 <__read_chk@plt+0x48924>
   4ede8:	bl	5d64 <__stack_chk_fail@plt>
   4edec:	ldr	r1, [pc, #52]	; 4ee28 <__read_chk@plt+0x489a4>
   4edf0:	add	r1, pc, r1
   4edf4:	bl	5f98 <setlocale@plt>
   4edf8:	cmp	r0, #0
   4edfc:	bne	4ed68 <__read_chk@plt+0x488e4>
   4ee00:	b	4edcc <__read_chk@plt+0x48948>
   4ee04:	andeq	r2, r7, r0, lsl r4
   4ee08:	andeq	r1, r7, r8, lsl #24
   4ee0c:	andeq	r0, r0, r8, asr #11
   4ee10:			; <UNDEFINED> instruction: 0x0003e9b8
   4ee14:	muleq	r3, r8, r9
   4ee18:	muleq	r3, r4, r9
   4ee1c:	andeq	r1, r3, ip, rrx
   4ee20:	andeq	lr, r3, r8, lsr #18
   4ee24:	ldrdeq	r0, [r3], -ip
   4ee28:	andeq	lr, r3, r4, lsl #18
   4ee2c:	ldr	r3, [pc, #356]	; 4ef98 <__read_chk@plt+0x48b14>
   4ee30:	mov	r2, #0
   4ee34:	ldr	ip, [pc, #352]	; 4ef9c <__read_chk@plt+0x48b18>
   4ee38:	add	r3, pc, r3
   4ee3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ee40:	mov	r5, r0
   4ee44:	mov	r0, r3
   4ee48:	sub	sp, sp, #76	; 0x4c
   4ee4c:	ldr	fp, [r0, ip]
   4ee50:	mov	r3, #1
   4ee54:	ldr	r9, [pc, #324]	; 4efa0 <__read_chk@plt+0x48b1c>
   4ee58:	mov	r6, r1
   4ee5c:	ldr	r8, [pc, #320]	; 4efa4 <__read_chk@plt+0x48b20>
   4ee60:	mov	r1, #16
   4ee64:	ldr	ip, [fp]
   4ee68:	add	r7, sp, #40	; 0x28
   4ee6c:	mov	r0, #4
   4ee70:	strb	r2, [sp, #7]
   4ee74:	str	r2, [sp, #40]	; 0x28
   4ee78:	add	sl, sp, r1
   4ee7c:	str	r2, [sp, #44]	; 0x2c
   4ee80:	add	r9, pc, r9
   4ee84:	str	r2, [sp, #64]	; 0x40
   4ee88:	add	r8, pc, r8
   4ee8c:	add	r2, sp, #24
   4ee90:	str	r3, [sp, #28]
   4ee94:	str	r3, [sp, #32]
   4ee98:	str	r3, [sp, #12]
   4ee9c:	str	r3, [sp, #52]	; 0x34
   4eea0:	add	r3, sp, #7
   4eea4:	str	r6, [sp, #36]	; 0x24
   4eea8:	str	r3, [sp, #8]
   4eeac:	add	r3, sp, #8
   4eeb0:	str	r5, [sp, #16]
   4eeb4:	str	ip, [sp, #68]	; 0x44
   4eeb8:	str	r2, [sp, #56]	; 0x38
   4eebc:	str	r1, [sp, #60]	; 0x3c
   4eec0:	str	r1, [sp, #24]
   4eec4:	str	r3, [sp, #48]	; 0x30
   4eec8:	strh	r0, [sp, #20]
   4eecc:	b	4ef0c <__read_chk@plt+0x48a88>
   4eed0:	bl	6214 <__errno_location@plt>
   4eed4:	ldr	r0, [r0]
   4eed8:	cmp	r0, #11
   4eedc:	cmpne	r0, #4
   4eee0:	bne	4ef4c <__read_chk@plt+0x48ac8>
   4eee4:	bl	5740 <strerror@plt>
   4eee8:	mov	r1, r8
   4eeec:	mov	r2, r6
   4eef0:	mov	r3, r0
   4eef4:	mov	r0, r9
   4eef8:	bl	402b0 <__read_chk@plt+0x39e2c>
   4eefc:	mov	r0, sl
   4ef00:	mov	r2, r4
   4ef04:	mov	r1, #1
   4ef08:	bl	5a88 <poll@plt>
   4ef0c:	mov	r0, r5
   4ef10:	mov	r1, r7
   4ef14:	mov	r2, #0
   4ef18:	bl	62c8 <sendmsg@plt>
   4ef1c:	cmn	r0, #1
   4ef20:	mov	r4, r0
   4ef24:	beq	4eed0 <__read_chk@plt+0x48a4c>
   4ef28:	cmp	r0, #1
   4ef2c:	bne	4ef74 <__read_chk@plt+0x48af0>
   4ef30:	mov	r0, #0
   4ef34:	ldr	r2, [sp, #68]	; 0x44
   4ef38:	ldr	r3, [fp]
   4ef3c:	cmp	r2, r3
   4ef40:	bne	4ef94 <__read_chk@plt+0x48b10>
   4ef44:	add	sp, sp, #76	; 0x4c
   4ef48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ef4c:	bl	5740 <strerror@plt>
   4ef50:	ldr	r1, [pc, #80]	; 4efa8 <__read_chk@plt+0x48b24>
   4ef54:	mov	r2, r6
   4ef58:	add	r1, pc, r1
   4ef5c:	mov	r3, r0
   4ef60:	ldr	r0, [pc, #68]	; 4efac <__read_chk@plt+0x48b28>
   4ef64:	add	r0, pc, r0
   4ef68:	bl	4005c <__read_chk@plt+0x39bd8>
   4ef6c:	mov	r0, r4
   4ef70:	b	4ef34 <__read_chk@plt+0x48ab0>
   4ef74:	ldr	r0, [pc, #52]	; 4efb0 <__read_chk@plt+0x48b2c>
   4ef78:	mov	r2, r4
   4ef7c:	ldr	r1, [pc, #48]	; 4efb4 <__read_chk@plt+0x48b30>
   4ef80:	add	r0, pc, r0
   4ef84:	add	r1, pc, r1
   4ef88:	bl	4005c <__read_chk@plt+0x39bd8>
   4ef8c:	mvn	r0, #0
   4ef90:	b	4ef34 <__read_chk@plt+0x48ab0>
   4ef94:	bl	5d64 <__stack_chk_fail@plt>
   4ef98:	andeq	r1, r7, r4, asr #21
   4ef9c:	andeq	r0, r0, r8, asr #11
   4efa0:			; <UNDEFINED> instruction: 0x0003e8b8
   4efa4:	muleq	r3, r4, r8
   4efa8:	andeq	lr, r3, r4, asr #15
   4efac:	ldrdeq	lr, [r3], -r4
   4efb0:	andeq	lr, r3, ip, asr #15
   4efb4:	muleq	r3, r8, r7
   4efb8:	ldr	r1, [pc, #448]	; 4f180 <__read_chk@plt+0x48cfc>
   4efbc:	mov	r3, #0
   4efc0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4efc4:	mov	r5, r0
   4efc8:	ldr	r0, [pc, #436]	; 4f184 <__read_chk@plt+0x48d00>
   4efcc:	add	r1, pc, r1
   4efd0:	ldr	r9, [pc, #432]	; 4f188 <__read_chk@plt+0x48d04>
   4efd4:	sub	sp, sp, #72	; 0x48
   4efd8:	ldr	r7, [pc, #428]	; 4f18c <__read_chk@plt+0x48d08>
   4efdc:	mov	r2, #1
   4efe0:	ldr	sl, [r1, r0]
   4efe4:	add	r9, pc, r9
   4efe8:	str	r3, [sp, #40]	; 0x28
   4efec:	mov	r1, #16
   4eff0:	str	r3, [sp, #44]	; 0x2c
   4eff4:	add	r6, sp, #40	; 0x28
   4eff8:	ldr	r0, [sl]
   4effc:	add	r9, r9, #12
   4f000:	str	r3, [sp, #64]	; 0x40
   4f004:	add	r8, sp, r1
   4f008:	str	r3, [sp, #24]
   4f00c:	add	r7, pc, r7
   4f010:	str	r3, [sp, #28]
   4f014:	str	r3, [sp, #32]
   4f018:	str	r3, [sp, #36]	; 0x24
   4f01c:	add	r3, sp, #7
   4f020:	str	r5, [sp, #16]
   4f024:	str	r3, [sp, #8]
   4f028:	add	r3, sp, #8
   4f02c:	str	r0, [sp, #68]	; 0x44
   4f030:	str	r3, [sp, #48]	; 0x30
   4f034:	add	r3, sp, #24
   4f038:	str	r2, [sp, #12]
   4f03c:	str	r2, [sp, #52]	; 0x34
   4f040:	strh	r2, [sp, #20]
   4f044:	str	r3, [sp, #56]	; 0x38
   4f048:	str	r1, [sp, #60]	; 0x3c
   4f04c:	b	4f088 <__read_chk@plt+0x48c04>
   4f050:	bl	6214 <__errno_location@plt>
   4f054:	ldr	r0, [r0]
   4f058:	cmp	r0, #11
   4f05c:	cmpne	r0, #4
   4f060:	bne	4f0ec <__read_chk@plt+0x48c68>
   4f064:	bl	5740 <strerror@plt>
   4f068:	mov	r1, r9
   4f06c:	mov	r2, r0
   4f070:	mov	r0, r7
   4f074:	bl	402b0 <__read_chk@plt+0x39e2c>
   4f078:	mov	r0, r8
   4f07c:	mov	r2, r4
   4f080:	mov	r1, #1
   4f084:	bl	5a88 <poll@plt>
   4f088:	mov	r0, r5
   4f08c:	mov	r1, r6
   4f090:	mov	r2, #0
   4f094:	bl	5adc <recvmsg@plt>
   4f098:	cmn	r0, #1
   4f09c:	mov	r4, r0
   4f0a0:	beq	4f050 <__read_chk@plt+0x48bcc>
   4f0a4:	cmp	r0, #1
   4f0a8:	bne	4f134 <__read_chk@plt+0x48cb0>
   4f0ac:	ldr	r3, [sp, #60]	; 0x3c
   4f0b0:	cmp	r3, #11
   4f0b4:	bls	4f114 <__read_chk@plt+0x48c90>
   4f0b8:	ldr	r2, [sp, #56]	; 0x38
   4f0bc:	cmp	r2, #0
   4f0c0:	beq	4f114 <__read_chk@plt+0x48c90>
   4f0c4:	ldr	r3, [r2, #8]
   4f0c8:	cmp	r3, #1
   4f0cc:	ldreq	r0, [r2, #12]
   4f0d0:	bne	4f158 <__read_chk@plt+0x48cd4>
   4f0d4:	ldr	r2, [sp, #68]	; 0x44
   4f0d8:	ldr	r3, [sl]
   4f0dc:	cmp	r2, r3
   4f0e0:	bne	4f17c <__read_chk@plt+0x48cf8>
   4f0e4:	add	sp, sp, #72	; 0x48
   4f0e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f0ec:	bl	5740 <strerror@plt>
   4f0f0:	ldr	r1, [pc, #152]	; 4f190 <__read_chk@plt+0x48d0c>
   4f0f4:	add	r1, pc, r1
   4f0f8:	add	r1, r1, #12
   4f0fc:	mov	r2, r0
   4f100:	ldr	r0, [pc, #140]	; 4f194 <__read_chk@plt+0x48d10>
   4f104:	add	r0, pc, r0
   4f108:	bl	4005c <__read_chk@plt+0x39bd8>
   4f10c:	mov	r0, r4
   4f110:	b	4f0d4 <__read_chk@plt+0x48c50>
   4f114:	ldr	r1, [pc, #124]	; 4f198 <__read_chk@plt+0x48d14>
   4f118:	ldr	r0, [pc, #124]	; 4f19c <__read_chk@plt+0x48d18>
   4f11c:	add	r1, pc, r1
   4f120:	add	r0, pc, r0
   4f124:	add	r1, r1, #12
   4f128:	bl	4005c <__read_chk@plt+0x39bd8>
   4f12c:	mvn	r0, #0
   4f130:	b	4f0d4 <__read_chk@plt+0x48c50>
   4f134:	ldr	r1, [pc, #100]	; 4f1a0 <__read_chk@plt+0x48d1c>
   4f138:	mov	r2, r4
   4f13c:	ldr	r0, [pc, #96]	; 4f1a4 <__read_chk@plt+0x48d20>
   4f140:	add	r1, pc, r1
   4f144:	add	r0, pc, r0
   4f148:	add	r1, r1, #12
   4f14c:	bl	4005c <__read_chk@plt+0x39bd8>
   4f150:	mvn	r0, #0
   4f154:	b	4f0d4 <__read_chk@plt+0x48c50>
   4f158:	ldr	r1, [pc, #72]	; 4f1a8 <__read_chk@plt+0x48d24>
   4f15c:	mov	r2, r4
   4f160:	ldr	r0, [pc, #68]	; 4f1ac <__read_chk@plt+0x48d28>
   4f164:	add	r1, pc, r1
   4f168:	add	r0, pc, r0
   4f16c:	add	r1, r1, #12
   4f170:	bl	4005c <__read_chk@plt+0x39bd8>
   4f174:	mvn	r0, #0
   4f178:	b	4f0d4 <__read_chk@plt+0x48c50>
   4f17c:	bl	5d64 <__stack_chk_fail@plt>
   4f180:	andeq	r1, r7, r0, lsr r9
   4f184:	andeq	r0, r0, r8, asr #11
   4f188:	andeq	lr, r3, r8, lsr r7
   4f18c:	andeq	lr, r3, r8, ror #14
   4f190:	andeq	lr, r3, r8, lsr #12
   4f194:	andeq	lr, r3, r0, ror r6
   4f198:	andeq	lr, r3, r0, lsl #12
   4f19c:	muleq	r3, r0, r6
   4f1a0:	ldrdeq	lr, [r3], -ip
   4f1a4:	andeq	lr, r3, r0, asr #12
   4f1a8:			; <UNDEFINED> instruction: 0x0003e5b8
   4f1ac:	andeq	lr, r3, r0, ror #12
   4f1b0:	ldr	ip, [pc, #676]	; 4f45c <__read_chk@plt+0x48fd8>
   4f1b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f1b8:	add	ip, pc, ip
   4f1bc:	ldr	lr, [pc, #668]	; 4f460 <__read_chk@plt+0x48fdc>
   4f1c0:	mov	sl, r3
   4f1c4:	sub	sp, sp, #132	; 0x84
   4f1c8:	mov	r4, r0
   4f1cc:	mov	r0, #2
   4f1d0:	mov	r6, r1
   4f1d4:	ldr	r5, [ip, lr]
   4f1d8:	mov	r7, r2
   4f1dc:	ldr	r3, [r5]
   4f1e0:	str	r3, [sp, #124]	; 0x7c
   4f1e4:	bl	56acc <__read_chk@plt+0x50648>
   4f1e8:	cmp	r7, #0
   4f1ec:	movne	r3, #0
   4f1f0:	strne	r3, [r7]
   4f1f4:	cmp	r6, #0
   4f1f8:	mov	r9, r0
   4f1fc:	movne	r3, #0
   4f200:	strne	r3, [r6]
   4f204:	cmp	r4, #0
   4f208:	beq	4f318 <__read_chk@plt+0x48e94>
   4f20c:	ldr	r3, [r4, #12]
   4f210:	cmp	r3, #0
   4f214:	beq	4f318 <__read_chk@plt+0x48e94>
   4f218:	ldr	r0, [r4]
   4f21c:	bl	27b48 <__read_chk@plt+0x216c4>
   4f220:	cmp	r0, #2
   4f224:	bne	4f318 <__read_chk@plt+0x48e94>
   4f228:	cmp	r9, #0
   4f22c:	beq	4f320 <__read_chk@plt+0x48e9c>
   4f230:	add	r8, sp, #60	; 0x3c
   4f234:	mov	r1, sl
   4f238:	mov	ip, #64	; 0x40
   4f23c:	ldr	r2, [sp, #168]	; 0xa8
   4f240:	mov	r3, r8
   4f244:	str	ip, [sp]
   4f248:	bl	56d30 <__read_chk@plt+0x508ac>
   4f24c:	subs	sl, r0, #0
   4f250:	beq	4f288 <__read_chk@plt+0x48e04>
   4f254:	mov	r0, r8
   4f258:	mov	r1, #64	; 0x40
   4f25c:	bl	7b7fc <__read_chk@plt+0x75378>
   4f260:	mov	r4, #0
   4f264:	mov	r0, r4
   4f268:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4f26c:	mov	r0, sl
   4f270:	ldr	r2, [sp, #124]	; 0x7c
   4f274:	ldr	r3, [r5]
   4f278:	cmp	r2, r3
   4f27c:	bne	4f458 <__read_chk@plt+0x48fd4>
   4f280:	add	sp, sp, #132	; 0x84
   4f284:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f288:	mov	r1, r9
   4f28c:	ldr	r2, [r4, #12]
   4f290:	mov	r0, r8
   4f294:	bl	541c <DSA_do_sign@plt>
   4f298:	subs	r9, r0, #0
   4f29c:	beq	4f310 <__read_chk@plt+0x48e8c>
   4f2a0:	ldr	r0, [r9]
   4f2a4:	bl	5ff8 <BN_num_bits@plt>
   4f2a8:	mov	r1, #7
   4f2ac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4f2b0:	mov	r3, r0
   4f2b4:	add	r4, r0, #7
   4f2b8:	cmp	r3, #0
   4f2bc:	ldr	r0, [r9, #4]
   4f2c0:	movlt	r3, r4
   4f2c4:	asr	r4, r3, #3
   4f2c8:	bl	5ff8 <BN_num_bits@plt>
   4f2cc:	mov	r1, #7
   4f2d0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   4f2d4:	add	r3, r0, #7
   4f2d8:	cmp	r0, #0
   4f2dc:	movlt	r0, r3
   4f2e0:	asr	r3, r0, #3
   4f2e4:	cmp	r4, #20
   4f2e8:	cmpls	r3, #20
   4f2ec:	mvnhi	sl, #0
   4f2f0:	movhi	r4, #0
   4f2f4:	bls	4f328 <__read_chk@plt+0x48ea4>
   4f2f8:	mov	r0, r8
   4f2fc:	mov	r1, #64	; 0x40
   4f300:	bl	7b7fc <__read_chk@plt+0x75378>
   4f304:	mov	r0, r9
   4f308:	bl	5998 <DSA_SIG_free@plt>
   4f30c:	b	4f264 <__read_chk@plt+0x48de0>
   4f310:	mvn	sl, #21
   4f314:	b	4f254 <__read_chk@plt+0x48dd0>
   4f318:	mvn	r0, #9
   4f31c:	b	4f270 <__read_chk@plt+0x48dec>
   4f320:	mvn	r0, #0
   4f324:	b	4f270 <__read_chk@plt+0x48dec>
   4f328:	add	fp, sp, #20
   4f32c:	mov	r1, #40	; 0x28
   4f330:	str	r3, [sp, #12]
   4f334:	mov	r0, fp
   4f338:	bl	7b7fc <__read_chk@plt+0x75378>
   4f33c:	rsb	r1, r4, #20
   4f340:	add	r1, fp, r1
   4f344:	ldr	r0, [r9]
   4f348:	bl	56a4 <BN_bn2bin@plt>
   4f34c:	ldr	r3, [sp, #12]
   4f350:	ldr	r0, [r9, #4]
   4f354:	rsb	r1, r3, #40	; 0x28
   4f358:	add	r1, fp, r1
   4f35c:	bl	56a4 <BN_bn2bin@plt>
   4f360:	ldr	r3, [sp, #172]	; 0xac
   4f364:	tst	r3, #1
   4f368:	beq	4f3bc <__read_chk@plt+0x48f38>
   4f36c:	cmp	r6, #0
   4f370:	beq	4f3a4 <__read_chk@plt+0x48f20>
   4f374:	mov	r0, #40	; 0x28
   4f378:	bl	6070 <malloc@plt>
   4f37c:	cmp	r0, #0
   4f380:	str	r0, [r6]
   4f384:	beq	4f44c <__read_chk@plt+0x48fc8>
   4f388:	mov	ip, r0
   4f38c:	ldm	fp!, {r0, r1, r2, r3}
   4f390:	stmia	ip!, {r0, r1, r2, r3}
   4f394:	ldm	fp!, {r0, r1, r2, r3}
   4f398:	stmia	ip!, {r0, r1, r2, r3}
   4f39c:	ldm	fp, {r0, r1}
   4f3a0:	stm	ip, {r0, r1}
   4f3a4:	cmp	r7, #0
   4f3a8:	moveq	r4, r7
   4f3ac:	movne	r3, #40	; 0x28
   4f3b0:	movne	r4, #0
   4f3b4:	strne	r3, [r7]
   4f3b8:	b	4f2f8 <__read_chk@plt+0x48e74>
   4f3bc:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4f3c0:	subs	r4, r0, #0
   4f3c4:	beq	4f44c <__read_chk@plt+0x48fc8>
   4f3c8:	ldr	r1, [pc, #148]	; 4f464 <__read_chk@plt+0x48fe0>
   4f3cc:	add	r1, pc, r1
   4f3d0:	bl	2ed04 <__read_chk@plt+0x28880>
   4f3d4:	subs	sl, r0, #0
   4f3d8:	bne	4f2f8 <__read_chk@plt+0x48e74>
   4f3dc:	mov	r1, fp
   4f3e0:	mov	r0, r4
   4f3e4:	mov	r2, #40	; 0x28
   4f3e8:	bl	2ec40 <__read_chk@plt+0x287bc>
   4f3ec:	subs	sl, r0, #0
   4f3f0:	bne	4f2f8 <__read_chk@plt+0x48e74>
   4f3f4:	mov	r0, r4
   4f3f8:	bl	265d8 <__read_chk@plt+0x20154>
   4f3fc:	cmp	r6, #0
   4f400:	mov	fp, r0
   4f404:	beq	4f440 <__read_chk@plt+0x48fbc>
   4f408:	bl	6070 <malloc@plt>
   4f40c:	cmp	r0, #0
   4f410:	mov	r3, r0
   4f414:	str	r0, [r6]
   4f418:	mvneq	sl, #1
   4f41c:	beq	4f2f8 <__read_chk@plt+0x48e74>
   4f420:	mov	r0, r4
   4f424:	str	r3, [sp, #12]
   4f428:	bl	26778 <__read_chk@plt+0x202f4>
   4f42c:	ldr	r3, [sp, #12]
   4f430:	mov	r2, fp
   4f434:	mov	r1, r0
   4f438:	mov	r0, r3
   4f43c:	bl	6010 <memcpy@plt>
   4f440:	cmp	r7, #0
   4f444:	strne	fp, [r7]
   4f448:	b	4f2f8 <__read_chk@plt+0x48e74>
   4f44c:	mvn	sl, #1
   4f450:	mov	r4, #0
   4f454:	b	4f2f8 <__read_chk@plt+0x48e74>
   4f458:	bl	5d64 <__stack_chk_fail@plt>
   4f45c:	andeq	r1, r7, r4, asr #14
   4f460:	andeq	r0, r0, r8, asr #11
   4f464:	strdeq	r0, [r3], -r8
   4f468:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f46c:	mov	r9, r3
   4f470:	ldr	lr, [pc, #668]	; 4f714 <__read_chk@plt+0x49290>
   4f474:	sub	sp, sp, #92	; 0x5c
   4f478:	ldr	ip, [pc, #664]	; 4f718 <__read_chk@plt+0x49294>
   4f47c:	mov	r5, r0
   4f480:	add	lr, pc, lr
   4f484:	mov	r0, #2
   4f488:	mov	r8, #0
   4f48c:	mov	r6, r1
   4f490:	ldr	r7, [lr, ip]
   4f494:	mov	r4, r2
   4f498:	str	r8, [sp, #8]
   4f49c:	mov	r2, lr
   4f4a0:	ldr	r3, [r7]
   4f4a4:	str	r3, [sp, #84]	; 0x54
   4f4a8:	bl	56acc <__read_chk@plt+0x50648>
   4f4ac:	cmp	r5, r8
   4f4b0:	str	r8, [sp, #16]
   4f4b4:	mov	sl, r0
   4f4b8:	beq	4f654 <__read_chk@plt+0x491d0>
   4f4bc:	ldr	r3, [r5, #12]
   4f4c0:	cmp	r3, #0
   4f4c4:	beq	4f654 <__read_chk@plt+0x491d0>
   4f4c8:	ldr	r0, [r5]
   4f4cc:	bl	27b48 <__read_chk@plt+0x216c4>
   4f4d0:	cmp	r0, #2
   4f4d4:	bne	4f654 <__read_chk@plt+0x491d0>
   4f4d8:	cmp	r4, #0
   4f4dc:	cmpne	r6, #0
   4f4e0:	movne	r8, #0
   4f4e4:	moveq	r8, #1
   4f4e8:	beq	4f654 <__read_chk@plt+0x491d0>
   4f4ec:	cmp	sl, #0
   4f4f0:	beq	4f6b0 <__read_chk@plt+0x4922c>
   4f4f4:	ldr	r3, [sp, #132]	; 0x84
   4f4f8:	ands	fp, r3, #1
   4f4fc:	bne	4f584 <__read_chk@plt+0x49100>
   4f500:	mov	r0, r6
   4f504:	mov	r1, r4
   4f508:	bl	25dc0 <__read_chk@plt+0x1f93c>
   4f50c:	subs	r6, r0, #0
   4f510:	beq	4f6c4 <__read_chk@plt+0x49240>
   4f514:	mov	r2, fp
   4f518:	add	r1, sp, #16
   4f51c:	bl	2e644 <__read_chk@plt+0x281c0>
   4f520:	cmp	r0, #0
   4f524:	beq	4f65c <__read_chk@plt+0x491d8>
   4f528:	mvn	r4, #3
   4f52c:	add	r0, sp, #20
   4f530:	mov	r1, #64	; 0x40
   4f534:	bl	7b7fc <__read_chk@plt+0x75378>
   4f538:	mov	r0, r6
   4f53c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4f540:	ldr	r0, [sp, #16]
   4f544:	bl	55a8 <free@plt>
   4f548:	ldr	r0, [sp, #8]
   4f54c:	cmp	r0, #0
   4f550:	moveq	r0, r4
   4f554:	beq	4f56c <__read_chk@plt+0x490e8>
   4f558:	ldr	r1, [sp, #12]
   4f55c:	bl	7b7fc <__read_chk@plt+0x75378>
   4f560:	ldr	r0, [sp, #8]
   4f564:	bl	55a8 <free@plt>
   4f568:	mov	r0, r4
   4f56c:	ldr	r2, [sp, #84]	; 0x54
   4f570:	ldr	r3, [r7]
   4f574:	cmp	r2, r3
   4f578:	bne	4f710 <__read_chk@plt+0x4928c>
   4f57c:	add	sp, sp, #92	; 0x5c
   4f580:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f584:	mov	r0, r4
   4f588:	bl	6070 <malloc@plt>
   4f58c:	cmp	r0, #0
   4f590:	str	r0, [sp, #8]
   4f594:	beq	4f6c4 <__read_chk@plt+0x49240>
   4f598:	mov	r1, r6
   4f59c:	mov	r2, r4
   4f5a0:	mov	r6, r8
   4f5a4:	bl	6010 <memcpy@plt>
   4f5a8:	str	r4, [sp, #12]
   4f5ac:	cmp	r4, #40	; 0x28
   4f5b0:	bne	4f528 <__read_chk@plt+0x490a4>
   4f5b4:	bl	613c <DSA_SIG_new@plt>
   4f5b8:	subs	r8, r0, #0
   4f5bc:	beq	4f6a8 <__read_chk@plt+0x49224>
   4f5c0:	bl	6400 <BN_new@plt>
   4f5c4:	cmp	r0, #0
   4f5c8:	str	r0, [r8]
   4f5cc:	beq	4f6b8 <__read_chk@plt+0x49234>
   4f5d0:	bl	6400 <BN_new@plt>
   4f5d4:	cmp	r0, #0
   4f5d8:	str	r0, [r8, #4]
   4f5dc:	beq	4f6b8 <__read_chk@plt+0x49234>
   4f5e0:	ldr	r0, [sp, #8]
   4f5e4:	mov	r1, #20
   4f5e8:	ldr	r2, [r8]
   4f5ec:	bl	5cf8 <BN_bin2bn@plt>
   4f5f0:	cmp	r0, #0
   4f5f4:	beq	4f6cc <__read_chk@plt+0x49248>
   4f5f8:	ldr	r0, [sp, #8]
   4f5fc:	mov	r1, #20
   4f600:	ldr	r2, [r8, #4]
   4f604:	add	r0, r0, r1
   4f608:	bl	5cf8 <BN_bin2bn@plt>
   4f60c:	cmp	r0, #0
   4f610:	beq	4f6cc <__read_chk@plt+0x49248>
   4f614:	add	fp, sp, #20
   4f618:	mov	r2, #64	; 0x40
   4f61c:	mov	r1, r9
   4f620:	str	r2, [sp]
   4f624:	mov	r0, #2
   4f628:	mov	r3, fp
   4f62c:	ldr	r2, [sp, #128]	; 0x80
   4f630:	bl	56d30 <__read_chk@plt+0x508ac>
   4f634:	subs	r4, r0, #0
   4f638:	beq	4f6e0 <__read_chk@plt+0x4925c>
   4f63c:	mov	r0, fp
   4f640:	mov	r1, #64	; 0x40
   4f644:	bl	7b7fc <__read_chk@plt+0x75378>
   4f648:	mov	r0, r8
   4f64c:	bl	5998 <DSA_SIG_free@plt>
   4f650:	b	4f538 <__read_chk@plt+0x490b4>
   4f654:	mvn	r0, #9
   4f658:	b	4f56c <__read_chk@plt+0x490e8>
   4f65c:	mov	r0, r6
   4f660:	add	r1, sp, #8
   4f664:	add	r2, sp, #12
   4f668:	bl	2e564 <__read_chk@plt+0x280e0>
   4f66c:	cmp	r0, #0
   4f670:	bne	4f528 <__read_chk@plt+0x490a4>
   4f674:	ldr	r0, [pc, #160]	; 4f71c <__read_chk@plt+0x49298>
   4f678:	ldr	r1, [sp, #16]
   4f67c:	add	r0, pc, r0
   4f680:	bl	61d8 <strcmp@plt>
   4f684:	cmp	r0, #0
   4f688:	mvnne	r4, #12
   4f68c:	bne	4f52c <__read_chk@plt+0x490a8>
   4f690:	mov	r0, r6
   4f694:	bl	265d8 <__read_chk@plt+0x20154>
   4f698:	cmp	r0, #0
   4f69c:	bne	4f6d8 <__read_chk@plt+0x49254>
   4f6a0:	ldr	r4, [sp, #12]
   4f6a4:	b	4f5ac <__read_chk@plt+0x49128>
   4f6a8:	mvn	r4, #1
   4f6ac:	b	4f52c <__read_chk@plt+0x490a8>
   4f6b0:	mvn	r0, #0
   4f6b4:	b	4f56c <__read_chk@plt+0x490e8>
   4f6b8:	mvn	r4, #1
   4f6bc:	add	fp, sp, #20
   4f6c0:	b	4f63c <__read_chk@plt+0x491b8>
   4f6c4:	mvn	r0, #1
   4f6c8:	b	4f56c <__read_chk@plt+0x490e8>
   4f6cc:	mvn	r4, #21
   4f6d0:	add	fp, sp, #20
   4f6d4:	b	4f63c <__read_chk@plt+0x491b8>
   4f6d8:	mvn	r4, #22
   4f6dc:	b	4f52c <__read_chk@plt+0x490a8>
   4f6e0:	mov	r1, sl
   4f6e4:	ldr	r3, [r5, #12]
   4f6e8:	mov	r0, fp
   4f6ec:	mov	r2, r8
   4f6f0:	bl	6448 <DSA_do_verify@plt>
   4f6f4:	cmp	r0, #0
   4f6f8:	mvneq	r4, #20
   4f6fc:	beq	4f63c <__read_chk@plt+0x491b8>
   4f700:	cmp	r0, #1
   4f704:	moveq	r4, #0
   4f708:	mvnne	r4, #21
   4f70c:	b	4f63c <__read_chk@plt+0x491b8>
   4f710:	bl	5d64 <__stack_chk_fail@plt>
   4f714:	andeq	r1, r7, ip, ror r4
   4f718:	andeq	r0, r0, r8, asr #11
   4f71c:	andeq	r0, r3, r8, asr #12
   4f720:	ldr	ip, [pc, #560]	; 4f958 <__read_chk@plt+0x494d4>
   4f724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f728:	subs	r9, r2, #0
   4f72c:	ldr	r2, [pc, #552]	; 4f95c <__read_chk@plt+0x494d8>
   4f730:	add	ip, pc, ip
   4f734:	mov	sl, r3
   4f738:	sub	sp, sp, #92	; 0x5c
   4f73c:	mov	r4, r0
   4f740:	mov	r6, r1
   4f744:	ldr	r5, [ip, r2]
   4f748:	mov	r0, ip
   4f74c:	ldr	r3, [r5]
   4f750:	str	r3, [sp, #84]	; 0x54
   4f754:	movne	r3, #0
   4f758:	strne	r3, [r9]
   4f75c:	cmp	r1, #0
   4f760:	movne	r3, #0
   4f764:	strne	r3, [r1]
   4f768:	cmp	r4, #0
   4f76c:	beq	4f80c <__read_chk@plt+0x49388>
   4f770:	ldr	r3, [r4, #20]
   4f774:	cmp	r3, #0
   4f778:	beq	4f80c <__read_chk@plt+0x49388>
   4f77c:	ldr	r0, [r4]
   4f780:	bl	27b48 <__read_chk@plt+0x216c4>
   4f784:	cmp	r0, #3
   4f788:	bne	4f80c <__read_chk@plt+0x49388>
   4f78c:	ldr	r0, [r4, #16]
   4f790:	bl	27cbc <__read_chk@plt+0x21838>
   4f794:	cmn	r0, #1
   4f798:	mov	r7, r0
   4f79c:	beq	4f88c <__read_chk@plt+0x49408>
   4f7a0:	bl	56acc <__read_chk@plt+0x50648>
   4f7a4:	subs	fp, r0, #0
   4f7a8:	beq	4f88c <__read_chk@plt+0x49408>
   4f7ac:	add	r8, sp, #20
   4f7b0:	mov	r0, r7
   4f7b4:	mov	r2, #64	; 0x40
   4f7b8:	mov	r1, sl
   4f7bc:	str	r2, [sp]
   4f7c0:	mov	r3, r8
   4f7c4:	ldr	r2, [sp, #128]	; 0x80
   4f7c8:	bl	56d30 <__read_chk@plt+0x508ac>
   4f7cc:	subs	r7, r0, #0
   4f7d0:	beq	4f814 <__read_chk@plt+0x49390>
   4f7d4:	mov	r1, #64	; 0x40
   4f7d8:	mov	r0, r8
   4f7dc:	bl	7b7fc <__read_chk@plt+0x75378>
   4f7e0:	mov	r0, #0
   4f7e4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4f7e8:	mov	r0, #0
   4f7ec:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4f7f0:	mov	r0, r7
   4f7f4:	ldr	r2, [sp, #84]	; 0x54
   4f7f8:	ldr	r3, [r5]
   4f7fc:	cmp	r2, r3
   4f800:	bne	4f954 <__read_chk@plt+0x494d0>
   4f804:	add	sp, sp, #92	; 0x5c
   4f808:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f80c:	mvn	r0, #9
   4f810:	b	4f7f4 <__read_chk@plt+0x49370>
   4f814:	mov	r1, fp
   4f818:	mov	r0, r8
   4f81c:	ldr	r2, [r4, #20]
   4f820:	bl	58b4 <ECDSA_do_sign@plt>
   4f824:	subs	r7, r0, #0
   4f828:	beq	4f894 <__read_chk@plt+0x49410>
   4f82c:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4f830:	subs	sl, r0, #0
   4f834:	beq	4f940 <__read_chk@plt+0x494bc>
   4f838:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4f83c:	subs	fp, r0, #0
   4f840:	beq	4f94c <__read_chk@plt+0x494c8>
   4f844:	mov	r0, sl
   4f848:	ldr	r1, [r7]
   4f84c:	bl	2f8cc <__read_chk@plt+0x29448>
   4f850:	subs	r3, r0, #0
   4f854:	beq	4f89c <__read_chk@plt+0x49418>
   4f858:	mov	r1, #64	; 0x40
   4f85c:	mov	r0, r8
   4f860:	str	r3, [sp, #8]
   4f864:	bl	7b7fc <__read_chk@plt+0x75378>
   4f868:	mov	r0, fp
   4f86c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4f870:	mov	r0, sl
   4f874:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4f878:	mov	r0, r7
   4f87c:	bl	5914 <ECDSA_SIG_free@plt>
   4f880:	ldr	r3, [sp, #8]
   4f884:	mov	r0, r3
   4f888:	b	4f7f4 <__read_chk@plt+0x49370>
   4f88c:	mvn	r0, #0
   4f890:	b	4f7f4 <__read_chk@plt+0x49370>
   4f894:	mvn	r7, #21
   4f898:	b	4f7d4 <__read_chk@plt+0x49350>
   4f89c:	mov	r0, sl
   4f8a0:	ldr	r1, [r7, #4]
   4f8a4:	bl	2f8cc <__read_chk@plt+0x29448>
   4f8a8:	subs	r3, r0, #0
   4f8ac:	bne	4f858 <__read_chk@plt+0x493d4>
   4f8b0:	mov	r0, r4
   4f8b4:	bl	27630 <__read_chk@plt+0x211ac>
   4f8b8:	mov	r1, r0
   4f8bc:	mov	r0, fp
   4f8c0:	bl	2ed04 <__read_chk@plt+0x28880>
   4f8c4:	subs	r3, r0, #0
   4f8c8:	bne	4f858 <__read_chk@plt+0x493d4>
   4f8cc:	mov	r0, fp
   4f8d0:	mov	r1, sl
   4f8d4:	bl	2ed44 <__read_chk@plt+0x288c0>
   4f8d8:	subs	r3, r0, #0
   4f8dc:	bne	4f858 <__read_chk@plt+0x493d4>
   4f8e0:	mov	r0, fp
   4f8e4:	str	r3, [sp, #8]
   4f8e8:	bl	265d8 <__read_chk@plt+0x20154>
   4f8ec:	cmp	r6, #0
   4f8f0:	ldr	r3, [sp, #8]
   4f8f4:	mov	r4, r0
   4f8f8:	beq	4f934 <__read_chk@plt+0x494b0>
   4f8fc:	bl	6070 <malloc@plt>
   4f900:	cmp	r0, #0
   4f904:	mov	r2, r0
   4f908:	str	r0, [r6]
   4f90c:	beq	4f94c <__read_chk@plt+0x494c8>
   4f910:	mov	r0, fp
   4f914:	str	r2, [sp, #12]
   4f918:	bl	26778 <__read_chk@plt+0x202f4>
   4f91c:	ldr	r2, [sp, #12]
   4f920:	mov	r1, r0
   4f924:	mov	r0, r2
   4f928:	mov	r2, r4
   4f92c:	bl	6010 <memcpy@plt>
   4f930:	ldr	r3, [sp, #8]
   4f934:	cmp	r9, #0
   4f938:	strne	r4, [r9]
   4f93c:	b	4f858 <__read_chk@plt+0x493d4>
   4f940:	mvn	r3, #1
   4f944:	mov	fp, sl
   4f948:	b	4f858 <__read_chk@plt+0x493d4>
   4f94c:	mvn	r3, #1
   4f950:	b	4f858 <__read_chk@plt+0x493d4>
   4f954:	bl	5d64 <__stack_chk_fail@plt>
   4f958:	andeq	r1, r7, ip, asr #3
   4f95c:	andeq	r0, r0, r8, asr #11
   4f960:	ldr	ip, [pc, #576]	; 4fba8 <__read_chk@plt+0x49724>
   4f964:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4f968:	add	ip, pc, ip
   4f96c:	ldr	r7, [pc, #568]	; 4fbac <__read_chk@plt+0x49728>
   4f970:	mov	r8, r3
   4f974:	sub	sp, sp, #100	; 0x64
   4f978:	subs	r4, r0, #0
   4f97c:	mov	r5, r2
   4f980:	mov	r0, ip
   4f984:	ldr	r7, [ip, r7]
   4f988:	mov	r2, #0
   4f98c:	mov	r6, r1
   4f990:	str	r2, [sp, #20]
   4f994:	str	r2, [sp, #24]
   4f998:	ldr	r3, [r7]
   4f99c:	str	r3, [sp, #92]	; 0x5c
   4f9a0:	beq	4fa60 <__read_chk@plt+0x495dc>
   4f9a4:	ldr	r3, [r4, #20]
   4f9a8:	cmp	r3, #0
   4f9ac:	beq	4fa60 <__read_chk@plt+0x495dc>
   4f9b0:	ldr	r0, [r4]
   4f9b4:	bl	27b48 <__read_chk@plt+0x216c4>
   4f9b8:	cmp	r0, #3
   4f9bc:	bne	4fa60 <__read_chk@plt+0x495dc>
   4f9c0:	cmp	r5, #0
   4f9c4:	cmpne	r6, #0
   4f9c8:	movne	sl, #0
   4f9cc:	moveq	sl, #1
   4f9d0:	beq	4fa60 <__read_chk@plt+0x495dc>
   4f9d4:	ldr	r0, [r4, #16]
   4f9d8:	bl	27cbc <__read_chk@plt+0x21838>
   4f9dc:	cmn	r0, #1
   4f9e0:	mov	r9, r0
   4f9e4:	beq	4fafc <__read_chk@plt+0x49678>
   4f9e8:	bl	56acc <__read_chk@plt+0x50648>
   4f9ec:	subs	fp, r0, #0
   4f9f0:	beq	4fafc <__read_chk@plt+0x49678>
   4f9f4:	mov	r1, r5
   4f9f8:	mov	r0, r6
   4f9fc:	bl	25dc0 <__read_chk@plt+0x1f93c>
   4fa00:	subs	r5, r0, #0
   4fa04:	beq	4fb04 <__read_chk@plt+0x49680>
   4fa08:	mov	r2, sl
   4fa0c:	add	r1, sp, #24
   4fa10:	bl	2e644 <__read_chk@plt+0x281c0>
   4fa14:	cmp	r0, #0
   4fa18:	beq	4fa68 <__read_chk@plt+0x495e4>
   4fa1c:	mvn	r6, #3
   4fa20:	add	r0, sp, #28
   4fa24:	mov	r1, #64	; 0x40
   4fa28:	bl	7b7fc <__read_chk@plt+0x75378>
   4fa2c:	ldr	r0, [sp, #20]
   4fa30:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4fa34:	mov	r0, r5
   4fa38:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4fa3c:	ldr	r0, [sp, #24]
   4fa40:	bl	55a8 <free@plt>
   4fa44:	mov	r0, r6
   4fa48:	ldr	r2, [sp, #92]	; 0x5c
   4fa4c:	ldr	r3, [r7]
   4fa50:	cmp	r2, r3
   4fa54:	bne	4fba4 <__read_chk@plt+0x49720>
   4fa58:	add	sp, sp, #100	; 0x64
   4fa5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fa60:	mvn	r0, #9
   4fa64:	b	4fa48 <__read_chk@plt+0x495c4>
   4fa68:	mov	r0, r5
   4fa6c:	add	r1, sp, #20
   4fa70:	bl	2ed78 <__read_chk@plt+0x288f4>
   4fa74:	cmp	r0, #0
   4fa78:	bne	4fa1c <__read_chk@plt+0x49598>
   4fa7c:	mov	r0, r4
   4fa80:	bl	27630 <__read_chk@plt+0x211ac>
   4fa84:	ldr	r1, [sp, #24]
   4fa88:	bl	61d8 <strcmp@plt>
   4fa8c:	cmp	r0, #0
   4fa90:	mvnne	r6, #12
   4fa94:	bne	4fa20 <__read_chk@plt+0x4959c>
   4fa98:	mov	r0, r5
   4fa9c:	bl	265d8 <__read_chk@plt+0x20154>
   4faa0:	cmp	r0, #0
   4faa4:	mvnne	r6, #22
   4faa8:	bne	4fa20 <__read_chk@plt+0x4959c>
   4faac:	bl	5a28 <ECDSA_SIG_new@plt>
   4fab0:	subs	sl, r0, #0
   4fab4:	beq	4fb0c <__read_chk@plt+0x49688>
   4fab8:	ldr	r0, [sp, #20]
   4fabc:	ldr	r1, [sl]
   4fac0:	bl	2f604 <__read_chk@plt+0x29180>
   4fac4:	cmp	r0, #0
   4fac8:	beq	4fb14 <__read_chk@plt+0x49690>
   4facc:	add	ip, sp, #28
   4fad0:	mvn	r6, #3
   4fad4:	mov	r0, ip
   4fad8:	mov	r1, #64	; 0x40
   4fadc:	bl	7b7fc <__read_chk@plt+0x75378>
   4fae0:	ldr	r0, [sp, #20]
   4fae4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4fae8:	mov	r0, r5
   4faec:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4faf0:	mov	r0, sl
   4faf4:	bl	5914 <ECDSA_SIG_free@plt>
   4faf8:	b	4fa3c <__read_chk@plt+0x495b8>
   4fafc:	mvn	r0, #0
   4fb00:	b	4fa48 <__read_chk@plt+0x495c4>
   4fb04:	mvn	r0, #1
   4fb08:	b	4fa48 <__read_chk@plt+0x495c4>
   4fb0c:	mvn	r6, #1
   4fb10:	b	4fa20 <__read_chk@plt+0x4959c>
   4fb14:	ldr	r0, [sp, #20]
   4fb18:	ldr	r1, [sl, #4]
   4fb1c:	bl	2f604 <__read_chk@plt+0x29180>
   4fb20:	cmp	r0, #0
   4fb24:	bne	4facc <__read_chk@plt+0x49648>
   4fb28:	ldr	r0, [sp, #20]
   4fb2c:	bl	265d8 <__read_chk@plt+0x20154>
   4fb30:	cmp	r0, #0
   4fb34:	addne	ip, sp, #28
   4fb38:	mvnne	r6, #22
   4fb3c:	bne	4fad4 <__read_chk@plt+0x49650>
   4fb40:	add	ip, sp, #28
   4fb44:	mov	r2, #64	; 0x40
   4fb48:	mov	r0, r9
   4fb4c:	str	r2, [sp]
   4fb50:	mov	r3, ip
   4fb54:	mov	r1, r8
   4fb58:	ldr	r2, [sp, #136]	; 0x88
   4fb5c:	str	ip, [sp, #12]
   4fb60:	bl	56d30 <__read_chk@plt+0x508ac>
   4fb64:	ldr	ip, [sp, #12]
   4fb68:	subs	r6, r0, #0
   4fb6c:	bne	4fad4 <__read_chk@plt+0x49650>
   4fb70:	mov	r0, ip
   4fb74:	mov	r1, fp
   4fb78:	ldr	r3, [r4, #20]
   4fb7c:	mov	r2, sl
   4fb80:	bl	5ca4 <ECDSA_do_verify@plt>
   4fb84:	ldr	ip, [sp, #12]
   4fb88:	cmp	r0, #0
   4fb8c:	mvneq	r6, #20
   4fb90:	beq	4fad4 <__read_chk@plt+0x49650>
   4fb94:	cmp	r0, #1
   4fb98:	moveq	r6, #0
   4fb9c:	mvnne	r6, #21
   4fba0:	b	4fad4 <__read_chk@plt+0x49650>
   4fba4:	bl	5d64 <__stack_chk_fail@plt>
   4fba8:	muleq	r7, r4, pc	; <UNPREDICTABLE>
   4fbac:	andeq	r0, r0, r8, asr #11
   4fbb0:	ldr	r1, [pc, #116]	; 4fc2c <__read_chk@plt+0x497a8>
   4fbb4:	push	{r4, lr}
   4fbb8:	add	r1, pc, r1
   4fbbc:	mov	r4, r0
   4fbc0:	bl	61d8 <strcmp@plt>
   4fbc4:	cmp	r0, #0
   4fbc8:	bne	4fbd4 <__read_chk@plt+0x49750>
   4fbcc:	mov	r0, #2
   4fbd0:	pop	{r4, pc}
   4fbd4:	ldr	r1, [pc, #84]	; 4fc30 <__read_chk@plt+0x497ac>
   4fbd8:	mov	r0, r4
   4fbdc:	add	r1, pc, r1
   4fbe0:	bl	61d8 <strcmp@plt>
   4fbe4:	cmp	r0, #0
   4fbe8:	beq	4fbcc <__read_chk@plt+0x49748>
   4fbec:	ldr	r1, [pc, #64]	; 4fc34 <__read_chk@plt+0x497b0>
   4fbf0:	mov	r0, r4
   4fbf4:	add	r1, pc, r1
   4fbf8:	bl	61d8 <strcmp@plt>
   4fbfc:	cmp	r0, #0
   4fc00:	bne	4fc0c <__read_chk@plt+0x49788>
   4fc04:	mov	r0, #3
   4fc08:	pop	{r4, pc}
   4fc0c:	ldr	r1, [pc, #36]	; 4fc38 <__read_chk@plt+0x497b4>
   4fc10:	mov	r0, r4
   4fc14:	add	r1, pc, r1
   4fc18:	bl	61d8 <strcmp@plt>
   4fc1c:	cmp	r0, #0
   4fc20:	mvnne	r0, #0
   4fc24:	moveq	r0, #5
   4fc28:	pop	{r4, pc}
   4fc2c:	andeq	r8, r3, r4, asr #1
   4fc30:	strdeq	r8, [r3], -r4
   4fc34:	andeq	r5, r3, r0, ror #11
   4fc38:	ldrdeq	r5, [r3], -r0
   4fc3c:	ldr	ip, [pc, #736]	; 4ff24 <__read_chk@plt+0x49aa0>
   4fc40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fc44:	subs	r8, r2, #0
   4fc48:	ldr	r2, [pc, #728]	; 4ff28 <__read_chk@plt+0x49aa4>
   4fc4c:	add	ip, pc, ip
   4fc50:	mov	sl, r3
   4fc54:	sub	sp, sp, #100	; 0x64
   4fc58:	mov	r3, ip
   4fc5c:	mov	r4, r0
   4fc60:	ldr	r6, [ip, r2]
   4fc64:	mov	r7, r1
   4fc68:	ldr	r0, [sp, #140]	; 0x8c
   4fc6c:	ldr	r3, [r6]
   4fc70:	str	r3, [sp, #92]	; 0x5c
   4fc74:	movne	r3, #0
   4fc78:	strne	r3, [r8]
   4fc7c:	cmp	r1, #0
   4fc80:	movne	r3, #0
   4fc84:	strne	r3, [r1]
   4fc88:	cmp	r0, #0
   4fc8c:	beq	4fc9c <__read_chk@plt+0x49818>
   4fc90:	ldrb	r3, [r0]
   4fc94:	cmp	r3, #0
   4fc98:	bne	4fd7c <__read_chk@plt+0x498f8>
   4fc9c:	mov	r5, #2
   4fca0:	cmp	r4, #0
   4fca4:	beq	4fd9c <__read_chk@plt+0x49918>
   4fca8:	ldr	r3, [r4, #8]
   4fcac:	cmp	r3, #0
   4fcb0:	beq	4fd9c <__read_chk@plt+0x49918>
   4fcb4:	cmn	r5, #1
   4fcb8:	beq	4fd9c <__read_chk@plt+0x49918>
   4fcbc:	ldr	r0, [r4]
   4fcc0:	bl	27b48 <__read_chk@plt+0x216c4>
   4fcc4:	cmp	r0, #1
   4fcc8:	bne	4fd9c <__read_chk@plt+0x49918>
   4fccc:	ldr	r3, [r4, #8]
   4fcd0:	ldr	r0, [r3, #16]
   4fcd4:	bl	5ff8 <BN_num_bits@plt>
   4fcd8:	cmp	r0, #768	; 0x300
   4fcdc:	blt	4fd9c <__read_chk@plt+0x49918>
   4fce0:	ldr	r0, [r4, #8]
   4fce4:	bl	6304 <RSA_size@plt>
   4fce8:	sub	r3, r0, #1
   4fcec:	mov	r9, r0
   4fcf0:	cmp	r3, #2048	; 0x800
   4fcf4:	bcs	4fd9c <__read_chk@plt+0x49918>
   4fcf8:	sub	r3, r5, #2
   4fcfc:	cmp	r3, #3
   4fd00:	mvnhi	r3, #0
   4fd04:	strhi	r3, [sp, #20]
   4fd08:	bls	4fd88 <__read_chk@plt+0x49904>
   4fd0c:	mov	r0, r5
   4fd10:	bl	56acc <__read_chk@plt+0x50648>
   4fd14:	cmp	r0, #0
   4fd18:	str	r0, [sp, #16]
   4fd1c:	beq	4fe10 <__read_chk@plt+0x4998c>
   4fd20:	add	fp, sp, #28
   4fd24:	mov	r1, sl
   4fd28:	mov	r2, #64	; 0x40
   4fd2c:	mov	r0, r5
   4fd30:	str	r2, [sp]
   4fd34:	mov	r3, fp
   4fd38:	ldr	r2, [sp, #136]	; 0x88
   4fd3c:	bl	56d30 <__read_chk@plt+0x508ac>
   4fd40:	subs	sl, r0, #0
   4fd44:	beq	4fda4 <__read_chk@plt+0x49920>
   4fd48:	mov	r0, fp
   4fd4c:	mov	r1, #64	; 0x40
   4fd50:	bl	7b7fc <__read_chk@plt+0x75378>
   4fd54:	mov	r4, #0
   4fd58:	mov	r0, r4
   4fd5c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   4fd60:	mov	r0, sl
   4fd64:	ldr	r2, [sp, #92]	; 0x5c
   4fd68:	ldr	r3, [r6]
   4fd6c:	cmp	r2, r3
   4fd70:	bne	4ff20 <__read_chk@plt+0x49a9c>
   4fd74:	add	sp, sp, #100	; 0x64
   4fd78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fd7c:	bl	4fbb0 <__read_chk@plt+0x4972c>
   4fd80:	mov	r5, r0
   4fd84:	b	4fca0 <__read_chk@plt+0x4981c>
   4fd88:	ldr	r2, [pc, #412]	; 4ff2c <__read_chk@plt+0x49aa8>
   4fd8c:	add	r2, pc, r2
   4fd90:	ldr	r2, [r2, r3, lsl #2]
   4fd94:	str	r2, [sp, #20]
   4fd98:	b	4fd0c <__read_chk@plt+0x49888>
   4fd9c:	mvn	r0, #9
   4fda0:	b	4fd64 <__read_chk@plt+0x498e0>
   4fda4:	mov	r0, r9
   4fda8:	bl	6070 <malloc@plt>
   4fdac:	cmp	r0, #0
   4fdb0:	str	r0, [sp, #12]
   4fdb4:	beq	4fe18 <__read_chk@plt+0x49994>
   4fdb8:	add	r3, sp, #24
   4fdbc:	str	r3, [sp]
   4fdc0:	ldr	lr, [r4, #8]
   4fdc4:	mov	r1, fp
   4fdc8:	ldr	r0, [sp, #20]
   4fdcc:	ldr	r2, [sp, #16]
   4fdd0:	ldr	r3, [sp, #12]
   4fdd4:	str	lr, [sp, #4]
   4fdd8:	bl	6130 <RSA_sign@plt>
   4fddc:	cmp	r0, #1
   4fde0:	movne	r4, sl
   4fde4:	mvnne	sl, #21
   4fde8:	beq	4fe20 <__read_chk@plt+0x4999c>
   4fdec:	mov	r0, fp
   4fdf0:	mov	r1, #64	; 0x40
   4fdf4:	bl	7b7fc <__read_chk@plt+0x75378>
   4fdf8:	ldr	r0, [sp, #12]
   4fdfc:	mov	r1, r9
   4fe00:	bl	7b7fc <__read_chk@plt+0x75378>
   4fe04:	ldr	r0, [sp, #12]
   4fe08:	bl	55a8 <free@plt>
   4fe0c:	b	4fd58 <__read_chk@plt+0x498d4>
   4fe10:	mvn	r0, #0
   4fe14:	b	4fd64 <__read_chk@plt+0x498e0>
   4fe18:	mvn	sl, #1
   4fe1c:	b	4fd48 <__read_chk@plt+0x498c4>
   4fe20:	ldr	r2, [sp, #24]
   4fe24:	cmp	r9, r2
   4fe28:	bhi	4fedc <__read_chk@plt+0x49a58>
   4fe2c:	movcc	r4, sl
   4fe30:	mvncc	sl, #0
   4fe34:	bcc	4fdec <__read_chk@plt+0x49968>
   4fe38:	bl	25d50 <__read_chk@plt+0x1f8cc>
   4fe3c:	subs	r4, r0, #0
   4fe40:	beq	4ff18 <__read_chk@plt+0x49a94>
   4fe44:	cmp	r5, #3
   4fe48:	beq	4ff0c <__read_chk@plt+0x49a88>
   4fe4c:	cmp	r5, #5
   4fe50:	beq	4ff00 <__read_chk@plt+0x49a7c>
   4fe54:	ldr	r1, [pc, #212]	; 4ff30 <__read_chk@plt+0x49aac>
   4fe58:	cmp	r5, #2
   4fe5c:	add	r1, pc, r1
   4fe60:	movne	r1, #0
   4fe64:	mov	r0, r4
   4fe68:	bl	2ed04 <__read_chk@plt+0x28880>
   4fe6c:	subs	sl, r0, #0
   4fe70:	bne	4fdec <__read_chk@plt+0x49968>
   4fe74:	mov	r0, r4
   4fe78:	ldr	r1, [sp, #12]
   4fe7c:	mov	r2, r9
   4fe80:	bl	2ec40 <__read_chk@plt+0x287bc>
   4fe84:	subs	sl, r0, #0
   4fe88:	bne	4fdec <__read_chk@plt+0x49968>
   4fe8c:	mov	r0, r4
   4fe90:	bl	265d8 <__read_chk@plt+0x20154>
   4fe94:	cmp	r7, #0
   4fe98:	str	r0, [sp, #24]
   4fe9c:	beq	4fecc <__read_chk@plt+0x49a48>
   4fea0:	bl	6070 <malloc@plt>
   4fea4:	cmp	r0, #0
   4fea8:	mov	r5, r0
   4feac:	str	r0, [r7]
   4feb0:	beq	4ff18 <__read_chk@plt+0x49a94>
   4feb4:	mov	r0, r4
   4feb8:	bl	26778 <__read_chk@plt+0x202f4>
   4febc:	ldr	r2, [sp, #24]
   4fec0:	mov	r1, r0
   4fec4:	mov	r0, r5
   4fec8:	bl	6010 <memcpy@plt>
   4fecc:	cmp	r8, #0
   4fed0:	ldrne	r3, [sp, #24]
   4fed4:	strne	r3, [r8]
   4fed8:	b	4fdec <__read_chk@plt+0x49968>
   4fedc:	ldr	r3, [sp, #12]
   4fee0:	rsb	r4, r2, r9
   4fee4:	add	r0, r3, r4
   4fee8:	mov	r1, r3
   4feec:	bl	5ae8 <memmove@plt>
   4fef0:	ldr	r0, [sp, #12]
   4fef4:	mov	r1, r4
   4fef8:	bl	7b7fc <__read_chk@plt+0x75378>
   4fefc:	b	4fe38 <__read_chk@plt+0x499b4>
   4ff00:	ldr	r1, [pc, #44]	; 4ff34 <__read_chk@plt+0x49ab0>
   4ff04:	add	r1, pc, r1
   4ff08:	b	4fe64 <__read_chk@plt+0x499e0>
   4ff0c:	ldr	r1, [pc, #36]	; 4ff38 <__read_chk@plt+0x49ab4>
   4ff10:	add	r1, pc, r1
   4ff14:	b	4fe64 <__read_chk@plt+0x499e0>
   4ff18:	mvn	sl, #1
   4ff1c:	b	4fdec <__read_chk@plt+0x49968>
   4ff20:	bl	5d64 <__stack_chk_fail@plt>
   4ff24:			; <UNDEFINED> instruction: 0x00070cb0
   4ff28:	andeq	r0, r0, r8, asr #11
   4ff2c:	andeq	sp, r3, r8, asr sl
   4ff30:	andeq	r7, r3, r0, lsr #28
   4ff34:	andeq	r5, r3, r0, ror #5
   4ff38:	andeq	r5, r3, r4, asr #5
   4ff3c:	ldr	ip, [pc, #956]	; 50300 <__read_chk@plt+0x49e7c>
   4ff40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ff44:	subs	r8, r0, #0
   4ff48:	ldr	r0, [pc, #948]	; 50304 <__read_chk@plt+0x49e80>
   4ff4c:	add	ip, pc, ip
   4ff50:	sub	sp, sp, #108	; 0x6c
   4ff54:	mov	r9, r3
   4ff58:	mov	r3, #0
   4ff5c:	mov	r5, r2
   4ff60:	ldr	r4, [ip, r0]
   4ff64:	mov	r2, ip
   4ff68:	str	r3, [sp, #24]
   4ff6c:	mov	r6, r1
   4ff70:	str	r3, [sp, #32]
   4ff74:	ldr	r3, [r4]
   4ff78:	str	r3, [sp, #100]	; 0x64
   4ff7c:	beq	50094 <__read_chk@plt+0x49c10>
   4ff80:	ldr	r3, [r8, #8]
   4ff84:	cmp	r3, #0
   4ff88:	beq	50094 <__read_chk@plt+0x49c10>
   4ff8c:	ldr	r0, [r8]
   4ff90:	bl	27b48 <__read_chk@plt+0x216c4>
   4ff94:	cmp	r0, #1
   4ff98:	bne	50094 <__read_chk@plt+0x49c10>
   4ff9c:	ldr	r3, [r8, #8]
   4ffa0:	ldr	r0, [r3, #16]
   4ffa4:	bl	5ff8 <BN_num_bits@plt>
   4ffa8:	cmp	r0, #768	; 0x300
   4ffac:	blt	50094 <__read_chk@plt+0x49c10>
   4ffb0:	cmp	r5, #0
   4ffb4:	cmpne	r6, #0
   4ffb8:	movne	r7, #0
   4ffbc:	moveq	r7, #1
   4ffc0:	beq	50094 <__read_chk@plt+0x49c10>
   4ffc4:	mov	r1, r5
   4ffc8:	mov	r0, r6
   4ffcc:	bl	25dc0 <__read_chk@plt+0x1f93c>
   4ffd0:	subs	r5, r0, #0
   4ffd4:	beq	500d4 <__read_chk@plt+0x49c50>
   4ffd8:	mov	r2, r7
   4ffdc:	add	r1, sp, #24
   4ffe0:	bl	2e644 <__read_chk@plt+0x281c0>
   4ffe4:	cmp	r0, #0
   4ffe8:	beq	50048 <__read_chk@plt+0x49bc4>
   4ffec:	ldr	r0, [sp, #32]
   4fff0:	add	r6, sp, #36	; 0x24
   4fff4:	mvn	r9, #3
   4fff8:	cmp	r0, #0
   4fffc:	beq	50010 <__read_chk@plt+0x49b8c>
   50000:	ldr	r1, [sp, #28]
   50004:	bl	7b7fc <__read_chk@plt+0x75378>
   50008:	ldr	r0, [sp, #32]
   5000c:	bl	55a8 <free@plt>
   50010:	ldr	r0, [sp, #24]
   50014:	bl	55a8 <free@plt>
   50018:	mov	r0, r5
   5001c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   50020:	mov	r0, r6
   50024:	mov	r1, #64	; 0x40
   50028:	bl	7b7fc <__read_chk@plt+0x75378>
   5002c:	mov	r0, r9
   50030:	ldr	r2, [sp, #100]	; 0x64
   50034:	ldr	r3, [r4]
   50038:	cmp	r2, r3
   5003c:	bne	50180 <__read_chk@plt+0x49cfc>
   50040:	add	sp, sp, #108	; 0x6c
   50044:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50048:	ldr	r0, [sp, #24]
   5004c:	bl	4fbb0 <__read_chk@plt+0x4972c>
   50050:	cmn	r0, #1
   50054:	mov	sl, r0
   50058:	beq	5009c <__read_chk@plt+0x49c18>
   5005c:	mov	r0, r5
   50060:	add	r1, sp, #32
   50064:	add	r2, sp, #28
   50068:	bl	2e564 <__read_chk@plt+0x280e0>
   5006c:	cmp	r0, #0
   50070:	bne	4ffec <__read_chk@plt+0x49b68>
   50074:	mov	r0, r5
   50078:	bl	265d8 <__read_chk@plt+0x20154>
   5007c:	cmp	r0, #0
   50080:	beq	500ac <__read_chk@plt+0x49c28>
   50084:	ldr	r0, [sp, #32]
   50088:	mvn	r9, #22
   5008c:	add	r6, sp, #36	; 0x24
   50090:	b	4fff8 <__read_chk@plt+0x49b74>
   50094:	mvn	r0, #9
   50098:	b	50030 <__read_chk@plt+0x49bac>
   5009c:	ldr	r0, [sp, #32]
   500a0:	mvn	r9, #12
   500a4:	add	r6, sp, #36	; 0x24
   500a8:	b	4fff8 <__read_chk@plt+0x49b74>
   500ac:	ldr	r0, [r8, #8]
   500b0:	bl	6304 <RSA_size@plt>
   500b4:	ldr	r7, [sp, #28]
   500b8:	cmp	r0, r7
   500bc:	mov	r6, r0
   500c0:	bcs	500dc <__read_chk@plt+0x49c58>
   500c4:	ldr	r0, [sp, #32]
   500c8:	mvn	r9, #10
   500cc:	add	r6, sp, #36	; 0x24
   500d0:	b	4fff8 <__read_chk@plt+0x49b74>
   500d4:	mvn	r0, #1
   500d8:	b	50030 <__read_chk@plt+0x49bac>
   500dc:	bls	50120 <__read_chk@plt+0x49c9c>
   500e0:	ldr	fp, [sp, #32]
   500e4:	mov	r1, r0
   500e8:	mov	r0, fp
   500ec:	bl	5c20 <realloc@plt>
   500f0:	cmp	r0, #0
   500f4:	str	r0, [sp, #32]
   500f8:	beq	5016c <__read_chk@plt+0x49ce8>
   500fc:	rsb	r7, r7, r6
   50100:	mov	r1, r0
   50104:	ldr	r2, [sp, #28]
   50108:	add	r0, r0, r7
   5010c:	bl	5ae8 <memmove@plt>
   50110:	mov	r1, r7
   50114:	ldr	r0, [sp, #32]
   50118:	bl	7b7fc <__read_chk@plt+0x75378>
   5011c:	str	r6, [sp, #28]
   50120:	mov	r0, sl
   50124:	bl	56acc <__read_chk@plt+0x50648>
   50128:	subs	r7, r0, #0
   5012c:	ldreq	r0, [sp, #32]
   50130:	mvneq	r9, #0
   50134:	addeq	r6, sp, #36	; 0x24
   50138:	beq	4fff8 <__read_chk@plt+0x49b74>
   5013c:	add	r6, sp, #36	; 0x24
   50140:	mov	r1, r9
   50144:	mov	r2, #64	; 0x40
   50148:	mov	r0, sl
   5014c:	str	r2, [sp]
   50150:	mov	r3, r6
   50154:	ldr	r2, [sp, #144]	; 0x90
   50158:	bl	56d30 <__read_chk@plt+0x508ac>
   5015c:	subs	r9, r0, #0
   50160:	beq	50184 <__read_chk@plt+0x49d00>
   50164:	ldr	r0, [sp, #32]
   50168:	b	4fff8 <__read_chk@plt+0x49b74>
   5016c:	str	fp, [sp, #32]
   50170:	mov	r0, fp
   50174:	mvn	r9, #1
   50178:	add	r6, sp, #36	; 0x24
   5017c:	b	4fff8 <__read_chk@plt+0x49b74>
   50180:	bl	5d64 <__stack_chk_fail@plt>
   50184:	ldr	r8, [r8, #8]
   50188:	cmp	sl, #3
   5018c:	ldr	r2, [sp, #28]
   50190:	ldr	r1, [sp, #32]
   50194:	str	r8, [sp, #20]
   50198:	str	r2, [sp, #12]
   5019c:	beq	501bc <__read_chk@plt+0x49d38>
   501a0:	cmp	sl, #5
   501a4:	beq	50204 <__read_chk@plt+0x49d80>
   501a8:	cmp	sl, #2
   501ac:	mvnne	r9, #9
   501b0:	beq	501f0 <__read_chk@plt+0x49d6c>
   501b4:	mov	r0, r1
   501b8:	b	4fff8 <__read_chk@plt+0x49b74>
   501bc:	ldr	fp, [pc, #324]	; 50308 <__read_chk@plt+0x49e84>
   501c0:	mov	r9, #19
   501c4:	add	fp, pc, fp
   501c8:	add	fp, fp, #36	; 0x24
   501cc:	mov	r0, sl
   501d0:	str	r1, [sp, #8]
   501d4:	bl	56acc <__read_chk@plt+0x50648>
   501d8:	ldr	r1, [sp, #8]
   501dc:	cmp	r7, r0
   501e0:	beq	50218 <__read_chk@plt+0x49d94>
   501e4:	mvn	r9, #9
   501e8:	ldr	r1, [sp, #32]
   501ec:	b	501b4 <__read_chk@plt+0x49d30>
   501f0:	ldr	fp, [pc, #276]	; 5030c <__read_chk@plt+0x49e88>
   501f4:	mov	r9, #15
   501f8:	add	fp, pc, fp
   501fc:	add	fp, fp, #56	; 0x38
   50200:	b	501cc <__read_chk@plt+0x49d48>
   50204:	ldr	fp, [pc, #260]	; 50310 <__read_chk@plt+0x49e8c>
   50208:	mov	r9, #19
   5020c:	add	fp, pc, fp
   50210:	add	fp, fp, #16
   50214:	b	501cc <__read_chk@plt+0x49d48>
   50218:	ldr	r0, [sp, #20]
   5021c:	str	r1, [sp, #8]
   50220:	bl	6304 <RSA_size@plt>
   50224:	ldr	r1, [sp, #8]
   50228:	sub	r3, r0, #1
   5022c:	str	r0, [sp, #16]
   50230:	cmp	r3, #2048	; 0x800
   50234:	bcs	501e4 <__read_chk@plt+0x49d60>
   50238:	ldr	ip, [sp, #12]
   5023c:	ldr	r2, [sp, #16]
   50240:	cmp	ip, r2
   50244:	movls	r3, #0
   50248:	movhi	r3, #1
   5024c:	cmp	ip, #0
   50250:	orreq	r3, r3, #1
   50254:	cmp	r3, #0
   50258:	bne	501e4 <__read_chk@plt+0x49d60>
   5025c:	str	r1, [sp, #8]
   50260:	bl	6070 <malloc@plt>
   50264:	ldr	r1, [sp, #8]
   50268:	subs	r8, r0, #0
   5026c:	beq	502f4 <__read_chk@plt+0x49e70>
   50270:	mov	ip, #1
   50274:	ldr	r0, [sp, #12]
   50278:	ldr	r3, [sp, #20]
   5027c:	mov	r2, r8
   50280:	str	ip, [sp]
   50284:	bl	5fc8 <RSA_public_decrypt@plt>
   50288:	cmp	r0, #0
   5028c:	mvnlt	r9, #21
   50290:	blt	502d8 <__read_chk@plt+0x49e54>
   50294:	add	r3, r9, r7
   50298:	cmp	r0, r3
   5029c:	mvnne	r9, #3
   502a0:	bne	502d8 <__read_chk@plt+0x49e54>
   502a4:	mov	r2, r9
   502a8:	mov	r1, fp
   502ac:	mov	r0, r8
   502b0:	bl	7b00c <__read_chk@plt+0x74b88>
   502b4:	mov	r2, r7
   502b8:	mov	r1, r6
   502bc:	mov	sl, r0
   502c0:	add	r0, r8, r9
   502c4:	bl	7b00c <__read_chk@plt+0x74b88>
   502c8:	cmp	sl, #0
   502cc:	cmpeq	r0, #0
   502d0:	moveq	r9, #0
   502d4:	mvnne	r9, #20
   502d8:	ldr	r1, [sp, #16]
   502dc:	mov	r0, r8
   502e0:	bl	7b7fc <__read_chk@plt+0x75378>
   502e4:	mov	r0, r8
   502e8:	bl	55a8 <free@plt>
   502ec:	ldr	r1, [sp, #32]
   502f0:	b	501b4 <__read_chk@plt+0x49d30>
   502f4:	mvn	r9, #1
   502f8:	ldr	r1, [sp, #32]
   502fc:	b	501b4 <__read_chk@plt+0x49d30>
   50300:			; <UNDEFINED> instruction: 0x000709b0
   50304:	andeq	r0, r0, r8, asr #11
   50308:	andeq	sp, r3, r0, lsr #12
   5030c:	andeq	sp, r3, ip, ror #11
   50310:	ldrdeq	sp, [r3], -r8
   50314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50318:	sub	sp, sp, #244	; 0xf4
   5031c:	ldr	sl, [pc, #2344]	; 50c4c <__read_chk@plt+0x4a7c8>
   50320:	add	r4, sp, #116	; 0x74
   50324:	ldr	r2, [pc, #2340]	; 50c50 <__read_chk@plt+0x4a7cc>
   50328:	mov	r7, r0
   5032c:	add	sl, pc, sl
   50330:	str	r4, [sp, #92]	; 0x5c
   50334:	mov	r0, r4
   50338:	mov	r3, #0
   5033c:	ldr	r2, [sl, r2]
   50340:	str	r3, [sp, #140]	; 0x8c
   50344:	str	r3, [sp, #144]	; 0x90
   50348:	str	r2, [sp, #88]	; 0x58
   5034c:	ldr	r2, [r2]
   50350:	str	r3, [sp, #128]	; 0x80
   50354:	str	r2, [sp, #236]	; 0xec
   50358:	bl	51edc <__read_chk@plt+0x4ba58>
   5035c:	ldr	r3, [r7, #4]
   50360:	ldr	r0, [sp, #116]	; 0x74
   50364:	ldr	r1, [r3, #28]
   50368:	ldr	r2, [r3, #44]	; 0x2c
   5036c:	bl	51c24 <__read_chk@plt+0x4b7a0>
   50370:	cmp	r0, #0
   50374:	beq	50bec <__read_chk@plt+0x4a768>
   50378:	ldr	r3, [r7, #4]
   5037c:	ldr	r0, [sp, #116]	; 0x74
   50380:	ldr	r1, [r3, #88]	; 0x58
   50384:	bl	520e4 <__read_chk@plt+0x4bc60>
   50388:	cmp	r0, #0
   5038c:	bne	50be0 <__read_chk@plt+0x4a75c>
   50390:	ldr	r3, [r7, #4]
   50394:	ldr	r1, [r3, #92]	; 0x5c
   50398:	cmp	r1, #0
   5039c:	beq	503b4 <__read_chk@plt+0x49f30>
   503a0:	ldr	r0, [sp, #116]	; 0x74
   503a4:	bl	52198 <__read_chk@plt+0x4bd14>
   503a8:	cmp	r0, #0
   503ac:	bne	50bd4 <__read_chk@plt+0x4a750>
   503b0:	ldr	r3, [r7, #4]
   503b4:	ldr	r2, [r3, #44]	; 0x2c
   503b8:	cmp	r2, #10
   503bc:	beq	509bc <__read_chk@plt+0x4a538>
   503c0:	cmp	r2, #11
   503c4:	beq	508e0 <__read_chk@plt+0x4a45c>
   503c8:	cmp	r2, #9
   503cc:	beq	503e4 <__read_chk@plt+0x49f60>
   503d0:	ldr	r0, [pc, #2172]	; 50c54 <__read_chk@plt+0x4a7d0>
   503d4:	ldr	r1, [pc, #2172]	; 50c58 <__read_chk@plt+0x4a7d4>
   503d8:	add	r0, pc, r0
   503dc:	add	r1, pc, r1
   503e0:	bl	3dae8 <__read_chk@plt+0x37664>
   503e4:	bl	6e8d0 <__read_chk@plt+0x6844c>
   503e8:	mov	r4, #0
   503ec:	str	r4, [sp, #108]	; 0x6c
   503f0:	str	r0, [sp, #84]	; 0x54
   503f4:	ldr	r3, [r7, #4]
   503f8:	ldr	r0, [sp, #84]	; 0x54
   503fc:	ldr	r1, [r3, #16]
   50400:	lsl	r1, r1, #3
   50404:	bl	6e7ac <__read_chk@plt+0x68328>
   50408:	bl	6400 <BN_new@plt>
   5040c:	cmp	r0, #0
   50410:	str	r0, [sp, #96]	; 0x60
   50414:	beq	50bf8 <__read_chk@plt+0x4a774>
   50418:	ldr	r8, [pc, #2108]	; 50c5c <__read_chk@plt+0x4a7d8>
   5041c:	mov	fp, #0
   50420:	ldr	ip, [pc, #2104]	; 50c60 <__read_chk@plt+0x4a7dc>
   50424:	add	r9, sp, #140	; 0x8c
   50428:	ldr	r4, [pc, #2100]	; 50c64 <__read_chk@plt+0x4a7e0>
   5042c:	add	r8, pc, r8
   50430:	add	ip, pc, ip
   50434:	str	ip, [sp, #100]	; 0x64
   50438:	ldr	ip, [pc, #2088]	; 50c68 <__read_chk@plt+0x4a7e4>
   5043c:	add	r4, pc, r4
   50440:	mov	r6, fp
   50444:	str	r4, [sp, #76]	; 0x4c
   50448:	add	r4, sp, #124	; 0x7c
   5044c:	str	r4, [sp, #72]	; 0x48
   50450:	mov	r4, fp
   50454:	add	ip, pc, ip
   50458:	str	ip, [sp, #104]	; 0x68
   5045c:	mov	ip, #1
   50460:	str	ip, [sp, #80]	; 0x50
   50464:	ldr	r0, [sp, #76]	; 0x4c
   50468:	bl	401e0 <__read_chk@plt+0x39d5c>
   5046c:	ldr	r1, [r7, #4]
   50470:	add	lr, sp, #124	; 0x7c
   50474:	ldr	r0, [sp, #116]	; 0x74
   50478:	mov	r2, r4
   5047c:	mov	r3, r9
   50480:	ldr	r1, [r1, #80]	; 0x50
   50484:	str	lr, [sp]
   50488:	bl	52048 <__read_chk@plt+0x4bbc4>
   5048c:	mov	r5, r0
   50490:	lsrs	r0, r5, #16
   50494:	bne	50c04 <__read_chk@plt+0x4a780>
   50498:	cmp	r4, #0
   5049c:	beq	504a8 <__read_chk@plt+0x4a024>
   504a0:	ldr	r0, [sp, #152]	; 0x98
   504a4:	bl	55a8 <free@plt>
   504a8:	cmp	r5, #0
   504ac:	beq	50550 <__read_chk@plt+0x4a0cc>
   504b0:	ldr	r3, [sp, #140]	; 0x8c
   504b4:	cmp	r3, #0
   504b8:	beq	50c40 <__read_chk@plt+0x4a7bc>
   504bc:	ldr	r4, [sp, #80]	; 0x50
   504c0:	ldr	r3, [pc, #1956]	; 50c6c <__read_chk@plt+0x4a7e8>
   504c4:	cmp	r4, #0
   504c8:	beq	505a8 <__read_chk@plt+0x4a124>
   504cc:	ldr	r4, [sl, r3]
   504d0:	mov	r1, #30
   504d4:	ldr	r0, [r4]
   504d8:	bl	468e8 <__read_chk@plt+0x40464>
   504dc:	ldr	r0, [r4]
   504e0:	ldr	r1, [sp, #144]	; 0x90
   504e4:	ldr	r2, [sp, #140]	; 0x8c
   504e8:	bl	469c8 <__read_chk@plt+0x40544>
   504ec:	ldr	ip, [sp, #84]	; 0x54
   504f0:	ldr	r0, [r4]
   504f4:	ldr	r1, [ip, #20]
   504f8:	bl	46aa8 <__read_chk@plt+0x40624>
   504fc:	ldr	r0, [r4]
   50500:	add	fp, sp, #128	; 0x80
   50504:	bl	46b24 <__read_chk@plt+0x406a0>
   50508:	add	r0, sp, #120	; 0x78
   5050c:	mov	r1, r9
   50510:	bl	577c <gss_release_buffer@plt>
   50514:	ldr	r0, [r4]
   50518:	bl	466b0 <__read_chk@plt+0x4022c>
   5051c:	cmp	r0, #33	; 0x21
   50520:	beq	50584 <__read_chk@plt+0x4a100>
   50524:	cmp	r0, #32
   50528:	mov	fp, r0
   5052c:	beq	50650 <__read_chk@plt+0x4a1cc>
   50530:	cmp	r0, #34	; 0x22
   50534:	beq	5060c <__read_chk@plt+0x4a188>
   50538:	cmp	r0, #31
   5053c:	beq	505cc <__read_chk@plt+0x4a148>
   50540:	mov	r1, r0
   50544:	ldr	r0, [pc, #1828]	; 50c70 <__read_chk@plt+0x4a7ec>
   50548:	add	r0, pc, r0
   5054c:	bl	471e0 <__read_chk@plt+0x40d5c>
   50550:	ldr	r3, [sp, #124]	; 0x7c
   50554:	tst	r3, #2
   50558:	beq	50b68 <__read_chk@plt+0x4a6e4>
   5055c:	tst	r3, #32
   50560:	beq	50b74 <__read_chk@plt+0x4a6f0>
   50564:	ldr	r3, [sp, #140]	; 0x8c
   50568:	cmp	r3, #0
   5056c:	bne	504bc <__read_chk@plt+0x4a038>
   50570:	cmp	fp, #32
   50574:	beq	50698 <__read_chk@plt+0x4a214>
   50578:	ldr	r0, [pc, #1780]	; 50c74 <__read_chk@plt+0x4a7f0>
   5057c:	add	r0, pc, r0
   50580:	bl	3dae8 <__read_chk@plt+0x37664>
   50584:	mov	r0, r8
   50588:	bl	401e0 <__read_chk@plt+0x39d5c>
   5058c:	cmp	r6, #0
   50590:	bne	50b04 <__read_chk@plt+0x4a680>
   50594:	ldr	r0, [r4]
   50598:	mov	r1, fp
   5059c:	bl	46d90 <__read_chk@plt+0x4090c>
   505a0:	mov	r6, r0
   505a4:	b	50514 <__read_chk@plt+0x4a090>
   505a8:	ldr	r4, [sl, r3]
   505ac:	mov	r1, #31
   505b0:	ldr	r0, [r4]
   505b4:	bl	468e8 <__read_chk@plt+0x40464>
   505b8:	ldr	r0, [r4]
   505bc:	ldr	r1, [sp, #144]	; 0x90
   505c0:	ldr	r2, [sp, #140]	; 0x8c
   505c4:	bl	469c8 <__read_chk@plt+0x40544>
   505c8:	b	504fc <__read_chk@plt+0x4a078>
   505cc:	ldr	r0, [sp, #100]	; 0x64
   505d0:	bl	401e0 <__read_chk@plt+0x39d5c>
   505d4:	cmp	r5, #0
   505d8:	beq	50b5c <__read_chk@plt+0x4a6d8>
   505dc:	ldr	r0, [r4]
   505e0:	add	r1, sp, #132	; 0x84
   505e4:	bl	46d90 <__read_chk@plt+0x4090c>
   505e8:	ldr	r3, [sp, #132]	; 0x84
   505ec:	str	r3, [sp, #148]	; 0x94
   505f0:	str	r0, [sp, #152]	; 0x98
   505f4:	tst	r5, #1
   505f8:	beq	50570 <__read_chk@plt+0x4a0ec>
   505fc:	mov	ip, #0
   50600:	add	r4, sp, #148	; 0x94
   50604:	str	ip, [sp, #80]	; 0x50
   50608:	b	50464 <__read_chk@plt+0x49fe0>
   5060c:	ldr	r0, [pc, #1636]	; 50c78 <__read_chk@plt+0x4a7f4>
   50610:	add	r0, pc, r0
   50614:	bl	401e0 <__read_chk@plt+0x39d5c>
   50618:	bl	46fa8 <__read_chk@plt+0x40b24>
   5061c:	bl	46fa8 <__read_chk@plt+0x40b24>
   50620:	mov	r1, #0
   50624:	str	r0, [sp, #120]	; 0x78
   50628:	ldr	r0, [r4]
   5062c:	bl	46d90 <__read_chk@plt+0x4090c>
   50630:	mov	r1, #0
   50634:	mov	r5, r0
   50638:	ldr	r0, [r4]
   5063c:	bl	46d90 <__read_chk@plt+0x4090c>
   50640:	ldr	r0, [pc, #1588]	; 50c7c <__read_chk@plt+0x4a7f8>
   50644:	mov	r1, r5
   50648:	add	r0, pc, r0
   5064c:	bl	3dae8 <__read_chk@plt+0x37664>
   50650:	ldr	r0, [sp, #104]	; 0x68
   50654:	add	r3, sp, #132	; 0x84
   50658:	str	r3, [sp, #80]	; 0x50
   5065c:	bl	401e0 <__read_chk@plt+0x39d5c>
   50660:	ldr	r0, [r4]
   50664:	ldr	r1, [sp, #96]	; 0x60
   50668:	bl	46d14 <__read_chk@plt+0x40890>
   5066c:	add	r1, sp, #132	; 0x84
   50670:	ldr	r0, [r4]
   50674:	bl	46d90 <__read_chk@plt+0x4090c>
   50678:	ldr	r3, [sp, #132]	; 0x84
   5067c:	str	r3, [sp, #164]	; 0xa4
   50680:	str	r0, [sp, #168]	; 0xa8
   50684:	bl	46f98 <__read_chk@plt+0x40b14>
   50688:	cmp	r0, #0
   5068c:	bne	509d0 <__read_chk@plt+0x4a54c>
   50690:	cmp	r5, #0
   50694:	bne	50b80 <__read_chk@plt+0x4a6fc>
   50698:	ldr	r0, [sp, #84]	; 0x54
   5069c:	ldr	r1, [sp, #96]	; 0x60
   506a0:	bl	6e5f0 <__read_chk@plt+0x6816c>
   506a4:	cmp	r0, #0
   506a8:	beq	50b50 <__read_chk@plt+0x4a6cc>
   506ac:	ldr	r0, [sp, #84]	; 0x54
   506b0:	bl	6034 <DH_size@plt>
   506b4:	mov	r5, r0
   506b8:	bl	49320 <__read_chk@plt+0x42e9c>
   506bc:	ldr	r1, [sp, #96]	; 0x60
   506c0:	ldr	r2, [sp, #84]	; 0x54
   506c4:	mov	r4, r0
   506c8:	bl	53a4 <DH_compute_key@plt>
   506cc:	subs	r9, r0, #0
   506d0:	blt	50b28 <__read_chk@plt+0x4a6a4>
   506d4:	bl	6400 <BN_new@plt>
   506d8:	subs	r8, r0, #0
   506dc:	beq	50b1c <__read_chk@plt+0x4a698>
   506e0:	mov	r1, r9
   506e4:	mov	r0, r4
   506e8:	mov	r2, r8
   506ec:	bl	5cf8 <BN_bin2bn@plt>
   506f0:	cmp	r0, #0
   506f4:	beq	50b10 <__read_chk@plt+0x4a68c>
   506f8:	mov	r2, r5
   506fc:	mov	r1, #0
   50700:	mov	r0, r4
   50704:	bl	5944 <memset@plt>
   50708:	mov	r0, r4
   5070c:	bl	55a8 <free@plt>
   50710:	ldr	r3, [r7, #4]
   50714:	mov	r2, #64	; 0x40
   50718:	str	r2, [sp, #136]	; 0x88
   5071c:	ldr	r2, [r3, #44]	; 0x2c
   50720:	cmp	r2, #9
   50724:	bcc	50ab4 <__read_chk@plt+0x4a630>
   50728:	cmp	r2, #10
   5072c:	bls	509fc <__read_chk@plt+0x4a578>
   50730:	cmp	r2, #11
   50734:	bne	50ab4 <__read_chk@plt+0x4a630>
   50738:	ldr	r1, [r3, #96]	; 0x60
   5073c:	ldr	r9, [r3, #72]	; 0x48
   50740:	ldr	r0, [r3, #56]	; 0x38
   50744:	ldr	r3, [r3, #100]	; 0x64
   50748:	str	r1, [sp, #64]	; 0x40
   5074c:	str	r3, [sp, #72]	; 0x48
   50750:	bl	26838 <__read_chk@plt+0x203b4>
   50754:	ldr	r3, [r7, #4]
   50758:	mov	fp, r0
   5075c:	ldr	r0, [r3, #56]	; 0x38
   50760:	bl	265d8 <__read_chk@plt+0x20154>
   50764:	ldr	r3, [r7, #4]
   50768:	mov	r5, r0
   5076c:	ldr	r0, [r3, #60]	; 0x3c
   50770:	bl	26838 <__read_chk@plt+0x203b4>
   50774:	ldr	r3, [r7, #4]
   50778:	mov	r4, r0
   5077c:	ldr	r0, [r3, #60]	; 0x3c
   50780:	bl	265d8 <__read_chk@plt+0x20154>
   50784:	str	r4, [sp, #4]
   50788:	ldr	r4, [sp, #108]	; 0x6c
   5078c:	mov	lr, #1024	; 0x400
   50790:	str	lr, [sp, #20]
   50794:	cmp	r6, #0
   50798:	ldr	lr, [sp, #84]	; 0x54
   5079c:	mov	ip, #8192	; 0x2000
   507a0:	str	r4, [sp, #24]
   507a4:	ldr	r4, [sp, #128]	; 0x80
   507a8:	ldr	r3, [pc, #1232]	; 50c80 <__read_chk@plt+0x4a7fc>
   507ac:	str	r5, [sp]
   507b0:	str	r4, [sp, #16]
   507b4:	add	r3, pc, r3
   507b8:	str	ip, [sp, #28]
   507bc:	movne	r3, r6
   507c0:	str	r3, [sp, #12]
   507c4:	add	r4, sp, #172	; 0xac
   507c8:	ldr	r1, [sp, #64]	; 0x40
   507cc:	mov	r3, fp
   507d0:	mov	r2, r0
   507d4:	str	r2, [sp, #8]
   507d8:	ldr	ip, [lr, #8]
   507dc:	mov	r0, r9
   507e0:	ldr	r2, [sp, #72]	; 0x48
   507e4:	str	ip, [sp, #32]
   507e8:	ldr	ip, [lr, #12]
   507ec:	str	ip, [sp, #36]	; 0x24
   507f0:	ldr	ip, [lr, #20]
   507f4:	ldr	lr, [sp, #96]	; 0x60
   507f8:	str	r8, [sp, #48]	; 0x30
   507fc:	str	ip, [sp, #40]	; 0x28
   50800:	add	ip, sp, #136	; 0x88
   50804:	str	lr, [sp, #44]	; 0x2c
   50808:	str	r4, [sp, #52]	; 0x34
   5080c:	str	ip, [sp, #56]	; 0x38
   50810:	bl	683d0 <__read_chk@plt+0x61f4c>
   50814:	ldr	r3, [sp, #136]	; 0x88
   50818:	add	r1, sp, #156	; 0x9c
   5081c:	ldr	r0, [sp, #116]	; 0x74
   50820:	add	r2, sp, #164	; 0xa4
   50824:	str	r4, [sp, #160]	; 0xa0
   50828:	str	r3, [sp, #156]	; 0x9c
   5082c:	bl	52468 <__read_chk@plt+0x4bfe4>
   50830:	lsrs	r0, r0, #16
   50834:	bne	50b44 <__read_chk@plt+0x4a6c0>
   50838:	ldr	r0, [sp, #168]	; 0xa8
   5083c:	bl	55a8 <free@plt>
   50840:	ldr	r0, [sp, #84]	; 0x54
   50844:	bl	58f0 <DH_free@plt>
   50848:	cmp	r6, #0
   5084c:	beq	50858 <__read_chk@plt+0x4a3d4>
   50850:	mov	r0, r6
   50854:	bl	55a8 <free@plt>
   50858:	ldr	r0, [sp, #96]	; 0x60
   5085c:	bl	5c50 <BN_clear_free@plt>
   50860:	ldr	r3, [r7, #4]
   50864:	ldr	r2, [r3]
   50868:	cmp	r2, #0
   5086c:	beq	50ad4 <__read_chk@plt+0x4a650>
   50870:	ldr	r3, [r3, #80]	; 0x50
   50874:	cmp	r3, #0
   50878:	beq	50884 <__read_chk@plt+0x4a400>
   5087c:	ldr	r0, [sp, #116]	; 0x74
   50880:	bl	52530 <__read_chk@plt+0x4c0ac>
   50884:	ldr	r3, [pc, #1016]	; 50c84 <__read_chk@plt+0x4a800>
   50888:	ldr	r3, [sl, r3]
   5088c:	ldr	r2, [r3]
   50890:	cmp	r2, #0
   50894:	beq	50ac8 <__read_chk@plt+0x4a644>
   50898:	add	r0, sp, #116	; 0x74
   5089c:	bl	51f28 <__read_chk@plt+0x4baa4>
   508a0:	mov	r1, r4
   508a4:	ldr	r2, [sp, #136]	; 0x88
   508a8:	mov	r3, r8
   508ac:	mov	r0, r7
   508b0:	bl	67f4c <__read_chk@plt+0x61ac8>
   508b4:	mov	r0, r8
   508b8:	bl	5c50 <BN_clear_free@plt>
   508bc:	mov	r0, r7
   508c0:	bl	66cec <__read_chk@plt+0x60868>
   508c4:	ldr	r4, [sp, #88]	; 0x58
   508c8:	ldr	r2, [sp, #236]	; 0xec
   508cc:	ldr	r3, [r4]
   508d0:	cmp	r2, r3
   508d4:	bne	50b40 <__read_chk@plt+0x4a6bc>
   508d8:	add	sp, sp, #244	; 0xf4
   508dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   508e0:	ldr	r0, [pc, #928]	; 50c88 <__read_chk@plt+0x4a804>
   508e4:	add	r0, pc, r0
   508e8:	bl	401e0 <__read_chk@plt+0x39d5c>
   508ec:	ldr	r3, [r7, #4]
   508f0:	ldr	r0, [r3, #16]
   508f4:	lsl	r0, r0, #3
   508f8:	bl	6ed34 <__read_chk@plt+0x688b0>
   508fc:	ldr	r3, [pc, #872]	; 50c6c <__read_chk@plt+0x4a7e8>
   50900:	mov	r1, #40	; 0x28
   50904:	str	r0, [sp, #108]	; 0x6c
   50908:	ldr	r4, [sl, r3]
   5090c:	ldr	r0, [r4]
   50910:	bl	468e8 <__read_chk@plt+0x40464>
   50914:	ldr	r0, [r4]
   50918:	mov	r1, #1024	; 0x400
   5091c:	bl	46958 <__read_chk@plt+0x404d4>
   50920:	ldr	r0, [r4]
   50924:	ldr	r1, [sp, #108]	; 0x6c
   50928:	bl	46958 <__read_chk@plt+0x404d4>
   5092c:	mov	r1, #8192	; 0x2000
   50930:	ldr	r0, [r4]
   50934:	bl	46958 <__read_chk@plt+0x404d4>
   50938:	ldr	r0, [r4]
   5093c:	bl	46b24 <__read_chk@plt+0x406a0>
   50940:	mov	r0, #41	; 0x29
   50944:	bl	471a0 <__read_chk@plt+0x40d1c>
   50948:	bl	6400 <BN_new@plt>
   5094c:	subs	r5, r0, #0
   50950:	beq	50b34 <__read_chk@plt+0x4a6b0>
   50954:	ldr	r0, [r4]
   50958:	mov	r1, r5
   5095c:	bl	46d14 <__read_chk@plt+0x40890>
   50960:	bl	6400 <BN_new@plt>
   50964:	subs	r6, r0, #0
   50968:	beq	50b34 <__read_chk@plt+0x4a6b0>
   5096c:	mov	r1, r6
   50970:	ldr	r0, [r4]
   50974:	bl	46d14 <__read_chk@plt+0x40890>
   50978:	ldr	r0, [r4]
   5097c:	bl	43938 <__read_chk@plt+0x3d4b4>
   50980:	subs	r1, r0, #0
   50984:	bgt	50b8c <__read_chk@plt+0x4a708>
   50988:	mov	r0, r5
   5098c:	bl	5ff8 <BN_num_bits@plt>
   50990:	cmp	r0, #1024	; 0x400
   50994:	blt	50bb4 <__read_chk@plt+0x4a730>
   50998:	mov	r0, r5
   5099c:	bl	5ff8 <BN_num_bits@plt>
   509a0:	cmp	r0, #8192	; 0x2000
   509a4:	bgt	50bb4 <__read_chk@plt+0x4a730>
   509a8:	mov	r0, r6
   509ac:	mov	r1, r5
   509b0:	bl	6e8b0 <__read_chk@plt+0x6842c>
   509b4:	str	r0, [sp, #84]	; 0x54
   509b8:	b	503f4 <__read_chk@plt+0x49f70>
   509bc:	bl	6e8ec <__read_chk@plt+0x68468>
   509c0:	mov	ip, #0
   509c4:	str	ip, [sp, #108]	; 0x6c
   509c8:	str	r0, [sp, #84]	; 0x54
   509cc:	b	503f4 <__read_chk@plt+0x49f70>
   509d0:	ldr	r0, [r4]
   509d4:	add	r1, sp, #132	; 0x84
   509d8:	bl	46d90 <__read_chk@plt+0x4090c>
   509dc:	ldr	r3, [sp, #132]	; 0x84
   509e0:	cmp	r5, #0
   509e4:	str	r3, [sp, #148]	; 0x94
   509e8:	str	r0, [sp, #152]	; 0x98
   509ec:	bne	505f4 <__read_chk@plt+0x4a170>
   509f0:	ldr	r0, [pc, #660]	; 50c8c <__read_chk@plt+0x4a808>
   509f4:	add	r0, pc, r0
   509f8:	bl	471e0 <__read_chk@plt+0x40d5c>
   509fc:	ldr	r1, [r3, #96]	; 0x60
   50a00:	ldr	r2, [r3, #100]	; 0x64
   50a04:	ldr	r0, [r3, #56]	; 0x38
   50a08:	ldr	r9, [r3, #72]	; 0x48
   50a0c:	str	r1, [sp, #64]	; 0x40
   50a10:	str	r2, [sp, #68]	; 0x44
   50a14:	bl	26838 <__read_chk@plt+0x203b4>
   50a18:	ldr	r3, [r7, #4]
   50a1c:	mov	fp, r0
   50a20:	ldr	r0, [r3, #56]	; 0x38
   50a24:	bl	265d8 <__read_chk@plt+0x20154>
   50a28:	ldr	r3, [r7, #4]
   50a2c:	mov	r5, r0
   50a30:	ldr	r0, [r3, #60]	; 0x3c
   50a34:	bl	26838 <__read_chk@plt+0x203b4>
   50a38:	ldr	r3, [r7, #4]
   50a3c:	mov	r4, r0
   50a40:	ldr	r0, [r3, #60]	; 0x3c
   50a44:	bl	265d8 <__read_chk@plt+0x20154>
   50a48:	ldr	lr, [sp, #128]	; 0x80
   50a4c:	cmp	r6, #0
   50a50:	ldr	ip, [pc, #568]	; 50c90 <__read_chk@plt+0x4a80c>
   50a54:	str	r4, [sp, #4]
   50a58:	add	r4, sp, #172	; 0xac
   50a5c:	str	lr, [sp, #16]
   50a60:	add	ip, pc, ip
   50a64:	ldr	lr, [sp, #84]	; 0x54
   50a68:	movne	ip, r6
   50a6c:	str	r5, [sp]
   50a70:	str	ip, [sp, #12]
   50a74:	ldr	r1, [sp, #64]	; 0x40
   50a78:	ldr	r2, [sp, #68]	; 0x44
   50a7c:	mov	r3, r0
   50a80:	str	r3, [sp, #8]
   50a84:	ldr	ip, [lr, #20]
   50a88:	mov	r0, r9
   50a8c:	ldr	lr, [sp, #96]	; 0x60
   50a90:	mov	r3, fp
   50a94:	str	r8, [sp, #28]
   50a98:	str	ip, [sp, #20]
   50a9c:	add	ip, sp, #136	; 0x88
   50aa0:	str	lr, [sp, #24]
   50aa4:	str	r4, [sp, #32]
   50aa8:	str	ip, [sp, #36]	; 0x24
   50aac:	bl	68238 <__read_chk@plt+0x61db4>
   50ab0:	b	50814 <__read_chk@plt+0x4a390>
   50ab4:	ldr	r0, [pc, #472]	; 50c94 <__read_chk@plt+0x4a810>
   50ab8:	ldr	r1, [pc, #472]	; 50c98 <__read_chk@plt+0x4a814>
   50abc:	add	r0, pc, r0
   50ac0:	add	r1, pc, r1
   50ac4:	bl	3dae8 <__read_chk@plt+0x37664>
   50ac8:	ldr	r2, [sp, #116]	; 0x74
   50acc:	str	r2, [r3]
   50ad0:	b	508a0 <__read_chk@plt+0x4a41c>
   50ad4:	ldr	r2, [sp, #136]	; 0x88
   50ad8:	str	r2, [r3, #4]
   50adc:	ldr	r5, [r7, #4]
   50ae0:	ldr	r0, [r5, #4]
   50ae4:	bl	49320 <__read_chk@plt+0x42e9c>
   50ae8:	mov	r1, r4
   50aec:	str	r0, [r5]
   50af0:	ldr	r3, [r7, #4]
   50af4:	ldm	r3, {r0, r2}
   50af8:	bl	6010 <memcpy@plt>
   50afc:	ldr	r3, [r7, #4]
   50b00:	b	50870 <__read_chk@plt+0x4a3ec>
   50b04:	ldr	r0, [pc, #400]	; 50c9c <__read_chk@plt+0x4a818>
   50b08:	add	r0, pc, r0
   50b0c:	bl	3dae8 <__read_chk@plt+0x37664>
   50b10:	ldr	r0, [pc, #392]	; 50ca0 <__read_chk@plt+0x4a81c>
   50b14:	add	r0, pc, r0
   50b18:	bl	3dae8 <__read_chk@plt+0x37664>
   50b1c:	ldr	r0, [pc, #384]	; 50ca4 <__read_chk@plt+0x4a820>
   50b20:	add	r0, pc, r0
   50b24:	bl	3dae8 <__read_chk@plt+0x37664>
   50b28:	ldr	r0, [pc, #376]	; 50ca8 <__read_chk@plt+0x4a824>
   50b2c:	add	r0, pc, r0
   50b30:	bl	3dae8 <__read_chk@plt+0x37664>
   50b34:	ldr	r0, [pc, #368]	; 50cac <__read_chk@plt+0x4a828>
   50b38:	add	r0, pc, r0
   50b3c:	bl	3dae8 <__read_chk@plt+0x37664>
   50b40:	bl	5d64 <__stack_chk_fail@plt>
   50b44:	ldr	r0, [pc, #356]	; 50cb0 <__read_chk@plt+0x4a82c>
   50b48:	add	r0, pc, r0
   50b4c:	bl	471e0 <__read_chk@plt+0x40d5c>
   50b50:	ldr	r0, [pc, #348]	; 50cb4 <__read_chk@plt+0x4a830>
   50b54:	add	r0, pc, r0
   50b58:	bl	471e0 <__read_chk@plt+0x40d5c>
   50b5c:	ldr	r0, [pc, #340]	; 50cb8 <__read_chk@plt+0x4a834>
   50b60:	add	r0, pc, r0
   50b64:	bl	3dae8 <__read_chk@plt+0x37664>
   50b68:	ldr	r0, [pc, #332]	; 50cbc <__read_chk@plt+0x4a838>
   50b6c:	add	r0, pc, r0
   50b70:	bl	3dae8 <__read_chk@plt+0x37664>
   50b74:	ldr	r0, [pc, #324]	; 50cc0 <__read_chk@plt+0x4a83c>
   50b78:	add	r0, pc, r0
   50b7c:	bl	3dae8 <__read_chk@plt+0x37664>
   50b80:	ldr	r0, [pc, #316]	; 50cc4 <__read_chk@plt+0x4a840>
   50b84:	add	r0, pc, r0
   50b88:	bl	471e0 <__read_chk@plt+0x40d5c>
   50b8c:	ldr	r0, [pc, #308]	; 50cc8 <__read_chk@plt+0x4a844>
   50b90:	mov	r3, #110	; 0x6e
   50b94:	ldr	r2, [pc, #304]	; 50ccc <__read_chk@plt+0x4a848>
   50b98:	add	r0, pc, r0
   50b9c:	add	r2, pc, r2
   50ba0:	bl	40110 <__read_chk@plt+0x39c8c>
   50ba4:	ldr	r1, [pc, #292]	; 50cd0 <__read_chk@plt+0x4a84c>
   50ba8:	ldr	r0, [r4]
   50bac:	add	r1, pc, r1
   50bb0:	bl	467c0 <__read_chk@plt+0x4033c>
   50bb4:	mov	r0, r5
   50bb8:	bl	5ff8 <BN_num_bits@plt>
   50bbc:	mov	r1, #1024	; 0x400
   50bc0:	mov	r3, #8192	; 0x2000
   50bc4:	mov	r2, r0
   50bc8:	ldr	r0, [pc, #260]	; 50cd4 <__read_chk@plt+0x4a850>
   50bcc:	add	r0, pc, r0
   50bd0:	bl	3dae8 <__read_chk@plt+0x37664>
   50bd4:	ldr	r0, [pc, #252]	; 50cd8 <__read_chk@plt+0x4a854>
   50bd8:	add	r0, pc, r0
   50bdc:	bl	3dae8 <__read_chk@plt+0x37664>
   50be0:	ldr	r0, [pc, #244]	; 50cdc <__read_chk@plt+0x4a858>
   50be4:	add	r0, pc, r0
   50be8:	bl	3dae8 <__read_chk@plt+0x37664>
   50bec:	ldr	r0, [pc, #236]	; 50ce0 <__read_chk@plt+0x4a85c>
   50bf0:	add	r0, pc, r0
   50bf4:	bl	3dae8 <__read_chk@plt+0x37664>
   50bf8:	ldr	r0, [pc, #228]	; 50ce4 <__read_chk@plt+0x4a860>
   50bfc:	add	r0, pc, r0
   50c00:	bl	3dae8 <__read_chk@plt+0x37664>
   50c04:	ldr	r3, [sp, #140]	; 0x8c
   50c08:	cmp	r3, #0
   50c0c:	beq	50c34 <__read_chk@plt+0x4a7b0>
   50c10:	ldr	r3, [pc, #84]	; 50c6c <__read_chk@plt+0x4a7e8>
   50c14:	mov	r1, #31
   50c18:	ldr	r4, [sl, r3]
   50c1c:	ldr	r0, [r4]
   50c20:	bl	468e8 <__read_chk@plt+0x40464>
   50c24:	ldr	r0, [r4]
   50c28:	ldr	r1, [sp, #144]	; 0x90
   50c2c:	ldr	r2, [sp, #140]	; 0x8c
   50c30:	bl	469c8 <__read_chk@plt+0x40544>
   50c34:	ldr	r0, [pc, #172]	; 50ce8 <__read_chk@plt+0x4a864>
   50c38:	add	r0, pc, r0
   50c3c:	bl	3dae8 <__read_chk@plt+0x37664>
   50c40:	ldr	r0, [pc, #164]	; 50cec <__read_chk@plt+0x4a868>
   50c44:	add	r0, pc, r0
   50c48:	bl	3dae8 <__read_chk@plt+0x37664>
   50c4c:	ldrdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   50c50:	andeq	r0, r0, r8, asr #11
   50c54:	andeq	sp, r3, r8, lsr #10
   50c58:	andeq	sp, r3, r0, asr r4
   50c5c:	andeq	sp, r3, r8, ror r5
   50c60:			; <UNDEFINED> instruction: 0x0003d5b4
   50c64:	strdeq	sp, [r3], -r8
   50c68:	andeq	sp, r3, r0, ror #11
   50c6c:	muleq	r0, ip, r6
   50c70:	andeq	sp, r3, ip, lsl #11
   50c74:	andeq	sp, r3, ip, lsr #11
   50c78:	muleq	r3, ip, r4
   50c7c:	andeq	sp, r3, r4, ror r4
   50c80:	andeq	pc, r2, r8, asr r6	; <UNPREDICTABLE>
   50c84:	strdeq	r0, [r0], -r4
   50c88:			; <UNDEFINED> instruction: 0x0003cfb8
   50c8c:	andeq	sp, r3, ip, asr r0
   50c90:	andeq	pc, r2, ip, lsr #7
   50c94:	andeq	ip, r3, r4, asr #28
   50c98:	andeq	ip, r3, ip, ror #26
   50c9c:			; <UNDEFINED> instruction: 0x0003ceb4
   50ca0:	andeq	sp, r3, r8, lsr #1
   50ca4:	andeq	sp, r3, ip, ror r0
   50ca8:	andeq	sp, r3, r8, asr r0
   50cac:	andeq	ip, r3, ip, ror sp
   50cb0:	muleq	r3, r4, r0
   50cb4:	andeq	sp, r3, r4, lsl r0
   50cb8:	andeq	ip, r3, r0, lsr #29
   50cbc:	andeq	ip, r3, r0, lsl #28
   50cc0:	andeq	ip, r3, r4, lsl lr
   50cc4:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   50cc8:	muleq	r2, r4, r8
   50ccc:	andeq	ip, r3, r8, lsr #26
   50cd0:	andeq	lr, r2, r0, asr #17
   50cd4:	andeq	ip, r3, r4, lsl #26
   50cd8:	andeq	ip, r3, r0, lsr #25
   50cdc:	andeq	ip, r3, r8, ror ip
   50ce0:	andeq	ip, r3, ip, asr #24
   50ce4:	andeq	ip, r3, r0, lsr #26
   50ce8:	andeq	ip, r3, ip, lsl sp
   50cec:	andeq	ip, r3, r0, asr #29
   50cf0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   50cf4:	sub	sp, sp, #16
   50cf8:	ldr	r4, [pc, #200]	; 50dc8 <__read_chk@plt+0x4a944>
   50cfc:	mov	r9, r0
   50d00:	ldr	r3, [pc, #196]	; 50dcc <__read_chk@plt+0x4a948>
   50d04:	mov	r0, r2
   50d08:	add	r4, pc, r4
   50d0c:	mov	sl, r2
   50d10:	mov	r7, r1
   50d14:	add	r8, sp, #4
   50d18:	ldr	r6, [r4, r3]
   50d1c:	ldr	r3, [r6]
   50d20:	str	r3, [sp, #12]
   50d24:	bl	265d8 <__read_chk@plt+0x20154>
   50d28:	mov	r1, r7
   50d2c:	mov	r5, r0
   50d30:	ldr	r0, [pc, #152]	; 50dd0 <__read_chk@plt+0x4a94c>
   50d34:	add	r0, pc, r0
   50d38:	bl	402b0 <__read_chk@plt+0x39e2c>
   50d3c:	add	r1, r5, #1
   50d40:	mov	r0, r8
   50d44:	bl	4d93c <__read_chk@plt+0x474b8>
   50d48:	ldr	r0, [pc, #132]	; 50dd4 <__read_chk@plt+0x4a950>
   50d4c:	strb	r7, [sp, #8]
   50d50:	mov	r2, r8
   50d54:	mov	r1, r9
   50d58:	mov	r3, #5
   50d5c:	ldr	r4, [r4, r0]
   50d60:	mov	r0, r4
   50d64:	bl	4a118 <__read_chk@plt+0x43c94>
   50d68:	cmp	r0, #5
   50d6c:	bne	50db0 <__read_chk@plt+0x4a92c>
   50d70:	mov	r0, sl
   50d74:	bl	26778 <__read_chk@plt+0x202f4>
   50d78:	mov	r1, r9
   50d7c:	mov	r3, r5
   50d80:	mov	r2, r0
   50d84:	mov	r0, r4
   50d88:	bl	4a118 <__read_chk@plt+0x43c94>
   50d8c:	cmp	r5, r0
   50d90:	bne	50db0 <__read_chk@plt+0x4a92c>
   50d94:	mov	r0, #0
   50d98:	ldr	r2, [sp, #12]
   50d9c:	ldr	r3, [r6]
   50da0:	cmp	r2, r3
   50da4:	bne	50dc4 <__read_chk@plt+0x4a940>
   50da8:	add	sp, sp, #16
   50dac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   50db0:	ldr	r0, [pc, #32]	; 50dd8 <__read_chk@plt+0x4a954>
   50db4:	add	r0, pc, r0
   50db8:	bl	4005c <__read_chk@plt+0x39bd8>
   50dbc:	mvn	r0, #0
   50dc0:	b	50d98 <__read_chk@plt+0x4a914>
   50dc4:	bl	5d64 <__stack_chk_fail@plt>
   50dc8:	strdeq	pc, [r6], -r4
   50dcc:	andeq	r0, r0, r8, asr #11
   50dd0:	ldrdeq	ip, [r3], -r4
   50dd4:			; <UNDEFINED> instruction: 0x000006b0
   50dd8:	andeq	ip, r3, ip, ror #28
   50ddc:	push	{r4, r5, r6, r7, r8, lr}
   50de0:	mov	r7, r0
   50de4:	ldr	r4, [pc, #320]	; 50f2c <__read_chk@plt+0x4aaa8>
   50de8:	sub	sp, sp, #16
   50dec:	ldr	r3, [pc, #316]	; 50f30 <__read_chk@plt+0x4aaac>
   50df0:	mov	r8, r1
   50df4:	add	r4, pc, r4
   50df8:	ldr	r0, [pc, #308]	; 50f34 <__read_chk@plt+0x4aab0>
   50dfc:	add	r6, sp, #8
   50e00:	ldr	r5, [r4, r3]
   50e04:	add	r0, pc, r0
   50e08:	ldr	r3, [r5]
   50e0c:	str	r3, [sp, #12]
   50e10:	bl	402b0 <__read_chk@plt+0x39e2c>
   50e14:	ldr	ip, [pc, #284]	; 50f38 <__read_chk@plt+0x4aab4>
   50e18:	mov	r1, r7
   50e1c:	mov	r2, r6
   50e20:	mov	r3, #4
   50e24:	ldr	r4, [r4, ip]
   50e28:	mov	r0, r4
   50e2c:	bl	4a118 <__read_chk@plt+0x43c94>
   50e30:	cmp	r0, #4
   50e34:	beq	50e74 <__read_chk@plt+0x4a9f0>
   50e38:	bl	6214 <__errno_location@plt>
   50e3c:	ldr	r3, [r0]
   50e40:	cmp	r3, #32
   50e44:	mvneq	r0, #0
   50e48:	beq	50e5c <__read_chk@plt+0x4a9d8>
   50e4c:	ldr	r0, [pc, #232]	; 50f3c <__read_chk@plt+0x4aab8>
   50e50:	add	r0, pc, r0
   50e54:	bl	4005c <__read_chk@plt+0x39bd8>
   50e58:	mvn	r0, #0
   50e5c:	ldr	r2, [sp, #12]
   50e60:	ldr	r3, [r5]
   50e64:	cmp	r2, r3
   50e68:	bne	50f28 <__read_chk@plt+0x4aaa4>
   50e6c:	add	sp, sp, #16
   50e70:	pop	{r4, r5, r6, r7, r8, pc}
   50e74:	mov	r0, r6
   50e78:	bl	4d8a8 <__read_chk@plt+0x47424>
   50e7c:	cmp	r0, #262144	; 0x40000
   50e80:	mov	r6, r0
   50e84:	bhi	50eec <__read_chk@plt+0x4aa68>
   50e88:	mov	r0, r8
   50e8c:	bl	2634c <__read_chk@plt+0x1fec8>
   50e90:	mov	r0, r8
   50e94:	mov	r1, r6
   50e98:	add	r2, sp, #4
   50e9c:	bl	26ab4 <__read_chk@plt+0x20630>
   50ea0:	subs	r8, r0, #0
   50ea4:	bne	50f04 <__read_chk@plt+0x4aa80>
   50ea8:	mov	r0, r4
   50eac:	mov	r1, r7
   50eb0:	ldr	r2, [sp, #4]
   50eb4:	mov	r3, r6
   50eb8:	bl	4a118 <__read_chk@plt+0x43c94>
   50ebc:	cmp	r6, r0
   50ec0:	moveq	r0, r8
   50ec4:	beq	50e5c <__read_chk@plt+0x4a9d8>
   50ec8:	bl	6214 <__errno_location@plt>
   50ecc:	ldr	r0, [r0]
   50ed0:	bl	5740 <strerror@plt>
   50ed4:	mov	r1, r0
   50ed8:	ldr	r0, [pc, #96]	; 50f40 <__read_chk@plt+0x4aabc>
   50edc:	add	r0, pc, r0
   50ee0:	bl	4005c <__read_chk@plt+0x39bd8>
   50ee4:	mvn	r0, #0
   50ee8:	b	50e5c <__read_chk@plt+0x4a9d8>
   50eec:	mov	r1, r0
   50ef0:	ldr	r0, [pc, #76]	; 50f44 <__read_chk@plt+0x4aac0>
   50ef4:	add	r0, pc, r0
   50ef8:	bl	4005c <__read_chk@plt+0x39bd8>
   50efc:	mvn	r0, #0
   50f00:	b	50e5c <__read_chk@plt+0x4a9d8>
   50f04:	bl	25854 <__read_chk@plt+0x1f3d0>
   50f08:	ldr	r1, [pc, #56]	; 50f48 <__read_chk@plt+0x4aac4>
   50f0c:	add	r1, pc, r1
   50f10:	mov	r2, r0
   50f14:	ldr	r0, [pc, #48]	; 50f4c <__read_chk@plt+0x4aac8>
   50f18:	add	r0, pc, r0
   50f1c:	bl	4005c <__read_chk@plt+0x39bd8>
   50f20:	mvn	r0, #0
   50f24:	b	50e5c <__read_chk@plt+0x4a9d8>
   50f28:	bl	5d64 <__stack_chk_fail@plt>
   50f2c:	andeq	pc, r6, r8, lsl #22
   50f30:	andeq	r0, r0, r8, asr #11
   50f34:	andeq	ip, r3, r0, lsr lr
   50f38:	andeq	r0, r0, r0, lsr #12
   50f3c:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   50f40:			; <UNDEFINED> instruction: 0x0003cdb0
   50f44:	andeq	ip, r3, r4, ror sp
   50f48:	andeq	ip, r3, ip, ror #25
   50f4c:	andeq	r4, r3, ip, ror r5
   50f50:	push	{r3, r4, r5, lr}
   50f54:	ldr	r4, [sp, #16]
   50f58:	ldr	ip, [r4]
   50f5c:	sub	ip, ip, #1
   50f60:	cmp	ip, #3
   50f64:	addls	pc, pc, ip, lsl #2
   50f68:	b	5103c <__read_chk@plt+0x4abb8>
   50f6c:	b	51018 <__read_chk@plt+0x4ab94>
   50f70:	b	50ff4 <__read_chk@plt+0x4ab70>
   50f74:	b	50fd4 <__read_chk@plt+0x4ab50>
   50f78:	b	50f7c <__read_chk@plt+0x4aaf8>
   50f7c:	mov	ip, #4
   50f80:	strb	ip, [r0]
   50f84:	ldrb	ip, [r1]
   50f88:	cmp	ip, #0
   50f8c:	beq	50fe8 <__read_chk@plt+0x4ab64>
   50f90:	cmp	ip, #1
   50f94:	moveq	ip, #2
   50f98:	beq	50fa8 <__read_chk@plt+0x4ab24>
   50f9c:	cmp	ip, #2
   50fa0:	bne	51044 <__read_chk@plt+0x4abc0>
   50fa4:	mov	ip, #3
   50fa8:	ldrb	r0, [r0]
   50fac:	cmp	r0, #0
   50fb0:	beq	50fc0 <__read_chk@plt+0x4ab3c>
   50fb4:	ldrb	r1, [r1]
   50fb8:	cmp	r1, #0
   50fbc:	bne	51054 <__read_chk@plt+0x4abd0>
   50fc0:	mov	r1, #0
   50fc4:	str	r1, [r2]
   50fc8:	mov	r0, r1
   50fcc:	str	r1, [r3]
   50fd0:	pop	{r3, r4, r5, pc}
   50fd4:	mov	ip, #3
   50fd8:	strb	ip, [r0]
   50fdc:	ldrb	ip, [r1]
   50fe0:	cmp	ip, #0
   50fe4:	bne	50f90 <__read_chk@plt+0x4ab0c>
   50fe8:	mov	ip, #2
   50fec:	strb	ip, [r1]
   50ff0:	b	50fa4 <__read_chk@plt+0x4ab20>
   50ff4:	mov	ip, #2
   50ff8:	strb	ip, [r0]
   50ffc:	ldrb	ip, [r1]
   51000:	cmp	ip, #0
   51004:	bne	50f90 <__read_chk@plt+0x4ab0c>
   51008:	mov	r5, #1
   5100c:	mov	ip, #2
   51010:	strb	r5, [r1]
   51014:	b	50fa8 <__read_chk@plt+0x4ab24>
   51018:	mov	ip, #1
   5101c:	strb	ip, [r0]
   51020:	ldrb	ip, [r1]
   51024:	cmp	ip, #0
   51028:	bne	50f90 <__read_chk@plt+0x4ab0c>
   5102c:	mov	r5, #1
   51030:	mov	ip, #2
   51034:	strb	r5, [r1]
   51038:	b	50fa8 <__read_chk@plt+0x4ab24>
   5103c:	mov	ip, #0
   51040:	strb	ip, [r0]
   51044:	mov	r5, #0
   51048:	mvn	ip, #0
   5104c:	strb	r5, [r1]
   51050:	b	50fa8 <__read_chk@plt+0x4ab24>
   51054:	mov	r0, r4
   51058:	mov	r1, ip
   5105c:	bl	2869c <__read_chk@plt+0x22218>
   51060:	cmp	r0, #0
   51064:	bne	51070 <__read_chk@plt+0x4abec>
   51068:	mov	r0, #1
   5106c:	pop	{r3, r4, r5, pc}
   51070:	bl	25854 <__read_chk@plt+0x1f3d0>
   51074:	ldr	r1, [pc, #16]	; 5108c <__read_chk@plt+0x4ac08>
   51078:	add	r1, pc, r1
   5107c:	mov	r2, r0
   51080:	ldr	r0, [pc, #8]	; 51090 <__read_chk@plt+0x4ac0c>
   51084:	add	r0, pc, r0
   51088:	bl	3dae8 <__read_chk@plt+0x37664>
   5108c:	andeq	ip, r3, ip, lsr #24
   51090:	andeq	ip, r3, r0, asr #24
   51094:	ldr	r1, [pc, #1016]	; 51494 <__read_chk@plt+0x4b010>
   51098:	ldr	ip, [pc, #1016]	; 51498 <__read_chk@plt+0x4b014>
   5109c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   510a0:	add	r1, pc, r1
   510a4:	sub	sp, sp, #92	; 0x5c
   510a8:	mov	r8, r2
   510ac:	mov	r5, r0
   510b0:	ldr	r0, [pc, #996]	; 5149c <__read_chk@plt+0x4b018>
   510b4:	str	r3, [sp, #28]
   510b8:	mov	r3, r1
   510bc:	ldr	ip, [r1, ip]
   510c0:	mov	r4, #0
   510c4:	ldr	r2, [sp, #28]
   510c8:	add	r0, pc, r0
   510cc:	str	r4, [sp, #44]	; 0x2c
   510d0:	ldr	r3, [ip]
   510d4:	str	r4, [r2]
   510d8:	str	ip, [sp, #36]	; 0x24
   510dc:	strb	r4, [sp, #43]	; 0x2b
   510e0:	str	r3, [sp, #84]	; 0x54
   510e4:	bl	402b0 <__read_chk@plt+0x39e2c>
   510e8:	cmp	r8, r4
   510ec:	beq	51488 <__read_chk@plt+0x4b004>
   510f0:	cmp	r5, #0
   510f4:	beq	51468 <__read_chk@plt+0x4afe4>
   510f8:	add	sl, sp, #52	; 0x34
   510fc:	add	r3, sp, #48	; 0x30
   51100:	mov	r0, r5
   51104:	mov	r1, r4
   51108:	mov	r2, sl
   5110c:	mov	lr, #2
   51110:	mov	ip, #4
   51114:	str	r3, [sp, #16]
   51118:	str	r4, [sp, #56]	; 0x38
   5111c:	str	r4, [sp, #64]	; 0x40
   51120:	str	r4, [sp, #68]	; 0x44
   51124:	str	r4, [sp, #72]	; 0x48
   51128:	str	r4, [sp, #76]	; 0x4c
   5112c:	str	r4, [sp, #80]	; 0x50
   51130:	str	lr, [sp, #60]	; 0x3c
   51134:	str	ip, [sp, #52]	; 0x34
   51138:	bl	55cc <getaddrinfo@plt>
   5113c:	cmp	r0, #0
   51140:	beq	513c0 <__read_chk@plt+0x4af3c>
   51144:	add	r2, sp, #44	; 0x2c
   51148:	mov	r0, r5
   5114c:	str	r2, [sp]
   51150:	mov	r3, r4
   51154:	mov	r1, #1
   51158:	mov	r2, #44	; 0x2c
   5115c:	bl	77f20 <__read_chk@plt+0x71a9c>
   51160:	cmp	r0, #0
   51164:	bne	513dc <__read_chk@plt+0x4af58>
   51168:	ldr	r3, [sp, #44]	; 0x2c
   5116c:	ldr	r2, [r3]
   51170:	tst	r2, #1
   51174:	bne	512bc <__read_chk@plt+0x4ae38>
   51178:	ldr	r0, [pc, #800]	; 514a0 <__read_chk@plt+0x4b01c>
   5117c:	ldr	r1, [r3, #16]
   51180:	add	r0, pc, r0
   51184:	bl	401e0 <__read_chk@plt+0x39d5c>
   51188:	add	r3, sp, #43	; 0x2b
   5118c:	add	r2, sp, #42	; 0x2a
   51190:	str	r3, [sp, #20]
   51194:	add	r0, sp, #42	; 0x2a
   51198:	str	r2, [sp, #12]
   5119c:	mov	r1, r3
   511a0:	str	r8, [sp]
   511a4:	add	r2, sp, #48	; 0x30
   511a8:	mov	r3, sl
   511ac:	bl	50f50 <__read_chk@plt+0x4aacc>
   511b0:	cmp	r0, #0
   511b4:	beq	5144c <__read_chk@plt+0x4afc8>
   511b8:	ldr	r3, [sp, #44]	; 0x2c
   511bc:	ldr	r2, [r3, #16]
   511c0:	cmp	r2, #0
   511c4:	beq	5132c <__read_chk@plt+0x4aea8>
   511c8:	ldr	r1, [sp, #28]
   511cc:	ldr	r2, [r1]
   511d0:	orr	r2, r2, #1
   511d4:	str	r2, [r1]
   511d8:	ldr	r2, [r3, #16]
   511dc:	cmp	r2, #0
   511e0:	beq	5132c <__read_chk@plt+0x4aea8>
   511e4:	ldr	r2, [pc, #696]	; 514a4 <__read_chk@plt+0x4b020>
   511e8:	mov	r4, #0
   511ec:	ldr	r9, [pc, #692]	; 514a8 <__read_chk@plt+0x4b024>
   511f0:	add	r2, pc, r2
   511f4:	str	r8, [sp, #24]
   511f8:	str	r2, [sp, #32]
   511fc:	add	r9, pc, r9
   51200:	b	51274 <__read_chk@plt+0x4adf0>
   51204:	mov	r0, r9
   51208:	bl	49400 <__read_chk@plt+0x42f7c>
   5120c:	mov	fp, r0
   51210:	ldrb	r3, [sp, #43]	; 0x2b
   51214:	cmp	r3, r5
   51218:	beq	5124c <__read_chk@plt+0x4adc8>
   5121c:	ldr	r0, [sp, #48]	; 0x30
   51220:	strb	r5, [sp, #43]	; 0x2b
   51224:	bl	55a8 <free@plt>
   51228:	ldr	r3, [sp, #24]
   5122c:	add	r0, sp, #42	; 0x2a
   51230:	add	r1, sp, #43	; 0x2b
   51234:	add	r2, sp, #48	; 0x30
   51238:	str	r3, [sp]
   5123c:	mov	r3, sl
   51240:	bl	50f50 <__read_chk@plt+0x4aacc>
   51244:	cmp	r0, #0
   51248:	beq	51394 <__read_chk@plt+0x4af10>
   5124c:	ldrb	r3, [sp, #42]	; 0x2a
   51250:	cmp	r3, r6
   51254:	beq	512e0 <__read_chk@plt+0x4ae5c>
   51258:	mov	r0, fp
   5125c:	bl	55a8 <free@plt>
   51260:	ldr	r3, [sp, #44]	; 0x2c
   51264:	add	r4, r4, #1
   51268:	ldr	r2, [r3, #16]
   5126c:	cmp	r2, r4
   51270:	bls	5132c <__read_chk@plt+0x4aea8>
   51274:	ldr	r3, [r3, #28]
   51278:	add	r2, r3, r4, lsl #3
   5127c:	ldr	r0, [r3, r4, lsl #3]
   51280:	ldr	r8, [r2, #4]
   51284:	cmp	r0, #1
   51288:	ble	51320 <__read_chk@plt+0x4ae9c>
   5128c:	mvn	r1, #1
   51290:	bl	7cfd8 <__read_chk@plt+0x76b54>
   51294:	ldrb	r6, [r8]
   51298:	ldrb	r5, [r8, #1]
   5129c:	subs	r7, r0, #0
   512a0:	beq	51204 <__read_chk@plt+0x4ad80>
   512a4:	bl	49320 <__read_chk@plt+0x42e9c>
   512a8:	add	r1, r8, #2
   512ac:	mov	r2, r7
   512b0:	mov	fp, r0
   512b4:	bl	6010 <memcpy@plt>
   512b8:	b	51210 <__read_chk@plt+0x4ad8c>
   512bc:	ldr	r1, [sp, #28]
   512c0:	ldr	r0, [pc, #484]	; 514ac <__read_chk@plt+0x4b028>
   512c4:	ldr	r2, [r1]
   512c8:	add	r0, pc, r0
   512cc:	orr	r2, r2, #4
   512d0:	str	r2, [r1]
   512d4:	ldr	r1, [r3, #16]
   512d8:	bl	401e0 <__read_chk@plt+0x39d5c>
   512dc:	b	51188 <__read_chk@plt+0x4ad04>
   512e0:	ldrb	r3, [sp, #43]	; 0x2b
   512e4:	cmp	r3, r5
   512e8:	bne	51258 <__read_chk@plt+0x4add4>
   512ec:	ldr	r3, [sp, #52]	; 0x34
   512f0:	cmp	r3, r7
   512f4:	bne	51258 <__read_chk@plt+0x4add4>
   512f8:	mov	r1, fp
   512fc:	mov	r2, r7
   51300:	ldr	r0, [sp, #48]	; 0x30
   51304:	bl	7b00c <__read_chk@plt+0x74b88>
   51308:	cmp	r0, #0
   5130c:	ldreq	r1, [sp, #28]
   51310:	ldreq	r3, [r1]
   51314:	orreq	r3, r3, #2
   51318:	streq	r3, [r1]
   5131c:	b	51258 <__read_chk@plt+0x4add4>
   51320:	ldr	r0, [sp, #32]
   51324:	bl	40178 <__read_chk@plt+0x39cf4>
   51328:	b	51260 <__read_chk@plt+0x4addc>
   5132c:	ldr	r0, [sp, #48]	; 0x30
   51330:	bl	55a8 <free@plt>
   51334:	ldr	r0, [sp, #44]	; 0x2c
   51338:	bl	77e38 <__read_chk@plt+0x719b4>
   5133c:	ldr	r1, [sp, #28]
   51340:	ldr	r3, [r1]
   51344:	ands	r4, r3, #1
   51348:	beq	513b0 <__read_chk@plt+0x4af2c>
   5134c:	ands	r4, r3, #2
   51350:	beq	51384 <__read_chk@plt+0x4af00>
   51354:	ldr	r0, [pc, #340]	; 514b0 <__read_chk@plt+0x4b02c>
   51358:	mov	r4, #0
   5135c:	add	r0, pc, r0
   51360:	bl	401e0 <__read_chk@plt+0x39d5c>
   51364:	ldr	r1, [sp, #36]	; 0x24
   51368:	mov	r0, r4
   5136c:	ldr	r2, [sp, #84]	; 0x54
   51370:	ldr	r3, [r1]
   51374:	cmp	r2, r3
   51378:	bne	51478 <__read_chk@plt+0x4aff4>
   5137c:	add	sp, sp, #92	; 0x5c
   51380:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51384:	ldr	r0, [pc, #296]	; 514b4 <__read_chk@plt+0x4b030>
   51388:	add	r0, pc, r0
   5138c:	bl	401e0 <__read_chk@plt+0x39d5c>
   51390:	b	51364 <__read_chk@plt+0x4aee0>
   51394:	ldr	r0, [pc, #284]	; 514b8 <__read_chk@plt+0x4b034>
   51398:	mvn	r4, #0
   5139c:	add	r0, pc, r0
   513a0:	bl	4005c <__read_chk@plt+0x39bd8>
   513a4:	ldr	r0, [sp, #44]	; 0x2c
   513a8:	bl	77e38 <__read_chk@plt+0x719b4>
   513ac:	b	51364 <__read_chk@plt+0x4aee0>
   513b0:	ldr	r0, [pc, #260]	; 514bc <__read_chk@plt+0x4b038>
   513b4:	add	r0, pc, r0
   513b8:	bl	401e0 <__read_chk@plt+0x39d5c>
   513bc:	b	51364 <__read_chk@plt+0x4aee0>
   513c0:	ldr	r0, [sp, #48]	; 0x30
   513c4:	bl	5584 <freeaddrinfo@plt>
   513c8:	ldr	r0, [pc, #240]	; 514c0 <__read_chk@plt+0x4b03c>
   513cc:	mvn	r4, #0
   513d0:	add	r0, pc, r0
   513d4:	bl	401e0 <__read_chk@plt+0x39d5c>
   513d8:	b	51364 <__read_chk@plt+0x4aee0>
   513dc:	sub	r0, r0, #1
   513e0:	cmp	r0, #4
   513e4:	addls	pc, pc, r0, lsl #2
   513e8:	b	5147c <__read_chk@plt+0x4aff8>
   513ec:	b	51400 <__read_chk@plt+0x4af7c>
   513f0:	b	51440 <__read_chk@plt+0x4afbc>
   513f4:	b	51434 <__read_chk@plt+0x4afb0>
   513f8:	b	51428 <__read_chk@plt+0x4afa4>
   513fc:	b	5141c <__read_chk@plt+0x4af98>
   51400:	ldr	r1, [pc, #188]	; 514c4 <__read_chk@plt+0x4b040>
   51404:	add	r1, pc, r1
   51408:	ldr	r0, [pc, #184]	; 514c8 <__read_chk@plt+0x4b044>
   5140c:	mvn	r4, #0
   51410:	add	r0, pc, r0
   51414:	bl	40178 <__read_chk@plt+0x39cf4>
   51418:	b	51364 <__read_chk@plt+0x4aee0>
   5141c:	ldr	r1, [pc, #168]	; 514cc <__read_chk@plt+0x4b048>
   51420:	add	r1, pc, r1
   51424:	b	51408 <__read_chk@plt+0x4af84>
   51428:	ldr	r1, [pc, #160]	; 514d0 <__read_chk@plt+0x4b04c>
   5142c:	add	r1, pc, r1
   51430:	b	51408 <__read_chk@plt+0x4af84>
   51434:	ldr	r1, [pc, #152]	; 514d4 <__read_chk@plt+0x4b050>
   51438:	add	r1, pc, r1
   5143c:	b	51408 <__read_chk@plt+0x4af84>
   51440:	ldr	r1, [pc, #144]	; 514d8 <__read_chk@plt+0x4b054>
   51444:	add	r1, pc, r1
   51448:	b	51408 <__read_chk@plt+0x4af84>
   5144c:	ldr	r0, [pc, #136]	; 514dc <__read_chk@plt+0x4b058>
   51450:	mvn	r4, #0
   51454:	add	r0, pc, r0
   51458:	bl	4005c <__read_chk@plt+0x39bd8>
   5145c:	ldr	r0, [sp, #44]	; 0x2c
   51460:	bl	77e38 <__read_chk@plt+0x719b4>
   51464:	b	51364 <__read_chk@plt+0x4aee0>
   51468:	ldr	r0, [pc, #112]	; 514e0 <__read_chk@plt+0x4b05c>
   5146c:	add	r0, pc, r0
   51470:	bl	4005c <__read_chk@plt+0x39bd8>
   51474:	b	513c8 <__read_chk@plt+0x4af44>
   51478:	bl	5d64 <__stack_chk_fail@plt>
   5147c:	ldr	r1, [pc, #96]	; 514e4 <__read_chk@plt+0x4b060>
   51480:	add	r1, pc, r1
   51484:	b	51408 <__read_chk@plt+0x4af84>
   51488:	ldr	r0, [pc, #88]	; 514e8 <__read_chk@plt+0x4b064>
   5148c:	add	r0, pc, r0
   51490:	bl	3dae8 <__read_chk@plt+0x37664>
   51494:	andeq	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   51498:	andeq	r0, r0, r8, asr #11
   5149c:	andeq	ip, r3, r8, ror ip
   514a0:	andeq	ip, r3, r4, asr ip
   514a4:	andeq	ip, r3, r8, lsl #26
   514a8:	andeq	lr, r2, r0, lsl ip
   514ac:	andeq	ip, r3, r8, ror #21
   514b0:	andeq	ip, r3, ip, ror #21
   514b4:	andeq	ip, r3, ip, ror #21
   514b8:	andeq	ip, r3, r8, lsl #21
   514bc:	strdeq	ip, [r3], -r0
   514c0:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   514c4:	strdeq	ip, [r3], -r4
   514c8:	andeq	ip, r3, r8, lsl #19
   514cc:	andeq	ip, r3, r4, asr #17
   514d0:	andeq	ip, r3, r0, lsl #18
   514d4:	andeq	ip, r3, r0, ror #17
   514d8:	andeq	ip, r3, r4, asr #17
   514dc:	andeq	ip, r3, r8, lsr #19
   514e0:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   514e4:	andeq	r6, r3, r0, lsr #7
   514e8:	andeq	ip, r3, r8, asr #17
   514ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   514f0:	sub	sp, sp, #60	; 0x3c
   514f4:	ldr	lr, [pc, #416]	; 5169c <__read_chk@plt+0x4b218>
   514f8:	mov	ip, #0
   514fc:	ldr	r4, [pc, #412]	; 516a0 <__read_chk@plt+0x4b21c>
   51500:	add	r7, sp, #56	; 0x38
   51504:	add	lr, pc, lr
   51508:	ldr	r6, [pc, #404]	; 516a4 <__read_chk@plt+0x4b220>
   5150c:	ldr	r5, [pc, #404]	; 516a8 <__read_chk@plt+0x4b224>
   51510:	add	fp, sp, #43	; 0x2b
   51514:	add	r6, pc, r6
   51518:	str	r6, [sp, #32]
   5151c:	ldr	r4, [lr, r4]
   51520:	add	r5, pc, r5
   51524:	ldr	r6, [pc, #384]	; 516ac <__read_chk@plt+0x4b228>
   51528:	add	sl, sp, #44	; 0x2c
   5152c:	str	r3, [sp, #28]
   51530:	add	r9, sp, #48	; 0x30
   51534:	str	r4, [sp, #20]
   51538:	add	r6, pc, r6
   5153c:	str	r6, [sp, #36]	; 0x24
   51540:	mov	r4, r2
   51544:	ldr	r6, [sp, #20]
   51548:	mov	r8, ip
   5154c:	str	r0, [sp, #24]
   51550:	str	r1, [sp, #16]
   51554:	ldr	r3, [r6]
   51558:	mov	r6, #1
   5155c:	strb	ip, [r7, #-14]!
   51560:	str	r3, [sp, #52]	; 0x34
   51564:	ldr	r0, [sp, #16]
   51568:	mov	r1, fp
   5156c:	mov	r2, sl
   51570:	mov	r3, r9
   51574:	strb	r6, [sp, #43]	; 0x2b
   51578:	str	r0, [sp]
   5157c:	mov	r0, r7
   51580:	bl	50f50 <__read_chk@plt+0x4aacc>
   51584:	cmp	r0, #0
   51588:	beq	51620 <__read_chk@plt+0x4b19c>
   5158c:	ldr	r1, [sp, #28]
   51590:	cmp	r1, #0
   51594:	beq	51670 <__read_chk@plt+0x4b1ec>
   51598:	ldrb	r1, [sp, #42]	; 0x2a
   5159c:	mov	r3, #44	; 0x2c
   515a0:	ldrb	ip, [sp, #43]	; 0x2b
   515a4:	mov	r0, r4
   515a8:	ldr	r2, [sp, #48]	; 0x30
   515ac:	str	r1, [sp, #8]
   515b0:	mov	r1, #1
   515b4:	add	r2, r2, #2
   515b8:	str	r3, [sp]
   515bc:	str	r2, [sp, #4]
   515c0:	str	ip, [sp, #12]
   515c4:	ldr	r2, [sp, #36]	; 0x24
   515c8:	ldr	r3, [sp, #24]
   515cc:	bl	58a8 <__fprintf_chk@plt>
   515d0:	ldr	r3, [sp, #48]	; 0x30
   515d4:	cmp	r3, #0
   515d8:	movne	r8, #0
   515dc:	beq	51608 <__read_chk@plt+0x4b184>
   515e0:	ldr	r3, [sp, #44]	; 0x2c
   515e4:	mov	r1, #1
   515e8:	mov	r0, r4
   515ec:	mov	r2, r5
   515f0:	ldrb	r3, [r3, r8]
   515f4:	add	r8, r8, r1
   515f8:	bl	58a8 <__fprintf_chk@plt>
   515fc:	ldr	r3, [sp, #48]	; 0x30
   51600:	cmp	r3, r8
   51604:	bhi	515e0 <__read_chk@plt+0x4b15c>
   51608:	mov	r1, r4
   5160c:	mov	r0, #10
   51610:	bl	5fe0 <fputc@plt>
   51614:	ldr	r0, [sp, #44]	; 0x2c
   51618:	bl	55a8 <free@plt>
   5161c:	mov	r8, #1
   51620:	add	r6, r6, #1
   51624:	uxtb	r6, r6
   51628:	cmp	r6, #3
   5162c:	bne	51564 <__read_chk@plt+0x4b0e0>
   51630:	cmp	r8, #0
   51634:	bne	51650 <__read_chk@plt+0x4b1cc>
   51638:	ldr	r1, [pc, #112]	; 516b0 <__read_chk@plt+0x4b22c>
   5163c:	ldr	r0, [pc, #112]	; 516b4 <__read_chk@plt+0x4b230>
   51640:	add	r1, pc, r1
   51644:	add	r0, pc, r0
   51648:	add	r1, r1, #16
   5164c:	bl	4005c <__read_chk@plt+0x39bd8>
   51650:	ldr	r6, [sp, #20]
   51654:	mov	r0, r8
   51658:	ldr	r2, [sp, #52]	; 0x34
   5165c:	ldr	r3, [r6]
   51660:	cmp	r2, r3
   51664:	bne	51698 <__read_chk@plt+0x4b214>
   51668:	add	sp, sp, #60	; 0x3c
   5166c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51670:	ldrb	r3, [sp, #42]	; 0x2a
   51674:	mov	r0, r4
   51678:	ldrb	ip, [sp, #43]	; 0x2b
   5167c:	mov	r1, #1
   51680:	ldr	r2, [sp, #32]
   51684:	str	r3, [sp]
   51688:	str	ip, [sp, #4]
   5168c:	ldr	r3, [sp, #24]
   51690:	bl	58a8 <__fprintf_chk@plt>
   51694:	b	515d0 <__read_chk@plt+0x4b14c>
   51698:	bl	5d64 <__stack_chk_fail@plt>
   5169c:	strdeq	pc, [r6], -r8
   516a0:	andeq	r0, r0, r8, asr #11
   516a4:	andeq	ip, r3, r8, lsr #20
   516a8:	muleq	r3, r8, sp
   516ac:	andeq	ip, r3, r4, ror #19
   516b0:	andeq	ip, r3, r4, ror #12
   516b4:	andeq	ip, r3, ip, lsl #18
   516b8:	push	{r4, lr}
   516bc:	bl	5ea8 <SSLeay@plt>
   516c0:	ldr	r4, [pc, #92]	; 51724 <__read_chk@plt+0x4b2a0>
   516c4:	add	r4, pc, r4
   516c8:	mov	r1, r0
   516cc:	movw	r0, #8383	; 0x20bf
   516d0:	movt	r0, #4096	; 0x1000
   516d4:	bl	74b84 <__read_chk@plt+0x6e700>
   516d8:	cmp	r0, #0
   516dc:	beq	51708 <__read_chk@plt+0x4b284>
   516e0:	ldr	r3, [pc, #64]	; 51728 <__read_chk@plt+0x4b2a4>
   516e4:	ldr	r0, [r4, r3]
   516e8:	bl	7dc6c <__libc_csu_fini@@Base+0x4>
   516ec:	bl	7c298 <__read_chk@plt+0x75e14>
   516f0:	bl	62e0 <RAND_status@plt>
   516f4:	cmp	r0, #1
   516f8:	popeq	{r4, pc}
   516fc:	ldr	r0, [pc, #40]	; 5172c <__read_chk@plt+0x4b2a8>
   51700:	add	r0, pc, r0
   51704:	bl	3dae8 <__read_chk@plt+0x37664>
   51708:	bl	5ea8 <SSLeay@plt>
   5170c:	movw	r1, #8383	; 0x20bf
   51710:	movt	r1, #4096	; 0x1000
   51714:	mov	r2, r0
   51718:	ldr	r0, [pc, #16]	; 51730 <__read_chk@plt+0x4b2ac>
   5171c:	add	r0, pc, r0
   51720:	bl	3dae8 <__read_chk@plt+0x37664>
   51724:	andeq	pc, r6, r8, lsr r2	; <UNPREDICTABLE>
   51728:	muleq	r0, r8, r6
   5172c:			; <UNDEFINED> instruction: 0x0003c8bc
   51730:	andeq	ip, r3, r4, ror #16
   51734:	ldr	r3, [pc, #12]	; 51748 <__read_chk@plt+0x4b2c4>
   51738:	ldr	r0, [pc, r3]
   5173c:	adds	r0, r0, #0
   51740:	movne	r0, #1
   51744:	bx	lr
   51748:	andeq	r0, r7, ip, asr #10
   5174c:	ldr	ip, [pc, #900]	; 51ad8 <__read_chk@plt+0x4b654>
   51750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51754:	add	ip, pc, ip
   51758:	sub	sp, sp, #188	; 0xbc
   5175c:	mov	r9, r0
   51760:	ldr	r0, [pc, #884]	; 51adc <__read_chk@plt+0x4b658>
   51764:	str	r3, [sp, #24]
   51768:	mov	r3, ip
   5176c:	ldr	ip, [sp, #224]	; 0xe0
   51770:	str	r1, [sp, #16]
   51774:	str	r2, [sp, #20]
   51778:	str	ip, [sp, #28]
   5177c:	ldr	r0, [r3, r0]
   51780:	ldr	r3, [r0]
   51784:	str	r0, [sp, #32]
   51788:	str	r3, [sp, #180]	; 0xb4
   5178c:	bl	55b4 <EVP_md5@plt>
   51790:	ldr	r3, [pc, #840]	; 51ae0 <__read_chk@plt+0x4b65c>
   51794:	str	r0, [sp, #8]
   51798:	ldr	r4, [pc, r3]
   5179c:	cmp	r4, #0
   517a0:	beq	517cc <__read_chk@plt+0x4b348>
   517a4:	ldr	r0, [r4]
   517a8:	cmp	r0, #0
   517ac:	movne	r5, r4
   517b0:	beq	517c4 <__read_chk@plt+0x4b340>
   517b4:	bl	55a8 <free@plt>
   517b8:	ldr	r0, [r5, #8]!
   517bc:	cmp	r0, #0
   517c0:	bne	517b4 <__read_chk@plt+0x4b330>
   517c4:	mov	r0, r4
   517c8:	bl	55a8 <free@plt>
   517cc:	ldr	r0, [r9]
   517d0:	add	r6, sp, #72	; 0x48
   517d4:	add	r0, r0, #1
   517d8:	lsl	r0, r0, #3
   517dc:	bl	49320 <__read_chk@plt+0x42e9c>
   517e0:	ldr	r3, [pc, #764]	; 51ae4 <__read_chk@plt+0x4b660>
   517e4:	add	r3, pc, r3
   517e8:	str	r0, [r3]
   517ec:	mov	r0, r6
   517f0:	bl	25f94 <__read_chk@plt+0x1fb10>
   517f4:	ldr	r0, [sp, #28]
   517f8:	bl	5a10 <__strdup@plt>
   517fc:	ldr	r2, [r9]
   51800:	cmp	r2, #0
   51804:	mov	r4, r2
   51808:	str	r0, [sp, #36]	; 0x24
   5180c:	beq	51894 <__read_chk@plt+0x4b410>
   51810:	ldr	ip, [pc, #720]	; 51ae8 <__read_chk@plt+0x4b664>
   51814:	mov	fp, #0
   51818:	mov	r4, fp
   5181c:	str	fp, [sp, #4]
   51820:	add	ip, pc, ip
   51824:	str	ip, [sp, #40]	; 0x28
   51828:	add	ip, sp, #48	; 0x30
   5182c:	str	ip, [sp, #12]
   51830:	add	ip, sp, #112	; 0x70
   51834:	str	ip, [sp, #44]	; 0x2c
   51838:	b	51848 <__read_chk@plt+0x4b3c4>
   5183c:	add	r4, r4, #1
   51840:	cmp	r2, r4
   51844:	bls	5188c <__read_chk@plt+0x4b408>
   51848:	ldr	r1, [r9, #4]
   5184c:	lsl	r8, r4, #3
   51850:	ldr	r3, [r1, r4, lsl #3]
   51854:	add	r1, r1, r8
   51858:	cmp	r3, #127	; 0x7f
   5185c:	bhi	5183c <__read_chk@plt+0x4b3b8>
   51860:	mov	r0, #0
   51864:	ldr	r2, [sp, #20]
   51868:	ldr	r3, [sp, #24]
   5186c:	ldr	ip, [sp, #16]
   51870:	blx	ip
   51874:	cmp	r0, #0
   51878:	bne	51920 <__read_chk@plt+0x4b49c>
   5187c:	ldr	r2, [r9]
   51880:	add	r4, r4, #1
   51884:	cmp	r2, r4
   51888:	bhi	51848 <__read_chk@plt+0x4b3c4>
   5188c:	ldr	fp, [sp, #4]
   51890:	lsl	r4, fp, #3
   51894:	ldr	r0, [sp, #36]	; 0x24
   51898:	bl	55a8 <free@plt>
   5189c:	ldr	r2, [pc, #584]	; 51aec <__read_chk@plt+0x4b668>
   518a0:	mov	r3, #0
   518a4:	mov	r0, r6
   518a8:	add	r2, pc, r2
   518ac:	mov	r1, r3
   518b0:	ldr	r2, [r2]
   518b4:	add	ip, r2, r4
   518b8:	str	r3, [ip, #4]
   518bc:	str	r3, [r2, r4]
   518c0:	bl	32464 <__read_chk@plt+0x2bfe0>
   518c4:	mov	r0, r6
   518c8:	bl	265d8 <__read_chk@plt+0x20154>
   518cc:	bl	49320 <__read_chk@plt+0x42e9c>
   518d0:	mov	r4, r0
   518d4:	mov	r0, r6
   518d8:	bl	265d8 <__read_chk@plt+0x20154>
   518dc:	mov	r1, r4
   518e0:	mov	r2, r0
   518e4:	mov	r0, r6
   518e8:	bl	32624 <__read_chk@plt+0x2c1a0>
   518ec:	mov	r0, r6
   518f0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   518f4:	ldrb	r3, [r4]
   518f8:	cmp	r3, #0
   518fc:	beq	51ac4 <__read_chk@plt+0x4b640>
   51900:	ldr	ip, [sp, #32]
   51904:	mov	r0, r4
   51908:	ldr	r2, [sp, #180]	; 0xb4
   5190c:	ldr	r3, [ip]
   51910:	cmp	r2, r3
   51914:	bne	51ad4 <__read_chk@plt+0x4b650>
   51918:	add	sp, sp, #188	; 0xbc
   5191c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51920:	ldr	r3, [r9, #4]
   51924:	mov	r1, #6
   51928:	strb	r1, [sp, #112]	; 0x70
   5192c:	add	r0, sp, #48	; 0x30
   51930:	ldr	r1, [sp, #8]
   51934:	add	r5, sp, #116	; 0x74
   51938:	ldr	r3, [r3, r8]
   5193c:	strb	r3, [sp, #113]	; 0x71
   51940:	bl	5428 <EVP_DigestInit@plt>
   51944:	add	r1, sp, #112	; 0x70
   51948:	mov	r2, #2
   5194c:	add	r0, sp, #48	; 0x30
   51950:	bl	6190 <EVP_DigestUpdate@plt>
   51954:	ldr	r3, [r9, #4]
   51958:	add	r0, sp, #48	; 0x30
   5195c:	add	r1, r3, r8
   51960:	ldr	r2, [r3, r8]
   51964:	ldr	r1, [r1, #4]
   51968:	bl	6190 <EVP_DigestUpdate@plt>
   5196c:	mov	r2, #0
   51970:	mov	r1, r5
   51974:	add	r0, sp, #48	; 0x30
   51978:	bl	5fb0 <EVP_DigestFinal@plt>
   5197c:	ldr	r0, [sp, #8]
   51980:	bl	5b0c <EVP_MD_size@plt>
   51984:	mov	r1, #2
   51988:	bl	7d108 <__read_chk@plt+0x76c84>
   5198c:	bl	49320 <__read_chk@plt+0x42e9c>
   51990:	mov	sl, r0
   51994:	ldr	r0, [sp, #8]
   51998:	bl	5b0c <EVP_MD_size@plt>
   5199c:	mov	r7, r0
   519a0:	ldr	r0, [sp, #8]
   519a4:	bl	5b0c <EVP_MD_size@plt>
   519a8:	mov	r1, #2
   519ac:	bl	7d108 <__read_chk@plt+0x76c84>
   519b0:	mov	r1, r7
   519b4:	mov	r2, sl
   519b8:	mov	r3, r0
   519bc:	mov	r0, r5
   519c0:	bl	74c74 <__read_chk@plt+0x6e7f0>
   519c4:	mov	fp, r0
   519c8:	ldr	r0, [sp, #28]
   519cc:	bl	6088 <strlen@plt>
   519d0:	ldr	r1, [sp, #28]
   519d4:	mov	r2, r0
   519d8:	ldr	r0, [sp, #36]	; 0x24
   519dc:	bl	625c <strncpy@plt>
   519e0:	subs	r7, r0, #0
   519e4:	beq	51a94 <__read_chk@plt+0x4b610>
   519e8:	mov	r1, #44	; 0x2c
   519ec:	bl	640c <strchr@plt>
   519f0:	cmp	r0, #0
   519f4:	moveq	r5, r0
   519f8:	addne	r5, r0, #1
   519fc:	movne	r2, #0
   51a00:	strbne	r2, [r0]
   51a04:	ldrb	r3, [r7]
   51a08:	cmp	r3, #0
   51a0c:	bne	51a74 <__read_chk@plt+0x4b5f0>
   51a10:	b	51a94 <__read_chk@plt+0x4b610>
   51a14:	mov	r0, r7
   51a18:	bl	6088 <strlen@plt>
   51a1c:	mov	r1, r7
   51a20:	mov	r2, r0
   51a24:	mov	r0, r6
   51a28:	bl	324d8 <__read_chk@plt+0x2c054>
   51a2c:	mov	r0, r6
   51a30:	mov	r1, sl
   51a34:	mov	r2, fp
   51a38:	bl	324d8 <__read_chk@plt+0x2c054>
   51a3c:	cmp	r5, #0
   51a40:	beq	51a94 <__read_chk@plt+0x4b610>
   51a44:	mov	r0, r5
   51a48:	mov	r1, #44	; 0x2c
   51a4c:	bl	640c <strchr@plt>
   51a50:	cmp	r0, #0
   51a54:	movne	r3, #0
   51a58:	addne	r0, r0, #1
   51a5c:	strbne	r3, [r0, #-1]
   51a60:	ldrb	r3, [r5]
   51a64:	cmp	r3, #0
   51a68:	beq	51a94 <__read_chk@plt+0x4b610>
   51a6c:	mov	r7, r5
   51a70:	mov	r5, r0
   51a74:	mov	r0, r6
   51a78:	bl	265d8 <__read_chk@plt+0x20154>
   51a7c:	cmp	r0, #0
   51a80:	beq	51a14 <__read_chk@plt+0x4b590>
   51a84:	mov	r0, r6
   51a88:	mov	r1, #44	; 0x2c
   51a8c:	bl	32464 <__read_chk@plt+0x2bfe0>
   51a90:	b	51a14 <__read_chk@plt+0x4b590>
   51a94:	ldr	ip, [sp, #40]	; 0x28
   51a98:	ldr	r0, [sp, #4]
   51a9c:	ldr	r1, [r9, #4]
   51aa0:	ldr	r3, [ip]
   51aa4:	add	r8, r1, r8
   51aa8:	mov	r1, #1
   51aac:	add	r2, r3, r0, lsl #3
   51ab0:	str	r8, [r2, #4]
   51ab4:	str	sl, [r3, r0, lsl #3]
   51ab8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   51abc:	str	r0, [sp, #4]
   51ac0:	b	5187c <__read_chk@plt+0x4b3f8>
   51ac4:	mov	r0, r4
   51ac8:	mov	r4, r3
   51acc:	bl	55a8 <free@plt>
   51ad0:	b	51900 <__read_chk@plt+0x4b47c>
   51ad4:	bl	5d64 <__stack_chk_fail@plt>
   51ad8:	andeq	pc, r6, r8, lsr #3
   51adc:	andeq	r0, r0, r8, asr #11
   51ae0:	andeq	r0, r7, ip, ror #9
   51ae4:	andeq	r0, r7, r0, lsr #9
   51ae8:	andeq	r0, r7, r4, ror #8
   51aec:	ldrdeq	r0, [r7], -ip
   51af0:	ldr	ip, [pc, #116]	; 51b6c <__read_chk@plt+0x4b6e8>
   51af4:	push	{r4, r5, r6, r7, lr}
   51af8:	add	ip, pc, ip
   51afc:	ldr	lr, [pc, #108]	; 51b70 <__read_chk@plt+0x4b6ec>
   51b00:	sub	sp, sp, #28
   51b04:	mov	r6, r0
   51b08:	mov	r7, r1
   51b0c:	add	r0, sp, #16
   51b10:	add	r1, sp, #12
   51b14:	ldr	r4, [ip, lr]
   51b18:	mov	r5, r2
   51b1c:	ldr	ip, [r4]
   51b20:	str	ip, [sp, #20]
   51b24:	bl	643c <gss_indicate_mechs@plt>
   51b28:	lsrs	r0, r0, #16
   51b2c:	movne	r0, #0
   51b30:	bne	51b50 <__read_chk@plt+0x4b6cc>
   51b34:	ldr	r1, [pc, #56]	; 51b74 <__read_chk@plt+0x4b6f0>
   51b38:	mov	r2, r6
   51b3c:	ldr	r0, [sp, #12]
   51b40:	mov	r3, r7
   51b44:	str	r5, [sp]
   51b48:	add	r1, pc, r1
   51b4c:	bl	5174c <__read_chk@plt+0x4b2c8>
   51b50:	ldr	r2, [sp, #20]
   51b54:	ldr	r3, [r4]
   51b58:	cmp	r2, r3
   51b5c:	bne	51b68 <__read_chk@plt+0x4b6e4>
   51b60:	add	sp, sp, #28
   51b64:	pop	{r4, r5, r6, r7, pc}
   51b68:	bl	5d64 <__stack_chk_fail@plt>
   51b6c:	andeq	lr, r6, r4, lsl #28
   51b70:	andeq	r0, r0, r8, asr #11
   51b74:	andeq	r0, r0, r0, ror #14
   51b78:	cmp	r0, #0
   51b7c:	push	{r3, lr}
   51b80:	popeq	{r3, pc}
   51b84:	ldr	r0, [r0, #16]
   51b88:	cmp	r0, #0
   51b8c:	popeq	{r3, pc}
   51b90:	ldr	ip, [r0]
   51b94:	cmp	ip, r2
   51b98:	beq	51ba4 <__read_chk@plt+0x4b720>
   51b9c:	mov	r0, #0
   51ba0:	pop	{r3, pc}
   51ba4:	ldr	r0, [r0, #4]
   51ba8:	bl	6298 <memcmp@plt>
   51bac:	rsbs	r0, r0, #1
   51bb0:	movcc	r0, #0
   51bb4:	pop	{r3, pc}
   51bb8:	push	{r3, r4, r5, r6, r7, lr}
   51bbc:	mov	r4, r0
   51bc0:	ldr	r3, [r0, #16]
   51bc4:	mov	r6, r1
   51bc8:	mov	r5, r2
   51bcc:	cmp	r3, #0
   51bd0:	beq	51be4 <__read_chk@plt+0x4b760>
   51bd4:	ldr	r0, [r3, #4]
   51bd8:	bl	55a8 <free@plt>
   51bdc:	ldr	r0, [r4, #16]
   51be0:	bl	55a8 <free@plt>
   51be4:	mov	r1, #8
   51be8:	mov	r0, #1
   51bec:	bl	4935c <__read_chk@plt+0x42ed8>
   51bf0:	mov	r3, r0
   51bf4:	mov	r0, r5
   51bf8:	str	r3, [r4, #16]
   51bfc:	str	r5, [r3]
   51c00:	ldr	r7, [r4, #16]
   51c04:	bl	49320 <__read_chk@plt+0x42e9c>
   51c08:	mov	r1, r6
   51c0c:	mov	r2, r5
   51c10:	str	r0, [r7, #4]
   51c14:	ldr	r3, [r4, #16]
   51c18:	ldr	r0, [r3, #4]
   51c1c:	pop	{r3, r4, r5, r6, r7, lr}
   51c20:	b	6010 <memcpy@plt>
   51c24:	cmp	r2, #10
   51c28:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   51c2c:	mov	r9, r0
   51c30:	mov	r8, r1
   51c34:	beq	51cfc <__read_chk@plt+0x4b878>
   51c38:	cmp	r2, #11
   51c3c:	beq	51ce4 <__read_chk@plt+0x4b860>
   51c40:	cmp	r2, #9
   51c44:	beq	51c50 <__read_chk@plt+0x4b7cc>
   51c48:	mov	r0, #0
   51c4c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   51c50:	mov	r0, r1
   51c54:	bl	6088 <strlen@plt>
   51c58:	cmp	r0, #16
   51c5c:	bls	51c48 <__read_chk@plt+0x4b7c4>
   51c60:	add	r8, r8, #16
   51c64:	ldr	r3, [pc, #180]	; 51d20 <__read_chk@plt+0x4b89c>
   51c68:	ldr	r5, [pc, r3]
   51c6c:	ldr	r1, [r5]
   51c70:	cmp	r1, #0
   51c74:	beq	51d14 <__read_chk@plt+0x4b890>
   51c78:	add	r4, r5, #8
   51c7c:	mov	r7, r5
   51c80:	mov	r6, #0
   51c84:	b	51c9c <__read_chk@plt+0x4b818>
   51c88:	rsb	r6, r5, r4
   51c8c:	mov	r7, r4
   51c90:	ldr	r1, [r4], #8
   51c94:	cmp	r1, #0
   51c98:	beq	51cac <__read_chk@plt+0x4b828>
   51c9c:	mov	r0, r8
   51ca0:	bl	61d8 <strcmp@plt>
   51ca4:	cmp	r0, #0
   51ca8:	bne	51c88 <__read_chk@plt+0x4b804>
   51cac:	ldr	r3, [r7, #4]
   51cb0:	cmp	r3, #0
   51cb4:	beq	51cd8 <__read_chk@plt+0x4b854>
   51cb8:	cmp	r9, #0
   51cbc:	beq	51cd8 <__read_chk@plt+0x4b854>
   51cc0:	ldr	r1, [r3, #4]
   51cc4:	mov	r0, r9
   51cc8:	ldr	r2, [r3]
   51ccc:	bl	51bb8 <__read_chk@plt+0x4b734>
   51cd0:	ldr	r3, [pc, #76]	; 51d24 <__read_chk@plt+0x4b8a0>
   51cd4:	ldr	r5, [pc, r3]
   51cd8:	add	r6, r5, r6
   51cdc:	ldr	r0, [r6, #4]
   51ce0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   51ce4:	mov	r0, r1
   51ce8:	bl	6088 <strlen@plt>
   51cec:	cmp	r0, #13
   51cf0:	bls	51c48 <__read_chk@plt+0x4b7c4>
   51cf4:	add	r8, r8, #13
   51cf8:	b	51c64 <__read_chk@plt+0x4b7e0>
   51cfc:	mov	r0, r1
   51d00:	bl	6088 <strlen@plt>
   51d04:	cmp	r0, #17
   51d08:	bls	51c48 <__read_chk@plt+0x4b7c4>
   51d0c:	add	r8, r8, #17
   51d10:	b	51c64 <__read_chk@plt+0x4b7e0>
   51d14:	mov	r6, r1
   51d18:	mov	r7, r5
   51d1c:	b	51cac <__read_chk@plt+0x4b828>
   51d20:	andeq	r0, r7, ip, lsl r0
   51d24:			; <UNDEFINED> instruction: 0x0006ffb0
   51d28:	mov	r3, r1
   51d2c:	ldr	r1, [r1, #4]
   51d30:	ldr	r2, [r3]
   51d34:	b	51bb8 <__read_chk@plt+0x4b734>
   51d38:	ldr	ip, [pc, #352]	; 51ea0 <__read_chk@plt+0x4ba1c>
   51d3c:	mov	r3, #0
   51d40:	push	{r4, r5, r6, r7, r8, r9, lr}
   51d44:	add	ip, pc, ip
   51d48:	ldr	lr, [pc, #340]	; 51ea4 <__read_chk@plt+0x4ba20>
   51d4c:	sub	sp, sp, #76	; 0x4c
   51d50:	add	r4, sp, #28
   51d54:	mov	r5, r0
   51d58:	mov	r6, r1
   51d5c:	mov	r7, r2
   51d60:	ldr	r9, [ip, lr]
   51d64:	mov	r0, r4
   51d68:	str	r3, [sp, #20]
   51d6c:	add	r8, sp, #16
   51d70:	str	r3, [sp, #24]
   51d74:	ldr	r3, [r9]
   51d78:	str	r3, [sp, #68]	; 0x44
   51d7c:	bl	25f94 <__read_chk@plt+0x1fb10>
   51d80:	cmp	r6, #0
   51d84:	ldrne	r3, [r5]
   51d88:	strne	r3, [r6]
   51d8c:	cmp	r7, #0
   51d90:	add	r6, sp, #20
   51d94:	ldrne	r3, [r5, #4]
   51d98:	strne	r3, [r7]
   51d9c:	add	r7, sp, #12
   51da0:	mov	r3, #0
   51da4:	str	r3, [sp, #16]
   51da8:	ldr	r3, [r5, #16]
   51dac:	mov	r2, #1
   51db0:	ldr	r1, [r5]
   51db4:	mov	r0, r7
   51db8:	str	r8, [sp]
   51dbc:	str	r6, [sp, #4]
   51dc0:	bl	5848 <gss_display_status@plt>
   51dc4:	ldr	r2, [sp, #20]
   51dc8:	mov	r0, r4
   51dcc:	ldr	r1, [sp, #24]
   51dd0:	bl	324d8 <__read_chk@plt+0x2c054>
   51dd4:	mov	r0, r4
   51dd8:	mov	r1, #10
   51ddc:	bl	32464 <__read_chk@plt+0x2bfe0>
   51de0:	mov	r0, r7
   51de4:	mov	r1, r6
   51de8:	bl	577c <gss_release_buffer@plt>
   51dec:	ldr	r3, [sp, #16]
   51df0:	cmp	r3, #0
   51df4:	bne	51da8 <__read_chk@plt+0x4b924>
   51df8:	ldr	r3, [r5, #16]
   51dfc:	mov	r2, #2
   51e00:	ldr	r1, [r5, #4]
   51e04:	mov	r0, r7
   51e08:	str	r8, [sp]
   51e0c:	str	r6, [sp, #4]
   51e10:	bl	5848 <gss_display_status@plt>
   51e14:	ldr	r2, [sp, #20]
   51e18:	mov	r0, r4
   51e1c:	ldr	r1, [sp, #24]
   51e20:	bl	324d8 <__read_chk@plt+0x2c054>
   51e24:	mov	r0, r4
   51e28:	mov	r1, #10
   51e2c:	bl	32464 <__read_chk@plt+0x2bfe0>
   51e30:	mov	r1, r6
   51e34:	mov	r0, r7
   51e38:	bl	577c <gss_release_buffer@plt>
   51e3c:	ldr	r1, [sp, #16]
   51e40:	cmp	r1, #0
   51e44:	bne	51df8 <__read_chk@plt+0x4b974>
   51e48:	mov	r0, r4
   51e4c:	bl	32464 <__read_chk@plt+0x2bfe0>
   51e50:	mov	r0, r4
   51e54:	bl	265d8 <__read_chk@plt+0x20154>
   51e58:	bl	49320 <__read_chk@plt+0x42e9c>
   51e5c:	mov	r5, r0
   51e60:	mov	r0, r4
   51e64:	bl	265d8 <__read_chk@plt+0x20154>
   51e68:	mov	r1, r5
   51e6c:	mov	r2, r0
   51e70:	mov	r0, r4
   51e74:	bl	32624 <__read_chk@plt+0x2c1a0>
   51e78:	mov	r0, r4
   51e7c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   51e80:	ldr	r2, [sp, #68]	; 0x44
   51e84:	ldr	r3, [r9]
   51e88:	mov	r0, r5
   51e8c:	cmp	r2, r3
   51e90:	bne	51e9c <__read_chk@plt+0x4ba18>
   51e94:	add	sp, sp, #76	; 0x4c
   51e98:	pop	{r4, r5, r6, r7, r8, r9, pc}
   51e9c:	bl	5d64 <__stack_chk_fail@plt>
   51ea0:			; <UNDEFINED> instruction: 0x0006ebb8
   51ea4:	andeq	r0, r0, r8, asr #11
   51ea8:	mov	r1, #0
   51eac:	push	{r4, lr}
   51eb0:	mov	r2, r1
   51eb4:	bl	51d38 <__read_chk@plt+0x4b8b4>
   51eb8:	mov	r4, r0
   51ebc:	mov	r1, r0
   51ec0:	ldr	r0, [pc, #16]	; 51ed8 <__read_chk@plt+0x4ba54>
   51ec4:	add	r0, pc, r0
   51ec8:	bl	401e0 <__read_chk@plt+0x39d5c>
   51ecc:	mov	r0, r4
   51ed0:	pop	{r4, lr}
   51ed4:	b	55a8 <free@plt>
   51ed8:	ldrdeq	ip, [r2], -r8
   51edc:	push	{r4, lr}
   51ee0:	mov	r1, #32
   51ee4:	mov	r4, r0
   51ee8:	mov	r0, #1
   51eec:	bl	4935c <__read_chk@plt+0x42ed8>
   51ef0:	mov	r3, #0
   51ef4:	str	r0, [r4]
   51ef8:	str	r3, [r0, #8]
   51efc:	ldr	r2, [r4]
   51f00:	str	r3, [r2, #12]
   51f04:	ldr	r2, [r4]
   51f08:	str	r3, [r2, #16]
   51f0c:	ldr	r2, [r4]
   51f10:	str	r3, [r2, #20]
   51f14:	ldr	r2, [r4]
   51f18:	str	r3, [r2, #24]
   51f1c:	ldr	r2, [r4]
   51f20:	str	r3, [r2, #28]
   51f24:	pop	{r4, pc}
   51f28:	ldr	r3, [pc, #272]	; 52040 <__read_chk@plt+0x4bbbc>
   51f2c:	ldr	r2, [pc, #272]	; 52044 <__read_chk@plt+0x4bbc0>
   51f30:	add	r3, pc, r3
   51f34:	push	{r4, r5, lr}
   51f38:	mov	r4, r0
   51f3c:	ldr	r5, [r3, r2]
   51f40:	sub	sp, sp, #12
   51f44:	ldr	r0, [r0]
   51f48:	ldr	r3, [r5]
   51f4c:	cmp	r0, #0
   51f50:	str	r3, [sp, #4]
   51f54:	beq	52024 <__read_chk@plt+0x4bba0>
   51f58:	ldr	r3, [r0, #8]
   51f5c:	cmp	r3, #0
   51f60:	beq	51f78 <__read_chk@plt+0x4baf4>
   51f64:	add	r1, r0, #8
   51f68:	mov	r2, #0
   51f6c:	mov	r0, sp
   51f70:	bl	5f8c <gss_delete_sec_context@plt>
   51f74:	ldr	r0, [r4]
   51f78:	ldr	r3, [r0, #12]
   51f7c:	cmp	r3, #0
   51f80:	beq	51f94 <__read_chk@plt+0x4bb10>
   51f84:	add	r1, r0, #12
   51f88:	mov	r0, sp
   51f8c:	bl	62a4 <gss_release_name@plt>
   51f90:	ldr	r0, [r4]
   51f94:	ldr	r3, [r0, #16]
   51f98:	cmp	r3, #0
   51f9c:	beq	51fc4 <__read_chk@plt+0x4bb40>
   51fa0:	ldr	r0, [r3, #4]
   51fa4:	bl	55a8 <free@plt>
   51fa8:	ldr	r3, [r4]
   51fac:	ldr	r0, [r3, #16]
   51fb0:	bl	55a8 <free@plt>
   51fb4:	ldr	r3, [r4]
   51fb8:	mov	r2, #0
   51fbc:	str	r2, [r3, #16]
   51fc0:	ldr	r0, [r4]
   51fc4:	ldr	r3, [r0, #20]
   51fc8:	cmp	r3, #0
   51fcc:	beq	51fe0 <__read_chk@plt+0x4bb5c>
   51fd0:	add	r1, r0, #20
   51fd4:	mov	r0, sp
   51fd8:	bl	5b90 <gss_release_cred@plt>
   51fdc:	ldr	r0, [r4]
   51fe0:	ldr	r3, [r0, #24]
   51fe4:	cmp	r3, #0
   51fe8:	beq	51ffc <__read_chk@plt+0x4bb78>
   51fec:	add	r1, r0, #24
   51ff0:	mov	r0, sp
   51ff4:	bl	62a4 <gss_release_name@plt>
   51ff8:	ldr	r0, [r4]
   51ffc:	ldr	r3, [r0, #28]
   52000:	cmp	r3, #0
   52004:	beq	52018 <__read_chk@plt+0x4bb94>
   52008:	add	r1, r0, #28
   5200c:	mov	r0, sp
   52010:	bl	5b90 <gss_release_cred@plt>
   52014:	ldr	r0, [r4]
   52018:	bl	55a8 <free@plt>
   5201c:	mov	r3, #0
   52020:	str	r3, [r4]
   52024:	ldr	r2, [sp, #4]
   52028:	ldr	r3, [r5]
   5202c:	cmp	r2, r3
   52030:	bne	5203c <__read_chk@plt+0x4bbb8>
   52034:	add	sp, sp, #12
   52038:	pop	{r4, r5, pc}
   5203c:	bl	5d64 <__stack_chk_fail@plt>
   52040:	andeq	lr, r6, ip, asr #19
   52044:	andeq	r0, r0, r8, asr #11
   52048:	push	{r4, r5, r6, r7, r8, lr}
   5204c:	cmp	r1, #0
   52050:	sub	sp, sp, #40	; 0x28
   52054:	mov	r4, r0
   52058:	mov	r7, r2
   5205c:	mov	r6, r3
   52060:	ldr	r5, [sp, #64]	; 0x40
   52064:	moveq	r8, #34	; 0x22
   52068:	bne	520cc <__read_chk@plt+0x4bc48>
   5206c:	ldr	lr, [r4, #16]
   52070:	mov	ip, #0
   52074:	ldr	r3, [r4, #12]
   52078:	add	r0, r4, #4
   5207c:	ldr	r1, [r4, #28]
   52080:	add	r2, r4, #8
   52084:	str	r8, [sp, #4]
   52088:	str	r7, [sp, #16]
   5208c:	str	lr, [sp]
   52090:	str	r6, [sp, #24]
   52094:	str	r5, [sp, #28]
   52098:	str	ip, [sp, #8]
   5209c:	str	ip, [sp, #12]
   520a0:	str	ip, [sp, #20]
   520a4:	str	ip, [sp, #32]
   520a8:	bl	586c <gss_init_sec_context@plt>
   520ac:	lsrs	r3, r0, #16
   520b0:	str	r0, [r4]
   520b4:	beq	520c4 <__read_chk@plt+0x4bc40>
   520b8:	mov	r0, r4
   520bc:	bl	51ea8 <__read_chk@plt+0x4ba24>
   520c0:	ldr	r0, [r4]
   520c4:	add	sp, sp, #40	; 0x28
   520c8:	pop	{r4, r5, r6, r7, r8, pc}
   520cc:	ldr	r0, [pc, #12]	; 520e0 <__read_chk@plt+0x4bc5c>
   520d0:	mov	r8, #35	; 0x23
   520d4:	add	r0, pc, r0
   520d8:	bl	401e0 <__read_chk@plt+0x39d5c>
   520dc:	b	5206c <__read_chk@plt+0x4bbe8>
   520e0:	strdeq	fp, [r3], -ip
   520e4:	push	{r4, r5, r6, lr}
   520e8:	mov	r2, r1
   520ec:	ldr	r5, [pc, #148]	; 52188 <__read_chk@plt+0x4bd04>
   520f0:	sub	sp, sp, #16
   520f4:	ldr	r3, [pc, #144]	; 5218c <__read_chk@plt+0x4bd08>
   520f8:	mov	r4, r0
   520fc:	add	r5, pc, r5
   52100:	ldr	r1, [pc, #136]	; 52190 <__read_chk@plt+0x4bd0c>
   52104:	mov	r0, sp
   52108:	ldr	r6, [r5, r3]
   5210c:	add	r1, pc, r1
   52110:	ldr	r3, [r6]
   52114:	str	r3, [sp, #12]
   52118:	bl	49430 <__read_chk@plt+0x42fac>
   5211c:	ldr	r3, [sp]
   52120:	mov	r0, r3
   52124:	str	r3, [sp, #8]
   52128:	bl	6088 <strlen@plt>
   5212c:	ldr	r2, [pc, #96]	; 52194 <__read_chk@plt+0x4bd10>
   52130:	add	r1, sp, #16
   52134:	add	r3, r4, #12
   52138:	str	r0, [r1, #-12]!
   5213c:	add	r0, r4, #4
   52140:	ldr	r2, [r5, r2]
   52144:	ldr	r2, [r2]
   52148:	bl	5d28 <gss_import_name@plt>
   5214c:	cmp	r0, #0
   52150:	str	r0, [r4]
   52154:	beq	52160 <__read_chk@plt+0x4bcdc>
   52158:	mov	r0, r4
   5215c:	bl	51ea8 <__read_chk@plt+0x4ba24>
   52160:	ldr	r0, [sp, #8]
   52164:	bl	55a8 <free@plt>
   52168:	ldr	r2, [sp, #12]
   5216c:	ldr	r3, [r6]
   52170:	ldr	r0, [r4]
   52174:	cmp	r2, r3
   52178:	bne	52184 <__read_chk@plt+0x4bd00>
   5217c:	add	sp, sp, #16
   52180:	pop	{r4, r5, r6, pc}
   52184:	bl	5d64 <__stack_chk_fail@plt>
   52188:	andeq	lr, r6, r0, lsl #16
   5218c:	andeq	r0, r0, r8, asr #11
   52190:	ldrdeq	fp, [r3], -ip
   52194:	andeq	r0, r0, r0, asr #11
   52198:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5219c:	sub	sp, sp, #40	; 0x28
   521a0:	ldr	r7, [pc, #252]	; 522a4 <__read_chk@plt+0x4be20>
   521a4:	mov	r4, r0
   521a8:	ldr	r3, [pc, #248]	; 522a8 <__read_chk@plt+0x4be24>
   521ac:	mov	r0, r1
   521b0:	add	r7, pc, r7
   521b4:	add	r5, sp, #20
   521b8:	add	r6, sp, #24
   521bc:	add	sl, r4, #4
   521c0:	ldr	r8, [r7, r3]
   521c4:	add	r9, sp, #16
   521c8:	str	r1, [sp, #32]
   521cc:	ldr	r3, [r8]
   521d0:	str	r3, [sp, #36]	; 0x24
   521d4:	bl	6088 <strlen@plt>
   521d8:	mov	r1, r6
   521dc:	str	r0, [sp, #28]
   521e0:	mov	r0, r5
   521e4:	bl	53b0 <gss_create_empty_oid_set@plt>
   521e8:	ldr	r1, [r4, #16]
   521ec:	mov	r2, r6
   521f0:	mov	r0, r5
   521f4:	bl	5cec <gss_add_oid_set_member@plt>
   521f8:	ldr	r2, [pc, #172]	; 522ac <__read_chk@plt+0x4be28>
   521fc:	mov	r0, sl
   52200:	mov	r3, r9
   52204:	add	r1, sp, #28
   52208:	ldr	r2, [r7, r2]
   5220c:	ldr	r2, [r2]
   52210:	bl	5d28 <gss_import_name@plt>
   52214:	cmp	r0, #0
   52218:	mov	ip, r0
   5221c:	str	r0, [r4]
   52220:	beq	5226c <__read_chk@plt+0x4bde8>
   52224:	mov	r1, r9
   52228:	mov	r0, r5
   5222c:	bl	62a4 <gss_release_name@plt>
   52230:	mov	r0, r5
   52234:	mov	r1, r6
   52238:	bl	60ac <gss_release_oid_set@plt>
   5223c:	ldr	r0, [r4]
   52240:	cmp	r0, #0
   52244:	beq	52254 <__read_chk@plt+0x4bdd0>
   52248:	mov	r0, r4
   5224c:	bl	51ea8 <__read_chk@plt+0x4ba24>
   52250:	ldr	r0, [r4]
   52254:	ldr	r2, [sp, #36]	; 0x24
   52258:	ldr	r3, [r8]
   5225c:	cmp	r2, r3
   52260:	bne	522a0 <__read_chk@plt+0x4be1c>
   52264:	add	sp, sp, #40	; 0x28
   52268:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5226c:	mov	r2, ip
   52270:	str	ip, [sp, #8]
   52274:	mov	lr, #1
   52278:	str	ip, [sp, #12]
   5227c:	ldr	r1, [sp, #16]
   52280:	add	ip, r4, #28
   52284:	mov	r0, sl
   52288:	ldr	r3, [sp, #24]
   5228c:	str	lr, [sp]
   52290:	str	ip, [sp, #4]
   52294:	bl	589c <gss_acquire_cred@plt>
   52298:	str	r0, [r4]
   5229c:	b	52224 <__read_chk@plt+0x4bda0>
   522a0:	bl	5d64 <__stack_chk_fail@plt>
   522a4:	andeq	lr, r6, ip, asr #14
   522a8:	andeq	r0, r0, r8, asr #11
   522ac:	strdeq	r0, [r0], -r8
   522b0:	ldr	ip, [pc, #336]	; 52408 <__read_chk@plt+0x4bf84>
   522b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   522b8:	add	ip, pc, ip
   522bc:	ldr	lr, [pc, #328]	; 5240c <__read_chk@plt+0x4bf88>
   522c0:	mov	r8, r2
   522c4:	ldr	r2, [r1]
   522c8:	sub	sp, sp, #36	; 0x24
   522cc:	subs	r4, r0, #0
   522d0:	mov	r7, r3
   522d4:	ldr	r6, [ip, lr]
   522d8:	addeq	r4, sp, #16
   522dc:	cmp	r2, #6
   522e0:	mov	r0, #0
   522e4:	mov	r5, r1
   522e8:	str	r0, [sp, #20]
   522ec:	ldr	r3, [r6]
   522f0:	str	r0, [sp, #24]
   522f4:	str	r0, [sp, #16]
   522f8:	str	r3, [sp, #28]
   522fc:	beq	523e8 <__read_chk@plt+0x4bf64>
   52300:	mov	r0, r4
   52304:	bl	51edc <__read_chk@plt+0x4ba58>
   52308:	ldr	r1, [r5, #4]
   5230c:	ldr	r2, [r5]
   52310:	ldr	r0, [r4]
   52314:	bl	51bb8 <__read_chk@plt+0x4b734>
   52318:	mov	r1, r8
   5231c:	ldr	r0, [r4]
   52320:	bl	520e4 <__read_chk@plt+0x4bc60>
   52324:	lsr	r0, r0, #16
   52328:	lsls	r5, r0, #16
   5232c:	beq	52358 <__read_chk@plt+0x4bed4>
   52330:	mov	r0, r4
   52334:	bl	51f28 <__read_chk@plt+0x4baa4>
   52338:	rsbs	r0, r5, #1
   5233c:	movcc	r0, #0
   52340:	ldr	r2, [sp, #28]
   52344:	ldr	r3, [r6]
   52348:	cmp	r2, r3
   5234c:	bne	52404 <__read_chk@plt+0x4bf80>
   52350:	add	sp, sp, #36	; 0x24
   52354:	pop	{r4, r5, r6, r7, r8, r9, pc}
   52358:	cmp	r7, #0
   5235c:	beq	52378 <__read_chk@plt+0x4bef4>
   52360:	mov	r1, r7
   52364:	ldr	r0, [r4]
   52368:	bl	52198 <__read_chk@plt+0x4bd14>
   5236c:	lsr	r0, r0, #16
   52370:	lsls	r5, r0, #16
   52374:	bne	52330 <__read_chk@plt+0x4beac>
   52378:	add	r8, sp, #20
   5237c:	mov	r7, #0
   52380:	ldr	r0, [r4]
   52384:	mov	r1, r7
   52388:	mov	r3, r8
   5238c:	mov	r2, r7
   52390:	str	r7, [sp]
   52394:	add	r9, sp, #12
   52398:	bl	52048 <__read_chk@plt+0x4bbc4>
   5239c:	mov	r1, r8
   523a0:	mov	r5, r0
   523a4:	mov	r0, r9
   523a8:	bl	577c <gss_release_buffer@plt>
   523ac:	ldr	r1, [r4]
   523b0:	ldr	r3, [r1, #8]
   523b4:	cmp	r3, r7
   523b8:	beq	523cc <__read_chk@plt+0x4bf48>
   523bc:	mov	r0, r9
   523c0:	add	r1, r1, #8
   523c4:	mov	r2, r7
   523c8:	bl	5f8c <gss_delete_sec_context@plt>
   523cc:	lsr	r5, r5, #16
   523d0:	lsls	r5, r5, #16
   523d4:	bne	52330 <__read_chk@plt+0x4beac>
   523d8:	ldr	r3, [sp, #16]
   523dc:	cmp	r3, #0
   523e0:	bne	52330 <__read_chk@plt+0x4beac>
   523e4:	b	52338 <__read_chk@plt+0x4beb4>
   523e8:	ldr	r0, [r1, #4]
   523ec:	ldr	r1, [pc, #28]	; 52410 <__read_chk@plt+0x4bf8c>
   523f0:	add	r1, pc, r1
   523f4:	bl	6298 <memcmp@plt>
   523f8:	cmp	r0, #0
   523fc:	bne	52300 <__read_chk@plt+0x4be7c>
   52400:	b	52340 <__read_chk@plt+0x4bebc>
   52404:	bl	5d64 <__stack_chk_fail@plt>
   52408:	andeq	lr, r6, r4, asr #12
   5240c:	andeq	r0, r0, r8, asr #11
   52410:	andeq	fp, r3, r0, lsl #24
   52414:	push	{r4, lr}
   52418:	subs	r4, r0, #0
   5241c:	sub	sp, sp, #8
   52420:	mov	r3, r1
   52424:	mvneq	r0, #0
   52428:	beq	5244c <__read_chk@plt+0x4bfc8>
   5242c:	ldr	r1, [r4, #8]
   52430:	add	r0, r4, #4
   52434:	str	r2, [sp]
   52438:	mov	r2, #0
   5243c:	bl	6364 <gss_get_mic@plt>
   52440:	cmp	r0, #0
   52444:	str	r0, [r4]
   52448:	bne	52454 <__read_chk@plt+0x4bfd0>
   5244c:	add	sp, sp, #8
   52450:	pop	{r4, pc}
   52454:	mov	r0, r4
   52458:	bl	51ea8 <__read_chk@plt+0x4ba24>
   5245c:	ldr	r0, [r4]
   52460:	add	sp, sp, #8
   52464:	pop	{r4, pc}
   52468:	push	{r4, lr}
   5246c:	subs	r4, r0, #0
   52470:	sub	sp, sp, #8
   52474:	mov	r3, r2
   52478:	mvneq	r0, #0
   5247c:	beq	524a4 <__read_chk@plt+0x4c020>
   52480:	ldr	ip, [r4, #8]
   52484:	mov	r2, r1
   52488:	add	r0, r4, #4
   5248c:	mov	r1, #0
   52490:	str	r1, [sp]
   52494:	mov	r1, ip
   52498:	bl	5890 <gss_verify_mic@plt>
   5249c:	mov	r3, r0
   524a0:	str	r3, [r4]
   524a4:	add	sp, sp, #8
   524a8:	pop	{r4, pc}
   524ac:	push	{r4, r5, r6, r7, r8, lr}
   524b0:	mov	r4, r0
   524b4:	ldr	r8, [pc, #104]	; 52524 <__read_chk@plt+0x4c0a0>
   524b8:	mov	r6, r1
   524bc:	mov	r5, r2
   524c0:	mov	r7, r3
   524c4:	bl	25f94 <__read_chk@plt+0x1fb10>
   524c8:	ldr	r2, [pc, #88]	; 52528 <__read_chk@plt+0x4c0a4>
   524cc:	ldr	r3, [pc, #88]	; 5252c <__read_chk@plt+0x4c0a8>
   524d0:	add	r8, pc, r8
   524d4:	mov	r0, r4
   524d8:	ldr	r2, [r8, r2]
   524dc:	mov	ip, r8
   524e0:	ldr	r3, [r8, r3]
   524e4:	ldr	r1, [r2]
   524e8:	ldr	r2, [r3]
   524ec:	bl	32324 <__read_chk@plt+0x2bea0>
   524f0:	mov	r0, r4
   524f4:	mov	r1, #50	; 0x32
   524f8:	bl	32464 <__read_chk@plt+0x2bfe0>
   524fc:	mov	r0, r4
   52500:	mov	r1, r6
   52504:	bl	3235c <__read_chk@plt+0x2bed8>
   52508:	mov	r0, r4
   5250c:	mov	r1, r5
   52510:	bl	3235c <__read_chk@plt+0x2bed8>
   52514:	mov	r0, r4
   52518:	mov	r1, r7
   5251c:	pop	{r4, r5, r6, r7, r8, lr}
   52520:	b	3235c <__read_chk@plt+0x2bed8>
   52524:	andeq	lr, r6, ip, lsr #8
   52528:	andeq	r0, r0, r8, asr r6
   5252c:	andeq	r0, r0, r4, lsr #13
   52530:	ldr	r3, [pc, #388]	; 526bc <__read_chk@plt+0x4c238>
   52534:	ldr	r2, [pc, #388]	; 526c0 <__read_chk@plt+0x4c23c>
   52538:	add	r3, pc, r3
   5253c:	push	{r4, r5, r6, r7, r8, r9, lr}
   52540:	sub	sp, sp, #28
   52544:	ldr	r5, [r3, r2]
   52548:	mov	r6, r0
   5254c:	mov	r0, #0
   52550:	ldr	r3, [r5]
   52554:	str	r3, [sp, #20]
   52558:	bl	61f0 <time@plt>
   5255c:	cmp	r6, #0
   52560:	mov	r7, r0
   52564:	beq	52600 <__read_chk@plt+0x4c17c>
   52568:	ldr	r0, [pc, #340]	; 526c4 <__read_chk@plt+0x4c240>
   5256c:	add	r8, sp, #12
   52570:	add	r0, pc, r0
   52574:	bl	401e0 <__read_chk@plt+0x39d5c>
   52578:	ldr	r1, [pc, #328]	; 526c8 <__read_chk@plt+0x4c244>
   5257c:	add	r1, pc, r1
   52580:	ldr	r3, [r1, #4]
   52584:	cmp	r3, #0
   52588:	beq	52598 <__read_chk@plt+0x4c114>
   5258c:	add	r1, r1, #4
   52590:	mov	r0, r8
   52594:	bl	62a4 <gss_release_name@plt>
   52598:	ldr	r4, [pc, #300]	; 526cc <__read_chk@plt+0x4c248>
   5259c:	mov	r1, #0
   525a0:	mov	r0, r8
   525a4:	str	r1, [sp]
   525a8:	add	r4, pc, r4
   525ac:	str	r1, [sp, #4]
   525b0:	add	r3, r4, #8
   525b4:	add	r2, r4, #4
   525b8:	bl	5b54 <gss_inquire_cred@plt>
   525bc:	lsr	r0, r0, #16
   525c0:	lsls	r3, r0, #16
   525c4:	beq	525e4 <__read_chk@plt+0x4c160>
   525c8:	mov	r0, #0
   525cc:	ldr	r2, [sp, #20]
   525d0:	ldr	r3, [r5]
   525d4:	cmp	r2, r3
   525d8:	bne	526b8 <__read_chk@plt+0x4c234>
   525dc:	add	sp, sp, #28
   525e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   525e4:	ldr	r1, [r6, #16]
   525e8:	mov	r0, r3
   525ec:	ldr	r2, [r4, #8]
   525f0:	str	r1, [r4, #12]
   525f4:	add	r7, r7, r2
   525f8:	str	r7, [r4, #8]
   525fc:	b	525cc <__read_chk@plt+0x4c148>
   52600:	ldr	r4, [pc, #200]	; 526d0 <__read_chk@plt+0x4c24c>
   52604:	add	r4, pc, r4
   52608:	ldr	r3, [r4, #16]
   5260c:	rsb	r3, r3, r0
   52610:	cmp	r3, #9
   52614:	bls	525c8 <__read_chk@plt+0x4c144>
   52618:	ldr	r3, [r4, #12]
   5261c:	str	r0, [r4, #16]
   52620:	cmp	r3, #0
   52624:	beq	525c8 <__read_chk@plt+0x4c144>
   52628:	add	r8, sp, #12
   5262c:	add	r9, r4, #20
   52630:	str	r6, [sp]
   52634:	mov	r1, r6
   52638:	str	r6, [sp, #4]
   5263c:	mov	r0, r8
   52640:	mov	r2, r9
   52644:	add	r3, sp, #8
   52648:	bl	5b54 <gss_inquire_cred@plt>
   5264c:	cmp	r0, #720896	; 0xb0000
   52650:	beq	525c8 <__read_chk@plt+0x4c144>
   52654:	lsrs	r0, r0, #16
   52658:	bne	525c8 <__read_chk@plt+0x4c144>
   5265c:	ldr	r1, [r4, #4]
   52660:	add	r3, sp, #16
   52664:	ldr	r2, [r4, #20]
   52668:	mov	r0, r8
   5266c:	bl	544c <gss_compare_name@plt>
   52670:	mov	r1, r9
   52674:	mov	r6, r0
   52678:	mov	r0, r8
   5267c:	bl	62a4 <gss_release_name@plt>
   52680:	lsrs	r6, r6, #16
   52684:	bne	525c8 <__read_chk@plt+0x4c144>
   52688:	ldr	r3, [sp, #16]
   5268c:	cmp	r3, #0
   52690:	moveq	r0, r3
   52694:	beq	525cc <__read_chk@plt+0x4c148>
   52698:	ldr	r2, [sp, #8]
   5269c:	ldr	r3, [r4, #8]
   526a0:	sub	r2, r2, #10
   526a4:	add	r7, r2, r7
   526a8:	cmp	r7, r3
   526ac:	movls	r0, #0
   526b0:	movhi	r0, #1
   526b4:	b	525cc <__read_chk@plt+0x4c148>
   526b8:	bl	5d64 <__stack_chk_fail@plt>
   526bc:	andeq	lr, r6, r4, asr #7
   526c0:	andeq	r0, r0, r8, asr #11
   526c4:	andeq	fp, r3, r8, lsl #21
   526c8:	andeq	pc, r6, r8, lsl #14
   526cc:	ldrdeq	pc, [r6], -ip
   526d0:	andeq	pc, r6, r0, lsl #13
   526d4:	cmp	r1, #3
   526d8:	push	{r3, r4, r5, lr}
   526dc:	mov	r3, r0
   526e0:	ble	52738 <__read_chk@plt+0x4c2b4>
   526e4:	tst	r0, #3
   526e8:	movne	r4, r0
   526ec:	movne	r5, #0
   526f0:	beq	5271c <__read_chk@plt+0x4c298>
   526f4:	strb	r5, [r4], #1
   526f8:	mov	r0, r1
   526fc:	mvn	r1, #0
   52700:	bl	7cfd8 <__read_chk@plt+0x76b54>
   52704:	tst	r4, #3
   52708:	mov	r3, r4
   5270c:	mov	r1, r0
   52710:	bne	526f4 <__read_chk@plt+0x4c270>
   52714:	cmp	r0, #3
   52718:	ble	52738 <__read_chk@plt+0x4c2b4>
   5271c:	mov	r2, r3
   52720:	mov	r0, #0
   52724:	sub	r1, r1, #4
   52728:	str	r0, [r2], #4
   5272c:	cmp	r1, #3
   52730:	mov	r3, r2
   52734:	bgt	52724 <__read_chk@plt+0x4c2a0>
   52738:	cmp	r1, #0
   5273c:	popeq	{r3, r4, r5, pc}
   52740:	add	r1, r3, r1
   52744:	mov	r2, #0
   52748:	strb	r2, [r3], #1
   5274c:	cmp	r3, r1
   52750:	bne	52748 <__read_chk@plt+0x4c2c4>
   52754:	pop	{r3, r4, r5, pc}
   52758:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   5275c:	sub	sp, sp, #16
   52760:	mvn	r4, #0
   52764:	mov	r5, #0
   52768:	and	r6, r0, r4
   5276c:	and	r7, r1, r5
   52770:	strd	r6, [sp]
   52774:	and	sl, r2, r4
   52778:	ldr	r8, [sp]
   5277c:	and	fp, r3, r5
   52780:	ldr	r0, [sp, #4]
   52784:	mov	ip, #59	; 0x3b
   52788:	umull	r6, r7, r3, r8
   5278c:	umull	r8, r9, sl, r1
   52790:	strd	r8, [sp, #8]
   52794:	ldr	r8, [sp, #12]
   52798:	ldr	r9, [sp, #4]
   5279c:	mla	r8, r1, fp, r8
   527a0:	mla	r7, r3, r9, r7
   527a4:	str	r8, [sp, #12]
   527a8:	ldrd	r8, [sp, #8]
   527ac:	adds	r6, r6, r8
   527b0:	mov	r8, #0
   527b4:	adc	r7, r7, r9
   527b8:	mov	r5, r8
   527bc:	and	r9, r6, r4
   527c0:	mov	r4, r7
   527c4:	ldrd	r6, [sp, #48]	; 0x30
   527c8:	umlal	r4, r5, r1, r3
   527cc:	ldr	r3, [sp]
   527d0:	mul	r1, sl, r0
   527d4:	ldr	r0, [sp]
   527d8:	mla	r1, r3, fp, r1
   527dc:	umull	r2, r3, r4, ip
   527e0:	umull	sl, fp, sl, r0
   527e4:	mla	r3, ip, r5, r3
   527e8:	adds	sl, sl, r8
   527ec:	add	fp, r1, fp
   527f0:	adc	fp, fp, r9
   527f4:	adds	r2, r2, sl
   527f8:	adc	r3, r3, fp
   527fc:	cmp	r9, r3
   52800:	cmpeq	r8, r2
   52804:	bls	52810 <__read_chk@plt+0x4c38c>
   52808:	adds	r2, r2, #59	; 0x3b
   5280c:	adc	r3, r3, #0
   52810:	adds	r0, r2, r6
   52814:	adc	r1, r3, r7
   52818:	cmp	r7, r1
   5281c:	cmpeq	r6, r0
   52820:	bls	5282c <__read_chk@plt+0x4c3a8>
   52824:	adds	r0, r0, #59	; 0x3b
   52828:	adc	r1, r1, #0
   5282c:	add	sp, sp, #16
   52830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   52834:	bx	lr
   52838:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5283c:	add	r6, r0, #1120	; 0x460
   52840:	sub	sp, sp, #8
   52844:	add	r6, r6, #8
   52848:	mvn	sl, #59	; 0x3b
   5284c:	mvn	fp, #0
   52850:	mov	r7, r1
   52854:	mov	r8, #0
   52858:	mov	r3, r7
   5285c:	ldr	lr, [r3, r8]!
   52860:	ldr	ip, [r3, #4]
   52864:	cmn	ip, #1
   52868:	beq	5289c <__read_chk@plt+0x4c418>
   5286c:	ldrd	r0, [r6, #16]
   52870:	ldrd	r2, [r6]
   52874:	str	lr, [sp]
   52878:	str	ip, [sp, #4]
   5287c:	bl	52758 <__read_chk@plt+0x4c2d4>
   52880:	strd	r0, [r6, #16]
   52884:	add	r8, r8, #8
   52888:	add	r6, r6, #8
   5288c:	cmp	r8, #16
   52890:	bne	52858 <__read_chk@plt+0x4c3d4>
   52894:	add	sp, sp, #8
   52898:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   5289c:	ldrd	r4, [r6]
   528a0:	ldrd	r0, [r6, #16]
   528a4:	strd	sl, [sp]
   528a8:	mov	r2, r4
   528ac:	mov	r3, r5
   528b0:	bl	52758 <__read_chk@plt+0x4c2d4>
   528b4:	mov	r2, r4
   528b8:	mov	r3, r5
   528bc:	strd	r0, [r6, #16]
   528c0:	ldrd	r4, [r7, r8]
   528c4:	subs	r4, r4, #59	; 0x3b
   528c8:	sbc	r5, r5, #0
   528cc:	strd	r4, [sp]
   528d0:	bl	52758 <__read_chk@plt+0x4c2d4>
   528d4:	strd	r0, [r6, #16]
   528d8:	b	52884 <__read_chk@plt+0x4c400>
   528dc:	ldr	ip, [pc, #324]	; 52a28 <__read_chk@plt+0x4c5a4>
   528e0:	cmp	r3, #15
   528e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   528e8:	add	ip, pc, ip
   528ec:	ldr	r5, [pc, #312]	; 52a2c <__read_chk@plt+0x4c5a8>
   528f0:	sub	sp, sp, #52	; 0x34
   528f4:	mov	r6, r1
   528f8:	mov	r1, ip
   528fc:	str	r0, [sp]
   52900:	mov	r9, r3
   52904:	ldr	r5, [ip, r5]
   52908:	mov	r3, #0
   5290c:	mov	r4, #1
   52910:	str	r3, [sp, #16]
   52914:	str	r3, [sp, #24]
   52918:	ldr	r1, [r5]
   5291c:	str	r5, [sp, #4]
   52920:	str	r3, [sp, #12]
   52924:	str	r3, [sp, #20]
   52928:	str	r1, [sp, #44]	; 0x2c
   5292c:	strb	r2, [sp, #19]
   52930:	strb	r4, [sp, #27]
   52934:	ble	529dc <__read_chk@plt+0x4c558>
   52938:	sub	fp, r9, #16
   5293c:	ldr	r1, [sp]
   52940:	add	r8, sp, #12
   52944:	add	r5, sp, #28
   52948:	lsr	fp, fp, #4
   5294c:	add	sl, r1, #16
   52950:	add	r7, fp, #2
   52954:	mov	r0, r8
   52958:	mov	r1, r5
   5295c:	mov	r2, r6
   52960:	bl	583c <AES_encrypt@plt>
   52964:	mov	ip, r5
   52968:	ldm	ip!, {r0, r1, r2, r3}
   5296c:	sub	ip, sl, #16
   52970:	add	sl, sl, #16
   52974:	str	r0, [sl, #-32]	; 0xffffffe0
   52978:	mov	r0, r4
   5297c:	str	r1, [sl, #-28]	; 0xffffffe4
   52980:	mov	r1, #1
   52984:	str	r2, [sl, #-24]	; 0xffffffe8
   52988:	str	r3, [ip, #12]
   5298c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   52990:	cmp	r0, r7
   52994:	mov	r4, r0
   52998:	strb	r0, [sp, #27]
   5299c:	bne	52954 <__read_chk@plt+0x4c4d0>
   529a0:	mov	r0, r9
   529a4:	mvn	r1, #15
   529a8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   529ac:	mvn	r1, #15
   529b0:	mov	r4, r0
   529b4:	mov	r0, fp
   529b8:	bl	7d108 <__read_chk@plt+0x76c84>
   529bc:	add	fp, fp, #1
   529c0:	mov	r1, r0
   529c4:	mov	r0, r4
   529c8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   529cc:	ldr	r3, [sp]
   529d0:	add	r3, r3, fp, lsl #4
   529d4:	str	r3, [sp]
   529d8:	mov	r9, r0
   529dc:	cmp	r9, #0
   529e0:	beq	52a08 <__read_chk@plt+0x4c584>
   529e4:	add	r4, sp, #28
   529e8:	mov	r2, r6
   529ec:	add	r0, sp, #12
   529f0:	mov	r1, r4
   529f4:	bl	583c <AES_encrypt@plt>
   529f8:	ldr	r0, [sp]
   529fc:	mov	r1, r4
   52a00:	mov	r2, r9
   52a04:	bl	6010 <memcpy@plt>
   52a08:	ldr	r0, [sp, #4]
   52a0c:	ldr	r2, [sp, #44]	; 0x2c
   52a10:	ldr	r3, [r0]
   52a14:	cmp	r2, r3
   52a18:	bne	52a24 <__read_chk@plt+0x4c5a0>
   52a1c:	add	sp, sp, #52	; 0x34
   52a20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52a24:	bl	5d64 <__stack_chk_fail@plt>
   52a28:	andeq	lr, r6, r4, lsl r0
   52a2c:	andeq	r0, r0, r8, asr #11
   52a30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52a34:	sub	sp, sp, #60	; 0x3c
   52a38:	ldrd	r4, [r2]
   52a3c:	lsr	r3, r3, #5
   52a40:	str	r2, [sp, #52]	; 0x34
   52a44:	mov	r6, r1
   52a48:	str	r3, [sp, #12]
   52a4c:	mov	fp, r0
   52a50:	strd	r4, [sp, #24]
   52a54:	ldrd	r2, [r2, #8]
   52a58:	ldr	r4, [r0]
   52a5c:	ldr	r5, [r0, #4]
   52a60:	ldr	ip, [r0, #8]
   52a64:	ldr	r1, [r0, #12]
   52a68:	strd	r2, [sp, #32]
   52a6c:	str	r4, [sp, #4]
   52a70:	str	r5, [sp, #8]
   52a74:	str	ip, [sp, #40]	; 0x28
   52a78:	str	r1, [sp, #44]	; 0x2c
   52a7c:	mov	r0, r6
   52a80:	add	fp, fp, #32
   52a84:	bl	4d8cc <__read_chk@plt+0x47448>
   52a88:	mov	sl, r0
   52a8c:	add	r0, r6, #4
   52a90:	bl	4d8cc <__read_chk@plt+0x47448>
   52a94:	mov	r8, r0
   52a98:	add	r0, r6, #8
   52a9c:	bl	4d8cc <__read_chk@plt+0x47448>
   52aa0:	mov	r5, r0
   52aa4:	add	r0, r6, #12
   52aa8:	bl	4d8cc <__read_chk@plt+0x47448>
   52aac:	str	r0, [sp, #16]
   52ab0:	add	r0, r6, #16
   52ab4:	bl	4d8cc <__read_chk@plt+0x47448>
   52ab8:	mov	r9, r0
   52abc:	add	r0, r6, #20
   52ac0:	bl	4d8cc <__read_chk@plt+0x47448>
   52ac4:	mov	r7, r0
   52ac8:	add	r0, r6, #24
   52acc:	bl	4d8cc <__read_chk@plt+0x47448>
   52ad0:	mov	r4, r0
   52ad4:	add	r0, r6, #28
   52ad8:	bl	4d8cc <__read_chk@plt+0x47448>
   52adc:	ldr	r3, [fp, #-16]
   52ae0:	ldr	r2, [sp, #4]
   52ae4:	add	r6, r6, #32
   52ae8:	ldr	ip, [sp, #8]
   52aec:	add	r1, r2, sl
   52af0:	add	sl, r3, sl
   52af4:	add	ip, ip, r8
   52af8:	str	ip, [sp, #4]
   52afc:	add	ip, r3, r9
   52b00:	ldr	r3, [fp, #-12]
   52b04:	ldr	r2, [sp, #40]	; 0x28
   52b08:	add	r8, r3, r8
   52b0c:	str	r8, [sp, #48]	; 0x30
   52b10:	add	r3, r3, r7
   52b14:	str	r0, [sp, #20]
   52b18:	ldr	r0, [fp]
   52b1c:	add	r9, r0, r9
   52b20:	umull	r0, r1, ip, r1
   52b24:	ldr	ip, [fp, #4]
   52b28:	umull	r8, r9, r9, sl
   52b2c:	add	r7, ip, r7
   52b30:	add	sl, r2, r5
   52b34:	ldr	ip, [sp, #16]
   52b38:	ldr	r2, [sp, #44]	; 0x2c
   52b3c:	add	r2, r2, ip
   52b40:	ldr	ip, [sp, #48]	; 0x30
   52b44:	str	r2, [sp, #40]	; 0x28
   52b48:	ldr	r2, [sp, #4]
   52b4c:	umlal	r8, r9, ip, r7
   52b50:	ldr	ip, [fp]
   52b54:	umlal	r0, r1, r2, r3
   52b58:	ldr	r2, [fp, #8]
   52b5c:	ldr	r3, [fp, #-8]
   52b60:	ldr	r7, [fp, #-4]
   52b64:	add	r5, r3, r5
   52b68:	add	r3, r3, r4
   52b6c:	add	r4, r2, r4
   52b70:	str	ip, [sp, #4]
   52b74:	umlal	r0, r1, sl, r3
   52b78:	ldr	ip, [sp, #20]
   52b7c:	ldr	r3, [fp, #12]
   52b80:	umlal	r8, r9, r5, r4
   52b84:	ldr	r5, [sp, #16]
   52b88:	str	r3, [sp, #44]	; 0x2c
   52b8c:	add	r4, r7, r5
   52b90:	add	r5, r3, ip
   52b94:	add	r7, r7, ip
   52b98:	ldr	ip, [fp, #4]
   52b9c:	umlal	r8, r9, r4, r5
   52ba0:	str	ip, [sp, #8]
   52ba4:	ldr	ip, [sp, #40]	; 0x28
   52ba8:	ldrd	r4, [sp, #24]
   52bac:	str	r2, [sp, #40]	; 0x28
   52bb0:	umlal	r0, r1, ip, r7
   52bb4:	ldrd	r2, [sp, #32]
   52bb8:	adds	r4, r4, r0
   52bbc:	adc	r5, r5, r1
   52bc0:	adds	r2, r2, r8
   52bc4:	adc	r3, r3, r9
   52bc8:	strd	r2, [sp, #32]
   52bcc:	ldr	r3, [sp, #12]
   52bd0:	strd	r4, [sp, #24]
   52bd4:	subs	r3, r3, #1
   52bd8:	str	r3, [sp, #12]
   52bdc:	bne	52a7c <__read_chk@plt+0x4c5f8>
   52be0:	ldr	ip, [sp, #52]	; 0x34
   52be4:	ldrd	r2, [sp, #32]
   52be8:	strd	r4, [ip]
   52bec:	strd	r2, [ip, #8]
   52bf0:	add	sp, sp, #60	; 0x3c
   52bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52bf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   52bfc:	mov	r8, r0
   52c00:	ldr	r4, [r0, #1104]	; 0x450
   52c04:	mov	r9, r1
   52c08:	cmp	r4, #0
   52c0c:	bne	52ca0 <__read_chk@plt+0x4c81c>
   52c10:	ldr	r0, [r0, #1108]	; 0x454
   52c14:	cmp	r0, #0
   52c18:	beq	52c6c <__read_chk@plt+0x4c7e8>
   52c1c:	movw	sl, #1112	; 0x458
   52c20:	lsl	r6, r0, #3
   52c24:	ldrd	r0, [r8, sl]
   52c28:	mov	ip, #1120	; 0x460
   52c2c:	asr	r7, r6, #31
   52c30:	mov	r2, #0
   52c34:	adds	r0, r0, r6
   52c38:	mov	r3, #0
   52c3c:	adc	r1, r1, r7
   52c40:	strd	r0, [r9]
   52c44:	ldrd	r4, [r8, ip]
   52c48:	mov	r1, #0
   52c4c:	adds	r4, r4, r6
   52c50:	adc	r5, r5, r7
   52c54:	strd	r4, [r9, #8]
   52c58:	strd	r2, [r8, sl]
   52c5c:	strd	r2, [r8, ip]
   52c60:	str	r1, [r8, #1108]	; 0x454
   52c64:	str	r1, [r8, #1104]	; 0x450
   52c68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52c6c:	add	r4, r8, #1040	; 0x410
   52c70:	mov	r1, #32
   52c74:	mov	r0, r4
   52c78:	bl	526d4 <__read_chk@plt+0x4c250>
   52c7c:	ldr	r0, [r8, #1108]	; 0x454
   52c80:	add	r2, r8, #1104	; 0x450
   52c84:	mov	r1, r4
   52c88:	add	r0, r8, r0
   52c8c:	add	r2, r2, #8
   52c90:	mov	r3, #32
   52c94:	bl	52a30 <__read_chk@plt+0x4c5ac>
   52c98:	ldr	r0, [r8, #1108]	; 0x454
   52c9c:	b	52c1c <__read_chk@plt+0x4c798>
   52ca0:	mov	r0, r4
   52ca4:	mov	r1, #31
   52ca8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   52cac:	add	r5, r4, #1040	; 0x410
   52cb0:	mov	r1, r4
   52cb4:	add	r5, r8, r5
   52cb8:	bic	r4, r0, #31
   52cbc:	mov	r0, r4
   52cc0:	bl	7d06c <__read_chk@plt+0x76be8>
   52cc4:	mov	r1, r0
   52cc8:	mov	r0, r5
   52ccc:	bl	526d4 <__read_chk@plt+0x4c250>
   52cd0:	ldr	r0, [r8, #1108]	; 0x454
   52cd4:	add	r2, r8, #1104	; 0x450
   52cd8:	mov	r3, r4
   52cdc:	add	r0, r8, r0
   52ce0:	add	r2, r2, #8
   52ce4:	add	r1, r8, #1040	; 0x410
   52ce8:	bl	52a30 <__read_chk@plt+0x4c5ac>
   52cec:	ldr	r0, [r8, #1108]	; 0x454
   52cf0:	ldr	r1, [r8, #1104]	; 0x450
   52cf4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   52cf8:	str	r0, [r8, #1108]	; 0x454
   52cfc:	b	52c1c <__read_chk@plt+0x4c798>
   52d00:	push	{r4, r5, r6, r7, r8, lr}
   52d04:	mov	r4, r0
   52d08:	ldr	r0, [r0, #1104]	; 0x450
   52d0c:	mov	r5, r2
   52d10:	mov	r7, r1
   52d14:	add	r6, r2, r0
   52d18:	cmp	r6, #63	; 0x3f
   52d1c:	addls	r0, r0, #1040	; 0x410
   52d20:	addls	r0, r4, r0
   52d24:	bls	52d44 <__read_chk@plt+0x4c8c0>
   52d28:	cmp	r0, #0
   52d2c:	addeq	r6, r4, #1040	; 0x410
   52d30:	bne	52d98 <__read_chk@plt+0x4c914>
   52d34:	cmp	r5, #63	; 0x3f
   52d38:	movls	r0, r6
   52d3c:	movls	r6, r5
   52d40:	bhi	52d58 <__read_chk@plt+0x4c8d4>
   52d44:	mov	r1, r7
   52d48:	mov	r2, r5
   52d4c:	bl	6010 <memcpy@plt>
   52d50:	str	r6, [r4, #1104]	; 0x450
   52d54:	pop	{r4, r5, r6, r7, r8, pc}
   52d58:	bic	r8, r5, #63	; 0x3f
   52d5c:	ldr	r0, [r4, #1108]	; 0x454
   52d60:	add	r2, r4, #1104	; 0x450
   52d64:	mov	r1, r7
   52d68:	mov	r3, r8
   52d6c:	add	r0, r4, r0
   52d70:	add	r2, r2, #8
   52d74:	rsb	r5, r8, r5
   52d78:	bl	52a30 <__read_chk@plt+0x4c5ac>
   52d7c:	ldr	r3, [r4, #1108]	; 0x454
   52d80:	add	r7, r7, r8
   52d84:	mov	r0, r6
   52d88:	add	r8, r3, r8
   52d8c:	mov	r6, r5
   52d90:	str	r8, [r4, #1108]	; 0x454
   52d94:	b	52d44 <__read_chk@plt+0x4c8c0>
   52d98:	rsb	r8, r0, #64	; 0x40
   52d9c:	add	r0, r0, #1040	; 0x410
   52da0:	add	r0, r4, r0
   52da4:	add	r6, r4, #1040	; 0x410
   52da8:	mov	r2, r8
   52dac:	rsb	r5, r8, r5
   52db0:	bl	6010 <memcpy@plt>
   52db4:	ldr	r0, [r4, #1108]	; 0x454
   52db8:	add	r2, r4, #1104	; 0x450
   52dbc:	mov	r1, r6
   52dc0:	add	r0, r4, r0
   52dc4:	add	r2, r2, #8
   52dc8:	mov	r3, #64	; 0x40
   52dcc:	add	r7, r7, r8
   52dd0:	bl	52a30 <__read_chk@plt+0x4c5ac>
   52dd4:	ldr	r0, [r4, #1108]	; 0x454
   52dd8:	mov	r1, #64	; 0x40
   52ddc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   52de0:	cmp	r5, #63	; 0x3f
   52de4:	str	r0, [r4, #1108]	; 0x454
   52de8:	movls	r0, r6
   52dec:	movls	r6, r5
   52df0:	bls	52d44 <__read_chk@plt+0x4c8c0>
   52df4:	b	52d58 <__read_chk@plt+0x4c8d4>
   52df8:	cmp	r0, #0
   52dfc:	push	{r3, lr}
   52e00:	beq	52e0c <__read_chk@plt+0x4c988>
   52e04:	ldr	r0, [r0, #1516]	; 0x5ec
   52e08:	bl	55a8 <free@plt>
   52e0c:	mov	r0, #1
   52e10:	pop	{r3, pc}
   52e14:	ldr	r3, [pc, #740]	; 53100 <__read_chk@plt+0x4cc7c>
   52e18:	mov	r1, #1536	; 0x600
   52e1c:	ldr	r2, [pc, #736]	; 53104 <__read_chk@plt+0x4cc80>
   52e20:	add	r3, pc, r3
   52e24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52e28:	sub	sp, sp, #420	; 0x1a4
   52e2c:	ldr	r2, [r3, r2]
   52e30:	mov	r7, r0
   52e34:	mov	r0, #1
   52e38:	ldr	r3, [r2]
   52e3c:	str	r2, [sp]
   52e40:	str	r3, [sp, #412]	; 0x19c
   52e44:	bl	4935c <__read_chk@plt+0x42ed8>
   52e48:	subs	r5, r0, #0
   52e4c:	moveq	r6, r5
   52e50:	beq	530dc <__read_chk@plt+0x4cc58>
   52e54:	and	r1, r5, #15
   52e58:	mov	r0, #16
   52e5c:	bl	7d06c <__read_chk@plt+0x76be8>
   52e60:	add	r9, sp, #8
   52e64:	add	r4, sp, #252	; 0xfc
   52e68:	mov	r1, #128	; 0x80
   52e6c:	mov	r2, r9
   52e70:	add	r6, r5, r0
   52e74:	mov	r0, r7
   52e78:	add	fp, r6, #1232	; 0x4d0
   52e7c:	add	r7, r6, #1040	; 0x410
   52e80:	add	r8, fp, #40	; 0x28
   52e84:	str	r5, [r6, #1516]	; 0x5ec
   52e88:	bl	6064 <AES_set_encrypt_key@plt>
   52e8c:	add	sl, fp, #24
   52e90:	mov	r3, #16
   52e94:	mov	r1, r9
   52e98:	mov	r0, r4
   52e9c:	mov	r2, #0
   52ea0:	bl	528dc <__read_chk@plt+0x4c458>
   52ea4:	add	fp, fp, #8
   52ea8:	mov	r2, r8
   52eac:	mov	r1, #128	; 0x80
   52eb0:	mov	r0, r4
   52eb4:	mov	r5, r6
   52eb8:	bl	6064 <AES_set_encrypt_key@plt>
   52ebc:	mov	r1, #0
   52ec0:	mov	r2, #16
   52ec4:	mov	r0, sl
   52ec8:	bl	5944 <memset@plt>
   52ecc:	mov	r0, sl
   52ed0:	mov	r1, fp
   52ed4:	mov	r2, r8
   52ed8:	bl	583c <AES_encrypt@plt>
   52edc:	mov	r1, #0
   52ee0:	movw	r2, #1240	; 0x4d8
   52ee4:	mov	r0, r6
   52ee8:	bl	5944 <memset@plt>
   52eec:	mov	r0, r6
   52ef0:	mov	r1, r9
   52ef4:	mov	r2, #1
   52ef8:	mov	r3, #1040	; 0x410
   52efc:	bl	528dc <__read_chk@plt+0x4c458>
   52f00:	mov	r0, r5
   52f04:	bl	4d8a8 <__read_chk@plt+0x47424>
   52f08:	str	r0, [r5], #4
   52f0c:	cmp	r5, r7
   52f10:	bne	52f00 <__read_chk@plt+0x4ca7c>
   52f14:	movw	r0, #1112	; 0x458
   52f18:	mov	r1, #1120	; 0x460
   52f1c:	add	sl, r6, #4
   52f20:	mov	r2, #0
   52f24:	mov	r3, #0
   52f28:	mov	r8, #0
   52f2c:	strd	r2, [r6, r0]
   52f30:	mov	r5, r6
   52f34:	strd	r2, [r6, r1]
   52f38:	mov	r0, r4
   52f3c:	mov	r1, r9
   52f40:	str	r8, [r6, #1108]	; 0x454
   52f44:	mov	r2, #2
   52f48:	str	r8, [r6, #1104]	; 0x450
   52f4c:	mov	r3, #160	; 0xa0
   52f50:	bl	528dc <__read_chk@plt+0x4c458>
   52f54:	str	r6, [sp, #4]
   52f58:	add	r3, r4, r8
   52f5c:	add	r7, r5, #1120	; 0x460
   52f60:	add	r0, r7, #12
   52f64:	add	fp, r7, #8
   52f68:	ldr	r2, [r3]
   52f6c:	add	r8, r8, #24
   52f70:	ldr	r3, [r3, #4]
   52f74:	add	sl, sl, #8
   52f78:	str	r2, [r5, #1128]	; 0x468
   52f7c:	str	r3, [r5, #1132]	; 0x46c
   52f80:	bl	4d8a8 <__read_chk@plt+0x47424>
   52f84:	mov	r6, r0
   52f88:	mov	r0, fp
   52f8c:	bl	4d8a8 <__read_chk@plt+0x47424>
   52f90:	add	ip, r5, #1136	; 0x470
   52f94:	cmp	r8, #48	; 0x30
   52f98:	mvn	r2, #-33554432	; 0xfe000000
   52f9c:	mvn	r3, #-33554432	; 0xfe000000
   52fa0:	add	r5, r5, #8
   52fa4:	str	r0, [sl, #1120]	; 0x460
   52fa8:	str	r6, [r5, #1120]	; 0x460
   52fac:	ldrd	r0, [r7, #8]
   52fb0:	and	r0, r0, r2
   52fb4:	and	r1, r1, r3
   52fb8:	mov	r2, #1
   52fbc:	strd	r0, [r7, #8]
   52fc0:	mov	r3, #0
   52fc4:	strd	r2, [ip, #8]
   52fc8:	bne	52f58 <__read_chk@plt+0x4cad4>
   52fcc:	mov	r0, r4
   52fd0:	mov	r1, r9
   52fd4:	mov	r2, #3
   52fd8:	mov	r3, #160	; 0xa0
   52fdc:	ldr	r6, [sp, #4]
   52fe0:	bl	528dc <__read_chk@plt+0x4c458>
   52fe4:	add	lr, sp, #284	; 0x11c
   52fe8:	add	ip, sp, #348	; 0x15c
   52fec:	add	r5, r6, #1152	; 0x480
   52ff0:	add	sl, r6, #1216	; 0x4c0
   52ff4:	ldm	lr!, {r0, r1, r2, r3}
   52ff8:	add	r8, r5, #8
   52ffc:	add	r7, sl, #8
   53000:	add	r5, r5, #12
   53004:	mov	r4, r8
   53008:	str	r0, [r6, #1160]	; 0x488
   5300c:	str	r1, [r8, #4]
   53010:	str	r2, [r8, #8]
   53014:	str	r3, [r8, #12]
   53018:	ldm	lr!, {r0, r1, r2, r3}
   5301c:	str	r0, [r8, #16]
   53020:	str	r1, [r8, #20]
   53024:	str	r2, [r8, #24]
   53028:	str	r3, [r8, #28]
   5302c:	ldm	ip!, {r0, r1, r2, r3}
   53030:	str	r0, [r6, #1192]	; 0x4a8
   53034:	str	r1, [r6, #1196]	; 0x4ac
   53038:	str	r2, [r6, #1200]	; 0x4b0
   5303c:	str	r3, [r6, #1204]	; 0x4b4
   53040:	ldm	ip!, {r0, r1, r2, r3}
   53044:	str	r0, [r6, #1208]	; 0x4b8
   53048:	str	r1, [r6, #1212]	; 0x4bc
   5304c:	str	r2, [r6, #1216]	; 0x4c0
   53050:	str	r3, [r6, #1220]	; 0x4c4
   53054:	mov	r0, r5
   53058:	add	r5, r5, #8
   5305c:	bl	4d8a8 <__read_chk@plt+0x47424>
   53060:	mov	fp, r0
   53064:	mov	r0, r4
   53068:	bl	4d8a8 <__read_chk@plt+0x47424>
   5306c:	add	r4, r4, #8
   53070:	str	r0, [r4, #-4]
   53074:	cmp	r4, r7
   53078:	str	fp, [r5, #-12]
   5307c:	bne	53054 <__read_chk@plt+0x4cbd0>
   53080:	mov	r4, #0
   53084:	ldrd	r0, [r8]
   53088:	mvn	r2, #4
   5308c:	mov	r3, #15
   53090:	bl	7cf8c <__read_chk@plt+0x76b08>
   53094:	mov	r0, r4
   53098:	mov	r1, #1
   5309c:	strd	r2, [r8], #8
   530a0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   530a4:	cmp	r0, #8
   530a8:	mov	r4, r0
   530ac:	bne	53084 <__read_chk@plt+0x4cc00>
   530b0:	mov	r3, r0
   530b4:	mov	r1, r9
   530b8:	mov	r2, #4
   530bc:	mov	r0, r7
   530c0:	bl	528dc <__read_chk@plt+0x4c458>
   530c4:	mov	r0, r7
   530c8:	bl	4d8a8 <__read_chk@plt+0x47424>
   530cc:	str	r0, [r6, #1224]	; 0x4c8
   530d0:	add	r0, sl, #12
   530d4:	bl	4d8a8 <__read_chk@plt+0x47424>
   530d8:	str	r0, [r6, #1228]	; 0x4cc
   530dc:	ldr	r1, [sp]
   530e0:	mov	r0, r6
   530e4:	ldr	r2, [sp, #412]	; 0x19c
   530e8:	ldr	r3, [r1]
   530ec:	cmp	r2, r3
   530f0:	bne	530fc <__read_chk@plt+0x4cc78>
   530f4:	add	sp, sp, #420	; 0x1a4
   530f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   530fc:	bl	5d64 <__stack_chk_fail@plt>
   53100:	ldrdeq	sp, [r6], -ip
   53104:	andeq	r0, r0, r8, asr #11
   53108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5310c:	sub	sp, sp, #100	; 0x64
   53110:	ldr	lr, [pc, #1356]	; 53664 <__read_chk@plt+0x4d1e0>
   53114:	mov	sl, r0
   53118:	ldr	ip, [pc, #1352]	; 53668 <__read_chk@plt+0x4d1e4>
   5311c:	add	lr, pc, lr
   53120:	str	r2, [sp, #64]	; 0x40
   53124:	str	r1, [sp, #60]	; 0x3c
   53128:	ldr	ip, [lr, ip]
   5312c:	ldr	r3, [r0, #1232]	; 0x4d0
   53130:	ldr	r2, [ip]
   53134:	cmp	r3, #1024	; 0x400
   53138:	str	ip, [sp, #68]	; 0x44
   5313c:	str	r2, [sp, #92]	; 0x5c
   53140:	bls	53424 <__read_chk@plt+0x4cfa0>
   53144:	ubfx	r3, r3, #0, #10
   53148:	cmp	r3, #0
   5314c:	bne	533e8 <__read_chk@plt+0x4cf64>
   53150:	add	fp, sl, #1168	; 0x490
   53154:	add	r8, sl, #1184	; 0x4a0
   53158:	add	r5, fp, #8
   5315c:	mov	r9, sl
   53160:	mov	r4, #0
   53164:	add	r3, sl, r4, lsl #1
   53168:	mvn	r0, #59	; 0x3b
   5316c:	add	r3, r3, #1136	; 0x470
   53170:	mvn	r1, #0
   53174:	ldrd	r6, [r3, #8]
   53178:	cmp	r7, r1
   5317c:	cmpeq	r6, r0
   53180:	bls	53190 <__read_chk@plt+0x4cd0c>
   53184:	adds	r6, r6, #59	; 0x3b
   53188:	adc	r7, r7, #0
   5318c:	strd	r6, [r3, #8]
   53190:	add	lr, sl, r4, lsl #3
   53194:	lsr	ip, r7, #16
   53198:	lsr	r1, r6, #16
   5319c:	str	r7, [sp, #48]	; 0x30
   531a0:	ldr	r0, [lr, #1160]	; 0x488
   531a4:	orr	r2, r1, r7, lsl #16
   531a8:	mov	r3, #0
   531ac:	str	r2, [sp, #24]
   531b0:	and	r7, r7, r3
   531b4:	movw	r2, #65535	; 0xffff
   531b8:	mov	r3, #0
   531bc:	and	r6, r6, r2
   531c0:	str	r3, [sp, #52]	; 0x34
   531c4:	mov	r1, #0
   531c8:	umull	r2, r3, r0, ip
   531cc:	movw	r0, #65535	; 0xffff
   531d0:	ldr	lr, [lr, #1164]	; 0x48c
   531d4:	str	ip, [sp, #28]
   531d8:	str	lr, [sp, #56]	; 0x38
   531dc:	strd	r2, [sp, #40]	; 0x28
   531e0:	ldrd	r2, [sp, #48]	; 0x30
   531e4:	ldr	lr, [fp, #4]
   531e8:	and	r3, r3, r1
   531ec:	ldr	r1, [r8, #4]
   531f0:	and	r2, r2, r0
   531f4:	mul	r0, r6, r1
   531f8:	ldr	r1, [r8]
   531fc:	mul	lr, r2, lr
   53200:	mla	r7, r1, r7, r0
   53204:	umull	r0, r1, r1, r6
   53208:	ldr	r6, [fp]
   5320c:	add	r7, r7, r1
   53210:	strd	r0, [sp, #16]
   53214:	mla	r0, r6, r3, lr
   53218:	str	r7, [sp, #20]
   5321c:	ldr	lr, [sp, #56]	; 0x38
   53220:	umull	r6, r7, r6, r2
   53224:	ldr	r2, [sp, #44]	; 0x2c
   53228:	ldr	r1, [r5, #4]
   5322c:	mla	ip, ip, lr, r2
   53230:	ldrd	r2, [sp, #24]
   53234:	strd	r6, [sp]
   53238:	movw	r6, #65535	; 0xffff
   5323c:	mov	r7, #0
   53240:	and	r2, r2, r6
   53244:	and	r3, r3, r7
   53248:	ldr	r7, [sp, #4]
   5324c:	ldr	lr, [r5]
   53250:	str	ip, [sp, #44]	; 0x2c
   53254:	add	r0, r0, r7
   53258:	mul	ip, r2, r1
   5325c:	str	r0, [sp, #4]
   53260:	ldrd	r6, [sp, #16]
   53264:	ldrd	r0, [sp, #40]	; 0x28
   53268:	mla	ip, lr, r3, ip
   5326c:	adds	r6, r6, r0
   53270:	umull	r2, r3, lr, r2
   53274:	adc	r7, r7, r1
   53278:	ldrd	r0, [sp]
   5327c:	add	r3, ip, r3
   53280:	adds	r6, r6, r0
   53284:	adc	r7, r7, r1
   53288:	adds	r6, r6, r2
   5328c:	adc	r7, r7, r3
   53290:	mvn	r2, #0
   53294:	mov	r3, #15
   53298:	and	r2, r2, r6
   5329c:	and	r3, r3, r7
   532a0:	mov	r6, #0
   532a4:	strd	r2, [sp, #40]	; 0x28
   532a8:	lsr	r3, r7, #4
   532ac:	str	r6, [sp, #36]	; 0x24
   532b0:	str	r3, [sp, #32]
   532b4:	lsl	r2, r3, #2
   532b8:	ldrd	r6, [sp, #32]
   532bc:	lsr	r3, r3, #30
   532c0:	ldr	r1, [sp, #60]	; 0x3c
   532c4:	adds	r2, r2, r6
   532c8:	adc	r3, r3, r7
   532cc:	ldrd	r6, [sp, #40]	; 0x28
   532d0:	add	r0, r1, r4
   532d4:	adds	r2, r2, r6
   532d8:	mvn	r6, #5
   532dc:	adc	r3, r3, r7
   532e0:	mov	r7, #15
   532e4:	cmp	r3, r7
   532e8:	cmpeq	r2, r6
   532ec:	bls	532f4 <__read_chk@plt+0x4ce70>
   532f0:	adds	r2, r2, #5
   532f4:	ldr	r1, [r9, #1224]	; 0x4c8
   532f8:	add	r4, r4, #4
   532fc:	add	fp, fp, #32
   53300:	add	r5, r5, #32
   53304:	eor	r1, r1, r2
   53308:	add	r8, r8, #32
   5330c:	bl	4d93c <__read_chk@plt+0x474b8>
   53310:	cmp	r4, #8
   53314:	add	r9, r9, #4
   53318:	bne	53164 <__read_chk@plt+0x4cce0>
   5331c:	movw	ip, #1112	; 0x458
   53320:	mov	r6, #1120	; 0x460
   53324:	mov	r1, #0
   53328:	mov	r0, #0
   5332c:	strd	r0, [sl, ip]
   53330:	movw	r5, #1144	; 0x478
   53334:	strd	r0, [sl, r6]
   53338:	mov	r4, #1152	; 0x480
   5333c:	ldr	r6, [sp, #64]	; 0x40
   53340:	mov	r2, #1
   53344:	mov	r3, #0
   53348:	mov	ip, #0
   5334c:	strd	r2, [sl, r5]
   53350:	strd	r2, [sl, r4]
   53354:	str	ip, [sl, #1108]	; 0x454
   53358:	str	ip, [sl, #1104]	; 0x450
   5335c:	str	ip, [sl, #1232]	; 0x4d0
   53360:	ldr	r3, [r6, #4]
   53364:	ldr	r2, [sl, #1260]	; 0x4ec
   53368:	ubfx	r1, r3, #24, #8
   5336c:	ldrb	r5, [r6, #7]
   53370:	bic	r1, r1, #1
   53374:	bfi	r3, r1, #24, #8
   53378:	and	r5, r5, #1
   5337c:	cmp	r3, r2
   53380:	beq	53404 <__read_chk@plt+0x4cf80>
   53384:	ldr	r1, [r6]
   53388:	add	r2, sl, #1232	; 0x4d0
   5338c:	str	r1, [sl, #1256]	; 0x4e8
   53390:	add	r4, r2, #8
   53394:	add	r0, r2, #24
   53398:	str	r3, [sl, #1260]	; 0x4ec
   5339c:	add	r2, r2, #40	; 0x28
   533a0:	mov	r1, r4
   533a4:	bl	583c <AES_encrypt@plt>
   533a8:	lsl	r5, r5, #3
   533ac:	ldr	ip, [sp, #60]	; 0x3c
   533b0:	add	r4, r4, r5
   533b4:	ldr	r1, [sp, #92]	; 0x5c
   533b8:	mov	r0, #1
   533bc:	ldrd	r4, [r4]
   533c0:	ldrd	r2, [ip]
   533c4:	eor	r2, r2, r4
   533c8:	ldr	r4, [sp, #68]	; 0x44
   533cc:	eor	r3, r3, r5
   533d0:	strd	r2, [ip]
   533d4:	ldr	r3, [r4]
   533d8:	cmp	r1, r3
   533dc:	bne	53660 <__read_chk@plt+0x4d1dc>
   533e0:	add	sp, sp, #100	; 0x64
   533e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   533e8:	add	r4, sp, #72	; 0x48
   533ec:	mov	r1, r4
   533f0:	bl	52bf8 <__read_chk@plt+0x4c774>
   533f4:	mov	r0, sl
   533f8:	mov	r1, r4
   533fc:	bl	52838 <__read_chk@plt+0x4c3b4>
   53400:	b	53150 <__read_chk@plt+0x4cccc>
   53404:	ldr	r7, [sp, #64]	; 0x40
   53408:	ldr	r2, [sl, #1256]	; 0x4e8
   5340c:	ldr	r1, [r7]
   53410:	cmp	r1, r2
   53414:	addeq	r4, sl, #1232	; 0x4d0
   53418:	addeq	r4, r4, #8
   5341c:	bne	53388 <__read_chk@plt+0x4cf04>
   53420:	b	533a8 <__read_chk@plt+0x4cf24>
   53424:	add	r1, sp, #72	; 0x48
   53428:	movw	r8, #65535	; 0xffff
   5342c:	bl	52bf8 <__read_chk@plt+0x4c774>
   53430:	ldrd	r0, [sp, #72]	; 0x48
   53434:	ldr	r6, [sl, #1160]	; 0x488
   53438:	mov	r9, #0
   5343c:	and	r7, r1, r9
   53440:	ldr	lr, [sl, #1164]	; 0x48c
   53444:	lsr	ip, r1, #16
   53448:	lsr	r2, r0, #16
   5344c:	str	r1, [sp, #24]
   53450:	orr	r2, r2, r1, lsl #16
   53454:	umull	r4, r5, r6, ip
   53458:	mov	r6, #0
   5345c:	str	r6, [sp, #28]
   53460:	and	r6, r0, r8
   53464:	ldrd	r0, [sp, #24]
   53468:	and	r2, r2, r8
   5346c:	strd	r6, [sp, #32]
   53470:	and	r3, ip, r9
   53474:	ldr	r6, [sl, #1172]	; 0x494
   53478:	and	r8, r8, r0
   5347c:	ldr	r7, [sl, #1168]	; 0x490
   53480:	and	r9, r9, r1
   53484:	mla	r5, ip, lr, r5
   53488:	ldr	r1, [sl, #1180]	; 0x49c
   5348c:	mul	ip, r8, r6
   53490:	ldr	fp, [sl, #1176]	; 0x498
   53494:	mla	ip, r7, r9, ip
   53498:	ldr	lr, [sl, #1188]	; 0x4a4
   5349c:	umull	r6, r7, r7, r8
   534a0:	ldr	r0, [sl, #1184]	; 0x4a0
   534a4:	mul	r1, r2, r1
   534a8:	adds	r6, r6, r4
   534ac:	add	r7, ip, r7
   534b0:	mvn	r8, #5
   534b4:	adc	r7, r7, r5
   534b8:	mov	r9, #15
   534bc:	mla	r1, fp, r3, r1
   534c0:	ldr	r3, [sp, #36]	; 0x24
   534c4:	umull	r4, r5, fp, r2
   534c8:	ldr	r2, [sp, #32]
   534cc:	add	r5, r1, r5
   534d0:	adds	r4, r4, r6
   534d4:	mul	ip, r2, lr
   534d8:	adc	r5, r5, r7
   534dc:	mla	ip, r0, r3, ip
   534e0:	mvn	r6, #0
   534e4:	umull	r0, r1, r0, r2
   534e8:	mov	r7, #15
   534ec:	mov	r3, #0
   534f0:	adds	r0, r0, r4
   534f4:	add	r1, ip, r1
   534f8:	adc	r1, r1, r5
   534fc:	and	r6, r6, r0
   53500:	and	r7, r7, r1
   53504:	lsr	r2, r1, #4
   53508:	lsl	r0, r2, #2
   5350c:	lsr	r1, r2, #30
   53510:	adds	r2, r2, r0
   53514:	adc	r3, r3, r1
   53518:	adds	r6, r6, r2
   5351c:	adc	r7, r7, r3
   53520:	cmp	r7, r9
   53524:	cmpeq	r6, r8
   53528:	bls	53530 <__read_chk@plt+0x4d0ac>
   5352c:	adds	r6, r6, #5
   53530:	ldr	r1, [sl, #1224]	; 0x4c8
   53534:	ldr	r0, [sp, #60]	; 0x3c
   53538:	eor	r1, r1, r6
   5353c:	bl	4d93c <__read_chk@plt+0x474b8>
   53540:	ldrd	r4, [sp, #80]	; 0x50
   53544:	ldr	r8, [sl, #1192]	; 0x4a8
   53548:	movw	r0, #65535	; 0xffff
   5354c:	mov	r1, #0
   53550:	ldr	lr, [sl, #1196]	; 0x4ac
   53554:	lsr	ip, r5, #16
   53558:	lsr	r2, r4, #16
   5355c:	str	r5, [sp, #24]
   53560:	orr	r2, r2, r5, lsl #16
   53564:	umull	r6, r7, r8, ip
   53568:	and	r2, r2, r0
   5356c:	ldr	r9, [sl, #1204]	; 0x4b4
   53570:	and	r3, ip, r1
   53574:	ldr	r8, [sl, #1200]	; 0x4b0
   53578:	ldr	fp, [sl, #1220]	; 0x4c4
   5357c:	strd	r6, [sp, #32]
   53580:	mov	r7, #0
   53584:	str	r7, [sp, #28]
   53588:	and	r6, r4, r0
   5358c:	and	r7, r5, r1
   53590:	ldrd	r4, [sp, #24]
   53594:	and	r0, r0, r4
   53598:	ldr	r4, [sp, #36]	; 0x24
   5359c:	and	r1, r1, r5
   535a0:	ldr	r5, [sl, #1212]	; 0x4bc
   535a4:	mla	ip, ip, lr, r4
   535a8:	ldr	r4, [sl, #1216]	; 0x4c0
   535ac:	mul	lr, r0, r9
   535b0:	mla	r1, r8, r1, lr
   535b4:	umull	r8, r9, r8, r0
   535b8:	str	ip, [sp, #36]	; 0x24
   535bc:	ldr	ip, [sl, #1208]	; 0x4b8
   535c0:	add	r9, r1, r9
   535c4:	ldrd	r0, [sp, #32]
   535c8:	mul	lr, r2, r5
   535cc:	adds	r8, r8, r0
   535d0:	ldr	r5, [sp, #60]	; 0x3c
   535d4:	adc	r9, r9, r1
   535d8:	mla	lr, ip, r3, lr
   535dc:	add	r0, r5, #4
   535e0:	umull	r2, r3, ip, r2
   535e4:	mul	r1, r6, fp
   535e8:	adds	r8, r8, r2
   535ec:	mla	r1, r4, r7, r1
   535f0:	add	r3, lr, r3
   535f4:	umull	r4, r5, r4, r6
   535f8:	adc	r9, r9, r3
   535fc:	mov	r3, #0
   53600:	mvn	r6, #5
   53604:	adds	r4, r4, r8
   53608:	add	r5, r1, r5
   5360c:	adc	r5, r5, r9
   53610:	mvn	r8, #0
   53614:	and	r8, r8, r4
   53618:	mov	r9, #15
   5361c:	lsr	r2, r5, #4
   53620:	and	r9, r9, r5
   53624:	mov	r7, #15
   53628:	lsl	r4, r2, #2
   5362c:	lsr	r5, r2, #30
   53630:	adds	r2, r2, r4
   53634:	adc	r3, r3, r5
   53638:	adds	r2, r2, r8
   5363c:	adc	r3, r3, r9
   53640:	cmp	r3, r7
   53644:	cmpeq	r2, r6
   53648:	bls	53650 <__read_chk@plt+0x4d1cc>
   5364c:	adds	r2, r2, #5
   53650:	ldr	r1, [sl, #1228]	; 0x4cc
   53654:	eor	r1, r1, r2
   53658:	bl	4d93c <__read_chk@plt+0x474b8>
   5365c:	b	5331c <__read_chk@plt+0x4ce98>
   53660:	bl	5d64 <__stack_chk_fail@plt>
   53664:	andeq	sp, r6, r0, ror #15
   53668:	andeq	r0, r0, r8, asr #11
   5366c:	ldr	ip, [pc, #424]	; 5381c <__read_chk@plt+0x4d398>
   53670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53674:	add	ip, pc, ip
   53678:	ldr	r4, [pc, #416]	; 53820 <__read_chk@plt+0x4d39c>
   5367c:	sub	sp, sp, #36	; 0x24
   53680:	ldr	r3, [r0, #1232]	; 0x4d0
   53684:	mov	r6, r0
   53688:	mov	r9, r2
   5368c:	mov	fp, r1
   53690:	ldr	r4, [ip, r4]
   53694:	add	ip, r2, r3
   53698:	cmp	ip, #1024	; 0x400
   5369c:	ldr	ip, [r4]
   536a0:	str	r4, [sp, #4]
   536a4:	str	ip, [sp, #28]
   536a8:	bls	537b0 <__read_chk@plt+0x4d32c>
   536ac:	cmp	r3, #1024	; 0x400
   536b0:	ubfx	r2, r3, #0, #10
   536b4:	beq	537c4 <__read_chk@plt+0x4d340>
   536b8:	add	r3, r9, r2
   536bc:	cmp	r3, #1024	; 0x400
   536c0:	bcc	5377c <__read_chk@plt+0x4d2f8>
   536c4:	cmp	r2, #0
   536c8:	bne	537d0 <__read_chk@plt+0x4d34c>
   536cc:	cmp	r9, #1024	; 0x400
   536d0:	blt	5377c <__read_chk@plt+0x4d2f8>
   536d4:	add	r8, sp, #8
   536d8:	mov	r4, #8192	; 0x2000
   536dc:	mov	r5, #0
   536e0:	mov	r7, r9
   536e4:	mov	sl, fp
   536e8:	mov	r1, sl
   536ec:	mov	r2, r8
   536f0:	mov	r3, #1024	; 0x400
   536f4:	mov	r0, r6
   536f8:	add	sl, sl, r3
   536fc:	strd	r4, [sp, #8]
   53700:	strd	r4, [sp, #16]
   53704:	bl	52a30 <__read_chk@plt+0x4c5ac>
   53708:	ldr	r3, [r6, #1232]	; 0x4d0
   5370c:	mov	r0, r7
   53710:	mov	r1, #64512	; 0xfc00
   53714:	movt	r1, #65535	; 0xffff
   53718:	add	r3, r3, #1024	; 0x400
   5371c:	str	r3, [r6, #1232]	; 0x4d0
   53720:	bl	7cfd8 <__read_chk@plt+0x76b54>
   53724:	mov	r1, r8
   53728:	mov	r7, r0
   5372c:	mov	r0, r6
   53730:	bl	52838 <__read_chk@plt+0x4c3b4>
   53734:	cmp	r7, #1024	; 0x400
   53738:	bge	536e8 <__read_chk@plt+0x4d264>
   5373c:	mov	r0, r9
   53740:	mov	r1, #64512	; 0xfc00
   53744:	movt	r1, #65535	; 0xffff
   53748:	bl	7cfd8 <__read_chk@plt+0x76b54>
   5374c:	mov	r1, #64512	; 0xfc00
   53750:	movt	r1, #65535	; 0xffff
   53754:	lsr	r4, r0, #10
   53758:	mov	r5, r0
   5375c:	mov	r0, r4
   53760:	add	r4, r4, #1
   53764:	bl	7d108 <__read_chk@plt+0x76c84>
   53768:	add	fp, fp, r4, lsl #10
   5376c:	mov	r1, r0
   53770:	mov	r0, r5
   53774:	bl	7cfd8 <__read_chk@plt+0x76b54>
   53778:	mov	r9, r0
   5377c:	cmp	r9, #0
   53780:	bne	537a4 <__read_chk@plt+0x4d320>
   53784:	ldr	r4, [sp, #4]
   53788:	mov	r0, #1
   5378c:	ldr	r2, [sp, #28]
   53790:	ldr	r3, [r4]
   53794:	cmp	r2, r3
   53798:	bne	53818 <__read_chk@plt+0x4d394>
   5379c:	add	sp, sp, #36	; 0x24
   537a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   537a4:	mov	r1, fp
   537a8:	mov	r0, r6
   537ac:	mov	r2, r9
   537b0:	bl	52d00 <__read_chk@plt+0x4c87c>
   537b4:	ldr	r3, [r6, #1232]	; 0x4d0
   537b8:	add	r9, r3, r9
   537bc:	str	r9, [r6, #1232]	; 0x4d0
   537c0:	b	53784 <__read_chk@plt+0x4d300>
   537c4:	cmn	r9, #1024	; 0x400
   537c8:	bcs	537a4 <__read_chk@plt+0x4d320>
   537cc:	mov	r2, r3
   537d0:	rsb	r4, r2, #1024	; 0x400
   537d4:	add	r8, sp, #8
   537d8:	mov	r0, r6
   537dc:	mov	r1, fp
   537e0:	mov	r2, r4
   537e4:	rsb	r9, r4, r9
   537e8:	bl	52d00 <__read_chk@plt+0x4c87c>
   537ec:	mov	r1, r8
   537f0:	mov	r0, r6
   537f4:	add	fp, fp, r4
   537f8:	bl	52bf8 <__read_chk@plt+0x4c774>
   537fc:	ldr	r3, [r6, #1232]	; 0x4d0
   53800:	mov	r1, r8
   53804:	mov	r0, r6
   53808:	add	r4, r3, r4
   5380c:	str	r4, [r6, #1232]	; 0x4d0
   53810:	bl	52838 <__read_chk@plt+0x4c3b4>
   53814:	b	536cc <__read_chk@plt+0x4d248>
   53818:	bl	5d64 <__stack_chk_fail@plt>
   5381c:	andeq	sp, r6, r8, lsl #5
   53820:	andeq	r0, r0, r8, asr #11
   53824:	cmp	r1, #3
   53828:	push	{r3, r4, r5, lr}
   5382c:	mov	r3, r0
   53830:	ble	53888 <__read_chk@plt+0x4d404>
   53834:	tst	r0, #3
   53838:	movne	r4, r0
   5383c:	movne	r5, #0
   53840:	beq	5386c <__read_chk@plt+0x4d3e8>
   53844:	strb	r5, [r4], #1
   53848:	mov	r0, r1
   5384c:	mvn	r1, #0
   53850:	bl	7cfd8 <__read_chk@plt+0x76b54>
   53854:	tst	r4, #3
   53858:	mov	r3, r4
   5385c:	mov	r1, r0
   53860:	bne	53844 <__read_chk@plt+0x4d3c0>
   53864:	cmp	r0, #3
   53868:	ble	53888 <__read_chk@plt+0x4d404>
   5386c:	mov	r2, r3
   53870:	mov	r0, #0
   53874:	sub	r1, r1, #4
   53878:	str	r0, [r2], #4
   5387c:	cmp	r1, #3
   53880:	mov	r3, r2
   53884:	bgt	53874 <__read_chk@plt+0x4d3f0>
   53888:	cmp	r1, #0
   5388c:	popeq	{r3, r4, r5, pc}
   53890:	add	r1, r3, r1
   53894:	mov	r2, #0
   53898:	strb	r2, [r3], #1
   5389c:	cmp	r3, r1
   538a0:	bne	53898 <__read_chk@plt+0x4d414>
   538a4:	pop	{r3, r4, r5, pc}
   538a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   538ac:	sub	sp, sp, #16
   538b0:	mvn	r4, #0
   538b4:	mov	r5, #0
   538b8:	and	r6, r0, r4
   538bc:	and	r7, r1, r5
   538c0:	strd	r6, [sp]
   538c4:	and	sl, r2, r4
   538c8:	ldr	r8, [sp]
   538cc:	and	fp, r3, r5
   538d0:	ldr	r0, [sp, #4]
   538d4:	mov	ip, #59	; 0x3b
   538d8:	umull	r6, r7, r3, r8
   538dc:	umull	r8, r9, sl, r1
   538e0:	strd	r8, [sp, #8]
   538e4:	ldr	r8, [sp, #12]
   538e8:	ldr	r9, [sp, #4]
   538ec:	mla	r8, r1, fp, r8
   538f0:	mla	r7, r3, r9, r7
   538f4:	str	r8, [sp, #12]
   538f8:	ldrd	r8, [sp, #8]
   538fc:	adds	r6, r6, r8
   53900:	mov	r8, #0
   53904:	adc	r7, r7, r9
   53908:	mov	r5, r8
   5390c:	and	r9, r6, r4
   53910:	mov	r4, r7
   53914:	ldrd	r6, [sp, #48]	; 0x30
   53918:	umlal	r4, r5, r1, r3
   5391c:	ldr	r3, [sp]
   53920:	mul	r1, sl, r0
   53924:	ldr	r0, [sp]
   53928:	mla	r1, r3, fp, r1
   5392c:	umull	r2, r3, r4, ip
   53930:	umull	sl, fp, sl, r0
   53934:	mla	r3, ip, r5, r3
   53938:	adds	sl, sl, r8
   5393c:	add	fp, r1, fp
   53940:	adc	fp, fp, r9
   53944:	adds	r2, r2, sl
   53948:	adc	r3, r3, fp
   5394c:	cmp	r9, r3
   53950:	cmpeq	r8, r2
   53954:	bls	53960 <__read_chk@plt+0x4d4dc>
   53958:	adds	r2, r2, #59	; 0x3b
   5395c:	adc	r3, r3, #0
   53960:	adds	r0, r2, r6
   53964:	adc	r1, r3, r7
   53968:	cmp	r7, r1
   5396c:	cmpeq	r6, r0
   53970:	bls	5397c <__read_chk@plt+0x4d4f8>
   53974:	adds	r0, r0, #59	; 0x3b
   53978:	adc	r1, r1, #0
   5397c:	add	sp, sp, #16
   53980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   53984:	bx	lr
   53988:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   5398c:	add	r6, r0, #1168	; 0x490
   53990:	sub	sp, sp, #8
   53994:	add	r6, r6, #8
   53998:	mvn	sl, #59	; 0x3b
   5399c:	mvn	fp, #0
   539a0:	mov	r7, r1
   539a4:	mov	r8, #0
   539a8:	mov	r3, r7
   539ac:	ldr	lr, [r3, r8]!
   539b0:	ldr	ip, [r3, #4]
   539b4:	cmn	ip, #1
   539b8:	beq	539ec <__read_chk@plt+0x4d568>
   539bc:	ldrd	r0, [r6, #32]
   539c0:	ldrd	r2, [r6]
   539c4:	str	lr, [sp]
   539c8:	str	ip, [sp, #4]
   539cc:	bl	538a8 <__read_chk@plt+0x4d424>
   539d0:	strd	r0, [r6, #32]
   539d4:	add	r8, r8, #8
   539d8:	add	r6, r6, #8
   539dc:	cmp	r8, #32
   539e0:	bne	539a8 <__read_chk@plt+0x4d524>
   539e4:	add	sp, sp, #8
   539e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   539ec:	ldrd	r4, [r6]
   539f0:	ldrd	r0, [r6, #32]
   539f4:	strd	sl, [sp]
   539f8:	mov	r2, r4
   539fc:	mov	r3, r5
   53a00:	bl	538a8 <__read_chk@plt+0x4d424>
   53a04:	mov	r2, r4
   53a08:	mov	r3, r5
   53a0c:	strd	r0, [r6, #32]
   53a10:	ldrd	r4, [r7, r8]
   53a14:	subs	r4, r4, #59	; 0x3b
   53a18:	sbc	r5, r5, #0
   53a1c:	strd	r4, [sp]
   53a20:	bl	538a8 <__read_chk@plt+0x4d424>
   53a24:	strd	r0, [r6, #32]
   53a28:	b	539d4 <__read_chk@plt+0x4d550>
   53a2c:	ldr	ip, [pc, #324]	; 53b78 <__read_chk@plt+0x4d6f4>
   53a30:	cmp	r3, #15
   53a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53a38:	add	ip, pc, ip
   53a3c:	ldr	r5, [pc, #312]	; 53b7c <__read_chk@plt+0x4d6f8>
   53a40:	sub	sp, sp, #52	; 0x34
   53a44:	mov	r6, r1
   53a48:	mov	r1, ip
   53a4c:	str	r0, [sp]
   53a50:	mov	r9, r3
   53a54:	ldr	r5, [ip, r5]
   53a58:	mov	r3, #0
   53a5c:	mov	r4, #1
   53a60:	str	r3, [sp, #16]
   53a64:	str	r3, [sp, #24]
   53a68:	ldr	r1, [r5]
   53a6c:	str	r5, [sp, #4]
   53a70:	str	r3, [sp, #12]
   53a74:	str	r3, [sp, #20]
   53a78:	str	r1, [sp, #44]	; 0x2c
   53a7c:	strb	r2, [sp, #19]
   53a80:	strb	r4, [sp, #27]
   53a84:	ble	53b2c <__read_chk@plt+0x4d6a8>
   53a88:	sub	fp, r9, #16
   53a8c:	ldr	r1, [sp]
   53a90:	add	r8, sp, #12
   53a94:	add	r5, sp, #28
   53a98:	lsr	fp, fp, #4
   53a9c:	add	sl, r1, #16
   53aa0:	add	r7, fp, #2
   53aa4:	mov	r0, r8
   53aa8:	mov	r1, r5
   53aac:	mov	r2, r6
   53ab0:	bl	583c <AES_encrypt@plt>
   53ab4:	mov	ip, r5
   53ab8:	ldm	ip!, {r0, r1, r2, r3}
   53abc:	sub	ip, sl, #16
   53ac0:	add	sl, sl, #16
   53ac4:	str	r0, [sl, #-32]	; 0xffffffe0
   53ac8:	mov	r0, r4
   53acc:	str	r1, [sl, #-28]	; 0xffffffe4
   53ad0:	mov	r1, #1
   53ad4:	str	r2, [sl, #-24]	; 0xffffffe8
   53ad8:	str	r3, [ip, #12]
   53adc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   53ae0:	cmp	r0, r7
   53ae4:	mov	r4, r0
   53ae8:	strb	r0, [sp, #27]
   53aec:	bne	53aa4 <__read_chk@plt+0x4d620>
   53af0:	mov	r0, r9
   53af4:	mvn	r1, #15
   53af8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   53afc:	mvn	r1, #15
   53b00:	mov	r4, r0
   53b04:	mov	r0, fp
   53b08:	bl	7d108 <__read_chk@plt+0x76c84>
   53b0c:	add	fp, fp, #1
   53b10:	mov	r1, r0
   53b14:	mov	r0, r4
   53b18:	bl	7cfd8 <__read_chk@plt+0x76b54>
   53b1c:	ldr	r3, [sp]
   53b20:	add	r3, r3, fp, lsl #4
   53b24:	str	r3, [sp]
   53b28:	mov	r9, r0
   53b2c:	cmp	r9, #0
   53b30:	beq	53b58 <__read_chk@plt+0x4d6d4>
   53b34:	add	r4, sp, #28
   53b38:	mov	r2, r6
   53b3c:	add	r0, sp, #12
   53b40:	mov	r1, r4
   53b44:	bl	583c <AES_encrypt@plt>
   53b48:	ldr	r0, [sp]
   53b4c:	mov	r1, r4
   53b50:	mov	r2, r9
   53b54:	bl	6010 <memcpy@plt>
   53b58:	ldr	r0, [sp, #4]
   53b5c:	ldr	r2, [sp, #44]	; 0x2c
   53b60:	ldr	r3, [r0]
   53b64:	cmp	r2, r3
   53b68:	bne	53b74 <__read_chk@plt+0x4d6f0>
   53b6c:	add	sp, sp, #52	; 0x34
   53b70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53b74:	bl	5d64 <__stack_chk_fail@plt>
   53b78:	andeq	ip, r6, r4, asr #29
   53b7c:	andeq	r0, r0, r8, asr #11
   53b80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53b84:	sub	sp, sp, #116	; 0x74
   53b88:	ldrd	r4, [r2]
   53b8c:	lsr	r3, r3, #5
   53b90:	str	r2, [sp, #108]	; 0x6c
   53b94:	mov	r6, r1
   53b98:	ldrd	r8, [r2, #8]
   53b9c:	mov	r7, r0
   53ba0:	strd	r4, [sp, #64]	; 0x40
   53ba4:	mov	fp, r6
   53ba8:	ldr	r5, [sp, #108]	; 0x6c
   53bac:	str	r3, [sp, #52]	; 0x34
   53bb0:	ldrd	r2, [r2, #16]
   53bb4:	ldrd	r4, [r5, #24]
   53bb8:	strd	r8, [sp, #72]	; 0x48
   53bbc:	strd	r2, [sp, #80]	; 0x50
   53bc0:	strd	r4, [sp, #88]	; 0x58
   53bc4:	ldr	r8, [r0]
   53bc8:	ldr	r9, [r0, #4]
   53bcc:	ldr	sl, [r0, #8]
   53bd0:	ldr	ip, [r0, #12]
   53bd4:	ldr	r1, [r0, #16]
   53bd8:	ldr	r2, [r0, #20]
   53bdc:	ldr	r3, [r0, #24]
   53be0:	ldr	r4, [r0, #28]
   53be4:	str	r8, [sp, #96]	; 0x60
   53be8:	str	r9, [sp, #100]	; 0x64
   53bec:	str	sl, [sp, #104]	; 0x68
   53bf0:	str	ip, [sp, #48]	; 0x30
   53bf4:	str	r1, [sp, #40]	; 0x28
   53bf8:	str	r2, [sp, #36]	; 0x24
   53bfc:	str	r3, [sp, #56]	; 0x38
   53c00:	str	r4, [sp, #60]	; 0x3c
   53c04:	mov	r0, fp
   53c08:	add	r7, r7, #32
   53c0c:	bl	4d8cc <__read_chk@plt+0x47448>
   53c10:	mov	r9, r0
   53c14:	add	r0, fp, #4
   53c18:	bl	4d8cc <__read_chk@plt+0x47448>
   53c1c:	mov	r6, r0
   53c20:	add	r0, fp, #8
   53c24:	bl	4d8cc <__read_chk@plt+0x47448>
   53c28:	mov	r5, r0
   53c2c:	add	r0, fp, #12
   53c30:	bl	4d8cc <__read_chk@plt+0x47448>
   53c34:	str	r0, [sp, #44]	; 0x2c
   53c38:	add	r0, fp, #16
   53c3c:	bl	4d8cc <__read_chk@plt+0x47448>
   53c40:	mov	sl, r0
   53c44:	add	r0, fp, #20
   53c48:	bl	4d8cc <__read_chk@plt+0x47448>
   53c4c:	mov	r8, r0
   53c50:	add	r0, fp, #24
   53c54:	bl	4d8cc <__read_chk@plt+0x47448>
   53c58:	mov	r4, r0
   53c5c:	add	r0, fp, #28
   53c60:	bl	4d8cc <__read_chk@plt+0x47448>
   53c64:	ldr	ip, [sp, #96]	; 0x60
   53c68:	ldr	r1, [sp, #40]	; 0x28
   53c6c:	add	fp, fp, #32
   53c70:	add	ip, ip, r9
   53c74:	add	r2, r9, r1
   53c78:	mov	r3, r0
   53c7c:	ldr	r0, [sp, #40]	; 0x28
   53c80:	add	r0, sl, r0
   53c84:	mov	r1, r0
   53c88:	umull	r0, r1, r1, ip
   53c8c:	strd	r0, [sp]
   53c90:	ldr	r0, [r7]
   53c94:	ldr	r1, [r7, #32]
   53c98:	add	ip, r0, sl
   53c9c:	add	r0, r0, r9
   53ca0:	add	r1, sl, r1
   53ca4:	str	r1, [sp, #24]
   53ca8:	ldr	r1, [r7, #16]
   53cac:	str	r0, [sp, #16]
   53cb0:	add	sl, r1, sl
   53cb4:	add	r9, r1, r9
   53cb8:	umull	r0, r1, ip, r2
   53cbc:	strd	r0, [sp, #8]
   53cc0:	ldr	r1, [sp, #100]	; 0x64
   53cc4:	add	r2, r1, r6
   53cc8:	ldr	r1, [sp, #16]
   53ccc:	umull	r0, r1, sl, r1
   53cd0:	ldr	sl, [sp, #36]	; 0x24
   53cd4:	add	ip, r8, sl
   53cd8:	add	sl, r6, sl
   53cdc:	strd	r0, [sp, #16]
   53ce0:	ldr	r1, [sp, #24]
   53ce4:	umull	r0, r1, r1, r9
   53ce8:	ldr	r9, [sp, #56]	; 0x38
   53cec:	add	r9, r4, r9
   53cf0:	strd	r0, [sp, #24]
   53cf4:	ldrd	r0, [sp]
   53cf8:	umlal	r0, r1, r2, ip
   53cfc:	ldr	r2, [r7, #4]
   53d00:	ldr	ip, [sp, #56]	; 0x38
   53d04:	add	ip, r5, ip
   53d08:	str	ip, [sp, #56]	; 0x38
   53d0c:	add	ip, r2, r8
   53d10:	strd	r0, [sp]
   53d14:	ldr	r1, [sp, #104]	; 0x68
   53d18:	str	r9, [sp, #104]	; 0x68
   53d1c:	add	r1, r1, r5
   53d20:	ldr	r9, [sp, #44]	; 0x2c
   53d24:	str	r1, [sp, #36]	; 0x24
   53d28:	ldr	r1, [sp, #48]	; 0x30
   53d2c:	ldr	r0, [r7, #36]	; 0x24
   53d30:	add	r1, r1, r9
   53d34:	str	r1, [sp, #48]	; 0x30
   53d38:	ldr	r1, [r7]
   53d3c:	add	r9, r8, r0
   53d40:	ldr	r0, [r7, #20]
   53d44:	str	r1, [sp, #96]	; 0x60
   53d48:	add	r8, r0, r8
   53d4c:	ldrd	r0, [sp, #8]
   53d50:	umlal	r0, r1, sl, ip
   53d54:	add	sl, r2, r6
   53d58:	strd	r0, [sp, #8]
   53d5c:	ldr	r0, [r7, #20]
   53d60:	ldr	ip, [sp, #36]	; 0x24
   53d64:	add	r6, r0, r6
   53d68:	ldrd	r0, [sp, #16]
   53d6c:	str	r2, [sp, #100]	; 0x64
   53d70:	ldr	r2, [r7, #24]
   53d74:	umlal	r0, r1, sl, r8
   53d78:	ldr	sl, [sp, #104]	; 0x68
   53d7c:	strd	r0, [sp, #16]
   53d80:	ldr	r1, [r7, #16]
   53d84:	str	r1, [sp, #40]	; 0x28
   53d88:	ldrd	r0, [sp, #24]
   53d8c:	umlal	r0, r1, r6, r9
   53d90:	ldrd	r8, [sp]
   53d94:	ldr	r6, [r7, #8]
   53d98:	umlal	r8, r9, ip, sl
   53d9c:	ldr	sl, [r7, #20]
   53da0:	strd	r0, [sp, #24]
   53da4:	ldr	r1, [sp, #60]	; 0x3c
   53da8:	str	sl, [sp, #36]	; 0x24
   53dac:	add	ip, r3, r1
   53db0:	ldr	sl, [sp, #56]	; 0x38
   53db4:	strd	r8, [sp]
   53db8:	ldr	r9, [sp, #44]	; 0x2c
   53dbc:	ldr	r8, [r7, #40]	; 0x28
   53dc0:	add	r9, r9, r1
   53dc4:	ldrd	r0, [sp, #8]
   53dc8:	str	r9, [sp, #60]	; 0x3c
   53dcc:	add	r9, r6, r4
   53dd0:	add	r8, r4, r8
   53dd4:	str	r6, [sp, #104]	; 0x68
   53dd8:	umlal	r0, r1, sl, r9
   53ddc:	add	r6, r6, r5
   53de0:	add	r4, r2, r4
   53de4:	add	r5, r2, r5
   53de8:	ldr	sl, [sp, #48]	; 0x30
   53dec:	str	r2, [sp, #56]	; 0x38
   53df0:	ldr	r2, [r7, #28]
   53df4:	strd	r0, [sp, #8]
   53df8:	ldrd	r0, [sp, #16]
   53dfc:	umlal	r0, r1, r6, r4
   53e00:	ldr	r4, [r7, #44]	; 0x2c
   53e04:	strd	r0, [sp, #16]
   53e08:	ldrd	r0, [sp, #24]
   53e0c:	umlal	r0, r1, r5, r8
   53e10:	ldrd	r8, [sp]
   53e14:	umlal	r8, r9, sl, ip
   53e18:	strd	r0, [sp, #24]
   53e1c:	ldr	r1, [r7, #12]
   53e20:	add	ip, r3, r4
   53e24:	add	r5, r1, r3
   53e28:	add	r3, r2, r3
   53e2c:	strd	r8, [sp]
   53e30:	ldrd	r8, [sp, #8]
   53e34:	ldr	r0, [sp, #60]	; 0x3c
   53e38:	ldr	r4, [sp, #44]	; 0x2c
   53e3c:	str	r2, [sp, #60]	; 0x3c
   53e40:	umlal	r8, r9, r0, r5
   53e44:	add	r6, r2, r4
   53e48:	add	sl, r1, r4
   53e4c:	ldrd	r4, [sp, #64]	; 0x40
   53e50:	str	r1, [sp, #48]	; 0x30
   53e54:	strd	r8, [sp, #8]
   53e58:	ldrd	r8, [sp]
   53e5c:	adds	r4, r4, r8
   53e60:	adc	r5, r5, r9
   53e64:	strd	r4, [sp, #64]	; 0x40
   53e68:	ldrd	r4, [sp, #16]
   53e6c:	ldrd	r8, [sp, #72]	; 0x48
   53e70:	umlal	r4, r5, sl, r3
   53e74:	ldrd	r2, [sp, #88]	; 0x58
   53e78:	strd	r4, [sp, #16]
   53e7c:	ldrd	r4, [sp, #8]
   53e80:	adds	r8, r8, r4
   53e84:	adc	r9, r9, r5
   53e88:	strd	r8, [sp, #72]	; 0x48
   53e8c:	ldrd	r8, [sp, #24]
   53e90:	ldrd	r4, [sp, #80]	; 0x50
   53e94:	umlal	r8, r9, r6, ip
   53e98:	strd	r8, [sp, #24]
   53e9c:	ldrd	r8, [sp, #16]
   53ea0:	adds	r4, r4, r8
   53ea4:	adc	r5, r5, r9
   53ea8:	strd	r4, [sp, #80]	; 0x50
   53eac:	ldrd	r4, [sp, #24]
   53eb0:	adds	r2, r2, r4
   53eb4:	adc	r3, r3, r5
   53eb8:	ldr	r5, [sp, #52]	; 0x34
   53ebc:	strd	r2, [sp, #88]	; 0x58
   53ec0:	subs	r5, r5, #1
   53ec4:	str	r5, [sp, #52]	; 0x34
   53ec8:	bne	53c04 <__read_chk@plt+0x4d780>
   53ecc:	ldr	sl, [sp, #108]	; 0x6c
   53ed0:	ldrd	r8, [sp, #64]	; 0x40
   53ed4:	ldrd	r2, [sp, #72]	; 0x48
   53ed8:	strd	r8, [sl]
   53edc:	strd	r2, [sl, #8]
   53ee0:	ldrd	r8, [sp, #80]	; 0x50
   53ee4:	ldrd	r2, [sp, #88]	; 0x58
   53ee8:	strd	r8, [sl, #16]
   53eec:	strd	r2, [sl, #24]
   53ef0:	add	sp, sp, #116	; 0x74
   53ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53ef8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53efc:	mov	r4, r0
   53f00:	ldr	r6, [r0, #1136]	; 0x470
   53f04:	mov	r5, r1
   53f08:	cmp	r6, #0
   53f0c:	bne	53fd0 <__read_chk@plt+0x4db4c>
   53f10:	ldr	r0, [r0, #1140]	; 0x474
   53f14:	cmp	r0, #0
   53f18:	beq	53f9c <__read_chk@plt+0x4db18>
   53f1c:	movw	ip, #1144	; 0x478
   53f20:	lsl	r0, r0, #3
   53f24:	ldrd	r2, [r4, ip]
   53f28:	mov	r8, #1152	; 0x480
   53f2c:	asr	r1, r0, #31
   53f30:	movw	r9, #1160	; 0x488
   53f34:	adds	r2, r2, r0
   53f38:	mov	sl, #1168	; 0x490
   53f3c:	adc	r3, r3, r1
   53f40:	strd	r2, [r5]
   53f44:	ldrd	r2, [r4, r8]
   53f48:	mov	r6, #0
   53f4c:	mov	r7, #0
   53f50:	mov	fp, #0
   53f54:	adds	r2, r2, r0
   53f58:	adc	r3, r3, r1
   53f5c:	strd	r2, [r5, #8]
   53f60:	ldrd	r2, [r4, r9]
   53f64:	adds	r2, r2, r0
   53f68:	adc	r3, r3, r1
   53f6c:	strd	r2, [r5, #16]
   53f70:	ldrd	r2, [r4, sl]
   53f74:	adds	r2, r2, r0
   53f78:	adc	r3, r3, r1
   53f7c:	strd	r2, [r5, #24]
   53f80:	strd	r6, [r4, ip]
   53f84:	strd	r6, [r4, r8]
   53f88:	strd	r6, [r4, r9]
   53f8c:	strd	r6, [r4, sl]
   53f90:	str	fp, [r4, #1140]	; 0x474
   53f94:	str	fp, [r4, #1136]	; 0x470
   53f98:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53f9c:	add	r6, r4, #1072	; 0x430
   53fa0:	mov	r1, #32
   53fa4:	mov	r0, r6
   53fa8:	bl	53824 <__read_chk@plt+0x4d3a0>
   53fac:	ldr	r0, [r4, #1140]	; 0x474
   53fb0:	add	r2, r4, #1136	; 0x470
   53fb4:	mov	r1, r6
   53fb8:	add	r0, r4, r0
   53fbc:	add	r2, r2, #8
   53fc0:	mov	r3, #32
   53fc4:	bl	53b80 <__read_chk@plt+0x4d6fc>
   53fc8:	ldr	r0, [r4, #1140]	; 0x474
   53fcc:	b	53f1c <__read_chk@plt+0x4da98>
   53fd0:	mov	r0, r6
   53fd4:	mov	r1, #31
   53fd8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   53fdc:	add	r7, r6, #1072	; 0x430
   53fe0:	mov	r1, r6
   53fe4:	add	r7, r4, r7
   53fe8:	bic	r6, r0, #31
   53fec:	mov	r0, r6
   53ff0:	bl	7d06c <__read_chk@plt+0x76be8>
   53ff4:	mov	r1, r0
   53ff8:	mov	r0, r7
   53ffc:	bl	53824 <__read_chk@plt+0x4d3a0>
   54000:	ldr	r0, [r4, #1140]	; 0x474
   54004:	add	r2, r4, #1136	; 0x470
   54008:	mov	r3, r6
   5400c:	add	r0, r4, r0
   54010:	add	r2, r2, #8
   54014:	add	r1, r4, #1072	; 0x430
   54018:	bl	53b80 <__read_chk@plt+0x4d6fc>
   5401c:	ldr	r0, [r4, #1140]	; 0x474
   54020:	ldr	r1, [r4, #1136]	; 0x470
   54024:	bl	7cfd8 <__read_chk@plt+0x76b54>
   54028:	str	r0, [r4, #1140]	; 0x474
   5402c:	b	53f1c <__read_chk@plt+0x4da98>
   54030:	push	{r4, r5, r6, r7, r8, lr}
   54034:	mov	r4, r0
   54038:	ldr	r0, [r0, #1136]	; 0x470
   5403c:	mov	r5, r2
   54040:	mov	r7, r1
   54044:	add	r6, r2, r0
   54048:	cmp	r6, #63	; 0x3f
   5404c:	addls	r0, r0, #1072	; 0x430
   54050:	addls	r0, r4, r0
   54054:	bls	54074 <__read_chk@plt+0x4dbf0>
   54058:	cmp	r0, #0
   5405c:	addeq	r6, r4, #1072	; 0x430
   54060:	bne	540c8 <__read_chk@plt+0x4dc44>
   54064:	cmp	r5, #63	; 0x3f
   54068:	movls	r0, r6
   5406c:	movls	r6, r5
   54070:	bhi	54088 <__read_chk@plt+0x4dc04>
   54074:	mov	r1, r7
   54078:	mov	r2, r5
   5407c:	bl	6010 <memcpy@plt>
   54080:	str	r6, [r4, #1136]	; 0x470
   54084:	pop	{r4, r5, r6, r7, r8, pc}
   54088:	bic	r8, r5, #63	; 0x3f
   5408c:	ldr	r0, [r4, #1140]	; 0x474
   54090:	add	r2, r4, #1136	; 0x470
   54094:	mov	r1, r7
   54098:	mov	r3, r8
   5409c:	add	r0, r4, r0
   540a0:	add	r2, r2, #8
   540a4:	rsb	r5, r8, r5
   540a8:	bl	53b80 <__read_chk@plt+0x4d6fc>
   540ac:	ldr	r3, [r4, #1140]	; 0x474
   540b0:	add	r7, r7, r8
   540b4:	mov	r0, r6
   540b8:	add	r8, r3, r8
   540bc:	mov	r6, r5
   540c0:	str	r8, [r4, #1140]	; 0x474
   540c4:	b	54074 <__read_chk@plt+0x4dbf0>
   540c8:	rsb	r8, r0, #64	; 0x40
   540cc:	add	r0, r0, #1072	; 0x430
   540d0:	add	r0, r4, r0
   540d4:	add	r6, r4, #1072	; 0x430
   540d8:	mov	r2, r8
   540dc:	rsb	r5, r8, r5
   540e0:	bl	6010 <memcpy@plt>
   540e4:	ldr	r0, [r4, #1140]	; 0x474
   540e8:	add	r2, r4, #1136	; 0x470
   540ec:	mov	r1, r6
   540f0:	add	r0, r4, r0
   540f4:	add	r2, r2, #8
   540f8:	mov	r3, #64	; 0x40
   540fc:	add	r7, r7, r8
   54100:	bl	53b80 <__read_chk@plt+0x4d6fc>
   54104:	ldr	r0, [r4, #1140]	; 0x474
   54108:	mov	r1, #64	; 0x40
   5410c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   54110:	cmp	r5, #63	; 0x3f
   54114:	str	r0, [r4, #1140]	; 0x474
   54118:	movls	r0, r6
   5411c:	movls	r6, r5
   54120:	bls	54074 <__read_chk@plt+0x4dbf0>
   54124:	b	54088 <__read_chk@plt+0x4dc04>
   54128:	cmp	r0, #0
   5412c:	push	{r3, lr}
   54130:	beq	5413c <__read_chk@plt+0x4dcb8>
   54134:	ldr	r0, [r0, #1668]	; 0x684
   54138:	bl	55a8 <free@plt>
   5413c:	mov	r0, #1
   54140:	pop	{r3, pc}
   54144:	ldr	r3, [pc, #744]	; 54434 <__read_chk@plt+0x4dfb0>
   54148:	movw	r1, #1688	; 0x698
   5414c:	ldr	r2, [pc, #740]	; 54438 <__read_chk@plt+0x4dfb4>
   54150:	add	r3, pc, r3
   54154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54158:	sub	sp, sp, #548	; 0x224
   5415c:	ldr	r2, [r3, r2]
   54160:	mov	r5, r0
   54164:	mov	r0, #1
   54168:	ldr	r3, [r2]
   5416c:	str	r2, [sp, #4]
   54170:	str	r3, [sp, #540]	; 0x21c
   54174:	bl	4935c <__read_chk@plt+0x42ed8>
   54178:	subs	r4, r0, #0
   5417c:	moveq	r7, r4
   54180:	beq	54410 <__read_chk@plt+0x4df8c>
   54184:	and	r1, r4, #15
   54188:	mov	r0, #16
   5418c:	bl	7d06c <__read_chk@plt+0x76be8>
   54190:	add	r8, sp, #252	; 0xfc
   54194:	add	r1, sp, #8
   54198:	add	r2, sp, #8
   5419c:	str	r1, [sp]
   541a0:	mov	r1, #128	; 0x80
   541a4:	add	r7, r4, r0
   541a8:	mov	r0, r5
   541ac:	add	r6, r7, #1424	; 0x590
   541b0:	add	sl, r7, #1408	; 0x580
   541b4:	str	r4, [r7, #1668]	; 0x684
   541b8:	add	r4, r7, #1392	; 0x570
   541bc:	bl	6064 <AES_set_encrypt_key@plt>
   541c0:	mov	r3, #16
   541c4:	add	r1, sp, #8
   541c8:	mov	r0, r8
   541cc:	mov	r2, #0
   541d0:	add	r5, r7, #1072	; 0x430
   541d4:	bl	53a2c <__read_chk@plt+0x4d5a8>
   541d8:	mov	r2, r6
   541dc:	mov	r1, #128	; 0x80
   541e0:	mov	r0, r8
   541e4:	bl	6064 <AES_set_encrypt_key@plt>
   541e8:	mov	r1, #0
   541ec:	mov	r2, #16
   541f0:	mov	r0, sl
   541f4:	bl	5944 <memset@plt>
   541f8:	mov	r1, r4
   541fc:	mov	r0, sl
   54200:	mov	r2, r6
   54204:	bl	583c <AES_encrypt@plt>
   54208:	mov	r1, #0
   5420c:	mov	r2, #1392	; 0x570
   54210:	mov	r0, r7
   54214:	bl	5944 <memset@plt>
   54218:	mov	r0, r7
   5421c:	add	r1, sp, #8
   54220:	mov	r2, #1
   54224:	mov	r3, #1072	; 0x430
   54228:	mov	r4, r7
   5422c:	bl	53a2c <__read_chk@plt+0x4d5a8>
   54230:	mov	r0, r4
   54234:	bl	4d8a8 <__read_chk@plt+0x47424>
   54238:	str	r0, [r4], #4
   5423c:	cmp	r4, r5
   54240:	bne	54230 <__read_chk@plt+0x4ddac>
   54244:	movw	r0, #1144	; 0x478
   54248:	mov	r1, #1152	; 0x480
   5424c:	movw	r2, #1160	; 0x488
   54250:	mov	r3, #1168	; 0x490
   54254:	mov	sl, #0
   54258:	mov	fp, #0
   5425c:	mov	r4, #0
   54260:	strd	sl, [r7, r0]
   54264:	strd	sl, [r7, r1]
   54268:	mov	r0, r8
   5426c:	strd	sl, [r7, r2]
   54270:	add	r1, sp, #8
   54274:	strd	sl, [r7, r3]
   54278:	mov	r2, #2
   5427c:	mov	r3, #288	; 0x120
   54280:	str	r4, [r7, #1140]	; 0x474
   54284:	str	r4, [r7, #1136]	; 0x470
   54288:	add	sl, r7, #4
   5428c:	bl	53a2c <__read_chk@plt+0x4d5a8>
   54290:	mov	r9, r4
   54294:	mov	r6, r7
   54298:	add	r3, r8, r9
   5429c:	add	r4, r6, #1168	; 0x490
   542a0:	add	r0, r4, #12
   542a4:	add	r5, r4, #8
   542a8:	ldr	r2, [r3]
   542ac:	add	r9, r9, #24
   542b0:	ldr	r3, [r3, #4]
   542b4:	add	sl, sl, #8
   542b8:	str	r2, [r6, #1176]	; 0x498
   542bc:	str	r3, [r6, #1180]	; 0x49c
   542c0:	bl	4d8a8 <__read_chk@plt+0x47424>
   542c4:	mov	fp, r0
   542c8:	mov	r0, r5
   542cc:	bl	4d8a8 <__read_chk@plt+0x47424>
   542d0:	add	ip, r6, #1200	; 0x4b0
   542d4:	cmp	r9, #96	; 0x60
   542d8:	mvn	r1, #-33554432	; 0xfe000000
   542dc:	add	r6, r6, #8
   542e0:	str	r0, [sl, #1168]	; 0x490
   542e4:	mvn	r0, #-33554432	; 0xfe000000
   542e8:	str	fp, [r6, #1168]	; 0x490
   542ec:	ldrd	r2, [r4, #8]
   542f0:	and	r2, r2, r0
   542f4:	and	r3, r3, r1
   542f8:	strd	r2, [r4, #8]
   542fc:	mov	r2, #1
   54300:	mov	r3, #0
   54304:	strd	r2, [ip, #8]
   54308:	bne	54298 <__read_chk@plt+0x4de14>
   5430c:	add	r6, r7, #1232	; 0x4d0
   54310:	mov	r0, r8
   54314:	add	r5, r6, #8
   54318:	add	r1, sp, #8
   5431c:	mov	r2, #3
   54320:	mov	r3, #288	; 0x120
   54324:	add	r4, sp, #284	; 0x11c
   54328:	add	r8, sp, #540	; 0x21c
   5432c:	bl	53a2c <__read_chk@plt+0x4d5a8>
   54330:	mov	lr, r5
   54334:	mov	ip, r4
   54338:	add	r4, r4, #64	; 0x40
   5433c:	ldm	ip!, {r0, r1, r2, r3}
   54340:	cmp	r4, r8
   54344:	add	lr, lr, #32
   54348:	str	r0, [lr, #-32]	; 0xffffffe0
   5434c:	str	r1, [lr, #-28]	; 0xffffffe4
   54350:	str	r2, [lr, #-24]	; 0xffffffe8
   54354:	str	r3, [lr, #-20]	; 0xffffffec
   54358:	ldm	ip!, {r0, r1, r2, r3}
   5435c:	str	r0, [lr, #-16]
   54360:	str	r1, [lr, #-12]
   54364:	str	r2, [lr, #-8]
   54368:	str	r3, [lr, #-4]
   5436c:	bne	54334 <__read_chk@plt+0x4deb0>
   54370:	add	r8, r7, #1360	; 0x550
   54374:	add	r6, r6, #12
   54378:	add	r8, r8, #8
   5437c:	mov	r4, r5
   54380:	mov	r0, r6
   54384:	add	r6, r6, #8
   54388:	bl	4d8a8 <__read_chk@plt+0x47424>
   5438c:	mov	r9, r0
   54390:	mov	r0, r4
   54394:	bl	4d8a8 <__read_chk@plt+0x47424>
   54398:	add	r4, r4, #8
   5439c:	str	r0, [r4, #-4]
   543a0:	cmp	r4, r8
   543a4:	str	r9, [r6, #-12]
   543a8:	bne	54380 <__read_chk@plt+0x4defc>
   543ac:	mov	r4, #0
   543b0:	ldrd	r0, [r5]
   543b4:	mvn	r2, #4
   543b8:	mov	r3, #15
   543bc:	bl	7cf8c <__read_chk@plt+0x76b08>
   543c0:	mov	r0, r4
   543c4:	mov	r1, #1
   543c8:	strd	r2, [r5], #8
   543cc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   543d0:	cmp	r0, #16
   543d4:	mov	r4, r0
   543d8:	bne	543b0 <__read_chk@plt+0x4df2c>
   543dc:	mov	r3, r0
   543e0:	add	r1, sp, #8
   543e4:	mov	r0, r8
   543e8:	mov	r2, #4
   543ec:	bl	53a2c <__read_chk@plt+0x4d5a8>
   543f0:	add	r4, r7, #1376	; 0x560
   543f4:	add	r4, r4, #8
   543f8:	mov	r5, r8
   543fc:	mov	r0, r5
   54400:	bl	4d8a8 <__read_chk@plt+0x47424>
   54404:	str	r0, [r5], #4
   54408:	cmp	r5, r4
   5440c:	bne	543fc <__read_chk@plt+0x4df78>
   54410:	ldr	r1, [sp, #4]
   54414:	mov	r0, r7
   54418:	ldr	r2, [sp, #540]	; 0x21c
   5441c:	ldr	r3, [r1]
   54420:	cmp	r2, r3
   54424:	bne	54430 <__read_chk@plt+0x4dfac>
   54428:	add	sp, sp, #548	; 0x224
   5442c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54430:	bl	5d64 <__stack_chk_fail@plt>
   54434:	andeq	ip, r6, ip, lsr #15
   54438:	andeq	r0, r0, r8, asr #11
   5443c:	ldr	ip, [pc, #1988]	; 54c08 <__read_chk@plt+0x4e784>
   54440:	ldr	r3, [pc, #1988]	; 54c0c <__read_chk@plt+0x4e788>
   54444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54448:	add	ip, pc, ip
   5444c:	sub	sp, sp, #116	; 0x74
   54450:	mov	sl, r0
   54454:	str	r1, [sp, #56]	; 0x38
   54458:	str	r2, [sp, #64]	; 0x40
   5445c:	ldr	r3, [ip, r3]
   54460:	ldr	r1, [r0, #1384]	; 0x568
   54464:	str	r3, [sp, #68]	; 0x44
   54468:	cmp	r1, #1024	; 0x400
   5446c:	ldr	r3, [r3]
   54470:	str	r3, [sp, #108]	; 0x6c
   54474:	bls	5479c <__read_chk@plt+0x4e318>
   54478:	ubfx	r1, r1, #0, #10
   5447c:	cmp	r1, #0
   54480:	bne	54768 <__read_chk@plt+0x4e2e4>
   54484:	add	r9, sl, #1200	; 0x4b0
   54488:	add	r4, sl, #1248	; 0x4e0
   5448c:	add	r9, r9, #8
   54490:	add	r5, r4, #8
   54494:	add	fp, sl, #1264	; 0x4f0
   54498:	mov	r8, #0
   5449c:	str	sl, [sp, #60]	; 0x3c
   544a0:	ldrd	r6, [r9]
   544a4:	mvn	r0, #59	; 0x3b
   544a8:	mvn	r1, #0
   544ac:	cmp	r7, r1
   544b0:	cmpeq	r6, r0
   544b4:	bls	544c4 <__read_chk@plt+0x4e040>
   544b8:	adds	r6, r6, #59	; 0x3b
   544bc:	adc	r7, r7, #0
   544c0:	strd	r6, [r9]
   544c4:	ldr	r2, [sp, #60]	; 0x3c
   544c8:	lsr	ip, r7, #16
   544cc:	lsr	r3, r6, #16
   544d0:	str	r7, [sp, #48]	; 0x30
   544d4:	add	lr, r2, r8, lsl #3
   544d8:	orr	r1, r3, r7, lsl #16
   544dc:	movw	r2, #65535	; 0xffff
   544e0:	mov	r3, #0
   544e4:	ldr	r0, [lr, #1240]	; 0x4d8
   544e8:	and	r2, r2, r6
   544ec:	and	r3, r3, r7
   544f0:	strd	r2, [sp, #8]
   544f4:	mov	r3, #0
   544f8:	str	r3, [sp, #52]	; 0x34
   544fc:	umull	r6, r7, r0, ip
   54500:	ldrd	r2, [sp, #48]	; 0x30
   54504:	str	r1, [sp, #16]
   54508:	mov	r1, #0
   5450c:	and	r3, r3, r1
   54510:	ldr	lr, [lr, #1244]	; 0x4dc
   54514:	movw	r0, #65535	; 0xffff
   54518:	and	r2, r2, r0
   5451c:	str	ip, [sp, #20]
   54520:	strd	r6, [sp, #40]	; 0x28
   54524:	ldr	r6, [sp, #8]
   54528:	ldr	r7, [fp, #4]
   5452c:	str	lr, [sp, #24]
   54530:	ldr	lr, [r4, #4]
   54534:	mul	r1, r6, r7
   54538:	ldr	r6, [sp, #12]
   5453c:	ldr	r7, [fp]
   54540:	mul	r0, r2, lr
   54544:	mla	r1, r7, r6, r1
   54548:	ldr	r6, [sp, #8]
   5454c:	umull	r6, r7, r7, r6
   54550:	strd	r6, [sp, #8]
   54554:	movw	r6, #65535	; 0xffff
   54558:	ldr	r7, [r4]
   5455c:	ldr	lr, [sp, #12]
   54560:	mla	r0, r7, r3, r0
   54564:	add	r1, r1, lr
   54568:	ldr	r3, [sp, #44]	; 0x2c
   5456c:	str	r1, [sp, #12]
   54570:	ldr	lr, [r5]
   54574:	str	r0, [sp, #28]
   54578:	umull	r0, r1, r7, r2
   5457c:	ldr	r2, [sp, #24]
   54580:	mov	r7, #0
   54584:	mla	ip, ip, r2, r3
   54588:	ldrd	r2, [sp, #16]
   5458c:	strd	r0, [sp]
   54590:	ldr	r1, [r5, #4]
   54594:	and	r2, r2, r6
   54598:	and	r3, r3, r7
   5459c:	ldr	r7, [sp, #28]
   545a0:	str	ip, [sp, #44]	; 0x2c
   545a4:	ldr	ip, [sp, #4]
   545a8:	add	r7, r7, ip
   545ac:	str	r7, [sp, #4]
   545b0:	mul	ip, r2, r1
   545b4:	ldrd	r6, [sp, #40]	; 0x28
   545b8:	ldrd	r0, [sp, #8]
   545bc:	mla	ip, lr, r3, ip
   545c0:	adds	r0, r0, r6
   545c4:	adc	r1, r1, r7
   545c8:	umull	r2, r3, lr, r2
   545cc:	mov	r6, r0
   545d0:	mov	r7, r1
   545d4:	ldrd	r0, [sp]
   545d8:	add	r3, ip, r3
   545dc:	adds	r6, r6, r0
   545e0:	adc	r7, r7, r1
   545e4:	adds	r6, r6, r2
   545e8:	adc	r7, r7, r3
   545ec:	ldr	r1, [sp, #56]	; 0x38
   545f0:	mvn	r2, #0
   545f4:	mov	r3, #15
   545f8:	and	r2, r2, r6
   545fc:	and	r3, r3, r7
   54600:	mov	r6, #0
   54604:	strd	r2, [sp, #40]	; 0x28
   54608:	lsr	r3, r7, #4
   5460c:	str	r6, [sp, #36]	; 0x24
   54610:	str	r3, [sp, #32]
   54614:	add	r0, r1, r8
   54618:	ldrd	r6, [sp, #32]
   5461c:	lsl	r2, r3, #2
   54620:	lsr	r3, r3, #30
   54624:	adds	r2, r2, r6
   54628:	adc	r3, r3, r7
   5462c:	ldrd	r6, [sp, #40]	; 0x28
   54630:	adds	r2, r2, r6
   54634:	mvn	r6, #5
   54638:	adc	r3, r3, r7
   5463c:	mov	r7, #15
   54640:	cmp	r3, r7
   54644:	cmpeq	r2, r6
   54648:	bls	54650 <__read_chk@plt+0x4e1cc>
   5464c:	adds	r2, r2, #5
   54650:	ldr	r1, [sl, #1368]	; 0x558
   54654:	add	r8, r8, #4
   54658:	add	r9, r9, #8
   5465c:	add	r4, r4, #32
   54660:	eor	r1, r1, r2
   54664:	add	r5, r5, #32
   54668:	bl	4d93c <__read_chk@plt+0x474b8>
   5466c:	cmp	r8, #16
   54670:	add	fp, fp, #32
   54674:	add	sl, sl, #4
   54678:	bne	544a0 <__read_chk@plt+0x4e01c>
   5467c:	ldr	sl, [sp, #60]	; 0x3c
   54680:	movw	ip, #1144	; 0x478
   54684:	mov	r2, #1152	; 0x480
   54688:	movw	r3, #1160	; 0x488
   5468c:	mov	r6, #1216	; 0x4c0
   54690:	mov	r8, #1168	; 0x490
   54694:	movw	r7, #1208	; 0x4b8
   54698:	mov	r0, #0
   5469c:	mov	r1, #0
   546a0:	strd	r0, [sl, ip]
   546a4:	movw	r5, #1224	; 0x4c8
   546a8:	strd	r0, [sl, r2]
   546ac:	mov	r2, #1
   546b0:	strd	r0, [sl, r3]
   546b4:	mov	r3, #0
   546b8:	strd	r0, [sl, r8]
   546bc:	mov	r4, #1232	; 0x4d0
   546c0:	strd	r2, [sl, r7]
   546c4:	mov	ip, #0
   546c8:	strd	r2, [sl, r6]
   546cc:	ldr	r6, [sp, #64]	; 0x40
   546d0:	strd	r2, [sl, r5]
   546d4:	strd	r2, [sl, r4]
   546d8:	str	ip, [sl, #1140]	; 0x474
   546dc:	str	ip, [sl, #1136]	; 0x470
   546e0:	str	ip, [sl, #1384]	; 0x568
   546e4:	ldr	r2, [sl, #1412]	; 0x584
   546e8:	ldr	r3, [r6, #4]
   546ec:	cmp	r3, r2
   546f0:	beq	54784 <__read_chk@plt+0x4e300>
   546f4:	ldr	r2, [r6]
   546f8:	str	r2, [sl, #1408]	; 0x580
   546fc:	add	r0, sl, #1408	; 0x580
   54700:	str	r3, [sl, #1412]	; 0x584
   54704:	add	r1, sl, #1392	; 0x570
   54708:	add	r2, sl, #1424	; 0x590
   5470c:	bl	583c <AES_encrypt@plt>
   54710:	ldr	ip, [sp, #56]	; 0x38
   54714:	mov	r1, #1392	; 0x570
   54718:	ldrd	r4, [sl, r1]
   5471c:	movw	r6, #1400	; 0x578
   54720:	ldr	r1, [sp, #108]	; 0x6c
   54724:	mov	r0, #1
   54728:	ldrd	r2, [ip]
   5472c:	eor	r2, r2, r4
   54730:	eor	r3, r3, r5
   54734:	strd	r2, [ip]
   54738:	ldr	r3, [sp, #68]	; 0x44
   5473c:	ldrd	r4, [sl, r6]
   54740:	ldr	r6, [sp, #56]	; 0x38
   54744:	ldr	ip, [r3]
   54748:	ldrd	r2, [r6, #8]
   5474c:	cmp	r1, ip
   54750:	eor	r2, r2, r4
   54754:	eor	r3, r3, r5
   54758:	strd	r2, [r6, #8]
   5475c:	bne	54c04 <__read_chk@plt+0x4e780>
   54760:	add	sp, sp, #116	; 0x74
   54764:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54768:	add	r4, sp, #72	; 0x48
   5476c:	mov	r1, r4
   54770:	bl	53ef8 <__read_chk@plt+0x4da74>
   54774:	mov	r0, sl
   54778:	mov	r1, r4
   5477c:	bl	53988 <__read_chk@plt+0x4d504>
   54780:	b	54484 <__read_chk@plt+0x4e000>
   54784:	ldr	r7, [sp, #64]	; 0x40
   54788:	ldr	r1, [sl, #1408]	; 0x580
   5478c:	ldr	r2, [r7]
   54790:	cmp	r2, r1
   54794:	bne	546f8 <__read_chk@plt+0x4e274>
   54798:	b	54710 <__read_chk@plt+0x4e28c>
   5479c:	add	r1, sp, #72	; 0x48
   547a0:	movw	r6, #65535	; 0xffff
   547a4:	bl	53ef8 <__read_chk@plt+0x4da74>
   547a8:	ldrd	r0, [sp, #72]	; 0x48
   547ac:	ldr	r4, [sl, #1240]	; 0x4d8
   547b0:	mov	lr, #0
   547b4:	str	lr, [sp, #20]
   547b8:	and	r8, r0, r6
   547bc:	lsr	ip, r1, #16
   547c0:	lsr	r2, r0, #16
   547c4:	str	r1, [sp, #16]
   547c8:	mov	r7, #0
   547cc:	umull	r4, r5, r4, ip
   547d0:	and	r9, r1, r7
   547d4:	orr	r2, r2, r1, lsl #16
   547d8:	ldrd	r0, [sp, #16]
   547dc:	and	r2, r2, r6
   547e0:	ldr	fp, [sl, #1252]	; 0x4e4
   547e4:	and	r6, r6, r0
   547e8:	ldr	r0, [sl, #1244]	; 0x4dc
   547ec:	ldr	lr, [sl, #1248]	; 0x4e0
   547f0:	and	r3, ip, r7
   547f4:	and	r7, r7, r1
   547f8:	ldr	r1, [sl, #1260]	; 0x4ec
   547fc:	mla	r5, ip, r0, r5
   54800:	ldr	r0, [sl, #1264]	; 0x4f0
   54804:	mul	ip, r6, fp
   54808:	ldr	fp, [sl, #1268]	; 0x4f4
   5480c:	mla	ip, lr, r7, ip
   54810:	umull	r6, r7, lr, r6
   54814:	mul	r1, r2, r1
   54818:	add	r7, ip, r7
   5481c:	ldr	ip, [sl, #1256]	; 0x4e8
   54820:	adds	r6, r6, r4
   54824:	adc	r7, r7, r5
   54828:	mla	r1, ip, r3, r1
   5482c:	mov	r3, #0
   54830:	umull	r4, r5, ip, r2
   54834:	mul	ip, r8, fp
   54838:	add	r5, r1, r5
   5483c:	mla	ip, r0, r9, ip
   54840:	adds	r4, r4, r6
   54844:	umull	r0, r1, r0, r8
   54848:	adc	r5, r5, r7
   5484c:	mvn	r6, #0
   54850:	mov	r7, #15
   54854:	adds	r0, r0, r4
   54858:	add	r1, ip, r1
   5485c:	adc	r1, r1, r5
   54860:	and	r6, r6, r0
   54864:	and	r7, r7, r1
   54868:	mvn	r8, #5
   5486c:	lsr	r2, r1, #4
   54870:	mov	r9, #15
   54874:	lsl	r0, r2, #2
   54878:	lsr	r1, r2, #30
   5487c:	adds	r2, r2, r0
   54880:	adc	r3, r3, r1
   54884:	adds	r6, r6, r2
   54888:	adc	r7, r7, r3
   5488c:	cmp	r7, r9
   54890:	cmpeq	r6, r8
   54894:	bls	5489c <__read_chk@plt+0x4e418>
   54898:	adds	r6, r6, #5
   5489c:	ldr	r1, [sl, #1368]	; 0x558
   548a0:	ldr	r0, [sp, #56]	; 0x38
   548a4:	eor	r1, r1, r6
   548a8:	bl	4d93c <__read_chk@plt+0x474b8>
   548ac:	ldrd	r4, [sp, #80]	; 0x50
   548b0:	ldr	r8, [sl, #1272]	; 0x4f8
   548b4:	movw	r0, #65535	; 0xffff
   548b8:	mov	r1, #0
   548bc:	ldr	lr, [sl, #1276]	; 0x4fc
   548c0:	lsr	ip, r5, #16
   548c4:	lsr	r2, r4, #16
   548c8:	str	r5, [sp, #16]
   548cc:	orr	r2, r2, r5, lsl #16
   548d0:	umull	r6, r7, r8, ip
   548d4:	and	r2, r2, r0
   548d8:	ldr	r9, [sl, #1284]	; 0x504
   548dc:	and	r3, ip, r1
   548e0:	ldr	r8, [sl, #1280]	; 0x500
   548e4:	ldr	fp, [sl, #1300]	; 0x514
   548e8:	strd	r6, [sp, #32]
   548ec:	mov	r7, #0
   548f0:	str	r7, [sp, #20]
   548f4:	and	r6, r4, r0
   548f8:	and	r7, r5, r1
   548fc:	ldrd	r4, [sp, #16]
   54900:	and	r0, r0, r4
   54904:	ldr	r4, [sp, #36]	; 0x24
   54908:	and	r1, r1, r5
   5490c:	ldr	r5, [sl, #1292]	; 0x50c
   54910:	mla	ip, ip, lr, r4
   54914:	ldr	r4, [sl, #1296]	; 0x510
   54918:	mul	lr, r0, r9
   5491c:	mla	r1, r8, r1, lr
   54920:	umull	r8, r9, r8, r0
   54924:	str	ip, [sp, #36]	; 0x24
   54928:	ldr	ip, [sl, #1288]	; 0x508
   5492c:	add	r9, r1, r9
   54930:	ldrd	r0, [sp, #32]
   54934:	mul	lr, r2, r5
   54938:	adds	r8, r8, r0
   5493c:	ldr	r5, [sp, #56]	; 0x38
   54940:	adc	r9, r9, r1
   54944:	mla	lr, ip, r3, lr
   54948:	add	r0, r5, #4
   5494c:	umull	r2, r3, ip, r2
   54950:	mul	r1, r6, fp
   54954:	adds	r8, r8, r2
   54958:	mla	r1, r4, r7, r1
   5495c:	add	r3, lr, r3
   54960:	umull	r4, r5, r4, r6
   54964:	adc	r9, r9, r3
   54968:	mov	r3, #0
   5496c:	mvn	r6, #5
   54970:	adds	r4, r4, r8
   54974:	add	r5, r1, r5
   54978:	adc	r5, r5, r9
   5497c:	mvn	r8, #0
   54980:	and	r8, r8, r4
   54984:	mov	r9, #15
   54988:	lsr	r2, r5, #4
   5498c:	and	r9, r9, r5
   54990:	mov	r7, #15
   54994:	lsl	r4, r2, #2
   54998:	lsr	r5, r2, #30
   5499c:	adds	r2, r2, r4
   549a0:	adc	r3, r3, r5
   549a4:	adds	r2, r2, r8
   549a8:	adc	r3, r3, r9
   549ac:	cmp	r3, r7
   549b0:	cmpeq	r2, r6
   549b4:	bls	549bc <__read_chk@plt+0x4e538>
   549b8:	adds	r2, r2, #5
   549bc:	ldr	r1, [sl, #1372]	; 0x55c
   549c0:	eor	r1, r1, r2
   549c4:	bl	4d93c <__read_chk@plt+0x474b8>
   549c8:	ldrd	r4, [sp, #88]	; 0x58
   549cc:	ldr	r8, [sl, #1304]	; 0x518
   549d0:	movw	r0, #65535	; 0xffff
   549d4:	mov	r1, #0
   549d8:	ldr	lr, [sl, #1308]	; 0x51c
   549dc:	lsr	ip, r5, #16
   549e0:	lsr	r2, r4, #16
   549e4:	str	r5, [sp, #16]
   549e8:	orr	r2, r2, r5, lsl #16
   549ec:	umull	r6, r7, r8, ip
   549f0:	and	r2, r2, r0
   549f4:	ldr	r9, [sl, #1316]	; 0x524
   549f8:	and	r3, ip, r1
   549fc:	ldr	r8, [sl, #1312]	; 0x520
   54a00:	ldr	fp, [sl, #1332]	; 0x534
   54a04:	strd	r6, [sp, #32]
   54a08:	mov	r7, #0
   54a0c:	str	r7, [sp, #20]
   54a10:	and	r6, r4, r0
   54a14:	and	r7, r5, r1
   54a18:	ldrd	r4, [sp, #16]
   54a1c:	and	r0, r0, r4
   54a20:	ldr	r4, [sp, #36]	; 0x24
   54a24:	and	r1, r1, r5
   54a28:	ldr	r5, [sl, #1324]	; 0x52c
   54a2c:	mla	ip, ip, lr, r4
   54a30:	ldr	r4, [sl, #1328]	; 0x530
   54a34:	mul	lr, r0, r9
   54a38:	mla	r1, r8, r1, lr
   54a3c:	umull	r8, r9, r8, r0
   54a40:	str	ip, [sp, #36]	; 0x24
   54a44:	ldr	ip, [sl, #1320]	; 0x528
   54a48:	add	r9, r1, r9
   54a4c:	ldrd	r0, [sp, #32]
   54a50:	mul	lr, r2, r5
   54a54:	adds	r8, r8, r0
   54a58:	ldr	r5, [sp, #56]	; 0x38
   54a5c:	adc	r9, r9, r1
   54a60:	mla	lr, ip, r3, lr
   54a64:	add	r0, r5, #8
   54a68:	umull	r2, r3, ip, r2
   54a6c:	mul	r1, r6, fp
   54a70:	adds	r8, r8, r2
   54a74:	mla	r1, r4, r7, r1
   54a78:	add	r3, lr, r3
   54a7c:	umull	r4, r5, r4, r6
   54a80:	adc	r9, r9, r3
   54a84:	mov	r3, #0
   54a88:	mvn	r6, #5
   54a8c:	adds	r4, r4, r8
   54a90:	add	r5, r1, r5
   54a94:	adc	r5, r5, r9
   54a98:	mvn	r8, #0
   54a9c:	and	r8, r8, r4
   54aa0:	mov	r9, #15
   54aa4:	lsr	r2, r5, #4
   54aa8:	and	r9, r9, r5
   54aac:	mov	r7, #15
   54ab0:	lsl	r4, r2, #2
   54ab4:	lsr	r5, r2, #30
   54ab8:	adds	r2, r2, r4
   54abc:	adc	r3, r3, r5
   54ac0:	adds	r2, r2, r8
   54ac4:	adc	r3, r3, r9
   54ac8:	cmp	r3, r7
   54acc:	cmpeq	r2, r6
   54ad0:	bls	54ad8 <__read_chk@plt+0x4e654>
   54ad4:	adds	r2, r2, #5
   54ad8:	ldr	r1, [sl, #1376]	; 0x560
   54adc:	eor	r1, r1, r2
   54ae0:	bl	4d93c <__read_chk@plt+0x474b8>
   54ae4:	ldrd	r4, [sp, #96]	; 0x60
   54ae8:	ldr	r8, [sl, #1336]	; 0x538
   54aec:	movw	r0, #65535	; 0xffff
   54af0:	mov	r1, #0
   54af4:	ldr	lr, [sl, #1340]	; 0x53c
   54af8:	lsr	ip, r5, #16
   54afc:	lsr	r2, r4, #16
   54b00:	str	r5, [sp, #16]
   54b04:	orr	r2, r2, r5, lsl #16
   54b08:	umull	r6, r7, r8, ip
   54b0c:	and	r2, r2, r0
   54b10:	ldr	r9, [sl, #1348]	; 0x544
   54b14:	and	r3, ip, r1
   54b18:	ldr	r8, [sl, #1344]	; 0x540
   54b1c:	ldr	fp, [sl, #1364]	; 0x554
   54b20:	strd	r6, [sp, #32]
   54b24:	mov	r7, #0
   54b28:	str	r7, [sp, #20]
   54b2c:	and	r6, r4, r0
   54b30:	and	r7, r5, r1
   54b34:	ldrd	r4, [sp, #16]
   54b38:	and	r0, r0, r4
   54b3c:	ldr	r4, [sp, #36]	; 0x24
   54b40:	and	r1, r1, r5
   54b44:	ldr	r5, [sl, #1356]	; 0x54c
   54b48:	mla	ip, ip, lr, r4
   54b4c:	ldr	r4, [sl, #1360]	; 0x550
   54b50:	mul	lr, r0, r9
   54b54:	mla	r1, r8, r1, lr
   54b58:	umull	r8, r9, r8, r0
   54b5c:	str	ip, [sp, #36]	; 0x24
   54b60:	ldr	ip, [sl, #1352]	; 0x548
   54b64:	add	r9, r1, r9
   54b68:	ldrd	r0, [sp, #32]
   54b6c:	mul	lr, r2, r5
   54b70:	adds	r8, r8, r0
   54b74:	ldr	r5, [sp, #56]	; 0x38
   54b78:	adc	r9, r9, r1
   54b7c:	mla	lr, ip, r3, lr
   54b80:	add	r0, r5, #12
   54b84:	umull	r2, r3, ip, r2
   54b88:	mul	r1, r6, fp
   54b8c:	adds	r8, r8, r2
   54b90:	mla	r1, r4, r7, r1
   54b94:	add	r3, lr, r3
   54b98:	umull	r4, r5, r4, r6
   54b9c:	adc	r9, r9, r3
   54ba0:	mov	r3, #0
   54ba4:	mvn	r6, #5
   54ba8:	adds	r4, r4, r8
   54bac:	add	r5, r1, r5
   54bb0:	adc	r5, r5, r9
   54bb4:	mvn	r8, #0
   54bb8:	and	r8, r8, r4
   54bbc:	mov	r9, #15
   54bc0:	lsr	r2, r5, #4
   54bc4:	and	r9, r9, r5
   54bc8:	mov	r7, #15
   54bcc:	lsl	r4, r2, #2
   54bd0:	lsr	r5, r2, #30
   54bd4:	adds	r2, r2, r4
   54bd8:	adc	r3, r3, r5
   54bdc:	adds	r2, r2, r8
   54be0:	adc	r3, r3, r9
   54be4:	cmp	r3, r7
   54be8:	cmpeq	r2, r6
   54bec:	bls	54bf4 <__read_chk@plt+0x4e770>
   54bf0:	adds	r2, r2, #5
   54bf4:	ldr	r1, [sl, #1380]	; 0x564
   54bf8:	eor	r1, r1, r2
   54bfc:	bl	4d93c <__read_chk@plt+0x474b8>
   54c00:	b	54680 <__read_chk@plt+0x4e1fc>
   54c04:	bl	5d64 <__stack_chk_fail@plt>
   54c08:			; <UNDEFINED> instruction: 0x0006c4b4
   54c0c:	andeq	r0, r0, r8, asr #11
   54c10:	ldr	ip, [pc, #432]	; 54dc8 <__read_chk@plt+0x4e944>
   54c14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54c18:	add	ip, pc, ip
   54c1c:	ldr	r4, [pc, #424]	; 54dcc <__read_chk@plt+0x4e948>
   54c20:	sub	sp, sp, #52	; 0x34
   54c24:	ldr	r3, [r0, #1384]	; 0x568
   54c28:	mov	r6, r0
   54c2c:	mov	r9, r2
   54c30:	mov	fp, r1
   54c34:	ldr	r4, [ip, r4]
   54c38:	add	ip, r2, r3
   54c3c:	cmp	ip, #1024	; 0x400
   54c40:	ldr	ip, [r4]
   54c44:	str	r4, [sp, #4]
   54c48:	str	ip, [sp, #44]	; 0x2c
   54c4c:	bls	54d5c <__read_chk@plt+0x4e8d8>
   54c50:	cmp	r3, #1024	; 0x400
   54c54:	ubfx	r2, r3, #0, #10
   54c58:	beq	54d70 <__read_chk@plt+0x4e8ec>
   54c5c:	add	r3, r9, r2
   54c60:	cmp	r3, #1024	; 0x400
   54c64:	bcc	54d28 <__read_chk@plt+0x4e8a4>
   54c68:	cmp	r2, #0
   54c6c:	bne	54d7c <__read_chk@plt+0x4e8f8>
   54c70:	cmp	r9, #1024	; 0x400
   54c74:	blt	54d28 <__read_chk@plt+0x4e8a4>
   54c78:	add	r8, sp, #8
   54c7c:	mov	r4, #8192	; 0x2000
   54c80:	mov	r5, #0
   54c84:	mov	r7, r9
   54c88:	mov	sl, fp
   54c8c:	mov	r1, sl
   54c90:	mov	r2, r8
   54c94:	mov	r3, #1024	; 0x400
   54c98:	mov	r0, r6
   54c9c:	add	sl, sl, r3
   54ca0:	strd	r4, [sp, #8]
   54ca4:	strd	r4, [sp, #16]
   54ca8:	strd	r4, [sp, #24]
   54cac:	strd	r4, [sp, #32]
   54cb0:	bl	53b80 <__read_chk@plt+0x4d6fc>
   54cb4:	ldr	r3, [r6, #1384]	; 0x568
   54cb8:	mov	r0, r7
   54cbc:	mov	r1, #64512	; 0xfc00
   54cc0:	movt	r1, #65535	; 0xffff
   54cc4:	add	r3, r3, #1024	; 0x400
   54cc8:	str	r3, [r6, #1384]	; 0x568
   54ccc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   54cd0:	mov	r1, r8
   54cd4:	mov	r7, r0
   54cd8:	mov	r0, r6
   54cdc:	bl	53988 <__read_chk@plt+0x4d504>
   54ce0:	cmp	r7, #1024	; 0x400
   54ce4:	bge	54c8c <__read_chk@plt+0x4e808>
   54ce8:	mov	r0, r9
   54cec:	mov	r1, #64512	; 0xfc00
   54cf0:	movt	r1, #65535	; 0xffff
   54cf4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   54cf8:	mov	r1, #64512	; 0xfc00
   54cfc:	movt	r1, #65535	; 0xffff
   54d00:	lsr	r4, r0, #10
   54d04:	mov	r5, r0
   54d08:	mov	r0, r4
   54d0c:	add	r4, r4, #1
   54d10:	bl	7d108 <__read_chk@plt+0x76c84>
   54d14:	add	fp, fp, r4, lsl #10
   54d18:	mov	r1, r0
   54d1c:	mov	r0, r5
   54d20:	bl	7cfd8 <__read_chk@plt+0x76b54>
   54d24:	mov	r9, r0
   54d28:	cmp	r9, #0
   54d2c:	bne	54d50 <__read_chk@plt+0x4e8cc>
   54d30:	ldr	r4, [sp, #4]
   54d34:	mov	r0, #1
   54d38:	ldr	r2, [sp, #44]	; 0x2c
   54d3c:	ldr	r3, [r4]
   54d40:	cmp	r2, r3
   54d44:	bne	54dc4 <__read_chk@plt+0x4e940>
   54d48:	add	sp, sp, #52	; 0x34
   54d4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54d50:	mov	r1, fp
   54d54:	mov	r0, r6
   54d58:	mov	r2, r9
   54d5c:	bl	54030 <__read_chk@plt+0x4dbac>
   54d60:	ldr	r3, [r6, #1384]	; 0x568
   54d64:	add	r9, r3, r9
   54d68:	str	r9, [r6, #1384]	; 0x568
   54d6c:	b	54d30 <__read_chk@plt+0x4e8ac>
   54d70:	cmn	r9, #1024	; 0x400
   54d74:	bcs	54d50 <__read_chk@plt+0x4e8cc>
   54d78:	mov	r2, r3
   54d7c:	rsb	r4, r2, #1024	; 0x400
   54d80:	add	r8, sp, #8
   54d84:	mov	r0, r6
   54d88:	mov	r1, fp
   54d8c:	mov	r2, r4
   54d90:	rsb	r9, r4, r9
   54d94:	bl	54030 <__read_chk@plt+0x4dbac>
   54d98:	mov	r1, r8
   54d9c:	mov	r0, r6
   54da0:	add	fp, fp, r4
   54da4:	bl	53ef8 <__read_chk@plt+0x4da74>
   54da8:	ldr	r3, [r6, #1384]	; 0x568
   54dac:	mov	r1, r8
   54db0:	mov	r0, r6
   54db4:	add	r4, r3, r4
   54db8:	str	r4, [r6, #1384]	; 0x568
   54dbc:	bl	53988 <__read_chk@plt+0x4d504>
   54dc0:	b	54c70 <__read_chk@plt+0x4e7ec>
   54dc4:	bl	5d64 <__stack_chk_fail@plt>
   54dc8:	andeq	fp, r6, r4, ror #25
   54dcc:	andeq	r0, r0, r8, asr #11
   54dd0:	mvn	r0, #0
   54dd4:	bx	lr
   54dd8:	ldr	r3, [pc, #96]	; 54e40 <__read_chk@plt+0x4e9bc>
   54ddc:	push	{r4, r5, r6, lr}
   54de0:	add	r3, pc, r3
   54de4:	mov	r5, r0
   54de8:	ldr	r4, [r3]
   54dec:	cmp	r4, #0
   54df0:	beq	54e38 <__read_chk@plt+0x4e9b4>
   54df4:	ldr	r6, [pc, #72]	; 54e44 <__read_chk@plt+0x4e9c0>
   54df8:	add	r6, pc, r6
   54dfc:	b	54e0c <__read_chk@plt+0x4e988>
   54e00:	ldr	r4, [r4, #108]	; 0x6c
   54e04:	cmp	r4, #0
   54e08:	beq	54e38 <__read_chk@plt+0x4e9b4>
   54e0c:	mov	r0, r6
   54e10:	mov	r1, r4
   54e14:	ldr	r2, [r4]
   54e18:	bl	401e0 <__read_chk@plt+0x39d5c>
   54e1c:	mov	r0, r5
   54e20:	ldr	r1, [r4]
   54e24:	bl	61d8 <strcmp@plt>
   54e28:	cmp	r0, #0
   54e2c:	bne	54e00 <__read_chk@plt+0x4e97c>
   54e30:	mov	r0, r4
   54e34:	pop	{r4, r5, r6, pc}
   54e38:	mov	r0, #0
   54e3c:	pop	{r4, r5, r6, pc}
   54e40:	andeq	pc, r6, r8, ror #7
   54e44:			; <UNDEFINED> instruction: 0x000392b0
   54e48:	subs	ip, r1, #1
   54e4c:	bxeq	lr
   54e50:	add	r0, r0, r1
   54e54:	mov	r3, ip
   54e58:	mov	r1, #0
   54e5c:	b	54e74 <__read_chk@plt+0x4e9f0>
   54e60:	cmp	ip, r3
   54e64:	beq	54e74 <__read_chk@plt+0x4e9f0>
   54e68:	ldrb	r2, [r0, #-1]
   54e6c:	cmp	r2, #32
   54e70:	bxne	lr
   54e74:	subs	r3, r3, #1
   54e78:	strb	r1, [r0, #-1]!
   54e7c:	bne	54e60 <__read_chk@plt+0x4e9dc>
   54e80:	bx	lr
   54e84:	push	{r4, r5, r6, r7, r8, lr}
   54e88:	mov	lr, #168	; 0xa8
   54e8c:	mla	lr, lr, r2, r1
   54e90:	ldr	ip, [pc, #240]	; 54f88 <__read_chk@plt+0x4eb04>
   54e94:	ldr	r2, [pc, #240]	; 54f8c <__read_chk@plt+0x4eb08>
   54e98:	sub	sp, sp, #8
   54e9c:	add	ip, pc, ip
   54ea0:	mov	r1, r3
   54ea4:	ldr	r7, [sp, #32]
   54ea8:	mov	r5, r0
   54eac:	ldr	r6, [ip, r2]
   54eb0:	ldr	r4, [lr, #160]	; 0xa0
   54eb4:	ldr	r3, [r0, #108]	; 0x6c
   54eb8:	mov	r2, r7
   54ebc:	ldr	ip, [r6]
   54ec0:	mov	r0, #0
   54ec4:	str	r0, [sp]
   54ec8:	mov	r0, r4
   54ecc:	ldr	r8, [sp, #36]	; 0x24
   54ed0:	str	ip, [sp, #4]
   54ed4:	blx	r3
   54ed8:	cmp	r0, #0
   54edc:	bne	54f68 <__read_chk@plt+0x4eae4>
   54ee0:	mov	r1, r8
   54ee4:	mov	r3, sp
   54ee8:	ldr	ip, [r5, #112]	; 0x70
   54eec:	mov	r0, r4
   54ef0:	mov	r2, #1
   54ef4:	blx	ip
   54ef8:	ldr	r1, [sp]
   54efc:	subs	r3, r0, #0
   54f00:	bne	54f10 <__read_chk@plt+0x4ea8c>
   54f04:	cmp	r1, #1
   54f08:	moveq	r7, r3
   54f0c:	beq	54f24 <__read_chk@plt+0x4eaa0>
   54f10:	ldr	r0, [pc, #120]	; 54f90 <__read_chk@plt+0x4eb0c>
   54f14:	mov	r2, r7
   54f18:	mvn	r7, #0
   54f1c:	add	r0, pc, r0
   54f20:	bl	401e0 <__read_chk@plt+0x39d5c>
   54f24:	ldr	r2, [r5, #116]	; 0x74
   54f28:	mov	r0, r4
   54f2c:	blx	r2
   54f30:	subs	r1, r0, #0
   54f34:	moveq	r0, r7
   54f38:	bne	54f54 <__read_chk@plt+0x4ead0>
   54f3c:	ldr	r2, [sp, #4]
   54f40:	ldr	r3, [r6]
   54f44:	cmp	r2, r3
   54f48:	bne	54f84 <__read_chk@plt+0x4eb00>
   54f4c:	add	sp, sp, #8
   54f50:	pop	{r4, r5, r6, r7, r8, pc}
   54f54:	ldr	r0, [pc, #56]	; 54f94 <__read_chk@plt+0x4eb10>
   54f58:	add	r0, pc, r0
   54f5c:	bl	4005c <__read_chk@plt+0x39bd8>
   54f60:	mov	r0, r7
   54f64:	b	54f3c <__read_chk@plt+0x4eab8>
   54f68:	mov	r2, r0
   54f6c:	ldr	r0, [pc, #36]	; 54f98 <__read_chk@plt+0x4eb14>
   54f70:	mov	r1, r7
   54f74:	add	r0, pc, r0
   54f78:	bl	4005c <__read_chk@plt+0x39bd8>
   54f7c:	mvn	r0, #0
   54f80:	b	54f3c <__read_chk@plt+0x4eab8>
   54f84:	bl	5d64 <__stack_chk_fail@plt>
   54f88:	andeq	fp, r6, r0, ror #20
   54f8c:	andeq	r0, r0, r8, asr #11
   54f90:	andeq	r9, r3, r4, asr #3
   54f94:			; <UNDEFINED> instruction: 0x000391bc
   54f98:	andeq	r9, r3, r0, asr #2
   54f9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54fa0:	sub	sp, sp, #1120	; 0x460
   54fa4:	ldr	lr, [pc, #852]	; 55300 <__read_chk@plt+0x4ee7c>
   54fa8:	sub	sp, sp, #12
   54fac:	ldr	r5, [pc, #848]	; 55304 <__read_chk@plt+0x4ee80>
   54fb0:	add	r8, sp, #64	; 0x40
   54fb4:	add	lr, pc, lr
   54fb8:	str	r3, [sp, #16]
   54fbc:	str	r0, [sp, #20]
   54fc0:	add	r5, pc, r5
   54fc4:	str	r1, [sp, #24]
   54fc8:	mov	ip, r8
   54fcc:	str	r2, [sp, #28]
   54fd0:	mov	r4, #0
   54fd4:	ldm	lr!, {r0, r1, r2, r3}
   54fd8:	add	r6, sp, #56	; 0x38
   54fdc:	ldr	r7, [pc, #804]	; 55308 <__read_chk@plt+0x4ee84>
   54fe0:	mov	sl, #1
   54fe4:	ldr	r7, [r5, r7]
   54fe8:	stmia	ip!, {r0, r1, r2, r3}
   54fec:	ldm	lr!, {r0, r1, r2, r3}
   54ff0:	str	r7, [sp, #12]
   54ff4:	add	r7, sp, #40	; 0x28
   54ff8:	ldr	r9, [sp, #12]
   54ffc:	str	r4, [sp, #44]	; 0x2c
   55000:	ldr	lr, [lr]
   55004:	ldr	r5, [r9]
   55008:	stmia	ip!, {r0, r1, r2, r3}
   5500c:	mov	r1, r4
   55010:	ldr	r0, [sp, #16]
   55014:	sub	r2, r6, #8
   55018:	str	r4, [sp, #56]	; 0x38
   5501c:	sub	r3, r7, #1
   55020:	str	lr, [ip]
   55024:	str	r2, [sp, #68]	; 0x44
   55028:	str	r3, [sp, #92]	; 0x5c
   5502c:	mov	r3, #3
   55030:	str	r5, [sp, #1124]	; 0x464
   55034:	str	r4, [sp, #60]	; 0x3c
   55038:	str	r3, [sp, #48]	; 0x30
   5503c:	strb	sl, [sp, #39]	; 0x27
   55040:	str	sl, [sp, #52]	; 0x34
   55044:	bl	56d4 <RSA_get_ex_data@plt>
   55048:	subs	r4, r0, #0
   5504c:	beq	552dc <__read_chk@plt+0x4ee58>
   55050:	ldr	r3, [r4]
   55054:	cmp	r3, #0
   55058:	beq	5529c <__read_chk@plt+0x4ee18>
   5505c:	ldr	r2, [r3, #100]	; 0x64
   55060:	cmp	r2, #0
   55064:	beq	5529c <__read_chk@plt+0x4ee18>
   55068:	ldr	r2, [r3, #96]	; 0x60
   5506c:	mov	r5, #168	; 0xa8
   55070:	ldr	r1, [r4, #4]
   55074:	ldr	r9, [r3, #8]
   55078:	mla	r5, r5, r1, r2
   5507c:	ldr	r3, [r5, #96]	; 0x60
   55080:	tst	r3, #4
   55084:	beq	55140 <__read_chk@plt+0x4ecbc>
   55088:	ldr	fp, [r5, #164]	; 0xa4
   5508c:	cmp	fp, #0
   55090:	bne	55140 <__read_chk@plt+0x4ecbc>
   55094:	ldr	r2, [pc, #624]	; 5530c <__read_chk@plt+0x4ee88>
   55098:	add	r2, pc, r2
   5509c:	ldr	r2, [r2]
   550a0:	cmp	r2, #0
   550a4:	beq	552b4 <__read_chk@plt+0x4ee30>
   550a8:	tst	r3, #256	; 0x100
   550ac:	bne	55244 <__read_chk@plt+0x4edc0>
   550b0:	add	fp, sp, #100	; 0x64
   550b4:	ldr	r2, [pc, #596]	; 55310 <__read_chk@plt+0x4ee8c>
   550b8:	mov	r1, #1024	; 0x400
   550bc:	str	r5, [sp, #4]
   550c0:	mov	r3, r1
   550c4:	add	r2, pc, r2
   550c8:	mov	r0, fp
   550cc:	str	r2, [sp]
   550d0:	mov	r2, sl
   550d4:	bl	60b8 <__snprintf_chk@plt>
   550d8:	mov	r0, fp
   550dc:	mov	r1, #4
   550e0:	bl	47310 <__read_chk@plt+0x40e8c>
   550e4:	subs	fp, r0, #0
   550e8:	beq	552f4 <__read_chk@plt+0x4ee70>
   550ec:	bl	6088 <strlen@plt>
   550f0:	ldr	ip, [r9, #76]	; 0x4c
   550f4:	mov	r2, fp
   550f8:	mov	r1, sl
   550fc:	mov	r3, r0
   55100:	ldr	r0, [r5, #160]	; 0xa0
   55104:	blx	ip
   55108:	mov	r3, r0
   5510c:	mov	r0, fp
   55110:	str	r3, [sp, #8]
   55114:	bl	6088 <strlen@plt>
   55118:	mov	r1, r0
   5511c:	mov	r0, fp
   55120:	bl	7b7fc <__read_chk@plt+0x75378>
   55124:	mov	r0, fp
   55128:	bl	55a8 <free@plt>
   5512c:	ldr	r3, [sp, #8]
   55130:	bics	r1, r3, #256	; 0x100
   55134:	moveq	r3, #1
   55138:	streq	r3, [r5, #164]	; 0xa4
   5513c:	bne	55284 <__read_chk@plt+0x4ee00>
   55140:	ldr	r1, [r4, #68]	; 0x44
   55144:	mov	ip, #3
   55148:	ldr	r2, [r4, #72]	; 0x48
   5514c:	mov	r3, r8
   55150:	str	r1, [sp, #80]	; 0x50
   55154:	str	r2, [sp, #84]	; 0x54
   55158:	ldm	r4, {r1, r2}
   5515c:	ldr	r0, [r1, #8]
   55160:	ldr	r1, [r1, #96]	; 0x60
   55164:	str	r7, [sp, #4]
   55168:	str	ip, [sp]
   5516c:	bl	54e84 <__read_chk@plt+0x4ea00>
   55170:	cmp	r0, #0
   55174:	blt	55204 <__read_chk@plt+0x4ed80>
   55178:	sub	r1, r6, #4
   5517c:	ldr	r3, [r9, #172]	; 0xac
   55180:	ldr	r0, [r5, #160]	; 0xa0
   55184:	ldr	r2, [sp, #40]	; 0x28
   55188:	blx	r3
   5518c:	subs	r1, r0, #0
   55190:	bne	551f0 <__read_chk@plt+0x4ed6c>
   55194:	ldr	r0, [sp, #16]
   55198:	sub	r6, r6, #12
   5519c:	bl	6304 <RSA_size@plt>
   551a0:	ldr	lr, [r5, #160]	; 0xa0
   551a4:	ldr	r1, [sp, #24]
   551a8:	str	r6, [sp]
   551ac:	ldr	r2, [sp, #20]
   551b0:	ldr	ip, [r9, #176]	; 0xb0
   551b4:	ldr	r3, [sp, #28]
   551b8:	str	r0, [sp, #44]	; 0x2c
   551bc:	mov	r0, lr
   551c0:	blx	ip
   551c4:	subs	r1, r0, #0
   551c8:	bne	55270 <__read_chk@plt+0x4edec>
   551cc:	ldr	r0, [sp, #44]	; 0x2c
   551d0:	ldr	r9, [sp, #12]
   551d4:	ldr	r2, [sp, #1124]	; 0x464
   551d8:	ldr	r3, [r9]
   551dc:	cmp	r2, r3
   551e0:	bne	552fc <__read_chk@plt+0x4ee78>
   551e4:	add	sp, sp, #1120	; 0x460
   551e8:	add	sp, sp, #12
   551ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   551f0:	ldr	r0, [pc, #284]	; 55314 <__read_chk@plt+0x4ee90>
   551f4:	add	r0, pc, r0
   551f8:	bl	4005c <__read_chk@plt+0x39bd8>
   551fc:	mvn	r0, #0
   55200:	b	551d0 <__read_chk@plt+0x4ed4c>
   55204:	ldr	r1, [r4]
   55208:	mov	ip, #2
   5520c:	ldr	r2, [r4, #4]
   55210:	mov	r3, r8
   55214:	ldr	r0, [r1, #8]
   55218:	ldr	r1, [r1, #96]	; 0x60
   5521c:	str	r7, [sp, #4]
   55220:	str	ip, [sp]
   55224:	bl	54e84 <__read_chk@plt+0x4ea00>
   55228:	cmp	r0, #0
   5522c:	bge	55178 <__read_chk@plt+0x4ecf4>
   55230:	ldr	r0, [pc, #224]	; 55318 <__read_chk@plt+0x4ee94>
   55234:	add	r0, pc, r0
   55238:	bl	4005c <__read_chk@plt+0x39bd8>
   5523c:	mvn	r0, #0
   55240:	b	551d0 <__read_chk@plt+0x4ed4c>
   55244:	ldr	r0, [pc, #208]	; 5531c <__read_chk@plt+0x4ee98>
   55248:	add	r0, pc, r0
   5524c:	bl	40178 <__read_chk@plt+0x39cf4>
   55250:	mov	r3, fp
   55254:	mov	r2, fp
   55258:	mov	r1, sl
   5525c:	ldr	ip, [r9, #76]	; 0x4c
   55260:	ldr	r0, [r5, #160]	; 0xa0
   55264:	blx	ip
   55268:	mov	r3, r0
   5526c:	b	55130 <__read_chk@plt+0x4ecac>
   55270:	ldr	r0, [pc, #168]	; 55320 <__read_chk@plt+0x4ee9c>
   55274:	add	r0, pc, r0
   55278:	bl	4005c <__read_chk@plt+0x39bd8>
   5527c:	mvn	r0, #0
   55280:	b	551d0 <__read_chk@plt+0x4ed4c>
   55284:	ldr	r0, [pc, #152]	; 55324 <__read_chk@plt+0x4eea0>
   55288:	mov	r1, r3
   5528c:	add	r0, pc, r0
   55290:	bl	4005c <__read_chk@plt+0x39bd8>
   55294:	mvn	r0, #0
   55298:	b	551d0 <__read_chk@plt+0x4ed4c>
   5529c:	ldr	r0, [pc, #132]	; 55328 <__read_chk@plt+0x4eea4>
   552a0:	ldr	r1, [sp, #16]
   552a4:	add	r0, pc, r0
   552a8:	bl	4005c <__read_chk@plt+0x39bd8>
   552ac:	mvn	r0, #0
   552b0:	b	551d0 <__read_chk@plt+0x4ed4c>
   552b4:	ldr	r1, [pc, #112]	; 5532c <__read_chk@plt+0x4eea8>
   552b8:	tst	r3, #256	; 0x100
   552bc:	add	r1, pc, r1
   552c0:	ldreq	r1, [pc, #104]	; 55330 <__read_chk@plt+0x4eeac>
   552c4:	addeq	r1, pc, r1
   552c8:	ldr	r0, [pc, #100]	; 55334 <__read_chk@plt+0x4eeb0>
   552cc:	add	r0, pc, r0
   552d0:	bl	4005c <__read_chk@plt+0x39bd8>
   552d4:	mvn	r0, #0
   552d8:	b	551d0 <__read_chk@plt+0x4ed4c>
   552dc:	ldr	r0, [pc, #84]	; 55338 <__read_chk@plt+0x4eeb4>
   552e0:	ldr	r1, [sp, #16]
   552e4:	add	r0, pc, r0
   552e8:	bl	4005c <__read_chk@plt+0x39bd8>
   552ec:	mvn	r0, #0
   552f0:	b	551d0 <__read_chk@plt+0x4ed4c>
   552f4:	mvn	r0, #0
   552f8:	b	551d0 <__read_chk@plt+0x4ed4c>
   552fc:	bl	5d64 <__stack_chk_fail@plt>
   55300:	andeq	r9, r3, r4, ror r0
   55304:	andeq	fp, r6, ip, lsr r9
   55308:	andeq	r0, r0, r8, asr #11
   5530c:	andeq	ip, r6, r8, lsl #24
   55310:	andeq	r9, r3, ip, lsl #2
   55314:	andeq	r9, r3, r0, lsr #32
   55318:	andeq	r8, r3, r8, asr #31
   5531c:	andeq	r8, r3, r0, ror #30
   55320:			; <UNDEFINED> instruction: 0x00038fb8
   55324:	andeq	r8, r3, ip, asr pc
   55328:	andeq	r8, r3, r8, asr #29
   5532c:	andeq	r8, r3, r8, ror lr
   55330:	andeq	sl, r2, r8, asr #22
   55334:	andeq	r8, r3, r8, asr #29
   55338:	andeq	r8, r3, r4, ror #28
   5533c:	push	{r3, r4, r5, r6, r7, lr}
   55340:	mov	r6, r0
   55344:	ldr	r0, [pc, #212]	; 55420 <__read_chk@plt+0x4ef9c>
   55348:	mov	r1, r6
   5534c:	ldr	r3, [r6, #100]	; 0x64
   55350:	add	r0, pc, r0
   55354:	ldr	r2, [r6, #104]	; 0x68
   55358:	bl	401e0 <__read_chk@plt+0x39d5c>
   5535c:	ldr	r3, [r6, #100]	; 0x64
   55360:	cmp	r3, #0
   55364:	popeq	{r3, r4, r5, r6, r7, pc}
   55368:	ldr	r2, [r6, #88]	; 0x58
   5536c:	mov	r4, #0
   55370:	ldr	r7, [pc, #172]	; 55424 <__read_chk@plt+0x4efa0>
   55374:	mov	r5, r4
   55378:	cmp	r2, #0
   5537c:	add	r7, pc, r7
   55380:	bne	55398 <__read_chk@plt+0x4ef14>
   55384:	b	553d4 <__read_chk@plt+0x4ef50>
   55388:	add	r5, r5, #1
   5538c:	add	r4, r4, #168	; 0xa8
   55390:	cmp	r5, r2
   55394:	bcs	553d4 <__read_chk@plt+0x4ef50>
   55398:	ldr	r3, [r6, #96]	; 0x60
   5539c:	add	r3, r3, r4
   553a0:	ldr	r0, [r3, #160]	; 0xa0
   553a4:	cmp	r0, #0
   553a8:	beq	55388 <__read_chk@plt+0x4ef04>
   553ac:	ldr	r3, [r6, #8]
   553b0:	ldr	r3, [r3, #56]	; 0x38
   553b4:	blx	r3
   553b8:	subs	r1, r0, #0
   553bc:	bne	55404 <__read_chk@plt+0x4ef80>
   553c0:	ldr	r2, [r6, #88]	; 0x58
   553c4:	add	r5, r5, #1
   553c8:	add	r4, r4, #168	; 0xa8
   553cc:	cmp	r5, r2
   553d0:	bcc	55398 <__read_chk@plt+0x4ef14>
   553d4:	ldr	r3, [r6, #8]
   553d8:	mov	r0, #0
   553dc:	ldr	r3, [r3, #8]
   553e0:	blx	r3
   553e4:	subs	r1, r0, #0
   553e8:	bne	55410 <__read_chk@plt+0x4ef8c>
   553ec:	mov	r3, #0
   553f0:	ldr	r0, [r6, #4]
   553f4:	str	r3, [r6, #100]	; 0x64
   553f8:	str	r3, [r6, #8]
   553fc:	pop	{r3, r4, r5, r6, r7, lr}
   55400:	b	5794 <dlclose@plt>
   55404:	mov	r0, r7
   55408:	bl	4005c <__read_chk@plt+0x39bd8>
   5540c:	b	553c0 <__read_chk@plt+0x4ef3c>
   55410:	ldr	r0, [pc, #16]	; 55428 <__read_chk@plt+0x4efa4>
   55414:	add	r0, pc, r0
   55418:	bl	4005c <__read_chk@plt+0x39bd8>
   5541c:	b	553ec <__read_chk@plt+0x4ef68>
   55420:	strdeq	r8, [r3], -r0
   55424:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   55428:	andeq	r8, r3, ip, ror lr
   5542c:	push	{r4, lr}
   55430:	mov	r4, r0
   55434:	ldr	r0, [pc, #96]	; 5549c <__read_chk@plt+0x4f018>
   55438:	mov	r1, r4
   5543c:	ldr	r2, [r4, #104]	; 0x68
   55440:	add	r0, pc, r0
   55444:	bl	401e0 <__read_chk@plt+0x39d5c>
   55448:	ldr	r0, [r4, #104]	; 0x68
   5544c:	mvn	r1, #0
   55450:	bl	7cfd8 <__read_chk@plt+0x76b54>
   55454:	cmp	r0, #0
   55458:	str	r0, [r4, #104]	; 0x68
   5545c:	popgt	{r4, pc}
   55460:	ldr	r3, [r4, #100]	; 0x64
   55464:	cmp	r3, #0
   55468:	bne	55488 <__read_chk@plt+0x4f004>
   5546c:	ldr	r0, [r4, #92]	; 0x5c
   55470:	bl	55a8 <free@plt>
   55474:	ldr	r0, [r4, #96]	; 0x60
   55478:	bl	55a8 <free@plt>
   5547c:	mov	r0, r4
   55480:	pop	{r4, lr}
   55484:	b	55a8 <free@plt>
   55488:	ldr	r0, [pc, #16]	; 554a0 <__read_chk@plt+0x4f01c>
   5548c:	mov	r1, r4
   55490:	add	r0, pc, r0
   55494:	bl	4005c <__read_chk@plt+0x39bd8>
   55498:	b	5546c <__read_chk@plt+0x4efe8>
   5549c:	andeq	r8, r3, r8, ror #28
   554a0:	andeq	r8, r3, r0, asr #28
   554a4:	push	{r3, r4, r5, lr}
   554a8:	mov	r1, #0
   554ac:	mov	r5, r0
   554b0:	bl	56d4 <RSA_get_ex_data@plt>
   554b4:	subs	r4, r0, #0
   554b8:	beq	55500 <__read_chk@plt+0x4f07c>
   554bc:	ldr	r3, [r4, #8]
   554c0:	cmp	r3, #0
   554c4:	mvneq	r5, #0
   554c8:	beq	554d8 <__read_chk@plt+0x4f054>
   554cc:	mov	r0, r5
   554d0:	blx	r3
   554d4:	mov	r5, r0
   554d8:	ldr	r0, [r4]
   554dc:	cmp	r0, #0
   554e0:	beq	554e8 <__read_chk@plt+0x4f064>
   554e4:	bl	5542c <__read_chk@plt+0x4efa8>
   554e8:	ldr	r0, [r4, #68]	; 0x44
   554ec:	bl	55a8 <free@plt>
   554f0:	mov	r0, r4
   554f4:	bl	55a8 <free@plt>
   554f8:	mov	r0, r5
   554fc:	pop	{r3, r4, r5, pc}
   55500:	mvn	r5, #0
   55504:	b	554f8 <__read_chk@plt+0x4f074>
   55508:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5550c:	sub	sp, sp, #76	; 0x4c
   55510:	ldr	ip, [r0, #96]	; 0x60
   55514:	mov	sl, r0
   55518:	str	r1, [sp, #8]
   5551c:	mov	r4, #168	; 0xa8
   55520:	ldr	r5, [sp, #8]
   55524:	mov	r1, r2
   55528:	ldr	r0, [pc, #1348]	; 55a74 <__read_chk@plt+0x4f5f0>
   5552c:	mov	r2, #1
   55530:	ldr	lr, [pc, #1344]	; 55a78 <__read_chk@plt+0x4f5f4>
   55534:	mla	ip, r4, r5, ip
   55538:	add	r0, pc, r0
   5553c:	ldr	r5, [sp, #112]	; 0x70
   55540:	mov	r4, r3
   55544:	ldr	lr, [r0, lr]
   55548:	ldr	r6, [sl, #8]
   5554c:	str	r5, [sp, #24]
   55550:	ldr	r0, [lr]
   55554:	ldr	r5, [ip, #160]	; 0xa0
   55558:	ldr	ip, [sp, #116]	; 0x74
   5555c:	str	r0, [sp, #68]	; 0x44
   55560:	ldr	r3, [r6, #108]	; 0x6c
   55564:	mov	r0, r5
   55568:	str	lr, [sp, #4]
   5556c:	str	ip, [sp, #12]
   55570:	blx	r3
   55574:	cmp	r0, #0
   55578:	bne	55a58 <__read_chk@plt+0x4f5d4>
   5557c:	ldr	ip, [pc, #1272]	; 55a7c <__read_chk@plt+0x4f5f8>
   55580:	add	r7, sp, #60	; 0x3c
   55584:	add	fp, sp, #64	; 0x40
   55588:	str	sl, [sp]
   5558c:	add	ip, pc, ip
   55590:	str	ip, [sp, #28]
   55594:	ldr	ip, [pc, #1252]	; 55a80 <__read_chk@plt+0x4f5fc>
   55598:	mov	sl, r7
   5559c:	add	ip, pc, ip
   555a0:	str	ip, [sp, #32]
   555a4:	ldr	ip, [pc, #1240]	; 55a84 <__read_chk@plt+0x4f600>
   555a8:	add	ip, pc, ip
   555ac:	str	ip, [sp, #36]	; 0x24
   555b0:	ldr	ip, [pc, #1232]	; 55a88 <__read_chk@plt+0x4f604>
   555b4:	add	ip, pc, ip
   555b8:	str	ip, [sp, #40]	; 0x28
   555bc:	ldr	ip, [pc, #1224]	; 55a8c <__read_chk@plt+0x4f608>
   555c0:	add	ip, pc, ip
   555c4:	str	ip, [sp, #44]	; 0x2c
   555c8:	ldr	ip, [pc, #1216]	; 55a90 <__read_chk@plt+0x4f60c>
   555cc:	add	ip, pc, ip
   555d0:	str	ip, [sp, #16]
   555d4:	cmp	r0, #2
   555d8:	ble	558c8 <__read_chk@plt+0x4f444>
   555dc:	ldr	ip, [r6, #112]	; 0x70
   555e0:	mov	r0, r5
   555e4:	mov	r1, sl
   555e8:	mov	r2, #1
   555ec:	mov	r3, fp
   555f0:	blx	ip
   555f4:	subs	r7, r0, #0
   555f8:	bne	55908 <__read_chk@plt+0x4f484>
   555fc:	ldr	r3, [sp, #64]	; 0x40
   55600:	cmp	r3, #0
   55604:	beq	55908 <__read_chk@plt+0x4f484>
   55608:	ldr	r1, [sp, #60]	; 0x3c
   5560c:	mov	r0, r5
   55610:	ldr	ip, [r6, #100]	; 0x64
   55614:	mov	r2, r4
   55618:	mov	r3, #3
   5561c:	blx	ip
   55620:	subs	r1, r0, #0
   55624:	bne	558e8 <__read_chk@plt+0x4f464>
   55628:	ldr	r3, [r4, #20]
   5562c:	cmp	r3, #0
   55630:	beq	558c4 <__read_chk@plt+0x4f440>
   55634:	ldr	r3, [r4, #32]
   55638:	cmp	r3, #0
   5563c:	beq	558c4 <__read_chk@plt+0x4f440>
   55640:	mov	r7, r1
   55644:	mov	r8, r4
   55648:	ldr	r0, [r8, #8]
   5564c:	cmp	r0, #0
   55650:	bne	558fc <__read_chk@plt+0x4f478>
   55654:	mov	r0, r7
   55658:	mov	r1, #1
   5565c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   55660:	add	r8, r8, #12
   55664:	cmp	r0, #3
   55668:	mov	r7, r0
   5566c:	bne	55648 <__read_chk@plt+0x4f1c4>
   55670:	mov	r3, r0
   55674:	ldr	ip, [r6, #100]	; 0x64
   55678:	mov	r0, r5
   5567c:	ldr	r1, [sp, #60]	; 0x3c
   55680:	mov	r2, r4
   55684:	blx	ip
   55688:	subs	r7, r0, #0
   5568c:	bne	55958 <__read_chk@plt+0x4f4d4>
   55690:	ldr	r3, [r4, #12]
   55694:	cmp	r3, #288	; 0x120
   55698:	beq	5596c <__read_chk@plt+0x4f4e8>
   5569c:	ldr	r3, [r4, #28]
   556a0:	str	r3, [sp, #56]	; 0x38
   556a4:	bl	598c <X509_new@plt>
   556a8:	cmp	r0, #0
   556ac:	mov	r8, r0
   556b0:	str	r0, [sp, #52]	; 0x34
   556b4:	beq	559cc <__read_chk@plt+0x4f548>
   556b8:	add	r0, sp, #52	; 0x34
   556bc:	add	r1, sp, #56	; 0x38
   556c0:	ldr	r2, [r4, #32]
   556c4:	bl	6028 <d2i_X509@plt>
   556c8:	subs	r8, r0, #0
   556cc:	beq	559dc <__read_chk@plt+0x4f558>
   556d0:	ldr	r0, [sp, #52]	; 0x34
   556d4:	bl	6238 <X509_get_pubkey@plt>
   556d8:	cmp	r0, #0
   556dc:	beq	556ec <__read_chk@plt+0x4f268>
   556e0:	ldr	r3, [r0]
   556e4:	cmp	r3, #6
   556e8:	beq	559a4 <__read_chk@plt+0x4f520>
   556ec:	ldr	r0, [sp, #16]
   556f0:	mov	r8, #0
   556f4:	bl	401e0 <__read_chk@plt+0x39d5c>
   556f8:	ldr	r0, [sp, #52]	; 0x34
   556fc:	cmp	r0, #0
   55700:	beq	55708 <__read_chk@plt+0x4f284>
   55704:	bl	5f44 <X509_free@plt>
   55708:	cmp	r8, #0
   5570c:	beq	558ac <__read_chk@plt+0x4f428>
   55710:	ldr	r3, [r8, #16]
   55714:	cmp	r3, #0
   55718:	beq	5594c <__read_chk@plt+0x4f4c8>
   5571c:	ldr	r3, [r8, #20]
   55720:	cmp	r3, #0
   55724:	beq	5594c <__read_chk@plt+0x4f4c8>
   55728:	bl	6118 <RSA_get_default_method@plt>
   5572c:	mov	r1, #76	; 0x4c
   55730:	mov	r9, r0
   55734:	mov	r0, #1
   55738:	bl	4935c <__read_chk@plt+0x42ed8>
   5573c:	ldr	ip, [sp]
   55740:	mov	r1, #1
   55744:	mov	r7, r0
   55748:	str	ip, [r0]
   5574c:	ldr	r0, [ip, #104]	; 0x68
   55750:	bl	7cfd8 <__read_chk@plt+0x76b54>
   55754:	ldr	ip, [sp]
   55758:	str	r0, [ip, #104]	; 0x68
   5575c:	ldr	ip, [sp, #8]
   55760:	str	ip, [r7, #4]
   55764:	ldr	r0, [r4, #8]
   55768:	cmp	r0, #0
   5576c:	str	r0, [r7, #72]	; 0x48
   55770:	ble	55788 <__read_chk@plt+0x4f304>
   55774:	bl	49320 <__read_chk@plt+0x42e9c>
   55778:	ldr	r2, [r7, #72]	; 0x48
   5577c:	str	r0, [r7, #68]	; 0x44
   55780:	ldr	r1, [r4, #4]
   55784:	bl	6010 <memcpy@plt>
   55788:	ldr	ip, [r9, #32]
   5578c:	add	r1, r7, #12
   55790:	add	r0, r9, #48	; 0x30
   55794:	mov	r3, r9
   55798:	mov	r2, r1
   5579c:	str	r8, [sp, #20]
   557a0:	str	ip, [r7, #8]
   557a4:	ldr	r9, [r3]
   557a8:	add	r3, r3, #16
   557ac:	ldr	r8, [r3, #-12]
   557b0:	add	r2, r2, #16
   557b4:	ldr	lr, [r3, #-8]
   557b8:	ldr	ip, [r3, #-4]
   557bc:	cmp	r3, r0
   557c0:	str	r9, [r2, #-16]
   557c4:	str	r8, [r2, #-12]
   557c8:	str	lr, [r2, #-8]
   557cc:	str	ip, [r2, #-4]
   557d0:	bne	557a4 <__read_chk@plt+0x4f320>
   557d4:	ldr	ip, [r3]
   557d8:	ldr	r3, [r3, #4]
   557dc:	ldr	r8, [sp, #20]
   557e0:	str	ip, [r2]
   557e4:	str	r3, [r2, #4]
   557e8:	ldr	ip, [sp, #28]
   557ec:	mov	r0, r8
   557f0:	str	ip, [r7, #12]
   557f4:	ldr	ip, [sp, #32]
   557f8:	str	ip, [r7, #24]
   557fc:	ldr	ip, [sp, #36]	; 0x24
   55800:	str	ip, [r7, #28]
   55804:	ldr	ip, [sp, #40]	; 0x28
   55808:	str	ip, [r7, #44]	; 0x2c
   5580c:	bl	5b6c <RSA_set_method@plt>
   55810:	mov	r2, r7
   55814:	mov	r1, #0
   55818:	mov	r0, r8
   5581c:	bl	5aa0 <RSA_set_ex_data@plt>
   55820:	mov	r0, #10
   55824:	bl	28098 <__read_chk@plt+0x21c14>
   55828:	subs	r7, r0, #0
   5582c:	beq	5594c <__read_chk@plt+0x4f4c8>
   55830:	ldr	ip, [sp, #12]
   55834:	mov	r2, #1
   55838:	ldr	r3, [r7, #4]
   5583c:	str	r8, [r7, #8]
   55840:	orr	r3, r3, r2
   55844:	stm	r7, {r2, r3}
   55848:	ldr	r0, [ip]
   5584c:	cmp	r0, #0
   55850:	ble	559f0 <__read_chk@plt+0x4f56c>
   55854:	mov	r8, #0
   55858:	str	r4, [sp, #20]
   5585c:	ldr	r9, [sp, #24]
   55860:	mov	r4, r8
   55864:	mov	r8, ip
   55868:	b	55888 <__read_chk@plt+0x4f404>
   5586c:	mov	r0, r4
   55870:	mov	r1, #1
   55874:	bl	7cfd8 <__read_chk@plt+0x76b54>
   55878:	mov	r4, r0
   5587c:	ldr	r0, [r8]
   55880:	cmp	r4, r0
   55884:	bge	559ec <__read_chk@plt+0x4f568>
   55888:	ldr	r2, [r9]
   5588c:	mov	r0, r7
   55890:	ldr	r1, [r2, r4, lsl #2]
   55894:	bl	28510 <__read_chk@plt+0x2208c>
   55898:	cmp	r0, #0
   5589c:	beq	5586c <__read_chk@plt+0x4f3e8>
   558a0:	mov	r0, r7
   558a4:	ldr	r4, [sp, #20]
   558a8:	bl	27e40 <__read_chk@plt+0x219bc>
   558ac:	ldr	r0, [r4, #4]
   558b0:	bl	55a8 <free@plt>
   558b4:	ldr	r0, [r4, #16]
   558b8:	bl	55a8 <free@plt>
   558bc:	ldr	r0, [r4, #28]
   558c0:	bl	55a8 <free@plt>
   558c4:	mov	r0, #0
   558c8:	add	r3, r0, r0, lsl #1
   558cc:	mov	r2, #0
   558d0:	mov	r1, #1
   558d4:	add	r3, r4, r3, lsl #2
   558d8:	str	r2, [r3, #4]
   558dc:	str	r2, [r3, #8]
   558e0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   558e4:	b	555d4 <__read_chk@plt+0x4f150>
   558e8:	ldr	r0, [pc, #420]	; 55a94 <__read_chk@plt+0x4f610>
   558ec:	add	r0, pc, r0
   558f0:	bl	4005c <__read_chk@plt+0x39bd8>
   558f4:	mov	r0, r7
   558f8:	b	558c8 <__read_chk@plt+0x4f444>
   558fc:	bl	49320 <__read_chk@plt+0x42e9c>
   55900:	str	r0, [r8, #4]
   55904:	b	55654 <__read_chk@plt+0x4f1d0>
   55908:	ldr	r3, [r6, #116]	; 0x74
   5590c:	mov	r0, r5
   55910:	blx	r3
   55914:	subs	r1, r0, #0
   55918:	moveq	r0, r1
   5591c:	beq	55930 <__read_chk@plt+0x4f4ac>
   55920:	ldr	r0, [pc, #368]	; 55a98 <__read_chk@plt+0x4f614>
   55924:	add	r0, pc, r0
   55928:	bl	4005c <__read_chk@plt+0x39bd8>
   5592c:	mov	r0, #0
   55930:	ldr	r5, [sp, #4]
   55934:	ldr	r2, [sp, #68]	; 0x44
   55938:	ldr	r3, [r5]
   5593c:	cmp	r2, r3
   55940:	bne	55a70 <__read_chk@plt+0x4f5ec>
   55944:	add	sp, sp, #76	; 0x4c
   55948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5594c:	mov	r0, r8
   55950:	bl	5c8c <RSA_free@plt>
   55954:	b	558ac <__read_chk@plt+0x4f428>
   55958:	ldr	r0, [pc, #316]	; 55a9c <__read_chk@plt+0x4f618>
   5595c:	mov	r1, r7
   55960:	add	r0, pc, r0
   55964:	bl	4005c <__read_chk@plt+0x39bd8>
   55968:	b	558ac <__read_chk@plt+0x4f428>
   5596c:	bl	5b84 <RSA_new@plt>
   55970:	subs	r8, r0, #0
   55974:	beq	55a48 <__read_chk@plt+0x4f5c4>
   55978:	mov	r2, r7
   5597c:	ldr	r1, [r4, #20]
   55980:	ldr	r0, [r4, #16]
   55984:	bl	5cf8 <BN_bin2bn@plt>
   55988:	mov	r2, r7
   5598c:	str	r0, [r8, #16]
   55990:	ldr	r0, [r4, #28]
   55994:	ldr	r1, [r4, #32]
   55998:	bl	5cf8 <BN_bin2bn@plt>
   5599c:	str	r0, [r8, #20]
   559a0:	b	55710 <__read_chk@plt+0x4f28c>
   559a4:	ldr	r0, [r0, #20]
   559a8:	cmp	r0, #0
   559ac:	beq	556ec <__read_chk@plt+0x4f268>
   559b0:	bl	5440 <RSAPublicKey_dup@plt>
   559b4:	subs	r8, r0, #0
   559b8:	bne	556f8 <__read_chk@plt+0x4f274>
   559bc:	ldr	r0, [pc, #220]	; 55aa0 <__read_chk@plt+0x4f61c>
   559c0:	add	r0, pc, r0
   559c4:	bl	4005c <__read_chk@plt+0x39bd8>
   559c8:	b	556f8 <__read_chk@plt+0x4f274>
   559cc:	ldr	r0, [pc, #208]	; 55aa4 <__read_chk@plt+0x4f620>
   559d0:	add	r0, pc, r0
   559d4:	bl	4005c <__read_chk@plt+0x39bd8>
   559d8:	b	556f8 <__read_chk@plt+0x4f274>
   559dc:	ldr	r0, [pc, #196]	; 55aa8 <__read_chk@plt+0x4f624>
   559e0:	add	r0, pc, r0
   559e4:	bl	4005c <__read_chk@plt+0x39bd8>
   559e8:	b	556f8 <__read_chk@plt+0x4f274>
   559ec:	ldr	r4, [sp, #20]
   559f0:	ldr	ip, [sp, #24]
   559f4:	mov	r1, #1
   559f8:	ldr	r8, [ip]
   559fc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   55a00:	mov	r2, #4
   55a04:	mov	r1, r0
   55a08:	mov	r0, r8
   55a0c:	bl	493d0 <__read_chk@plt+0x42f4c>
   55a10:	ldr	ip, [sp, #24]
   55a14:	mov	r1, #1
   55a18:	str	r0, [ip]
   55a1c:	ldr	ip, [sp, #12]
   55a20:	ldr	r3, [ip]
   55a24:	str	r7, [r0, r3, lsl #2]
   55a28:	ldr	r0, [ip]
   55a2c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   55a30:	ldr	ip, [sp, #12]
   55a34:	mov	r1, r0
   55a38:	str	r0, [ip]
   55a3c:	ldr	r0, [sp, #44]	; 0x2c
   55a40:	bl	401e0 <__read_chk@plt+0x39d5c>
   55a44:	b	558ac <__read_chk@plt+0x4f428>
   55a48:	ldr	r0, [pc, #92]	; 55aac <__read_chk@plt+0x4f628>
   55a4c:	add	r0, pc, r0
   55a50:	bl	4005c <__read_chk@plt+0x39bd8>
   55a54:	b	558ac <__read_chk@plt+0x4f428>
   55a58:	mov	r1, r0
   55a5c:	ldr	r0, [pc, #76]	; 55ab0 <__read_chk@plt+0x4f62c>
   55a60:	add	r0, pc, r0
   55a64:	bl	4005c <__read_chk@plt+0x39bd8>
   55a68:	mvn	r0, #0
   55a6c:	b	55930 <__read_chk@plt+0x4f4ac>
   55a70:	bl	5d64 <__stack_chk_fail@plt>
   55a74:	andeq	fp, r6, r4, asr #7
   55a78:	andeq	r0, r0, r8, asr #11
   55a7c:	andeq	r8, r3, r4, lsl lr
   55a80:			; <UNDEFINED> instruction: 0xfffff9f8
   55a84:			; <UNDEFINED> instruction: 0xfffff820
   55a88:			; <UNDEFINED> instruction: 0xfffffee8
   55a8c:	andeq	r8, r3, r8, ror #27
   55a90:	muleq	r3, ip, sp
   55a94:	andeq	r8, r3, ip, lsr #20
   55a98:	strdeq	r8, [r3], -r0
   55a9c:			; <UNDEFINED> instruction: 0x000389b8
   55aa0:	andeq	r8, r3, ip, asr #19
   55aa4:	andeq	r8, r3, r8, ror r9
   55aa8:	andeq	r8, r3, r8, ror r9
   55aac:	andeq	r8, r3, ip, ror #17
   55ab0:	muleq	r3, r8, r8
   55ab4:	ldr	r1, [pc, #28]	; 55ad8 <__read_chk@plt+0x4f654>
   55ab8:	mov	r2, #0
   55abc:	ldr	r3, [pc, #24]	; 55adc <__read_chk@plt+0x4f658>
   55ac0:	add	r1, pc, r1
   55ac4:	add	r3, pc, r3
   55ac8:	str	r0, [r1]
   55acc:	mov	r0, r2
   55ad0:	stm	r3, {r2, r3}
   55ad4:	bx	lr
   55ad8:	andeq	ip, r6, r0, ror #3
   55adc:	andeq	lr, r6, r4, lsl #14
   55ae0:	push	{r4, r5, r6, lr}
   55ae4:	ldr	r5, [pc, #84]	; 55b40 <__read_chk@plt+0x4f6bc>
   55ae8:	add	r5, pc, r5
   55aec:	ldr	r4, [r5]
   55af0:	cmp	r4, #0
   55af4:	popeq	{r4, r5, r6, pc}
   55af8:	ldr	r6, [pc, #68]	; 55b44 <__read_chk@plt+0x4f6c0>
   55afc:	add	r6, pc, r6
   55b00:	ldr	r3, [r4, #108]	; 0x6c
   55b04:	mov	r0, r4
   55b08:	ldr	r2, [r4, #112]	; 0x70
   55b0c:	cmp	r3, #0
   55b10:	strne	r2, [r3, #112]	; 0x70
   55b14:	ldrne	r2, [r4, #112]	; 0x70
   55b18:	ldrne	r3, [r4, #108]	; 0x6c
   55b1c:	streq	r2, [r6, #4]
   55b20:	str	r3, [r2]
   55b24:	bl	5533c <__read_chk@plt+0x4eeb8>
   55b28:	mov	r0, r4
   55b2c:	bl	5542c <__read_chk@plt+0x4efa8>
   55b30:	ldr	r4, [r5]
   55b34:	cmp	r4, #0
   55b38:	bne	55b00 <__read_chk@plt+0x4f67c>
   55b3c:	pop	{r4, r5, r6, pc}
   55b40:	andeq	lr, r6, r0, ror #13
   55b44:	andeq	lr, r6, ip, asr #13
   55b48:	push	{r4, lr}
   55b4c:	bl	54dd8 <__read_chk@plt+0x4e954>
   55b50:	subs	r4, r0, #0
   55b54:	beq	55ba0 <__read_chk@plt+0x4f71c>
   55b58:	ldr	r3, [r4, #108]	; 0x6c
   55b5c:	ldr	r2, [r4, #112]	; 0x70
   55b60:	cmp	r3, #0
   55b64:	beq	55b90 <__read_chk@plt+0x4f70c>
   55b68:	str	r2, [r3, #112]	; 0x70
   55b6c:	ldr	r2, [r4, #112]	; 0x70
   55b70:	ldr	r3, [r4, #108]	; 0x6c
   55b74:	str	r3, [r2]
   55b78:	mov	r0, r4
   55b7c:	bl	5533c <__read_chk@plt+0x4eeb8>
   55b80:	mov	r0, r4
   55b84:	bl	5542c <__read_chk@plt+0x4efa8>
   55b88:	mov	r0, #0
   55b8c:	pop	{r4, pc}
   55b90:	ldr	r1, [pc, #16]	; 55ba8 <__read_chk@plt+0x4f724>
   55b94:	add	r1, pc, r1
   55b98:	str	r2, [r1, #4]
   55b9c:	b	55b74 <__read_chk@plt+0x4f6f0>
   55ba0:	mvn	r0, #0
   55ba4:	pop	{r4, pc}
   55ba8:	andeq	lr, r6, r4, lsr r6
   55bac:	ldr	ip, [pc, #1712]	; 56264 <__read_chk@plt+0x4fde0>
   55bb0:	mov	r3, #0
   55bb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55bb8:	add	ip, pc, ip
   55bbc:	ldr	lr, [pc, #1700]	; 56268 <__read_chk@plt+0x4fde4>
   55bc0:	mov	r6, r2
   55bc4:	mov	r2, ip
   55bc8:	sub	sp, sp, #188	; 0xbc
   55bcc:	mov	r8, r1
   55bd0:	mov	r5, r0
   55bd4:	ldr	sl, [ip, lr]
   55bd8:	str	r3, [sp, #72]	; 0x48
   55bdc:	ldr	r2, [sl]
   55be0:	str	r3, [r6]
   55be4:	str	r2, [sp, #180]	; 0xb4
   55be8:	bl	54dd8 <__read_chk@plt+0x4e954>
   55bec:	cmp	r0, #0
   55bf0:	beq	55c30 <__read_chk@plt+0x4f7ac>
   55bf4:	ldr	r1, [pc, #1648]	; 5626c <__read_chk@plt+0x4fde8>
   55bf8:	mov	r2, r5
   55bfc:	ldr	r0, [pc, #1644]	; 56270 <__read_chk@plt+0x4fdec>
   55c00:	add	r1, pc, r1
   55c04:	add	r0, pc, r0
   55c08:	add	r1, r1, #36	; 0x24
   55c0c:	bl	401e0 <__read_chk@plt+0x39d5c>
   55c10:	mvn	r3, #0
   55c14:	ldr	r2, [sp, #180]	; 0xb4
   55c18:	mov	r0, r3
   55c1c:	ldr	r3, [sl]
   55c20:	cmp	r2, r3
   55c24:	bne	561d0 <__read_chk@plt+0x4fd4c>
   55c28:	add	sp, sp, #188	; 0xbc
   55c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55c30:	mov	r0, r5
   55c34:	mov	r1, #2
   55c38:	bl	5b9c <dlopen@plt>
   55c3c:	subs	fp, r0, #0
   55c40:	beq	55d50 <__read_chk@plt+0x4f8cc>
   55c44:	ldr	r1, [pc, #1576]	; 56274 <__read_chk@plt+0x4fdf0>
   55c48:	add	r1, pc, r1
   55c4c:	bl	63a0 <dlsym@plt>
   55c50:	subs	r7, r0, #0
   55c54:	beq	55d6c <__read_chk@plt+0x4f8e8>
   55c58:	mov	r1, #116	; 0x74
   55c5c:	mov	r0, #1
   55c60:	bl	4935c <__read_chk@plt+0x42ed8>
   55c64:	mov	r4, r0
   55c68:	mov	r0, r5
   55c6c:	bl	49400 <__read_chk@plt+0x42f7c>
   55c70:	stm	r4, {r0, fp}
   55c74:	add	r0, sp, #72	; 0x48
   55c78:	blx	r7
   55c7c:	subs	r2, r0, #0
   55c80:	beq	55ccc <__read_chk@plt+0x4f848>
   55c84:	ldr	r0, [pc, #1516]	; 56278 <__read_chk@plt+0x4fdf4>
   55c88:	mov	r1, r5
   55c8c:	add	r0, pc, r0
   55c90:	bl	4005c <__read_chk@plt+0x39bd8>
   55c94:	cmp	r4, #0
   55c98:	beq	55cb4 <__read_chk@plt+0x4f830>
   55c9c:	ldr	r0, [r4, #92]	; 0x5c
   55ca0:	bl	55a8 <free@plt>
   55ca4:	ldr	r0, [r4, #96]	; 0x60
   55ca8:	bl	55a8 <free@plt>
   55cac:	mov	r0, r4
   55cb0:	bl	55a8 <free@plt>
   55cb4:	cmp	fp, #0
   55cb8:	beq	55c10 <__read_chk@plt+0x4f78c>
   55cbc:	mov	r0, fp
   55cc0:	bl	5794 <dlclose@plt>
   55cc4:	mvn	r3, #0
   55cc8:	b	55c14 <__read_chk@plt+0x4f790>
   55ccc:	ldr	r3, [sp, #72]	; 0x48
   55cd0:	str	r3, [r4, #8]
   55cd4:	ldr	r3, [r3, #4]
   55cd8:	blx	r3
   55cdc:	subs	r2, r0, #0
   55ce0:	bne	55d3c <__read_chk@plt+0x4f8b8>
   55ce4:	ldr	r3, [sp, #72]	; 0x48
   55ce8:	add	r0, r4, #12
   55cec:	ldr	r3, [r3, #12]
   55cf0:	blx	r3
   55cf4:	subs	r7, r0, #0
   55cf8:	beq	55d84 <__read_chk@plt+0x4f900>
   55cfc:	ldr	r0, [pc, #1400]	; 5627c <__read_chk@plt+0x4fdf8>
   55d00:	mov	r2, r7
   55d04:	mov	r1, r5
   55d08:	add	r0, pc, r0
   55d0c:	bl	4005c <__read_chk@plt+0x39bd8>
   55d10:	ldr	r3, [sp, #72]	; 0x48
   55d14:	mov	r0, #0
   55d18:	ldr	r3, [r3, #8]
   55d1c:	blx	r3
   55d20:	subs	r2, r0, #0
   55d24:	beq	55c9c <__read_chk@plt+0x4f818>
   55d28:	ldr	r0, [pc, #1360]	; 56280 <__read_chk@plt+0x4fdfc>
   55d2c:	mov	r1, r5
   55d30:	add	r0, pc, r0
   55d34:	bl	4005c <__read_chk@plt+0x39bd8>
   55d38:	b	55c9c <__read_chk@plt+0x4f818>
   55d3c:	ldr	r0, [pc, #1344]	; 56284 <__read_chk@plt+0x4fe00>
   55d40:	mov	r1, r5
   55d44:	add	r0, pc, r0
   55d48:	bl	4005c <__read_chk@plt+0x39bd8>
   55d4c:	b	55c94 <__read_chk@plt+0x4f810>
   55d50:	bl	54a0 <dlerror@plt>
   55d54:	mov	r1, r5
   55d58:	mov	r2, r0
   55d5c:	ldr	r0, [pc, #1316]	; 56288 <__read_chk@plt+0x4fe04>
   55d60:	add	r0, pc, r0
   55d64:	bl	4005c <__read_chk@plt+0x39bd8>
   55d68:	b	55c10 <__read_chk@plt+0x4f78c>
   55d6c:	bl	54a0 <dlerror@plt>
   55d70:	mov	r1, r0
   55d74:	ldr	r0, [pc, #1296]	; 5628c <__read_chk@plt+0x4fe08>
   55d78:	add	r0, pc, r0
   55d7c:	bl	4005c <__read_chk@plt+0x39bd8>
   55d80:	b	55cb4 <__read_chk@plt+0x4f830>
   55d84:	add	r3, r4, #14
   55d88:	add	r9, r4, #52	; 0x34
   55d8c:	mov	r1, #32
   55d90:	add	r2, r4, #88	; 0x58
   55d94:	mov	r0, r3
   55d98:	str	r2, [sp, #20]
   55d9c:	str	r3, [sp, #16]
   55da0:	bl	54e48 <__read_chk@plt+0x4e9c4>
   55da4:	mov	r0, r9
   55da8:	mov	r1, #32
   55dac:	bl	54e48 <__read_chk@plt+0x4e9c4>
   55db0:	ldrb	r0, [r4, #13]
   55db4:	ldrb	r3, [r4, #12]
   55db8:	mov	r1, r5
   55dbc:	str	r9, [sp, #4]
   55dc0:	str	r0, [sp]
   55dc4:	ldrb	ip, [r4, #84]	; 0x54
   55dc8:	ldr	r0, [pc, #1216]	; 56290 <__read_chk@plt+0x4fe0c>
   55dcc:	ldr	r2, [sp, #16]
   55dd0:	str	ip, [sp, #8]
   55dd4:	add	r0, pc, r0
   55dd8:	ldrb	ip, [r4, #85]	; 0x55
   55ddc:	str	ip, [sp, #12]
   55de0:	bl	401e0 <__read_chk@plt+0x39d5c>
   55de4:	ldr	r3, [sp, #72]	; 0x48
   55de8:	mov	r1, r7
   55dec:	ldr	r2, [sp, #20]
   55df0:	mov	r0, #1
   55df4:	ldr	r3, [r3, #20]
   55df8:	blx	r3
   55dfc:	subs	r1, r0, #0
   55e00:	bne	55e74 <__read_chk@plt+0x4f9f0>
   55e04:	ldr	r0, [r4, #88]	; 0x58
   55e08:	cmp	r0, #0
   55e0c:	bne	55e30 <__read_chk@plt+0x4f9ac>
   55e10:	ldr	r1, [pc, #1148]	; 56294 <__read_chk@plt+0x4fe10>
   55e14:	mov	r2, r5
   55e18:	ldr	r0, [pc, #1144]	; 56298 <__read_chk@plt+0x4fe14>
   55e1c:	add	r1, pc, r1
   55e20:	add	r0, pc, r0
   55e24:	add	r1, r1, #36	; 0x24
   55e28:	bl	401e0 <__read_chk@plt+0x39d5c>
   55e2c:	b	55d10 <__read_chk@plt+0x4f88c>
   55e30:	mov	r1, #4
   55e34:	bl	4935c <__read_chk@plt+0x42ed8>
   55e38:	ldr	r3, [sp, #72]	; 0x48
   55e3c:	ldr	r2, [sp, #20]
   55e40:	str	r0, [r4, #92]	; 0x5c
   55e44:	mov	r1, r0
   55e48:	ldr	r3, [r3, #20]
   55e4c:	mov	r0, #1
   55e50:	blx	r3
   55e54:	subs	r7, r0, #0
   55e58:	beq	55e84 <__read_chk@plt+0x4fa00>
   55e5c:	ldr	r0, [pc, #1080]	; 5629c <__read_chk@plt+0x4fe18>
   55e60:	mov	r2, r7
   55e64:	mov	r1, r5
   55e68:	add	r0, pc, r0
   55e6c:	bl	4005c <__read_chk@plt+0x39bd8>
   55e70:	b	55d10 <__read_chk@plt+0x4f88c>
   55e74:	ldr	r0, [pc, #1060]	; 562a0 <__read_chk@plt+0x4fe1c>
   55e78:	add	r0, pc, r0
   55e7c:	bl	4005c <__read_chk@plt+0x39bd8>
   55e80:	b	55d10 <__read_chk@plt+0x4f88c>
   55e84:	ldr	r0, [r4, #88]	; 0x58
   55e88:	mov	r1, #168	; 0xa8
   55e8c:	bl	4935c <__read_chk@plt+0x42ed8>
   55e90:	ldr	r2, [r4, #88]	; 0x58
   55e94:	mov	r3, #1
   55e98:	str	r7, [sp, #68]	; 0x44
   55e9c:	cmp	r2, #0
   55ea0:	str	r3, [r4, #100]	; 0x64
   55ea4:	str	r0, [r4, #96]	; 0x60
   55ea8:	beq	56200 <__read_chk@plt+0x4fd7c>
   55eac:	ldr	r3, [pc, #1008]	; 562a4 <__read_chk@plt+0x4fe20>
   55eb0:	mov	ip, #0
   55eb4:	ldr	r1, [pc, #1004]	; 562a8 <__read_chk@plt+0x4fe24>
   55eb8:	mov	r2, r0
   55ebc:	add	r3, pc, r3
   55ec0:	str	r3, [sp, #28]
   55ec4:	ldr	r3, [pc, #992]	; 562ac <__read_chk@plt+0x4fe28>
   55ec8:	add	r1, pc, r1
   55ecc:	str	r1, [sp, #48]	; 0x30
   55ed0:	mov	r9, ip
   55ed4:	add	r3, pc, r3
   55ed8:	ldr	r1, [pc, #976]	; 562b0 <__read_chk@plt+0x4fe2c>
   55edc:	str	r3, [sp, #52]	; 0x34
   55ee0:	ldr	r3, [pc, #972]	; 562b4 <__read_chk@plt+0x4fe30>
   55ee4:	add	r1, pc, r1
   55ee8:	str	r8, [sp, #24]
   55eec:	mov	r8, ip
   55ef0:	add	r3, pc, r3
   55ef4:	str	r1, [sp, #56]	; 0x38
   55ef8:	str	r3, [sp, #60]	; 0x3c
   55efc:	str	fp, [sp, #40]	; 0x28
   55f00:	str	r6, [sp, #36]	; 0x24
   55f04:	str	sl, [sp, #44]	; 0x2c
   55f08:	b	55f44 <__read_chk@plt+0x4fac0>
   55f0c:	ldr	r1, [pc, #932]	; 562b8 <__read_chk@plt+0x4fe34>
   55f10:	mov	r2, r5
   55f14:	ldr	r0, [pc, #928]	; 562bc <__read_chk@plt+0x4fe38>
   55f18:	mov	r3, r9
   55f1c:	add	r1, pc, r1
   55f20:	add	r0, pc, r0
   55f24:	add	r1, r1, #36	; 0x24
   55f28:	bl	40248 <__read_chk@plt+0x39dc4>
   55f2c:	ldr	r3, [r4, #88]	; 0x58
   55f30:	add	r9, r9, #1
   55f34:	add	r8, r8, #168	; 0xa8
   55f38:	cmp	r3, r9
   55f3c:	bls	56180 <__read_chk@plt+0x4fcfc>
   55f40:	ldr	r2, [r4, #96]	; 0x60
   55f44:	ldr	r3, [sp, #72]	; 0x48
   55f48:	add	r7, r2, r8
   55f4c:	ldr	r0, [r4, #92]	; 0x5c
   55f50:	lsl	r6, r9, #2
   55f54:	mov	r1, r7
   55f58:	ldr	r3, [r3, #28]
   55f5c:	ldr	r0, [r0, r9, lsl #2]
   55f60:	blx	r3
   55f64:	subs	ip, r0, #0
   55f68:	bne	56164 <__read_chk@plt+0x4fce0>
   55f6c:	ldr	r3, [r7, #96]	; 0x60
   55f70:	tst	r3, #1024	; 0x400
   55f74:	beq	55f0c <__read_chk@plt+0x4fa88>
   55f78:	add	fp, r7, #32
   55f7c:	mov	r0, r7
   55f80:	add	sl, r7, #64	; 0x40
   55f84:	mov	r1, #32
   55f88:	str	ip, [sp, #16]
   55f8c:	bl	54e48 <__read_chk@plt+0x4e9c4>
   55f90:	mov	r0, fp
   55f94:	mov	r1, #32
   55f98:	add	r2, r7, #80	; 0x50
   55f9c:	str	r2, [sp, #20]
   55fa0:	bl	54e48 <__read_chk@plt+0x4e9c4>
   55fa4:	mov	r0, sl
   55fa8:	mov	r1, #16
   55fac:	bl	54e48 <__read_chk@plt+0x4e9c4>
   55fb0:	ldr	r0, [sp, #20]
   55fb4:	mov	r1, #16
   55fb8:	bl	54e48 <__read_chk@plt+0x4e9c4>
   55fbc:	str	fp, [sp]
   55fc0:	ldr	fp, [sp, #20]
   55fc4:	mov	r3, r7
   55fc8:	str	sl, [sp, #4]
   55fcc:	mov	r1, r5
   55fd0:	ldr	r0, [pc, #744]	; 562c0 <__read_chk@plt+0x4fe3c>
   55fd4:	mov	r2, r9
   55fd8:	str	fp, [sp, #8]
   55fdc:	ldr	lr, [r7, #96]	; 0x60
   55fe0:	add	r0, pc, r0
   55fe4:	str	lr, [sp, #12]
   55fe8:	bl	401e0 <__read_chk@plt+0x39d5c>
   55fec:	ldr	r2, [r4, #96]	; 0x60
   55ff0:	ldr	r1, [sp, #24]
   55ff4:	add	r2, r2, r8
   55ff8:	ldr	r7, [r4, #8]
   55ffc:	adds	r3, r1, #0
   56000:	ldr	ip, [sp, #16]
   56004:	ldr	r2, [r2, #96]	; 0x60
   56008:	movne	r3, #1
   5600c:	ands	r2, r3, r2, lsr #2
   56010:	beq	56220 <__read_chk@plt+0x4fd9c>
   56014:	ldrb	r3, [r1]
   56018:	cmp	r3, #0
   5601c:	beq	56258 <__read_chk@plt+0x4fdd4>
   56020:	ldr	r0, [r4, #92]	; 0x5c
   56024:	mov	r2, ip
   56028:	add	fp, sp, #80	; 0x50
   5602c:	mov	r3, ip
   56030:	str	fp, [sp]
   56034:	mov	r1, #6
   56038:	ldr	r0, [r0, r6]
   5603c:	ldr	ip, [r7, #52]	; 0x34
   56040:	str	fp, [sp, #32]
   56044:	blx	ip
   56048:	subs	r1, r0, #0
   5604c:	bne	5624c <__read_chk@plt+0x4fdc8>
   56050:	ldr	r0, [sp, #24]
   56054:	bl	6088 <strlen@plt>
   56058:	ldr	r2, [sp, #24]
   5605c:	ldr	ip, [r7, #76]	; 0x4c
   56060:	mov	r1, #1
   56064:	mov	r3, r0
   56068:	ldr	r0, [sp, #80]	; 0x50
   5606c:	blx	ip
   56070:	bics	r2, r0, #256	; 0x100
   56074:	bne	561d4 <__read_chk@plt+0x4fd50>
   56078:	ldr	r3, [r4, #96]	; 0x60
   5607c:	mov	r2, #1
   56080:	add	r3, r3, r8
   56084:	str	r2, [r3, #164]	; 0xa4
   56088:	ldr	r6, [sp, #28]
   5608c:	add	sl, sp, #144	; 0x90
   56090:	ldr	fp, [sp, #28]
   56094:	add	r7, r6, #56	; 0x38
   56098:	add	r6, sp, #108	; 0x6c
   5609c:	add	lr, fp, #92	; 0x5c
   560a0:	ldr	ip, [r4, #96]	; 0x60
   560a4:	ldm	r7!, {r0, r1, r2, r3}
   560a8:	add	ip, ip, r8
   560ac:	ldr	fp, [sp, #80]	; 0x50
   560b0:	stmia	r6!, {r0, r1, r2, r3}
   560b4:	ldm	r7!, {r0, r1, r2, r3}
   560b8:	str	fp, [ip, #160]	; 0xa0
   560bc:	mov	ip, sl
   560c0:	mov	fp, #2
   560c4:	str	fp, [sp, #76]	; 0x4c
   560c8:	mov	fp, #1
   560cc:	str	fp, [sp, #80]	; 0x50
   560d0:	stmia	r6!, {r0, r1, r2, r3}
   560d4:	ldm	lr!, {r0, r1, r2, r3}
   560d8:	ldr	r7, [r7]
   560dc:	str	r7, [r6]
   560e0:	mov	r7, #0
   560e4:	mov	r6, #4
   560e8:	str	r7, [sp, #84]	; 0x54
   560ec:	str	r7, [sp, #96]	; 0x60
   560f0:	add	r7, sp, #68	; 0x44
   560f4:	str	r6, [sp, #92]	; 0x5c
   560f8:	str	r6, [sp, #104]	; 0x68
   560fc:	stmia	ip!, {r0, r1, r2, r3}
   56100:	ldm	lr!, {r0, r1, r2, r3}
   56104:	ldr	r6, [sp, #36]	; 0x24
   56108:	ldr	fp, [sp, #32]
   5610c:	ldr	lr, [lr]
   56110:	stm	sp, {r6, r7}
   56114:	stmia	ip!, {r0, r1, r2, r3}
   56118:	mov	r0, r4
   5611c:	str	lr, [ip]
   56120:	mov	r1, r9
   56124:	add	r2, sp, #84	; 0x54
   56128:	add	r3, sp, #108	; 0x6c
   5612c:	add	ip, sp, #76	; 0x4c
   56130:	str	fp, [sp, #100]	; 0x64
   56134:	str	ip, [sp, #88]	; 0x58
   56138:	bl	55508 <__read_chk@plt+0x4f084>
   5613c:	cmp	r0, #0
   56140:	blt	55f2c <__read_chk@plt+0x4faa8>
   56144:	str	r6, [sp]
   56148:	mov	r3, sl
   5614c:	str	r7, [sp, #4]
   56150:	mov	r0, r4
   56154:	mov	r1, r9
   56158:	add	r2, sp, #96	; 0x60
   5615c:	bl	55508 <__read_chk@plt+0x4f084>
   56160:	b	55f2c <__read_chk@plt+0x4faa8>
   56164:	ldr	r0, [pc, #344]	; 562c4 <__read_chk@plt+0x4fe40>
   56168:	mov	r3, ip
   5616c:	mov	r1, r5
   56170:	mov	r2, r9
   56174:	add	r0, pc, r0
   56178:	bl	4005c <__read_chk@plt+0x39bd8>
   5617c:	b	55f2c <__read_chk@plt+0x4faa8>
   56180:	ldr	r3, [sp, #68]	; 0x44
   56184:	ldr	fp, [sp, #40]	; 0x28
   56188:	cmp	r3, #0
   5618c:	ldr	sl, [sp, #44]	; 0x2c
   56190:	ble	56200 <__read_chk@plt+0x4fd7c>
   56194:	ldr	r3, [pc, #300]	; 562c8 <__read_chk@plt+0x4fe44>
   56198:	mov	r2, #0
   5619c:	str	r2, [r4, #108]	; 0x6c
   561a0:	add	ip, r4, #108	; 0x6c
   561a4:	add	r3, pc, r3
   561a8:	mov	r1, #1
   561ac:	ldr	r2, [r3, #4]
   561b0:	str	r2, [r4, #112]	; 0x70
   561b4:	str	r4, [r2]
   561b8:	str	ip, [r3, #4]
   561bc:	ldr	r0, [r4, #104]	; 0x68
   561c0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   561c4:	ldr	r3, [sp, #68]	; 0x44
   561c8:	str	r0, [r4, #104]	; 0x68
   561cc:	b	55c14 <__read_chk@plt+0x4f790>
   561d0:	bl	5d64 <__stack_chk_fail@plt>
   561d4:	mov	r1, r0
   561d8:	ldr	r0, [sp, #52]	; 0x34
   561dc:	bl	4005c <__read_chk@plt+0x39bd8>
   561e0:	ldr	r3, [r7, #56]	; 0x38
   561e4:	ldr	r0, [sp, #80]	; 0x50
   561e8:	blx	r3
   561ec:	subs	r1, r0, #0
   561f0:	beq	55f2c <__read_chk@plt+0x4faa8>
   561f4:	ldr	r0, [sp, #56]	; 0x38
   561f8:	bl	4005c <__read_chk@plt+0x39bd8>
   561fc:	b	55f2c <__read_chk@plt+0x4faa8>
   56200:	ldr	r1, [pc, #196]	; 562cc <__read_chk@plt+0x4fe48>
   56204:	mov	r2, r5
   56208:	ldr	r0, [pc, #192]	; 562d0 <__read_chk@plt+0x4fe4c>
   5620c:	add	r1, pc, r1
   56210:	add	r0, pc, r0
   56214:	add	r1, r1, #36	; 0x24
   56218:	bl	401e0 <__read_chk@plt+0x39d5c>
   5621c:	b	55d10 <__read_chk@plt+0x4f88c>
   56220:	ldr	r0, [r4, #92]	; 0x5c
   56224:	add	fp, sp, #80	; 0x50
   56228:	mov	r1, #6
   5622c:	str	fp, [sp]
   56230:	mov	r3, r2
   56234:	ldr	ip, [r7, #52]	; 0x34
   56238:	ldr	r0, [r0, r6]
   5623c:	str	fp, [sp, #32]
   56240:	blx	ip
   56244:	subs	r1, r0, #0
   56248:	beq	56088 <__read_chk@plt+0x4fc04>
   5624c:	ldr	r0, [sp, #48]	; 0x30
   56250:	bl	4005c <__read_chk@plt+0x39bd8>
   56254:	b	55f2c <__read_chk@plt+0x4faa8>
   56258:	ldr	r0, [sp, #60]	; 0x3c
   5625c:	bl	4005c <__read_chk@plt+0x39bd8>
   56260:	b	55f2c <__read_chk@plt+0x4faa8>
   56264:	andeq	sl, r6, r4, asr #26
   56268:	andeq	r0, r0, r8, asr #11
   5626c:	andeq	r8, r3, r8, lsr #8
   56270:			; <UNDEFINED> instruction: 0x000387b4
   56274:	andeq	r8, r3, ip, lsr #15
   56278:	andeq	r8, r3, r0, lsr #15
   5627c:	andeq	r8, r3, r0, lsl #15
   56280:	andeq	r8, r3, r8, ror #18
   56284:	andeq	r8, r3, r8, lsl r7
   56288:	andeq	r8, r3, ip, ror r6
   5628c:	muleq	r3, r0, r6
   56290:	ldrdeq	r8, [r3], -ip
   56294:	andeq	r8, r3, ip, lsl #4
   56298:	andeq	r8, r3, r0, lsl r7
   5629c:	andeq	r8, r3, ip, ror #13
   562a0:	muleq	r3, ip, r6
   562a4:	andeq	r8, r3, ip, ror #2
   562a8:	muleq	r3, r0, r7
   562ac:	andeq	r8, r3, r4, lsl r3
   562b0:	muleq	r3, r0, r3
   562b4:	andeq	r8, r3, r8, asr r7
   562b8:	andeq	r8, r3, ip, lsl #2
   562bc:	muleq	r3, r4, r6
   562c0:	andeq	r8, r3, r0, lsl r6
   562c4:	andeq	r8, r3, ip, lsl #8
   562c8:	andeq	lr, r6, r4, lsr #32
   562cc:	andeq	r7, r3, ip, lsl lr
   562d0:	andeq	r8, r3, r4, ror #8
   562d4:	cmp	r2, #64	; 0x40
   562d8:	push	{r3, r4, r5, lr}
   562dc:	mov	r5, r0
   562e0:	mov	r4, r1
   562e4:	bne	56308 <__read_chk@plt+0x4fe84>
   562e8:	mov	r2, #256	; 0x100
   562ec:	bl	6f5c8 <__read_chk@plt+0x69144>
   562f0:	add	r0, r5, #64	; 0x40
   562f4:	add	r1, r4, #32
   562f8:	mov	r2, #256	; 0x100
   562fc:	bl	6f5c8 <__read_chk@plt+0x69144>
   56300:	mov	r0, #0
   56304:	pop	{r3, r4, r5, pc}
   56308:	mvn	r0, #9
   5630c:	pop	{r3, r4, r5, pc}
   56310:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56314:	sub	sp, sp, #84	; 0x54
   56318:	ldr	r4, [pc, #492]	; 5650c <__read_chk@plt+0x50088>
   5631c:	mov	sl, r3
   56320:	ldr	r5, [pc, #488]	; 56510 <__read_chk@plt+0x5008c>
   56324:	add	r6, sp, #12
   56328:	add	r4, pc, r4
   5632c:	mov	ip, #0
   56330:	mov	lr, r1
   56334:	mov	r7, r0
   56338:	ldr	r5, [r4, r5]
   5633c:	mov	r1, r6
   56340:	ldr	r8, [sp, #132]	; 0x84
   56344:	mov	r9, r2
   56348:	mov	r2, ip
   5634c:	strb	lr, [sp, #19]
   56350:	str	r5, [sp, #4]
   56354:	add	r5, sp, #44	; 0x2c
   56358:	ldr	r3, [sp, #4]
   5635c:	strb	ip, [sp, #21]
   56360:	strb	ip, [sp, #22]
   56364:	ldr	r4, [r3]
   56368:	lsr	r3, lr, #24
   5636c:	strb	ip, [sp, #23]
   56370:	strb	r3, [sp, #16]
   56374:	lsr	r3, lr, #16
   56378:	str	r4, [sp, #76]	; 0x4c
   5637c:	lsr	lr, lr, #8
   56380:	strb	r3, [sp, #17]
   56384:	mov	r3, #1
   56388:	strb	lr, [sp, #18]
   5638c:	strb	ip, [sp, #24]
   56390:	strb	ip, [sp, #25]
   56394:	strb	ip, [sp, #26]
   56398:	strb	ip, [sp, #27]
   5639c:	str	ip, [sp, #44]	; 0x2c
   563a0:	str	ip, [sp, #48]	; 0x30
   563a4:	str	ip, [sp, #52]	; 0x34
   563a8:	str	ip, [sp, #56]	; 0x38
   563ac:	str	ip, [sp, #60]	; 0x3c
   563b0:	str	ip, [sp, #64]	; 0x40
   563b4:	str	ip, [sp, #68]	; 0x44
   563b8:	str	ip, [sp, #72]	; 0x48
   563bc:	strb	ip, [sp, #12]
   563c0:	strb	ip, [sp, #13]
   563c4:	strb	ip, [sp, #14]
   563c8:	strb	ip, [sp, #15]
   563cc:	strb	r3, [sp, #20]
   563d0:	ldr	r4, [sp, #124]	; 0x7c
   563d4:	bl	6f7b0 <__read_chk@plt+0x6932c>
   563d8:	mov	r0, r7
   563dc:	mov	r1, r5
   563e0:	mov	r2, r5
   563e4:	mov	r3, #32
   563e8:	bl	6f858 <__read_chk@plt+0x693d4>
   563ec:	cmp	r8, #0
   563f0:	beq	5648c <__read_chk@plt+0x50008>
   563f4:	add	fp, sp, #28
   563f8:	cmp	r4, #0
   563fc:	bne	564d4 <__read_chk@plt+0x50050>
   56400:	mov	r0, r7
   56404:	mov	r1, r6
   56408:	add	r2, sp, #20
   5640c:	bl	6f7b0 <__read_chk@plt+0x6932c>
   56410:	mov	r0, r7
   56414:	add	r1, sl, r4
   56418:	add	r2, r9, r4
   5641c:	ldr	r3, [sp, #120]	; 0x78
   56420:	bl	6f858 <__read_chk@plt+0x693d4>
   56424:	cmp	r8, #0
   56428:	beq	56448 <__read_chk@plt+0x4ffc4>
   5642c:	ldr	r3, [sp, #120]	; 0x78
   56430:	mov	r1, r9
   56434:	mov	r8, #0
   56438:	add	r2, r4, r3
   5643c:	mov	r3, r5
   56440:	add	r0, r9, r2
   56444:	bl	6ed64 <__read_chk@plt+0x688e0>
   56448:	mov	r0, fp
   5644c:	mov	r1, #16
   56450:	bl	7b7fc <__read_chk@plt+0x75378>
   56454:	mov	r0, r6
   56458:	mov	r1, #8
   5645c:	bl	7b7fc <__read_chk@plt+0x75378>
   56460:	mov	r0, r5
   56464:	mov	r1, #32
   56468:	bl	7b7fc <__read_chk@plt+0x75378>
   5646c:	ldr	r1, [sp, #4]
   56470:	ldr	r2, [sp, #76]	; 0x4c
   56474:	mov	r0, r8
   56478:	ldr	r3, [r1]
   5647c:	cmp	r2, r3
   56480:	bne	56508 <__read_chk@plt+0x50084>
   56484:	add	sp, sp, #84	; 0x54
   56488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5648c:	ldr	r1, [sp, #120]	; 0x78
   56490:	add	fp, sp, #28
   56494:	mov	r3, r5
   56498:	add	r2, r4, r1
   5649c:	mov	r0, fp
   564a0:	mov	r1, sl
   564a4:	add	ip, sl, r2
   564a8:	str	ip, [sp]
   564ac:	bl	6ed64 <__read_chk@plt+0x688e0>
   564b0:	ldr	ip, [sp]
   564b4:	mov	r0, fp
   564b8:	mov	r2, #16
   564bc:	mov	r1, ip
   564c0:	bl	7b00c <__read_chk@plt+0x74b88>
   564c4:	cmp	r0, #0
   564c8:	beq	563f8 <__read_chk@plt+0x4ff74>
   564cc:	mvn	r8, #29
   564d0:	b	56448 <__read_chk@plt+0x4ffc4>
   564d4:	add	r3, r7, #64	; 0x40
   564d8:	mov	r1, r6
   564dc:	mov	r2, #0
   564e0:	str	r3, [sp]
   564e4:	mov	r0, r3
   564e8:	bl	6f7b0 <__read_chk@plt+0x6932c>
   564ec:	ldr	r3, [sp]
   564f0:	mov	r1, sl
   564f4:	mov	r2, r9
   564f8:	mov	r0, r3
   564fc:	mov	r3, r4
   56500:	bl	6f858 <__read_chk@plt+0x693d4>
   56504:	b	56400 <__read_chk@plt+0x4ff7c>
   56508:	bl	5d64 <__stack_chk_fail@plt>
   5650c:	ldrdeq	sl, [r6], -r4
   56510:	andeq	r0, r0, r8, asr #11
   56514:	push	{r4, r5, r6, r7, r8, r9, lr}
   56518:	sub	sp, sp, #20
   5651c:	ldr	r4, [pc, #208]	; 565f4 <__read_chk@plt+0x50170>
   56520:	mov	r9, r3
   56524:	ldr	r5, [pc, #204]	; 565f8 <__read_chk@plt+0x50174>
   56528:	mov	ip, r2
   5652c:	add	r4, pc, r4
   56530:	ldr	r7, [sp, #48]	; 0x30
   56534:	mov	r8, r1
   56538:	ldr	r5, [r4, r5]
   5653c:	cmp	r7, #3
   56540:	mov	r2, r4
   56544:	ldr	r3, [r5]
   56548:	str	r3, [sp, #12]
   5654c:	bls	565e8 <__read_chk@plt+0x50164>
   56550:	add	r6, r0, #64	; 0x40
   56554:	mov	r4, #0
   56558:	mov	r2, r4
   5655c:	add	r1, sp, #4
   56560:	mov	r0, r6
   56564:	lsr	lr, ip, #24
   56568:	lsr	r3, ip, #16
   5656c:	strb	ip, [sp, #11]
   56570:	strb	lr, [sp, #8]
   56574:	lsr	ip, ip, #8
   56578:	strb	r3, [sp, #9]
   5657c:	strb	ip, [sp, #10]
   56580:	strb	r4, [sp, #4]
   56584:	strb	r4, [sp, #5]
   56588:	strb	r4, [sp, #6]
   5658c:	strb	r4, [sp, #7]
   56590:	bl	6f7b0 <__read_chk@plt+0x6932c>
   56594:	mov	r0, r6
   56598:	mov	r1, r9
   5659c:	mov	r2, sp
   565a0:	mov	r3, #4
   565a4:	bl	6f858 <__read_chk@plt+0x693d4>
   565a8:	ldrb	r3, [sp, #1]
   565ac:	ldrb	ip, [sp]
   565b0:	mov	r0, r4
   565b4:	ldrb	r1, [sp, #3]
   565b8:	lsl	r3, r3, #16
   565bc:	ldrb	r2, [sp, #2]
   565c0:	orr	r3, r3, ip, lsl #24
   565c4:	orr	r3, r3, r1
   565c8:	orr	r3, r3, r2, lsl #8
   565cc:	str	r3, [r8]
   565d0:	ldr	r2, [sp, #12]
   565d4:	ldr	r3, [r5]
   565d8:	cmp	r2, r3
   565dc:	bne	565f0 <__read_chk@plt+0x5016c>
   565e0:	add	sp, sp, #20
   565e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   565e8:	mvn	r0, #2
   565ec:	b	565d0 <__read_chk@plt+0x5014c>
   565f0:	bl	5d64 <__stack_chk_fail@plt>
   565f4:	ldrdeq	sl, [r6], -r0
   565f8:	andeq	r0, r0, r8, asr #11
   565fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56600:	sub	sp, sp, #44	; 0x2c
   56604:	ldr	ip, [pc, #444]	; 567c8 <__read_chk@plt+0x50344>
   56608:	cmp	r2, #0
   5660c:	str	r2, [sp, #20]
   56610:	mov	fp, r3
   56614:	ldr	r2, [pc, #432]	; 567cc <__read_chk@plt+0x50348>
   56618:	add	ip, pc, ip
   5661c:	mov	r5, r0
   56620:	mov	r7, r1
   56624:	mov	r3, ip
   56628:	ldr	r4, [sp, #80]	; 0x50
   5662c:	ldr	r6, [ip, r2]
   56630:	ldrne	r2, [sp, #20]
   56634:	ldr	r3, [r6]
   56638:	str	r3, [sp, #36]	; 0x24
   5663c:	movne	r3, #0
   56640:	strne	r3, [r2]
   56644:	cmp	r1, #0
   56648:	movne	r3, #0
   5664c:	strne	r3, [r1]
   56650:	cmp	r0, #0
   56654:	beq	567ac <__read_chk@plt+0x50328>
   56658:	ldr	r0, [r0]
   5665c:	bl	27b48 <__read_chk@plt+0x216c4>
   56660:	cmp	r0, #4
   56664:	bne	567ac <__read_chk@plt+0x50328>
   56668:	ldr	sl, [r5, #24]
   5666c:	cmp	sl, #0
   56670:	beq	567ac <__read_chk@plt+0x50328>
   56674:	movw	r3, #65470	; 0xffbe
   56678:	movt	r3, #32767	; 0x7fff
   5667c:	cmp	r4, r3
   56680:	bhi	567ac <__read_chk@plt+0x50328>
   56684:	add	r5, r4, #64	; 0x40
   56688:	mov	r9, #0
   5668c:	str	r5, [sp, #24]
   56690:	mov	r0, r5
   56694:	str	r9, [sp, #28]
   56698:	bl	6070 <malloc@plt>
   5669c:	subs	r8, r0, #0
   566a0:	beq	567bc <__read_chk@plt+0x50338>
   566a4:	str	sl, [sp, #8]
   566a8:	mov	r2, fp
   566ac:	mov	sl, r4
   566b0:	mov	fp, #0
   566b4:	add	r1, sp, #24
   566b8:	strd	sl, [sp]
   566bc:	bl	57238 <__read_chk@plt+0x50db4>
   566c0:	cmp	r0, #0
   566c4:	beq	56704 <__read_chk@plt+0x50280>
   566c8:	mvn	fp, #9
   566cc:	mov	r0, r9
   566d0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   566d4:	mov	r0, r8
   566d8:	mov	r1, r5
   566dc:	bl	7b7fc <__read_chk@plt+0x75378>
   566e0:	mov	r0, r8
   566e4:	bl	55a8 <free@plt>
   566e8:	mov	r0, fp
   566ec:	ldr	r2, [sp, #36]	; 0x24
   566f0:	ldr	r3, [r6]
   566f4:	cmp	r2, r3
   566f8:	bne	567c4 <__read_chk@plt+0x50340>
   566fc:	add	sp, sp, #44	; 0x2c
   56700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56704:	ldrd	r2, [sp, #24]
   56708:	cmp	fp, r3
   5670c:	cmpeq	sl, r2
   56710:	movcs	r9, r0
   56714:	bcs	566c8 <__read_chk@plt+0x50244>
   56718:	bl	25d50 <__read_chk@plt+0x1f8cc>
   5671c:	subs	r9, r0, #0
   56720:	beq	567b4 <__read_chk@plt+0x50330>
   56724:	ldr	r1, [pc, #164]	; 567d0 <__read_chk@plt+0x5034c>
   56728:	add	r1, pc, r1
   5672c:	bl	2ed04 <__read_chk@plt+0x28880>
   56730:	subs	fp, r0, #0
   56734:	bne	566cc <__read_chk@plt+0x50248>
   56738:	ldr	r2, [sp, #24]
   5673c:	mov	r0, r9
   56740:	mov	r1, r8
   56744:	rsb	r2, r4, r2
   56748:	bl	2ec40 <__read_chk@plt+0x287bc>
   5674c:	subs	fp, r0, #0
   56750:	bne	566cc <__read_chk@plt+0x50248>
   56754:	mov	r0, r9
   56758:	bl	265d8 <__read_chk@plt+0x20154>
   5675c:	cmp	r7, #0
   56760:	mov	r4, r0
   56764:	beq	5679c <__read_chk@plt+0x50318>
   56768:	bl	6070 <malloc@plt>
   5676c:	cmp	r0, #0
   56770:	mov	r3, r0
   56774:	str	r0, [r7]
   56778:	beq	567b4 <__read_chk@plt+0x50330>
   5677c:	mov	r0, r9
   56780:	str	r3, [sp, #16]
   56784:	bl	26778 <__read_chk@plt+0x202f4>
   56788:	ldr	r3, [sp, #16]
   5678c:	mov	r2, r4
   56790:	mov	r1, r0
   56794:	mov	r0, r3
   56798:	bl	6010 <memcpy@plt>
   5679c:	ldr	r3, [sp, #20]
   567a0:	cmp	r3, #0
   567a4:	strne	r4, [r3]
   567a8:	b	566cc <__read_chk@plt+0x50248>
   567ac:	mvn	r0, #9
   567b0:	b	566ec <__read_chk@plt+0x50268>
   567b4:	mvn	fp, #1
   567b8:	b	566cc <__read_chk@plt+0x50248>
   567bc:	mvn	r0, #1
   567c0:	b	566ec <__read_chk@plt+0x50268>
   567c4:	bl	5d64 <__stack_chk_fail@plt>
   567c8:	andeq	sl, r6, r4, ror #5
   567cc:	andeq	r0, r0, r8, asr #11
   567d0:	andeq	r1, r3, r4, lsl #10
   567d4:	ldr	ip, [pc, #596]	; 56a30 <__read_chk@plt+0x505ac>
   567d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   567dc:	subs	r4, r0, #0
   567e0:	ldr	r0, [pc, #588]	; 56a34 <__read_chk@plt+0x505b0>
   567e4:	add	ip, pc, ip
   567e8:	mov	r5, r3
   567ec:	sub	sp, sp, #60	; 0x3c
   567f0:	mov	r3, ip
   567f4:	mov	sl, r2
   567f8:	ldr	r8, [ip, r0]
   567fc:	mov	r2, #0
   56800:	mov	r6, #0
   56804:	mov	r7, #0
   56808:	mov	r9, r1
   5680c:	str	r2, [sp, #28]
   56810:	ldr	r3, [r8]
   56814:	strd	r6, [sp, #40]	; 0x28
   56818:	str	r3, [sp, #52]	; 0x34
   5681c:	beq	568bc <__read_chk@plt+0x50438>
   56820:	ldr	r0, [r4]
   56824:	bl	27b48 <__read_chk@plt+0x216c4>
   56828:	cmp	r0, #4
   5682c:	bne	568bc <__read_chk@plt+0x50438>
   56830:	ldr	r3, [r4, #28]
   56834:	cmp	r3, #0
   56838:	beq	568bc <__read_chk@plt+0x50438>
   5683c:	rsbs	r6, r9, #1
   56840:	ldr	r2, [sp, #96]	; 0x60
   56844:	movw	r3, #65470	; 0xffbe
   56848:	movt	r3, #32767	; 0x7fff
   5684c:	movcc	r6, #0
   56850:	cmp	r2, r3
   56854:	orrhi	r6, r6, #1
   56858:	cmp	r6, #0
   5685c:	bne	568bc <__read_chk@plt+0x50438>
   56860:	cmp	sl, #0
   56864:	beq	568bc <__read_chk@plt+0x50438>
   56868:	mov	r0, r9
   5686c:	mov	r1, sl
   56870:	bl	25dc0 <__read_chk@plt+0x1f93c>
   56874:	subs	r9, r0, #0
   56878:	beq	569ec <__read_chk@plt+0x50568>
   5687c:	mov	r2, r6
   56880:	add	r1, sp, #28
   56884:	bl	2e644 <__read_chk@plt+0x281c0>
   56888:	subs	r6, r0, #0
   5688c:	beq	568c4 <__read_chk@plt+0x50440>
   56890:	mov	r0, r9
   56894:	bl	25fe8 <__read_chk@plt+0x1fb64>
   56898:	ldr	r0, [sp, #28]
   5689c:	bl	55a8 <free@plt>
   568a0:	mov	r0, r6
   568a4:	ldr	r2, [sp, #52]	; 0x34
   568a8:	ldr	r3, [r8]
   568ac:	cmp	r2, r3
   568b0:	bne	56a10 <__read_chk@plt+0x5058c>
   568b4:	add	sp, sp, #60	; 0x3c
   568b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   568bc:	mvn	r0, #9
   568c0:	b	568a4 <__read_chk@plt+0x50420>
   568c4:	mov	r0, r9
   568c8:	add	r1, sp, #32
   568cc:	add	r2, sp, #36	; 0x24
   568d0:	bl	2e4b4 <__read_chk@plt+0x28030>
   568d4:	subs	r6, r0, #0
   568d8:	bne	56890 <__read_chk@plt+0x5040c>
   568dc:	ldr	r0, [pc, #340]	; 56a38 <__read_chk@plt+0x505b4>
   568e0:	ldr	r1, [sp, #28]
   568e4:	add	r0, pc, r0
   568e8:	bl	61d8 <strcmp@plt>
   568ec:	cmp	r0, #0
   568f0:	mvnne	r6, #12
   568f4:	bne	56890 <__read_chk@plt+0x5040c>
   568f8:	mov	r0, r9
   568fc:	bl	265d8 <__read_chk@plt+0x20154>
   56900:	cmp	r0, #0
   56904:	mvnne	r6, #22
   56908:	bne	56890 <__read_chk@plt+0x5040c>
   5690c:	ldr	r7, [sp, #36]	; 0x24
   56910:	cmp	r7, #64	; 0x40
   56914:	mvnhi	r6, #3
   56918:	bhi	56890 <__read_chk@plt+0x5040c>
   5691c:	ldr	r3, [sp, #96]	; 0x60
   56920:	mov	r6, #0
   56924:	str	r6, [sp, #44]	; 0x2c
   56928:	add	fp, r3, r7
   5692c:	str	fp, [sp, #40]	; 0x28
   56930:	mov	r0, fp
   56934:	bl	6070 <malloc@plt>
   56938:	subs	sl, r0, #0
   5693c:	beq	56a08 <__read_chk@plt+0x50584>
   56940:	mov	r0, fp
   56944:	bl	6070 <malloc@plt>
   56948:	cmp	r0, #0
   5694c:	str	r0, [sp, #20]
   56950:	beq	569f4 <__read_chk@plt+0x50570>
   56954:	ldr	r1, [sp, #32]
   56958:	mov	r2, r7
   5695c:	mov	r0, sl
   56960:	bl	6010 <memcpy@plt>
   56964:	mov	r1, r5
   56968:	ldr	r2, [sp, #96]	; 0x60
   5696c:	add	r0, sl, r7
   56970:	bl	6010 <memcpy@plt>
   56974:	str	fp, [sp]
   56978:	str	r6, [sp, #4]
   5697c:	mov	r2, sl
   56980:	ldr	r3, [r4, #28]
   56984:	add	r1, sp, #40	; 0x28
   56988:	ldr	r0, [sp, #20]
   5698c:	str	r3, [sp, #8]
   56990:	bl	57438 <__read_chk@plt+0x50fb4>
   56994:	subs	r2, r0, #0
   56998:	bne	56a14 <__read_chk@plt+0x50590>
   5699c:	ldr	r2, [sp, #96]	; 0x60
   569a0:	mov	r3, #0
   569a4:	ldrd	r4, [sp, #40]	; 0x28
   569a8:	mov	r7, r3
   569ac:	mov	r6, r2
   569b0:	cmp	r7, r5
   569b4:	cmpeq	r6, r4
   569b8:	moveq	r6, #0
   569bc:	mvnne	r6, #20
   569c0:	mov	r1, fp
   569c4:	mov	r0, sl
   569c8:	bl	7b7fc <__read_chk@plt+0x75378>
   569cc:	mov	r0, sl
   569d0:	bl	55a8 <free@plt>
   569d4:	ldr	r0, [sp, #20]
   569d8:	mov	r1, fp
   569dc:	bl	7b7fc <__read_chk@plt+0x75378>
   569e0:	ldr	r0, [sp, #20]
   569e4:	bl	55a8 <free@plt>
   569e8:	b	56890 <__read_chk@plt+0x5040c>
   569ec:	mvn	r0, #1
   569f0:	b	568a4 <__read_chk@plt+0x50420>
   569f4:	mov	r0, sl
   569f8:	mov	r1, fp
   569fc:	bl	7b7fc <__read_chk@plt+0x75378>
   56a00:	mov	r0, sl
   56a04:	bl	55a8 <free@plt>
   56a08:	mvn	r6, #1
   56a0c:	b	56890 <__read_chk@plt+0x5040c>
   56a10:	bl	5d64 <__stack_chk_fail@plt>
   56a14:	ldr	r0, [pc, #32]	; 56a3c <__read_chk@plt+0x505b8>
   56a18:	mvn	r6, #20
   56a1c:	ldr	r1, [pc, #28]	; 56a40 <__read_chk@plt+0x505bc>
   56a20:	add	r0, pc, r0
   56a24:	add	r1, pc, r1
   56a28:	bl	40248 <__read_chk@plt+0x39dc4>
   56a2c:	b	569c0 <__read_chk@plt+0x5053c>
   56a30:	andeq	sl, r6, r8, lsl r1
   56a34:	andeq	r0, r0, r8, asr #11
   56a38:	andeq	r1, r3, r8, asr #6
   56a3c:			; <UNDEFINED> instruction: 0x00037cb4
   56a40:	muleq	r3, ip, ip
   56a44:	push	{r4, r5, r6, lr}
   56a48:	mov	r6, r0
   56a4c:	ldr	r4, [pc, #56]	; 56a8c <__read_chk@plt+0x50608>
   56a50:	mov	r5, #0
   56a54:	add	r4, pc, r4
   56a58:	add	r4, r4, #4
   56a5c:	b	56a6c <__read_chk@plt+0x505e8>
   56a60:	ldr	r5, [r4, #-4]
   56a64:	cmn	r5, #1
   56a68:	beq	56a84 <__read_chk@plt+0x50600>
   56a6c:	ldr	r1, [r4]
   56a70:	mov	r0, r6
   56a74:	bl	5548 <strcasecmp@plt>
   56a78:	add	r4, r4, #16
   56a7c:	cmp	r0, #0
   56a80:	bne	56a60 <__read_chk@plt+0x505dc>
   56a84:	mov	r0, r5
   56a88:	pop	{r4, r5, r6, pc}
   56a8c:	andeq	r9, r6, r0, asr #25
   56a90:	cmp	r0, #5
   56a94:	bhi	56aac <__read_chk@plt+0x50628>
   56a98:	ldr	r3, [pc, #40]	; 56ac8 <__read_chk@plt+0x50644>
   56a9c:	add	r3, pc, r3
   56aa0:	ldr	r2, [r3, r0, lsl #4]
   56aa4:	cmp	r0, r2
   56aa8:	beq	56ab4 <__read_chk@plt+0x50630>
   56aac:	mov	r0, #0
   56ab0:	bx	lr
   56ab4:	add	r3, r3, r0, lsl #4
   56ab8:	ldr	r0, [r3, #12]
   56abc:	cmp	r0, #0
   56ac0:	ldrne	r0, [r3, #4]
   56ac4:	bx	lr
   56ac8:	andeq	r9, r6, r8, ror ip
   56acc:	cmp	r0, #5
   56ad0:	bhi	56ae8 <__read_chk@plt+0x50664>
   56ad4:	ldr	r3, [pc, #40]	; 56b04 <__read_chk@plt+0x50680>
   56ad8:	add	r3, pc, r3
   56adc:	ldr	r2, [r3, r0, lsl #4]
   56ae0:	cmp	r0, r2
   56ae4:	beq	56af0 <__read_chk@plt+0x5066c>
   56ae8:	mov	r0, #0
   56aec:	bx	lr
   56af0:	add	r3, r3, r0, lsl #4
   56af4:	ldr	r0, [r3, #12]
   56af8:	cmp	r0, #0
   56afc:	ldrne	r0, [r3, #8]
   56b00:	bx	lr
   56b04:	andeq	r9, r6, ip, lsr ip
   56b08:	push	{r3, lr}
   56b0c:	add	r0, r0, #4
   56b10:	bl	59a4 <EVP_MD_CTX_md@plt>
   56b14:	pop	{r3, lr}
   56b18:	b	5614 <EVP_MD_block_size@plt>
   56b1c:	cmp	r0, #5
   56b20:	push	{r3, r4, r5, r6, r7, lr}
   56b24:	mov	r5, r0
   56b28:	bhi	56b40 <__read_chk@plt+0x506bc>
   56b2c:	ldr	r3, [pc, #116]	; 56ba8 <__read_chk@plt+0x50724>
   56b30:	add	r3, pc, r3
   56b34:	ldr	r2, [r3, r0, lsl #4]
   56b38:	cmp	r0, r2
   56b3c:	beq	56b48 <__read_chk@plt+0x506c4>
   56b40:	mov	r0, #0
   56b44:	pop	{r3, r4, r5, r6, r7, pc}
   56b48:	add	r3, r3, r0, lsl #4
   56b4c:	ldr	r7, [r3, #12]
   56b50:	cmp	r7, #0
   56b54:	beq	56b40 <__read_chk@plt+0x506bc>
   56b58:	mov	r0, #1
   56b5c:	mov	r1, #28
   56b60:	bl	5f80 <calloc@plt>
   56b64:	subs	r6, r0, #0
   56b68:	beq	56b40 <__read_chk@plt+0x506bc>
   56b6c:	mov	r4, r6
   56b70:	str	r5, [r4], #4
   56b74:	mov	r0, r4
   56b78:	bl	61fc <EVP_MD_CTX_init@plt>
   56b7c:	blx	r7
   56b80:	mov	r2, #0
   56b84:	mov	r1, r0
   56b88:	mov	r0, r4
   56b8c:	bl	6424 <EVP_DigestInit_ex@plt>
   56b90:	cmp	r0, #1
   56b94:	mov	r0, r6
   56b98:	bne	56ba0 <__read_chk@plt+0x5071c>
   56b9c:	pop	{r3, r4, r5, r6, r7, pc}
   56ba0:	bl	55a8 <free@plt>
   56ba4:	b	56b40 <__read_chk@plt+0x506bc>
   56ba8:	andeq	r9, r6, r4, ror #23
   56bac:	push	{r3, lr}
   56bb0:	mov	r3, r0
   56bb4:	ldr	r2, [r1]
   56bb8:	ldr	r0, [r0]
   56bbc:	cmp	r0, r2
   56bc0:	bne	56be0 <__read_chk@plt+0x5075c>
   56bc4:	add	r0, r1, #4
   56bc8:	add	r1, r3, #4
   56bcc:	bl	63c4 <EVP_MD_CTX_copy_ex@plt>
   56bd0:	cmp	r0, #0
   56bd4:	movne	r0, #0
   56bd8:	mvneq	r0, #21
   56bdc:	pop	{r3, pc}
   56be0:	mvn	r0, #9
   56be4:	pop	{r3, pc}
   56be8:	push	{r3, lr}
   56bec:	add	r0, r0, #4
   56bf0:	bl	6190 <EVP_DigestUpdate@plt>
   56bf4:	cmp	r0, #1
   56bf8:	mvnne	r0, #21
   56bfc:	moveq	r0, #0
   56c00:	pop	{r3, pc}
   56c04:	push	{r4, r5, r6, lr}
   56c08:	mov	r5, r0
   56c0c:	mov	r0, r1
   56c10:	mov	r4, r1
   56c14:	bl	26778 <__read_chk@plt+0x202f4>
   56c18:	mov	r6, r0
   56c1c:	mov	r0, r4
   56c20:	bl	265d8 <__read_chk@plt+0x20154>
   56c24:	mov	r1, r6
   56c28:	mov	r2, r0
   56c2c:	add	r0, r5, #4
   56c30:	bl	6190 <EVP_DigestUpdate@plt>
   56c34:	cmp	r0, #1
   56c38:	mvnne	r0, #21
   56c3c:	moveq	r0, #0
   56c40:	pop	{r4, r5, r6, pc}
   56c44:	ldr	ip, [pc, #172]	; 56cf8 <__read_chk@plt+0x50874>
   56c48:	push	{r4, r5, lr}
   56c4c:	add	ip, pc, ip
   56c50:	ldr	r4, [pc, #164]	; 56cfc <__read_chk@plt+0x50878>
   56c54:	sub	sp, sp, #12
   56c58:	ldr	r3, [r0]
   56c5c:	ldr	r4, [ip, r4]
   56c60:	cmp	r3, #5
   56c64:	ldr	ip, [r4]
   56c68:	str	ip, [sp, #4]
   56c6c:	bhi	56c84 <__read_chk@plt+0x50800>
   56c70:	ldr	r5, [pc, #136]	; 56d00 <__read_chk@plt+0x5087c>
   56c74:	add	r5, pc, r5
   56c78:	ldr	ip, [r5, r3, lsl #4]
   56c7c:	cmp	r3, ip
   56c80:	beq	56ca0 <__read_chk@plt+0x5081c>
   56c84:	mvn	r0, #9
   56c88:	ldr	r2, [sp, #4]
   56c8c:	ldr	r3, [r4]
   56c90:	cmp	r2, r3
   56c94:	bne	56cf4 <__read_chk@plt+0x50870>
   56c98:	add	sp, sp, #12
   56c9c:	pop	{r4, r5, pc}
   56ca0:	add	r5, r5, r3, lsl #4
   56ca4:	ldr	r3, [r5, #12]
   56ca8:	cmp	r3, #0
   56cac:	beq	56c84 <__read_chk@plt+0x50800>
   56cb0:	ldr	r3, [r5, #8]
   56cb4:	str	r2, [sp]
   56cb8:	cmp	r2, r3
   56cbc:	bcc	56c84 <__read_chk@plt+0x50800>
   56cc0:	add	r0, r0, #4
   56cc4:	mov	r2, sp
   56cc8:	bl	5488 <EVP_DigestFinal_ex@plt>
   56ccc:	cmp	r0, #1
   56cd0:	bne	56cec <__read_chk@plt+0x50868>
   56cd4:	ldr	r0, [r5, #8]
   56cd8:	ldr	r3, [sp]
   56cdc:	subs	r0, r0, r3
   56ce0:	movne	r0, #1
   56ce4:	bl	7d258 <__read_chk@plt+0x76dd4>
   56ce8:	b	56c88 <__read_chk@plt+0x50804>
   56cec:	mvn	r0, #21
   56cf0:	b	56c88 <__read_chk@plt+0x50804>
   56cf4:	bl	5d64 <__stack_chk_fail@plt>
   56cf8:			; <UNDEFINED> instruction: 0x00069cb0
   56cfc:	andeq	r0, r0, r8, asr #11
   56d00:	andeq	r9, r6, r0, lsr #21
   56d04:	push	{r4, lr}
   56d08:	subs	r4, r0, #0
   56d0c:	popeq	{r4, pc}
   56d10:	add	r0, r4, #4
   56d14:	bl	5e60 <EVP_MD_CTX_cleanup@plt>
   56d18:	mov	r0, r4
   56d1c:	mov	r1, #28
   56d20:	bl	7b7fc <__read_chk@plt+0x75378>
   56d24:	mov	r0, r4
   56d28:	pop	{r4, lr}
   56d2c:	b	55a8 <free@plt>
   56d30:	ldr	ip, [pc, #184]	; 56df0 <__read_chk@plt+0x5096c>
   56d34:	cmp	r0, #5
   56d38:	push	{r4, r5, r6, r7, r8, r9, lr}
   56d3c:	add	ip, pc, ip
   56d40:	ldr	r4, [pc, #172]	; 56df4 <__read_chk@plt+0x50970>
   56d44:	sub	sp, sp, #20
   56d48:	mov	r7, r1
   56d4c:	mov	r9, r2
   56d50:	mov	r8, r3
   56d54:	ldr	r6, [sp, #48]	; 0x30
   56d58:	ldr	r5, [ip, r4]
   56d5c:	ldr	ip, [r5]
   56d60:	str	ip, [sp, #12]
   56d64:	bhi	56d7c <__read_chk@plt+0x508f8>
   56d68:	ldr	r3, [pc, #136]	; 56df8 <__read_chk@plt+0x50974>
   56d6c:	add	r3, pc, r3
   56d70:	ldr	r2, [r3, r0, lsl #4]
   56d74:	cmp	r0, r2
   56d78:	beq	56d98 <__read_chk@plt+0x50914>
   56d7c:	mvn	r0, #9
   56d80:	ldr	r2, [sp, #12]
   56d84:	ldr	r3, [r5]
   56d88:	cmp	r2, r3
   56d8c:	bne	56dec <__read_chk@plt+0x50968>
   56d90:	add	sp, sp, #20
   56d94:	pop	{r4, r5, r6, r7, r8, r9, pc}
   56d98:	add	r0, r3, r0, lsl #4
   56d9c:	ldr	r3, [r0, #12]
   56da0:	cmp	r3, #0
   56da4:	beq	56d7c <__read_chk@plt+0x508f8>
   56da8:	ldr	r2, [r0, #8]
   56dac:	cmp	r2, r6
   56db0:	bhi	56d7c <__read_chk@plt+0x508f8>
   56db4:	add	r4, sp, #16
   56db8:	str	r6, [r4, #-8]!
   56dbc:	blx	r3
   56dc0:	mov	ip, #0
   56dc4:	mov	r3, r4
   56dc8:	mov	r1, r9
   56dcc:	mov	r2, r8
   56dd0:	stm	sp, {r0, ip}
   56dd4:	mov	r0, r7
   56dd8:	bl	619c <EVP_Digest@plt>
   56ddc:	cmp	r0, #0
   56de0:	movne	r0, #0
   56de4:	mvneq	r0, #21
   56de8:	b	56d80 <__read_chk@plt+0x508fc>
   56dec:	bl	5d64 <__stack_chk_fail@plt>
   56df0:	andeq	r9, r6, r0, asr #23
   56df4:	andeq	r0, r0, r8, asr #11
   56df8:	andeq	r9, r6, r8, lsr #19
   56dfc:	push	{r4, r5, r6, r7, r8, lr}
   56e00:	mov	r5, r0
   56e04:	sub	sp, sp, #8
   56e08:	mov	r0, r1
   56e0c:	mov	r4, r1
   56e10:	mov	r6, r2
   56e14:	mov	r8, r3
   56e18:	bl	26778 <__read_chk@plt+0x202f4>
   56e1c:	mov	r7, r0
   56e20:	mov	r0, r4
   56e24:	bl	265d8 <__read_chk@plt+0x20154>
   56e28:	str	r8, [sp]
   56e2c:	mov	r1, r7
   56e30:	mov	r3, r6
   56e34:	mov	r2, r0
   56e38:	mov	r0, r5
   56e3c:	bl	56d30 <__read_chk@plt+0x508ac>
   56e40:	add	sp, sp, #8
   56e44:	pop	{r4, r5, r6, r7, r8, pc}
   56e48:	b	56acc <__read_chk@plt+0x50648>
   56e4c:	cmp	r1, #0
   56e50:	push	{r4, lr}
   56e54:	mov	r4, r0
   56e58:	sub	sp, sp, #8
   56e5c:	beq	56f18 <__read_chk@plt+0x50a94>
   56e60:	ldr	ip, [r0, #20]
   56e64:	cmp	ip, r2
   56e68:	bcs	56f34 <__read_chk@plt+0x50ab0>
   56e6c:	ldr	r0, [r0]
   56e70:	ldr	r3, [r4, #16]
   56e74:	str	ip, [sp]
   56e78:	bl	56d30 <__read_chk@plt+0x508ac>
   56e7c:	cmp	r0, #0
   56e80:	blt	56f40 <__read_chk@plt+0x50abc>
   56e84:	ldr	r2, [r4, #20]
   56e88:	cmp	r2, #0
   56e8c:	movne	r3, #0
   56e90:	beq	56eb4 <__read_chk@plt+0x50a30>
   56e94:	ldr	r2, [r4, #16]
   56e98:	ldrb	r1, [r2, r3]
   56e9c:	eor	r1, r1, #54	; 0x36
   56ea0:	strb	r1, [r2, r3]
   56ea4:	ldr	r2, [r4, #20]
   56ea8:	add	r3, r3, #1
   56eac:	cmp	r2, r3
   56eb0:	bhi	56e94 <__read_chk@plt+0x50a10>
   56eb4:	ldr	r0, [r4, #4]
   56eb8:	ldr	r1, [r4, #16]
   56ebc:	bl	56be8 <__read_chk@plt+0x50764>
   56ec0:	cmp	r0, #0
   56ec4:	blt	56f40 <__read_chk@plt+0x50abc>
   56ec8:	ldr	r2, [r4, #20]
   56ecc:	cmp	r2, #0
   56ed0:	beq	56ef8 <__read_chk@plt+0x50a74>
   56ed4:	mov	r3, #0
   56ed8:	ldr	r2, [r4, #16]
   56edc:	ldrb	r1, [r2, r3]
   56ee0:	eor	r1, r1, #106	; 0x6a
   56ee4:	strb	r1, [r2, r3]
   56ee8:	ldr	r2, [r4, #20]
   56eec:	add	r3, r3, #1
   56ef0:	cmp	r2, r3
   56ef4:	bhi	56ed8 <__read_chk@plt+0x50a54>
   56ef8:	ldr	r0, [r4, #8]
   56efc:	ldr	r1, [r4, #16]
   56f00:	bl	56be8 <__read_chk@plt+0x50764>
   56f04:	cmp	r0, #0
   56f08:	blt	56f40 <__read_chk@plt+0x50abc>
   56f0c:	ldr	r0, [r4, #16]
   56f10:	ldr	r1, [r4, #20]
   56f14:	bl	7b7fc <__read_chk@plt+0x75378>
   56f18:	ldr	r0, [r4, #4]
   56f1c:	ldr	r1, [r4, #12]
   56f20:	bl	56bac <__read_chk@plt+0x50728>
   56f24:	lsr	r0, r0, #31
   56f28:	bl	7d258 <__read_chk@plt+0x76dd4>
   56f2c:	add	sp, sp, #8
   56f30:	pop	{r4, pc}
   56f34:	ldr	r0, [r0, #16]
   56f38:	bl	6010 <memcpy@plt>
   56f3c:	b	56e84 <__read_chk@plt+0x50a00>
   56f40:	mvn	r0, #0
   56f44:	b	56f2c <__read_chk@plt+0x50aa8>
   56f48:	ldr	r0, [r0, #12]
   56f4c:	b	56be8 <__read_chk@plt+0x50764>
   56f50:	ldr	r0, [r0, #12]
   56f54:	b	56c04 <__read_chk@plt+0x50780>
   56f58:	push	{r3, r4, r5, r6, r7, lr}
   56f5c:	mov	r4, r0
   56f60:	ldr	r0, [r0]
   56f64:	mov	r6, r2
   56f68:	mov	r7, r1
   56f6c:	bl	56acc <__read_chk@plt+0x50648>
   56f70:	cmp	r0, r6
   56f74:	mov	r5, r0
   56f78:	bhi	56fdc <__read_chk@plt+0x50b58>
   56f7c:	ldr	r0, [r4, #12]
   56f80:	mov	r2, r5
   56f84:	ldr	r1, [r4, #16]
   56f88:	bl	56c44 <__read_chk@plt+0x507c0>
   56f8c:	cmp	r0, #0
   56f90:	bne	56fdc <__read_chk@plt+0x50b58>
   56f94:	ldr	r0, [r4, #8]
   56f98:	ldr	r1, [r4, #12]
   56f9c:	bl	56bac <__read_chk@plt+0x50728>
   56fa0:	cmp	r0, #0
   56fa4:	blt	56fdc <__read_chk@plt+0x50b58>
   56fa8:	mov	r2, r5
   56fac:	ldr	r0, [r4, #12]
   56fb0:	ldr	r1, [r4, #16]
   56fb4:	bl	56be8 <__read_chk@plt+0x50764>
   56fb8:	cmp	r0, #0
   56fbc:	blt	56fdc <__read_chk@plt+0x50b58>
   56fc0:	ldr	r0, [r4, #12]
   56fc4:	mov	r1, r7
   56fc8:	mov	r2, r6
   56fcc:	bl	56c44 <__read_chk@plt+0x507c0>
   56fd0:	lsr	r0, r0, #31
   56fd4:	bl	7d258 <__read_chk@plt+0x76dd4>
   56fd8:	pop	{r3, r4, r5, r6, r7, pc}
   56fdc:	mvn	r0, #0
   56fe0:	pop	{r3, r4, r5, r6, r7, pc}
   56fe4:	push	{r4, lr}
   56fe8:	subs	r4, r0, #0
   56fec:	popeq	{r4, pc}
   56ff0:	ldr	r0, [r4, #4]
   56ff4:	bl	56d04 <__read_chk@plt+0x50880>
   56ff8:	ldr	r0, [r4, #8]
   56ffc:	bl	56d04 <__read_chk@plt+0x50880>
   57000:	ldr	r0, [r4, #12]
   57004:	bl	56d04 <__read_chk@plt+0x50880>
   57008:	ldr	r0, [r4, #16]
   5700c:	cmp	r0, #0
   57010:	beq	57024 <__read_chk@plt+0x50ba0>
   57014:	ldr	r1, [r4, #20]
   57018:	bl	7b7fc <__read_chk@plt+0x75378>
   5701c:	ldr	r0, [r4, #16]
   57020:	bl	55a8 <free@plt>
   57024:	mov	r0, r4
   57028:	mov	r1, #24
   5702c:	bl	7b7fc <__read_chk@plt+0x75378>
   57030:	mov	r0, r4
   57034:	pop	{r4, lr}
   57038:	b	55a8 <free@plt>
   5703c:	push	{r3, r4, r5, lr}
   57040:	mov	r1, #24
   57044:	mov	r5, r0
   57048:	mov	r0, #1
   5704c:	bl	5f80 <calloc@plt>
   57050:	subs	r4, r0, #0
   57054:	beq	570cc <__read_chk@plt+0x50c48>
   57058:	str	r5, [r4]
   5705c:	mov	r0, r5
   57060:	bl	56b1c <__read_chk@plt+0x50698>
   57064:	cmp	r0, #0
   57068:	str	r0, [r4, #4]
   5706c:	beq	570c4 <__read_chk@plt+0x50c40>
   57070:	mov	r0, r5
   57074:	bl	56b1c <__read_chk@plt+0x50698>
   57078:	cmp	r0, #0
   5707c:	str	r0, [r4, #8]
   57080:	beq	570c4 <__read_chk@plt+0x50c40>
   57084:	mov	r0, r5
   57088:	bl	56b1c <__read_chk@plt+0x50698>
   5708c:	cmp	r0, #0
   57090:	str	r0, [r4, #12]
   57094:	beq	570c4 <__read_chk@plt+0x50c40>
   57098:	ldr	r0, [r4, #4]
   5709c:	bl	56b08 <__read_chk@plt+0x50684>
   570a0:	mov	r1, r0
   570a4:	str	r0, [r4, #20]
   570a8:	mov	r0, #1
   570ac:	bl	5f80 <calloc@plt>
   570b0:	cmp	r0, #0
   570b4:	str	r0, [r4, #16]
   570b8:	beq	570c4 <__read_chk@plt+0x50c40>
   570bc:	mov	r0, r4
   570c0:	pop	{r3, r4, r5, pc}
   570c4:	mov	r0, r4
   570c8:	bl	56fe4 <__read_chk@plt+0x50b60>
   570cc:	mov	r0, #0
   570d0:	pop	{r3, r4, r5, pc}
   570d4:	push	{r4, r5, r6, r7, r8, r9}
   570d8:	mov	ip, #0
   570dc:	ldrd	r6, [sp, #24]
   570e0:	ldrb	r4, [r1, ip]
   570e4:	strb	r4, [r3, ip]
   570e8:	add	ip, ip, #1
   570ec:	cmp	ip, #32
   570f0:	bne	570e0 <__read_chk@plt+0x50c5c>
   570f4:	sub	r2, r2, #1
   570f8:	add	ip, r3, #31
   570fc:	mov	r4, #32
   57100:	mov	r5, #0
   57104:	subs	r4, r4, #1
   57108:	ldrb	r8, [r2, #1]!
   5710c:	sbc	r5, r5, #0
   57110:	orrs	r9, r4, r5
   57114:	strb	r8, [ip, #1]!
   57118:	bne	57104 <__read_chk@plt+0x50c80>
   5711c:	cmp	r7, #0
   57120:	cmpeq	r6, #64	; 0x40
   57124:	subhi	ip, r6, #1
   57128:	addhi	r2, r1, #63	; 0x3f
   5712c:	addhi	r1, r1, ip
   57130:	addhi	ip, r3, #63	; 0x3f
   57134:	bls	57148 <__read_chk@plt+0x50cc4>
   57138:	ldrb	r4, [r2, #1]!
   5713c:	cmp	r2, r1
   57140:	strb	r4, [ip, #1]!
   57144:	bne	57138 <__read_chk@plt+0x50cb4>
   57148:	mov	r1, r3
   5714c:	mov	r2, r6
   57150:	mov	r3, r7
   57154:	pop	{r4, r5, r6, r7, r8, r9}
   57158:	b	5780c <__read_chk@plt+0x51388>
   5715c:	ldr	r3, [pc, #204]	; 57230 <__read_chk@plt+0x50dac>
   57160:	ldr	r2, [pc, #204]	; 57234 <__read_chk@plt+0x50db0>
   57164:	add	r3, pc, r3
   57168:	push	{r4, r5, r6, r7, lr}
   5716c:	mov	r6, r1
   57170:	ldr	r7, [r3, r2]
   57174:	sub	sp, sp, #716	; 0x2cc
   57178:	mov	r5, r0
   5717c:	mov	r1, #32
   57180:	mov	r0, r6
   57184:	add	r4, r6, #31
   57188:	ldr	r3, [r7]
   5718c:	str	r3, [sp, #708]	; 0x2c4
   57190:	bl	74550 <__read_chk@plt+0x6e0cc>
   57194:	mov	r1, r6
   57198:	add	r6, sp, #644	; 0x284
   5719c:	mov	r2, #32
   571a0:	mov	r3, #0
   571a4:	mov	r0, r6
   571a8:	bl	5780c <__read_chk@plt+0x51388>
   571ac:	ldrb	r2, [sp, #675]	; 0x2a3
   571b0:	mov	r1, r6
   571b4:	add	r6, sp, #4
   571b8:	ldrb	r3, [sp, #644]	; 0x284
   571bc:	and	r2, r2, #127	; 0x7f
   571c0:	mov	r0, r6
   571c4:	orr	r2, r2, #64	; 0x40
   571c8:	bic	r3, r3, #7
   571cc:	strb	r2, [sp, #675]	; 0x2a3
   571d0:	strb	r3, [sp, #644]	; 0x284
   571d4:	bl	7070c <__read_chk@plt+0x6a288>
   571d8:	mov	r1, r6
   571dc:	add	r6, sp, #132	; 0x84
   571e0:	mov	r0, r6
   571e4:	bl	71924 <__read_chk@plt+0x6b4a0>
   571e8:	mov	r0, r5
   571ec:	mov	r1, r6
   571f0:	bl	71534 <__read_chk@plt+0x6b0b0>
   571f4:	mov	r0, #0
   571f8:	ldrb	r3, [r5, r0]
   571fc:	mov	r1, #1
   57200:	strb	r3, [r4, #1]!
   57204:	bl	7cfd8 <__read_chk@plt+0x76b54>
   57208:	cmp	r0, #32
   5720c:	bne	571f8 <__read_chk@plt+0x50d74>
   57210:	ldr	r2, [sp, #708]	; 0x2c4
   57214:	mov	r0, #0
   57218:	ldr	r3, [r7]
   5721c:	cmp	r2, r3
   57220:	bne	5722c <__read_chk@plt+0x50da8>
   57224:	add	sp, sp, #716	; 0x2cc
   57228:	pop	{r4, r5, r6, r7, pc}
   5722c:	bl	5d64 <__stack_chk_fail@plt>
   57230:	muleq	r6, r8, r7
   57234:	andeq	r0, r0, r8, asr #11
   57238:	ldr	ip, [pc, #496]	; 57430 <__read_chk@plt+0x50fac>
   5723c:	ldr	r3, [pc, #496]	; 57434 <__read_chk@plt+0x50fb0>
   57240:	add	ip, pc, ip
   57244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57248:	sub	sp, sp, #1168	; 0x490
   5724c:	sub	sp, sp, #12
   57250:	ldr	r9, [ip, r3]
   57254:	add	lr, sp, #1024	; 0x400
   57258:	add	sl, sp, #980	; 0x3d4
   5725c:	ldr	r8, [sp, #1224]	; 0x4c8
   57260:	mov	r5, r1
   57264:	ldrd	r6, [lr, #192]	; 0xc0
   57268:	mov	r3, #0
   5726c:	ldr	ip, [r9]
   57270:	mov	r4, r0
   57274:	adds	r6, r6, #64	; 0x40
   57278:	mov	r1, r8
   5727c:	mov	fp, r2
   57280:	mov	r0, sl
   57284:	mov	r2, #32
   57288:	adc	r7, r7, #0
   5728c:	str	ip, [sp, #1172]	; 0x494
   57290:	strd	r6, [sp, #8]
   57294:	bl	5780c <__read_chk@plt+0x51388>
   57298:	add	r0, sp, #1024	; 0x400
   5729c:	ldrb	r2, [sp, #1011]	; 0x3f3
   572a0:	ldrb	r3, [sp, #980]	; 0x3d4
   572a4:	ldrd	r0, [r0, #192]	; 0xc0
   572a8:	and	r2, r2, #127	; 0x7f
   572ac:	orr	r2, r2, #64	; 0x40
   572b0:	bic	r3, r3, #7
   572b4:	orrs	r1, r0, r1
   572b8:	strd	r6, [r5]
   572bc:	strb	r2, [sp, #1011]	; 0x3f3
   572c0:	strb	r3, [sp, #980]	; 0x3d4
   572c4:	beq	572e8 <__read_chk@plt+0x50e64>
   572c8:	ldr	r2, [sp, #1216]	; 0x4c0
   572cc:	sub	r6, fp, #1
   572d0:	add	r3, r4, #63	; 0x3f
   572d4:	add	r1, r6, r2
   572d8:	ldrb	r2, [r6, #1]!
   572dc:	cmp	r6, r1
   572e0:	strb	r2, [r3, #1]!
   572e4:	bne	572d8 <__read_chk@plt+0x50e54>
   572e8:	add	r7, r4, #31
   572ec:	add	r3, sp, #1008	; 0x3f0
   572f0:	add	r0, sp, #1040	; 0x410
   572f4:	add	r3, r3, #3
   572f8:	add	r0, r0, #3
   572fc:	mov	r2, r7
   57300:	ldrb	r1, [r3, #1]!
   57304:	cmp	r3, r0
   57308:	strb	r1, [r2, #1]!
   5730c:	bne	57300 <__read_chk@plt+0x50e7c>
   57310:	add	r6, sp, #1024	; 0x400
   57314:	add	fp, sp, #1040	; 0x410
   57318:	add	fp, fp, #4
   5731c:	add	r1, r4, #32
   57320:	ldrd	r2, [r6, #192]	; 0xc0
   57324:	add	r6, sp, #20
   57328:	mov	r0, fp
   5732c:	add	r5, sp, #916	; 0x394
   57330:	adds	r2, r2, #32
   57334:	adc	r3, r3, #0
   57338:	bl	5780c <__read_chk@plt+0x51388>
   5733c:	mov	r1, fp
   57340:	add	fp, sp, #404	; 0x194
   57344:	mov	r0, r6
   57348:	bl	707b4 <__read_chk@plt+0x6a330>
   5734c:	mov	r1, r6
   57350:	mov	r0, fp
   57354:	bl	71924 <__read_chk@plt+0x6b4a0>
   57358:	mov	r1, fp
   5735c:	mov	r0, r5
   57360:	bl	71534 <__read_chk@plt+0x6b0b0>
   57364:	mov	r3, #0
   57368:	ldrb	r2, [r5, r3]
   5736c:	strb	r2, [r4, r3]
   57370:	add	r3, r3, #1
   57374:	cmp	r3, #32
   57378:	bne	57368 <__read_chk@plt+0x50ee4>
   5737c:	ldrd	r2, [sp, #8]
   57380:	add	r5, sp, #1104	; 0x450
   57384:	add	r5, r5, #4
   57388:	mov	r1, r4
   5738c:	strd	r2, [sp]
   57390:	mov	r0, r5
   57394:	mov	r3, r4
   57398:	add	r2, r8, #32
   5739c:	add	r4, sp, #148	; 0x94
   573a0:	bl	570d4 <__read_chk@plt+0x50c50>
   573a4:	mov	r1, r5
   573a8:	add	r5, sp, #276	; 0x114
   573ac:	mov	r0, r4
   573b0:	bl	707b4 <__read_chk@plt+0x6a330>
   573b4:	mov	r1, sl
   573b8:	mov	r0, r5
   573bc:	bl	7070c <__read_chk@plt+0x6a288>
   573c0:	mov	r0, r4
   573c4:	mov	r1, r4
   573c8:	mov	r2, r5
   573cc:	bl	709c8 <__read_chk@plt+0x6a544>
   573d0:	mov	r0, r4
   573d4:	mov	r1, r4
   573d8:	mov	r2, r6
   573dc:	bl	70934 <__read_chk@plt+0x6a4b0>
   573e0:	mov	r1, r4
   573e4:	add	r0, sp, #948	; 0x3b4
   573e8:	bl	70850 <__read_chk@plt+0x6a3cc>
   573ec:	add	r3, sp, #944	; 0x3b0
   573f0:	add	r1, sp, #976	; 0x3d0
   573f4:	add	r3, r3, #3
   573f8:	add	r1, r1, #3
   573fc:	ldrb	r2, [r3, #1]!
   57400:	cmp	r3, r1
   57404:	strb	r2, [r7, #1]!
   57408:	bne	573fc <__read_chk@plt+0x50f78>
   5740c:	ldr	r2, [sp, #1172]	; 0x494
   57410:	mov	r0, #0
   57414:	ldr	r3, [r9]
   57418:	cmp	r2, r3
   5741c:	bne	5742c <__read_chk@plt+0x50fa8>
   57420:	add	sp, sp, #1168	; 0x490
   57424:	add	sp, sp, #12
   57428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5742c:	bl	5d64 <__stack_chk_fail@plt>
   57430:			; <UNDEFINED> instruction: 0x000696bc
   57434:	andeq	r0, r0, r8, asr #11
   57438:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5743c:	mov	fp, r1
   57440:	ldr	r6, [pc, #424]	; 575f0 <__read_chk@plt+0x5116c>
   57444:	sub	sp, sp, #1392	; 0x570
   57448:	ldr	r1, [pc, #420]	; 575f4 <__read_chk@plt+0x51170>
   5744c:	sub	sp, sp, #12
   57450:	add	r6, pc, r6
   57454:	mov	r4, r0
   57458:	mov	r5, r2
   5745c:	mvn	r3, #0
   57460:	ldr	r1, [r6, r1]
   57464:	mvn	r2, #0
   57468:	ldr	sl, [sp, #1448]	; 0x5a8
   5746c:	str	r1, [sp, #12]
   57470:	add	r1, sp, #1536	; 0x600
   57474:	ldr	r8, [sp, #12]
   57478:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   5747c:	cmp	r1, #0
   57480:	cmpeq	r0, #63	; 0x3f
   57484:	ldr	r1, [r8]
   57488:	strd	r2, [fp]
   5748c:	str	r1, [sp, #1396]	; 0x574
   57490:	bls	575e4 <__read_chk@plt+0x51160>
   57494:	add	r9, sp, #276	; 0x114
   57498:	mov	r1, sl
   5749c:	mov	r0, r9
   574a0:	bl	712fc <__read_chk@plt+0x6ae78>
   574a4:	subs	r7, r0, #0
   574a8:	bne	575e4 <__read_chk@plt+0x51160>
   574ac:	add	r1, sp, #1536	; 0x600
   574b0:	mov	r2, sl
   574b4:	add	sl, sp, #1328	; 0x530
   574b8:	mov	r3, r4
   574bc:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   574c0:	add	sl, sl, #4
   574c4:	add	r8, sp, #20
   574c8:	strd	r0, [sp]
   574cc:	mov	r0, sl
   574d0:	mov	r1, r5
   574d4:	bl	570d4 <__read_chk@plt+0x50c50>
   574d8:	mov	r1, sl
   574dc:	add	sl, sp, #148	; 0x94
   574e0:	mov	r0, r8
   574e4:	bl	707b4 <__read_chk@plt+0x6a330>
   574e8:	add	r1, r5, #32
   574ec:	mov	r0, sl
   574f0:	bl	7070c <__read_chk@plt+0x6a288>
   574f4:	ldr	r3, [pc, #252]	; 575f8 <__read_chk@plt+0x51174>
   574f8:	mov	r1, r9
   574fc:	add	r9, sp, #788	; 0x314
   57500:	mov	r2, r8
   57504:	ldr	r3, [r6, r3]
   57508:	add	r6, sp, #1296	; 0x510
   5750c:	add	r6, r6, #4
   57510:	mov	r0, r9
   57514:	str	sl, [sp]
   57518:	bl	71608 <__read_chk@plt+0x6b184>
   5751c:	mov	r1, r9
   57520:	mov	r0, r6
   57524:	bl	71534 <__read_chk@plt+0x6b0b0>
   57528:	mov	r0, r5
   5752c:	mov	r1, r6
   57530:	bl	575fc <__read_chk@plt+0x51178>
   57534:	cmp	r0, #0
   57538:	bne	575a4 <__read_chk@plt+0x51120>
   5753c:	add	r8, sp, #1536	; 0x600
   57540:	ldrd	r2, [r8, #-96]	; 0xffffffa0
   57544:	subs	r2, r2, #64	; 0x40
   57548:	sbc	r3, r3, #0
   5754c:	orrs	r9, r2, r3
   57550:	addne	r5, r5, #63	; 0x3f
   57554:	movne	ip, r7
   57558:	beq	5757c <__read_chk@plt+0x510f8>
   5755c:	ldrb	r1, [r5, #1]!
   57560:	strb	r1, [r4, ip]
   57564:	add	ip, ip, #1
   57568:	mov	r1, #0
   5756c:	mov	r0, ip
   57570:	cmp	r1, r3
   57574:	cmpeq	r0, r2
   57578:	bcc	5755c <__read_chk@plt+0x510d8>
   5757c:	strd	r2, [fp]
   57580:	ldr	r8, [sp, #12]
   57584:	mov	r0, r7
   57588:	ldr	r2, [sp, #1396]	; 0x574
   5758c:	ldr	r3, [r8]
   57590:	cmp	r2, r3
   57594:	bne	575ec <__read_chk@plt+0x51168>
   57598:	add	sp, sp, #1392	; 0x570
   5759c:	add	sp, sp, #12
   575a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   575a4:	add	r2, sp, #1536	; 0x600
   575a8:	ldrd	sl, [r2, #-96]	; 0xffffffa0
   575ac:	subs	sl, sl, #64	; 0x40
   575b0:	sbc	fp, fp, #0
   575b4:	orrs	r3, sl, fp
   575b8:	movne	r1, r7
   575bc:	beq	575dc <__read_chk@plt+0x51158>
   575c0:	strb	r1, [r4, r7]
   575c4:	add	r7, r7, #1
   575c8:	mov	r3, #0
   575cc:	mov	r2, r7
   575d0:	cmp	r3, fp
   575d4:	cmpeq	r2, sl
   575d8:	bcc	575c0 <__read_chk@plt+0x5113c>
   575dc:	mov	r7, r0
   575e0:	b	57580 <__read_chk@plt+0x510fc>
   575e4:	mvn	r7, #0
   575e8:	b	57580 <__read_chk@plt+0x510fc>
   575ec:	bl	5d64 <__stack_chk_fail@plt>
   575f0:	andeq	r9, r6, ip, lsr #9
   575f4:	andeq	r0, r0, r8, asr #11
   575f8:	andeq	r0, r0, r0, asr #12
   575fc:	push	{r4, r5}
   57600:	ldrb	ip, [r1, #1]
   57604:	ldrb	r2, [r0]
   57608:	ldrb	r5, [r0, #1]
   5760c:	ldrb	r3, [r1]
   57610:	ldrb	r4, [r0, #2]
   57614:	eor	r5, r5, ip
   57618:	eor	r3, r2, r3
   5761c:	ldrb	ip, [r1, #2]
   57620:	ldrb	r2, [r0, #3]
   57624:	orr	r5, r5, r3
   57628:	ldrb	r3, [r1, #3]
   5762c:	eor	ip, r4, ip
   57630:	orr	r5, r5, ip
   57634:	ldrb	r4, [r0, #4]
   57638:	eor	r3, r2, r3
   5763c:	ldrb	ip, [r1, #4]
   57640:	ldrb	r2, [r0, #5]
   57644:	orr	r5, r5, r3
   57648:	ldrb	r3, [r1, #5]
   5764c:	eor	ip, r4, ip
   57650:	orr	r5, r5, ip
   57654:	ldrb	r4, [r0, #6]
   57658:	eor	r3, r2, r3
   5765c:	ldrb	ip, [r1, #6]
   57660:	ldrb	r2, [r0, #7]
   57664:	orr	r5, r5, r3
   57668:	ldrb	r3, [r1, #7]
   5766c:	eor	ip, r4, ip
   57670:	orr	r5, r5, ip
   57674:	ldrb	r4, [r0, #8]
   57678:	eor	r3, r2, r3
   5767c:	ldrb	ip, [r1, #8]
   57680:	ldrb	r2, [r0, #9]
   57684:	orr	r5, r5, r3
   57688:	ldrb	r3, [r1, #9]
   5768c:	eor	ip, r4, ip
   57690:	orr	r5, r5, ip
   57694:	ldrb	r4, [r0, #10]
   57698:	eor	r3, r2, r3
   5769c:	ldrb	ip, [r1, #10]
   576a0:	ldrb	r2, [r0, #11]
   576a4:	orr	r5, r5, r3
   576a8:	ldrb	r3, [r1, #11]
   576ac:	eor	ip, r4, ip
   576b0:	orr	r5, r5, ip
   576b4:	ldrb	r4, [r0, #12]
   576b8:	eor	r3, r2, r3
   576bc:	ldrb	ip, [r1, #12]
   576c0:	ldrb	r2, [r0, #13]
   576c4:	orr	r5, r5, r3
   576c8:	ldrb	r3, [r1, #13]
   576cc:	eor	ip, r4, ip
   576d0:	orr	r5, r5, ip
   576d4:	ldrb	r4, [r0, #14]
   576d8:	eor	r3, r2, r3
   576dc:	ldrb	ip, [r1, #14]
   576e0:	ldrb	r2, [r0, #15]
   576e4:	orr	r5, r5, r3
   576e8:	ldrb	r3, [r1, #15]
   576ec:	eor	ip, r4, ip
   576f0:	orr	r5, r5, ip
   576f4:	ldrb	r4, [r0, #16]
   576f8:	eor	r3, r2, r3
   576fc:	ldrb	ip, [r1, #16]
   57700:	ldrb	r2, [r0, #17]
   57704:	orr	r5, r5, r3
   57708:	ldrb	r3, [r1, #17]
   5770c:	eor	ip, r4, ip
   57710:	orr	r5, r5, ip
   57714:	ldrb	r4, [r0, #18]
   57718:	eor	r3, r2, r3
   5771c:	ldrb	ip, [r1, #18]
   57720:	ldrb	r2, [r0, #19]
   57724:	orr	r5, r5, r3
   57728:	ldrb	r3, [r1, #19]
   5772c:	eor	ip, r4, ip
   57730:	orr	r5, r5, ip
   57734:	ldrb	r4, [r0, #20]
   57738:	eor	r3, r2, r3
   5773c:	ldrb	ip, [r1, #20]
   57740:	ldrb	r2, [r0, #21]
   57744:	orr	r5, r5, r3
   57748:	ldrb	r3, [r1, #21]
   5774c:	eor	ip, r4, ip
   57750:	orr	r5, r5, ip
   57754:	ldrb	r4, [r0, #22]
   57758:	eor	r3, r2, r3
   5775c:	ldrb	ip, [r1, #22]
   57760:	ldrb	r2, [r0, #23]
   57764:	orr	r5, r5, r3
   57768:	ldrb	r3, [r1, #23]
   5776c:	eor	ip, r4, ip
   57770:	orr	r5, r5, ip
   57774:	ldrb	r4, [r0, #24]
   57778:	eor	r3, r2, r3
   5777c:	ldrb	ip, [r1, #24]
   57780:	ldrb	r2, [r0, #25]
   57784:	orr	r5, r5, r3
   57788:	ldrb	r3, [r1, #25]
   5778c:	eor	ip, r4, ip
   57790:	orr	r5, r5, ip
   57794:	ldrb	r4, [r0, #26]
   57798:	eor	r3, r2, r3
   5779c:	ldrb	ip, [r1, #26]
   577a0:	ldrb	r2, [r0, #27]
   577a4:	orr	r5, r5, r3
   577a8:	ldrb	r3, [r1, #27]
   577ac:	eor	ip, r4, ip
   577b0:	orr	r5, r5, ip
   577b4:	ldrb	r4, [r0, #28]
   577b8:	eor	r3, r2, r3
   577bc:	ldrb	ip, [r1, #28]
   577c0:	ldrb	r2, [r0, #29]
   577c4:	orr	r5, r5, r3
   577c8:	ldrb	r3, [r1, #29]
   577cc:	eor	ip, r4, ip
   577d0:	orr	r5, r5, ip
   577d4:	ldrb	r4, [r0, #30]
   577d8:	eor	r3, r2, r3
   577dc:	ldrb	ip, [r1, #30]
   577e0:	ldrb	r2, [r0, #31]
   577e4:	orr	r0, r5, r3
   577e8:	ldrb	r3, [r1, #31]
   577ec:	eor	r1, r4, ip
   577f0:	orr	r0, r0, r1
   577f4:	eor	r3, r2, r3
   577f8:	orr	r0, r0, r3
   577fc:	rsb	r0, r0, #0
   57800:	pop	{r4, r5}
   57804:	asr	r0, r0, #31
   57808:	bx	lr
   5780c:	push	{r4, r5, r6, r7, r8, r9, lr}
   57810:	mov	r4, r2
   57814:	ldr	lr, [pc, #488]	; 57a04 <__read_chk@plt+0x51580>
   57818:	sub	sp, sp, #332	; 0x14c
   5781c:	ldr	r8, [pc, #484]	; 57a08 <__read_chk@plt+0x51584>
   57820:	add	r6, sp, #4
   57824:	add	lr, pc, lr
   57828:	ldr	ip, [pc, #476]	; 57a0c <__read_chk@plt+0x51588>
   5782c:	mov	r5, r3
   57830:	mov	r7, r0
   57834:	ldr	r8, [lr, r8]
   57838:	mov	r2, lr
   5783c:	add	ip, pc, ip
   57840:	mov	r9, r1
   57844:	mov	r3, #0
   57848:	ldr	r2, [r8]
   5784c:	str	r2, [sp, #324]	; 0x144
   57850:	ldrb	r2, [r3, ip]
   57854:	strb	r2, [r6, r3]
   57858:	add	r3, r3, #1
   5785c:	cmp	r3, #64	; 0x40
   57860:	bne	57850 <__read_chk@plt+0x513cc>
   57864:	mov	r1, r9
   57868:	mov	r2, r4
   5786c:	mov	r3, r5
   57870:	mov	r0, r6
   57874:	bl	57ad0 <__read_chk@plt+0x5164c>
   57878:	mov	r2, #127	; 0x7f
   5787c:	mov	r3, #0
   57880:	and	r2, r2, r4
   57884:	and	r3, r3, r5
   57888:	add	r9, r9, r4
   5788c:	orrs	r1, r2, r3
   57890:	rsb	r9, r2, r9
   57894:	mov	lr, r2
   57898:	beq	5797c <__read_chk@plt+0x514f8>
   5789c:	add	r1, sp, #68	; 0x44
   578a0:	mov	r0, #0
   578a4:	ldrb	ip, [r9, r0]
   578a8:	strb	ip, [r1, r0]
   578ac:	add	r0, r0, #1
   578b0:	cmp	lr, r0
   578b4:	bne	578a4 <__read_chk@plt+0x51420>
   578b8:	add	lr, sp, #328	; 0x148
   578bc:	cmp	r3, #0
   578c0:	cmpeq	r2, #111	; 0x6f
   578c4:	add	r0, lr, r2
   578c8:	mvn	ip, #127	; 0x7f
   578cc:	addhi	r2, r2, #1
   578d0:	movhi	r3, #0
   578d4:	strb	ip, [r0, #-260]	; 0xfffffefc
   578d8:	bls	57988 <__read_chk@plt+0x51504>
   578dc:	strb	r3, [r1, r2]
   578e0:	add	r2, r2, #1
   578e4:	cmp	r2, #246	; 0xf6
   578e8:	bls	578dc <__read_chk@plt+0x51458>
   578ec:	lsr	ip, r4, #29
   578f0:	mov	r0, r6
   578f4:	mov	r2, #256	; 0x100
   578f8:	mov	r3, #0
   578fc:	orr	ip, ip, r5, lsl #3
   57900:	lsr	lr, r5, #21
   57904:	lsr	r9, r5, #29
   57908:	strb	ip, [sp, #319]	; 0x13f
   5790c:	strb	lr, [sp, #316]	; 0x13c
   57910:	lsr	ip, r5, #13
   57914:	lsr	lr, r5, #5
   57918:	strb	ip, [sp, #317]	; 0x13d
   5791c:	strb	lr, [sp, #318]	; 0x13e
   57920:	lsr	ip, r4, #21
   57924:	lsr	lr, r4, #13
   57928:	strb	ip, [sp, #320]	; 0x140
   5792c:	strb	r9, [sp, #315]	; 0x13b
   57930:	lsr	ip, r4, #5
   57934:	strb	lr, [sp, #321]	; 0x141
   57938:	lsl	r4, r4, #3
   5793c:	strb	ip, [sp, #322]	; 0x142
   57940:	strb	r4, [sp, #323]	; 0x143
   57944:	bl	57ad0 <__read_chk@plt+0x5164c>
   57948:	mov	r3, #0
   5794c:	ldrb	r2, [r6, r3]
   57950:	strb	r2, [r7, r3]
   57954:	add	r3, r3, #1
   57958:	cmp	r3, #64	; 0x40
   5795c:	bne	5794c <__read_chk@plt+0x514c8>
   57960:	ldr	r2, [sp, #324]	; 0x144
   57964:	mov	r0, #0
   57968:	ldr	r3, [r8]
   5796c:	cmp	r2, r3
   57970:	bne	57a00 <__read_chk@plt+0x5157c>
   57974:	add	sp, sp, #332	; 0x14c
   57978:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5797c:	add	r1, sp, #328	; 0x148
   57980:	mvn	r0, #127	; 0x7f
   57984:	strb	r0, [r1, #-260]!	; 0xfffffefc
   57988:	add	r2, r2, #1
   5798c:	mov	r3, #0
   57990:	strb	r3, [r1, r2]
   57994:	add	r2, r2, #1
   57998:	cmp	r2, #118	; 0x76
   5799c:	bls	57990 <__read_chk@plt+0x5150c>
   579a0:	lsr	ip, r4, #29
   579a4:	mov	r0, r6
   579a8:	mov	r2, #128	; 0x80
   579ac:	mov	r3, #0
   579b0:	orr	ip, ip, r5, lsl #3
   579b4:	lsr	lr, r5, #21
   579b8:	lsr	r9, r5, #29
   579bc:	strb	ip, [sp, #191]	; 0xbf
   579c0:	strb	lr, [sp, #188]	; 0xbc
   579c4:	lsr	ip, r5, #13
   579c8:	lsr	lr, r5, #5
   579cc:	strb	ip, [sp, #189]	; 0xbd
   579d0:	strb	lr, [sp, #190]	; 0xbe
   579d4:	lsr	ip, r4, #21
   579d8:	lsr	lr, r4, #13
   579dc:	strb	ip, [sp, #192]	; 0xc0
   579e0:	strb	r9, [sp, #187]	; 0xbb
   579e4:	lsr	ip, r4, #5
   579e8:	strb	lr, [sp, #193]	; 0xc1
   579ec:	lsl	r4, r4, #3
   579f0:	strb	ip, [sp, #194]	; 0xc2
   579f4:	strb	r4, [sp, #195]	; 0xc3
   579f8:	bl	57ad0 <__read_chk@plt+0x5164c>
   579fc:	b	57948 <__read_chk@plt+0x514c4>
   57a00:	bl	5d64 <__stack_chk_fail@plt>
   57a04:	ldrdeq	r9, [r6], -r8
   57a08:	andeq	r0, r0, r8, asr #11
   57a0c:	strdeq	r6, [r3], -r0
   57a10:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   57a14:	sub	sp, sp, #16
   57a18:	ldrb	sl, [r0, #6]
   57a1c:	mov	r3, #0
   57a20:	ldrb	r2, [r0, #4]
   57a24:	mov	fp, #0
   57a28:	ldrb	r4, [r0, #5]
   57a2c:	lsr	r9, sl, #24
   57a30:	lsl	r8, sl, #8
   57a34:	ldrb	sl, [r0, #2]
   57a38:	strd	r2, [sp]
   57a3c:	lsl	r6, r4, #16
   57a40:	orr	r6, r6, r8
   57a44:	ldrb	r8, [r0, #7]
   57a48:	strd	sl, [sp, #8]
   57a4c:	lsr	r7, r4, #16
   57a50:	ldr	fp, [sp]
   57a54:	orr	r6, r6, r8
   57a58:	ldr	r3, [sp]
   57a5c:	orr	r7, r7, r9
   57a60:	ldr	ip, [sp, #8]
   57a64:	mov	r9, #0
   57a68:	lsl	r4, fp, #24
   57a6c:	orr	r7, r7, r9
   57a70:	orr	r6, r6, r4
   57a74:	ldrb	r4, [r0]
   57a78:	lsr	r5, r3, #8
   57a7c:	ldrb	r8, [r0, #1]
   57a80:	ldrb	r3, [r0, #3]
   57a84:	orr	r7, r7, r5
   57a88:	mov	r5, #0
   57a8c:	strd	r4, [sp]
   57a90:	lsl	fp, ip, #8
   57a94:	ldr	ip, [sp]
   57a98:	mov	r2, #0
   57a9c:	orr	r7, r7, r3
   57aa0:	orr	r6, r6, r2
   57aa4:	lsl	r5, r8, #16
   57aa8:	orr	r6, r6, r2
   57aac:	orr	r7, r7, fp
   57ab0:	lsl	r1, ip, #24
   57ab4:	orr	r4, r2, r6
   57ab8:	orr	r5, r5, r7
   57abc:	orr	r0, r2, r4
   57ac0:	orr	r1, r1, r5
   57ac4:	add	sp, sp, #16
   57ac8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   57acc:	bx	lr
   57ad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57ad4:	sub	sp, sp, #7296	; 0x1c80
   57ad8:	sub	sp, sp, #4
   57adc:	add	r5, sp, #512	; 0x200
   57ae0:	add	r6, sp, #1536	; 0x600
   57ae4:	str	r1, [sp, #280]	; 0x118
   57ae8:	add	r1, sp, #7168	; 0x1c00
   57aec:	str	r0, [sp, #284]	; 0x11c
   57af0:	add	r7, sp, #512	; 0x200
   57af4:	strd	r2, [r1, #120]	; 0x78
   57af8:	bl	57a10 <__read_chk@plt+0x5158c>
   57afc:	ldr	r2, [sp, #284]	; 0x11c
   57b00:	add	r8, sp, #1536	; 0x600
   57b04:	add	fp, sp, #7168	; 0x1c00
   57b08:	add	r9, sp, #1536	; 0x600
   57b0c:	strd	r0, [sp, #224]	; 0xe0
   57b10:	add	r0, r2, #8
   57b14:	bl	57a10 <__read_chk@plt+0x5158c>
   57b18:	add	r3, sp, #512	; 0x200
   57b1c:	ldr	r4, [sp, #284]	; 0x11c
   57b20:	strd	r0, [r3, #-240]	; 0xffffff10
   57b24:	add	r0, r4, #16
   57b28:	bl	57a10 <__read_chk@plt+0x5158c>
   57b2c:	strd	r0, [r5, #-216]	; 0xffffff28
   57b30:	add	r0, r4, #24
   57b34:	bl	57a10 <__read_chk@plt+0x5158c>
   57b38:	strd	r0, [r6, #-192]	; 0xffffff40
   57b3c:	add	r0, r4, #32
   57b40:	bl	57a10 <__read_chk@plt+0x5158c>
   57b44:	strd	r0, [sp, #232]	; 0xe8
   57b48:	add	r0, r4, #40	; 0x28
   57b4c:	bl	57a10 <__read_chk@plt+0x5158c>
   57b50:	strd	r0, [r7, #-208]	; 0xffffff30
   57b54:	add	r0, r4, #48	; 0x30
   57b58:	bl	57a10 <__read_chk@plt+0x5158c>
   57b5c:	strd	r0, [r8, #-200]	; 0xffffff38
   57b60:	add	r0, r4, #56	; 0x38
   57b64:	bl	57a10 <__read_chk@plt+0x5158c>
   57b68:	ldrd	sl, [fp, #120]	; 0x78
   57b6c:	cmp	fp, #0
   57b70:	cmpeq	sl, #127	; 0x7f
   57b74:	strd	r0, [r9, #-184]	; 0xffffff48
   57b78:	bls	65fd4 <__read_chk@plt+0x5fb50>
   57b7c:	strd	sl, [r9, #-176]	; 0xffffff50
   57b80:	ldr	r0, [sp, #280]	; 0x118
   57b84:	bl	57a10 <__read_chk@plt+0x5158c>
   57b88:	ldr	r4, [sp, #280]	; 0x118
   57b8c:	strd	r0, [sp, #8]
   57b90:	add	r0, r4, #8
   57b94:	bl	57a10 <__read_chk@plt+0x5158c>
   57b98:	strd	r0, [sp, #120]	; 0x78
   57b9c:	add	r0, r4, #16
   57ba0:	bl	57a10 <__read_chk@plt+0x5158c>
   57ba4:	ldr	r5, [sp, #120]	; 0x78
   57ba8:	lsr	r5, r5, #7
   57bac:	str	r5, [sp, #320]	; 0x140
   57bb0:	strd	r0, [sp, #128]	; 0x80
   57bb4:	add	r0, r4, #24
   57bb8:	bl	57a10 <__read_chk@plt+0x5158c>
   57bbc:	ldr	r6, [sp, #124]	; 0x7c
   57bc0:	ldr	r7, [sp, #320]	; 0x140
   57bc4:	orr	r6, r7, r6, lsl #25
   57bc8:	str	r6, [sp, #320]	; 0x140
   57bcc:	strd	r0, [sp, #136]	; 0x88
   57bd0:	add	r0, r4, #32
   57bd4:	bl	57a10 <__read_chk@plt+0x5158c>
   57bd8:	ldr	r8, [sp, #128]	; 0x80
   57bdc:	lsr	r8, r8, #7
   57be0:	str	r8, [sp, #336]	; 0x150
   57be4:	strd	r0, [sp, #104]	; 0x68
   57be8:	add	r0, r4, #40	; 0x28
   57bec:	bl	57a10 <__read_chk@plt+0x5158c>
   57bf0:	ldr	r9, [sp, #124]	; 0x7c
   57bf4:	lsr	r9, r9, #7
   57bf8:	str	r9, [sp, #324]	; 0x144
   57bfc:	strd	r0, [sp, #192]	; 0xc0
   57c00:	add	r0, r4, #48	; 0x30
   57c04:	bl	57a10 <__read_chk@plt+0x5158c>
   57c08:	ldr	sl, [sp, #132]	; 0x84
   57c0c:	ldr	fp, [sp, #336]	; 0x150
   57c10:	orr	sl, fp, sl, lsl #25
   57c14:	str	sl, [sp, #336]	; 0x150
   57c18:	strd	r0, [sp, #200]	; 0xc8
   57c1c:	add	r0, r4, #56	; 0x38
   57c20:	bl	57a10 <__read_chk@plt+0x5158c>
   57c24:	ldr	ip, [sp, #132]	; 0x84
   57c28:	lsr	ip, ip, #7
   57c2c:	str	ip, [sp, #340]	; 0x154
   57c30:	strd	r0, [sp, #208]	; 0xd0
   57c34:	add	r0, r4, #64	; 0x40
   57c38:	bl	57a10 <__read_chk@plt+0x5158c>
   57c3c:	strd	r0, [sp, #216]	; 0xd8
   57c40:	add	r0, r4, #72	; 0x48
   57c44:	ldr	r1, [sp, #136]	; 0x88
   57c48:	lsr	r1, r1, #7
   57c4c:	str	r1, [sp, #344]	; 0x158
   57c50:	bl	57a10 <__read_chk@plt+0x5158c>
   57c54:	ldr	r2, [sp, #104]	; 0x68
   57c58:	lsr	r2, r2, #7
   57c5c:	str	r2, [sp, #360]	; 0x168
   57c60:	strd	r0, [sp, #144]	; 0x90
   57c64:	add	r0, r4, #80	; 0x50
   57c68:	bl	57a10 <__read_chk@plt+0x5158c>
   57c6c:	ldr	r3, [sp, #140]	; 0x8c
   57c70:	strd	r0, [sp, #152]	; 0x98
   57c74:	add	r0, r4, #88	; 0x58
   57c78:	ldr	r4, [sp, #344]	; 0x158
   57c7c:	orr	r3, r4, r3, lsl #25
   57c80:	str	r3, [sp, #344]	; 0x158
   57c84:	bl	57a10 <__read_chk@plt+0x5158c>
   57c88:	ldr	r5, [sp, #280]	; 0x118
   57c8c:	ldr	r6, [sp, #108]	; 0x6c
   57c90:	ldr	r7, [sp, #360]	; 0x168
   57c94:	orr	r6, r7, r6, lsl #25
   57c98:	str	r6, [sp, #360]	; 0x168
   57c9c:	strd	r0, [sp, #160]	; 0xa0
   57ca0:	add	r0, r5, #96	; 0x60
   57ca4:	bl	57a10 <__read_chk@plt+0x5158c>
   57ca8:	ldr	r8, [sp, #140]	; 0x8c
   57cac:	lsr	r8, r8, #7
   57cb0:	str	r8, [sp, #348]	; 0x15c
   57cb4:	strd	r0, [sp, #168]	; 0xa8
   57cb8:	add	r0, r5, #104	; 0x68
   57cbc:	bl	57a10 <__read_chk@plt+0x5158c>
   57cc0:	ldr	r9, [sp, #108]	; 0x6c
   57cc4:	lsr	r9, r9, #7
   57cc8:	strd	r0, [sp, #176]	; 0xb0
   57ccc:	add	r0, r5, #112	; 0x70
   57cd0:	str	r9, [sp, #364]	; 0x16c
   57cd4:	bl	57a10 <__read_chk@plt+0x5158c>
   57cd8:	ldr	sl, [sp, #192]	; 0xc0
   57cdc:	lsr	sl, sl, #7
   57ce0:	str	sl, [sp, #376]	; 0x178
   57ce4:	strd	r0, [sp, #88]	; 0x58
   57ce8:	add	r0, r5, #120	; 0x78
   57cec:	bl	57a10 <__read_chk@plt+0x5158c>
   57cf0:	ldr	fp, [sp, #88]	; 0x58
   57cf4:	ldr	r5, [sp, #120]	; 0x78
   57cf8:	ldr	sl, [sp, #124]	; 0x7c
   57cfc:	lsl	r2, fp, #3
   57d00:	lsr	r3, fp, #19
   57d04:	lsr	ip, fp, #6
   57d08:	ldr	r7, [sp, #92]	; 0x5c
   57d0c:	str	ip, [sp, #312]	; 0x138
   57d10:	ldr	r8, [sp, #312]	; 0x138
   57d14:	orr	r7, r8, r7, lsl #26
   57d18:	ldr	r8, [sp, #120]	; 0x78
   57d1c:	str	r7, [sp, #312]	; 0x138
   57d20:	strd	r0, [sp, #112]	; 0x70
   57d24:	ldr	r1, [sp, #92]	; 0x5c
   57d28:	ldr	r0, [sp, #120]	; 0x78
   57d2c:	ldr	r6, [sp, #112]	; 0x70
   57d30:	orr	r2, r2, r1, lsr #29
   57d34:	orr	r3, r3, r1, lsl #13
   57d38:	lsr	r4, r0, #8
   57d3c:	lsl	ip, r1, #3
   57d40:	lsr	r0, r1, #19
   57d44:	lsr	r1, r5, #1
   57d48:	ldr	r5, [sp, #88]	; 0x58
   57d4c:	lsr	r9, r6, #6
   57d50:	str	r9, [sp, #328]	; 0x148
   57d54:	orr	r4, r4, sl, lsl #24
   57d58:	ldr	r9, [sp, #116]	; 0x74
   57d5c:	orr	r1, r1, sl, lsl #31
   57d60:	orr	ip, ip, r5, lsr #29
   57d64:	orr	r0, r0, r5, lsl #13
   57d68:	str	r4, [sp, #2152]	; 0x868
   57d6c:	lsr	r4, sl, #8
   57d70:	str	ip, [sp, #2140]	; 0x85c
   57d74:	lsr	ip, sl, #1
   57d78:	ldr	r5, [sp, #92]	; 0x5c
   57d7c:	orr	r4, r4, r8, lsl #24
   57d80:	ldr	sl, [sp, #112]	; 0x70
   57d84:	orr	ip, ip, r8, lsl #31
   57d88:	ldr	r7, [sp, #328]	; 0x148
   57d8c:	str	r3, [sp, #2144]	; 0x860
   57d90:	lsr	r3, r6, #19
   57d94:	orr	r3, r3, r9, lsl #13
   57d98:	str	r2, [sp, #2136]	; 0x858
   57d9c:	str	r0, [sp, #2148]	; 0x864
   57da0:	lsl	r2, r6, #3
   57da4:	lsl	r0, r9, #3
   57da8:	str	r3, [sp, #2176]	; 0x880
   57dac:	ldr	r3, [sp, #128]	; 0x80
   57db0:	orr	r2, r2, r9, lsr #29
   57db4:	orr	r6, r7, r9, lsl #26
   57db8:	orr	r0, r0, sl, lsr #29
   57dbc:	str	r1, [sp, #2160]	; 0x870
   57dc0:	lsr	r5, r5, #6
   57dc4:	str	r2, [sp, #2168]	; 0x878
   57dc8:	lsr	r2, r3, #8
   57dcc:	str	r5, [sp, #316]	; 0x13c
   57dd0:	lsr	r3, r3, #1
   57dd4:	str	r6, [sp, #328]	; 0x148
   57dd8:	lsr	r1, r9, #19
   57ddc:	str	r4, [sp, #2156]	; 0x86c
   57de0:	add	r9, sp, #2048	; 0x800
   57de4:	str	ip, [sp, #2164]	; 0x874
   57de8:	orr	r1, r1, sl, lsl #13
   57dec:	str	r0, [sp, #2172]	; 0x87c
   57df0:	ldr	ip, [sp, #132]	; 0x84
   57df4:	ldr	r5, [sp, #128]	; 0x80
   57df8:	ldrd	sl, [r9, #88]	; 0x58
   57dfc:	orr	r3, r3, ip, lsl #31
   57e00:	str	r3, [sp, #2192]	; 0x890
   57e04:	lsr	r3, ip, #1
   57e08:	ldrd	r8, [r9, #96]	; 0x60
   57e0c:	orr	r3, r3, r5, lsl #31
   57e10:	str	r3, [sp, #2196]	; 0x894
   57e14:	add	r3, sp, #512	; 0x200
   57e18:	orr	r2, r2, ip, lsl #24
   57e1c:	ldr	r4, [sp, #116]	; 0x74
   57e20:	eor	sl, sl, r8
   57e24:	str	r2, [sp, #2184]	; 0x888
   57e28:	lsr	r2, ip, #8
   57e2c:	str	r1, [sp, #2180]	; 0x884
   57e30:	orr	r2, r2, r5, lsl #24
   57e34:	ldrd	r0, [r3, #-200]	; 0xffffff38
   57e38:	add	r5, sp, #2048	; 0x800
   57e3c:	eor	fp, fp, r9
   57e40:	lsr	r4, r4, #6
   57e44:	eor	r0, r0, sl
   57e48:	str	r4, [sp, #332]	; 0x14c
   57e4c:	eor	r1, r1, fp
   57e50:	ldrd	sl, [r5, #104]	; 0x68
   57e54:	ldrd	r4, [r5, #112]	; 0x70
   57e58:	ldrd	r6, [r3, #-192]	; 0xffffff40
   57e5c:	ldr	r9, [sp, #136]	; 0x88
   57e60:	eor	fp, fp, r5
   57e64:	eor	r7, r7, fp
   57e68:	ldr	fp, [sp, #140]	; 0x8c
   57e6c:	eor	sl, sl, r4
   57e70:	strd	r0, [sp, #64]	; 0x40
   57e74:	eor	r6, r6, sl
   57e78:	str	r2, [sp, #2188]	; 0x88c
   57e7c:	ldr	sl, [sp, #104]	; 0x68
   57e80:	lsr	r2, r9, #8
   57e84:	lsr	r1, r9, #1
   57e88:	orr	r2, r2, fp, lsl #24
   57e8c:	orr	r1, r1, fp, lsl #31
   57e90:	lsr	r0, fp, #8
   57e94:	str	r1, [sp, #2208]	; 0x8a0
   57e98:	lsr	r1, fp, #1
   57e9c:	add	fp, sp, #2048	; 0x800
   57ea0:	ldr	r5, [sp, #108]	; 0x6c
   57ea4:	strd	r6, [sp, #240]	; 0xf0
   57ea8:	lsr	ip, sl, #8
   57eac:	ldrd	r8, [fp, #120]	; 0x78
   57eb0:	add	r6, sp, #512	; 0x200
   57eb4:	lsr	r3, sl, #1
   57eb8:	ldrd	sl, [fp, #128]	; 0x80
   57ebc:	orr	ip, ip, r5, lsl #24
   57ec0:	orr	r3, r3, r5, lsl #31
   57ec4:	eor	r9, r9, fp
   57ec8:	str	r2, [sp, #2200]	; 0x898
   57ecc:	ldr	fp, [sp, #136]	; 0x88
   57ed0:	lsr	r2, r5, #8
   57ed4:	str	r3, [sp, #2240]	; 0x8c0
   57ed8:	lsr	r3, r5, #1
   57edc:	ldrd	r4, [r6, #-184]	; 0xffffff48
   57ee0:	eor	r8, r8, sl
   57ee4:	orr	r0, r0, fp, lsl #24
   57ee8:	orr	r1, r1, fp, lsl #31
   57eec:	eor	r4, r4, r8
   57ef0:	ldr	r8, [sp, #104]	; 0x68
   57ef4:	add	fp, sp, #2048	; 0x800
   57ef8:	eor	r5, r5, r9
   57efc:	str	ip, [sp, #2232]	; 0x8b8
   57f00:	orr	r2, r2, r8, lsl #24
   57f04:	str	r0, [sp, #2204]	; 0x89c
   57f08:	strd	r4, [sp, #248]	; 0xf8
   57f0c:	orr	r3, r3, r8, lsl #31
   57f10:	str	r1, [sp, #2212]	; 0x8a4
   57f14:	str	r2, [sp, #2236]	; 0x8bc
   57f18:	add	r2, sp, #256	; 0x100
   57f1c:	ldrd	r4, [fp, #136]	; 0x88
   57f20:	ldrd	sl, [fp, #144]	; 0x90
   57f24:	ldrd	r0, [r6, #-176]	; 0xffffff50
   57f28:	eor	r5, r5, fp
   57f2c:	ldr	r8, [sp, #196]	; 0xc4
   57f30:	str	r3, [sp, #2244]	; 0x8c4
   57f34:	eor	r4, r4, sl
   57f38:	eor	r1, r1, r5
   57f3c:	ldr	r3, [sp, #196]	; 0xc4
   57f40:	ldr	r5, [sp, #192]	; 0xc0
   57f44:	eor	r0, r0, r4
   57f48:	ldr	r4, [sp, #376]	; 0x178
   57f4c:	lsr	r9, r8, #7
   57f50:	str	r9, [sp, #380]	; 0x17c
   57f54:	orr	r3, r4, r3, lsl #25
   57f58:	ldr	r9, [sp, #200]	; 0xc8
   57f5c:	str	r3, [sp, #376]	; 0x178
   57f60:	lsr	r3, r5, #8
   57f64:	ldr	sl, [sp, #204]	; 0xcc
   57f68:	orr	r3, r3, r8, lsl #24
   57f6c:	str	r3, [sp, #2264]	; 0x8d8
   57f70:	lsr	r3, r5, #1
   57f74:	strd	r0, [r2]
   57f78:	orr	r3, r3, r8, lsl #31
   57f7c:	ldr	fp, [sp, #200]	; 0xc8
   57f80:	lsr	r2, r8, #8
   57f84:	str	r3, [sp, #2272]	; 0x8e0
   57f88:	lsr	r3, r8, #1
   57f8c:	orr	r2, r2, r5, lsl #24
   57f90:	orr	r3, r3, r5, lsl #31
   57f94:	ldr	r6, [sp, #204]	; 0xcc
   57f98:	add	r5, sp, #2048	; 0x800
   57f9c:	str	r3, [sp, #2276]	; 0x8e4
   57fa0:	lsr	r3, r9, #8
   57fa4:	add	r8, sp, #512	; 0x200
   57fa8:	orr	r3, r3, sl, lsl #24
   57fac:	str	r2, [sp, #2268]	; 0x8dc
   57fb0:	lsr	fp, fp, #7
   57fb4:	ldr	r2, [sp, #204]	; 0xcc
   57fb8:	orr	r6, fp, r6, lsl #25
   57fbc:	str	r3, [sp, #2296]	; 0x8f8
   57fc0:	lsr	r3, sl, #8
   57fc4:	ldrd	r0, [r5, #152]	; 0x98
   57fc8:	orr	r3, r3, r9, lsl #24
   57fcc:	ldrd	r4, [r5, #160]	; 0xa0
   57fd0:	lsr	r2, r2, #7
   57fd4:	str	r3, [sp, #2300]	; 0x8fc
   57fd8:	add	r3, sp, #2048	; 0x800
   57fdc:	str	r6, [sp, #392]	; 0x188
   57fe0:	eor	r0, r0, r4
   57fe4:	ldrd	r6, [r8, #-168]	; 0xffffff58
   57fe8:	eor	r1, r1, r5
   57fec:	str	r2, [sp, #396]	; 0x18c
   57ff0:	ldrd	r4, [r3, #184]	; 0xb8
   57ff4:	eor	r6, r6, r0
   57ff8:	ldrd	r2, [r3, #192]	; 0xc0
   57ffc:	eor	r7, r7, r1
   58000:	strd	r6, [r8, #-248]	; 0xffffff08
   58004:	ldrd	r6, [r8, #-152]	; 0xffffff68
   58008:	eor	r4, r4, r2
   5800c:	eor	r5, r5, r3
   58010:	ldr	r3, [sp, #208]	; 0xd0
   58014:	eor	r6, r6, r4
   58018:	eor	r7, r7, r5
   5801c:	ldr	r0, [sp, #216]	; 0xd8
   58020:	strd	r6, [r8, #-224]	; 0xffffff20
   58024:	lsr	r3, r3, #7
   58028:	ldr	r1, [sp, #200]	; 0xc8
   5802c:	add	r6, sp, #512	; 0x200
   58030:	ldr	fp, [sp, #212]	; 0xd4
   58034:	lsr	r0, r0, #7
   58038:	ldr	r4, [sp, #204]	; 0xcc
   5803c:	ldr	r7, [sp, #216]	; 0xd8
   58040:	ldr	r8, [sp, #220]	; 0xdc
   58044:	orr	fp, r3, fp, lsl #25
   58048:	lsr	r3, r1, #1
   5804c:	ldr	r2, [sp, #212]	; 0xd4
   58050:	orr	r3, r3, r4, lsl #31
   58054:	str	r3, [sp, #2304]	; 0x900
   58058:	lsr	r3, r4, #1
   5805c:	ldr	r9, [sp, #220]	; 0xdc
   58060:	orr	r3, r3, r1, lsl #31
   58064:	str	r3, [sp, #2308]	; 0x904
   58068:	lsr	r3, r7, #1
   5806c:	lsr	r2, r2, #7
   58070:	orr	r3, r3, r8, lsl #31
   58074:	str	r3, [sp, #2368]	; 0x940
   58078:	lsr	r3, r8, #1
   5807c:	str	r2, [sp, #412]	; 0x19c
   58080:	orr	r3, r3, r7, lsl #31
   58084:	lsr	r2, r7, #8
   58088:	str	r3, [sp, #2372]	; 0x944
   5808c:	add	r3, sp, #2048	; 0x800
   58090:	orr	r2, r2, r8, lsl #24
   58094:	str	r2, [sp, #2360]	; 0x938
   58098:	lsr	r2, r8, #8
   5809c:	orr	r9, r0, r9, lsl #25
   580a0:	orr	r2, r2, r7, lsl #24
   580a4:	str	fp, [sp, #408]	; 0x198
   580a8:	ldr	r0, [sp, #220]	; 0xdc
   580ac:	ldrd	sl, [r3, #216]	; 0xd8
   580b0:	str	r2, [sp, #2364]	; 0x93c
   580b4:	ldrd	r2, [r3, #224]	; 0xe0
   580b8:	lsr	r0, r0, #7
   580bc:	ldrd	r4, [r6, #-136]	; 0xffffff78
   580c0:	add	r6, sp, #7168	; 0x1c00
   580c4:	eor	sl, sl, r2
   580c8:	ldr	r7, [sp, #208]	; 0xd0
   580cc:	eor	fp, fp, r3
   580d0:	eor	r4, r4, sl
   580d4:	ldr	r8, [sp, #212]	; 0xd4
   580d8:	eor	r5, r5, fp
   580dc:	ldr	sl, [sp, #232]	; 0xe8
   580e0:	lsr	r3, r7, #8
   580e4:	str	r0, [sp, #428]	; 0x1ac
   580e8:	ldr	r0, [sp, #144]	; 0x90
   580ec:	orr	r3, r3, r8, lsl #24
   580f0:	ldr	fp, [sp, #236]	; 0xec
   580f4:	lsr	r2, sl, #18
   580f8:	str	r9, [sp, #424]	; 0x1a8
   580fc:	ldr	r1, [sp, #148]	; 0x94
   58100:	lsr	r0, r0, #7
   58104:	ldr	r9, [sp, #148]	; 0x94
   58108:	orr	r2, r2, fp, lsl #14
   5810c:	str	r3, [sp, #2328]	; 0x918
   58110:	lsr	r3, sl, #14
   58114:	strd	r4, [r6, #88]	; 0x58
   58118:	orr	r1, r0, r1, lsl #25
   5811c:	orr	r3, r3, fp, lsl #18
   58120:	str	r1, [sp, #440]	; 0x1b8
   58124:	lsr	r9, r9, #7
   58128:	str	r2, [sp, #1368]	; 0x558
   5812c:	str	r9, [sp, #444]	; 0x1bc
   58130:	lsr	r1, fp, #18
   58134:	str	r3, [sp, #1376]	; 0x560
   58138:	lsl	r3, sl, #23
   5813c:	orr	r1, r1, sl, lsl #14
   58140:	orr	r3, r3, fp, lsr #9
   58144:	str	r1, [sp, #1372]	; 0x55c
   58148:	lsr	r2, fp, #14
   5814c:	lsl	r1, fp, #23
   58150:	add	fp, sp, #1536	; 0x600
   58154:	add	r9, sp, #1536	; 0x600
   58158:	orr	r2, r2, sl, lsl #18
   5815c:	orr	r1, r1, sl, lsr #9
   58160:	ldrd	r6, [sp, #8]
   58164:	ldrd	sl, [fp, #-184]	; 0xffffff48
   58168:	movw	r4, #44578	; 0xae22
   5816c:	str	r2, [sp, #1380]	; 0x564
   58170:	movt	r4, #55080	; 0xd728
   58174:	str	r3, [sp, #1384]	; 0x568
   58178:	adds	r6, r6, sl
   5817c:	ldrd	r2, [r9, #-168]	; 0xffffff58
   58180:	adc	r7, r7, fp
   58184:	ldrd	r8, [r9, #-160]	; 0xffffff60
   58188:	add	fp, sp, #512	; 0x200
   5818c:	str	r1, [sp, #1388]	; 0x56c
   58190:	add	r1, sp, #1536	; 0x600
   58194:	eor	r3, r3, r9
   58198:	add	r9, sp, #1536	; 0x600
   5819c:	ldrd	r0, [r1, #-152]	; 0xffffff68
   581a0:	adds	r6, r6, r4
   581a4:	eor	r2, r2, r8
   581a8:	movw	r5, #12184	; 0x2f98
   581ac:	movt	r5, #17034	; 0x428a
   581b0:	ldrd	r8, [r9, #-200]	; 0xffffff38
   581b4:	adc	r7, r7, r5
   581b8:	eor	r2, r2, r0
   581bc:	ldrd	r4, [sp, #232]	; 0xe8
   581c0:	eor	r3, r3, r1
   581c4:	ldrd	r0, [fp, #-208]	; 0xffffff30
   581c8:	adds	r2, r2, r6
   581cc:	ldrd	sl, [sp, #232]	; 0xe8
   581d0:	bic	r4, r8, r4
   581d4:	bic	r5, r9, r5
   581d8:	adc	r3, r3, r7
   581dc:	and	r0, r0, sl
   581e0:	and	r1, r1, fp
   581e4:	eor	r0, r0, r4
   581e8:	eor	r1, r1, r5
   581ec:	adds	r4, r2, r0
   581f0:	add	r9, sp, #1536	; 0x600
   581f4:	adc	r5, r3, r1
   581f8:	strd	r4, [sp, #24]
   581fc:	ldrd	r8, [r9, #-192]	; 0xffffff40
   58200:	ldrd	r6, [sp, #24]
   58204:	ldr	r5, [sp, #224]	; 0xe0
   58208:	adds	r6, r6, r8
   5820c:	ldr	fp, [sp, #228]	; 0xe4
   58210:	adc	r7, r7, r9
   58214:	strd	r6, [sp, #16]
   58218:	ldr	r4, [sp, #16]
   5821c:	lsl	r3, r5, #30
   58220:	lsr	r2, r5, #28
   58224:	ldr	r5, [sp, #20]
   58228:	lsr	r0, r6, #18
   5822c:	orr	r2, r2, fp, lsl #4
   58230:	orr	r0, r0, r7, lsl #14
   58234:	lsr	r1, r4, #14
   58238:	str	r0, [sp, #1416]	; 0x588
   5823c:	lsr	ip, r5, #18
   58240:	lsr	r0, r5, #14
   58244:	orr	r1, r1, r5, lsl #18
   58248:	mov	r7, r4
   5824c:	str	r1, [sp, #1424]	; 0x590
   58250:	orr	ip, ip, r4, lsl #14
   58254:	orr	r0, r0, r4, lsl #18
   58258:	lsl	r1, r4, #23
   5825c:	ldr	r4, [sp, #224]	; 0xe0
   58260:	orr	r1, r1, r5, lsr #9
   58264:	str	r2, [sp, #1400]	; 0x578
   58268:	str	r1, [sp, #1432]	; 0x598
   5826c:	lsl	r1, r5, #23
   58270:	lsl	r2, r4, #25
   58274:	orr	r3, r3, fp, lsr #2
   58278:	str	r0, [sp, #1428]	; 0x594
   5827c:	orr	r1, r1, r7, lsr #9
   58280:	str	r3, [sp, #1392]	; 0x570
   58284:	orr	r2, r2, fp, lsr #7
   58288:	lsl	r3, fp, #30
   5828c:	lsr	r0, fp, #28
   58290:	str	r1, [sp, #1436]	; 0x59c
   58294:	lsl	r1, fp, #25
   58298:	add	fp, sp, #512	; 0x200
   5829c:	orr	r3, r3, r4, lsr #2
   582a0:	str	r3, [sp, #1396]	; 0x574
   582a4:	add	r3, sp, #1536	; 0x600
   582a8:	ldrd	r8, [fp, #-216]	; 0xffffff28
   582ac:	add	r5, sp, #1536	; 0x600
   582b0:	ldrd	sl, [fp, #-240]	; 0xffffff10
   582b4:	mov	r6, r4
   582b8:	str	ip, [sp, #1420]	; 0x58c
   582bc:	orr	r0, r0, r4, lsl #4
   582c0:	str	r2, [sp, #1408]	; 0x580
   582c4:	eor	r8, r8, sl
   582c8:	eor	r9, r9, fp
   582cc:	ldrd	sl, [r3, #-120]	; 0xffffff88
   582d0:	ldrd	r2, [r3, #-112]	; 0xffffff90
   582d4:	orr	r1, r1, r6, lsr #7
   582d8:	str	r0, [sp, #1404]	; 0x57c
   582dc:	add	ip, sp, #1536	; 0x600
   582e0:	eor	sl, sl, r2
   582e4:	eor	fp, fp, r3
   582e8:	ldrd	r2, [r5, #-144]	; 0xffffff70
   582ec:	ldrd	r4, [r5, #-136]	; 0xffffff78
   582f0:	str	r1, [sp, #1412]	; 0x584
   582f4:	add	r1, sp, #512	; 0x200
   582f8:	ldrd	r6, [sp, #224]	; 0xe0
   582fc:	eor	r2, r2, r4
   58300:	eor	r3, r3, r5
   58304:	ldrd	r4, [ip, #-104]	; 0xffffff98
   58308:	and	r8, r8, r6
   5830c:	and	r9, r9, r7
   58310:	ldrd	r6, [r1, #-216]	; 0xffffff28
   58314:	eor	r4, r4, sl
   58318:	ldrd	r0, [r1, #-240]	; 0xffffff10
   5831c:	eor	r5, r5, fp
   58320:	strd	r4, [sp]
   58324:	and	r7, r7, r1
   58328:	add	r1, sp, #512	; 0x200
   5832c:	ldrd	r4, [sp, #16]
   58330:	and	r6, r6, r0
   58334:	ldrd	r0, [r1, #-208]	; 0xffffff30
   58338:	eor	r6, r6, r8
   5833c:	ldrd	sl, [sp, #232]	; 0xe8
   58340:	eor	r7, r7, r9
   58344:	bic	r4, r0, r4
   58348:	bic	r5, r1, r5
   5834c:	ldrd	r0, [sp, #16]
   58350:	ldrd	r8, [sp, #24]
   58354:	and	r0, r0, sl
   58358:	and	r1, r1, fp
   5835c:	ldrd	sl, [ip, #-128]	; 0xffffff80
   58360:	eor	r5, r5, r1
   58364:	ldr	ip, [sp, #208]	; 0xd0
   58368:	eor	r4, r4, r0
   5836c:	eor	r2, r2, sl
   58370:	eor	r3, r3, fp
   58374:	adds	r6, r6, r2
   58378:	ldrd	sl, [sp, #224]	; 0xe0
   5837c:	adc	r7, r7, r3
   58380:	adds	r8, r8, r6
   58384:	adc	r9, r9, r7
   58388:	ldrd	r6, [sp, #224]	; 0xe0
   5838c:	lsl	r1, r8, #30
   58390:	lsr	r3, r8, #28
   58394:	eor	r6, r6, r8
   58398:	eor	r7, r7, r9
   5839c:	strd	r6, [sp, #80]	; 0x50
   583a0:	add	r7, sp, #1536	; 0x600
   583a4:	orr	r1, r1, r9, lsr #2
   583a8:	lsl	r0, r9, #30
   583ac:	str	r1, [sp, #1440]	; 0x5a0
   583b0:	lsr	r1, r9, #28
   583b4:	orr	r3, r3, r9, lsl #4
   583b8:	orr	r0, r0, r8, lsr #2
   583bc:	str	r3, [sp, #1448]	; 0x5a8
   583c0:	orr	r1, r1, r8, lsl #4
   583c4:	lsr	r2, ip, #1
   583c8:	str	r1, [sp, #1452]	; 0x5ac
   583cc:	lsl	r3, r8, #25
   583d0:	str	r0, [sp, #1444]	; 0x5a4
   583d4:	add	ip, sp, #1536	; 0x600
   583d8:	ldrd	r0, [r7, #-96]	; 0xffffffa0
   583dc:	ldrd	r6, [r7, #-88]	; 0xffffffa8
   583e0:	orr	r3, r3, r9, lsr #7
   583e4:	str	r3, [sp, #1456]	; 0x5b0
   583e8:	lsl	r3, r9, #25
   583ec:	and	sl, sl, r8
   583f0:	and	fp, fp, r9
   583f4:	eor	r1, r1, r7
   583f8:	orr	r3, r3, r8, lsr #7
   583fc:	ldr	r7, [sp, #212]	; 0xd4
   58400:	eor	r0, r0, r6
   58404:	str	r3, [sp, #1460]	; 0x5b4
   58408:	strd	sl, [sp, #96]	; 0x60
   5840c:	ldrd	sl, [ip, #-80]	; 0xffffffb0
   58410:	orr	r2, r2, r7, lsl #31
   58414:	ldr	r6, [sp, #208]	; 0xd0
   58418:	lsr	r3, r7, #8
   5841c:	eor	sl, sl, r0
   58420:	eor	fp, fp, r1
   58424:	strd	sl, [sp, #24]
   58428:	add	fp, sp, #2048	; 0x800
   5842c:	add	sl, sp, #2304	; 0x900
   58430:	str	r2, [sp, #2336]	; 0x920
   58434:	lsr	r2, r7, #1
   58438:	orr	r3, r3, r6, lsl #24
   5843c:	orr	r2, r2, r6, lsl #31
   58440:	str	r3, [sp, #2332]	; 0x91c
   58444:	str	r2, [sp, #2340]	; 0x924
   58448:	add	r6, sp, #512	; 0x200
   5844c:	ldrd	r2, [fp, #248]	; 0xf8
   58450:	ldrd	sl, [sl]
   58454:	ldrd	r0, [r6, #-120]	; 0xffffff88
   58458:	add	r6, sp, #7168	; 0x1c00
   5845c:	eor	r3, r3, fp
   58460:	add	fp, sp, #2560	; 0xa00
   58464:	eor	r2, r2, sl
   58468:	eor	r1, r1, r3
   5846c:	eor	r0, r0, r2
   58470:	strd	r0, [r6, #96]	; 0x60
   58474:	ldrd	r2, [fp, #-200]	; 0xffffff38
   58478:	add	r6, sp, #512	; 0x200
   5847c:	ldrd	sl, [fp, #-192]	; 0xffffff40
   58480:	ldrd	r0, [r6, #-88]	; 0xffffffa8
   58484:	add	r6, sp, #7168	; 0x1c00
   58488:	eor	r3, r3, fp
   5848c:	add	fp, sp, #2560	; 0xa00
   58490:	eor	r2, r2, sl
   58494:	eor	r1, r1, r3
   58498:	eor	r0, r0, r2
   5849c:	ldrd	r2, [fp, #-232]	; 0xffffff18
   584a0:	ldrd	sl, [fp, #-224]	; 0xffffff20
   584a4:	ldr	r7, [sp, #112]	; 0x70
   584a8:	strd	r0, [r6, #112]	; 0x70
   584ac:	add	r6, sp, #512	; 0x200
   584b0:	eor	r3, r3, fp
   584b4:	ldr	fp, [sp, #116]	; 0x74
   584b8:	ldrd	r0, [r6, #-104]	; 0xffffff98
   584bc:	add	r6, sp, #7168	; 0x1c00
   584c0:	eor	r2, r2, sl
   584c4:	lsr	sl, r7, #7
   584c8:	eor	r0, r0, r2
   584cc:	eor	r1, r1, r3
   584d0:	lsr	r2, r7, #8
   584d4:	strd	r0, [r6, #104]	; 0x68
   584d8:	lsr	r3, r7, #1
   584dc:	orr	r1, sl, fp, lsl #25
   584e0:	str	r1, [sp, #536]	; 0x218
   584e4:	add	r1, sp, #1536	; 0x600
   584e8:	orr	r2, r2, fp, lsl #24
   584ec:	orr	r3, r3, fp, lsl #31
   584f0:	str	r2, [sp, #2584]	; 0xa18
   584f4:	lsr	r2, fp, #8
   584f8:	str	r3, [sp, #2592]	; 0xa20
   584fc:	lsr	r3, fp, #1
   58500:	ldrd	r0, [r1, #-200]	; 0xffffff38
   58504:	orr	r2, r2, r7, lsl #24
   58508:	orr	r3, r3, r7, lsl #31
   5850c:	ldrd	r6, [sp, #120]	; 0x78
   58510:	str	r3, [sp, #2596]	; 0xa24
   58514:	add	r3, sp, #512	; 0x200
   58518:	adds	r6, r6, r0
   5851c:	str	r2, [sp, #2588]	; 0xa1c
   58520:	adc	r7, r7, r1
   58524:	ldrd	r0, [r3, #-240]	; 0xffffff10
   58528:	ldrd	r2, [sp, #224]	; 0xe0
   5852c:	lsr	sl, fp, #7
   58530:	str	sl, [sp, #540]	; 0x21c
   58534:	movw	sl, #26061	; 0x65cd
   58538:	eor	r0, r0, r2
   5853c:	eor	r1, r1, r3
   58540:	movt	sl, #9199	; 0x23ef
   58544:	ldrd	r2, [sp]
   58548:	adds	r6, r6, sl
   5854c:	movw	fp, #17553	; 0x4491
   58550:	movt	fp, #28983	; 0x7137
   58554:	and	r0, r0, r8
   58558:	adc	r7, r7, fp
   5855c:	adds	r6, r6, r2
   58560:	adc	r7, r7, r3
   58564:	adds	sl, r6, r4
   58568:	adc	fp, r7, r5
   5856c:	add	r7, sp, #512	; 0x200
   58570:	and	r1, r1, r9
   58574:	ldrd	r4, [r7, #-240]	; 0xffffff10
   58578:	ldrd	r6, [sp, #224]	; 0xe0
   5857c:	and	r4, r4, r6
   58580:	add	r6, sp, #512	; 0x200
   58584:	and	r5, r5, r7
   58588:	eor	r0, r0, r4
   5858c:	ldrd	r2, [r6, #-216]	; 0xffffff28
   58590:	movw	r4, #15151	; 0x3b2f
   58594:	ldrd	r6, [sp, #128]	; 0x80
   58598:	movt	r4, #60493	; 0xec4d
   5859c:	adds	r2, r2, sl
   585a0:	eor	r1, r1, r5
   585a4:	adc	r3, r3, fp
   585a8:	strd	r2, [sp, #32]
   585ac:	add	r3, sp, #512	; 0x200
   585b0:	movw	r5, #64463	; 0xfbcf
   585b4:	movt	r5, #46528	; 0xb5c0
   585b8:	ldrd	r2, [r3, #-208]	; 0xffffff30
   585bc:	adds	r6, r6, r2
   585c0:	adc	r7, r7, r3
   585c4:	adds	r4, r4, r6
   585c8:	adc	r5, r5, r7
   585cc:	strd	r4, [sp]
   585d0:	ldr	r5, [sp, #32]
   585d4:	add	r7, sp, #1536	; 0x600
   585d8:	ldr	r6, [sp, #36]	; 0x24
   585dc:	lsr	r2, r5, #18
   585e0:	lsr	r3, r5, #14
   585e4:	orr	r2, r2, r6, lsl #14
   585e8:	orr	r3, r3, r6, lsl #18
   585ec:	str	r2, [sp, #1464]	; 0x5b8
   585f0:	lsr	ip, r6, #18
   585f4:	str	r3, [sp, #1472]	; 0x5c0
   585f8:	lsr	r2, r6, #14
   585fc:	lsl	r3, r5, #23
   58600:	orr	ip, ip, r5, lsl #14
   58604:	orr	r2, r2, r5, lsl #18
   58608:	orr	r3, r3, r6, lsr #9
   5860c:	str	ip, [sp, #1468]	; 0x5bc
   58610:	str	r2, [sp, #1476]	; 0x5c4
   58614:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   58618:	str	r3, [sp, #1480]	; 0x5c8
   5861c:	lsl	r3, r6, #23
   58620:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   58624:	eor	r5, r5, r7
   58628:	ldr	r7, [sp, #32]
   5862c:	eor	r4, r4, r6
   58630:	orr	r3, r3, r7, lsr #9
   58634:	ldrd	r6, [sp, #232]	; 0xe8
   58638:	str	r3, [sp, #1484]	; 0x5cc
   5863c:	ldrd	r2, [sp, #32]
   58640:	bic	r2, r6, r2
   58644:	bic	r3, r7, r3
   58648:	strd	r2, [sp, #56]	; 0x38
   5864c:	add	r3, sp, #1536	; 0x600
   58650:	ldrd	r6, [sp, #24]
   58654:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   58658:	adds	r0, r0, r6
   5865c:	adc	r1, r1, r7
   58660:	eor	r4, r4, r2
   58664:	ldrd	r6, [sp, #16]
   58668:	eor	r5, r5, r3
   5866c:	ldrd	r2, [sp, #32]
   58670:	and	r2, r2, r6
   58674:	and	r3, r3, r7
   58678:	ldrd	r6, [sp]
   5867c:	adds	r4, r4, r6
   58680:	adc	r5, r5, r7
   58684:	ldrd	r6, [sp, #56]	; 0x38
   58688:	adds	sl, sl, r0
   5868c:	eor	r2, r2, r6
   58690:	adc	fp, fp, r1
   58694:	eor	r3, r3, r7
   58698:	adds	r0, r4, r2
   5869c:	add	r7, sp, #512	; 0x200
   586a0:	adc	r1, r5, r3
   586a4:	ldrd	r2, [sp, #232]	; 0xe8
   586a8:	ldrd	r4, [sp, #136]	; 0x88
   586ac:	ldrd	r6, [r7, #-240]	; 0xffffff10
   586b0:	adds	r4, r4, r2
   586b4:	strd	r0, [sp, #24]
   586b8:	adc	r5, r5, r3
   586bc:	adds	r0, r0, r6
   586c0:	adc	r1, r1, r7
   586c4:	lsl	r3, sl, #30
   586c8:	strd	r0, [sp, #56]	; 0x38
   586cc:	orr	r3, r3, fp, lsr #2
   586d0:	ldr	ip, [sp, #56]	; 0x38
   586d4:	add	r7, sp, #1536	; 0x600
   586d8:	str	r3, [sp, #1488]	; 0x5d0
   586dc:	lsr	r3, r0, #18
   586e0:	ldr	r0, [sp, #60]	; 0x3c
   586e4:	lsr	r1, sl, #28
   586e8:	lsr	r2, ip, #14
   586ec:	orr	r1, r1, fp, lsl #4
   586f0:	str	r1, [sp, #1496]	; 0x5d8
   586f4:	lsl	r1, sl, #25
   586f8:	orr	r3, r3, r0, lsl #14
   586fc:	str	r3, [sp, #1512]	; 0x5e8
   58700:	lsr	r3, r0, #18
   58704:	mov	r6, r0
   58708:	orr	r2, r2, r0, lsl #18
   5870c:	orr	r3, r3, ip, lsl #14
   58710:	str	r2, [sp, #1520]	; 0x5f0
   58714:	lsr	r2, r0, #14
   58718:	str	r3, [sp, #1516]	; 0x5ec
   5871c:	lsl	r3, ip, #23
   58720:	orr	r2, r2, ip, lsl #18
   58724:	orr	r3, r3, r6, lsr #9
   58728:	str	r2, [sp, #1524]	; 0x5f4
   5872c:	lsl	r2, r6, #23
   58730:	str	r3, [sp, #1528]	; 0x5f8
   58734:	lsl	r3, fp, #30
   58738:	orr	r2, r2, ip, lsr #9
   5873c:	orr	r3, r3, sl, lsr #2
   58740:	str	r2, [sp, #1532]	; 0x5fc
   58744:	lsr	r0, fp, #28
   58748:	str	r3, [sp, #1492]	; 0x5d4
   5874c:	orr	r0, r0, sl, lsl #4
   58750:	ldrd	r2, [r7, #-24]	; 0xffffffe8
   58754:	orr	r1, r1, fp, lsr #7
   58758:	ldrd	r6, [r7, #-16]
   5875c:	add	ip, sp, #1536	; 0x600
   58760:	str	r0, [sp, #1500]	; 0x5dc
   58764:	eor	r3, r3, r7
   58768:	add	r7, sp, #1536	; 0x600
   5876c:	str	r1, [sp, #1504]	; 0x5e0
   58770:	eor	r2, r2, r6
   58774:	ldrd	r6, [r7, #-8]
   58778:	lsl	r1, fp, #25
   5877c:	orr	r1, r1, sl, lsr #7
   58780:	str	r1, [sp, #1508]	; 0x5e4
   58784:	eor	r2, r2, r6
   58788:	add	r1, sp, #1536	; 0x600
   5878c:	movw	r6, #56252	; 0xdbbc
   58790:	movt	r6, #33161	; 0x8189
   58794:	adds	r6, r6, r4
   58798:	eor	r3, r3, r7
   5879c:	movw	r7, #56229	; 0xdba5
   587a0:	movt	r7, #59829	; 0xe9b5
   587a4:	adc	r7, r7, r5
   587a8:	strd	r6, [sp, #184]	; 0xb8
   587ac:	ldrd	r6, [r1, #-48]	; 0xffffffd0
   587b0:	ldrd	r0, [r1, #-40]	; 0xffffffd8
   587b4:	ldrd	r4, [sp, #80]	; 0x50
   587b8:	eor	r6, r6, r0
   587bc:	eor	r7, r7, r1
   587c0:	ldrd	r0, [sp, #184]	; 0xb8
   587c4:	and	r4, r4, sl
   587c8:	and	r5, r5, fp
   587cc:	adds	r0, r0, r2
   587d0:	adc	r1, r1, r3
   587d4:	ldrd	r2, [sp, #16]
   587d8:	strd	r0, [sp, #80]	; 0x50
   587dc:	ldrd	r0, [sp, #56]	; 0x38
   587e0:	bic	r0, r2, r0
   587e4:	bic	r1, r3, r1
   587e8:	ldrd	r2, [ip, #-32]	; 0xffffffe0
   587ec:	eor	r2, r2, r6
   587f0:	eor	r3, r3, r7
   587f4:	strd	r2, [sp]
   587f8:	ldrd	r2, [sp, #96]	; 0x60
   587fc:	ldrd	r6, [sp, #32]
   58800:	eor	r4, r4, r2
   58804:	eor	r5, r5, r3
   58808:	ldrd	r2, [sp, #56]	; 0x38
   5880c:	and	r2, r2, r6
   58810:	and	r3, r3, r7
   58814:	ldrd	r6, [sp]
   58818:	eor	r2, r2, r0
   5881c:	eor	r3, r3, r1
   58820:	ldrd	r0, [sp, #24]
   58824:	adds	r4, r4, r6
   58828:	adc	r5, r5, r7
   5882c:	adds	r0, r0, r4
   58830:	adc	r1, r1, r5
   58834:	ldrd	r4, [sp, #80]	; 0x50
   58838:	ldrd	r6, [sp, #104]	; 0x68
   5883c:	adds	r4, r4, r2
   58840:	strd	r0, [sp, #24]
   58844:	adc	r5, r5, r3
   58848:	movw	r0, #46392	; 0xb538
   5884c:	ldrd	r2, [sp, #224]	; 0xe0
   58850:	movt	r0, #62280	; 0xf348
   58854:	adds	r6, r6, r0
   58858:	movw	r1, #49755	; 0xc25b
   5885c:	movt	r1, #14678	; 0x3956
   58860:	strd	r4, [sp, #96]	; 0x60
   58864:	adc	r7, r7, r1
   58868:	adds	r4, r4, r2
   5886c:	adc	r5, r5, r3
   58870:	strd	r4, [sp, #80]	; 0x50
   58874:	ldr	r4, [sp, #24]
   58878:	ldr	ip, [sp, #80]	; 0x50
   5887c:	ldr	r5, [sp, #28]
   58880:	ldr	r0, [sp, #84]	; 0x54
   58884:	lsl	r3, r4, #30
   58888:	lsr	r2, r4, #28
   5888c:	lsr	r1, ip, #18
   58890:	ldr	r4, [sp, #80]	; 0x50
   58894:	orr	r3, r3, r5, lsr #2
   58898:	str	r3, [sp, #1536]	; 0x600
   5889c:	lsr	r3, ip, #14
   588a0:	ldr	ip, [sp, #28]
   588a4:	orr	r1, r1, r0, lsl #14
   588a8:	orr	r3, r3, r0, lsl #18
   588ac:	str	r1, [sp, #1560]	; 0x618
   588b0:	str	r3, [sp, #1568]	; 0x620
   588b4:	lsr	r1, r0, #18
   588b8:	lsr	r3, r0, #14
   588bc:	orr	r2, r2, ip, lsl #4
   588c0:	orr	r1, r1, r4, lsl #14
   588c4:	orr	r3, r3, r4, lsl #18
   588c8:	str	r2, [sp, #1544]	; 0x608
   588cc:	lsl	r2, r4, #23
   588d0:	str	r1, [sp, #1564]	; 0x61c
   588d4:	lsr	r1, ip, #28
   588d8:	ldr	r4, [sp, #24]
   588dc:	lsl	r0, ip, #30
   588e0:	ldr	r5, [sp, #84]	; 0x54
   588e4:	str	r3, [sp, #1572]	; 0x624
   588e8:	orr	r1, r1, r4, lsl #4
   588ec:	str	r1, [sp, #1548]	; 0x60c
   588f0:	ldr	r1, [sp, #80]	; 0x50
   588f4:	orr	r2, r2, r5, lsr #9
   588f8:	str	r2, [sp, #1576]	; 0x628
   588fc:	lsl	r2, r5, #23
   58900:	add	r5, sp, #1536	; 0x600
   58904:	orr	r0, r0, r4, lsr #2
   58908:	orr	r2, r2, r1, lsr #9
   5890c:	str	r0, [sp, #1540]	; 0x604
   58910:	lsl	r3, r4, #25
   58914:	ldrd	r0, [r5, #24]
   58918:	ldrd	r4, [r5, #32]
   5891c:	ldr	ip, [sp, #28]
   58920:	eor	r1, r1, r5
   58924:	ldr	r5, [sp, #24]
   58928:	str	r2, [sp, #1580]	; 0x62c
   5892c:	eor	r0, r0, r4
   58930:	orr	r3, r3, ip, lsr #7
   58934:	str	r3, [sp, #1552]	; 0x610
   58938:	lsl	r3, ip, #25
   5893c:	eor	r4, sl, r8
   58940:	orr	r3, r3, r5, lsr #7
   58944:	str	r3, [sp, #1556]	; 0x614
   58948:	ldrd	r2, [sp, #16]
   5894c:	eor	r5, fp, r9
   58950:	adds	r2, r2, r6
   58954:	add	r6, sp, #1536	; 0x600
   58958:	adc	r3, r3, r7
   5895c:	strd	r2, [sp, #16]
   58960:	ldrd	r2, [r6, #40]	; 0x28
   58964:	ldrd	r6, [sp, #32]
   58968:	eor	r2, r2, r0
   5896c:	eor	r3, r3, r1
   58970:	ldrd	r0, [sp, #80]	; 0x50
   58974:	bic	r0, r6, r0
   58978:	bic	r1, r7, r1
   5897c:	ldrd	r6, [sp, #24]
   58980:	and	r6, r6, r4
   58984:	and	r7, r7, r5
   58988:	strd	r6, [sp]
   5898c:	ldrd	r6, [sp, #16]
   58990:	ldrd	r4, [sp, #56]	; 0x38
   58994:	adds	r6, r6, r2
   58998:	adc	r7, r7, r3
   5899c:	ldrd	r2, [sp, #80]	; 0x50
   589a0:	and	r3, r3, r5
   589a4:	add	r5, sp, #1536	; 0x600
   589a8:	and	r2, r2, r4
   589ac:	eor	r1, r1, r3
   589b0:	eor	r0, r0, r2
   589b4:	ldrd	r2, [r5]
   589b8:	ldrd	r4, [r5, #8]
   589bc:	eor	r3, r3, r5
   589c0:	add	r5, sp, #1536	; 0x600
   589c4:	eor	r2, r2, r4
   589c8:	ldrd	r4, [r5, #16]
   589cc:	eor	r2, r2, r4
   589d0:	adds	r4, r6, r0
   589d4:	eor	r3, r3, r5
   589d8:	and	r0, sl, r8
   589dc:	adc	r5, r7, r1
   589e0:	adds	r8, r8, r4
   589e4:	and	r1, fp, r9
   589e8:	strd	r4, [sp, #16]
   589ec:	adc	r9, r9, r5
   589f0:	ldrd	r4, [sp]
   589f4:	ldrd	r6, [sp, #96]	; 0x60
   589f8:	eor	r4, r4, r0
   589fc:	eor	r5, r5, r1
   58a00:	adds	r4, r4, r2
   58a04:	lsr	r2, r8, #14
   58a08:	adc	r5, r5, r3
   58a0c:	adds	r6, r6, r4
   58a10:	adc	r7, r7, r5
   58a14:	lsr	r3, r8, #18
   58a18:	orr	r3, r3, r9, lsl #14
   58a1c:	orr	r2, r2, r9, lsl #18
   58a20:	str	r3, [sp, #1608]	; 0x648
   58a24:	lsl	r3, r6, #30
   58a28:	str	r2, [sp, #1616]	; 0x650
   58a2c:	lsr	r2, r9, #14
   58a30:	ldrd	r0, [sp, #24]
   58a34:	orr	r3, r3, r7, lsr #2
   58a38:	orr	r2, r2, r8, lsl #18
   58a3c:	str	r3, [sp, #1584]	; 0x630
   58a40:	lsr	ip, r9, #18
   58a44:	str	r2, [sp, #1620]	; 0x654
   58a48:	lsr	r4, r6, #28
   58a4c:	lsl	r3, r8, #23
   58a50:	lsl	r2, r6, #25
   58a54:	add	r5, sp, #1536	; 0x600
   58a58:	orr	r4, r4, r7, lsl #4
   58a5c:	orr	ip, ip, r8, lsl #14
   58a60:	str	r4, [sp, #1592]	; 0x638
   58a64:	orr	r3, r3, r9, lsr #9
   58a68:	str	ip, [sp, #1612]	; 0x64c
   58a6c:	orr	r2, r2, r7, lsr #7
   58a70:	str	r3, [sp, #1624]	; 0x658
   58a74:	lsl	r4, r7, #30
   58a78:	str	r2, [sp, #1600]	; 0x640
   58a7c:	lsr	ip, r7, #28
   58a80:	lsl	r3, r9, #23
   58a84:	lsl	r2, r7, #25
   58a88:	orr	r4, r4, r6, lsr #2
   58a8c:	orr	ip, ip, r6, lsl #4
   58a90:	str	r4, [sp, #1588]	; 0x634
   58a94:	orr	r3, r3, r8, lsr #9
   58a98:	str	ip, [sp, #1596]	; 0x63c
   58a9c:	orr	r2, r2, r6, lsr #7
   58aa0:	str	r3, [sp, #1628]	; 0x65c
   58aa4:	eor	r1, r1, fp
   58aa8:	str	r2, [sp, #1604]	; 0x644
   58aac:	eor	r0, r0, sl
   58ab0:	ldrd	r2, [r5, #48]	; 0x30
   58ab4:	ldrd	r4, [r5, #56]	; 0x38
   58ab8:	eor	r2, r2, r4
   58abc:	eor	r3, r3, r5
   58ac0:	strd	r2, [sp]
   58ac4:	and	r3, r1, r7
   58ac8:	add	r1, sp, #1536	; 0x600
   58acc:	and	r2, r0, r6
   58ad0:	ldrd	r4, [sp]
   58ad4:	ldrd	r0, [r1, #64]	; 0x40
   58ad8:	strd	r2, [sp, #40]	; 0x28
   58adc:	ldrd	r2, [sp, #24]
   58ae0:	eor	r4, r4, r0
   58ae4:	eor	r5, r5, r1
   58ae8:	ldrd	r0, [sp, #40]	; 0x28
   58aec:	and	r2, r2, sl
   58af0:	and	r3, r3, fp
   58af4:	eor	r0, r0, r2
   58af8:	eor	r1, r1, r3
   58afc:	adds	r4, r4, r0
   58b00:	movw	r2, #53273	; 0xd019
   58b04:	adc	r5, r5, r1
   58b08:	add	r1, sp, #1536	; 0x600
   58b0c:	strd	r4, [sp]
   58b10:	movt	r2, #46597	; 0xb605
   58b14:	ldrd	r4, [r1, #72]	; 0x48
   58b18:	movw	r3, #4593	; 0x11f1
   58b1c:	ldrd	r0, [r1, #80]	; 0x50
   58b20:	movt	r3, #23025	; 0x59f1
   58b24:	eor	r4, r4, r0
   58b28:	eor	r5, r5, r1
   58b2c:	ldrd	r0, [sp, #192]	; 0xc0
   58b30:	adds	r2, r2, r0
   58b34:	adc	r3, r3, r1
   58b38:	add	r1, sp, #1536	; 0x600
   58b3c:	ldrd	r0, [r1, #88]	; 0x58
   58b40:	eor	r4, r4, r0
   58b44:	eor	r5, r5, r1
   58b48:	ldrd	r0, [sp, #32]
   58b4c:	adds	r2, r2, r0
   58b50:	adc	r3, r3, r1
   58b54:	ldrd	r0, [sp, #56]	; 0x38
   58b58:	bic	r0, r0, r8
   58b5c:	bic	r1, r1, r9
   58b60:	strd	r0, [sp, #32]
   58b64:	adds	r0, r2, r4
   58b68:	adc	r1, r3, r5
   58b6c:	ldrd	r4, [sp, #80]	; 0x50
   58b70:	ldrd	r2, [sp, #32]
   58b74:	and	r4, r4, r8
   58b78:	and	r5, r5, r9
   58b7c:	strd	r0, [sp, #40]	; 0x28
   58b80:	eor	r4, r4, r2
   58b84:	ldrd	r0, [sp, #16]
   58b88:	eor	r5, r5, r3
   58b8c:	ldrd	r2, [sp]
   58b90:	adds	r0, r0, r2
   58b94:	adc	r1, r1, r3
   58b98:	strd	r0, [sp, #16]
   58b9c:	ldrd	r0, [sp, #40]	; 0x28
   58ba0:	ldrd	r2, [sp, #24]
   58ba4:	adds	r0, r0, r4
   58ba8:	adc	r1, r1, r5
   58bac:	strd	r0, [sp, #96]	; 0x60
   58bb0:	adds	r0, r0, sl
   58bb4:	eor	r3, r3, r7
   58bb8:	adc	r1, r1, fp
   58bbc:	strd	r0, [sp, #32]
   58bc0:	ldr	r4, [sp, #16]
   58bc4:	eor	r2, r2, r6
   58bc8:	ldr	r5, [sp, #20]
   58bcc:	ldr	sl, [sp, #16]
   58bd0:	lsl	r1, r4, #30
   58bd4:	lsr	r0, r4, #28
   58bd8:	orr	r1, r1, r5, lsr #2
   58bdc:	orr	r0, r0, r5, lsl #4
   58be0:	str	r1, [sp, #1632]	; 0x660
   58be4:	lsr	r4, r5, #28
   58be8:	str	r0, [sp, #1640]	; 0x668
   58bec:	lsl	r1, r5, #30
   58bf0:	ldr	r0, [sp, #16]
   58bf4:	orr	r1, r1, sl, lsr #2
   58bf8:	orr	r4, r4, sl, lsl #4
   58bfc:	ldr	sl, [sp, #20]
   58c00:	ldr	r5, [sp, #32]
   58c04:	lsl	ip, r0, #25
   58c08:	str	r4, [sp, #1644]	; 0x66c
   58c0c:	orr	ip, ip, sl, lsr #7
   58c10:	str	ip, [sp, #1648]	; 0x670
   58c14:	ldr	ip, [sp, #36]	; 0x24
   58c18:	lsl	r4, sl, #25
   58c1c:	ldr	sl, [sp, #16]
   58c20:	lsr	r0, r5, #18
   58c24:	str	r1, [sp, #1636]	; 0x664
   58c28:	lsr	r1, r5, #14
   58c2c:	ldr	r5, [sp, #32]
   58c30:	orr	r0, r0, ip, lsl #14
   58c34:	str	r0, [sp, #1656]	; 0x678
   58c38:	mov	r0, ip
   58c3c:	orr	r1, r1, r0, lsl #18
   58c40:	orr	r4, r4, sl, lsr #7
   58c44:	lsr	r0, r0, #14
   58c48:	ldrd	sl, [sp, #16]
   58c4c:	orr	r0, r0, r5, lsl #18
   58c50:	str	r0, [sp, #1668]	; 0x684
   58c54:	ldr	r0, [sp, #36]	; 0x24
   58c58:	and	r3, r3, fp
   58c5c:	lsr	ip, ip, #18
   58c60:	ldr	fp, [sp, #32]
   58c64:	str	r1, [sp, #1664]	; 0x680
   58c68:	orr	ip, ip, r5, lsl #14
   58c6c:	lsl	r1, r5, #23
   58c70:	add	r5, sp, #1536	; 0x600
   58c74:	str	ip, [sp, #1660]	; 0x67c
   58c78:	lsl	ip, r0, #23
   58c7c:	str	r4, [sp, #1652]	; 0x674
   58c80:	orr	ip, ip, fp, lsr #9
   58c84:	orr	r1, r1, r0, lsr #9
   58c88:	add	fp, sp, #1536	; 0x600
   58c8c:	str	r1, [sp, #1672]	; 0x688
   58c90:	and	r2, r2, sl
   58c94:	ldrd	r0, [r5, #96]	; 0x60
   58c98:	ldrd	r4, [r5, #104]	; 0x68
   58c9c:	ldrd	sl, [fp, #112]	; 0x70
   58ca0:	eor	r0, r0, r4
   58ca4:	eor	r1, r1, r5
   58ca8:	ldrd	r4, [sp, #24]
   58cac:	eor	r0, r0, sl
   58cb0:	eor	r1, r1, fp
   58cb4:	ldrd	sl, [sp, #200]	; 0xc8
   58cb8:	and	r4, r4, r6
   58cbc:	and	r5, r5, r7
   58cc0:	eor	r2, r2, r4
   58cc4:	movw	r4, #20379	; 0x4f9b
   58cc8:	movt	r4, #44825	; 0xaf19
   58ccc:	eor	r3, r3, r5
   58cd0:	adds	sl, sl, r4
   58cd4:	movw	r5, #33444	; 0x82a4
   58cd8:	movt	r5, #37439	; 0x923f
   58cdc:	str	ip, [sp, #1676]	; 0x68c
   58ce0:	adc	fp, fp, r5
   58ce4:	add	r5, sp, #1536	; 0x600
   58ce8:	adds	r2, r2, r0
   58cec:	add	ip, sp, #1536	; 0x600
   58cf0:	adc	r3, r3, r1
   58cf4:	ldrd	r0, [r5, #120]	; 0x78
   58cf8:	ldrd	r4, [r5, #128]	; 0x80
   58cfc:	eor	r0, r0, r4
   58d00:	eor	r1, r1, r5
   58d04:	ldrd	r4, [sp, #56]	; 0x38
   58d08:	adds	sl, sl, r4
   58d0c:	adc	fp, fp, r5
   58d10:	ldrd	r4, [ip, #136]	; 0x88
   58d14:	eor	r4, r4, r0
   58d18:	eor	r5, r5, r1
   58d1c:	strd	r4, [sp, #56]	; 0x38
   58d20:	ldrd	r4, [sp, #80]	; 0x50
   58d24:	ldrd	r0, [sp, #32]
   58d28:	bic	r0, r4, r0
   58d2c:	bic	r1, r5, r1
   58d30:	ldrd	r4, [sp, #96]	; 0x60
   58d34:	strd	r0, [sp]
   58d38:	ldrd	r0, [sp, #56]	; 0x38
   58d3c:	adds	r4, r4, r2
   58d40:	adc	r5, r5, r3
   58d44:	ldrd	r2, [sp, #32]
   58d48:	adds	sl, sl, r0
   58d4c:	adc	fp, fp, r1
   58d50:	ldrd	r0, [sp]
   58d54:	and	r2, r2, r8
   58d58:	and	r3, r3, r9
   58d5c:	eor	r2, r2, r0
   58d60:	eor	r3, r3, r1
   58d64:	ldrd	r0, [sp, #24]
   58d68:	adds	sl, sl, r2
   58d6c:	adc	fp, fp, r3
   58d70:	lsl	r2, r4, #30
   58d74:	adds	r0, r0, sl
   58d78:	lsr	r3, r4, #28
   58d7c:	adc	r1, r1, fp
   58d80:	strd	r0, [sp, #56]	; 0x38
   58d84:	lsr	r1, r5, #28
   58d88:	orr	r2, r2, r5, lsr #2
   58d8c:	orr	r1, r1, r4, lsl #4
   58d90:	str	r1, [sp, #1692]	; 0x69c
   58d94:	ldr	r1, [sp, #56]	; 0x38
   58d98:	orr	r3, r3, r5, lsl #4
   58d9c:	str	r2, [sp, #1680]	; 0x690
   58da0:	lsl	r2, r5, #30
   58da4:	str	r3, [sp, #1688]	; 0x698
   58da8:	lsl	r3, r4, #25
   58dac:	orr	r2, r2, r4, lsr #2
   58db0:	orr	r3, r3, r5, lsr #7
   58db4:	str	r2, [sp, #1684]	; 0x694
   58db8:	lsr	r2, r1, #14
   58dbc:	str	r3, [sp, #1696]	; 0x6a0
   58dc0:	lsr	r3, r0, #18
   58dc4:	ldrd	r0, [sp, #16]
   58dc8:	lsl	ip, r5, #25
   58dcc:	orr	ip, ip, r4, lsr #7
   58dd0:	str	ip, [sp, #1700]	; 0x6a4
   58dd4:	eor	r0, r0, r6
   58dd8:	eor	r1, r1, r7
   58ddc:	strd	r0, [sp]
   58de0:	ldr	r1, [sp, #60]	; 0x3c
   58de4:	orr	r3, r3, r1, lsl #14
   58de8:	orr	r2, r2, r1, lsl #18
   58dec:	lsr	r0, r1, #14
   58df0:	str	r3, [sp, #1704]	; 0x6a8
   58df4:	lsr	r3, r1, #18
   58df8:	ldr	r1, [sp, #56]	; 0x38
   58dfc:	str	r0, [sp, #24]
   58e00:	str	r2, [sp, #1712]	; 0x6b0
   58e04:	lsl	ip, r1, #23
   58e08:	ldrd	r0, [sp]
   58e0c:	and	r0, r0, r4
   58e10:	and	r1, r1, r5
   58e14:	strd	r0, [sp, #40]	; 0x28
   58e18:	ldr	r1, [sp, #56]	; 0x38
   58e1c:	orr	r3, r3, r1, lsl #14
   58e20:	add	r1, sp, #1536	; 0x600
   58e24:	str	r3, [sp, #1708]	; 0x6ac
   58e28:	ldrd	r2, [r1, #144]	; 0x90
   58e2c:	ldrd	r0, [r1, #152]	; 0x98
   58e30:	eor	r2, r2, r0
   58e34:	eor	r3, r3, r1
   58e38:	strd	r2, [sp]
   58e3c:	ldr	r3, [sp, #60]	; 0x3c
   58e40:	ldr	r2, [sp, #56]	; 0x38
   58e44:	ldr	r1, [sp, #24]
   58e48:	orr	ip, ip, r3, lsr #9
   58e4c:	orr	r1, r1, r2, lsl #18
   58e50:	str	r1, [sp, #1716]	; 0x6b4
   58e54:	str	ip, [sp, #1720]	; 0x6b8
   58e58:	lsl	ip, r3, #23
   58e5c:	ldrd	r0, [sp, #16]
   58e60:	and	r0, r0, r6
   58e64:	and	r1, r1, r7
   58e68:	strd	r0, [sp, #24]
   58e6c:	add	r1, sp, #1536	; 0x600
   58e70:	ldrd	r2, [r1, #160]	; 0xa0
   58e74:	ldrd	r0, [sp]
   58e78:	eor	r2, r2, r0
   58e7c:	eor	r3, r3, r1
   58e80:	ldrd	r0, [sp, #40]	; 0x28
   58e84:	strd	r2, [sp]
   58e88:	ldrd	r2, [sp, #24]
   58e8c:	eor	r1, r1, r3
   58e90:	ldr	r3, [sp, #56]	; 0x38
   58e94:	eor	r0, r0, r2
   58e98:	orr	ip, ip, r3, lsr #9
   58e9c:	ldrd	r2, [sp]
   58ea0:	str	ip, [sp, #1724]	; 0x6bc
   58ea4:	add	ip, sp, #1536	; 0x600
   58ea8:	adds	r2, r2, r0
   58eac:	movw	r0, #33048	; 0x8118
   58eb0:	adc	r3, r3, r1
   58eb4:	strd	r2, [sp]
   58eb8:	ldrd	r2, [sp, #208]	; 0xd0
   58ebc:	movt	r0, #55917	; 0xda6d
   58ec0:	movw	r1, #24277	; 0x5ed5
   58ec4:	movt	r1, #43804	; 0xab1c
   58ec8:	adds	r2, r2, r0
   58ecc:	adc	r3, r3, r1
   58ed0:	add	r1, sp, #1536	; 0x600
   58ed4:	strd	r2, [sp, #24]
   58ed8:	ldrd	r2, [r1, #168]	; 0xa8
   58edc:	ldrd	r0, [r1, #176]	; 0xb0
   58ee0:	eor	r2, r2, r0
   58ee4:	eor	r3, r3, r1
   58ee8:	ldrd	r0, [sp]
   58eec:	adds	sl, sl, r0
   58ef0:	adc	fp, fp, r1
   58ef4:	ldrd	r0, [ip, #184]	; 0xb8
   58ef8:	eor	r0, r0, r2
   58efc:	eor	r1, r1, r3
   58f00:	ldrd	r2, [sp, #80]	; 0x50
   58f04:	lsr	ip, fp, #28
   58f08:	strd	r0, [sp]
   58f0c:	orr	ip, ip, sl, lsl #4
   58f10:	ldrd	r0, [sp, #24]
   58f14:	adds	r0, r0, r2
   58f18:	adc	r1, r1, r3
   58f1c:	strd	r0, [sp, #24]
   58f20:	ldrd	r0, [sp, #56]	; 0x38
   58f24:	ldrd	r2, [sp, #56]	; 0x38
   58f28:	bic	r0, r8, r0
   58f2c:	bic	r1, r9, r1
   58f30:	strd	r0, [sp, #80]	; 0x50
   58f34:	ldrd	r0, [sp, #32]
   58f38:	and	r2, r2, r0
   58f3c:	and	r3, r3, r1
   58f40:	ldrd	r0, [sp, #24]
   58f44:	strd	r2, [sp, #40]	; 0x28
   58f48:	ldrd	r2, [sp]
   58f4c:	adds	r2, r2, r0
   58f50:	adc	r3, r3, r1
   58f54:	ldrd	r0, [sp, #40]	; 0x28
   58f58:	strd	r2, [sp]
   58f5c:	ldrd	r2, [sp, #80]	; 0x50
   58f60:	eor	r0, r0, r2
   58f64:	eor	r1, r1, r3
   58f68:	ldrd	r2, [sp]
   58f6c:	adds	r2, r2, r0
   58f70:	adc	r3, r3, r1
   58f74:	strd	r2, [sp, #24]
   58f78:	ldrd	r0, [sp, #24]
   58f7c:	lsl	r3, sl, #30
   58f80:	orr	r3, r3, fp, lsr #2
   58f84:	lsl	r2, fp, #30
   58f88:	adds	r6, r6, r0
   58f8c:	str	r3, [sp, #1728]	; 0x6c0
   58f90:	adc	r7, r7, r1
   58f94:	str	r2, [sp, #80]	; 0x50
   58f98:	lsr	r3, r6, #14
   58f9c:	lsr	r2, r6, #18
   58fa0:	orr	r2, r2, r7, lsl #14
   58fa4:	orr	r3, r3, r7, lsl #18
   58fa8:	str	r2, [sp, #1752]	; 0x6d8
   58fac:	lsr	r2, r7, #14
   58fb0:	str	r3, [sp, #1760]	; 0x6e0
   58fb4:	lsl	r3, r6, #23
   58fb8:	orr	r2, r2, r6, lsl #18
   58fbc:	orr	r3, r3, r7, lsr #9
   58fc0:	str	r2, [sp, #1764]	; 0x6e4
   58fc4:	lsr	r1, sl, #28
   58fc8:	str	r3, [sp, #1768]	; 0x6e8
   58fcc:	orr	r1, r1, fp, lsl #4
   58fd0:	ldrd	r2, [sp, #16]
   58fd4:	lsl	r0, sl, #25
   58fd8:	str	r1, [sp, #1736]	; 0x6c8
   58fdc:	str	r0, [sp]
   58fe0:	eor	r2, r2, r4
   58fe4:	ldr	r1, [sp, #80]	; 0x50
   58fe8:	eor	r3, r3, r5
   58fec:	str	ip, [sp, #1740]	; 0x6cc
   58ff0:	lsr	r0, r7, #18
   58ff4:	ldr	ip, [sp]
   58ff8:	orr	r1, r1, sl, lsr #2
   58ffc:	strd	r2, [sp]
   59000:	add	r3, sp, #1536	; 0x600
   59004:	str	r1, [sp, #1732]	; 0x6c4
   59008:	orr	r0, r0, r6, lsl #14
   5900c:	lsl	r1, fp, #25
   59010:	str	r0, [sp, #1756]	; 0x6dc
   59014:	lsl	r0, r7, #23
   59018:	orr	r1, r1, sl, lsr #7
   5901c:	orr	r0, r0, r6, lsr #9
   59020:	str	r1, [sp, #1748]	; 0x6d4
   59024:	str	r0, [sp, #1772]	; 0x6ec
   59028:	orr	ip, ip, fp, lsr #7
   5902c:	ldrd	r0, [r3, #192]	; 0xc0
   59030:	ldrd	r2, [r3, #200]	; 0xc8
   59034:	str	ip, [sp, #1744]	; 0x6d0
   59038:	add	ip, sp, #1536	; 0x600
   5903c:	eor	r0, r0, r2
   59040:	eor	r1, r1, r3
   59044:	ldrd	r2, [sp]
   59048:	and	r2, r2, sl
   5904c:	and	r3, r3, fp
   59050:	strd	r2, [sp, #40]	; 0x28
   59054:	ldrd	r2, [sp, #16]
   59058:	and	r2, r2, r4
   5905c:	and	r3, r3, r5
   59060:	strd	r2, [sp, #80]	; 0x50
   59064:	ldrd	r2, [ip, #208]	; 0xd0
   59068:	eor	r2, r2, r0
   5906c:	eor	r3, r3, r1
   59070:	ldrd	r0, [sp, #40]	; 0x28
   59074:	strd	r2, [sp]
   59078:	ldrd	r2, [sp, #80]	; 0x50
   5907c:	eor	r0, r0, r2
   59080:	eor	r1, r1, r3
   59084:	ldrd	r2, [sp, #216]	; 0xd8
   59088:	strd	r0, [sp, #40]	; 0x28
   5908c:	movw	r0, #578	; 0x242
   59090:	movt	r0, #41731	; 0xa303
   59094:	movw	r1, #43672	; 0xaa98
   59098:	adds	r2, r2, r0
   5909c:	movt	r1, #55303	; 0xd807
   590a0:	adc	r3, r3, r1
   590a4:	ldrd	r0, [sp]
   590a8:	strd	r2, [sp, #80]	; 0x50
   590ac:	ldrd	r2, [sp, #40]	; 0x28
   590b0:	adds	r2, r2, r0
   590b4:	adc	r3, r3, r1
   590b8:	ldrd	r0, [ip, #216]	; 0xd8
   590bc:	strd	r2, [sp]
   590c0:	ldrd	r2, [ip, #224]	; 0xe0
   590c4:	eor	r0, r0, r2
   590c8:	eor	r1, r1, r3
   590cc:	ldrd	r2, [sp, #80]	; 0x50
   590d0:	adds	r8, r8, r2
   590d4:	adc	r9, r9, r3
   590d8:	ldrd	r2, [ip, #232]	; 0xe8
   590dc:	eor	r0, r0, r2
   590e0:	eor	r1, r1, r3
   590e4:	ldrd	r2, [sp, #32]
   590e8:	bic	r2, r2, r6
   590ec:	bic	r3, r3, r7
   590f0:	strd	r2, [sp, #96]	; 0x60
   590f4:	adds	r2, r8, r0
   590f8:	adc	r3, r9, r1
   590fc:	ldrd	r0, [sp, #56]	; 0x38
   59100:	ldrd	r8, [sp, #96]	; 0x60
   59104:	and	r0, r0, r6
   59108:	and	r1, r1, r7
   5910c:	strd	r2, [sp, #80]	; 0x50
   59110:	eor	r0, r0, r8
   59114:	ldrd	r2, [sp]
   59118:	eor	r1, r1, r9
   5911c:	ldrd	r8, [sp, #24]
   59120:	adds	r8, r8, r2
   59124:	adc	r9, r9, r3
   59128:	ldrd	r2, [sp, #80]	; 0x50
   5912c:	adds	r2, r2, r0
   59130:	eor	r0, sl, r4
   59134:	adc	r3, r3, r1
   59138:	eor	r1, fp, r5
   5913c:	strd	r0, [sp, #96]	; 0x60
   59140:	ldrd	r0, [sp, #16]
   59144:	strd	r2, [sp, #24]
   59148:	adds	r2, r2, r0
   5914c:	lsr	r0, r9, #28
   59150:	adc	r3, r3, r1
   59154:	strd	r2, [sp, #80]	; 0x50
   59158:	ldr	ip, [sp, #80]	; 0x50
   5915c:	lsl	r1, r8, #25
   59160:	orr	r1, r1, r9, lsr #7
   59164:	str	r1, [sp, #1792]	; 0x700
   59168:	ldr	r1, [sp, #84]	; 0x54
   5916c:	lsl	r3, r8, #30
   59170:	lsr	r2, r8, #28
   59174:	orr	r3, r3, r9, lsr #2
   59178:	orr	r2, r2, r9, lsl #4
   5917c:	str	r3, [sp, #1776]	; 0x6f0
   59180:	str	r2, [sp, #1784]	; 0x6f8
   59184:	lsl	r3, r9, #30
   59188:	lsr	r2, ip, #18
   5918c:	orr	r3, r3, r8, lsr #2
   59190:	orr	r2, r2, r1, lsl #14
   59194:	str	r3, [sp, #1780]	; 0x6f4
   59198:	str	r2, [sp, #1800]	; 0x708
   5919c:	lsr	r3, ip, #14
   591a0:	mov	r2, r1
   591a4:	orr	r0, r0, r8, lsl #4
   591a8:	orr	r3, r3, r2, lsl #18
   591ac:	lsr	r2, r2, #14
   591b0:	orr	r2, r2, ip, lsl #18
   591b4:	str	r2, [sp, #1812]	; 0x714
   591b8:	ldr	r2, [sp, #84]	; 0x54
   591bc:	lsr	r1, r1, #18
   591c0:	str	r3, [sp, #1808]	; 0x710
   591c4:	lsl	r3, ip, #23
   591c8:	str	r0, [sp, #1788]	; 0x6fc
   591cc:	lsl	r0, r9, #25
   591d0:	orr	r3, r3, r2, lsr #9
   591d4:	str	r3, [sp, #1816]	; 0x718
   591d8:	add	r3, sp, #1536	; 0x600
   591dc:	orr	r0, r0, r8, lsr #7
   591e0:	orr	r1, r1, ip, lsl #14
   591e4:	str	r0, [sp, #1796]	; 0x704
   591e8:	str	r1, [sp, #1804]	; 0x70c
   591ec:	lsl	ip, r2, #23
   591f0:	ldrd	r0, [r3, #240]	; 0xf0
   591f4:	ldrd	r2, [r3, #248]	; 0xf8
   591f8:	eor	r0, r0, r2
   591fc:	eor	r1, r1, r3
   59200:	strd	r0, [sp]
   59204:	and	r2, sl, r4
   59208:	ldrd	r0, [sp, #96]	; 0x60
   5920c:	and	r3, fp, r5
   59210:	strd	r2, [sp, #40]	; 0x28
   59214:	add	r3, sp, #1792	; 0x700
   59218:	and	r0, r0, r8
   5921c:	and	r1, r1, r9
   59220:	strd	r0, [sp, #16]
   59224:	ldr	r1, [sp, #80]	; 0x50
   59228:	ldrd	r2, [r3]
   5922c:	orr	ip, ip, r1, lsr #9
   59230:	ldrd	r0, [sp]
   59234:	str	ip, [sp, #1820]	; 0x71c
   59238:	eor	r0, r0, r2
   5923c:	eor	r1, r1, r3
   59240:	strd	r0, [sp]
   59244:	ldrd	r2, [sp, #16]
   59248:	ldrd	r0, [sp, #40]	; 0x28
   5924c:	eor	r0, r0, r2
   59250:	eor	r1, r1, r3
   59254:	ldrd	r2, [sp, #144]	; 0x90
   59258:	strd	r0, [sp, #16]
   5925c:	movw	r0, #28606	; 0x6fbe
   59260:	movt	r0, #17776	; 0x4570
   59264:	movw	r1, #23297	; 0x5b01
   59268:	adds	r2, r2, r0
   5926c:	movt	r1, #4739	; 0x1283
   59270:	adc	r3, r3, r1
   59274:	ldrd	r0, [sp, #16]
   59278:	strd	r2, [sp, #40]	; 0x28
   5927c:	ldrd	r2, [sp]
   59280:	adds	r2, r2, r0
   59284:	adc	r3, r3, r1
   59288:	add	r1, sp, #2048	; 0x800
   5928c:	strd	r2, [sp, #16]
   59290:	ldrd	r2, [r1, #-248]	; 0xffffff08
   59294:	ldrd	r0, [r1, #-240]	; 0xffffff10
   59298:	eor	r2, r2, r0
   5929c:	eor	r3, r3, r1
   592a0:	ldrd	r0, [sp, #40]	; 0x28
   592a4:	strd	r2, [sp]
   592a8:	ldrd	r2, [sp, #32]
   592ac:	adds	r2, r2, r0
   592b0:	adc	r3, r3, r1
   592b4:	add	r1, sp, #2048	; 0x800
   592b8:	strd	r2, [sp, #32]
   592bc:	ldrd	r2, [r1, #-232]	; 0xffffff18
   592c0:	ldrd	r0, [sp]
   592c4:	eor	r2, r2, r0
   592c8:	eor	r3, r3, r1
   592cc:	ldrd	r0, [sp, #56]	; 0x38
   592d0:	strd	r2, [sp]
   592d4:	ldrd	r2, [sp, #80]	; 0x50
   592d8:	bic	r2, r0, r2
   592dc:	bic	r3, r1, r3
   592e0:	ldrd	r0, [sp, #24]
   592e4:	strd	r2, [sp, #40]	; 0x28
   592e8:	ldrd	r2, [sp, #16]
   592ec:	adds	r2, r2, r0
   592f0:	adc	r3, r3, r1
   592f4:	strd	r2, [sp, #24]
   592f8:	ldrd	r2, [sp, #80]	; 0x50
   592fc:	ldrd	r0, [sp]
   59300:	and	r2, r2, r6
   59304:	and	r3, r3, r7
   59308:	strd	r2, [sp, #16]
   5930c:	ldrd	r2, [sp, #32]
   59310:	adds	r0, r0, r2
   59314:	adc	r1, r1, r3
   59318:	ldrd	r2, [sp, #40]	; 0x28
   5931c:	strd	r0, [sp]
   59320:	ldrd	r0, [sp, #16]
   59324:	eor	r2, r2, r0
   59328:	eor	r3, r3, r1
   5932c:	ldrd	r0, [sp]
   59330:	adds	r0, r0, r2
   59334:	adc	r1, r1, r3
   59338:	strd	r0, [sp, #16]
   5933c:	ldr	r1, [sp, #24]
   59340:	lsl	r2, r1, #30
   59344:	lsr	r3, r1, #28
   59348:	ldrd	r0, [sp, #16]
   5934c:	adds	r0, r0, r4
   59350:	adc	r1, r1, r5
   59354:	strd	r0, [sp, #32]
   59358:	ldr	r1, [sp, #28]
   5935c:	eor	r5, r9, fp
   59360:	ldr	ip, [sp, #24]
   59364:	mov	r4, r1
   59368:	orr	r2, r2, r1, lsr #2
   5936c:	orr	r3, r3, r1, lsl #4
   59370:	str	r2, [sp, #1824]	; 0x720
   59374:	str	r3, [sp, #1832]	; 0x728
   59378:	lsl	r2, r1, #30
   5937c:	lsl	r3, ip, #25
   59380:	lsr	r1, r1, #28
   59384:	orr	r2, r2, ip, lsr #2
   59388:	orr	r1, r1, ip, lsl #4
   5938c:	orr	r3, r3, r4, lsr #7
   59390:	lsl	ip, r4, #25
   59394:	eor	r4, r8, sl
   59398:	strd	r4, [sp]
   5939c:	ldr	r5, [sp, #24]
   593a0:	str	r3, [sp, #1840]	; 0x730
   593a4:	ldr	r3, [sp, #32]
   593a8:	orr	ip, ip, r5, lsr #7
   593ac:	ldr	r4, [sp, #32]
   593b0:	str	ip, [sp, #1844]	; 0x734
   593b4:	ldr	ip, [sp, #36]	; 0x24
   593b8:	lsr	r0, r3, #14
   593bc:	str	r1, [sp, #1836]	; 0x72c
   593c0:	lsr	r1, r3, #18
   593c4:	str	r2, [sp, #1828]	; 0x724
   593c8:	orr	r1, r1, ip, lsl #14
   593cc:	orr	r0, r0, ip, lsl #18
   593d0:	lsr	r3, ip, #14
   593d4:	str	r1, [sp, #1848]	; 0x738
   593d8:	str	r3, [sp, #40]	; 0x28
   593dc:	lsr	r1, ip, #18
   593e0:	ldrd	r2, [sp]
   593e4:	lsl	ip, r4, #23
   593e8:	ldrd	r4, [sp, #24]
   593ec:	str	r0, [sp, #1856]	; 0x740
   593f0:	and	r3, r3, r5
   593f4:	ldr	r5, [sp, #32]
   593f8:	and	r2, r2, r4
   593fc:	strd	r2, [sp]
   59400:	add	r3, sp, #2048	; 0x800
   59404:	and	r4, r8, sl
   59408:	orr	r1, r1, r5, lsl #14
   5940c:	str	r1, [sp, #1852]	; 0x73c
   59410:	ldrd	r0, [r3, #-224]	; 0xffffff20
   59414:	ldrd	r2, [r3, #-216]	; 0xffffff28
   59418:	eor	r1, r1, r3
   5941c:	ldr	r3, [sp, #40]	; 0x28
   59420:	eor	r0, r0, r2
   59424:	ldr	r2, [sp, #36]	; 0x24
   59428:	orr	r3, r3, r5, lsl #18
   5942c:	ldr	r5, [sp, #36]	; 0x24
   59430:	str	r3, [sp, #1860]	; 0x744
   59434:	add	r3, sp, #2048	; 0x800
   59438:	orr	ip, ip, r5, lsr #9
   5943c:	str	ip, [sp, #1864]	; 0x748
   59440:	lsl	ip, r2, #23
   59444:	ldrd	r2, [r3, #-208]	; 0xffffff30
   59448:	and	r5, r9, fp
   5944c:	eor	r0, r0, r2
   59450:	eor	r1, r1, r3
   59454:	ldrd	r2, [sp]
   59458:	eor	r2, r2, r4
   5945c:	ldr	r4, [sp, #32]
   59460:	eor	r3, r3, r5
   59464:	orr	ip, ip, r4, lsr #9
   59468:	adds	r4, r2, r0
   5946c:	adc	r5, r3, r1
   59470:	ldrd	r2, [sp, #152]	; 0x98
   59474:	strd	r4, [sp]
   59478:	movw	r4, #45708	; 0xb28c
   5947c:	movt	r4, #20196	; 0x4ee4
   59480:	movw	r5, #34238	; 0x85be
   59484:	adds	r2, r2, r4
   59488:	movt	r5, #9265	; 0x2431
   5948c:	adc	r3, r3, r5
   59490:	str	ip, [sp, #1868]	; 0x74c
   59494:	strd	r2, [sp, #40]	; 0x28
   59498:	add	r3, sp, #2048	; 0x800
   5949c:	ldrd	r4, [sp, #16]
   594a0:	ldrd	r0, [r3, #-200]	; 0xffffff38
   594a4:	ldrd	r2, [r3, #-192]	; 0xffffff40
   594a8:	eor	r0, r0, r2
   594ac:	eor	r1, r1, r3
   594b0:	ldrd	r2, [sp]
   594b4:	adds	r4, r4, r2
   594b8:	adc	r5, r5, r3
   594bc:	ldrd	r2, [sp, #40]	; 0x28
   594c0:	strd	r4, [sp, #16]
   594c4:	ldrd	r4, [sp, #56]	; 0x38
   594c8:	adds	r4, r4, r2
   594cc:	adc	r5, r5, r3
   594d0:	strd	r4, [sp]
   594d4:	add	r5, sp, #2048	; 0x800
   594d8:	ldrd	r2, [sp, #32]
   594dc:	ldrd	r4, [r5, #-184]	; 0xffffff48
   594e0:	bic	r2, r6, r2
   594e4:	bic	r3, r7, r3
   594e8:	strd	r2, [sp, #56]	; 0x38
   594ec:	eor	r0, r0, r4
   594f0:	eor	r1, r1, r5
   594f4:	ldrd	r2, [sp, #32]
   594f8:	ldrd	r4, [sp, #80]	; 0x50
   594fc:	and	r2, r2, r4
   59500:	and	r3, r3, r5
   59504:	ldrd	r4, [sp]
   59508:	adds	r4, r4, r0
   5950c:	adc	r5, r5, r1
   59510:	ldrd	r0, [sp, #56]	; 0x38
   59514:	strd	r4, [sp]
   59518:	eor	r3, r3, r1
   5951c:	ldr	r1, [sp, #16]
   59520:	eor	r2, r2, r0
   59524:	ldr	r5, [sp, #16]
   59528:	lsl	r4, r1, #30
   5952c:	lsr	ip, r1, #28
   59530:	ldrd	r0, [sp]
   59534:	adds	r0, r0, r2
   59538:	adc	r1, r1, r3
   5953c:	strd	r0, [sp, #96]	; 0x60
   59540:	ldr	r1, [sp, #20]
   59544:	lsl	r3, r5, #25
   59548:	orr	r4, r4, r1, lsr #2
   5954c:	str	r4, [sp, #1872]	; 0x750
   59550:	ldrd	r4, [sp, #96]	; 0x60
   59554:	lsl	r2, r1, #30
   59558:	orr	ip, ip, r1, lsl #4
   5955c:	lsr	r1, r1, #28
   59560:	adds	r4, r4, sl
   59564:	str	ip, [sp, #1880]	; 0x758
   59568:	adc	r5, r5, fp
   5956c:	strd	r4, [sp, #56]	; 0x38
   59570:	ldr	r5, [sp, #16]
   59574:	ldr	fp, [sp, #20]
   59578:	orr	r2, r2, r5, lsr #2
   5957c:	str	r2, [sp, #1876]	; 0x754
   59580:	lsr	r2, r4, #18
   59584:	ldr	r4, [sp, #56]	; 0x38
   59588:	orr	r3, r3, fp, lsr #7
   5958c:	str	r3, [sp, #1888]	; 0x760
   59590:	lsl	r3, fp, #25
   59594:	add	fp, sp, #2048	; 0x800
   59598:	orr	r1, r1, r5, lsl #4
   5959c:	str	r1, [sp, #1884]	; 0x75c
   595a0:	orr	r3, r3, r5, lsr #7
   595a4:	str	r3, [sp, #1892]	; 0x764
   595a8:	lsr	r3, r4, #14
   595ac:	ldrd	r4, [fp, #-176]	; 0xffffff50
   595b0:	ldrd	sl, [fp, #-168]	; 0xffffff58
   595b4:	ldrd	r0, [sp, #24]
   595b8:	eor	r4, r4, sl
   595bc:	eor	r5, r5, fp
   595c0:	ldrd	sl, [sp, #16]
   595c4:	eor	r1, r1, r9
   595c8:	eor	r0, r0, r8
   595cc:	and	r1, r1, fp
   595d0:	ldr	fp, [sp, #60]	; 0x3c
   595d4:	and	r0, r0, sl
   595d8:	orr	r2, r2, fp, lsl #14
   595dc:	orr	r3, r3, fp, lsl #18
   595e0:	str	r2, [sp, #1896]	; 0x768
   595e4:	lsr	r2, fp, #18
   595e8:	str	r3, [sp, #1904]	; 0x770
   595ec:	lsr	r3, fp, #14
   595f0:	add	fp, sp, #2048	; 0x800
   595f4:	ldr	ip, [sp, #56]	; 0x38
   595f8:	ldrd	sl, [fp, #-160]	; 0xffffff60
   595fc:	orr	r2, r2, ip, lsl #14
   59600:	str	r2, [sp, #1900]	; 0x76c
   59604:	eor	r5, r5, fp
   59608:	ldr	fp, [sp, #60]	; 0x3c
   5960c:	lsl	r2, ip, #23
   59610:	orr	r3, r3, ip, lsl #18
   59614:	str	r3, [sp, #1908]	; 0x774
   59618:	eor	r4, r4, sl
   5961c:	orr	r2, r2, fp, lsr #9
   59620:	str	r2, [sp, #1912]	; 0x778
   59624:	ldrd	r2, [sp, #24]
   59628:	lsl	ip, fp, #23
   5962c:	ldr	fp, [sp, #56]	; 0x38
   59630:	and	r2, r2, r8
   59634:	and	r3, r3, r9
   59638:	eor	r0, r0, r2
   5963c:	eor	r1, r1, r3
   59640:	adds	r0, r0, r4
   59644:	orr	ip, ip, fp, lsr #9
   59648:	ldrd	sl, [sp, #96]	; 0x60
   5964c:	adc	r1, r1, r5
   59650:	add	r5, sp, #2048	; 0x800
   59654:	str	ip, [sp, #1916]	; 0x77c
   59658:	adds	sl, sl, r0
   5965c:	add	ip, sp, #2048	; 0x800
   59660:	adc	fp, fp, r1
   59664:	ldrd	r0, [r5, #-152]	; 0xffffff68
   59668:	ldrd	r4, [r5, #-144]	; 0xffffff70
   5966c:	movw	r2, #46306	; 0xb4e2
   59670:	movt	r2, #54783	; 0xd5ff
   59674:	movw	r3, #32195	; 0x7dc3
   59678:	eor	r0, r0, r4
   5967c:	eor	r1, r1, r5
   59680:	ldrd	r4, [sp, #160]	; 0xa0
   59684:	movt	r3, #21772	; 0x550c
   59688:	adds	r2, r2, r4
   5968c:	adc	r3, r3, r5
   59690:	ldrd	r4, [ip, #-136]	; 0xffffff78
   59694:	adds	r2, r2, r6
   59698:	lsl	ip, sl, #30
   5969c:	eor	r4, r4, r0
   596a0:	eor	r5, r5, r1
   596a4:	ldrd	r0, [sp, #80]	; 0x50
   596a8:	adc	r3, r3, r7
   596ac:	strd	r4, [sp, #96]	; 0x60
   596b0:	orr	ip, ip, fp, lsr #2
   596b4:	ldrd	r4, [sp, #56]	; 0x38
   596b8:	ldrd	r6, [sp, #32]
   596bc:	bic	r4, r0, r4
   596c0:	bic	r5, r1, r5
   596c4:	ldrd	r0, [sp, #56]	; 0x38
   596c8:	str	ip, [sp, #1920]	; 0x780
   596cc:	lsr	ip, fp, #28
   596d0:	and	r0, r0, r6
   596d4:	and	r1, r1, r7
   596d8:	ldrd	r6, [sp, #96]	; 0x60
   596dc:	eor	r0, r0, r4
   596e0:	eor	r1, r1, r5
   596e4:	orr	ip, ip, sl, lsl #4
   596e8:	adds	r6, r6, r2
   596ec:	lsl	r2, fp, #30
   596f0:	adc	r7, r7, r3
   596f4:	adds	r6, r6, r0
   596f8:	adc	r7, r7, r1
   596fc:	lsr	r3, sl, #28
   59700:	adds	r0, r6, r8
   59704:	orr	r3, r3, fp, lsl #4
   59708:	adc	r1, r7, r9
   5970c:	str	r3, [sp, #1928]	; 0x788
   59710:	strd	r0, [sp, #96]	; 0x60
   59714:	lsl	r3, sl, #25
   59718:	add	r1, sp, #2048	; 0x800
   5971c:	orr	r3, r3, fp, lsr #7
   59720:	str	r3, [sp, #1936]	; 0x790
   59724:	lsl	r3, fp, #25
   59728:	orr	r2, r2, sl, lsr #2
   5972c:	str	ip, [sp, #1932]	; 0x78c
   59730:	orr	r3, r3, sl, lsr #7
   59734:	str	r2, [sp, #1924]	; 0x784
   59738:	str	r3, [sp, #1940]	; 0x794
   5973c:	ldrd	r2, [r1, #-128]	; 0xffffff80
   59740:	ldrd	r0, [r1, #-120]	; 0xffffff88
   59744:	ldrd	r8, [sp, #24]
   59748:	ldrd	r4, [sp, #16]
   5974c:	eor	r2, r2, r0
   59750:	eor	r3, r3, r1
   59754:	ldrd	r0, [sp, #16]
   59758:	eor	r4, r4, r8
   5975c:	eor	r5, r5, r9
   59760:	and	r0, r0, r8
   59764:	ldr	r8, [sp, #96]	; 0x60
   59768:	and	r1, r1, r9
   5976c:	add	r9, sp, #2048	; 0x800
   59770:	and	r4, r4, sl
   59774:	and	r5, r5, fp
   59778:	lsr	ip, r8, #18
   5977c:	ldrd	r8, [r9, #-112]	; 0xffffff90
   59780:	eor	r0, r0, r4
   59784:	ldr	r4, [sp, #96]	; 0x60
   59788:	eor	r2, r2, r8
   5978c:	ldr	r8, [sp, #100]	; 0x64
   59790:	eor	r1, r1, r5
   59794:	adds	r2, r2, r0
   59798:	lsr	r5, r4, #14
   5979c:	eor	r3, r3, r9
   597a0:	orr	ip, ip, r8, lsl #14
   597a4:	orr	r5, r5, r8, lsl #18
   597a8:	str	ip, [sp, #1944]	; 0x798
   597ac:	lsr	r4, r8, #18
   597b0:	lsr	ip, r8, #14
   597b4:	ldr	r8, [sp, #96]	; 0x60
   597b8:	str	r5, [sp, #1952]	; 0x7a0
   597bc:	adc	r3, r3, r1
   597c0:	movw	r0, #35183	; 0x896f
   597c4:	movt	r0, #62075	; 0xf27b
   597c8:	orr	ip, ip, r8, lsl #18
   597cc:	str	ip, [sp, #1956]	; 0x7a4
   597d0:	ldr	ip, [sp, #100]	; 0x64
   597d4:	lsl	r5, r8, #23
   597d8:	orr	r4, r4, r8, lsl #14
   597dc:	adds	r8, r2, r6
   597e0:	adc	r9, r3, r7
   597e4:	str	r4, [sp, #1948]	; 0x79c
   597e8:	orr	r5, r5, ip, lsr #9
   597ec:	str	r5, [sp, #1960]	; 0x7a8
   597f0:	ldr	r5, [sp, #96]	; 0x60
   597f4:	lsl	ip, ip, #23
   597f8:	ldrd	r6, [sp, #168]	; 0xa8
   597fc:	movw	r1, #23924	; 0x5d74
   59800:	movt	r1, #29374	; 0x72be
   59804:	orr	ip, ip, r5, lsr #9
   59808:	add	r5, sp, #2048	; 0x800
   5980c:	adds	r0, r0, r6
   59810:	str	ip, [sp, #1964]	; 0x7ac
   59814:	ldrd	r2, [r5, #-104]	; 0xffffff98
   59818:	adc	r1, r1, r7
   5981c:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   59820:	lsl	r6, r8, #30
   59824:	lsr	ip, r8, #28
   59828:	orr	r6, r6, r9, lsr #2
   5982c:	eor	r2, r2, r4
   59830:	eor	r3, r3, r5
   59834:	ldrd	r4, [sp, #80]	; 0x50
   59838:	orr	ip, ip, r9, lsl #4
   5983c:	str	r6, [sp, #1968]	; 0x7b0
   59840:	lsl	r6, r9, #30
   59844:	adds	r4, r4, r0
   59848:	str	ip, [sp, #1976]	; 0x7b8
   5984c:	adc	r5, r5, r1
   59850:	add	r1, sp, #2048	; 0x800
   59854:	strd	r4, [sp]
   59858:	lsr	ip, r9, #28
   5985c:	ldrd	r0, [r1, #-88]	; 0xffffffa8
   59860:	orr	r6, r6, r8, lsr #2
   59864:	ldrd	r4, [sp, #96]	; 0x60
   59868:	orr	ip, ip, r8, lsl #4
   5986c:	eor	r2, r2, r0
   59870:	eor	r3, r3, r1
   59874:	ldrd	r0, [sp, #32]
   59878:	str	r6, [sp, #1972]	; 0x7b4
   5987c:	lsl	r6, r8, #25
   59880:	bic	r4, r0, r4
   59884:	bic	r5, r1, r5
   59888:	ldrd	r0, [sp]
   5988c:	orr	r6, r6, r9, lsr #7
   59890:	str	ip, [sp, #1980]	; 0x7bc
   59894:	lsl	ip, r9, #25
   59898:	adds	r0, r0, r2
   5989c:	str	r6, [sp, #1984]	; 0x7c0
   598a0:	adc	r1, r1, r3
   598a4:	ldrd	r2, [sp, #96]	; 0x60
   598a8:	strd	r0, [sp]
   598ac:	orr	ip, ip, r8, lsr #7
   598b0:	ldrd	r0, [sp, #56]	; 0x38
   598b4:	ldrd	r6, [sp, #16]
   598b8:	and	r2, r2, r0
   598bc:	and	r3, r3, r1
   598c0:	ldrd	r0, [sp]
   598c4:	eor	r2, r2, r4
   598c8:	eor	r3, r3, r5
   598cc:	eor	r6, r6, sl
   598d0:	adds	r0, r0, r2
   598d4:	eor	r7, r7, fp
   598d8:	adc	r1, r1, r3
   598dc:	ldrd	r2, [sp, #24]
   598e0:	str	ip, [sp, #1988]	; 0x7c4
   598e4:	adds	r2, r2, r0
   598e8:	adc	r3, r3, r1
   598ec:	strd	r2, [sp, #48]	; 0x30
   598f0:	add	r3, sp, #2048	; 0x800
   598f4:	ldrd	r4, [r3, #-80]	; 0xffffffb0
   598f8:	ldrd	r2, [r3, #-72]	; 0xffffffb8
   598fc:	eor	r5, r5, r3
   59900:	add	r3, sp, #2048	; 0x800
   59904:	eor	r4, r4, r2
   59908:	strd	r4, [sp]
   5990c:	and	r4, r6, r8
   59910:	and	r5, r7, r9
   59914:	strd	r4, [sp, #24]
   59918:	ldrd	r6, [sp]
   5991c:	ldrd	r2, [r3, #-64]	; 0xffffffc0
   59920:	ldrd	r4, [sp, #16]
   59924:	eor	r6, r6, r2
   59928:	eor	r7, r7, r3
   5992c:	strd	r6, [sp]
   59930:	and	r4, r4, sl
   59934:	ldrd	r6, [sp, #24]
   59938:	and	r5, r5, fp
   5993c:	ldrd	r2, [sp]
   59940:	eor	r4, r4, r6
   59944:	eor	r5, r5, r7
   59948:	ldr	r7, [sp, #48]	; 0x30
   5994c:	adds	r2, r2, r4
   59950:	ldr	r4, [sp, #52]	; 0x34
   59954:	adc	r3, r3, r5
   59958:	lsr	r6, r7, #18
   5995c:	lsr	ip, r7, #14
   59960:	orr	r6, r6, r4, lsl #14
   59964:	mov	r5, r4
   59968:	str	r6, [sp, #1992]	; 0x7c8
   5996c:	adds	r6, r2, r0
   59970:	orr	ip, ip, r5, lsl #18
   59974:	str	ip, [sp, #2000]	; 0x7d0
   59978:	lsl	ip, r7, #23
   5997c:	adc	r7, r3, r1
   59980:	ldr	r1, [sp, #52]	; 0x34
   59984:	lsl	r2, r6, #30
   59988:	strd	r6, [sp, #184]	; 0xb8
   5998c:	lsr	r4, r4, #18
   59990:	ldr	r7, [sp, #48]	; 0x30
   59994:	lsr	r5, r5, #14
   59998:	orr	ip, ip, r1, lsr #9
   5999c:	lsl	r3, r1, #23
   599a0:	ldrd	r0, [sp, #176]	; 0xb0
   599a4:	movw	r6, #38577	; 0x96b1
   599a8:	movt	r6, #15126	; 0x3b16
   599ac:	orr	r4, r4, r7, lsl #14
   599b0:	adds	r0, r0, r6
   599b4:	orr	r5, r5, r7, lsl #18
   599b8:	orr	r3, r3, r7, lsr #9
   599bc:	str	r5, [sp, #2004]	; 0x7d4
   599c0:	movw	r7, #45566	; 0xb1fe
   599c4:	ldr	r5, [sp, #184]	; 0xb8
   599c8:	movt	r7, #32990	; 0x80de
   599cc:	str	r3, [sp, #2012]	; 0x7dc
   599d0:	adc	r1, r1, r7
   599d4:	add	r7, sp, #2048	; 0x800
   599d8:	str	r4, [sp, #1996]	; 0x7cc
   599dc:	lsr	r3, r5, #28
   599e0:	ldrd	r4, [r7, #-56]	; 0xffffffc8
   599e4:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   599e8:	str	ip, [sp, #2008]	; 0x7d8
   599ec:	eor	r5, r5, r7
   599f0:	ldr	r7, [sp, #188]	; 0xbc
   599f4:	eor	r4, r4, r6
   599f8:	orr	r2, r2, r7, lsr #2
   599fc:	orr	r3, r3, r7, lsl #4
   59a00:	lsl	ip, r7, #30
   59a04:	str	r3, [sp, #2024]	; 0x7e8
   59a08:	lsr	r3, r7, #28
   59a0c:	ldrd	r6, [sp, #32]
   59a10:	str	r2, [sp, #2016]	; 0x7e0
   59a14:	adds	r6, r6, r0
   59a18:	adc	r7, r7, r1
   59a1c:	strd	r6, [sp]
   59a20:	add	r6, sp, #2048	; 0x800
   59a24:	ldr	r7, [sp, #184]	; 0xb8
   59a28:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   59a2c:	orr	ip, ip, r7, lsr #2
   59a30:	orr	r3, r3, r7, lsl #4
   59a34:	eor	r0, r0, r4
   59a38:	eor	r1, r1, r5
   59a3c:	ldrd	r4, [sp, #56]	; 0x38
   59a40:	lsl	r2, r7, #25
   59a44:	strd	r0, [sp, #24]
   59a48:	ldrd	r0, [sp, #48]	; 0x30
   59a4c:	str	ip, [sp, #2020]	; 0x7e4
   59a50:	bic	r0, r4, r0
   59a54:	bic	r1, r5, r1
   59a58:	strd	r0, [sp, #32]
   59a5c:	str	r3, [sp, #2028]	; 0x7ec
   59a60:	ldr	r6, [sp, #188]	; 0xbc
   59a64:	ldrd	r0, [sp, #96]	; 0x60
   59a68:	ldrd	r4, [sp]
   59a6c:	orr	r2, r2, r6, lsr #7
   59a70:	ldrd	r6, [sp, #48]	; 0x30
   59a74:	ldr	ip, [sp, #184]	; 0xb8
   59a78:	and	r7, r7, r1
   59a7c:	ldr	r1, [sp, #188]	; 0xbc
   59a80:	and	r6, r6, r0
   59a84:	str	r2, [sp, #2032]	; 0x7f0
   59a88:	lsl	r3, r1, #25
   59a8c:	ldrd	r0, [sp, #24]
   59a90:	orr	r3, r3, ip, lsr #7
   59a94:	str	r3, [sp, #2036]	; 0x7f4
   59a98:	adds	r4, r4, r0
   59a9c:	adc	r5, r5, r1
   59aa0:	strd	r4, [sp]
   59aa4:	ldrd	r4, [sp, #32]
   59aa8:	add	r1, sp, #2048	; 0x800
   59aac:	ldrd	r2, [sp]
   59ab0:	eor	r6, r6, r4
   59ab4:	eor	r7, r7, r5
   59ab8:	adds	r2, r2, r6
   59abc:	eor	r4, r8, sl
   59ac0:	adc	r3, r3, r7
   59ac4:	ldrd	r6, [r1, #-32]	; 0xffffffe0
   59ac8:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   59acc:	eor	r5, r9, fp
   59ad0:	eor	r6, r6, r0
   59ad4:	eor	r7, r7, r1
   59ad8:	ldrd	r0, [sp, #184]	; 0xb8
   59adc:	and	r0, r0, r4
   59ae0:	and	r1, r1, r5
   59ae4:	ldrd	r4, [sp, #16]
   59ae8:	strd	r0, [sp]
   59aec:	and	r0, r8, sl
   59af0:	adds	r4, r4, r2
   59af4:	and	r1, r9, fp
   59af8:	adc	r5, r5, r3
   59afc:	strd	r4, [sp, #72]	; 0x48
   59b00:	add	r5, sp, #2048	; 0x800
   59b04:	ldr	ip, [sp, #72]	; 0x48
   59b08:	ldrd	r4, [r5, #-16]
   59b0c:	eor	r6, r6, r4
   59b10:	eor	r7, r7, r5
   59b14:	ldrd	r4, [sp]
   59b18:	eor	r0, r0, r4
   59b1c:	eor	r1, r1, r5
   59b20:	ldr	r5, [sp, #72]	; 0x48
   59b24:	adds	r6, r6, r0
   59b28:	adc	r7, r7, r1
   59b2c:	adds	r4, r6, r2
   59b30:	lsr	r0, r5, #18
   59b34:	lsr	r1, r5, #14
   59b38:	adc	r5, r7, r3
   59b3c:	strd	r4, [sp]
   59b40:	ldr	r5, [sp, #76]	; 0x4c
   59b44:	lsl	r3, ip, #23
   59b48:	ldr	r6, [sp, #4]
   59b4c:	lsr	r2, r5, #14
   59b50:	orr	r0, r0, r5, lsl #14
   59b54:	orr	r2, r2, ip, lsl #18
   59b58:	str	r2, [sp, #2052]	; 0x804
   59b5c:	lsl	r2, r4, #30
   59b60:	ldr	r4, [sp]
   59b64:	orr	r1, r1, r5, lsl #18
   59b68:	orr	r3, r3, r5, lsr #9
   59b6c:	str	r0, [sp, #2040]	; 0x7f8
   59b70:	lsr	r0, r5, #18
   59b74:	str	r1, [sp, #2048]	; 0x800
   59b78:	lsl	r1, r5, #23
   59b7c:	str	r3, [sp, #2056]	; 0x808
   59b80:	lsr	r3, r4, #28
   59b84:	orr	r0, r0, ip, lsl #14
   59b88:	orr	r1, r1, ip, lsr #9
   59b8c:	orr	r2, r2, r6, lsr #2
   59b90:	orr	r3, r3, r6, lsl #4
   59b94:	str	r0, [sp, #2044]	; 0x7fc
   59b98:	movw	r5, #1703	; 0x6a7
   59b9c:	str	r1, [sp, #2060]	; 0x80c
   59ba0:	movt	r5, #39900	; 0x9bdc
   59ba4:	str	r2, [sp, #2064]	; 0x810
   59ba8:	lsl	ip, r6, #30
   59bac:	str	r3, [sp, #2072]	; 0x818
   59bb0:	lsl	r3, r4, #25
   59bb4:	ldrd	r0, [sp, #88]	; 0x58
   59bb8:	movw	r4, #4661	; 0x1235
   59bbc:	movt	r4, #9671	; 0x25c7
   59bc0:	lsr	r2, r6, #28
   59bc4:	adds	r0, r0, r4
   59bc8:	adc	r1, r1, r5
   59bcc:	ldr	r5, [sp]
   59bd0:	orr	ip, ip, r5, lsr #2
   59bd4:	add	r5, sp, #2048	; 0x800
   59bd8:	str	ip, [sp, #2068]	; 0x814
   59bdc:	ldrd	r6, [r5, #-8]
   59be0:	ldrd	r4, [r5]
   59be4:	ldr	ip, [sp, #4]
   59be8:	eor	r7, r7, r5
   59bec:	ldr	r5, [sp]
   59bf0:	eor	r6, r6, r4
   59bf4:	orr	r3, r3, ip, lsr #7
   59bf8:	str	r3, [sp, #2080]	; 0x820
   59bfc:	orr	r2, r2, r5, lsl #4
   59c00:	ldrd	r4, [sp, #56]	; 0x38
   59c04:	lsl	r3, ip, #25
   59c08:	str	r2, [sp, #2076]	; 0x81c
   59c0c:	adds	r4, r4, r0
   59c10:	adc	r5, r5, r1
   59c14:	add	r1, sp, #2048	; 0x800
   59c18:	strd	r4, [sp, #16]
   59c1c:	ldrd	r0, [r1, #8]
   59c20:	ldrd	r4, [sp, #72]	; 0x48
   59c24:	eor	r6, r6, r0
   59c28:	eor	r7, r7, r1
   59c2c:	ldrd	r0, [sp, #96]	; 0x60
   59c30:	bic	r5, r1, r5
   59c34:	ldr	r1, [sp]
   59c38:	bic	r4, r0, r4
   59c3c:	strd	r4, [sp, #24]
   59c40:	ldrd	r4, [sp, #72]	; 0x48
   59c44:	orr	r3, r3, r1, lsr #7
   59c48:	str	r3, [sp, #2084]	; 0x824
   59c4c:	ldrd	r2, [sp, #48]	; 0x30
   59c50:	ldrd	r0, [sp, #16]
   59c54:	and	r4, r4, r2
   59c58:	and	r5, r5, r3
   59c5c:	ldrd	r2, [sp, #24]
   59c60:	adds	r0, r0, r6
   59c64:	adc	r1, r1, r7
   59c68:	strd	r0, [sp, #16]
   59c6c:	eor	r5, r5, r3
   59c70:	add	r3, sp, #2048	; 0x800
   59c74:	eor	r4, r4, r2
   59c78:	ldrd	r6, [sp, #184]	; 0xb8
   59c7c:	ldrd	r0, [r3, #16]
   59c80:	ldrd	r2, [r3, #24]
   59c84:	eor	r6, r6, r8
   59c88:	eor	r7, r7, r9
   59c8c:	eor	r0, r0, r2
   59c90:	eor	r1, r1, r3
   59c94:	strd	r0, [sp, #24]
   59c98:	ldrd	r0, [sp]
   59c9c:	ldrd	r2, [sp, #24]
   59ca0:	and	r0, r0, r6
   59ca4:	and	r1, r1, r7
   59ca8:	add	r7, sp, #2048	; 0x800
   59cac:	strd	r0, [sp, #32]
   59cb0:	ldrd	r0, [sp, #16]
   59cb4:	ldrd	r6, [r7, #32]
   59cb8:	adds	r0, r0, r4
   59cbc:	adc	r1, r1, r5
   59cc0:	ldrd	r4, [sp, #184]	; 0xb8
   59cc4:	eor	r2, r2, r6
   59cc8:	eor	r3, r3, r7
   59ccc:	adds	r6, r0, sl
   59cd0:	strd	r2, [sp, #16]
   59cd4:	ldrd	r2, [sp, #32]
   59cd8:	adc	r7, r1, fp
   59cdc:	and	r4, r4, r8
   59ce0:	strd	r6, [sp, #40]	; 0x28
   59ce4:	and	r5, r5, r9
   59ce8:	ldrd	sl, [sp, #16]
   59cec:	eor	r4, r4, r2
   59cf0:	eor	r5, r5, r3
   59cf4:	ldrd	r2, [sp, #112]	; 0x70
   59cf8:	adds	r4, r4, sl
   59cfc:	movw	r6, #9876	; 0x2694
   59d00:	movt	r6, #53097	; 0xcf69
   59d04:	adc	r5, r5, fp
   59d08:	movw	r7, #61812	; 0xf174
   59d0c:	adds	r2, r2, r6
   59d10:	movt	r7, #49563	; 0xc19b
   59d14:	ldr	ip, [sp, #44]	; 0x2c
   59d18:	adc	r3, r3, r7
   59d1c:	ldr	r7, [sp, #40]	; 0x28
   59d20:	adds	sl, r4, r0
   59d24:	adc	fp, r5, r1
   59d28:	lsr	r4, ip, #14
   59d2c:	mov	r5, ip
   59d30:	lsr	r1, r7, #18
   59d34:	orr	r4, r4, r7, lsl #18
   59d38:	orr	r1, r1, ip, lsl #14
   59d3c:	str	r4, [sp, #2100]	; 0x834
   59d40:	str	r1, [sp, #2088]	; 0x828
   59d44:	lsr	r0, r7, #14
   59d48:	lsr	r1, ip, #18
   59d4c:	lsl	r4, r5, #23
   59d50:	orr	r0, r0, ip, lsl #18
   59d54:	orr	r1, r1, r7, lsl #14
   59d58:	orr	r4, r4, r7, lsr #9
   59d5c:	lsl	ip, r7, #23
   59d60:	add	r7, sp, #2048	; 0x800
   59d64:	str	r1, [sp, #2092]	; 0x82c
   59d68:	lsr	r1, sl, #28
   59d6c:	str	r0, [sp, #2096]	; 0x830
   59d70:	orr	ip, ip, r5, lsr #9
   59d74:	orr	r1, r1, fp, lsl #4
   59d78:	str	r4, [sp, #2108]	; 0x83c
   59d7c:	lsl	r0, sl, #30
   59d80:	ldrd	r4, [r7, #40]	; 0x28
   59d84:	orr	r0, r0, fp, lsr #2
   59d88:	ldrd	r6, [r7, #48]	; 0x30
   59d8c:	str	r1, [sp, #2120]	; 0x848
   59d90:	lsl	r1, sl, #25
   59d94:	str	r0, [sp, #2112]	; 0x840
   59d98:	orr	r1, r1, fp, lsr #7
   59d9c:	lsr	r0, fp, #28
   59da0:	str	r1, [sp, #2128]	; 0x850
   59da4:	lsl	r1, fp, #25
   59da8:	orr	r0, r0, sl, lsl #4
   59dac:	eor	r4, r4, r6
   59db0:	str	r0, [sp, #2124]	; 0x84c
   59db4:	eor	r5, r5, r7
   59db8:	orr	r1, r1, sl, lsr #7
   59dbc:	ldrd	r6, [sp]
   59dc0:	str	r1, [sp, #2132]	; 0x854
   59dc4:	ldrd	r0, [sp, #184]	; 0xb8
   59dc8:	str	ip, [sp, #2104]	; 0x838
   59dcc:	lsl	ip, fp, #30
   59dd0:	eor	r6, r6, r0
   59dd4:	eor	r7, r7, r1
   59dd8:	ldrd	r0, [sp, #96]	; 0x60
   59ddc:	orr	ip, ip, sl, lsr #2
   59de0:	str	ip, [sp, #2116]	; 0x844
   59de4:	add	ip, sp, #2048	; 0x800
   59de8:	adds	r0, r0, r2
   59dec:	add	r2, sp, #2048	; 0x800
   59df0:	adc	r1, r1, r3
   59df4:	strd	r0, [sp, #16]
   59df8:	ldrd	r0, [r2, #56]	; 0x38
   59dfc:	ldrd	r2, [sp, #48]	; 0x30
   59e00:	eor	r0, r0, r4
   59e04:	eor	r1, r1, r5
   59e08:	ldrd	r4, [sp, #40]	; 0x28
   59e0c:	bic	r4, r2, r4
   59e10:	bic	r5, r3, r5
   59e14:	and	r2, r6, sl
   59e18:	and	r3, r7, fp
   59e1c:	ldrd	r6, [sp, #144]	; 0x90
   59e20:	strd	r2, [sp, #32]
   59e24:	ldrd	r2, [sp, #8]
   59e28:	adds	r6, r6, r2
   59e2c:	adc	r7, r7, r3
   59e30:	ldrd	r2, [sp, #16]
   59e34:	strd	r6, [sp, #24]
   59e38:	adds	r2, r2, r0
   59e3c:	ldrd	r6, [sp, #72]	; 0x48
   59e40:	adc	r3, r3, r1
   59e44:	ldrd	r0, [sp, #40]	; 0x28
   59e48:	and	r1, r1, r7
   59e4c:	add	r7, sp, #2048	; 0x800
   59e50:	and	r0, r0, r6
   59e54:	eor	r5, r5, r1
   59e58:	eor	r4, r4, r0
   59e5c:	ldrd	r0, [r7, #64]	; 0x40
   59e60:	ldrd	r6, [r7, #72]	; 0x48
   59e64:	eor	r0, r0, r6
   59e68:	eor	r1, r1, r7
   59e6c:	ldrd	r6, [ip, #80]	; 0x50
   59e70:	add	ip, sp, #256	; 0x100
   59e74:	eor	r6, r6, r0
   59e78:	eor	r7, r7, r1
   59e7c:	strd	r6, [sp, #8]
   59e80:	ldrd	r0, [sp, #120]	; 0x78
   59e84:	ldrd	r6, [sp, #152]	; 0x98
   59e88:	adds	r6, r6, r0
   59e8c:	adc	r7, r7, r1
   59e90:	adds	r2, r2, r4
   59e94:	strd	r6, [sp, #16]
   59e98:	adc	r3, r3, r5
   59e9c:	ldrd	r6, [sp, #184]	; 0xb8
   59ea0:	ldrd	r4, [sp]
   59ea4:	ldrd	r0, [sp, #32]
   59ea8:	and	r4, r4, r6
   59eac:	and	r5, r5, r7
   59eb0:	eor	r4, r4, r0
   59eb4:	ldrd	r6, [sp, #24]
   59eb8:	eor	r5, r5, r1
   59ebc:	ldrd	r0, [sp, #64]	; 0x40
   59ec0:	adds	r6, r6, r0
   59ec4:	adc	r7, r7, r1
   59ec8:	ldrd	r0, [sp, #8]
   59ecc:	adds	r4, r4, r0
   59ed0:	adc	r5, r5, r1
   59ed4:	adds	r0, r2, r8
   59ed8:	adc	r1, r3, r9
   59edc:	strd	r0, [sp, #64]	; 0x40
   59ee0:	ldrd	r0, [sp, #240]	; 0xf0
   59ee4:	adds	r8, r4, r2
   59ee8:	adc	r9, r5, r3
   59eec:	ldrd	r2, [sp, #248]	; 0xf8
   59ef0:	adds	r0, r0, r6
   59ef4:	strd	r8, [sp, #8]
   59ef8:	ldrd	r8, [sp, #16]
   59efc:	adc	r1, r1, r7
   59f00:	ldrd	r4, [sp, #128]	; 0x80
   59f04:	strd	r0, [sp, #24]
   59f08:	adds	r8, r8, r2
   59f0c:	ldrd	r0, [sp, #160]	; 0xa0
   59f10:	adc	r9, r9, r3
   59f14:	ldrd	r6, [ip]
   59f18:	adds	r0, r0, r4
   59f1c:	ldr	r2, [sp, #24]
   59f20:	adc	r1, r1, r5
   59f24:	adds	r6, r6, r8
   59f28:	adc	r7, r7, r9
   59f2c:	ldrd	r4, [sp, #168]	; 0xa8
   59f30:	strd	r6, [sp, #16]
   59f34:	lsr	r2, r2, #6
   59f38:	ldrd	r6, [sp, #136]	; 0x88
   59f3c:	ldr	r3, [sp, #28]
   59f40:	adds	r4, r4, r6
   59f44:	ldr	r8, [sp, #28]
   59f48:	adc	r5, r5, r7
   59f4c:	ldr	r7, [sp, #16]
   59f50:	orr	r3, r2, r3, lsl #26
   59f54:	ldr	r9, [sp, #20]
   59f58:	str	r3, [sp, #352]	; 0x160
   59f5c:	add	r3, sp, #512	; 0x200
   59f60:	ldr	r6, [sp, #24]
   59f64:	lsr	r7, r7, #6
   59f68:	ldrd	r2, [r3, #-248]	; 0xffffff08
   59f6c:	orr	r9, r7, r9, lsl #26
   59f70:	lsr	r8, r8, #6
   59f74:	ldr	r7, [sp, #20]
   59f78:	str	r8, [sp, #356]	; 0x164
   59f7c:	adds	r0, r0, r2
   59f80:	ldr	r8, [sp, #28]
   59f84:	adc	r1, r1, r3
   59f88:	lsl	r3, r6, #3
   59f8c:	str	r9, [sp, #368]	; 0x170
   59f90:	lsr	r7, r7, #6
   59f94:	str	r7, [sp, #372]	; 0x174
   59f98:	orr	r3, r3, r8, lsr #29
   59f9c:	str	r3, [sp, #2216]	; 0x8a8
   59fa0:	ldr	r2, [sp, #16]
   59fa4:	lsr	r3, r6, #19
   59fa8:	ldr	r6, [sp, #20]
   59fac:	orr	r3, r3, r8, lsl #13
   59fb0:	str	r3, [sp, #2224]	; 0x8b0
   59fb4:	mov	ip, r8
   59fb8:	lsl	r3, r2, #3
   59fbc:	mov	r9, ip
   59fc0:	orr	r3, r3, r6, lsr #29
   59fc4:	str	r3, [sp, #2248]	; 0x8c8
   59fc8:	lsr	r3, r2, #19
   59fcc:	mov	r8, r6
   59fd0:	orr	r3, r3, r6, lsl #13
   59fd4:	str	r3, [sp, #2256]	; 0x8d0
   59fd8:	lsl	r3, ip, #3
   59fdc:	ldr	ip, [sp, #24]
   59fe0:	mov	r7, r8
   59fe4:	orr	r3, r3, ip, lsr #29
   59fe8:	str	r3, [sp, #2220]	; 0x8ac
   59fec:	lsr	r3, r9, #19
   59ff0:	add	r9, sp, #512	; 0x200
   59ff4:	orr	r3, r3, ip, lsl #13
   59ff8:	str	r3, [sp, #2228]	; 0x8b4
   59ffc:	lsl	r3, r8, #3
   5a000:	ldr	r8, [sp, #16]
   5a004:	orr	r3, r3, r8, lsr #29
   5a008:	str	r3, [sp, #2252]	; 0x8cc
   5a00c:	lsr	r3, r7, #19
   5a010:	orr	r3, r3, r8, lsl #13
   5a014:	str	r3, [sp, #2260]	; 0x8d4
   5a018:	add	r3, sp, #2048	; 0x800
   5a01c:	ldrd	r8, [r9, #-160]	; 0xffffff60
   5a020:	ldrd	r6, [r3, #168]	; 0xa8
   5a024:	ldrd	r2, [r3, #176]	; 0xb0
   5a028:	eor	r7, r7, r3
   5a02c:	add	r3, sp, #512	; 0x200
   5a030:	eor	r6, r6, r2
   5a034:	eor	r7, r7, r9
   5a038:	ldrd	r2, [r3, #-224]	; 0xffffff20
   5a03c:	eor	r6, r6, r8
   5a040:	adds	r4, r4, r2
   5a044:	adc	r5, r5, r3
   5a048:	adds	r8, r0, r6
   5a04c:	adc	r9, r1, r7
   5a050:	add	r1, sp, #2048	; 0x800
   5a054:	add	r7, sp, #512	; 0x200
   5a058:	strd	r8, [sp, #32]
   5a05c:	ldrd	r2, [r1, #200]	; 0xc8
   5a060:	ldrd	r0, [r1, #208]	; 0xd0
   5a064:	ldrd	r6, [r7, #-144]	; 0xffffff70
   5a068:	ldrd	r8, [sp, #104]	; 0x68
   5a06c:	eor	r2, r2, r0
   5a070:	eor	r3, r3, r1
   5a074:	ldrd	r0, [sp, #176]	; 0xb0
   5a078:	eor	r2, r2, r6
   5a07c:	eor	r3, r3, r7
   5a080:	adds	r0, r0, r8
   5a084:	ldr	r8, [sp, #36]	; 0x24
   5a088:	adc	r1, r1, r9
   5a08c:	adds	r6, r4, r2
   5a090:	adc	r7, r5, r3
   5a094:	strd	r6, [sp, #56]	; 0x38
   5a098:	ldr	r7, [sp, #32]
   5a09c:	add	r9, sp, #7168	; 0x1c00
   5a0a0:	ldrd	r4, [sp, #192]	; 0xc0
   5a0a4:	ldrd	r2, [sp, #88]	; 0x58
   5a0a8:	lsr	r7, r7, #6
   5a0ac:	ldr	ip, [sp, #32]
   5a0b0:	adds	r2, r2, r4
   5a0b4:	orr	r8, r7, r8, lsl #26
   5a0b8:	adc	r3, r3, r5
   5a0bc:	ldr	r7, [sp, #60]	; 0x3c
   5a0c0:	lsr	r5, r6, #6
   5a0c4:	ldr	r6, [sp, #36]	; 0x24
   5a0c8:	str	r8, [sp, #384]	; 0x180
   5a0cc:	orr	r7, r5, r7, lsl #26
   5a0d0:	str	r7, [sp, #400]	; 0x190
   5a0d4:	lsr	r6, r6, #6
   5a0d8:	str	r6, [sp, #388]	; 0x184
   5a0dc:	ldrd	r6, [r9, #88]	; 0x58
   5a0e0:	adds	r6, r6, r0
   5a0e4:	ldr	r0, [sp, #60]	; 0x3c
   5a0e8:	adc	r7, r7, r1
   5a0ec:	lsl	r1, ip, #3
   5a0f0:	lsr	r0, r0, #6
   5a0f4:	str	r0, [sp, #404]	; 0x194
   5a0f8:	ldr	r4, [sp, #36]	; 0x24
   5a0fc:	ldr	r9, [sp, #56]	; 0x38
   5a100:	orr	r1, r1, r4, lsr #29
   5a104:	str	r1, [sp, #2280]	; 0x8e8
   5a108:	lsr	r1, ip, #19
   5a10c:	ldr	ip, [sp, #60]	; 0x3c
   5a110:	orr	r1, r1, r4, lsl #13
   5a114:	str	r1, [sp, #2288]	; 0x8f0
   5a118:	lsl	r1, r9, #3
   5a11c:	mov	r8, r4
   5a120:	orr	r1, r1, ip, lsr #29
   5a124:	str	r1, [sp, #2312]	; 0x908
   5a128:	lsr	r1, r9, #19
   5a12c:	mov	r5, r8
   5a130:	orr	r1, r1, ip, lsl #13
   5a134:	str	r1, [sp, #2320]	; 0x910
   5a138:	lsl	r1, r8, #3
   5a13c:	ldr	r8, [sp, #32]
   5a140:	mov	r4, ip
   5a144:	add	r9, sp, #512	; 0x200
   5a148:	mov	r0, r4
   5a14c:	orr	r1, r1, r8, lsr #29
   5a150:	str	r1, [sp, #2284]	; 0x8ec
   5a154:	lsr	r1, r5, #19
   5a158:	orr	r1, r1, r8, lsl #13
   5a15c:	str	r1, [sp, #2292]	; 0x8f4
   5a160:	lsl	r1, r4, #3
   5a164:	ldr	r4, [sp, #56]	; 0x38
   5a168:	ldrd	r8, [r9, #-128]	; 0xffffff80
   5a16c:	orr	r1, r1, r4, lsr #29
   5a170:	str	r1, [sp, #2316]	; 0x90c
   5a174:	lsr	r1, r0, #19
   5a178:	orr	r1, r1, r4, lsl #13
   5a17c:	str	r1, [sp, #2324]	; 0x914
   5a180:	add	r1, sp, #2048	; 0x800
   5a184:	ldrd	r4, [r1, #232]	; 0xe8
   5a188:	ldrd	r0, [r1, #240]	; 0xf0
   5a18c:	eor	r5, r5, r1
   5a190:	add	r1, sp, #7168	; 0x1c00
   5a194:	eor	r4, r4, r0
   5a198:	eor	r5, r5, r9
   5a19c:	ldrd	r0, [r1, #96]	; 0x60
   5a1a0:	eor	r4, r4, r8
   5a1a4:	adds	r2, r2, r0
   5a1a8:	adc	r3, r3, r1
   5a1ac:	adds	r8, r6, r4
   5a1b0:	adc	r9, r7, r5
   5a1b4:	add	r5, sp, #2560	; 0xa00
   5a1b8:	add	r7, sp, #512	; 0x200
   5a1bc:	strd	r8, [sp, #80]	; 0x50
   5a1c0:	ldrd	r0, [r5, #-248]	; 0xffffff08
   5a1c4:	ldrd	r4, [r5, #-240]	; 0xffffff10
   5a1c8:	ldrd	r6, [r7, #-112]	; 0xffffff90
   5a1cc:	ldrd	r8, [sp, #112]	; 0x70
   5a1d0:	eor	r0, r0, r4
   5a1d4:	eor	r1, r1, r5
   5a1d8:	ldrd	r4, [sp, #200]	; 0xc8
   5a1dc:	eor	r0, r0, r6
   5a1e0:	eor	r1, r1, r7
   5a1e4:	adds	r8, r8, r4
   5a1e8:	adc	r9, r9, r5
   5a1ec:	adds	r6, r2, r0
   5a1f0:	adc	r7, r3, r1
   5a1f4:	strd	r6, [sp, #96]	; 0x60
   5a1f8:	ldr	r7, [sp, #80]	; 0x50
   5a1fc:	ldr	r0, [sp, #84]	; 0x54
   5a200:	ldr	r4, [sp, #96]	; 0x60
   5a204:	lsl	r2, r7, #3
   5a208:	lsr	r3, r7, #19
   5a20c:	orr	r2, r2, r0, lsr #29
   5a210:	str	r2, [sp, #2344]	; 0x928
   5a214:	lsl	r2, r6, #3
   5a218:	ldr	r6, [sp, #100]	; 0x64
   5a21c:	orr	r3, r3, r0, lsl #13
   5a220:	str	r3, [sp, #2352]	; 0x930
   5a224:	lsr	r3, r4, #19
   5a228:	lsr	ip, r7, #6
   5a22c:	mov	r1, r0
   5a230:	lsr	r5, r4, #6
   5a234:	orr	r2, r2, r6, lsr #29
   5a238:	orr	r3, r3, r6, lsl #13
   5a23c:	str	ip, [sp, #416]	; 0x1a0
   5a240:	str	r5, [sp, #432]	; 0x1b0
   5a244:	add	r5, sp, #2560	; 0xa00
   5a248:	str	r2, [sp, #2376]	; 0x948
   5a24c:	lsl	r2, r0, #3
   5a250:	str	r3, [sp, #2384]	; 0x950
   5a254:	lsr	r3, r0, #19
   5a258:	ldr	r0, [sp, #416]	; 0x1a0
   5a25c:	ldr	ip, [sp, #96]	; 0x60
   5a260:	orr	r0, r0, r1, lsl #26
   5a264:	ldr	r1, [sp, #80]	; 0x50
   5a268:	ldr	r7, [sp, #432]	; 0x1b0
   5a26c:	str	r0, [sp, #416]	; 0x1a0
   5a270:	orr	r2, r2, r1, lsr #29
   5a274:	orr	r3, r3, r1, lsl #13
   5a278:	str	r2, [sp, #2348]	; 0x92c
   5a27c:	lsl	r2, r6, #3
   5a280:	str	r3, [sp, #2356]	; 0x934
   5a284:	lsr	r3, r6, #19
   5a288:	orr	r2, r2, ip, lsr #29
   5a28c:	orr	r3, r3, ip, lsl #13
   5a290:	str	r2, [sp, #2380]	; 0x94c
   5a294:	orr	r7, r7, r6, lsl #26
   5a298:	str	r3, [sp, #2388]	; 0x954
   5a29c:	lsr	r2, r6, #6
   5a2a0:	str	r7, [sp, #432]	; 0x1b0
   5a2a4:	add	r3, sp, #7168	; 0x1c00
   5a2a8:	ldrd	r6, [r5, #-216]	; 0xffffff28
   5a2ac:	ldrd	r4, [r5, #-208]	; 0xffffff30
   5a2b0:	str	r2, [sp, #436]	; 0x1b4
   5a2b4:	eor	r6, r6, r4
   5a2b8:	eor	r7, r7, r5
   5a2bc:	ldrd	r4, [r3, #112]	; 0x70
   5a2c0:	ldrd	r2, [sp, #208]	; 0xd0
   5a2c4:	ldr	r1, [sp, #84]	; 0x54
   5a2c8:	adds	r4, r4, r2
   5a2cc:	adc	r5, r5, r3
   5a2d0:	add	r3, sp, #2560	; 0xa00
   5a2d4:	lsr	r1, r1, #6
   5a2d8:	str	r1, [sp, #420]	; 0x1a4
   5a2dc:	ldrd	r0, [r3, #-184]	; 0xffffff48
   5a2e0:	ldrd	r2, [r3, #-176]	; 0xffffff50
   5a2e4:	eor	r1, r1, r3
   5a2e8:	add	r3, sp, #7168	; 0x1c00
   5a2ec:	eor	r0, r0, r2
   5a2f0:	ldrd	r2, [r3, #104]	; 0x68
   5a2f4:	adds	r8, r8, r2
   5a2f8:	adc	r9, r9, r3
   5a2fc:	add	r3, sp, #512	; 0x200
   5a300:	ldrd	r2, [r3, #-96]	; 0xffffffa0
   5a304:	eor	r6, r6, r2
   5a308:	eor	r7, r7, r3
   5a30c:	ldrd	r2, [sp, #24]
   5a310:	adds	r4, r4, r2
   5a314:	adc	r5, r5, r3
   5a318:	add	r3, sp, #512	; 0x200
   5a31c:	ldrd	r2, [r3, #-80]	; 0xffffffb0
   5a320:	eor	r0, r0, r2
   5a324:	adds	r2, r8, r6
   5a328:	eor	r1, r1, r3
   5a32c:	adc	r3, r9, r7
   5a330:	strd	r2, [sp, #120]	; 0x78
   5a334:	adds	r6, r4, r0
   5a338:	ldr	r8, [sp, #120]	; 0x78
   5a33c:	adc	r7, r5, r1
   5a340:	strd	r6, [sp, #128]	; 0x80
   5a344:	lsl	r0, r6, #3
   5a348:	ldr	r9, [sp, #128]	; 0x80
   5a34c:	ldr	r6, [sp, #124]	; 0x7c
   5a350:	lsr	r5, r8, #6
   5a354:	str	r5, [sp, #448]	; 0x1c0
   5a358:	lsl	r4, r8, #3
   5a35c:	ldr	r5, [sp, #132]	; 0x84
   5a360:	lsr	ip, r8, #19
   5a364:	ldr	r7, [sp, #64]	; 0x40
   5a368:	orr	r4, r4, r6, lsr #29
   5a36c:	orr	ip, ip, r6, lsl #13
   5a370:	lsr	r1, r9, #19
   5a374:	orr	r0, r0, r5, lsr #29
   5a378:	str	r4, [sp, #2408]	; 0x968
   5a37c:	str	ip, [sp, #2416]	; 0x970
   5a380:	lsr	r9, r9, #6
   5a384:	str	r9, [sp, #464]	; 0x1d0
   5a388:	orr	r1, r1, r5, lsl #13
   5a38c:	str	r0, [sp, #2440]	; 0x988
   5a390:	lsr	r2, r7, #18
   5a394:	ldr	r9, [sp, #448]	; 0x1c0
   5a398:	lsr	r3, r7, #14
   5a39c:	str	r1, [sp, #2448]	; 0x990
   5a3a0:	mov	r8, r6
   5a3a4:	lsl	r0, r5, #3
   5a3a8:	mov	r7, r5
   5a3ac:	lsr	r1, r5, #19
   5a3b0:	ldr	r5, [sp, #120]	; 0x78
   5a3b4:	orr	r8, r9, r8, lsl #26
   5a3b8:	ldr	r9, [sp, #128]	; 0x80
   5a3bc:	lsl	r4, r6, #3
   5a3c0:	lsr	ip, r6, #19
   5a3c4:	str	r8, [sp, #448]	; 0x1c0
   5a3c8:	orr	r4, r4, r5, lsr #29
   5a3cc:	ldr	r8, [sp, #464]	; 0x1d0
   5a3d0:	orr	ip, ip, r5, lsl #13
   5a3d4:	add	r5, sp, #2560	; 0xa00
   5a3d8:	orr	r1, r1, r9, lsl #13
   5a3dc:	str	r1, [sp, #2452]	; 0x994
   5a3e0:	orr	r7, r8, r7, lsl #26
   5a3e4:	ldr	r1, [sp, #132]	; 0x84
   5a3e8:	orr	r0, r0, r9, lsr #29
   5a3ec:	str	r4, [sp, #2412]	; 0x96c
   5a3f0:	add	r9, sp, #2560	; 0xa00
   5a3f4:	str	ip, [sp, #2420]	; 0x974
   5a3f8:	add	ip, sp, #512	; 0x200
   5a3fc:	str	r7, [sp, #464]	; 0x1d0
   5a400:	lsr	r1, r1, #6
   5a404:	ldrd	r6, [r5, #-152]	; 0xffffff68
   5a408:	ldrd	r4, [r5, #-144]	; 0xffffff70
   5a40c:	str	r0, [sp, #2444]	; 0x98c
   5a410:	ldr	r0, [sp, #124]	; 0x7c
   5a414:	eor	r6, r6, r4
   5a418:	str	r1, [sp, #468]	; 0x1d4
   5a41c:	eor	r7, r7, r5
   5a420:	add	r1, sp, #512	; 0x200
   5a424:	ldrd	r4, [r9, #-120]	; 0xffffff88
   5a428:	ldrd	r8, [r9, #-112]	; 0xffffff90
   5a42c:	lsr	r0, r0, #6
   5a430:	str	r0, [sp, #452]	; 0x1c4
   5a434:	eor	r4, r4, r8
   5a438:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   5a43c:	eor	r5, r5, r9
   5a440:	ldrd	r8, [ip, #-48]	; 0xffffffd0
   5a444:	eor	r6, r6, r0
   5a448:	ldr	r0, [sp, #68]	; 0x44
   5a44c:	eor	r8, r8, r4
   5a450:	ldr	r4, [sp, #64]	; 0x40
   5a454:	eor	r7, r7, r1
   5a458:	eor	r9, r9, r5
   5a45c:	orr	r3, r3, r0, lsl #18
   5a460:	str	r3, [sp, #2656]	; 0xa60
   5a464:	lsl	r3, r4, #23
   5a468:	orr	r2, r2, r0, lsl #14
   5a46c:	orr	r3, r3, r0, lsr #9
   5a470:	str	r2, [sp, #2648]	; 0xa58
   5a474:	str	r3, [sp, #2664]	; 0xa68
   5a478:	lsr	r1, r0, #18
   5a47c:	lsr	r2, r0, #14
   5a480:	lsl	r3, r0, #23
   5a484:	ldr	r0, [sp, #8]
   5a488:	add	r5, sp, #2560	; 0xa00
   5a48c:	strd	r8, [ip, #-224]	; 0xffffff20
   5a490:	orr	r1, r1, r4, lsl #14
   5a494:	orr	r2, r2, r4, lsl #18
   5a498:	str	r1, [sp, #2652]	; 0xa5c
   5a49c:	lsl	ip, r0, #30
   5a4a0:	add	r0, sp, #2560	; 0xa00
   5a4a4:	str	r2, [sp, #2660]	; 0xa64
   5a4a8:	orr	r3, r3, r4, lsr #9
   5a4ac:	str	r3, [sp, #2668]	; 0xa6c
   5a4b0:	ldrd	r2, [r5, #88]	; 0x58
   5a4b4:	ldrd	r4, [r5, #96]	; 0x60
   5a4b8:	ldrd	r8, [r0, #104]	; 0x68
   5a4bc:	eor	r2, r2, r4
   5a4c0:	eor	r3, r3, r5
   5a4c4:	eor	r8, r8, r2
   5a4c8:	eor	r9, r9, r3
   5a4cc:	strd	r8, [sp, #200]	; 0xc8
   5a4d0:	ldr	r4, [sp, #8]
   5a4d4:	ldr	r5, [sp, #12]
   5a4d8:	ldrd	r2, [sp, #72]	; 0x48
   5a4dc:	ldrd	r0, [sp, #64]	; 0x40
   5a4e0:	mov	r9, r5
   5a4e4:	orr	ip, ip, r5, lsr #2
   5a4e8:	bic	r1, r3, r1
   5a4ec:	lsr	r3, r4, #28
   5a4f0:	bic	r0, r2, r0
   5a4f4:	orr	r3, r3, r5, lsl #4
   5a4f8:	lsl	r8, r5, #30
   5a4fc:	str	r3, [sp, #2680]	; 0xa78
   5a500:	ldrd	r4, [sp, #40]	; 0x28
   5a504:	ldrd	r2, [sp, #64]	; 0x40
   5a508:	str	ip, [sp, #2672]	; 0xa70
   5a50c:	lsr	ip, r9, #28
   5a510:	and	r2, r2, r4
   5a514:	and	r3, r3, r5
   5a518:	eor	r4, r0, r2
   5a51c:	eor	r5, r1, r3
   5a520:	strd	r4, [sp, #208]	; 0xd0
   5a524:	ldr	r5, [sp, #8]
   5a528:	lsl	r3, r5, #25
   5a52c:	orr	r8, r8, r5, lsr #2
   5a530:	orr	r3, r3, r9, lsr #7
   5a534:	str	r3, [sp, #2688]	; 0xa80
   5a538:	lsl	r3, r9, #25
   5a53c:	add	r9, sp, #2560	; 0xa00
   5a540:	str	r8, [sp, #2676]	; 0xa74
   5a544:	orr	ip, ip, r5, lsl #4
   5a548:	ldrd	r0, [r9, #112]	; 0x70
   5a54c:	orr	r3, r3, r5, lsr #7
   5a550:	str	ip, [sp, #2684]	; 0xa7c
   5a554:	ldrd	r8, [r9, #120]	; 0x78
   5a558:	str	r3, [sp, #2692]	; 0xa84
   5a55c:	ldrd	r2, [sp]
   5a560:	eor	r0, r0, r8
   5a564:	ldrd	r4, [sp, #8]
   5a568:	add	r8, sp, #2560	; 0xa00
   5a56c:	eor	r2, r2, sl
   5a570:	eor	r3, r3, fp
   5a574:	and	r2, r2, r4
   5a578:	and	r3, r3, r5
   5a57c:	ldrd	r4, [r8, #128]	; 0x80
   5a580:	eor	r1, r1, r9
   5a584:	ldr	r9, [sp, #16]
   5a588:	eor	r4, r4, r0
   5a58c:	eor	r5, r5, r1
   5a590:	ldrd	r0, [sp]
   5a594:	strd	r4, [sp, #240]	; 0xf0
   5a598:	lsr	r9, r9, #7
   5a59c:	and	r0, r0, sl
   5a5a0:	and	r1, r1, fp
   5a5a4:	eor	r4, r2, r0
   5a5a8:	eor	r5, r3, r1
   5a5ac:	ldr	ip, [sp, #28]
   5a5b0:	add	r2, sp, #256	; 0x100
   5a5b4:	strd	r4, [sp, #248]	; 0xf8
   5a5b8:	ldr	r5, [sp, #24]
   5a5bc:	ldr	r8, [sp, #28]
   5a5c0:	lsr	ip, ip, #7
   5a5c4:	str	r9, [sp, #568]	; 0x238
   5a5c8:	ldr	r9, [sp, #24]
   5a5cc:	lsr	r5, r5, #7
   5a5d0:	str	ip, [sp, #556]	; 0x22c
   5a5d4:	orr	r8, r5, r8, lsl #25
   5a5d8:	ldr	ip, [sp, #28]
   5a5dc:	ldrd	r0, [sp, #8]
   5a5e0:	lsr	r3, r9, #8
   5a5e4:	ldrd	r4, [sp, #8]
   5a5e8:	str	r8, [sp, #552]	; 0x228
   5a5ec:	add	r8, sp, #512	; 0x200
   5a5f0:	eor	r0, r0, sl
   5a5f4:	eor	r1, r1, fp
   5a5f8:	and	r4, r4, sl
   5a5fc:	strd	r0, [r2]
   5a600:	and	r5, r5, fp
   5a604:	orr	r3, r3, ip, lsl #24
   5a608:	strd	r4, [r8, #-248]	; 0xffffff08
   5a60c:	add	r1, sp, #2560	; 0xa00
   5a610:	str	r3, [sp, #2616]	; 0xa38
   5a614:	lsr	r3, r9, #1
   5a618:	orr	r3, r3, ip, lsl #31
   5a61c:	str	r3, [sp, #2624]	; 0xa40
   5a620:	lsr	r3, ip, #8
   5a624:	add	r4, sp, #512	; 0x200
   5a628:	orr	r3, r3, r9, lsl #24
   5a62c:	str	r3, [sp, #2620]	; 0xa3c
   5a630:	lsr	r3, ip, #1
   5a634:	ldr	r5, [sp, #20]
   5a638:	orr	r3, r3, r9, lsl #31
   5a63c:	ldrd	r8, [r1, #24]
   5a640:	ldrd	r0, [r1, #32]
   5a644:	str	r3, [sp, #2628]	; 0xa44
   5a648:	ldrd	r2, [r4, #24]
   5a64c:	eor	r9, r9, r1
   5a650:	eor	r8, r8, r0
   5a654:	ldr	ip, [sp, #32]
   5a658:	eor	r3, r3, r9
   5a65c:	add	r9, sp, #2560	; 0xa00
   5a660:	eor	r2, r2, r8
   5a664:	strd	r2, [sp, #104]	; 0x68
   5a668:	ldrd	r0, [r9, #56]	; 0x38
   5a66c:	lsr	ip, ip, #7
   5a670:	ldrd	r8, [r9, #64]	; 0x40
   5a674:	ldrd	r2, [r4, #40]	; 0x28
   5a678:	eor	r0, r0, r8
   5a67c:	eor	r1, r1, r9
   5a680:	ldr	r8, [sp, #568]	; 0x238
   5a684:	eor	r2, r2, r0
   5a688:	eor	r3, r3, r1
   5a68c:	ldr	r0, [sp, #36]	; 0x24
   5a690:	ldr	r1, [sp, #56]	; 0x38
   5a694:	orr	r5, r8, r5, lsl #25
   5a698:	strd	r2, [sp, #192]	; 0xc0
   5a69c:	str	r5, [sp, #568]	; 0x238
   5a6a0:	orr	r0, ip, r0, lsl #25
   5a6a4:	ldr	r5, [sp, #144]	; 0x90
   5a6a8:	lsr	r1, r1, #7
   5a6ac:	ldr	r2, [sp, #36]	; 0x24
   5a6b0:	ldr	r3, [sp, #60]	; 0x3c
   5a6b4:	ldr	r8, [sp, #148]	; 0x94
   5a6b8:	str	r0, [sp, #584]	; 0x248
   5a6bc:	lsr	r2, r2, #7
   5a6c0:	ldr	r0, [sp, #144]	; 0x90
   5a6c4:	orr	r3, r1, r3, lsl #25
   5a6c8:	str	r2, [sp, #588]	; 0x24c
   5a6cc:	lsr	r2, r5, #8
   5a6d0:	str	r3, [sp, #600]	; 0x258
   5a6d4:	lsr	r3, r5, #1
   5a6d8:	add	r5, sp, #2560	; 0xa00
   5a6dc:	orr	r2, r2, r8, lsl #24
   5a6e0:	orr	r3, r3, r8, lsl #31
   5a6e4:	str	r2, [sp, #2392]	; 0x958
   5a6e8:	str	r3, [sp, #2400]	; 0x960
   5a6ec:	lsr	r2, r8, #8
   5a6f0:	lsr	r3, r8, #1
   5a6f4:	orr	r2, r2, r0, lsl #24
   5a6f8:	orr	r3, r3, r0, lsl #31
   5a6fc:	ldr	r9, [sp, #20]
   5a700:	str	r3, [sp, #2404]	; 0x964
   5a704:	str	r2, [sp, #2396]	; 0x95c
   5a708:	ldrd	r2, [r5, #-168]	; 0xffffff58
   5a70c:	lsr	r9, r9, #7
   5a710:	ldrd	r4, [r5, #-160]	; 0xffffff60
   5a714:	str	r9, [sp, #572]	; 0x23c
   5a718:	add	r9, sp, #512	; 0x200
   5a71c:	eor	r3, r3, r5
   5a720:	ldr	r5, [sp, #60]	; 0x3c
   5a724:	eor	r2, r2, r4
   5a728:	lsr	r5, r5, #7
   5a72c:	str	r5, [sp, #604]	; 0x25c
   5a730:	ldrd	r8, [r9, #-72]	; 0xffffffb8
   5a734:	ldrd	r4, [sp, #216]	; 0xd8
   5a738:	eor	r2, r2, r8
   5a73c:	eor	r3, r3, r9
   5a740:	ldrd	r8, [sp, #16]
   5a744:	adds	r2, r2, r4
   5a748:	ldr	ip, [sp, #80]	; 0x50
   5a74c:	adc	r3, r3, r5
   5a750:	adds	r2, r2, r8
   5a754:	ldr	r5, [sp, #84]	; 0x54
   5a758:	adc	r3, r3, r9
   5a75c:	adds	r0, r2, r6
   5a760:	adc	r1, r3, r7
   5a764:	lsr	ip, ip, #7
   5a768:	strd	r0, [sp, #136]	; 0x88
   5a76c:	orr	r5, ip, r5, lsl #25
   5a770:	ldr	r1, [sp, #152]	; 0x98
   5a774:	add	r7, sp, #512	; 0x200
   5a778:	str	r5, [sp, #616]	; 0x268
   5a77c:	ldr	r5, [sp, #156]	; 0x9c
   5a780:	lsr	r3, r1, #8
   5a784:	ldr	ip, [sp, #152]	; 0x98
   5a788:	ldr	r2, [sp, #156]	; 0x9c
   5a78c:	orr	r3, r3, r5, lsl #24
   5a790:	str	r3, [sp, #2424]	; 0x978
   5a794:	lsr	r3, r1, #1
   5a798:	lsr	ip, ip, #7
   5a79c:	orr	r3, r3, r5, lsl #31
   5a7a0:	str	r3, [sp, #2432]	; 0x980
   5a7a4:	lsr	r3, r5, #8
   5a7a8:	orr	r2, ip, r2, lsl #25
   5a7ac:	orr	r3, r3, r1, lsl #24
   5a7b0:	str	r3, [sp, #2428]	; 0x97c
   5a7b4:	lsr	r3, r5, #1
   5a7b8:	str	r2, [sp, #456]	; 0x1c8
   5a7bc:	orr	r3, r3, r1, lsl #31
   5a7c0:	lsr	r1, r5, #7
   5a7c4:	add	r5, sp, #2560	; 0xa00
   5a7c8:	str	r3, [sp, #2436]	; 0x984
   5a7cc:	str	r1, [sp, #460]	; 0x1cc
   5a7d0:	ldrd	r2, [r5, #-136]	; 0xffffff78
   5a7d4:	ldrd	r4, [r5, #-128]	; 0xffffff80
   5a7d8:	ldrd	r6, [r7, #-56]	; 0xffffffc8
   5a7dc:	eor	r3, r3, r5
   5a7e0:	ldr	r5, [sp, #160]	; 0xa0
   5a7e4:	eor	r2, r2, r4
   5a7e8:	ldr	r8, [sp, #136]	; 0x88
   5a7ec:	eor	r2, r2, r6
   5a7f0:	ldr	r9, [sp, #84]	; 0x54
   5a7f4:	lsr	r5, r5, #7
   5a7f8:	str	r5, [sp, #472]	; 0x1d8
   5a7fc:	ldrd	r4, [sp, #144]	; 0x90
   5a800:	eor	r3, r3, r7
   5a804:	ldr	r6, [sp, #472]	; 0x1d8
   5a808:	lsr	r9, r9, #7
   5a80c:	adds	r2, r2, r4
   5a810:	str	r9, [sp, #620]	; 0x26c
   5a814:	adc	r3, r3, r5
   5a818:	ldr	r5, [sp, #164]	; 0xa4
   5a81c:	lsl	r1, r8, #3
   5a820:	ldrd	r8, [sp, #32]
   5a824:	orr	r5, r6, r5, lsl #25
   5a828:	add	r6, sp, #512	; 0x200
   5a82c:	adds	r2, r2, r8
   5a830:	str	r5, [sp, #472]	; 0x1d8
   5a834:	adc	r3, r3, r9
   5a838:	ldrd	r4, [r6, #-224]	; 0xffffff20
   5a83c:	ldr	r9, [sp, #136]	; 0x88
   5a840:	adds	r4, r4, r2
   5a844:	adc	r5, r5, r3
   5a848:	lsr	r9, r9, #6
   5a84c:	str	r9, [sp, #480]	; 0x1e0
   5a850:	strd	r4, [sp, #144]	; 0x90
   5a854:	add	r5, sp, #2560	; 0xa00
   5a858:	ldr	r7, [sp, #160]	; 0xa0
   5a85c:	ldr	r8, [sp, #164]	; 0xa4
   5a860:	ldr	r6, [sp, #136]	; 0x88
   5a864:	lsr	r3, r7, #8
   5a868:	ldr	r9, [sp, #144]	; 0x90
   5a86c:	orr	r3, r3, r8, lsl #24
   5a870:	str	r3, [sp, #2456]	; 0x998
   5a874:	lsr	r3, r7, #1
   5a878:	ldr	r0, [sp, #148]	; 0x94
   5a87c:	orr	r3, r3, r8, lsl #31
   5a880:	str	r3, [sp, #2464]	; 0x9a0
   5a884:	lsr	r3, r8, #8
   5a888:	mov	r4, r8
   5a88c:	orr	r3, r3, r7, lsl #24
   5a890:	str	r3, [sp, #2460]	; 0x99c
   5a894:	lsr	r3, r8, #1
   5a898:	lsr	ip, r9, #6
   5a89c:	orr	r3, r3, r7, lsl #31
   5a8a0:	ldr	r7, [sp, #140]	; 0x8c
   5a8a4:	str	r3, [sp, #2468]	; 0x9a4
   5a8a8:	lsr	r3, r6, #19
   5a8ac:	str	ip, [sp, #496]	; 0x1f0
   5a8b0:	lsr	r4, r4, #7
   5a8b4:	orr	r3, r3, r7, lsl #13
   5a8b8:	str	r3, [sp, #2480]	; 0x9b0
   5a8bc:	lsl	r3, r9, #3
   5a8c0:	orr	r1, r1, r7, lsr #29
   5a8c4:	orr	r3, r3, r0, lsr #29
   5a8c8:	str	r3, [sp, #2504]	; 0x9c8
   5a8cc:	lsr	r3, r9, #19
   5a8d0:	mov	r8, r7
   5a8d4:	orr	r3, r3, r0, lsl #13
   5a8d8:	lsl	r2, r7, #3
   5a8dc:	str	r3, [sp, #2512]	; 0x9d0
   5a8e0:	lsr	r3, r7, #19
   5a8e4:	ldr	r7, [sp, #480]	; 0x1e0
   5a8e8:	add	r9, sp, #512	; 0x200
   5a8ec:	str	r1, [sp, #2472]	; 0x9a8
   5a8f0:	orr	r7, r7, r8, lsl #26
   5a8f4:	ldr	r8, [sp, #136]	; 0x88
   5a8f8:	str	r7, [sp, #480]	; 0x1e0
   5a8fc:	add	r7, sp, #2560	; 0xa00
   5a900:	ldr	r1, [sp, #496]	; 0x1f0
   5a904:	str	r4, [sp, #476]	; 0x1dc
   5a908:	orr	r2, r2, r8, lsr #29
   5a90c:	ldr	r4, [sp, #144]	; 0x90
   5a910:	orr	r3, r3, r8, lsl #13
   5a914:	str	r2, [sp, #2476]	; 0x9ac
   5a918:	orr	r1, r1, r0, lsl #26
   5a91c:	str	r3, [sp, #2484]	; 0x9b4
   5a920:	lsl	r2, r0, #3
   5a924:	lsr	r3, r0, #19
   5a928:	str	r1, [sp, #496]	; 0x1f0
   5a92c:	ldrd	r0, [r7, #-104]	; 0xffffff98
   5a930:	orr	r2, r2, r4, lsr #29
   5a934:	ldrd	r6, [r7, #-96]	; 0xffffffa0
   5a938:	orr	r3, r3, r4, lsl #13
   5a93c:	ldrd	r8, [r9, #-40]	; 0xffffffd8
   5a940:	str	r2, [sp, #2508]	; 0x9cc
   5a944:	eor	r0, r0, r6
   5a948:	str	r3, [sp, #2516]	; 0x9d4
   5a94c:	eor	r1, r1, r7
   5a950:	ldrd	r2, [sp, #152]	; 0x98
   5a954:	eor	r0, r0, r8
   5a958:	ldr	r7, [sp, #140]	; 0x8c
   5a95c:	eor	r1, r1, r9
   5a960:	adds	r0, r0, r2
   5a964:	add	r9, sp, #512	; 0x200
   5a968:	adc	r1, r1, r3
   5a96c:	ldrd	r2, [r5, #-88]	; 0xffffffa8
   5a970:	lsr	r7, r7, #6
   5a974:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   5a978:	str	r7, [sp, #484]	; 0x1e4
   5a97c:	ldrd	r6, [sp, #56]	; 0x38
   5a980:	eor	r2, r2, r4
   5a984:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   5a988:	eor	r3, r3, r5
   5a98c:	adds	r0, r0, r6
   5a990:	ldr	ip, [sp, #148]	; 0x94
   5a994:	adc	r1, r1, r7
   5a998:	eor	r2, r2, r8
   5a99c:	add	r7, sp, #2560	; 0xa00
   5a9a0:	adds	r4, r0, r2
   5a9a4:	eor	r3, r3, r9
   5a9a8:	add	r9, sp, #512	; 0x200
   5a9ac:	adc	r5, r1, r3
   5a9b0:	lsr	ip, ip, #6
   5a9b4:	str	ip, [sp, #500]	; 0x1f4
   5a9b8:	lsr	r0, r4, #6
   5a9bc:	strd	r4, [sp, #152]	; 0x98
   5a9c0:	orr	r4, r0, r5, lsl #26
   5a9c4:	ldrd	r2, [r7, #-56]	; 0xffffffc8
   5a9c8:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   5a9cc:	ldrd	r8, [r9, #-16]
   5a9d0:	eor	r2, r2, r6
   5a9d4:	eor	r3, r3, r7
   5a9d8:	eor	r2, r2, r8
   5a9dc:	ldr	r1, [sp, #96]	; 0x60
   5a9e0:	ldr	r8, [sp, #152]	; 0x98
   5a9e4:	eor	r3, r3, r9
   5a9e8:	ldr	ip, [sp, #120]	; 0x78
   5a9ec:	ldr	r9, [sp, #156]	; 0x9c
   5a9f0:	lsr	r1, r1, #7
   5a9f4:	ldr	r5, [sp, #124]	; 0x7c
   5a9f8:	str	r1, [sp, #632]	; 0x278
   5a9fc:	lsl	r1, r8, #3
   5aa00:	orr	r1, r1, r9, lsr #29
   5aa04:	lsr	ip, ip, #7
   5aa08:	str	r1, [sp, #2536]	; 0x9e8
   5aa0c:	lsr	r1, r8, #19
   5aa10:	orr	r5, ip, r5, lsl #25
   5aa14:	orr	r1, r1, r9, lsl #13
   5aa18:	str	r5, [sp, #648]	; 0x288
   5aa1c:	add	r5, sp, #2560	; 0xa00
   5aa20:	str	r1, [sp, #2544]	; 0x9f0
   5aa24:	lsl	r1, r9, #3
   5aa28:	orr	r1, r1, r8, lsr #29
   5aa2c:	str	r1, [sp, #2540]	; 0x9ec
   5aa30:	lsr	r1, r9, #19
   5aa34:	str	r4, [sp, #512]	; 0x200
   5aa38:	orr	r1, r1, r8, lsl #13
   5aa3c:	ldr	r7, [sp, #156]	; 0x9c
   5aa40:	str	r1, [sp, #2548]	; 0x9f4
   5aa44:	ldrd	r0, [r5, #-24]	; 0xffffffe8
   5aa48:	ldrd	r4, [r5, #-16]
   5aa4c:	lsr	r7, r7, #6
   5aa50:	ldr	r8, [sp, #16]
   5aa54:	eor	r1, r1, r5
   5aa58:	ldr	r5, [sp, #20]
   5aa5c:	str	r7, [sp, #516]	; 0x204
   5aa60:	add	r7, sp, #512	; 0x200
   5aa64:	lsr	ip, r8, #8
   5aa68:	eor	r0, r0, r4
   5aa6c:	ldrd	r6, [r7]
   5aa70:	orr	ip, ip, r5, lsl #24
   5aa74:	str	ip, [sp, #3416]	; 0xd58
   5aa78:	lsr	ip, r8, #1
   5aa7c:	mov	r9, r5
   5aa80:	orr	ip, ip, r5, lsl #31
   5aa84:	str	ip, [sp, #3424]	; 0xd60
   5aa88:	lsr	ip, r5, #8
   5aa8c:	eor	r0, r0, r6
   5aa90:	orr	ip, ip, r8, lsl #24
   5aa94:	ldr	r6, [sp, #168]	; 0xa8
   5aa98:	eor	r1, r1, r7
   5aa9c:	ldr	r4, [sp, #32]
   5aaa0:	str	ip, [sp, #3420]	; 0xd5c
   5aaa4:	lsr	ip, r9, #1
   5aaa8:	ldr	r5, [sp, #124]	; 0x7c
   5aaac:	orr	ip, ip, r8, lsl #31
   5aab0:	ldr	r7, [sp, #172]	; 0xac
   5aab4:	ldr	r8, [sp, #100]	; 0x64
   5aab8:	ldr	r9, [sp, #632]	; 0x278
   5aabc:	lsr	r5, r5, #7
   5aac0:	str	ip, [sp, #3428]	; 0xd64
   5aac4:	lsr	ip, r4, #8
   5aac8:	str	r5, [sp, #652]	; 0x28c
   5aacc:	lsr	r4, r6, #1
   5aad0:	lsr	r5, r6, #8
   5aad4:	orr	r8, r9, r8, lsl #25
   5aad8:	orr	r5, r5, r7, lsl #24
   5aadc:	orr	r4, r4, r7, lsl #31
   5aae0:	str	r8, [sp, #632]	; 0x278
   5aae4:	mov	r9, r7
   5aae8:	str	r5, [sp, #2488]	; 0x9b8
   5aaec:	lsr	r5, r7, #8
   5aaf0:	str	r4, [sp, #2496]	; 0x9c0
   5aaf4:	lsr	r4, r7, #1
   5aaf8:	ldr	r7, [sp, #168]	; 0xa8
   5aafc:	lsr	r6, r6, #7
   5ab00:	orr	r9, r6, r9, lsl #25
   5ab04:	ldr	r8, [sp, #180]	; 0xb4
   5ab08:	str	r9, [sp, #488]	; 0x1e8
   5ab0c:	orr	r5, r5, r7, lsl #24
   5ab10:	str	r5, [sp, #2492]	; 0x9bc
   5ab14:	ldr	r5, [sp, #176]	; 0xb0
   5ab18:	orr	r4, r4, r7, lsl #31
   5ab1c:	add	r7, sp, #2560	; 0xa00
   5ab20:	str	r4, [sp, #2500]	; 0x9c4
   5ab24:	lsr	r5, r5, #7
   5ab28:	str	r5, [sp, #504]	; 0x1f8
   5ab2c:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   5ab30:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   5ab34:	ldr	r9, [sp, #504]	; 0x1f8
   5ab38:	eor	r5, r5, r7
   5ab3c:	ldr	r7, [sp, #172]	; 0xac
   5ab40:	eor	r4, r4, r6
   5ab44:	orr	r8, r9, r8, lsl #25
   5ab48:	str	r8, [sp, #504]	; 0x1f8
   5ab4c:	lsr	r7, r7, #7
   5ab50:	str	r7, [sp, #492]	; 0x1ec
   5ab54:	add	r7, sp, #512	; 0x200
   5ab58:	ldr	r8, [sp, #180]	; 0xb4
   5ab5c:	ldrd	r6, [r7, #-24]	; 0xffffffe8
   5ab60:	lsr	r8, r8, #7
   5ab64:	str	r8, [sp, #508]	; 0x1fc
   5ab68:	eor	r4, r4, r6
   5ab6c:	eor	r5, r5, r7
   5ab70:	ldrd	r6, [sp, #160]	; 0xa0
   5ab74:	ldrd	r8, [sp, #80]	; 0x50
   5ab78:	adds	r4, r4, r6
   5ab7c:	adc	r5, r5, r7
   5ab80:	ldr	r7, [sp, #36]	; 0x24
   5ab84:	adds	r4, r4, r8
   5ab88:	ldr	r8, [sp, #180]	; 0xb4
   5ab8c:	adc	r5, r5, r9
   5ab90:	adds	r6, r4, r2
   5ab94:	orr	ip, ip, r7, lsl #24
   5ab98:	adc	r7, r5, r3
   5ab9c:	strd	r6, [sp, #160]	; 0xa0
   5aba0:	add	r5, sp, #512	; 0x200
   5aba4:	ldr	r7, [sp, #176]	; 0xb0
   5aba8:	lsr	r6, r6, #6
   5abac:	ldr	r9, [sp, #100]	; 0x64
   5abb0:	str	ip, [sp, #3448]	; 0xd78
   5abb4:	lsr	r3, r7, #1
   5abb8:	lsr	r2, r7, #8
   5abbc:	orr	r3, r3, r8, lsl #31
   5abc0:	str	r3, [sp, #2528]	; 0x9e0
   5abc4:	lsr	r3, r8, #1
   5abc8:	orr	r2, r2, r8, lsl #24
   5abcc:	orr	r3, r3, r7, lsl #31
   5abd0:	str	r3, [sp, #2532]	; 0x9e4
   5abd4:	add	r3, sp, #2560	; 0xa00
   5abd8:	str	r2, [sp, #2520]	; 0x9d8
   5abdc:	lsr	r2, r8, #8
   5abe0:	lsr	r9, r9, #7
   5abe4:	orr	r2, r2, r7, lsl #24
   5abe8:	str	r9, [sp, #636]	; 0x27c
   5abec:	str	r2, [sp, #2524]	; 0x9dc
   5abf0:	ldrd	r8, [r3, #-40]	; 0xffffffd8
   5abf4:	ldrd	r2, [r3, #-32]	; 0xffffffe0
   5abf8:	eor	r9, r9, r3
   5abfc:	ldr	r3, [sp, #164]	; 0xa4
   5ac00:	eor	r8, r8, r2
   5ac04:	orr	r3, r6, r3, lsl #26
   5ac08:	str	r3, [sp, #528]	; 0x210
   5ac0c:	ldr	r6, [sp, #164]	; 0xa4
   5ac10:	ldrd	r4, [r5, #-8]
   5ac14:	ldrd	r2, [sp, #168]	; 0xa8
   5ac18:	eor	r8, r8, r4
   5ac1c:	lsr	r6, r6, #6
   5ac20:	str	r6, [sp, #532]	; 0x214
   5ac24:	adds	r8, r8, r2
   5ac28:	ldrd	r6, [sp, #96]	; 0x60
   5ac2c:	eor	r9, r9, r5
   5ac30:	adc	r9, r9, r3
   5ac34:	ldrd	r2, [sp, #240]	; 0xf0
   5ac38:	adds	r8, r8, r6
   5ac3c:	movw	r4, #19154	; 0x4ad2
   5ac40:	adc	r9, r9, r7
   5ac44:	ldrd	r6, [sp, #248]	; 0xf8
   5ac48:	movt	r4, #40689	; 0x9ef1
   5ac4c:	movw	r5, #27073	; 0x69c1
   5ac50:	adds	r2, r2, r6
   5ac54:	movt	r5, #58523	; 0xe49b
   5ac58:	adc	r3, r3, r7
   5ac5c:	ldrd	r6, [sp, #24]
   5ac60:	adds	r4, r4, r6
   5ac64:	adc	r5, r5, r7
   5ac68:	adds	r6, r8, r0
   5ac6c:	adc	r7, r9, r1
   5ac70:	ldrd	r8, [sp, #48]	; 0x30
   5ac74:	strd	r6, [sp, #168]	; 0xa8
   5ac78:	ldrd	r0, [sp, #104]	; 0x68
   5ac7c:	adds	r4, r4, r8
   5ac80:	ldrd	r6, [sp, #88]	; 0x58
   5ac84:	adc	r5, r5, r9
   5ac88:	ldrd	r8, [sp, #200]	; 0xc8
   5ac8c:	adds	r0, r0, r6
   5ac90:	adc	r1, r1, r7
   5ac94:	strd	r0, [sp, #240]	; 0xf0
   5ac98:	ldrd	r0, [sp, #208]	; 0xd0
   5ac9c:	adds	r4, r4, r8
   5aca0:	adc	r5, r5, r9
   5aca4:	ldrd	r6, [sp, #184]	; 0xb8
   5aca8:	adds	r4, r4, r0
   5acac:	ldr	r9, [sp, #168]	; 0xa8
   5acb0:	adc	r5, r5, r1
   5acb4:	ldr	r1, [sp, #172]	; 0xac
   5acb8:	adds	r6, r6, r4
   5acbc:	adc	r7, r7, r5
   5acc0:	lsr	r9, r9, #6
   5acc4:	adds	r8, r2, r4
   5acc8:	orr	r1, r9, r1, lsl #26
   5accc:	adc	r9, r3, r5
   5acd0:	ldrd	r2, [sp, #40]	; 0x28
   5acd4:	strd	r6, [sp, #104]	; 0x68
   5acd8:	str	r1, [sp, #544]	; 0x220
   5acdc:	bic	r1, r3, r7
   5ace0:	add	r7, sp, #256	; 0x100
   5ace4:	bic	r0, r2, r6
   5ace8:	strd	r8, [sp, #48]	; 0x30
   5acec:	ldrd	r6, [r7]
   5acf0:	and	r4, r8, r6
   5acf4:	ldr	r8, [sp, #104]	; 0x68
   5acf8:	and	r5, r9, r7
   5acfc:	ldr	r9, [sp, #108]	; 0x6c
   5ad00:	ldr	r6, [sp, #48]	; 0x30
   5ad04:	add	r7, sp, #512	; 0x200
   5ad08:	lsr	r3, r8, #18
   5ad0c:	lsr	r2, r8, #14
   5ad10:	orr	r3, r3, r9, lsl #14
   5ad14:	str	r3, [sp, #2696]	; 0xa88
   5ad18:	lsr	r3, r9, #18
   5ad1c:	orr	r2, r2, r9, lsl #18
   5ad20:	orr	r3, r3, r8, lsl #14
   5ad24:	str	r2, [sp, #2704]	; 0xa90
   5ad28:	str	r3, [sp, #2700]	; 0xa8c
   5ad2c:	lsr	r2, r9, #14
   5ad30:	lsl	r3, r8, #23
   5ad34:	orr	r2, r2, r8, lsl #18
   5ad38:	orr	r3, r3, r9, lsr #9
   5ad3c:	str	r2, [sp, #2708]	; 0xa94
   5ad40:	lsl	r2, r9, #23
   5ad44:	ldr	r9, [sp, #52]	; 0x34
   5ad48:	str	r3, [sp, #2712]	; 0xa98
   5ad4c:	lsl	r3, r6, #30
   5ad50:	orr	r2, r2, r8, lsr #9
   5ad54:	mov	r8, r6
   5ad58:	orr	r3, r3, r9, lsr #2
   5ad5c:	str	r2, [sp, #2716]	; 0xa9c
   5ad60:	str	r3, [sp, #2720]	; 0xaa0
   5ad64:	lsl	r3, r9, #30
   5ad68:	orr	r3, r3, r8, lsr #2
   5ad6c:	lsr	r2, r6, #28
   5ad70:	str	r3, [sp, #2724]	; 0xaa4
   5ad74:	lsl	r3, r8, #25
   5ad78:	ldrd	r6, [r7, #-248]	; 0xffffff08
   5ad7c:	orr	r2, r2, r9, lsl #4
   5ad80:	orr	r3, r3, r9, lsr #7
   5ad84:	str	r2, [sp, #2728]	; 0xaa8
   5ad88:	str	r3, [sp, #2736]	; 0xab0
   5ad8c:	lsr	r2, r9, #28
   5ad90:	lsl	r3, r9, #25
   5ad94:	add	r9, sp, #2560	; 0xa00
   5ad98:	orr	r2, r2, r8, lsl #4
   5ad9c:	eor	r4, r4, r6
   5ada0:	eor	r5, r5, r7
   5ada4:	ldrd	r6, [r9, #136]	; 0x88
   5ada8:	ldrd	r8, [r9, #144]	; 0x90
   5adac:	str	r2, [sp, #2732]	; 0xaac
   5adb0:	eor	r7, r7, r9
   5adb4:	ldr	r9, [sp, #48]	; 0x30
   5adb8:	eor	r6, r6, r8
   5adbc:	add	r8, sp, #2560	; 0xa00
   5adc0:	ldr	ip, [sp, #164]	; 0xa4
   5adc4:	orr	r3, r3, r9, lsr #7
   5adc8:	str	r3, [sp, #2740]	; 0xab4
   5adcc:	ldrd	r2, [r8, #152]	; 0x98
   5add0:	eor	r2, r2, r6
   5add4:	eor	r3, r3, r7
   5add8:	ldrd	r6, [sp, #64]	; 0x40
   5addc:	strd	r2, [sp, #208]	; 0xd0
   5ade0:	ldrd	r2, [sp, #104]	; 0x68
   5ade4:	and	r2, r2, r6
   5ade8:	and	r3, r3, r7
   5adec:	eor	r8, r0, r2
   5adf0:	eor	r9, r1, r3
   5adf4:	strd	r8, [sp, #216]	; 0xd8
   5adf8:	ldr	r9, [sp, #160]	; 0xa0
   5adfc:	ldrd	r0, [sp, #192]	; 0xc0
   5ae00:	lsl	r3, r9, #3
   5ae04:	orr	r3, r3, ip, lsr #29
   5ae08:	str	r3, [sp, #2568]	; 0xa08
   5ae0c:	lsr	r3, r9, #19
   5ae10:	orr	r3, r3, ip, lsl #13
   5ae14:	str	r3, [sp, #2576]	; 0xa10
   5ae18:	lsl	r3, ip, #3
   5ae1c:	orr	r3, r3, r9, lsr #29
   5ae20:	str	r3, [sp, #2572]	; 0xa0c
   5ae24:	lsr	r3, ip, #19
   5ae28:	add	ip, sp, #512	; 0x200
   5ae2c:	orr	r3, r3, r9, lsl #13
   5ae30:	ldr	r9, [sp, #172]	; 0xac
   5ae34:	str	r3, [sp, #2580]	; 0xa14
   5ae38:	ldrd	r2, [sp, #112]	; 0x70
   5ae3c:	lsr	r9, r9, #6
   5ae40:	str	r9, [sp, #548]	; 0x224
   5ae44:	adds	r0, r0, r2
   5ae48:	add	r9, sp, #2560	; 0xa00
   5ae4c:	adc	r1, r1, r3
   5ae50:	add	r3, sp, #2560	; 0xa00
   5ae54:	ldrd	r6, [r9, #160]	; 0xa0
   5ae58:	ldrd	r8, [r9, #168]	; 0xa8
   5ae5c:	ldrd	r2, [r3, #176]	; 0xb0
   5ae60:	eor	r6, r6, r8
   5ae64:	eor	r7, r7, r9
   5ae68:	eor	r6, r6, r2
   5ae6c:	ldrd	r8, [sp, #240]	; 0xf0
   5ae70:	eor	r7, r7, r3
   5ae74:	ldrd	r2, [sp, #128]	; 0x80
   5ae78:	adds	r8, r8, r2
   5ae7c:	adc	r9, r9, r3
   5ae80:	add	r3, sp, #2560	; 0xa00
   5ae84:	adds	r6, r6, r4
   5ae88:	adc	r7, r7, r5
   5ae8c:	ldrd	r4, [r3, #8]
   5ae90:	ldrd	r2, [r3, #16]
   5ae94:	eor	r4, r4, r2
   5ae98:	eor	r5, r5, r3
   5ae9c:	ldrd	r2, [ip, #16]
   5aea0:	eor	r2, r2, r4
   5aea4:	eor	r3, r3, r5
   5aea8:	strd	r2, [sp, #200]	; 0xc8
   5aeac:	ldrd	r2, [sp, #136]	; 0x88
   5aeb0:	adds	r2, r2, r0
   5aeb4:	adc	r3, r3, r1
   5aeb8:	strd	r2, [sp, #184]	; 0xb8
   5aebc:	ldr	r4, [sp, #168]	; 0xa8
   5aec0:	ldr	ip, [sp, #172]	; 0xac
   5aec4:	ldrd	r0, [sp, #48]	; 0x30
   5aec8:	lsl	r3, r4, #3
   5aecc:	ldr	r5, [sp, #136]	; 0x88
   5aed0:	orr	r3, r3, ip, lsr #29
   5aed4:	str	r3, [sp, #2600]	; 0xa28
   5aed8:	lsr	r3, r4, #19
   5aedc:	mov	r4, ip
   5aee0:	orr	r3, r3, ip, lsl #13
   5aee4:	str	r3, [sp, #2608]	; 0xa30
   5aee8:	ldrd	r2, [sp, #8]
   5aeec:	lsr	r5, r5, #7
   5aef0:	str	r5, [sp, #680]	; 0x2a8
   5aef4:	eor	r1, r1, r3
   5aef8:	lsl	r3, ip, #3
   5aefc:	ldr	ip, [sp, #168]	; 0xa8
   5af00:	eor	r0, r0, r2
   5af04:	ldr	r5, [sp, #128]	; 0x80
   5af08:	orr	r3, r3, ip, lsr #29
   5af0c:	str	r3, [sp, #2604]	; 0xa2c
   5af10:	lsr	r3, r4, #19
   5af14:	lsr	r5, r5, #7
   5af18:	orr	r3, r3, ip, lsl #13
   5af1c:	str	r5, [sp, #664]	; 0x298
   5af20:	str	r3, [sp, #2612]	; 0xa34
   5af24:	ldrd	r4, [sp, #8]
   5af28:	ldrd	r2, [sp, #48]	; 0x30
   5af2c:	ldr	ip, [sp, #680]	; 0x2a8
   5af30:	and	r3, r3, r5
   5af34:	add	r5, sp, #2560	; 0xa00
   5af38:	and	r2, r2, r4
   5af3c:	strd	r2, [sp, #192]	; 0xc0
   5af40:	ldrd	r2, [r5, #40]	; 0x28
   5af44:	ldrd	r4, [r5, #48]	; 0x30
   5af48:	eor	r3, r3, r5
   5af4c:	ldr	r5, [sp, #140]	; 0x8c
   5af50:	eor	r2, r2, r4
   5af54:	orr	r5, ip, r5, lsl #25
   5af58:	str	r5, [sp, #680]	; 0x2a8
   5af5c:	add	r5, sp, #512	; 0x200
   5af60:	ldr	ip, [sp, #132]	; 0x84
   5af64:	ldrd	r4, [r5, #32]
   5af68:	eor	r2, r2, r4
   5af6c:	ldr	r4, [sp, #664]	; 0x298
   5af70:	eor	r3, r3, r5
   5af74:	orr	ip, r4, ip, lsl #25
   5af78:	adds	r4, r8, r2
   5af7c:	adc	r5, r9, r3
   5af80:	strd	r4, [sp, #112]	; 0x70
   5af84:	ldr	r5, [sp, #140]	; 0x8c
   5af88:	lsr	r9, r4, #6
   5af8c:	movw	r2, #9699	; 0x25e3
   5af90:	movt	r2, #14415	; 0x384f
   5af94:	movw	r3, #18310	; 0x4786
   5af98:	movt	r3, #61374	; 0xefbe
   5af9c:	lsr	r5, r5, #7
   5afa0:	str	r5, [sp, #684]	; 0x2ac
   5afa4:	ldrd	r4, [sp, #16]
   5afa8:	ldr	r8, [sp, #132]	; 0x84
   5afac:	adds	r2, r2, r4
   5afb0:	str	ip, [sp, #664]	; 0x298
   5afb4:	adc	r3, r3, r5
   5afb8:	ldr	r5, [sp, #116]	; 0x74
   5afbc:	lsr	r8, r8, #7
   5afc0:	ldr	ip, [sp, #152]	; 0x98
   5afc4:	str	r8, [sp, #668]	; 0x29c
   5afc8:	orr	r5, r9, r5, lsl #26
   5afcc:	str	r5, [sp, #576]	; 0x240
   5afd0:	ldrd	r4, [sp, #72]	; 0x48
   5afd4:	lsr	ip, ip, #7
   5afd8:	ldrd	r8, [sp, #208]	; 0xd0
   5afdc:	adds	r2, r2, r4
   5afe0:	adc	r3, r3, r5
   5afe4:	ldr	r5, [sp, #116]	; 0x74
   5afe8:	adds	r2, r2, r8
   5afec:	adc	r3, r3, r9
   5aff0:	ldr	r9, [sp, #144]	; 0x90
   5aff4:	lsr	r5, r5, #6
   5aff8:	str	r5, [sp, #580]	; 0x244
   5affc:	ldrd	r4, [sp, #216]	; 0xd8
   5b000:	lsr	r9, r9, #7
   5b004:	str	r9, [sp, #696]	; 0x2b8
   5b008:	adds	r2, r2, r4
   5b00c:	adc	r3, r3, r5
   5b010:	ldr	r5, [sp, #156]	; 0x9c
   5b014:	orr	r5, ip, r5, lsl #25
   5b018:	str	r5, [sp, #712]	; 0x2c8
   5b01c:	ldrd	r4, [sp]
   5b020:	adds	r4, r4, r2
   5b024:	adc	r5, r5, r3
   5b028:	adds	r8, r6, r2
   5b02c:	adc	r9, r7, r3
   5b030:	strd	r4, [sp, #72]	; 0x48
   5b034:	mov	r2, r4
   5b038:	mov	r3, r5
   5b03c:	ldrd	r4, [sp, #64]	; 0x40
   5b040:	and	r0, r0, r8
   5b044:	ldr	r7, [sp, #76]	; 0x4c
   5b048:	and	r1, r1, r9
   5b04c:	bic	r3, r5, r3
   5b050:	ldr	r5, [sp, #72]	; 0x48
   5b054:	strd	r8, [sp]
   5b058:	bic	r2, r4, r2
   5b05c:	ldr	r8, [sp]
   5b060:	lsr	r6, r5, #14
   5b064:	lsr	ip, r5, #18
   5b068:	orr	r6, r6, r7, lsl #18
   5b06c:	str	r6, [sp, #2752]	; 0xac0
   5b070:	lsr	r6, r7, #14
   5b074:	orr	ip, ip, r7, lsl #14
   5b078:	orr	r6, r6, r5, lsl #18
   5b07c:	str	ip, [sp, #2744]	; 0xab8
   5b080:	str	r6, [sp, #2756]	; 0xac4
   5b084:	lsr	ip, r7, #18
   5b088:	lsl	r6, r7, #23
   5b08c:	orr	ip, ip, r5, lsl #14
   5b090:	orr	r6, r6, r5, lsr #9
   5b094:	str	ip, [sp, #2748]	; 0xabc
   5b098:	lsl	ip, r5, #23
   5b09c:	ldr	r5, [sp, #4]
   5b0a0:	orr	ip, ip, r7, lsr #9
   5b0a4:	str	ip, [sp, #2760]	; 0xac8
   5b0a8:	lsl	ip, r8, #30
   5b0ac:	mov	r4, r8
   5b0b0:	orr	ip, ip, r5, lsr #2
   5b0b4:	str	ip, [sp, #2768]	; 0xad0
   5b0b8:	lsl	ip, r5, #30
   5b0bc:	str	r6, [sp, #2764]	; 0xacc
   5b0c0:	orr	ip, ip, r4, lsr #2
   5b0c4:	lsr	r6, r8, #28
   5b0c8:	str	ip, [sp, #2772]	; 0xad4
   5b0cc:	lsl	ip, r4, #25
   5b0d0:	ldrd	r8, [sp, #192]	; 0xc0
   5b0d4:	orr	r6, r6, r5, lsl #4
   5b0d8:	orr	ip, ip, r5, lsr #7
   5b0dc:	str	r6, [sp, #2776]	; 0xad8
   5b0e0:	str	ip, [sp, #2784]	; 0xae0
   5b0e4:	lsr	r6, r5, #28
   5b0e8:	lsl	ip, r5, #25
   5b0ec:	add	r5, sp, #2560	; 0xa00
   5b0f0:	orr	r6, r6, r4, lsl #4
   5b0f4:	eor	r0, r0, r8
   5b0f8:	eor	r1, r1, r9
   5b0fc:	ldrd	r8, [r5, #184]	; 0xb8
   5b100:	ldrd	r4, [r5, #192]	; 0xc0
   5b104:	add	r7, sp, #2560	; 0xa00
   5b108:	str	r6, [sp, #2780]	; 0xadc
   5b10c:	eor	r9, r9, r5
   5b110:	ldr	r5, [sp]
   5b114:	ldrd	r6, [r7, #200]	; 0xc8
   5b118:	eor	r8, r8, r4
   5b11c:	orr	ip, ip, r5, lsr #7
   5b120:	eor	r8, r8, r6
   5b124:	ldrd	r4, [sp, #72]	; 0x48
   5b128:	eor	r9, r9, r7
   5b12c:	ldrd	r6, [sp, #104]	; 0x68
   5b130:	str	ip, [sp, #2788]	; 0xae4
   5b134:	add	ip, sp, #256	; 0x100
   5b138:	and	r5, r5, r7
   5b13c:	and	r4, r4, r6
   5b140:	eor	r7, r5, r3
   5b144:	add	r5, sp, #2560	; 0xa00
   5b148:	eor	r6, r4, r2
   5b14c:	strd	r6, [ip]
   5b150:	add	r7, sp, #2560	; 0xa00
   5b154:	ldrd	r2, [r5, #208]	; 0xd0
   5b158:	ldrd	r4, [r5, #216]	; 0xd8
   5b15c:	ldrd	r6, [r7, #224]	; 0xe0
   5b160:	ldr	ip, [sp, #148]	; 0x94
   5b164:	eor	r2, r2, r4
   5b168:	ldr	r4, [sp, #696]	; 0x2b8
   5b16c:	eor	r3, r3, r5
   5b170:	eor	r2, r2, r6
   5b174:	eor	r3, r3, r7
   5b178:	adds	r6, r2, r0
   5b17c:	orr	ip, r4, ip, lsl #25
   5b180:	ldr	r4, [sp, #112]	; 0x70
   5b184:	adc	r7, r3, r1
   5b188:	ldr	r5, [sp, #116]	; 0x74
   5b18c:	ldrd	r0, [sp, #48]	; 0x30
   5b190:	ldrd	r2, [sp]
   5b194:	strd	r6, [sp, #192]	; 0xc0
   5b198:	ldrd	r6, [sp]
   5b19c:	and	r3, r3, r1
   5b1a0:	and	r2, r2, r0
   5b1a4:	str	ip, [sp, #696]	; 0x2b8
   5b1a8:	eor	r7, r7, r1
   5b1ac:	lsl	r1, r4, #3
   5b1b0:	orr	r1, r1, r5, lsr #29
   5b1b4:	str	r1, [sp, #3432]	; 0xd68
   5b1b8:	lsr	r1, r4, #19
   5b1bc:	ldr	r4, [sp, #32]
   5b1c0:	orr	r1, r1, r5, lsl #13
   5b1c4:	eor	r6, r6, r0
   5b1c8:	mov	r0, r5
   5b1cc:	ldr	r5, [sp, #36]	; 0x24
   5b1d0:	str	r1, [sp, #3440]	; 0xd70
   5b1d4:	lsr	r1, r4, #1
   5b1d8:	mov	ip, r0
   5b1dc:	orr	r1, r1, r5, lsl #31
   5b1e0:	str	r1, [sp, #3456]	; 0xd80
   5b1e4:	lsl	r1, r0, #3
   5b1e8:	ldr	r0, [sp, #112]	; 0x70
   5b1ec:	add	r5, sp, #3584	; 0xe00
   5b1f0:	orr	r1, r1, r0, lsr #29
   5b1f4:	str	r1, [sp, #3436]	; 0xd6c
   5b1f8:	lsr	r1, ip, #19
   5b1fc:	add	ip, sp, #512	; 0x200
   5b200:	orr	r1, r1, r0, lsl #13
   5b204:	str	r1, [sp, #3444]	; 0xd74
   5b208:	ldrd	r0, [r5, #-168]	; 0xffffff58
   5b20c:	ldrd	r4, [r5, #-160]	; 0xffffff60
   5b210:	eor	r0, r0, r4
   5b214:	eor	r1, r1, r5
   5b218:	ldrd	r4, [ip, #56]	; 0x38
   5b21c:	add	ip, sp, #512	; 0x200
   5b220:	eor	r4, r4, r0
   5b224:	ldr	r0, [sp, #36]	; 0x24
   5b228:	eor	r5, r5, r1
   5b22c:	strd	r4, [sp, #208]	; 0xd0
   5b230:	ldr	r4, [sp, #32]
   5b234:	add	r5, sp, #3584	; 0xe00
   5b238:	lsr	r1, r0, #8
   5b23c:	orr	r1, r1, r4, lsl #24
   5b240:	str	r1, [sp, #3452]	; 0xd7c
   5b244:	lsr	r1, r0, #1
   5b248:	orr	r1, r1, r4, lsl #31
   5b24c:	str	r1, [sp, #3460]	; 0xd84
   5b250:	ldrd	r0, [r5, #-152]	; 0xffffff68
   5b254:	ldrd	r4, [r5, #-144]	; 0xffffff70
   5b258:	eor	r0, r0, r4
   5b25c:	eor	r1, r1, r5
   5b260:	ldrd	r4, [ip, #64]	; 0x40
   5b264:	eor	r4, r4, r0
   5b268:	eor	r5, r5, r1
   5b26c:	strd	r4, [sp, #216]	; 0xd8
   5b270:	add	r5, sp, #3584	; 0xe00
   5b274:	ldrd	r0, [r5, #-136]	; 0xffffff78
   5b278:	ldrd	r4, [r5, #-128]	; 0xffffff80
   5b27c:	eor	r0, r0, r4
   5b280:	eor	r1, r1, r5
   5b284:	ldrd	r4, [ip, #72]	; 0x48
   5b288:	eor	r4, r4, r0
   5b28c:	eor	r5, r5, r1
   5b290:	strd	r4, [sp, #240]	; 0xf0
   5b294:	ldr	r0, [sp, #56]	; 0x38
   5b298:	ldr	r4, [sp, #60]	; 0x3c
   5b29c:	lsr	r1, r0, #8
   5b2a0:	mov	r5, r0
   5b2a4:	orr	r1, r1, r4, lsl #24
   5b2a8:	str	r1, [sp, #3480]	; 0xd98
   5b2ac:	lsr	r1, r0, #1
   5b2b0:	mov	ip, r4
   5b2b4:	orr	r1, r1, r4, lsl #31
   5b2b8:	str	r1, [sp, #3488]	; 0xda0
   5b2bc:	lsr	r1, r4, #8
   5b2c0:	ldr	r0, [sp, #80]	; 0x50
   5b2c4:	mov	r4, r5
   5b2c8:	orr	r1, r1, r5, lsl #24
   5b2cc:	str	r1, [sp, #3484]	; 0xd9c
   5b2d0:	lsr	r1, ip, #1
   5b2d4:	orr	r1, r1, r4, lsl #31
   5b2d8:	ldr	r4, [sp, #84]	; 0x54
   5b2dc:	str	r1, [sp, #3492]	; 0xda4
   5b2e0:	add	r5, sp, #3584	; 0xe00
   5b2e4:	lsr	r1, r0, #8
   5b2e8:	add	ip, sp, #512	; 0x200
   5b2ec:	orr	r1, r1, r4, lsl #24
   5b2f0:	str	r1, [sp, #3512]	; 0xdb8
   5b2f4:	lsr	r1, r0, #1
   5b2f8:	orr	r1, r1, r4, lsl #31
   5b2fc:	str	r1, [sp, #3520]	; 0xdc0
   5b300:	ldrd	r0, [r5, #-104]	; 0xffffff98
   5b304:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   5b308:	eor	r0, r0, r4
   5b30c:	eor	r1, r1, r5
   5b310:	ldrd	r4, [ip, #88]	; 0x58
   5b314:	ldr	ip, [sp, #148]	; 0x94
   5b318:	eor	r4, r4, r0
   5b31c:	ldr	r0, [sp, #84]	; 0x54
   5b320:	eor	r5, r5, r1
   5b324:	strd	r4, [sp, #248]	; 0xf8
   5b328:	ldr	r4, [sp, #80]	; 0x50
   5b32c:	lsr	ip, ip, #7
   5b330:	lsr	r1, r0, #8
   5b334:	str	ip, [sp, #700]	; 0x2bc
   5b338:	ldr	ip, [sp, #160]	; 0xa0
   5b33c:	orr	r1, r1, r4, lsl #24
   5b340:	str	r1, [sp, #3516]	; 0xdbc
   5b344:	lsr	r1, r0, #1
   5b348:	ldr	r0, [sp, #156]	; 0x9c
   5b34c:	orr	r1, r1, r4, lsl #31
   5b350:	str	r1, [sp, #3524]	; 0xdc4
   5b354:	ldr	r1, [sp, #88]	; 0x58
   5b358:	lsr	ip, ip, #7
   5b35c:	ldr	r4, [sp, #92]	; 0x5c
   5b360:	lsr	r0, r0, #7
   5b364:	str	r0, [sp, #716]	; 0x2cc
   5b368:	movw	r0, #54709	; 0xd5b5
   5b36c:	lsr	r1, r1, #7
   5b370:	str	r1, [sp, #520]	; 0x208
   5b374:	ldr	r5, [sp, #520]	; 0x208
   5b378:	movt	r0, #35724	; 0x8b8c
   5b37c:	movw	r1, #40390	; 0x9dc6
   5b380:	movt	r1, #4033	; 0xfc1
   5b384:	orr	r4, r5, r4, lsl #25
   5b388:	str	r4, [sp, #520]	; 0x208
   5b38c:	ldr	r4, [sp, #92]	; 0x5c
   5b390:	lsr	r4, r4, #7
   5b394:	str	r4, [sp, #524]	; 0x20c
   5b398:	ldrd	r4, [sp, #32]
   5b39c:	adds	r0, r0, r4
   5b3a0:	adc	r1, r1, r5
   5b3a4:	ldrd	r4, [sp, #40]	; 0x28
   5b3a8:	adds	r0, r0, r4
   5b3ac:	ldr	r4, [sp, #172]	; 0xac
   5b3b0:	adc	r1, r1, r5
   5b3b4:	adds	r8, r8, r0
   5b3b8:	adc	r9, r9, r1
   5b3bc:	ldr	r5, [sp, #168]	; 0xa8
   5b3c0:	add	r1, sp, #256	; 0x100
   5b3c4:	ldrd	r0, [r1]
   5b3c8:	lsr	r5, r5, #7
   5b3cc:	orr	r4, r5, r4, lsl #25
   5b3d0:	str	r4, [sp, #744]	; 0x2e8
   5b3d4:	adds	r8, r8, r0
   5b3d8:	ldrd	r4, [sp, #192]	; 0xc0
   5b3dc:	adc	r9, r9, r1
   5b3e0:	adds	r0, r8, sl
   5b3e4:	adc	r1, r9, fp
   5b3e8:	adds	r8, r8, r4
   5b3ec:	adc	r9, r9, r5
   5b3f0:	ldr	r5, [sp, #164]	; 0xa4
   5b3f4:	strd	r0, [sp, #40]	; 0x28
   5b3f8:	lsr	r1, r0, #18
   5b3fc:	ldr	fp, [sp, #88]	; 0x58
   5b400:	and	r7, r7, r9
   5b404:	orr	r5, ip, r5, lsl #25
   5b408:	ldr	ip, [sp, #44]	; 0x2c
   5b40c:	str	r5, [sp, #728]	; 0x2d8
   5b410:	eor	r3, r3, r7
   5b414:	ldr	r5, [sp, #92]	; 0x5c
   5b418:	lsr	r0, fp, #8
   5b41c:	orr	r1, r1, ip, lsl #14
   5b420:	str	r1, [sp, #2792]	; 0xae8
   5b424:	ldr	r1, [sp, #92]	; 0x5c
   5b428:	add	r7, sp, #2560	; 0xa00
   5b42c:	ldr	ip, [sp, #40]	; 0x28
   5b430:	and	r6, r6, r8
   5b434:	ldr	r4, [sp, #44]	; 0x2c
   5b438:	eor	r2, r2, r6
   5b43c:	orr	r0, r0, r1, lsl #24
   5b440:	lsr	r1, fp, #1
   5b444:	orr	r1, r1, r5, lsl #31
   5b448:	str	r1, [sp, #2560]	; 0xa00
   5b44c:	lsr	r1, r5, #8
   5b450:	str	r0, [sp, #2552]	; 0x9f8
   5b454:	orr	r1, r1, fp, lsl #24
   5b458:	str	r1, [sp, #2556]	; 0x9fc
   5b45c:	lsr	r1, r5, #1
   5b460:	lsr	r0, ip, #14
   5b464:	orr	r1, r1, fp, lsl #31
   5b468:	add	fp, sp, #2560	; 0xa00
   5b46c:	str	r1, [sp, #2564]	; 0xa04
   5b470:	orr	r0, r0, r4, lsl #18
   5b474:	lsr	r1, r4, #18
   5b478:	str	r0, [sp, #2800]	; 0xaf0
   5b47c:	lsr	r0, r4, #14
   5b480:	ldrd	r4, [fp, #-8]
   5b484:	ldrd	sl, [fp]
   5b488:	orr	r1, r1, ip, lsl #14
   5b48c:	str	r1, [sp, #2796]	; 0xaec
   5b490:	lsl	r1, ip, #23
   5b494:	eor	r5, r5, fp
   5b498:	ldr	fp, [sp, #44]	; 0x2c
   5b49c:	orr	r0, r0, ip, lsl #18
   5b4a0:	str	r0, [sp, #2804]	; 0xaf4
   5b4a4:	eor	r4, r4, sl
   5b4a8:	orr	r1, r1, fp, lsr #9
   5b4ac:	str	r1, [sp, #2808]	; 0xaf8
   5b4b0:	add	r1, sp, #512	; 0x200
   5b4b4:	ldrd	r0, [r1, #8]
   5b4b8:	eor	r5, r5, r1
   5b4bc:	lsl	r1, fp, #23
   5b4c0:	ldrd	sl, [sp, #176]	; 0xb0
   5b4c4:	orr	r1, r1, ip, lsr #9
   5b4c8:	eor	r4, r4, r0
   5b4cc:	str	r1, [sp, #2812]	; 0xafc
   5b4d0:	ldrd	r0, [sp, #120]	; 0x78
   5b4d4:	adds	r4, r4, sl
   5b4d8:	adc	r5, r5, fp
   5b4dc:	ldrd	sl, [r7, #232]	; 0xe8
   5b4e0:	adds	r4, r4, r0
   5b4e4:	ldrd	r6, [r7, #240]	; 0xf0
   5b4e8:	adc	r5, r5, r1
   5b4ec:	ldrd	r0, [sp, #200]	; 0xc8
   5b4f0:	eor	sl, sl, r6
   5b4f4:	eor	fp, fp, r7
   5b4f8:	adds	r0, r0, r4
   5b4fc:	lsl	ip, r9, #30
   5b500:	adc	r1, r1, r5
   5b504:	strd	r0, [sp, #88]	; 0x58
   5b508:	ldr	r6, [sp, #88]	; 0x58
   5b50c:	add	r5, sp, #2560	; 0xa00
   5b510:	ldr	r7, [sp, #92]	; 0x5c
   5b514:	lsl	r0, r8, #30
   5b518:	ldrd	r4, [r5, #248]	; 0xf8
   5b51c:	orr	r0, r0, r9, lsr #2
   5b520:	lsr	r6, r6, #6
   5b524:	str	r0, [sp, #2816]	; 0xb00
   5b528:	eor	sl, sl, r4
   5b52c:	orr	r7, r6, r7, lsl #26
   5b530:	str	r7, [sp, #560]	; 0x230
   5b534:	eor	fp, fp, r5
   5b538:	ldr	r4, [sp, #88]	; 0x58
   5b53c:	lsr	r1, r8, #28
   5b540:	ldr	r0, [sp, #92]	; 0x5c
   5b544:	orr	r1, r1, r9, lsl #4
   5b548:	ldr	r5, [sp, #92]	; 0x5c
   5b54c:	orr	ip, ip, r8, lsr #2
   5b550:	mov	r6, r4
   5b554:	str	r1, [sp, #2824]	; 0xb08
   5b558:	lsr	r0, r0, #6
   5b55c:	str	r0, [sp, #564]	; 0x234
   5b560:	lsl	r0, r4, #3
   5b564:	mov	r7, r5
   5b568:	orr	r0, r0, r5, lsr #29
   5b56c:	str	r0, [sp, #2632]	; 0xa48
   5b570:	lsr	r0, r4, #19
   5b574:	str	ip, [sp, #2820]	; 0xb04
   5b578:	orr	r0, r0, r5, lsl #13
   5b57c:	str	r0, [sp, #2640]	; 0xa50
   5b580:	lsl	r0, r5, #3
   5b584:	mov	r5, r6
   5b588:	orr	r0, r0, r6, lsr #29
   5b58c:	str	r0, [sp, #2636]	; 0xa4c
   5b590:	lsr	r0, r7, #19
   5b594:	add	r7, sp, #512	; 0x200
   5b598:	orr	r0, r0, r5, lsl #13
   5b59c:	add	r5, sp, #2560	; 0xa00
   5b5a0:	str	r0, [sp, #2644]	; 0xa54
   5b5a4:	lsr	ip, r9, #28
   5b5a8:	ldrd	r0, [r5, #72]	; 0x48
   5b5ac:	orr	ip, ip, r8, lsl #4
   5b5b0:	ldrd	r4, [r5, #80]	; 0x50
   5b5b4:	ldrd	r6, [r7, #48]	; 0x30
   5b5b8:	eor	r0, r0, r4
   5b5bc:	eor	r1, r1, r5
   5b5c0:	ldrd	r4, [sp, #184]	; 0xb8
   5b5c4:	eor	r0, r0, r6
   5b5c8:	eor	r1, r1, r7
   5b5cc:	movw	r6, #40037	; 0x9c65
   5b5d0:	adds	r4, r4, r0
   5b5d4:	movt	r6, #30636	; 0x77ac
   5b5d8:	adc	r5, r5, r1
   5b5dc:	lsl	r1, r8, #25
   5b5e0:	strd	r4, [sp, #184]	; 0xb8
   5b5e4:	orr	r1, r1, r9, lsr #7
   5b5e8:	ldrd	r4, [sp, #56]	; 0x38
   5b5ec:	movw	r7, #41420	; 0xa1cc
   5b5f0:	str	r1, [sp, #2832]	; 0xb10
   5b5f4:	movt	r7, #9228	; 0x240c
   5b5f8:	ldrd	r0, [sp, #64]	; 0x40
   5b5fc:	adds	r6, r6, r4
   5b600:	adc	r7, r7, r5
   5b604:	ldrd	r4, [sp, #40]	; 0x28
   5b608:	adds	r6, r6, r0
   5b60c:	str	ip, [sp, #2828]	; 0xb0c
   5b610:	adc	r7, r7, r1
   5b614:	ldrd	r0, [sp, #104]	; 0x68
   5b618:	adds	r6, r6, sl
   5b61c:	adc	r7, r7, fp
   5b620:	bic	r4, r0, r4
   5b624:	ldrd	sl, [sp, #72]	; 0x48
   5b628:	bic	r5, r1, r5
   5b62c:	ldrd	r0, [sp, #40]	; 0x28
   5b630:	and	r0, r0, sl
   5b634:	and	r1, r1, fp
   5b638:	eor	r4, r4, r0
   5b63c:	add	fp, sp, #2816	; 0xb00
   5b640:	add	sl, sp, #3072	; 0xc00
   5b644:	adds	r4, r4, r6
   5b648:	eor	r5, r5, r1
   5b64c:	lsl	r1, r9, #25
   5b650:	adc	r5, r5, r7
   5b654:	orr	r1, r1, r8, lsr #7
   5b658:	ldrd	r6, [fp]
   5b65c:	str	r1, [sp, #2836]	; 0xb14
   5b660:	ldrd	sl, [sl, #-248]	; 0xffffff08
   5b664:	ldrd	r0, [sp, #8]
   5b668:	eor	r6, r6, sl
   5b66c:	eor	r7, r7, fp
   5b670:	adds	r0, r0, r4
   5b674:	ldrd	sl, [sp, #72]	; 0x48
   5b678:	adc	r1, r1, r5
   5b67c:	strd	r0, [sp, #64]	; 0x40
   5b680:	bic	r0, sl, r0
   5b684:	bic	r1, fp, r1
   5b688:	strd	r0, [sp, #8]
   5b68c:	add	r1, sp, #3072	; 0xc00
   5b690:	ldr	sl, [sp, #64]	; 0x40
   5b694:	ldr	fp, [sp, #68]	; 0x44
   5b698:	ldrd	r0, [r1, #-240]	; 0xffffff10
   5b69c:	eor	r6, r6, r0
   5b6a0:	eor	r7, r7, r1
   5b6a4:	lsr	r1, sl, #18
   5b6a8:	adds	r2, r2, r6
   5b6ac:	orr	r1, r1, fp, lsl #14
   5b6b0:	str	r1, [sp, #2840]	; 0xb18
   5b6b4:	lsr	r1, fp, #18
   5b6b8:	adc	r3, r3, r7
   5b6bc:	orr	r1, r1, sl, lsl #14
   5b6c0:	lsr	r0, sl, #14
   5b6c4:	str	r1, [sp, #2844]	; 0xb1c
   5b6c8:	add	r7, sp, #3072	; 0xc00
   5b6cc:	lsl	r1, sl, #23
   5b6d0:	orr	r0, r0, fp, lsl #18
   5b6d4:	orr	r1, r1, fp, lsr #9
   5b6d8:	str	r0, [sp, #2848]	; 0xb20
   5b6dc:	str	r1, [sp, #2856]	; 0xb28
   5b6e0:	lsr	r0, fp, #14
   5b6e4:	lsl	r1, fp, #23
   5b6e8:	orr	r0, r0, sl, lsl #18
   5b6ec:	orr	r1, r1, sl, lsr #9
   5b6f0:	str	r0, [sp, #2852]	; 0xb24
   5b6f4:	ldrd	sl, [r7, #-232]	; 0xffffff18
   5b6f8:	ldrd	r6, [r7, #-224]	; 0xffffff20
   5b6fc:	str	r1, [sp, #2860]	; 0xb2c
   5b700:	eor	fp, fp, r7
   5b704:	add	r7, sp, #3072	; 0xc00
   5b708:	eor	sl, sl, r6
   5b70c:	movw	r6, #629	; 0x275
   5b710:	ldrd	r0, [r7, #-216]	; 0xffffff28
   5b714:	movt	r6, #22827	; 0x592b
   5b718:	movw	r7, #11375	; 0x2c6f
   5b71c:	movt	r7, #11753	; 0x2de9
   5b720:	eor	r0, r0, sl
   5b724:	adds	sl, r2, r4
   5b728:	eor	r1, r1, fp
   5b72c:	ldr	r2, [sp, #172]	; 0xac
   5b730:	adc	fp, r3, r5
   5b734:	lsl	r3, sl, #30
   5b738:	ldrd	r4, [sp, #80]	; 0x50
   5b73c:	orr	r3, r3, fp, lsr #2
   5b740:	str	r3, [sp, #2864]	; 0xb30
   5b744:	lsl	r3, fp, #30
   5b748:	lsr	r2, r2, #7
   5b74c:	orr	r3, r3, sl, lsr #2
   5b750:	str	r2, [sp, #748]	; 0x2ec
   5b754:	str	r3, [sp, #2868]	; 0xb34
   5b758:	adds	r6, r6, r4
   5b75c:	ldrd	r2, [sp, #104]	; 0x68
   5b760:	adc	r7, r7, r5
   5b764:	ldrd	r4, [sp, #64]	; 0x40
   5b768:	adds	r6, r6, r2
   5b76c:	ldr	ip, [sp, #184]	; 0xb8
   5b770:	adc	r7, r7, r3
   5b774:	ldrd	r2, [sp, #40]	; 0x28
   5b778:	and	r4, r4, r2
   5b77c:	adds	r2, r6, r0
   5b780:	and	r5, r5, r3
   5b784:	adc	r3, r7, r1
   5b788:	ldrd	r6, [sp, #8]
   5b78c:	lsr	ip, ip, #6
   5b790:	str	ip, [sp, #592]	; 0x250
   5b794:	lsr	ip, fp, #28
   5b798:	eor	r6, r6, r4
   5b79c:	eor	r7, r7, r5
   5b7a0:	ldrd	r4, [sp, #48]	; 0x30
   5b7a4:	adds	r6, r6, r2
   5b7a8:	adc	r7, r7, r3
   5b7ac:	lsr	r3, sl, #28
   5b7b0:	adds	r4, r4, r6
   5b7b4:	orr	r3, r3, fp, lsl #4
   5b7b8:	adc	r5, r5, r7
   5b7bc:	strd	r4, [sp, #48]	; 0x30
   5b7c0:	ldr	r0, [sp, #52]	; 0x34
   5b7c4:	lsr	r1, r4, #18
   5b7c8:	ldr	r5, [sp, #48]	; 0x30
   5b7cc:	lsl	r2, sl, #25
   5b7d0:	str	r3, [sp, #2872]	; 0xb38
   5b7d4:	orr	r2, r2, fp, lsr #7
   5b7d8:	orr	r1, r1, r0, lsl #14
   5b7dc:	str	r1, [sp, #2888]	; 0xb48
   5b7e0:	mov	r1, r0
   5b7e4:	lsr	r0, r0, #18
   5b7e8:	orr	r0, r0, r5, lsl #14
   5b7ec:	str	r0, [sp, #2892]	; 0xb4c
   5b7f0:	ldr	r0, [sp, #52]	; 0x34
   5b7f4:	lsr	r3, r5, #14
   5b7f8:	orr	r3, r3, r1, lsl #18
   5b7fc:	str	r3, [sp, #2896]	; 0xb50
   5b800:	lsl	r3, r5, #23
   5b804:	str	r2, [sp, #2880]	; 0xb40
   5b808:	orr	r3, r3, r0, lsr #9
   5b80c:	lsl	r2, fp, #25
   5b810:	str	r3, [sp, #2904]	; 0xb58
   5b814:	lsr	r1, r1, #14
   5b818:	lsl	r3, r0, #23
   5b81c:	orr	ip, ip, sl, lsl #4
   5b820:	orr	r1, r1, r5, lsl #18
   5b824:	orr	r2, r2, sl, lsr #7
   5b828:	orr	r3, r3, r5, lsr #9
   5b82c:	str	ip, [sp, #2876]	; 0xb3c
   5b830:	str	r1, [sp, #2900]	; 0xb54
   5b834:	add	ip, sp, #3072	; 0xc00
   5b838:	ldrd	r0, [sp]
   5b83c:	str	r2, [sp, #2884]	; 0xb44
   5b840:	str	r3, [sp, #2908]	; 0xb5c
   5b844:	add	r3, sp, #3072	; 0xc00
   5b848:	eor	r0, r0, r8
   5b84c:	eor	r1, r1, r9
   5b850:	ldrd	r4, [r3, #-208]	; 0xffffff30
   5b854:	ldrd	r2, [r3, #-200]	; 0xffffff38
   5b858:	eor	r5, r5, r3
   5b85c:	add	r3, sp, #3072	; 0xc00
   5b860:	eor	r4, r4, r2
   5b864:	strd	r4, [sp, #8]
   5b868:	ldrd	r2, [r3, #-192]	; 0xffffff40
   5b86c:	and	r4, r0, sl
   5b870:	and	r5, r1, fp
   5b874:	ldrd	r0, [sp, #8]
   5b878:	strd	r4, [sp, #104]	; 0x68
   5b87c:	ldrd	r4, [sp]
   5b880:	eor	r0, r0, r2
   5b884:	eor	r1, r1, r3
   5b888:	add	r3, sp, #3072	; 0xc00
   5b88c:	strd	r0, [sp, #8]
   5b890:	and	r4, r4, r8
   5b894:	ldrd	r0, [sp, #104]	; 0x68
   5b898:	and	r5, r5, r9
   5b89c:	eor	r0, r0, r4
   5b8a0:	eor	r1, r1, r5
   5b8a4:	ldrd	r4, [r3, #-184]	; 0xffffff48
   5b8a8:	ldrd	r2, [r3, #-176]	; 0xffffff50
   5b8ac:	eor	r4, r4, r2
   5b8b0:	eor	r5, r5, r3
   5b8b4:	ldrd	r2, [sp, #8]
   5b8b8:	adds	r0, r0, r2
   5b8bc:	adc	r1, r1, r3
   5b8c0:	ldrd	r2, [ip, #-168]	; 0xffffff58
   5b8c4:	ldr	ip, [sp, #164]	; 0xa4
   5b8c8:	eor	r2, r2, r4
   5b8cc:	eor	r3, r3, r5
   5b8d0:	ldrd	r4, [sp, #40]	; 0x28
   5b8d4:	strd	r2, [sp, #104]	; 0x68
   5b8d8:	lsr	ip, ip, #7
   5b8dc:	ldrd	r2, [sp, #48]	; 0x30
   5b8e0:	str	ip, [sp, #732]	; 0x2dc
   5b8e4:	bic	r2, r4, r2
   5b8e8:	adds	r4, r0, r6
   5b8ec:	bic	r3, r5, r3
   5b8f0:	adc	r5, r1, r7
   5b8f4:	strd	r4, [sp, #8]
   5b8f8:	lsl	r1, r4, #30
   5b8fc:	ldr	r5, [sp, #188]	; 0xbc
   5b900:	ldr	r6, [sp, #592]	; 0x250
   5b904:	ldr	r7, [sp, #188]	; 0xbc
   5b908:	orr	r5, r6, r5, lsl #26
   5b90c:	str	r5, [sp, #592]	; 0x250
   5b910:	ldr	r5, [sp, #12]
   5b914:	eor	r6, sl, r8
   5b918:	ldr	r4, [sp, #8]
   5b91c:	lsr	r7, r7, #6
   5b920:	str	r7, [sp, #596]	; 0x254
   5b924:	orr	r1, r1, r5, lsr #2
   5b928:	ldr	r7, [sp, #112]	; 0x70
   5b92c:	str	r1, [sp, #2912]	; 0xb60
   5b930:	lsl	r1, r5, #30
   5b934:	orr	r1, r1, r4, lsr #2
   5b938:	lsr	r0, r4, #28
   5b93c:	str	r1, [sp, #2916]	; 0xb64
   5b940:	lsl	r1, r4, #25
   5b944:	orr	r0, r0, r5, lsl #4
   5b948:	orr	r1, r1, r5, lsr #7
   5b94c:	str	r0, [sp, #2920]	; 0xb68
   5b950:	lsr	r0, r5, #28
   5b954:	str	r1, [sp, #2928]	; 0xb70
   5b958:	lsl	r1, r5, #25
   5b95c:	orr	r0, r0, r4, lsl #4
   5b960:	orr	r1, r1, r4, lsr #7
   5b964:	str	r0, [sp, #2924]	; 0xb6c
   5b968:	lsr	r7, r7, #7
   5b96c:	str	r7, [sp, #776]	; 0x308
   5b970:	eor	r7, fp, r9
   5b974:	ldrd	r4, [sp, #64]	; 0x40
   5b978:	str	r1, [sp, #2932]	; 0xb74
   5b97c:	ldrd	r0, [sp, #48]	; 0x30
   5b980:	and	r0, r0, r4
   5b984:	and	r1, r1, r5
   5b988:	eor	r2, r2, r0
   5b98c:	eor	r3, r3, r1
   5b990:	add	r5, sp, #3072	; 0xc00
   5b994:	ldrd	r0, [sp, #8]
   5b998:	and	r6, r6, r0
   5b99c:	and	r7, r7, r1
   5b9a0:	ldrd	r0, [r5, #-160]	; 0xffffff60
   5b9a4:	ldrd	r4, [r5, #-152]	; 0xffffff68
   5b9a8:	eor	r1, r1, r5
   5b9ac:	add	r5, sp, #3072	; 0xc00
   5b9b0:	eor	r0, r0, r4
   5b9b4:	ldrd	r4, [r5, #-144]	; 0xffffff70
   5b9b8:	eor	r0, r0, r4
   5b9bc:	and	r4, sl, r8
   5b9c0:	eor	r4, r4, r6
   5b9c4:	ldr	r6, [sp, #88]	; 0x58
   5b9c8:	eor	r1, r1, r5
   5b9cc:	and	r5, fp, r9
   5b9d0:	adds	r0, r0, r4
   5b9d4:	eor	r5, r5, r7
   5b9d8:	lsr	r6, r6, #7
   5b9dc:	str	r6, [sp, #760]	; 0x2f8
   5b9e0:	ldrd	r6, [sp, #8]
   5b9e4:	adc	r1, r1, r5
   5b9e8:	ldrd	r4, [sp, #8]
   5b9ec:	and	r6, r6, sl
   5b9f0:	and	r7, r7, fp
   5b9f4:	strd	r6, [sp, #192]	; 0xc0
   5b9f8:	eor	r4, r4, sl
   5b9fc:	ldr	r7, [sp, #184]	; 0xb8
   5ba00:	eor	r5, r5, fp
   5ba04:	strd	r4, [sp, #176]	; 0xb0
   5ba08:	ldr	r4, [sp, #188]	; 0xbc
   5ba0c:	lsl	ip, r7, #3
   5ba10:	mov	r5, r7
   5ba14:	orr	ip, ip, r4, lsr #29
   5ba18:	str	ip, [sp, #3464]	; 0xd88
   5ba1c:	lsr	ip, r7, #19
   5ba20:	mov	r6, r4
   5ba24:	orr	ip, ip, r4, lsl #13
   5ba28:	add	r7, sp, #3584	; 0xe00
   5ba2c:	str	ip, [sp, #3472]	; 0xd90
   5ba30:	lsl	ip, r4, #3
   5ba34:	orr	ip, ip, r5, lsr #29
   5ba38:	mov	r4, r5
   5ba3c:	str	ip, [sp, #3468]	; 0xd8c
   5ba40:	lsr	ip, r6, #19
   5ba44:	orr	ip, ip, r4, lsl #13
   5ba48:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   5ba4c:	str	ip, [sp, #3476]	; 0xd94
   5ba50:	add	ip, sp, #512	; 0x200
   5ba54:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   5ba58:	eor	r4, r4, r6
   5ba5c:	eor	r5, r5, r7
   5ba60:	ldrd	r6, [ip, #104]	; 0x68
   5ba64:	add	ip, sp, #256	; 0x100
   5ba68:	eor	r6, r6, r4
   5ba6c:	eor	r7, r7, r5
   5ba70:	strd	r6, [ip]
   5ba74:	add	r7, sp, #3584	; 0xe00
   5ba78:	add	ip, sp, #512	; 0x200
   5ba7c:	ldrd	r4, [r7, #-120]	; 0xffffff88
   5ba80:	ldrd	r6, [r7, #-112]	; 0xffffff90
   5ba84:	eor	r4, r4, r6
   5ba88:	eor	r5, r5, r7
   5ba8c:	ldrd	r6, [ip, #80]	; 0x50
   5ba90:	eor	r6, r6, r4
   5ba94:	ldr	r4, [sp, #96]	; 0x60
   5ba98:	eor	r7, r7, r5
   5ba9c:	ldr	r5, [sp, #100]	; 0x64
   5baa0:	strd	r6, [sp, #200]	; 0xc8
   5baa4:	add	r7, sp, #3584	; 0xe00
   5baa8:	lsr	ip, r4, #8
   5baac:	orr	ip, ip, r5, lsl #24
   5bab0:	str	ip, [sp, #3544]	; 0xdd8
   5bab4:	lsr	ip, r4, #1
   5bab8:	ldr	r4, [sp, #120]	; 0x78
   5babc:	orr	ip, ip, r5, lsl #31
   5bac0:	ldr	r5, [sp, #124]	; 0x7c
   5bac4:	str	ip, [sp, #3552]	; 0xde0
   5bac8:	lsr	ip, r4, #8
   5bacc:	orr	ip, ip, r5, lsl #24
   5bad0:	str	ip, [sp, #3576]	; 0xdf8
   5bad4:	lsr	ip, r4, #1
   5bad8:	ldr	r4, [sp, #100]	; 0x64
   5badc:	orr	ip, ip, r5, lsl #31
   5bae0:	ldr	r5, [sp, #96]	; 0x60
   5bae4:	str	ip, [sp, #3584]	; 0xe00
   5bae8:	lsr	ip, r4, #8
   5baec:	orr	ip, ip, r5, lsl #24
   5baf0:	str	ip, [sp, #3548]	; 0xddc
   5baf4:	lsr	ip, r4, #1
   5baf8:	ldr	r4, [sp, #124]	; 0x7c
   5bafc:	orr	ip, ip, r5, lsl #31
   5bb00:	ldr	r5, [sp, #120]	; 0x78
   5bb04:	str	ip, [sp, #3556]	; 0xde4
   5bb08:	lsr	ip, r4, #8
   5bb0c:	orr	ip, ip, r5, lsl #24
   5bb10:	str	ip, [sp, #3580]	; 0xdfc
   5bb14:	lsr	ip, r4, #1
   5bb18:	orr	ip, ip, r5, lsl #31
   5bb1c:	ldrd	r4, [r7, #-40]	; 0xffffffd8
   5bb20:	str	ip, [sp, #3588]	; 0xe04
   5bb24:	add	ip, sp, #512	; 0x200
   5bb28:	ldrd	r6, [r7, #-32]	; 0xffffffe0
   5bb2c:	eor	r4, r4, r6
   5bb30:	eor	r5, r5, r7
   5bb34:	ldrd	r6, [ip, #120]	; 0x78
   5bb38:	eor	r6, r6, r4
   5bb3c:	eor	r7, r7, r5
   5bb40:	strd	r6, [ip, #-248]	; 0xffffff08
   5bb44:	add	r7, sp, #3584	; 0xe00
   5bb48:	ldrd	r4, [r7, #-8]
   5bb4c:	ldrd	r6, [r7]
   5bb50:	eor	r4, r4, r6
   5bb54:	eor	r5, r5, r7
   5bb58:	ldrd	r6, [ip, #136]	; 0x88
   5bb5c:	eor	r6, r6, r4
   5bb60:	ldr	r4, [sp, #128]	; 0x80
   5bb64:	eor	r7, r7, r5
   5bb68:	ldr	r5, [sp, #132]	; 0x84
   5bb6c:	strd	r6, [ip, #-224]	; 0xffffff20
   5bb70:	lsr	ip, r4, #8
   5bb74:	ldr	r7, [sp, #132]	; 0x84
   5bb78:	orr	ip, ip, r5, lsl #24
   5bb7c:	str	ip, [sp, #3608]	; 0xe18
   5bb80:	lsr	ip, r4, #1
   5bb84:	ldr	r4, [sp, #136]	; 0x88
   5bb88:	orr	ip, ip, r5, lsl #31
   5bb8c:	ldr	r5, [sp, #140]	; 0x8c
   5bb90:	str	ip, [sp, #3616]	; 0xe20
   5bb94:	lsr	ip, r4, #8
   5bb98:	ldr	r6, [sp, #760]	; 0x2f8
   5bb9c:	orr	ip, ip, r5, lsl #24
   5bba0:	str	ip, [sp, #3640]	; 0xe38
   5bba4:	lsr	ip, r4, #1
   5bba8:	ldr	r4, [sp, #776]	; 0x308
   5bbac:	orr	ip, ip, r5, lsl #31
   5bbb0:	str	ip, [sp, #3648]	; 0xe40
   5bbb4:	ldr	ip, [sp, #116]	; 0x74
   5bbb8:	ldr	r5, [sp, #92]	; 0x5c
   5bbbc:	orr	ip, r4, ip, lsl #25
   5bbc0:	ldr	r4, [sp, #128]	; 0x80
   5bbc4:	str	ip, [sp, #776]	; 0x308
   5bbc8:	lsr	ip, r7, #8
   5bbcc:	orr	r5, r6, r5, lsl #25
   5bbd0:	str	r5, [sp, #760]	; 0x2f8
   5bbd4:	orr	ip, ip, r4, lsl #24
   5bbd8:	str	ip, [sp, #3612]	; 0xe1c
   5bbdc:	lsr	ip, r7, #1
   5bbe0:	ldr	r7, [sp, #140]	; 0x8c
   5bbe4:	orr	ip, ip, r4, lsl #31
   5bbe8:	ldr	r4, [sp, #136]	; 0x88
   5bbec:	str	ip, [sp, #3620]	; 0xe24
   5bbf0:	movw	r5, #33962	; 0x84aa
   5bbf4:	lsr	ip, r7, #8
   5bbf8:	ldr	r6, [sp, #92]	; 0x5c
   5bbfc:	orr	ip, ip, r4, lsl #24
   5bc00:	str	ip, [sp, #3644]	; 0xe3c
   5bc04:	lsr	ip, r7, #1
   5bc08:	ldr	r7, [sp, #116]	; 0x74
   5bc0c:	orr	ip, ip, r4, lsl #31
   5bc10:	str	ip, [sp, #3652]	; 0xe44
   5bc14:	ldr	ip, [sp, #184]	; 0xb8
   5bc18:	lsr	r6, r6, #7
   5bc1c:	lsr	r7, r7, #7
   5bc20:	str	r7, [sp, #780]	; 0x30c
   5bc24:	ldr	r7, [sp, #188]	; 0xbc
   5bc28:	movw	r4, #58499	; 0xe483
   5bc2c:	lsr	ip, ip, #7
   5bc30:	str	r6, [sp, #764]	; 0x2fc
   5bc34:	movt	r4, #28326	; 0x6ea6
   5bc38:	movt	r5, #19060	; 0x4a74
   5bc3c:	orr	r7, ip, r7, lsl #25
   5bc40:	str	r7, [sp, #792]	; 0x318
   5bc44:	ldrd	r6, [sp, #96]	; 0x60
   5bc48:	adds	r4, r4, r6
   5bc4c:	adc	r5, r5, r7
   5bc50:	ldr	r7, [sp, #188]	; 0xbc
   5bc54:	lsr	r7, r7, #7
   5bc58:	str	r7, [sp, #796]	; 0x31c
   5bc5c:	ldrd	r6, [sp, #72]	; 0x48
   5bc60:	adds	r4, r4, r6
   5bc64:	adc	r5, r5, r7
   5bc68:	ldrd	r6, [sp, #104]	; 0x68
   5bc6c:	adds	r4, r4, r6
   5bc70:	movw	r6, #64468	; 0xfbd4
   5bc74:	adc	r5, r5, r7
   5bc78:	adds	r2, r2, r4
   5bc7c:	adc	r3, r3, r5
   5bc80:	ldrd	r4, [sp]
   5bc84:	movt	r6, #48449	; 0xbd41
   5bc88:	movw	r7, #43484	; 0xa9dc
   5bc8c:	adds	r4, r4, r2
   5bc90:	movt	r7, #23728	; 0x5cb0
   5bc94:	adc	r5, r5, r3
   5bc98:	strd	r4, [sp, #72]	; 0x48
   5bc9c:	adds	r4, r0, r2
   5bca0:	ldr	ip, [sp, #76]	; 0x4c
   5bca4:	adc	r5, r1, r3
   5bca8:	ldrd	r2, [sp, #120]	; 0x78
   5bcac:	strd	r4, [sp]
   5bcb0:	adds	r2, r2, r6
   5bcb4:	ldrd	r4, [sp, #72]	; 0x48
   5bcb8:	adc	r3, r3, r7
   5bcbc:	ldrd	r6, [sp, #64]	; 0x40
   5bcc0:	bic	r5, r7, r5
   5bcc4:	ldr	r7, [sp, #72]	; 0x48
   5bcc8:	bic	r4, r6, r4
   5bccc:	lsr	r1, r7, #18
   5bcd0:	ldrd	r6, [sp, #40]	; 0x28
   5bcd4:	orr	r1, r1, ip, lsl #14
   5bcd8:	str	r1, [sp, #2936]	; 0xb78
   5bcdc:	adds	r2, r2, r6
   5bce0:	lsr	r1, ip, #18
   5bce4:	adc	r3, r3, r7
   5bce8:	ldr	r7, [sp, #72]	; 0x48
   5bcec:	lsr	r0, r7, #14
   5bcf0:	mov	r7, ip
   5bcf4:	orr	r0, r0, ip, lsl #18
   5bcf8:	str	r0, [sp, #2944]	; 0xb80
   5bcfc:	lsr	r0, ip, #14
   5bd00:	ldr	ip, [sp, #72]	; 0x48
   5bd04:	orr	r1, r1, ip, lsl #14
   5bd08:	str	r1, [sp, #2940]	; 0xb7c
   5bd0c:	lsl	r1, ip, #23
   5bd10:	mov	r6, ip
   5bd14:	orr	r1, r1, r7, lsr #9
   5bd18:	str	r1, [sp, #2952]	; 0xb88
   5bd1c:	lsl	r1, r7, #23
   5bd20:	add	r7, sp, #3072	; 0xc00
   5bd24:	orr	r0, r0, ip, lsl #18
   5bd28:	orr	r1, r1, r6, lsr #9
   5bd2c:	str	r0, [sp, #2948]	; 0xb84
   5bd30:	str	r1, [sp, #2956]	; 0xb8c
   5bd34:	ldrd	r0, [r7, #-136]	; 0xffffff78
   5bd38:	ldrd	r6, [r7, #-128]	; 0xffffff80
   5bd3c:	eor	r1, r1, r7
   5bd40:	add	r7, sp, #3072	; 0xc00
   5bd44:	eor	r0, r0, r6
   5bd48:	ldrd	r6, [r7, #-120]	; 0xffffff88
   5bd4c:	eor	r0, r0, r6
   5bd50:	ldr	r6, [sp]
   5bd54:	eor	r1, r1, r7
   5bd58:	ldr	r7, [sp, #4]
   5bd5c:	adds	r2, r2, r0
   5bd60:	lsl	ip, r6, #30
   5bd64:	lsr	r0, r6, #28
   5bd68:	adc	r3, r3, r1
   5bd6c:	orr	ip, ip, r7, lsr #2
   5bd70:	orr	r0, r0, r7, lsl #4
   5bd74:	mov	r6, r7
   5bd78:	str	r0, [sp, #2968]	; 0xb98
   5bd7c:	lsl	r1, r7, #30
   5bd80:	lsr	r0, r7, #28
   5bd84:	ldr	r7, [sp]
   5bd88:	str	ip, [sp, #2960]	; 0xb90
   5bd8c:	orr	r1, r1, r7, lsr #2
   5bd90:	str	r1, [sp, #2964]	; 0xb94
   5bd94:	lsl	r1, r7, #25
   5bd98:	orr	r0, r0, r7, lsl #4
   5bd9c:	orr	r1, r1, r6, lsr #7
   5bda0:	str	r0, [sp, #2972]	; 0xb9c
   5bda4:	ldrd	r6, [sp, #48]	; 0x30
   5bda8:	str	r1, [sp, #2976]	; 0xba0
   5bdac:	ldrd	r0, [sp, #72]	; 0x48
   5bdb0:	and	r1, r1, r7
   5bdb4:	and	r0, r0, r6
   5bdb8:	ldr	r7, [sp, #4]
   5bdbc:	eor	r6, r4, r0
   5bdc0:	ldr	r0, [sp]
   5bdc4:	adds	r6, r6, r2
   5bdc8:	lsl	ip, r7, #25
   5bdcc:	eor	r7, r5, r1
   5bdd0:	adc	r7, r7, r3
   5bdd4:	orr	ip, ip, r0, lsr #7
   5bdd8:	add	r3, sp, #3072	; 0xc00
   5bddc:	adds	r0, r6, r8
   5bde0:	adc	r1, r7, r9
   5bde4:	add	r9, sp, #3072	; 0xc00
   5bde8:	ldrd	r4, [r3, #-112]	; 0xffffff90
   5bdec:	ldrd	r2, [r3, #-104]	; 0xffffff98
   5bdf0:	str	ip, [sp, #2980]	; 0xba4
   5bdf4:	ldrd	r8, [r9, #-96]	; 0xffffffa0
   5bdf8:	eor	r4, r4, r2
   5bdfc:	strd	r0, [sp, #40]	; 0x28
   5be00:	eor	r5, r5, r3
   5be04:	ldrd	r0, [sp]
   5be08:	eor	r4, r4, r8
   5be0c:	ldrd	r2, [sp, #176]	; 0xb0
   5be10:	eor	r5, r5, r9
   5be14:	ldr	r8, [sp, #40]	; 0x28
   5be18:	ldr	r9, [sp, #44]	; 0x2c
   5be1c:	and	r0, r0, r2
   5be20:	and	r1, r1, r3
   5be24:	ldrd	r2, [sp, #192]	; 0xc0
   5be28:	eor	r0, r0, r2
   5be2c:	eor	r1, r1, r3
   5be30:	lsr	r2, r8, #14
   5be34:	lsr	r3, r8, #18
   5be38:	orr	r3, r3, r9, lsl #14
   5be3c:	mov	r8, r9
   5be40:	str	r3, [sp, #2984]	; 0xba8
   5be44:	orr	r2, r2, r9, lsl #18
   5be48:	lsr	r3, r9, #18
   5be4c:	str	r2, [sp, #2992]	; 0xbb0
   5be50:	lsr	r2, r9, #14
   5be54:	ldr	r9, [sp, #40]	; 0x28
   5be58:	adds	r0, r0, r4
   5be5c:	lsl	ip, r8, #23
   5be60:	adc	r1, r1, r5
   5be64:	ldrd	r4, [sp, #128]	; 0x80
   5be68:	orr	r3, r3, r9, lsl #14
   5be6c:	orr	r2, r2, r9, lsl #18
   5be70:	str	r3, [sp, #2988]	; 0xbac
   5be74:	orr	ip, ip, r9, lsr #9
   5be78:	str	r2, [sp, #2996]	; 0xbb4
   5be7c:	lsl	r3, r9, #23
   5be80:	movw	r2, #21429	; 0x53b5
   5be84:	add	r9, sp, #3072	; 0xc00
   5be88:	movt	r2, #33553	; 0x8311
   5be8c:	orr	r3, r3, r8, lsr #9
   5be90:	adds	r2, r2, r4
   5be94:	str	r3, [sp, #3000]	; 0xbb8
   5be98:	movw	r3, #35034	; 0x88da
   5be9c:	movt	r3, #30457	; 0x76f9
   5bea0:	adc	r3, r3, r5
   5bea4:	ldrd	r4, [r9, #-88]	; 0xffffffa8
   5bea8:	ldrd	r8, [r9, #-80]	; 0xffffffb0
   5beac:	str	ip, [sp, #3004]	; 0xbbc
   5beb0:	eor	r4, r4, r8
   5beb4:	adds	r8, r0, r6
   5beb8:	eor	r5, r5, r9
   5bebc:	adc	r9, r1, r7
   5bec0:	ldrd	r0, [sp, #64]	; 0x40
   5bec4:	adds	r0, r0, r2
   5bec8:	add	r2, sp, #3072	; 0xc00
   5becc:	adc	r1, r1, r3
   5bed0:	strd	r0, [sp, #64]	; 0x40
   5bed4:	ldrd	r0, [r2, #-72]	; 0xffffffb8
   5bed8:	ldrd	r6, [sp, #48]	; 0x30
   5bedc:	eor	r0, r0, r4
   5bee0:	eor	r1, r1, r5
   5bee4:	ldrd	r4, [sp, #40]	; 0x28
   5bee8:	ldrd	r2, [sp, #72]	; 0x48
   5beec:	bic	r4, r6, r4
   5bef0:	bic	r5, r7, r5
   5bef4:	ldrd	r6, [sp, #40]	; 0x28
   5bef8:	and	r6, r6, r2
   5befc:	and	r7, r7, r3
   5bf00:	ldrd	r2, [sp, #64]	; 0x40
   5bf04:	eor	r6, r6, r4
   5bf08:	eor	r7, r7, r5
   5bf0c:	adds	r0, r0, r2
   5bf10:	lsl	r2, r8, #30
   5bf14:	adc	r1, r1, r3
   5bf18:	adds	r4, r0, r6
   5bf1c:	lsr	r3, r8, #28
   5bf20:	adc	r5, r1, r7
   5bf24:	orr	r2, r2, r9, lsr #2
   5bf28:	strd	r4, [sp, #104]	; 0x68
   5bf2c:	str	r2, [sp, #3008]	; 0xbc0
   5bf30:	adds	r4, r4, sl
   5bf34:	orr	r3, r3, r9, lsl #4
   5bf38:	lsl	r2, r9, #30
   5bf3c:	str	r3, [sp, #3016]	; 0xbc8
   5bf40:	lsl	r3, r8, #25
   5bf44:	adc	r5, r5, fp
   5bf48:	ldrd	r6, [sp, #8]
   5bf4c:	orr	r2, r2, r8, lsr #2
   5bf50:	orr	r3, r3, r9, lsr #7
   5bf54:	str	r2, [sp, #3012]	; 0xbc4
   5bf58:	lsr	r1, r9, #28
   5bf5c:	str	r3, [sp, #3024]	; 0xbd0
   5bf60:	add	fp, sp, #3072	; 0xc00
   5bf64:	ldrd	r2, [sp]
   5bf68:	orr	r1, r1, r8, lsl #4
   5bf6c:	strd	r4, [sp, #64]	; 0x40
   5bf70:	str	r1, [sp, #3020]	; 0xbcc
   5bf74:	lsl	r1, r9, #25
   5bf78:	orr	r1, r1, r8, lsr #7
   5bf7c:	eor	r3, r3, r7
   5bf80:	str	r1, [sp, #3028]	; 0xbd4
   5bf84:	eor	r2, r2, r6
   5bf88:	ldr	r7, [sp, #64]	; 0x40
   5bf8c:	and	r2, r2, r8
   5bf90:	ldrd	r0, [fp, #-64]	; 0xffffffc0
   5bf94:	and	r3, r3, r9
   5bf98:	ldrd	sl, [fp, #-56]	; 0xffffffc8
   5bf9c:	lsr	r4, r7, #18
   5bfa0:	lsr	ip, r7, #14
   5bfa4:	eor	r1, r1, fp
   5bfa8:	ldr	fp, [sp, #68]	; 0x44
   5bfac:	eor	r0, r0, sl
   5bfb0:	add	r7, sp, #3072	; 0xc00
   5bfb4:	ldr	sl, [sp, #64]	; 0x40
   5bfb8:	orr	r4, r4, r5, lsl #14
   5bfbc:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   5bfc0:	mov	r5, fp
   5bfc4:	str	r4, [sp, #3032]	; 0xbd8
   5bfc8:	lsr	r4, fp, #18
   5bfcc:	orr	ip, ip, fp, lsl #18
   5bfd0:	orr	r4, r4, sl, lsl #14
   5bfd4:	str	ip, [sp, #3040]	; 0xbe0
   5bfd8:	lsr	ip, fp, #14
   5bfdc:	str	r4, [sp, #3036]	; 0xbdc
   5bfe0:	lsl	r4, sl, #23
   5bfe4:	eor	r0, r0, r6
   5bfe8:	eor	r1, r1, r7
   5bfec:	orr	ip, ip, sl, lsl #18
   5bff0:	ldrd	r6, [sp, #8]
   5bff4:	str	ip, [sp, #3044]	; 0xbe4
   5bff8:	orr	r4, r4, r5, lsr #9
   5bffc:	mov	ip, r5
   5c000:	str	r4, [sp, #3048]	; 0xbe8
   5c004:	ldrd	r4, [sp]
   5c008:	mov	fp, sl
   5c00c:	lsl	ip, ip, #23
   5c010:	and	r4, r4, r6
   5c014:	and	r5, r5, r7
   5c018:	eor	r2, r2, r4
   5c01c:	orr	ip, ip, fp, lsr #9
   5c020:	adds	r2, r2, r0
   5c024:	ldrd	sl, [sp, #104]	; 0x68
   5c028:	eor	r3, r3, r5
   5c02c:	movw	r6, #57259	; 0xdfab
   5c030:	adc	r3, r3, r1
   5c034:	add	r1, sp, #3072	; 0xc00
   5c038:	adds	sl, sl, r2
   5c03c:	movt	r6, #61030	; 0xee66
   5c040:	adc	fp, fp, r3
   5c044:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   5c048:	ldrd	r2, [sp, #136]	; 0x88
   5c04c:	movw	r7, #20818	; 0x5152
   5c050:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   5c054:	movt	r7, #38974	; 0x983e
   5c058:	adds	r6, r6, r2
   5c05c:	str	ip, [sp, #3052]	; 0xbec
   5c060:	eor	r4, r4, r0
   5c064:	eor	r5, r5, r1
   5c068:	ldrd	r0, [sp, #48]	; 0x30
   5c06c:	adc	r7, r7, r3
   5c070:	add	r3, sp, #3072	; 0xc00
   5c074:	adds	r0, r0, r6
   5c078:	adc	r1, r1, r7
   5c07c:	strd	r0, [sp, #48]	; 0x30
   5c080:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   5c084:	ldrd	r6, [sp, #72]	; 0x48
   5c088:	ldrd	r0, [sp, #64]	; 0x40
   5c08c:	eor	r4, r4, r2
   5c090:	eor	r5, r5, r3
   5c094:	ldrd	r2, [sp, #64]	; 0x40
   5c098:	bic	r0, r6, r0
   5c09c:	bic	r1, r7, r1
   5c0a0:	ldrd	r6, [sp, #40]	; 0x28
   5c0a4:	and	r2, r2, r6
   5c0a8:	and	r3, r3, r7
   5c0ac:	ldrd	r6, [sp, #48]	; 0x30
   5c0b0:	eor	r2, r2, r0
   5c0b4:	eor	r3, r3, r1
   5c0b8:	lsr	r1, sl, #28
   5c0bc:	adds	r4, r4, r6
   5c0c0:	orr	r1, r1, fp, lsl #4
   5c0c4:	adc	r5, r5, r7
   5c0c8:	adds	r6, r4, r2
   5c0cc:	adc	r7, r5, r3
   5c0d0:	ldrd	r4, [sp, #8]
   5c0d4:	lsl	r2, fp, #30
   5c0d8:	lsl	r3, sl, #25
   5c0dc:	adds	r4, r4, r6
   5c0e0:	orr	r2, r2, sl, lsr #2
   5c0e4:	orr	r3, r3, fp, lsr #7
   5c0e8:	str	r2, [sp, #3060]	; 0xbf4
   5c0ec:	str	r3, [sp, #3072]	; 0xc00
   5c0f0:	adc	r5, r5, r7
   5c0f4:	ldrd	r2, [sp]
   5c0f8:	lsl	r0, sl, #30
   5c0fc:	strd	r4, [sp, #48]	; 0x30
   5c100:	orr	r0, r0, fp, lsr #2
   5c104:	eor	r2, r2, r8
   5c108:	eor	r3, r3, r9
   5c10c:	strd	r2, [sp, #104]	; 0x68
   5c110:	ldr	r3, [sp, #48]	; 0x30
   5c114:	str	r1, [sp, #3064]	; 0xbf8
   5c118:	lsr	r1, fp, #28
   5c11c:	orr	r1, r1, sl, lsl #4
   5c120:	str	r1, [sp, #3068]	; 0xbfc
   5c124:	lsr	r4, r3, #18
   5c128:	lsr	ip, r3, #14
   5c12c:	add	r3, sp, #3072	; 0xc00
   5c130:	lsl	r1, fp, #25
   5c134:	orr	r1, r1, sl, lsr #7
   5c138:	str	r0, [sp, #3056]	; 0xbf0
   5c13c:	str	r1, [sp, #3076]	; 0xc04
   5c140:	orr	r4, r4, r5, lsl #14
   5c144:	ldrd	r0, [r3, #-16]
   5c148:	ldrd	r2, [r3, #-8]
   5c14c:	str	r4, [sp, #3080]	; 0xc08
   5c150:	eor	r0, r0, r2
   5c154:	eor	r1, r1, r3
   5c158:	strd	r0, [sp, #8]
   5c15c:	add	r3, sp, #3072	; 0xc00
   5c160:	ldrd	r0, [sp, #104]	; 0x68
   5c164:	ldrd	r2, [r3]
   5c168:	and	r0, r0, sl
   5c16c:	and	r1, r1, fp
   5c170:	strd	r0, [sp, #104]	; 0x68
   5c174:	ldr	r1, [sp, #52]	; 0x34
   5c178:	ldr	r5, [sp, #48]	; 0x30
   5c17c:	orr	ip, ip, r1, lsl #18
   5c180:	lsr	r4, r1, #18
   5c184:	str	ip, [sp, #3088]	; 0xc10
   5c188:	lsr	ip, r1, #14
   5c18c:	ldrd	r0, [sp, #8]
   5c190:	orr	r4, r4, r5, lsl #14
   5c194:	str	r4, [sp, #3084]	; 0xc0c
   5c198:	lsl	r4, r5, #23
   5c19c:	eor	r0, r0, r2
   5c1a0:	eor	r1, r1, r3
   5c1a4:	strd	r0, [sp, #8]
   5c1a8:	orr	ip, ip, r5, lsl #18
   5c1ac:	ldr	r1, [sp, #52]	; 0x34
   5c1b0:	mov	r0, r5
   5c1b4:	ldrd	r2, [sp, #104]	; 0x68
   5c1b8:	str	ip, [sp, #3092]	; 0xc14
   5c1bc:	orr	r4, r4, r1, lsr #9
   5c1c0:	str	r4, [sp, #3096]	; 0xc18
   5c1c4:	ldrd	r4, [sp]
   5c1c8:	lsl	ip, r1, #23
   5c1cc:	orr	ip, ip, r0, lsr #9
   5c1d0:	str	ip, [sp, #3100]	; 0xc1c
   5c1d4:	and	r4, r4, r8
   5c1d8:	ldrd	r0, [sp, #8]
   5c1dc:	and	r5, r5, r9
   5c1e0:	eor	r2, r2, r4
   5c1e4:	adds	r2, r2, r0
   5c1e8:	eor	r3, r3, r5
   5c1ec:	adc	r3, r3, r1
   5c1f0:	adds	r0, r2, r6
   5c1f4:	adc	r1, r3, r7
   5c1f8:	add	r7, sp, #3072	; 0xc00
   5c1fc:	movw	r4, #12816	; 0x3210
   5c200:	movt	r4, #11700	; 0x2db4
   5c204:	ldrd	r2, [r7, #8]
   5c208:	movw	r5, #50797	; 0xc66d
   5c20c:	ldrd	r6, [r7, #16]
   5c210:	movt	r5, #43057	; 0xa831
   5c214:	strd	r0, [sp, #8]
   5c218:	eor	r2, r2, r6
   5c21c:	eor	r3, r3, r7
   5c220:	ldrd	r6, [sp, #144]	; 0x90
   5c224:	adds	r6, r6, r4
   5c228:	add	r4, sp, #3072	; 0xc00
   5c22c:	adc	r7, r7, r5
   5c230:	ldrd	r0, [r4, #24]
   5c234:	ldrd	r4, [sp, #40]	; 0x28
   5c238:	eor	r0, r0, r2
   5c23c:	eor	r1, r1, r3
   5c240:	strd	r0, [sp, #104]	; 0x68
   5c244:	ldrd	r0, [sp, #72]	; 0x48
   5c248:	ldrd	r2, [sp, #48]	; 0x30
   5c24c:	adds	r0, r0, r6
   5c250:	adc	r1, r1, r7
   5c254:	ldrd	r6, [sp, #64]	; 0x40
   5c258:	strd	r0, [sp, #72]	; 0x48
   5c25c:	bic	r2, r4, r2
   5c260:	ldrd	r0, [sp, #48]	; 0x30
   5c264:	bic	r3, r5, r3
   5c268:	ldrd	r4, [sp, #72]	; 0x48
   5c26c:	and	r1, r1, r7
   5c270:	ldr	r7, [sp, #8]
   5c274:	strd	r2, [sp, #176]	; 0xb0
   5c278:	and	r0, r0, r6
   5c27c:	lsl	r3, r7, #30
   5c280:	ldrd	r6, [sp, #104]	; 0x68
   5c284:	adds	r4, r4, r6
   5c288:	adc	r5, r5, r7
   5c28c:	strd	r4, [sp, #72]	; 0x48
   5c290:	ldrd	r4, [sp, #176]	; 0xb0
   5c294:	ldr	r7, [sp, #8]
   5c298:	eor	r1, r1, r5
   5c29c:	ldr	r5, [sp, #12]
   5c2a0:	eor	r0, r0, r4
   5c2a4:	ldr	r4, [sp, #8]
   5c2a8:	lsr	r2, r7, #28
   5c2ac:	ldrd	r6, [sp, #72]	; 0x48
   5c2b0:	lsl	ip, r5, #30
   5c2b4:	orr	r3, r3, r5, lsr #2
   5c2b8:	orr	ip, ip, r4, lsr #2
   5c2bc:	str	ip, [sp, #3108]	; 0xc24
   5c2c0:	ldr	ip, [sp, #12]
   5c2c4:	orr	r2, r2, r5, lsl #4
   5c2c8:	str	r3, [sp, #3104]	; 0xc20
   5c2cc:	lsl	r3, r4, #25
   5c2d0:	str	r2, [sp, #3112]	; 0xc28
   5c2d4:	lsr	r2, r5, #28
   5c2d8:	orr	r3, r3, ip, lsr #7
   5c2dc:	str	r3, [sp, #3120]	; 0xc30
   5c2e0:	lsl	r3, ip, #25
   5c2e4:	ldr	ip, [sp, #8]
   5c2e8:	adds	r6, r6, r0
   5c2ec:	orr	r2, r2, r4, lsl #4
   5c2f0:	ldrd	r4, [sp]
   5c2f4:	adc	r7, r7, r1
   5c2f8:	orr	r3, r3, ip, lsr #7
   5c2fc:	str	r3, [sp, #3124]	; 0xc34
   5c300:	add	r3, sp, #3072	; 0xc00
   5c304:	str	r2, [sp, #3116]	; 0xc2c
   5c308:	adds	r4, r4, r6
   5c30c:	ldrd	r0, [r3, #32]
   5c310:	adc	r5, r5, r7
   5c314:	ldrd	r2, [r3, #40]	; 0x28
   5c318:	strd	r4, [sp, #72]	; 0x48
   5c31c:	eor	r4, sl, r8
   5c320:	eor	r0, r0, r2
   5c324:	eor	r1, r1, r3
   5c328:	strd	r0, [sp]
   5c32c:	add	r3, sp, #3072	; 0xc00
   5c330:	ldr	r2, [sp, #72]	; 0x48
   5c334:	eor	r5, fp, r9
   5c338:	ldrd	r0, [sp, #8]
   5c33c:	lsr	ip, r2, #18
   5c340:	and	r0, r0, r4
   5c344:	ldrd	r2, [r3, #48]	; 0x30
   5c348:	and	r1, r1, r5
   5c34c:	ldrd	r4, [sp]
   5c350:	strd	r0, [sp, #104]	; 0x68
   5c354:	and	r1, fp, r9
   5c358:	eor	r4, r4, r2
   5c35c:	ldr	r2, [sp, #72]	; 0x48
   5c360:	eor	r5, r5, r3
   5c364:	ldr	r3, [sp, #76]	; 0x4c
   5c368:	strd	r4, [sp]
   5c36c:	and	r0, sl, r8
   5c370:	ldrd	r4, [sp, #104]	; 0x68
   5c374:	orr	ip, ip, r3, lsl #14
   5c378:	str	ip, [sp, #3128]	; 0xc38
   5c37c:	eor	r1, r1, r5
   5c380:	lsr	r5, r2, #14
   5c384:	orr	r5, r5, r3, lsl #18
   5c388:	eor	r0, r0, r4
   5c38c:	lsr	ip, r3, #14
   5c390:	lsr	r4, r3, #18
   5c394:	ldrd	r2, [sp]
   5c398:	str	r5, [sp, #3136]	; 0xc40
   5c39c:	adds	r0, r0, r2
   5c3a0:	movw	r2, #8511	; 0x213f
   5c3a4:	adc	r1, r1, r3
   5c3a8:	ldr	r3, [sp, #72]	; 0x48
   5c3ac:	movt	r2, #39163	; 0x98fb
   5c3b0:	orr	r4, r4, r3, lsl #14
   5c3b4:	str	r4, [sp, #3132]	; 0xc3c
   5c3b8:	ldr	r4, [sp, #72]	; 0x48
   5c3bc:	lsl	r5, r3, #23
   5c3c0:	movw	r3, #10184	; 0x27c8
   5c3c4:	movt	r3, #45059	; 0xb003
   5c3c8:	orr	ip, ip, r4, lsl #18
   5c3cc:	str	ip, [sp, #3140]	; 0xc44
   5c3d0:	ldr	ip, [sp, #76]	; 0x4c
   5c3d4:	adds	r4, r0, r6
   5c3d8:	orr	r5, r5, ip, lsr #9
   5c3dc:	str	r5, [sp, #3144]	; 0xc48
   5c3e0:	adc	r5, r1, r7
   5c3e4:	ldrd	r6, [sp, #152]	; 0x98
   5c3e8:	strd	r4, [sp]
   5c3ec:	lsl	ip, ip, #23
   5c3f0:	adds	r2, r2, r6
   5c3f4:	ldr	r5, [sp, #72]	; 0x48
   5c3f8:	adc	r3, r3, r7
   5c3fc:	ldrd	r6, [sp, #40]	; 0x28
   5c400:	orr	ip, ip, r5, lsr #9
   5c404:	adds	r6, r6, r2
   5c408:	add	r5, sp, #3072	; 0xc00
   5c40c:	adc	r7, r7, r3
   5c410:	add	r3, sp, #3072	; 0xc00
   5c414:	str	ip, [sp, #3148]	; 0xc4c
   5c418:	ldrd	r0, [r5, #56]	; 0x38
   5c41c:	ldrd	r4, [r5, #64]	; 0x40
   5c420:	ldrd	r2, [r3, #72]	; 0x48
   5c424:	eor	r0, r0, r4
   5c428:	eor	r1, r1, r5
   5c42c:	strd	r6, [sp, #40]	; 0x28
   5c430:	eor	r0, r0, r2
   5c434:	eor	r1, r1, r3
   5c438:	ldrd	r6, [sp, #72]	; 0x48
   5c43c:	ldrd	r2, [sp, #64]	; 0x40
   5c440:	ldr	r5, [sp]
   5c444:	bic	r7, r3, r7
   5c448:	ldr	r3, [sp, #4]
   5c44c:	bic	r6, r2, r6
   5c450:	lsl	r4, r5, #30
   5c454:	lsr	ip, r5, #28
   5c458:	orr	r4, r4, r3, lsr #2
   5c45c:	orr	ip, ip, r3, lsl #4
   5c460:	str	r4, [sp, #3152]	; 0xc50
   5c464:	lsl	r4, r3, #30
   5c468:	str	ip, [sp, #3160]	; 0xc58
   5c46c:	lsr	ip, r3, #28
   5c470:	ldrd	r2, [sp, #40]	; 0x28
   5c474:	adds	r2, r2, r0
   5c478:	adc	r3, r3, r1
   5c47c:	strd	r2, [sp, #40]	; 0x28
   5c480:	ldrd	r2, [sp, #48]	; 0x30
   5c484:	ldrd	r0, [sp, #72]	; 0x48
   5c488:	and	r1, r1, r3
   5c48c:	ldr	r3, [sp]
   5c490:	and	r0, r0, r2
   5c494:	eor	r1, r1, r7
   5c498:	eor	r0, r0, r6
   5c49c:	ldr	r6, [sp, #4]
   5c4a0:	orr	r4, r4, r3, lsr #2
   5c4a4:	mov	r5, r3
   5c4a8:	str	r4, [sp, #3156]	; 0xc54
   5c4ac:	orr	ip, ip, r3, lsl #4
   5c4b0:	lsl	r4, r3, #25
   5c4b4:	ldrd	r2, [sp, #40]	; 0x28
   5c4b8:	str	ip, [sp, #3164]	; 0xc5c
   5c4bc:	orr	r4, r4, r6, lsr #7
   5c4c0:	adds	r2, r2, r0
   5c4c4:	str	r4, [sp, #3168]	; 0xc60
   5c4c8:	adc	r3, r3, r1
   5c4cc:	lsl	ip, r6, #25
   5c4d0:	adds	r4, r2, r8
   5c4d4:	orr	ip, ip, r5, lsr #7
   5c4d8:	adc	r5, r3, r9
   5c4dc:	add	r9, sp, #3072	; 0xc00
   5c4e0:	ldrd	r6, [sp, #8]
   5c4e4:	ldrd	r0, [r9, #80]	; 0x50
   5c4e8:	ldrd	r8, [r9, #88]	; 0x58
   5c4ec:	eor	r6, r6, sl
   5c4f0:	strd	r4, [sp, #40]	; 0x28
   5c4f4:	eor	r7, r7, fp
   5c4f8:	ldrd	r4, [sp]
   5c4fc:	eor	r1, r1, r9
   5c500:	add	r9, sp, #3072	; 0xc00
   5c504:	str	ip, [sp, #3172]	; 0xc64
   5c508:	and	r6, r6, r4
   5c50c:	and	r7, r7, r5
   5c510:	ldrd	r4, [sp, #8]
   5c514:	eor	r0, r0, r8
   5c518:	ldrd	r8, [r9, #96]	; 0x60
   5c51c:	and	r4, r4, sl
   5c520:	ldr	ip, [sp, #40]	; 0x28
   5c524:	eor	r4, r4, r6
   5c528:	eor	r0, r0, r8
   5c52c:	adds	r0, r0, r4
   5c530:	ldr	r4, [sp, #44]	; 0x2c
   5c534:	and	r5, r5, fp
   5c538:	eor	r1, r1, r9
   5c53c:	eor	r5, r5, r7
   5c540:	ldr	r7, [sp, #40]	; 0x28
   5c544:	adc	r1, r1, r5
   5c548:	lsr	r6, ip, #18
   5c54c:	mov	r5, r4
   5c550:	adds	r8, r0, r2
   5c554:	orr	r6, r6, r4, lsl #14
   5c558:	lsr	ip, ip, #14
   5c55c:	str	r6, [sp, #3176]	; 0xc68
   5c560:	mov	r6, r5
   5c564:	adc	r9, r1, r3
   5c568:	orr	ip, ip, r5, lsl #18
   5c56c:	lsl	r1, r6, #23
   5c570:	str	ip, [sp, #3184]	; 0xc70
   5c574:	lsr	r4, r4, #18
   5c578:	lsl	ip, r7, #23
   5c57c:	lsr	r5, r5, #14
   5c580:	orr	r4, r4, r7, lsl #14
   5c584:	orr	r5, r5, r7, lsl #18
   5c588:	orr	ip, ip, r6, lsr #9
   5c58c:	orr	r1, r1, r7, lsr #9
   5c590:	ldrd	r6, [sp, #160]	; 0xa0
   5c594:	movw	r2, #3812	; 0xee4
   5c598:	movt	r2, #48879	; 0xbeef
   5c59c:	adds	r2, r2, r6
   5c5a0:	movw	r3, #32711	; 0x7fc7
   5c5a4:	movt	r3, #48985	; 0xbf59
   5c5a8:	str	r5, [sp, #3188]	; 0xc74
   5c5ac:	adc	r3, r3, r7
   5c5b0:	add	r7, sp, #3072	; 0xc00
   5c5b4:	str	r4, [sp, #3180]	; 0xc6c
   5c5b8:	lsl	r0, r8, #30
   5c5bc:	ldrd	r4, [r7, #104]	; 0x68
   5c5c0:	orr	r0, r0, r9, lsr #2
   5c5c4:	ldrd	r6, [r7, #112]	; 0x70
   5c5c8:	str	ip, [sp, #3192]	; 0xc78
   5c5cc:	lsl	ip, r9, #30
   5c5d0:	eor	r4, r4, r6
   5c5d4:	eor	r5, r5, r7
   5c5d8:	ldrd	r6, [sp, #64]	; 0x40
   5c5dc:	orr	ip, ip, r8, lsr #2
   5c5e0:	str	r1, [sp, #3196]	; 0xc7c
   5c5e4:	lsr	r1, r8, #28
   5c5e8:	adds	r6, r6, r2
   5c5ec:	orr	r1, r1, r9, lsl #4
   5c5f0:	adc	r7, r7, r3
   5c5f4:	strd	r6, [sp, #104]	; 0x68
   5c5f8:	add	r6, sp, #3072	; 0xc00
   5c5fc:	str	r0, [sp, #3200]	; 0xc80
   5c600:	str	r1, [sp, #3208]	; 0xc88
   5c604:	lsr	r1, r9, #28
   5c608:	ldrd	r2, [r6, #120]	; 0x78
   5c60c:	orr	r1, r1, r8, lsl #4
   5c610:	lsl	r0, r8, #25
   5c614:	eor	r2, r2, r4
   5c618:	eor	r3, r3, r5
   5c61c:	strd	r2, [sp, #64]	; 0x40
   5c620:	orr	r0, r0, r9, lsr #7
   5c624:	ldrd	r4, [sp, #48]	; 0x30
   5c628:	ldrd	r2, [sp, #40]	; 0x28
   5c62c:	ldrd	r6, [sp, #72]	; 0x48
   5c630:	bic	r2, r4, r2
   5c634:	bic	r3, r5, r3
   5c638:	ldrd	r4, [sp, #40]	; 0x28
   5c63c:	strd	r2, [sp, #176]	; 0xb0
   5c640:	and	r4, r4, r6
   5c644:	ldrd	r2, [sp, #104]	; 0x68
   5c648:	and	r5, r5, r7
   5c64c:	ldrd	r6, [sp, #64]	; 0x40
   5c650:	str	r1, [sp, #3212]	; 0xc8c
   5c654:	lsl	r1, r9, #25
   5c658:	adds	r2, r2, r6
   5c65c:	str	r0, [sp, #3216]	; 0xc90
   5c660:	adc	r3, r3, r7
   5c664:	strd	r2, [sp, #64]	; 0x40
   5c668:	ldrd	r2, [sp, #176]	; 0xb0
   5c66c:	orr	r1, r1, r8, lsr #7
   5c670:	ldrd	r6, [sp]
   5c674:	eor	r4, r4, r2
   5c678:	eor	r5, r5, r3
   5c67c:	ldrd	r2, [sp, #8]
   5c680:	str	r1, [sp, #3220]	; 0xc94
   5c684:	ldrd	r0, [sp, #64]	; 0x40
   5c688:	eor	r7, r7, r3
   5c68c:	add	r3, sp, #3072	; 0xc00
   5c690:	str	ip, [sp, #3204]	; 0xc84
   5c694:	adds	r0, r0, r4
   5c698:	eor	r6, r6, r2
   5c69c:	adc	r1, r1, r5
   5c6a0:	ldrd	r4, [r3, #128]	; 0x80
   5c6a4:	ldrd	r2, [r3, #136]	; 0x88
   5c6a8:	and	r6, r6, r8
   5c6ac:	and	r7, r7, r9
   5c6b0:	eor	r4, r4, r2
   5c6b4:	eor	r5, r5, r3
   5c6b8:	ldrd	r2, [sp, #8]
   5c6bc:	strd	r4, [sp, #104]	; 0x68
   5c6c0:	ldrd	r4, [sp]
   5c6c4:	and	r4, r4, r2
   5c6c8:	adds	r2, r0, sl
   5c6cc:	and	r5, r5, r3
   5c6d0:	adc	r3, r1, fp
   5c6d4:	add	fp, sp, #3072	; 0xc00
   5c6d8:	strd	r2, [sp, #64]	; 0x40
   5c6dc:	ldrd	r2, [sp, #104]	; 0x68
   5c6e0:	eor	r4, r4, r6
   5c6e4:	ldrd	sl, [fp, #144]	; 0x90
   5c6e8:	eor	r5, r5, r7
   5c6ec:	ldr	ip, [sp, #64]	; 0x40
   5c6f0:	movw	r6, #36802	; 0x8fc2
   5c6f4:	eor	r2, r2, sl
   5c6f8:	eor	r3, r3, fp
   5c6fc:	adds	r2, r2, r4
   5c700:	movt	r6, #15784	; 0x3da8
   5c704:	adc	r3, r3, r5
   5c708:	adds	sl, r2, r0
   5c70c:	ldr	r0, [sp, #68]	; 0x44
   5c710:	lsr	r4, ip, #18
   5c714:	adc	fp, r3, r1
   5c718:	lsr	ip, ip, #14
   5c71c:	movw	r7, #3059	; 0xbf3
   5c720:	movt	r7, #50912	; 0xc6e0
   5c724:	orr	r4, r4, r0, lsl #14
   5c728:	str	r4, [sp, #3224]	; 0xc98
   5c72c:	ldr	r4, [sp, #64]	; 0x40
   5c730:	lsr	r2, r0, #18
   5c734:	lsr	r1, r0, #14
   5c738:	orr	ip, ip, r0, lsl #18
   5c73c:	str	ip, [sp, #3232]	; 0xca0
   5c740:	lsl	ip, fp, #30
   5c744:	orr	r2, r2, r4, lsl #14
   5c748:	orr	r1, r1, r4, lsl #18
   5c74c:	lsl	r3, r4, #23
   5c750:	str	r2, [sp, #3228]	; 0xc9c
   5c754:	str	r1, [sp, #3236]	; 0xca4
   5c758:	lsl	r2, sl, #30
   5c75c:	lsl	r1, r0, #23
   5c760:	orr	r3, r3, r0, lsr #9
   5c764:	orr	r1, r1, r4, lsr #9
   5c768:	orr	r2, r2, fp, lsr #2
   5c76c:	str	r3, [sp, #3240]	; 0xca8
   5c770:	lsr	r3, sl, #28
   5c774:	str	r1, [sp, #3244]	; 0xcac
   5c778:	orr	r3, r3, fp, lsl #4
   5c77c:	str	r2, [sp, #3248]	; 0xcb0
   5c780:	lsr	r2, fp, #28
   5c784:	ldrd	r0, [sp, #168]	; 0xa8
   5c788:	orr	r2, r2, sl, lsl #4
   5c78c:	str	r3, [sp, #3256]	; 0xcb8
   5c790:	lsl	r3, sl, #25
   5c794:	adds	r0, r0, r6
   5c798:	str	r2, [sp, #3260]	; 0xcbc
   5c79c:	adc	r1, r1, r7
   5c7a0:	add	r7, sp, #3072	; 0xc00
   5c7a4:	orr	r3, r3, fp, lsr #7
   5c7a8:	str	r3, [sp, #3264]	; 0xcc0
   5c7ac:	ldrd	r4, [r7, #152]	; 0x98
   5c7b0:	orr	ip, ip, sl, lsr #2
   5c7b4:	ldrd	r6, [r7, #160]	; 0xa0
   5c7b8:	ldrd	r2, [sp, #48]	; 0x30
   5c7bc:	eor	r5, r5, r7
   5c7c0:	add	r7, sp, #3072	; 0xc00
   5c7c4:	adds	r2, r2, r0
   5c7c8:	eor	r4, r4, r6
   5c7cc:	adc	r3, r3, r1
   5c7d0:	ldrd	r6, [r7, #168]	; 0xa8
   5c7d4:	strd	r2, [sp, #48]	; 0x30
   5c7d8:	ldrd	r0, [sp, #72]	; 0x48
   5c7dc:	eor	r4, r4, r6
   5c7e0:	ldrd	r2, [sp, #64]	; 0x40
   5c7e4:	eor	r5, r5, r7
   5c7e8:	ldrd	r6, [sp, #64]	; 0x40
   5c7ec:	bic	r2, r0, r2
   5c7f0:	bic	r3, r1, r3
   5c7f4:	ldrd	r0, [sp, #40]	; 0x28
   5c7f8:	str	ip, [sp, #3252]	; 0xcb4
   5c7fc:	lsl	ip, fp, #25
   5c800:	and	r6, r6, r0
   5c804:	and	r7, r7, r1
   5c808:	ldrd	r0, [sp, #48]	; 0x30
   5c80c:	eor	r2, r2, r6
   5c810:	eor	r3, r3, r7
   5c814:	orr	ip, ip, sl, lsr #7
   5c818:	adds	r0, r0, r4
   5c81c:	str	ip, [sp, #3268]	; 0xcc4
   5c820:	adc	r1, r1, r5
   5c824:	strd	r0, [sp, #48]	; 0x30
   5c828:	add	r1, sp, #3072	; 0xc00
   5c82c:	ldrd	r4, [sp]
   5c830:	ldrd	r6, [r1, #176]	; 0xb0
   5c834:	eor	r4, r4, r8
   5c838:	ldrd	r0, [r1, #184]	; 0xb8
   5c83c:	eor	r5, r5, r9
   5c840:	eor	r6, r6, r0
   5c844:	eor	r7, r7, r1
   5c848:	ldrd	r0, [sp, #48]	; 0x30
   5c84c:	strd	r6, [sp, #104]	; 0x68
   5c850:	and	r6, r4, sl
   5c854:	and	r7, r5, fp
   5c858:	strd	r6, [sp, #176]	; 0xb0
   5c85c:	add	r7, sp, #3072	; 0xc00
   5c860:	adds	r2, r2, r0
   5c864:	ldrd	r4, [sp, #104]	; 0x68
   5c868:	adc	r3, r3, r1
   5c86c:	ldrd	r6, [r7, #192]	; 0xc0
   5c870:	ldrd	r0, [sp]
   5c874:	eor	r4, r4, r6
   5c878:	eor	r5, r5, r7
   5c87c:	strd	r4, [sp, #48]	; 0x30
   5c880:	and	r0, r0, r8
   5c884:	ldrd	r4, [sp, #176]	; 0xb0
   5c888:	and	r1, r1, r9
   5c88c:	ldrd	r6, [sp, #48]	; 0x30
   5c890:	eor	r4, r4, r0
   5c894:	eor	r5, r5, r1
   5c898:	adds	r4, r4, r6
   5c89c:	movw	r0, #42789	; 0xa725
   5c8a0:	adc	r5, r5, r7
   5c8a4:	ldrd	r6, [sp, #8]
   5c8a8:	movt	r0, #37642	; 0x930a
   5c8ac:	movw	r1, #37191	; 0x9147
   5c8b0:	adds	r6, r6, r2
   5c8b4:	movt	r1, #54695	; 0xd5a7
   5c8b8:	adc	r7, r7, r3
   5c8bc:	strd	r6, [sp, #104]	; 0x68
   5c8c0:	adds	r6, r4, r2
   5c8c4:	ldr	ip, [sp, #108]	; 0x6c
   5c8c8:	adc	r7, r5, r3
   5c8cc:	strd	r6, [sp, #8]
   5c8d0:	ldr	r7, [sp, #104]	; 0x68
   5c8d4:	ldrd	r2, [sp, #88]	; 0x58
   5c8d8:	adds	r2, r2, r0
   5c8dc:	lsr	r0, r7, #18
   5c8e0:	adc	r3, r3, r1
   5c8e4:	orr	r0, r0, ip, lsl #14
   5c8e8:	lsr	r1, r7, #14
   5c8ec:	str	r0, [sp, #3272]	; 0xcc8
   5c8f0:	ldr	r6, [sp, #108]	; 0x6c
   5c8f4:	mov	r0, ip
   5c8f8:	orr	r1, r1, r0, lsl #18
   5c8fc:	lsr	ip, ip, #18
   5c900:	lsr	r0, r0, #14
   5c904:	str	r1, [sp, #3280]	; 0xcd0
   5c908:	mov	r4, r7
   5c90c:	orr	ip, ip, r7, lsl #14
   5c910:	orr	r0, r0, r7, lsl #18
   5c914:	lsl	r1, r7, #23
   5c918:	add	r7, sp, #3072	; 0xc00
   5c91c:	orr	r1, r1, r6, lsr #9
   5c920:	str	r1, [sp, #3288]	; 0xcd8
   5c924:	lsl	r1, r6, #23
   5c928:	str	ip, [sp, #3276]	; 0xccc
   5c92c:	orr	r1, r1, r4, lsr #9
   5c930:	str	r0, [sp, #3284]	; 0xcd4
   5c934:	ldrd	r4, [r7, #200]	; 0xc8
   5c938:	ldrd	r6, [r7, #208]	; 0xd0
   5c93c:	ldr	ip, [sp, #8]
   5c940:	eor	r4, r4, r6
   5c944:	eor	r5, r5, r7
   5c948:	ldrd	r6, [sp, #72]	; 0x48
   5c94c:	str	r1, [sp, #3292]	; 0xcdc
   5c950:	lsr	r1, ip, #28
   5c954:	adds	r6, r6, r2
   5c958:	ldr	r2, [sp, #8]
   5c95c:	adc	r7, r7, r3
   5c960:	strd	r6, [sp, #72]	; 0x48
   5c964:	ldr	r7, [sp, #12]
   5c968:	lsl	r0, ip, #30
   5c96c:	ldr	r3, [sp, #8]
   5c970:	orr	r1, r1, r7, lsl #4
   5c974:	str	r1, [sp, #3304]	; 0xce8
   5c978:	lsl	r1, r2, #25
   5c97c:	add	r2, sp, #3072	; 0xc00
   5c980:	orr	r0, r0, r7, lsr #2
   5c984:	lsl	ip, r7, #30
   5c988:	str	r0, [sp, #3296]	; 0xce0
   5c98c:	lsr	r0, r7, #28
   5c990:	ldrd	r6, [r2, #216]	; 0xd8
   5c994:	orr	ip, ip, r3, lsr #2
   5c998:	str	ip, [sp, #3300]	; 0xce4
   5c99c:	orr	r0, r0, r3, lsl #4
   5c9a0:	ldr	ip, [sp, #12]
   5c9a4:	eor	r6, r6, r4
   5c9a8:	eor	r7, r7, r5
   5c9ac:	ldrd	r4, [sp, #104]	; 0x68
   5c9b0:	strd	r6, [sp, #48]	; 0x30
   5c9b4:	ldrd	r6, [sp, #40]	; 0x28
   5c9b8:	orr	r1, r1, ip, lsr #7
   5c9bc:	str	r0, [sp, #3308]	; 0xcec
   5c9c0:	bic	r4, r6, r4
   5c9c4:	bic	r5, r7, r5
   5c9c8:	str	r1, [sp, #3312]	; 0xcf0
   5c9cc:	strd	r4, [sp, #176]	; 0xb0
   5c9d0:	ldrd	r0, [sp, #64]	; 0x40
   5c9d4:	ldrd	r4, [sp, #104]	; 0x68
   5c9d8:	ldrd	r2, [sp, #48]	; 0x30
   5c9dc:	ldrd	r6, [sp, #72]	; 0x48
   5c9e0:	and	r5, r5, r1
   5c9e4:	lsl	r1, ip, #25
   5c9e8:	ldr	ip, [sp, #8]
   5c9ec:	adds	r6, r6, r2
   5c9f0:	and	r4, r4, r0
   5c9f4:	adc	r7, r7, r3
   5c9f8:	strd	r6, [sp, #48]	; 0x30
   5c9fc:	ldrd	r6, [sp, #176]	; 0xb0
   5ca00:	orr	r1, r1, ip, lsr #7
   5ca04:	str	r1, [sp, #3316]	; 0xcf4
   5ca08:	ldrd	r0, [sp, #48]	; 0x30
   5ca0c:	eor	r4, r4, r6
   5ca10:	eor	r5, r5, r7
   5ca14:	eor	r6, sl, r8
   5ca18:	adds	r0, r0, r4
   5ca1c:	eor	r7, fp, r9
   5ca20:	adc	r1, r1, r5
   5ca24:	add	r5, sp, #3072	; 0xc00
   5ca28:	ldrd	r2, [r5, #224]	; 0xe0
   5ca2c:	ldrd	r4, [r5, #232]	; 0xe8
   5ca30:	eor	r2, r2, r4
   5ca34:	eor	r3, r3, r5
   5ca38:	strd	r2, [sp, #48]	; 0x30
   5ca3c:	ldrd	r4, [sp]
   5ca40:	ldrd	r2, [sp, #8]
   5ca44:	adds	r4, r4, r0
   5ca48:	adc	r5, r5, r1
   5ca4c:	strd	r4, [sp, #176]	; 0xb0
   5ca50:	add	r5, sp, #3072	; 0xc00
   5ca54:	and	r2, r2, r6
   5ca58:	and	r3, r3, r7
   5ca5c:	ldrd	r6, [sp, #48]	; 0x30
   5ca60:	ldrd	r4, [r5, #240]	; 0xf0
   5ca64:	strd	r2, [sp, #72]	; 0x48
   5ca68:	and	r2, sl, r8
   5ca6c:	eor	r6, r6, r4
   5ca70:	eor	r7, r7, r5
   5ca74:	strd	r6, [sp]
   5ca78:	and	r3, fp, r9
   5ca7c:	ldrd	r6, [sp, #72]	; 0x48
   5ca80:	ldrd	r4, [sp]
   5ca84:	eor	r2, r2, r6
   5ca88:	eor	r3, r3, r7
   5ca8c:	ldr	r7, [sp, #176]	; 0xb0
   5ca90:	adds	r4, r4, r2
   5ca94:	adc	r5, r5, r3
   5ca98:	adds	r6, r4, r0
   5ca9c:	ldr	r4, [sp, #176]	; 0xb0
   5caa0:	add	r0, sp, #3328	; 0xd00
   5caa4:	lsr	r2, r7, #18
   5caa8:	lsr	r3, r7, #14
   5caac:	adc	r7, r5, r1
   5cab0:	strd	r6, [sp]
   5cab4:	ldr	r7, [sp, #180]	; 0xb4
   5cab8:	movw	r6, #33391	; 0x826f
   5cabc:	ldr	ip, [sp]
   5cac0:	movt	r6, #57347	; 0xe003
   5cac4:	lsr	r1, r7, #14
   5cac8:	orr	r2, r2, r7, lsl #14
   5cacc:	orr	r1, r1, r4, lsl #18
   5cad0:	str	r1, [sp, #3332]	; 0xd04
   5cad4:	lsl	r1, r7, #23
   5cad8:	str	r2, [sp, #3320]	; 0xcf8
   5cadc:	orr	r1, r1, r4, lsr #9
   5cae0:	str	r1, [sp, #3340]	; 0xd0c
   5cae4:	ldr	r1, [sp, #4]
   5cae8:	lsr	r2, r7, #18
   5caec:	orr	r3, r3, r7, lsl #18
   5caf0:	orr	r2, r2, r4, lsl #14
   5caf4:	str	r3, [sp, #3328]	; 0xd00
   5caf8:	lsl	r3, r4, #23
   5cafc:	str	r2, [sp, #3324]	; 0xcfc
   5cb00:	lsl	r2, ip, #30
   5cb04:	ldrd	r4, [sp, #112]	; 0x70
   5cb08:	orr	r3, r3, r7, lsr #9
   5cb0c:	orr	r2, r2, r1, lsr #2
   5cb10:	str	r3, [sp, #3336]	; 0xd08
   5cb14:	str	r2, [sp, #3344]	; 0xd10
   5cb18:	lsr	r3, ip, #28
   5cb1c:	mov	r2, r1
   5cb20:	lsl	r1, r1, #30
   5cb24:	orr	r3, r3, r2, lsl #4
   5cb28:	orr	r1, r1, ip, lsr #2
   5cb2c:	lsr	r2, r2, #28
   5cb30:	str	r1, [sp, #3348]	; 0xd14
   5cb34:	add	r1, sp, #3072	; 0xc00
   5cb38:	adds	r6, r6, r4
   5cb3c:	orr	r2, r2, ip, lsl #4
   5cb40:	movw	r7, #25425	; 0x6351
   5cb44:	str	r2, [sp, #3356]	; 0xd1c
   5cb48:	movt	r7, #1738	; 0x6ca
   5cb4c:	ldr	r2, [sp, #4]
   5cb50:	adc	r7, r7, r5
   5cb54:	ldrd	r4, [r1, #248]	; 0xf8
   5cb58:	ldrd	r0, [r0]
   5cb5c:	str	r3, [sp, #3352]	; 0xd18
   5cb60:	lsl	r3, ip, #25
   5cb64:	eor	r5, r5, r1
   5cb68:	orr	r3, r3, r2, lsr #7
   5cb6c:	lsl	r1, r2, #25
   5cb70:	str	r3, [sp, #3360]	; 0xd20
   5cb74:	ldrd	r2, [sp, #40]	; 0x28
   5cb78:	eor	r4, r4, r0
   5cb7c:	orr	r1, r1, ip, lsr #7
   5cb80:	adds	r2, r2, r6
   5cb84:	adc	r3, r3, r7
   5cb88:	add	r7, sp, #3584	; 0xe00
   5cb8c:	strd	r2, [sp, #40]	; 0x28
   5cb90:	ldrd	r6, [r7, #-248]	; 0xffffff08
   5cb94:	ldrd	r2, [sp, #176]	; 0xb0
   5cb98:	eor	r4, r4, r6
   5cb9c:	eor	r5, r5, r7
   5cba0:	ldrd	r6, [sp, #64]	; 0x40
   5cba4:	str	r1, [sp, #3364]	; 0xd24
   5cba8:	bic	r2, r6, r2
   5cbac:	ldrd	r0, [sp, #176]	; 0xb0
   5cbb0:	bic	r3, r7, r3
   5cbb4:	ldrd	r6, [sp, #104]	; 0x68
   5cbb8:	and	r0, r0, r6
   5cbbc:	and	r1, r1, r7
   5cbc0:	ldrd	r6, [sp, #40]	; 0x28
   5cbc4:	eor	r2, r2, r0
   5cbc8:	eor	r3, r3, r1
   5cbcc:	adds	r6, r6, r4
   5cbd0:	adc	r7, r7, r5
   5cbd4:	add	r5, sp, #3584	; 0xe00
   5cbd8:	strd	r6, [sp, #40]	; 0x28
   5cbdc:	ldrd	r0, [r5, #-240]	; 0xffffff10
   5cbe0:	ldrd	r4, [r5, #-232]	; 0xffffff18
   5cbe4:	ldrd	r6, [sp, #8]
   5cbe8:	eor	r0, r0, r4
   5cbec:	eor	r1, r1, r5
   5cbf0:	strd	r0, [sp, #48]	; 0x30
   5cbf4:	eor	r6, r6, sl
   5cbf8:	ldrd	r0, [sp]
   5cbfc:	eor	r7, r7, fp
   5cc00:	ldrd	r4, [sp, #40]	; 0x28
   5cc04:	and	r0, r0, r6
   5cc08:	and	r1, r1, r7
   5cc0c:	strd	r0, [sp, #72]	; 0x48
   5cc10:	add	r1, sp, #3584	; 0xe00
   5cc14:	adds	r2, r2, r4
   5cc18:	ldrd	r6, [sp, #48]	; 0x30
   5cc1c:	ldrd	r0, [r1, #-224]	; 0xffffff20
   5cc20:	adc	r3, r3, r5
   5cc24:	ldrd	r4, [sp, #8]
   5cc28:	eor	r6, r6, r0
   5cc2c:	eor	r7, r7, r1
   5cc30:	strd	r6, [sp, #48]	; 0x30
   5cc34:	and	r4, r4, sl
   5cc38:	ldrd	r6, [sp, #72]	; 0x48
   5cc3c:	and	r5, r5, fp
   5cc40:	adds	r0, r2, r8
   5cc44:	eor	r4, r4, r6
   5cc48:	eor	r5, r5, r7
   5cc4c:	ldrd	r6, [sp, #48]	; 0x30
   5cc50:	adc	r1, r3, r9
   5cc54:	ldrd	r8, [sp, #208]	; 0xd0
   5cc58:	strd	r0, [sp, #40]	; 0x28
   5cc5c:	adds	r4, r4, r6
   5cc60:	ldrd	r0, [sp, #24]
   5cc64:	adc	r5, r5, r7
   5cc68:	adds	r8, r8, r0
   5cc6c:	adc	r9, r9, r1
   5cc70:	adds	r6, r4, r2
   5cc74:	ldrd	r0, [sp, #144]	; 0x90
   5cc78:	adc	r7, r5, r3
   5cc7c:	ldrd	r4, [sp, #216]	; 0xd8
   5cc80:	adds	r8, r8, r0
   5cc84:	strd	r6, [sp, #48]	; 0x30
   5cc88:	adc	r9, r9, r1
   5cc8c:	adds	r4, r4, r8
   5cc90:	ldrd	r6, [sp, #16]
   5cc94:	adc	r5, r5, r9
   5cc98:	strd	r4, [sp, #24]
   5cc9c:	ldrd	r4, [sp, #240]	; 0xf0
   5cca0:	ldr	r1, [sp, #40]	; 0x28
   5cca4:	adds	r4, r4, r6
   5cca8:	adc	r5, r5, r7
   5ccac:	ldr	r7, [sp, #44]	; 0x2c
   5ccb0:	lsr	r2, r1, #18
   5ccb4:	lsr	r3, r1, #14
   5ccb8:	lsl	r1, r1, #23
   5ccbc:	mov	r9, r7
   5ccc0:	orr	r2, r2, r7, lsl #14
   5ccc4:	orr	r3, r3, r7, lsl #18
   5ccc8:	lsr	ip, r7, #18
   5cccc:	lsr	r0, r7, #14
   5ccd0:	ldrd	r6, [sp, #152]	; 0x98
   5ccd4:	str	r2, [sp, #3368]	; 0xd28
   5ccd8:	orr	r1, r1, r9, lsr #9
   5ccdc:	adds	r4, r4, r6
   5cce0:	str	r3, [sp, #3376]	; 0xd30
   5cce4:	adc	r5, r5, r7
   5cce8:	ldr	r7, [sp, #40]	; 0x28
   5ccec:	ldr	r3, [sp, #48]	; 0x30
   5ccf0:	movw	r6, #28272	; 0x6e70
   5ccf4:	movt	r6, #2574	; 0xa0e
   5ccf8:	orr	ip, ip, r7, lsl #14
   5ccfc:	str	ip, [sp, #3372]	; 0xd2c
   5cd00:	ldr	r8, [sp, #40]	; 0x28
   5cd04:	lsl	r2, r3, #30
   5cd08:	str	r1, [sp, #3384]	; 0xd38
   5cd0c:	lsl	r1, r9, #23
   5cd10:	ldr	ip, [sp, #48]	; 0x30
   5cd14:	lsr	r3, r3, #28
   5cd18:	orr	r0, r0, r8, lsl #18
   5cd1c:	ldrd	r8, [sp, #200]	; 0xc8
   5cd20:	str	r0, [sp, #3380]	; 0xd34
   5cd24:	movw	r7, #10599	; 0x2967
   5cd28:	adds	r8, r8, r4
   5cd2c:	ldr	r0, [sp, #52]	; 0x34
   5cd30:	adc	r9, r9, r5
   5cd34:	strd	r8, [sp, #16]
   5cd38:	ldr	r9, [sp, #40]	; 0x28
   5cd3c:	movt	r7, #5161	; 0x1429
   5cd40:	orr	r2, r2, r0, lsr #2
   5cd44:	orr	r3, r3, r0, lsl #4
   5cd48:	str	r2, [sp, #3392]	; 0xd40
   5cd4c:	lsl	r2, r0, #30
   5cd50:	orr	r1, r1, r9, lsr #9
   5cd54:	str	r1, [sp, #3388]	; 0xd3c
   5cd58:	add	r1, sp, #3584	; 0xe00
   5cd5c:	lsr	r0, r0, #28
   5cd60:	orr	r0, r0, ip, lsl #4
   5cd64:	str	r0, [sp, #3404]	; 0xd4c
   5cd68:	ldrd	r4, [r1, #-216]	; 0xffffff28
   5cd6c:	orr	r2, r2, ip, lsr #2
   5cd70:	ldrd	r0, [r1, #-208]	; 0xffffff30
   5cd74:	ldrd	r8, [sp, #184]	; 0xb8
   5cd78:	eor	r5, r5, r1
   5cd7c:	ldr	r1, [sp, #24]
   5cd80:	str	r2, [sp, #3396]	; 0xd44
   5cd84:	adds	r6, r6, r8
   5cd88:	ldr	r2, [sp, #52]	; 0x34
   5cd8c:	adc	r7, r7, r9
   5cd90:	eor	r4, r4, r0
   5cd94:	ldrd	r8, [sp]
   5cd98:	lsr	r1, r1, #6
   5cd9c:	str	r1, [sp, #608]	; 0x260
   5cda0:	ldrd	r0, [sp, #8]
   5cda4:	str	r3, [sp, #3400]	; 0xd48
   5cda8:	lsl	r3, ip, #25
   5cdac:	orr	r3, r3, r2, lsr #7
   5cdb0:	eor	r9, r9, r1
   5cdb4:	str	r3, [sp, #3408]	; 0xd50
   5cdb8:	add	r1, sp, #3584	; 0xe00
   5cdbc:	lsl	r3, r2, #25
   5cdc0:	eor	r8, r8, r0
   5cdc4:	orr	r3, r3, ip, lsr #7
   5cdc8:	str	r3, [sp, #3412]	; 0xd54
   5cdcc:	ldrd	r2, [sp, #64]	; 0x40
   5cdd0:	ldrd	r0, [r1, #-200]	; 0xffffff38
   5cdd4:	adds	r6, r6, r2
   5cdd8:	adc	r7, r7, r3
   5cddc:	eor	r4, r4, r0
   5cde0:	ldrd	r2, [sp, #104]	; 0x68
   5cde4:	eor	r5, r5, r1
   5cde8:	ldrd	r0, [sp, #40]	; 0x28
   5cdec:	adds	r6, r6, r4
   5cdf0:	adc	r7, r7, r5
   5cdf4:	ldrd	r4, [sp, #40]	; 0x28
   5cdf8:	bic	r0, r2, r0
   5cdfc:	bic	r1, r3, r1
   5ce00:	ldrd	r2, [sp, #48]	; 0x30
   5ce04:	and	r2, r2, r8
   5ce08:	and	r3, r3, r9
   5ce0c:	strd	r2, [sp, #64]	; 0x40
   5ce10:	add	r9, sp, #3584	; 0xe00
   5ce14:	ldr	r3, [sp, #28]
   5ce18:	ldr	r8, [sp, #608]	; 0x260
   5ce1c:	orr	r3, r8, r3, lsl #26
   5ce20:	str	r3, [sp, #608]	; 0x260
   5ce24:	ldrd	r2, [sp, #176]	; 0xb0
   5ce28:	and	r4, r4, r2
   5ce2c:	and	r5, r5, r3
   5ce30:	ldrd	r2, [r9, #-192]	; 0xffffff40
   5ce34:	eor	r5, r5, r1
   5ce38:	ldrd	r8, [r9, #-184]	; 0xffffff48
   5ce3c:	add	r1, sp, #3584	; 0xe00
   5ce40:	eor	r4, r4, r0
   5ce44:	eor	r2, r2, r8
   5ce48:	ldr	r8, [sp, #28]
   5ce4c:	ldrd	r0, [r1, #-176]	; 0xffffff50
   5ce50:	eor	r3, r3, r9
   5ce54:	eor	r2, r2, r0
   5ce58:	eor	r3, r3, r1
   5ce5c:	lsr	r8, r8, #6
   5ce60:	str	r8, [sp, #612]	; 0x264
   5ce64:	ldrd	r8, [sp, #32]
   5ce68:	ldrd	r0, [sp, #248]	; 0xf8
   5ce6c:	ldr	ip, [sp, #28]
   5ce70:	adds	r0, r0, r8
   5ce74:	adc	r1, r1, r9
   5ce78:	ldr	r9, [sp, #16]
   5ce7c:	adds	r6, r6, r4
   5ce80:	adc	r7, r7, r5
   5ce84:	ldrd	r4, [sp]
   5ce88:	lsr	r9, r9, #6
   5ce8c:	str	r9, [sp, #624]	; 0x270
   5ce90:	ldrd	r8, [sp, #8]
   5ce94:	and	r4, r4, r8
   5ce98:	and	r5, r5, r9
   5ce9c:	ldrd	r8, [sp, #64]	; 0x40
   5cea0:	eor	r4, r4, r8
   5cea4:	eor	r5, r5, r9
   5cea8:	ldrd	r8, [sp, #160]	; 0xa0
   5ceac:	adds	r0, r0, r8
   5ceb0:	mov	r8, ip
   5ceb4:	adc	r1, r1, r9
   5ceb8:	ldr	r9, [sp, #24]
   5cebc:	adds	r4, r4, r2
   5cec0:	adc	r5, r5, r3
   5cec4:	lsl	r3, r9, #3
   5cec8:	mov	r2, r9
   5cecc:	orr	r3, r3, ip, lsr #29
   5ced0:	str	r3, [sp, #3496]	; 0xda8
   5ced4:	lsr	r3, r9, #19
   5ced8:	ldr	r9, [sp, #20]
   5cedc:	orr	r3, r3, ip, lsl #13
   5cee0:	str	r3, [sp, #3504]	; 0xdb0
   5cee4:	lsl	r3, ip, #3
   5cee8:	mov	ip, r2
   5ceec:	orr	r3, r3, r2, lsr #29
   5cef0:	str	r3, [sp, #3500]	; 0xdac
   5cef4:	lsr	r3, r8, #19
   5cef8:	ldr	r2, [sp, #16]
   5cefc:	orr	r3, r3, ip, lsl #13
   5cf00:	ldr	ip, [sp, #624]	; 0x270
   5cf04:	adds	r8, r6, sl
   5cf08:	str	r3, [sp, #3508]	; 0xdb4
   5cf0c:	orr	r9, ip, r9, lsl #26
   5cf10:	str	r9, [sp, #624]	; 0x270
   5cf14:	adc	r9, r7, fp
   5cf18:	strd	r8, [sp, #64]	; 0x40
   5cf1c:	ldr	r9, [sp, #20]
   5cf20:	lsl	r3, r2, #3
   5cf24:	adds	sl, r4, r6
   5cf28:	ldr	ip, [sp, #20]
   5cf2c:	adc	fp, r5, r7
   5cf30:	add	r5, sp, #512	; 0x200
   5cf34:	orr	r3, r3, r9, lsr #29
   5cf38:	str	r3, [sp, #3528]	; 0xdc8
   5cf3c:	add	r3, sp, #3584	; 0xe00
   5cf40:	ldrd	r4, [r5, #96]	; 0x60
   5cf44:	strd	sl, [sp, #72]	; 0x48
   5cf48:	add	r7, sp, #512	; 0x200
   5cf4c:	ldrd	r8, [r3, #-88]	; 0xffffffa8
   5cf50:	ldrd	r2, [r3, #-80]	; 0xffffffb0
   5cf54:	ldr	r6, [sp, #64]	; 0x40
   5cf58:	eor	r8, r8, r2
   5cf5c:	eor	r9, r9, r3
   5cf60:	eor	r8, r8, r4
   5cf64:	eor	r9, r9, r5
   5cf68:	adds	sl, r0, r8
   5cf6c:	ldr	r3, [sp, #20]
   5cf70:	adc	fp, r1, r9
   5cf74:	add	r1, sp, #256	; 0x100
   5cf78:	strd	sl, [sp, #32]
   5cf7c:	add	r9, sp, #3584	; 0xe00
   5cf80:	ldr	fp, [sp, #16]
   5cf84:	lsr	r3, r3, #6
   5cf88:	ldrd	r4, [r1]
   5cf8c:	ldrd	r0, [sp, #56]	; 0x38
   5cf90:	lsr	r2, fp, #19
   5cf94:	str	r3, [sp, #628]	; 0x274
   5cf98:	adds	r4, r4, r0
   5cf9c:	orr	r2, r2, ip, lsl #13
   5cfa0:	adc	r5, r5, r1
   5cfa4:	str	r2, [sp, #3536]	; 0xdd0
   5cfa8:	lsl	r1, ip, #3
   5cfac:	lsr	r2, ip, #19
   5cfb0:	orr	r1, r1, fp, lsr #29
   5cfb4:	orr	r2, r2, fp, lsl #13
   5cfb8:	str	r1, [sp, #3532]	; 0xdcc
   5cfbc:	lsr	r3, r6, #18
   5cfc0:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   5cfc4:	str	r2, [sp, #3540]	; 0xdd4
   5cfc8:	ldrd	r8, [r9, #-48]	; 0xffffffd0
   5cfcc:	ldrd	sl, [sp, #168]	; 0xa8
   5cfd0:	ldrd	r6, [r7, #112]	; 0x70
   5cfd4:	eor	r0, r0, r8
   5cfd8:	adds	r4, r4, sl
   5cfdc:	eor	r1, r1, r9
   5cfe0:	eor	r0, r0, r6
   5cfe4:	adc	r5, r5, fp
   5cfe8:	eor	r1, r1, r7
   5cfec:	adds	sl, r4, r0
   5cff0:	adc	fp, r5, r1
   5cff4:	strd	sl, [sp, #56]	; 0x38
   5cff8:	ldr	r4, [sp, #56]	; 0x38
   5cffc:	ldr	fp, [sp, #32]
   5d000:	ldr	ip, [sp, #36]	; 0x24
   5d004:	ldr	r6, [sp, #60]	; 0x3c
   5d008:	lsr	r5, r4, #6
   5d00c:	lsl	r1, fp, #3
   5d010:	lsr	r2, fp, #19
   5d014:	orr	r1, r1, ip, lsr #29
   5d018:	orr	r2, r2, ip, lsl #13
   5d01c:	str	r1, [sp, #3560]	; 0xde8
   5d020:	lsl	r1, sl, #3
   5d024:	str	r2, [sp, #3568]	; 0xdf0
   5d028:	lsr	r2, r4, #19
   5d02c:	orr	r4, r5, r6, lsl #26
   5d030:	ldr	r5, [sp, #56]	; 0x38
   5d034:	orr	r1, r1, r6, lsr #29
   5d038:	ldr	r8, [sp, #32]
   5d03c:	str	r1, [sp, #3592]	; 0xe08
   5d040:	lsl	r1, ip, #3
   5d044:	orr	r1, r1, fp, lsr #29
   5d048:	str	r1, [sp, #3564]	; 0xdec
   5d04c:	lsl	r1, r6, #3
   5d050:	orr	r2, r2, r6, lsl #13
   5d054:	orr	r1, r1, r5, lsr #29
   5d058:	str	r1, [sp, #3596]	; 0xe0c
   5d05c:	add	r1, sp, #512	; 0x200
   5d060:	str	r2, [sp, #3600]	; 0xe10
   5d064:	mov	sl, fp
   5d068:	lsr	r8, r8, #6
   5d06c:	mov	fp, r6
   5d070:	str	r8, [sp, #640]	; 0x280
   5d074:	lsr	r2, ip, #19
   5d078:	mov	r8, ip
   5d07c:	orr	r2, r2, sl, lsl #13
   5d080:	lsr	r7, r8, #6
   5d084:	lsr	r8, fp, #6
   5d088:	ldrd	sl, [r1, #-248]	; 0xffffff08
   5d08c:	ldrd	r0, [sp, #80]	; 0x50
   5d090:	str	r2, [sp, #3572]	; 0xdf4
   5d094:	lsr	r2, r6, #19
   5d098:	adds	sl, sl, r0
   5d09c:	ldr	r9, [sp, #640]	; 0x280
   5d0a0:	orr	r2, r2, r5, lsl #13
   5d0a4:	add	r5, sp, #3584	; 0xe00
   5d0a8:	adc	fp, fp, r1
   5d0ac:	add	r1, sp, #512	; 0x200
   5d0b0:	orr	r9, r9, ip, lsl #26
   5d0b4:	str	r4, [sp, #656]	; 0x290
   5d0b8:	str	r9, [sp, #640]	; 0x280
   5d0bc:	str	r8, [sp, #660]	; 0x294
   5d0c0:	ldrd	r8, [r5, #-24]	; 0xffffffe8
   5d0c4:	ldrd	r4, [r5, #-16]
   5d0c8:	str	r7, [sp, #644]	; 0x284
   5d0cc:	ldrd	r6, [r1, #-224]	; 0xffffff20
   5d0d0:	eor	r9, r9, r5
   5d0d4:	ldrd	r0, [sp, #96]	; 0x60
   5d0d8:	add	r5, sp, #3584	; 0xe00
   5d0dc:	str	r2, [sp, #3604]	; 0xe14
   5d0e0:	eor	r8, r8, r4
   5d0e4:	adds	r6, r6, r0
   5d0e8:	adc	r7, r7, r1
   5d0ec:	ldrd	r0, [r5, #8]
   5d0f0:	ldrd	r4, [r5, #16]
   5d0f4:	eor	r0, r0, r4
   5d0f8:	eor	r1, r1, r5
   5d0fc:	ldrd	r4, [sp, #88]	; 0x58
   5d100:	adds	sl, sl, r4
   5d104:	adc	fp, fp, r5
   5d108:	add	r5, sp, #512	; 0x200
   5d10c:	ldrd	r4, [r5, #128]	; 0x80
   5d110:	eor	r8, r8, r4
   5d114:	eor	r9, r9, r5
   5d118:	ldrd	r4, [sp, #112]	; 0x70
   5d11c:	adds	r6, r6, r4
   5d120:	adc	r7, r7, r5
   5d124:	add	r5, sp, #512	; 0x200
   5d128:	ldrd	r4, [r5, #144]	; 0x90
   5d12c:	eor	r0, r0, r4
   5d130:	adds	r4, sl, r8
   5d134:	eor	r1, r1, r5
   5d138:	adc	r5, fp, r9
   5d13c:	add	fp, sp, #3584	; 0xe00
   5d140:	adds	r8, r6, r0
   5d144:	strd	r4, [sp, #80]	; 0x50
   5d148:	adc	r9, r7, r1
   5d14c:	ldr	r6, [sp, #80]	; 0x50
   5d150:	add	r1, sp, #3584	; 0xe00
   5d154:	strd	r8, [sp, #96]	; 0x60
   5d158:	ldrd	r8, [fp, #24]
   5d15c:	ldrd	sl, [fp, #32]
   5d160:	lsr	r6, r6, #6
   5d164:	ldr	r2, [sp, #80]	; 0x50
   5d168:	ldr	r7, [sp, #84]	; 0x54
   5d16c:	eor	r8, r8, sl
   5d170:	ldrd	r4, [r1, #56]	; 0x38
   5d174:	eor	r9, r9, fp
   5d178:	ldrd	r0, [r1, #64]	; 0x40
   5d17c:	ldr	sl, [sp, #96]	; 0x60
   5d180:	mov	fp, r7
   5d184:	str	r6, [sp, #672]	; 0x2a0
   5d188:	eor	r5, r5, r1
   5d18c:	ldr	r6, [sp, #100]	; 0x64
   5d190:	lsl	r1, r2, #3
   5d194:	lsr	r2, r2, #19
   5d198:	orr	r1, r1, r7, lsr #29
   5d19c:	orr	r2, r2, r7, lsl #13
   5d1a0:	str	r1, [sp, #3624]	; 0xe28
   5d1a4:	str	r2, [sp, #3632]	; 0xe30
   5d1a8:	lsl	r1, sl, #3
   5d1ac:	lsr	r2, sl, #19
   5d1b0:	orr	r1, r1, r6, lsr #29
   5d1b4:	orr	r2, r2, r6, lsl #13
   5d1b8:	str	r1, [sp, #3656]	; 0xe48
   5d1bc:	str	r2, [sp, #3664]	; 0xe50
   5d1c0:	eor	r4, r4, r0
   5d1c4:	lsl	r1, fp, #3
   5d1c8:	lsr	r0, sl, #6
   5d1cc:	lsr	r2, fp, #19
   5d1d0:	mov	sl, fp
   5d1d4:	ldr	fp, [sp, #672]	; 0x2a0
   5d1d8:	mov	r7, r6
   5d1dc:	ldr	ip, [sp, #80]	; 0x50
   5d1e0:	orr	fp, fp, sl, lsl #26
   5d1e4:	str	fp, [sp, #672]	; 0x2a0
   5d1e8:	ldr	fp, [sp, #96]	; 0x60
   5d1ec:	str	r0, [sp, #688]	; 0x2b0
   5d1f0:	orr	r1, r1, ip, lsr #29
   5d1f4:	str	r1, [sp, #3628]	; 0xe2c
   5d1f8:	lsl	r1, r6, #3
   5d1fc:	orr	r2, r2, ip, lsl #13
   5d200:	ldr	sl, [sp, #688]	; 0x2b0
   5d204:	str	r2, [sp, #3636]	; 0xe34
   5d208:	orr	r1, r1, fp, lsr #29
   5d20c:	lsr	r2, r7, #19
   5d210:	str	r1, [sp, #3660]	; 0xe4c
   5d214:	add	r1, sp, #512	; 0x200
   5d218:	orr	r2, r2, fp, lsl #13
   5d21c:	ldr	fp, [sp, #100]	; 0x64
   5d220:	orr	sl, sl, r7, lsl #26
   5d224:	ldrd	r0, [r1, #152]	; 0x98
   5d228:	add	r7, sp, #512	; 0x200
   5d22c:	str	sl, [sp, #688]	; 0x2b0
   5d230:	ldr	sl, [sp, #84]	; 0x54
   5d234:	eor	r8, r8, r0
   5d238:	ldrd	r6, [r7, #168]	; 0xa8
   5d23c:	eor	r9, r9, r1
   5d240:	lsr	fp, fp, #6
   5d244:	ldrd	r0, [sp, #120]	; 0x78
   5d248:	str	fp, [sp, #692]	; 0x2b4
   5d24c:	add	fp, sp, #3584	; 0xe00
   5d250:	adds	r8, r8, r0
   5d254:	eor	r4, r4, r6
   5d258:	eor	r5, r5, r7
   5d25c:	lsr	sl, sl, #6
   5d260:	ldrd	r6, [fp, #40]	; 0x28
   5d264:	adc	r9, r9, r1
   5d268:	str	sl, [sp, #676]	; 0x2a4
   5d26c:	ldrd	sl, [fp, #48]	; 0x30
   5d270:	ldrd	r0, [sp, #128]	; 0x80
   5d274:	eor	r7, r7, fp
   5d278:	add	fp, sp, #3584	; 0xe00
   5d27c:	adds	r4, r4, r0
   5d280:	str	r2, [sp, #3668]	; 0xe54
   5d284:	adc	r5, r5, r1
   5d288:	eor	r6, r6, sl
   5d28c:	ldrd	r0, [fp, #72]	; 0x48
   5d290:	ldrd	sl, [fp, #80]	; 0x50
   5d294:	eor	r0, r0, sl
   5d298:	eor	r1, r1, fp
   5d29c:	ldrd	sl, [sp, #184]	; 0xb8
   5d2a0:	adds	r8, r8, sl
   5d2a4:	adc	r9, r9, fp
   5d2a8:	add	fp, sp, #512	; 0x200
   5d2ac:	ldrd	sl, [fp, #160]	; 0xa0
   5d2b0:	eor	r6, r6, sl
   5d2b4:	eor	r7, r7, fp
   5d2b8:	ldrd	sl, [sp, #24]
   5d2bc:	adds	r4, r4, sl
   5d2c0:	adc	r5, r5, fp
   5d2c4:	add	fp, sp, #512	; 0x200
   5d2c8:	ldrd	sl, [fp, #176]	; 0xb0
   5d2cc:	eor	r0, r0, sl
   5d2d0:	adds	sl, r8, r6
   5d2d4:	eor	r1, r1, fp
   5d2d8:	adc	fp, r9, r7
   5d2dc:	adds	r6, r4, r0
   5d2e0:	strd	sl, [sp, #120]	; 0x78
   5d2e4:	adc	r7, r5, r1
   5d2e8:	strd	r6, [sp, #128]	; 0x80
   5d2ec:	ldr	r7, [sp, #144]	; 0x90
   5d2f0:	ldr	r8, [sp, #152]	; 0x98
   5d2f4:	ldr	r9, [sp, #148]	; 0x94
   5d2f8:	lsr	r0, r7, #8
   5d2fc:	lsr	r1, r7, #1
   5d300:	ldr	r7, [sp, #120]	; 0x78
   5d304:	lsr	r2, r8, #8
   5d308:	lsr	ip, r8, #1
   5d30c:	ldr	r8, [sp, #144]	; 0x90
   5d310:	ldr	r4, [sp, #156]	; 0x9c
   5d314:	orr	r0, r0, r9, lsl #24
   5d318:	orr	r1, r1, r9, lsl #31
   5d31c:	str	r0, [sp, #3672]	; 0xe58
   5d320:	str	r1, [sp, #3680]	; 0xe60
   5d324:	lsr	r0, r9, #8
   5d328:	lsr	r1, r9, #1
   5d32c:	mov	r9, r7
   5d330:	ldr	fp, [sp, #128]	; 0x80
   5d334:	orr	r0, r0, r8, lsl #24
   5d338:	ldr	r5, [sp, #152]	; 0x98
   5d33c:	orr	r1, r1, r8, lsl #31
   5d340:	lsr	r8, r9, #6
   5d344:	ldr	r9, [sp, #124]	; 0x7c
   5d348:	orr	r2, r2, r4, lsl #24
   5d34c:	orr	ip, ip, r4, lsl #31
   5d350:	str	r2, [sp, #3704]	; 0xe78
   5d354:	lsr	r2, r4, #8
   5d358:	str	ip, [sp, #3712]	; 0xe80
   5d35c:	lsl	ip, r7, #3
   5d360:	str	r0, [sp, #3676]	; 0xe5c
   5d364:	lsr	r0, r7, #19
   5d368:	str	r1, [sp, #3684]	; 0xe64
   5d36c:	orr	r2, r2, r5, lsl #24
   5d370:	mov	r6, fp
   5d374:	str	r2, [sp, #3708]	; 0xe7c
   5d378:	orr	ip, ip, r9, lsr #29
   5d37c:	orr	r0, r0, r9, lsl #13
   5d380:	lsl	r1, fp, #3
   5d384:	lsr	r2, fp, #19
   5d388:	str	ip, [sp, #3688]	; 0xe68
   5d38c:	mov	fp, r9
   5d390:	lsl	ip, r9, #3
   5d394:	str	r0, [sp, #3696]	; 0xe70
   5d398:	lsr	r0, r9, #19
   5d39c:	add	r9, sp, #3584	; 0xe00
   5d3a0:	str	r8, [sp, #704]	; 0x2c0
   5d3a4:	lsr	r4, r4, #1
   5d3a8:	ldr	sl, [sp, #704]	; 0x2c0
   5d3ac:	orr	r4, r4, r5, lsl #31
   5d3b0:	str	r4, [sp, #3716]	; 0xe84
   5d3b4:	lsr	r4, r6, #6
   5d3b8:	ldrd	r6, [r9, #88]	; 0x58
   5d3bc:	ldrd	r8, [r9, #96]	; 0x60
   5d3c0:	ldr	r5, [sp, #132]	; 0x84
   5d3c4:	eor	r7, r7, r9
   5d3c8:	orr	r9, sl, fp, lsl #26
   5d3cc:	str	r9, [sp, #704]	; 0x2c0
   5d3d0:	add	r9, sp, #3584	; 0xe00
   5d3d4:	str	r4, [sp, #720]	; 0x2d0
   5d3d8:	orr	r1, r1, r5, lsr #29
   5d3dc:	orr	r2, r2, r5, lsl #13
   5d3e0:	str	r1, [sp, #3720]	; 0xe88
   5d3e4:	str	r2, [sp, #3728]	; 0xe90
   5d3e8:	lsl	r1, r5, #3
   5d3ec:	lsr	r2, r5, #19
   5d3f0:	eor	r6, r6, r8
   5d3f4:	ldrd	r4, [r9, #120]	; 0x78
   5d3f8:	ldrd	r8, [r9, #128]	; 0x80
   5d3fc:	ldr	fp, [sp, #120]	; 0x78
   5d400:	eor	r5, r5, r9
   5d404:	ldr	r9, [sp, #132]	; 0x84
   5d408:	ldr	sl, [sp, #720]	; 0x2d0
   5d40c:	eor	r4, r4, r8
   5d410:	orr	ip, ip, fp, lsr #29
   5d414:	orr	r0, r0, fp, lsl #13
   5d418:	orr	r9, sl, r9, lsl #26
   5d41c:	str	ip, [sp, #3692]	; 0xe6c
   5d420:	str	r0, [sp, #3700]	; 0xe74
   5d424:	str	r9, [sp, #720]	; 0x2d0
   5d428:	add	r9, sp, #512	; 0x200
   5d42c:	ldr	fp, [sp, #128]	; 0x80
   5d430:	ldr	sl, [sp, #124]	; 0x7c
   5d434:	ldrd	r8, [r9, #200]	; 0xc8
   5d438:	orr	r1, r1, fp, lsr #29
   5d43c:	str	r1, [sp, #3724]	; 0xe8c
   5d440:	add	r1, sp, #512	; 0x200
   5d444:	orr	r2, r2, fp, lsl #13
   5d448:	ldr	fp, [sp, #132]	; 0x84
   5d44c:	eor	r4, r4, r8
   5d450:	ldrd	r0, [r1, #184]	; 0xb8
   5d454:	eor	r5, r5, r9
   5d458:	lsr	sl, sl, #6
   5d45c:	str	sl, [sp, #708]	; 0x2c4
   5d460:	eor	r6, r6, r0
   5d464:	eor	r7, r7, r1
   5d468:	lsr	fp, fp, #6
   5d46c:	ldrd	r0, [sp, #136]	; 0x88
   5d470:	str	fp, [sp, #724]	; 0x2d4
   5d474:	add	fp, sp, #3584	; 0xe00
   5d478:	adds	r6, r6, r0
   5d47c:	str	r2, [sp, #3732]	; 0xe94
   5d480:	ldrd	r8, [fp, #104]	; 0x68
   5d484:	adc	r7, r7, r1
   5d488:	ldrd	sl, [fp, #112]	; 0x70
   5d48c:	ldrd	r0, [sp, #144]	; 0x90
   5d490:	eor	r9, r9, fp
   5d494:	add	fp, sp, #3584	; 0xe00
   5d498:	adds	r4, r4, r0
   5d49c:	eor	r8, r8, sl
   5d4a0:	adc	r5, r5, r1
   5d4a4:	ldrd	r0, [fp, #136]	; 0x88
   5d4a8:	ldrd	sl, [fp, #144]	; 0x90
   5d4ac:	eor	r0, r0, sl
   5d4b0:	eor	r1, r1, fp
   5d4b4:	ldrd	sl, [sp, #16]
   5d4b8:	adds	r6, r6, sl
   5d4bc:	adc	r7, r7, fp
   5d4c0:	add	fp, sp, #512	; 0x200
   5d4c4:	ldrd	sl, [fp, #192]	; 0xc0
   5d4c8:	eor	r8, r8, sl
   5d4cc:	eor	r9, r9, fp
   5d4d0:	ldrd	sl, [sp, #32]
   5d4d4:	adds	r4, r4, sl
   5d4d8:	adc	r5, r5, fp
   5d4dc:	add	fp, sp, #512	; 0x200
   5d4e0:	ldrd	sl, [fp, #208]	; 0xd0
   5d4e4:	eor	r0, r0, sl
   5d4e8:	adds	sl, r6, r8
   5d4ec:	eor	r1, r1, fp
   5d4f0:	adc	fp, r7, r9
   5d4f4:	adds	r6, r4, r0
   5d4f8:	ldr	r8, [sp, #168]	; 0xa8
   5d4fc:	adc	r7, r5, r1
   5d500:	strd	r6, [sp, #144]	; 0x90
   5d504:	ldr	r7, [sp, #160]	; 0xa0
   5d508:	strd	sl, [sp, #136]	; 0x88
   5d50c:	lsr	r2, r8, #8
   5d510:	ldr	r9, [sp, #164]	; 0xa4
   5d514:	lsr	ip, r8, #1
   5d518:	ldr	r4, [sp, #172]	; 0xac
   5d51c:	lsr	r0, r7, #8
   5d520:	lsr	r1, r7, #1
   5d524:	ldr	r7, [sp, #136]	; 0x88
   5d528:	ldr	r8, [sp, #160]	; 0xa0
   5d52c:	orr	r0, r0, r9, lsl #24
   5d530:	ldr	r5, [sp, #168]	; 0xa8
   5d534:	orr	r1, r1, r9, lsl #31
   5d538:	orr	r2, r2, r4, lsl #24
   5d53c:	str	r0, [sp, #3736]	; 0xe98
   5d540:	str	r1, [sp, #3744]	; 0xea0
   5d544:	lsr	r0, r9, #8
   5d548:	lsr	r1, r9, #1
   5d54c:	str	r2, [sp, #3768]	; 0xeb8
   5d550:	mov	r9, r7
   5d554:	lsr	r2, r4, #8
   5d558:	ldr	fp, [sp, #144]	; 0x90
   5d55c:	orr	ip, ip, r4, lsl #31
   5d560:	orr	r0, r0, r8, lsl #24
   5d564:	orr	r1, r1, r8, lsl #31
   5d568:	orr	r2, r2, r5, lsl #24
   5d56c:	lsr	r8, r9, #6
   5d570:	str	ip, [sp, #3776]	; 0xec0
   5d574:	lsr	r4, r4, #1
   5d578:	str	r0, [sp, #3740]	; 0xe9c
   5d57c:	lsr	r0, r7, #19
   5d580:	str	r1, [sp, #3748]	; 0xea4
   5d584:	lsl	ip, r7, #3
   5d588:	str	r2, [sp, #3772]	; 0xebc
   5d58c:	mov	r6, fp
   5d590:	ldr	r9, [sp, #140]	; 0x8c
   5d594:	orr	r4, r4, r5, lsl #31
   5d598:	lsl	r1, fp, #3
   5d59c:	str	r4, [sp, #3780]	; 0xec4
   5d5a0:	lsr	r2, fp, #19
   5d5a4:	str	r8, [sp, #736]	; 0x2e0
   5d5a8:	orr	r0, r0, r9, lsl #13
   5d5ac:	str	r0, [sp, #3760]	; 0xeb0
   5d5b0:	ldr	r0, [sp, #148]	; 0x94
   5d5b4:	orr	ip, ip, r9, lsr #29
   5d5b8:	mov	fp, r9
   5d5bc:	lsl	r5, r9, #3
   5d5c0:	lsr	r4, r9, #19
   5d5c4:	add	r9, sp, #3584	; 0xe00
   5d5c8:	ldr	sl, [sp, #736]	; 0x2e0
   5d5cc:	orr	r2, r2, r0, lsl #13
   5d5d0:	str	ip, [sp, #3752]	; 0xea8
   5d5d4:	orr	r1, r1, r0, lsr #29
   5d5d8:	lsr	ip, r6, #6
   5d5dc:	str	r1, [sp, #3784]	; 0xec8
   5d5e0:	str	ip, [sp, #752]	; 0x2f0
   5d5e4:	lsl	ip, r0, #3
   5d5e8:	str	r2, [sp, #3792]	; 0xed0
   5d5ec:	lsr	r2, r0, #19
   5d5f0:	ldrd	r0, [r9, #152]	; 0x98
   5d5f4:	add	r7, sp, #3584	; 0xe00
   5d5f8:	ldrd	r8, [r9, #160]	; 0xa0
   5d5fc:	eor	r1, r1, r9
   5d600:	orr	r9, sl, fp, lsl #26
   5d604:	ldr	fp, [sp, #136]	; 0x88
   5d608:	eor	r0, r0, r8
   5d60c:	ldr	r8, [sp, #752]	; 0x2f0
   5d610:	str	r9, [sp, #736]	; 0x2e0
   5d614:	orr	r5, r5, fp, lsr #29
   5d618:	orr	r4, r4, fp, lsl #13
   5d61c:	str	r5, [sp, #3756]	; 0xeac
   5d620:	str	r4, [sp, #3764]	; 0xeb4
   5d624:	ldrd	r4, [r7, #184]	; 0xb8
   5d628:	ldrd	r6, [r7, #192]	; 0xc0
   5d62c:	ldr	r9, [sp, #144]	; 0x90
   5d630:	eor	r5, r5, r7
   5d634:	ldr	r7, [sp, #148]	; 0x94
   5d638:	ldr	fp, [sp, #148]	; 0x94
   5d63c:	eor	r4, r4, r6
   5d640:	orr	ip, ip, r9, lsr #29
   5d644:	orr	r2, r2, r9, lsl #13
   5d648:	orr	r7, r8, r7, lsl #26
   5d64c:	str	r7, [sp, #752]	; 0x2f0
   5d650:	add	r7, sp, #512	; 0x200
   5d654:	add	r9, sp, #512	; 0x200
   5d658:	ldr	sl, [sp, #140]	; 0x8c
   5d65c:	lsr	fp, fp, #6
   5d660:	ldrd	r6, [r7, #216]	; 0xd8
   5d664:	ldrd	r8, [r9, #232]	; 0xe8
   5d668:	str	fp, [sp, #756]	; 0x2f4
   5d66c:	eor	r0, r0, r6
   5d670:	eor	r1, r1, r7
   5d674:	add	fp, sp, #3584	; 0xe00
   5d678:	ldrd	r6, [sp, #152]	; 0x98
   5d67c:	eor	r4, r4, r8
   5d680:	eor	r5, r5, r9
   5d684:	lsr	sl, sl, #6
   5d688:	adds	r0, r0, r6
   5d68c:	ldrd	r8, [fp, #168]	; 0xa8
   5d690:	str	sl, [sp, #740]	; 0x2e4
   5d694:	adc	r1, r1, r7
   5d698:	ldrd	sl, [fp, #176]	; 0xb0
   5d69c:	ldrd	r6, [sp, #160]	; 0xa0
   5d6a0:	eor	r9, r9, fp
   5d6a4:	add	fp, sp, #3584	; 0xe00
   5d6a8:	adds	r4, r4, r6
   5d6ac:	str	ip, [sp, #3788]	; 0xecc
   5d6b0:	str	r2, [sp, #3796]	; 0xed4
   5d6b4:	adc	r5, r5, r7
   5d6b8:	eor	r8, r8, sl
   5d6bc:	ldrd	r6, [fp, #200]	; 0xc8
   5d6c0:	ldrd	sl, [fp, #208]	; 0xd0
   5d6c4:	eor	r6, r6, sl
   5d6c8:	eor	r7, r7, fp
   5d6cc:	ldrd	sl, [sp, #56]	; 0x38
   5d6d0:	adds	r0, r0, sl
   5d6d4:	adc	r1, r1, fp
   5d6d8:	add	fp, sp, #512	; 0x200
   5d6dc:	ldrd	sl, [fp, #224]	; 0xe0
   5d6e0:	eor	r8, r8, sl
   5d6e4:	eor	r9, r9, fp
   5d6e8:	ldrd	sl, [sp, #80]	; 0x50
   5d6ec:	adds	r4, r4, sl
   5d6f0:	adc	r5, r5, fp
   5d6f4:	add	fp, sp, #512	; 0x200
   5d6f8:	ldrd	sl, [fp, #240]	; 0xf0
   5d6fc:	eor	r6, r6, sl
   5d700:	adds	sl, r0, r8
   5d704:	eor	r7, r7, fp
   5d708:	adc	fp, r1, r9
   5d70c:	adds	r0, r4, r6
   5d710:	strd	sl, [sp, #152]	; 0x98
   5d714:	adc	r1, r5, r7
   5d718:	strd	r0, [sp, #160]	; 0xa0
   5d71c:	ldr	r1, [sp, #88]	; 0x58
   5d720:	lsl	r5, sl, #3
   5d724:	ldr	r4, [sp, #92]	; 0x5c
   5d728:	ldr	sl, [sp, #88]	; 0x58
   5d72c:	lsr	r0, r1, #1
   5d730:	ldr	r2, [sp, #112]	; 0x70
   5d734:	orr	r0, r0, r4, lsl #31
   5d738:	str	r0, [sp, #3808]	; 0xee0
   5d73c:	lsr	r0, r4, #1
   5d740:	ldr	r7, [sp, #116]	; 0x74
   5d744:	orr	r0, r0, sl, lsl #31
   5d748:	str	r0, [sp, #3812]	; 0xee4
   5d74c:	ldr	r0, [sp, #160]	; 0xa0
   5d750:	lsr	ip, r1, #8
   5d754:	ldr	r8, [sp, #164]	; 0xa4
   5d758:	orr	ip, ip, r4, lsl #24
   5d75c:	lsr	r1, r2, #8
   5d760:	str	ip, [sp, #3800]	; 0xed8
   5d764:	lsr	r2, r2, #1
   5d768:	lsr	ip, r4, #8
   5d76c:	ldr	fp, [sp, #152]	; 0x98
   5d770:	orr	r1, r1, r7, lsl #24
   5d774:	ldr	r6, [sp, #112]	; 0x70
   5d778:	orr	r2, r2, r7, lsl #31
   5d77c:	ldr	r9, [sp, #184]	; 0xb8
   5d780:	orr	ip, ip, sl, lsl #24
   5d784:	str	r1, [sp, #3832]	; 0xef8
   5d788:	lsr	r1, r7, #8
   5d78c:	str	r2, [sp, #3840]	; 0xf00
   5d790:	lsr	r2, r7, #1
   5d794:	str	ip, [sp, #3804]	; 0xedc
   5d798:	mov	r7, r0
   5d79c:	lsl	ip, r0, #3
   5d7a0:	lsr	r0, r0, #19
   5d7a4:	orr	r0, r0, r8, lsl #13
   5d7a8:	str	r0, [sp, #3856]	; 0xf10
   5d7ac:	ldr	r0, [sp, #188]	; 0xbc
   5d7b0:	orr	r1, r1, r6, lsl #24
   5d7b4:	lsr	sl, fp, #6
   5d7b8:	lsr	r4, fp, #19
   5d7bc:	str	r1, [sp, #3836]	; 0xefc
   5d7c0:	lsr	r1, r9, #8
   5d7c4:	ldr	fp, [sp, #156]	; 0x9c
   5d7c8:	orr	r2, r2, r6, lsl #31
   5d7cc:	str	sl, [sp, #768]	; 0x300
   5d7d0:	orr	ip, ip, r8, lsr #29
   5d7d4:	ldr	r6, [sp, #188]	; 0xbc
   5d7d8:	orr	r1, r1, r0, lsl #24
   5d7dc:	ldr	sl, [sp, #152]	; 0x98
   5d7e0:	lsr	r0, r8, #19
   5d7e4:	str	ip, [sp, #3848]	; 0xf08
   5d7e8:	lsl	ip, r8, #3
   5d7ec:	ldr	r8, [sp, #156]	; 0x9c
   5d7f0:	orr	r5, r5, fp, lsr #29
   5d7f4:	str	r2, [sp, #3844]	; 0xf04
   5d7f8:	lsr	r2, r9, #1
   5d7fc:	ldr	r9, [sp, #768]	; 0x300
   5d800:	orr	r4, r4, fp, lsl #13
   5d804:	str	r5, [sp, #3816]	; 0xee8
   5d808:	lsl	r5, fp, #3
   5d80c:	orr	r2, r2, r6, lsl #31
   5d810:	orr	r5, r5, sl, lsr #29
   5d814:	str	r4, [sp, #3824]	; 0xef0
   5d818:	lsr	r7, r7, #6
   5d81c:	str	r1, [sp, #3864]	; 0xf18
   5d820:	orr	r8, r9, r8, lsl #26
   5d824:	str	r7, [sp, #784]	; 0x310
   5d828:	lsr	r4, fp, #19
   5d82c:	str	r2, [sp, #3872]	; 0xf20
   5d830:	orr	r4, r4, sl, lsl #13
   5d834:	str	r8, [sp, #768]	; 0x300
   5d838:	lsr	r1, r6, #8
   5d83c:	str	r5, [sp, #3820]	; 0xeec
   5d840:	add	r5, sp, #3584	; 0xe00
   5d844:	str	r4, [sp, #3828]	; 0xef4
   5d848:	lsr	r2, r6, #1
   5d84c:	ldrd	r8, [r5, #216]	; 0xd8
   5d850:	add	fp, sp, #512	; 0x200
   5d854:	ldrd	r4, [r5, #224]	; 0xe0
   5d858:	ldr	r7, [sp, #160]	; 0xa0
   5d85c:	eor	r9, r9, r5
   5d860:	ldr	r5, [sp, #164]	; 0xa4
   5d864:	ldr	r6, [sp, #784]	; 0x310
   5d868:	eor	r8, r8, r4
   5d86c:	orr	ip, ip, r7, lsr #29
   5d870:	orr	r0, r0, r7, lsl #13
   5d874:	orr	r5, r6, r5, lsl #26
   5d878:	add	r7, sp, #3584	; 0xe00
   5d87c:	add	r6, sp, #3840	; 0xf00
   5d880:	str	r5, [sp, #784]	; 0x310
   5d884:	ldrd	r4, [r7, #248]	; 0xf8
   5d888:	ldrd	r6, [r6]
   5d88c:	ldrd	sl, [fp, #248]	; 0xf8
   5d890:	eor	r5, r5, r7
   5d894:	add	r7, sp, #1024	; 0x400
   5d898:	str	ip, [sp, #3852]	; 0xf0c
   5d89c:	eor	r4, r4, r6
   5d8a0:	ldr	ip, [sp, #64]	; 0x40
   5d8a4:	eor	r8, r8, sl
   5d8a8:	ldrd	r6, [r7, #-248]	; 0xffffff08
   5d8ac:	eor	r9, r9, fp
   5d8b0:	ldr	sl, [sp, #184]	; 0xb8
   5d8b4:	add	fp, sp, #3584	; 0xe00
   5d8b8:	str	r0, [sp, #3860]	; 0xf14
   5d8bc:	eor	r5, r5, r7
   5d8c0:	ldr	r0, [sp, #68]	; 0x44
   5d8c4:	eor	r4, r4, r6
   5d8c8:	ldr	r7, [sp, #156]	; 0x9c
   5d8cc:	orr	r1, r1, sl, lsl #24
   5d8d0:	str	r1, [sp, #3868]	; 0xf1c
   5d8d4:	lsr	r1, ip, #14
   5d8d8:	orr	r2, r2, sl, lsl #31
   5d8dc:	orr	r3, r3, r0, lsl #14
   5d8e0:	str	r2, [sp, #3876]	; 0xf24
   5d8e4:	orr	r1, r1, r0, lsl #18
   5d8e8:	str	r3, [sp, #3928]	; 0xf58
   5d8ec:	lsr	r2, r0, #18
   5d8f0:	str	r1, [sp, #3936]	; 0xf60
   5d8f4:	lsr	r3, r0, #14
   5d8f8:	ldrd	r0, [sp, #168]	; 0xa8
   5d8fc:	lsr	r7, r7, #6
   5d900:	ldr	sl, [sp, #164]	; 0xa4
   5d904:	lsl	ip, ip, #23
   5d908:	str	r7, [sp, #772]	; 0x304
   5d90c:	adds	r8, r8, r0
   5d910:	ldrd	r6, [sp, #88]	; 0x58
   5d914:	adc	r9, r9, r1
   5d918:	lsr	sl, sl, #6
   5d91c:	str	sl, [sp, #788]	; 0x314
   5d920:	adds	r4, r4, r6
   5d924:	adc	r5, r5, r7
   5d928:	ldrd	r6, [fp, #232]	; 0xe8
   5d92c:	ldrd	sl, [fp, #240]	; 0xf0
   5d930:	eor	r7, r7, fp
   5d934:	add	fp, sp, #4096	; 0x1000
   5d938:	eor	r6, r6, sl
   5d93c:	ldrd	r0, [fp, #-248]	; 0xffffff08
   5d940:	ldrd	sl, [fp, #-240]	; 0xffffff10
   5d944:	eor	r1, r1, fp
   5d948:	ldr	fp, [sp, #64]	; 0x40
   5d94c:	eor	r0, r0, sl
   5d950:	orr	r2, r2, fp, lsl #14
   5d954:	orr	r3, r3, fp, lsl #18
   5d958:	add	fp, sp, #4096	; 0x1000
   5d95c:	str	r2, [sp, #3932]	; 0xf5c
   5d960:	str	r3, [sp, #3940]	; 0xf64
   5d964:	ldrd	r2, [fp, #-232]	; 0xffffff18
   5d968:	ldrd	sl, [fp, #-224]	; 0xffffff20
   5d96c:	eor	r3, r3, fp
   5d970:	ldr	fp, [sp, #68]	; 0x44
   5d974:	eor	r2, r2, sl
   5d978:	orr	ip, ip, fp, lsr #9
   5d97c:	str	ip, [sp, #3944]	; 0xf68
   5d980:	lsl	ip, fp, #23
   5d984:	ldrd	sl, [sp, #96]	; 0x60
   5d988:	adds	r8, r8, sl
   5d98c:	adc	r9, r9, fp
   5d990:	add	fp, sp, #768	; 0x300
   5d994:	ldrd	sl, [fp]
   5d998:	eor	r6, r6, sl
   5d99c:	eor	r7, r7, fp
   5d9a0:	ldrd	sl, [sp, #120]	; 0x78
   5d9a4:	adds	r4, r4, sl
   5d9a8:	adc	r5, r5, fp
   5d9ac:	add	fp, sp, #1024	; 0x400
   5d9b0:	ldrd	sl, [fp, #-240]	; 0xffffff10
   5d9b4:	eor	r1, r1, fp
   5d9b8:	add	fp, sp, #1024	; 0x400
   5d9bc:	eor	r0, r0, sl
   5d9c0:	ldrd	sl, [fp, #-232]	; 0xffffff18
   5d9c4:	eor	r2, r2, sl
   5d9c8:	ldr	sl, [sp, #64]	; 0x40
   5d9cc:	eor	r3, r3, fp
   5d9d0:	orr	ip, ip, sl, lsr #9
   5d9d4:	adds	sl, r8, r6
   5d9d8:	adc	fp, r9, r7
   5d9dc:	adds	r6, r4, r0
   5d9e0:	add	r9, sp, #4096	; 0x1000
   5d9e4:	adc	r7, r5, r1
   5d9e8:	strd	r6, [sp, #168]	; 0xa8
   5d9ec:	add	r6, sp, #4096	; 0x1000
   5d9f0:	ldrd	r0, [sp, #112]	; 0x70
   5d9f4:	strd	sl, [sp, #88]	; 0x58
   5d9f8:	ldrd	sl, [r9, #-168]	; 0xffffff58
   5d9fc:	adds	r2, r2, r0
   5da00:	ldrd	r8, [r9, #-160]	; 0xffffff60
   5da04:	adc	r3, r3, r1
   5da08:	str	ip, [sp, #3948]	; 0xf6c
   5da0c:	ldrd	r4, [r6, #-152]	; 0xffffff68
   5da10:	add	r6, sp, #256	; 0x100
   5da14:	eor	sl, sl, r8
   5da18:	eor	fp, fp, r9
   5da1c:	eor	r4, r4, sl
   5da20:	eor	r5, r5, fp
   5da24:	ldrd	r0, [sp, #64]	; 0x40
   5da28:	strd	r4, [r6]
   5da2c:	ldrd	r4, [sp, #40]	; 0x28
   5da30:	ldrd	sl, [sp, #176]	; 0xb0
   5da34:	ldrd	r8, [sp, #64]	; 0x40
   5da38:	and	r1, r1, r5
   5da3c:	ldr	r5, [sp, #72]	; 0x48
   5da40:	and	r0, r0, r4
   5da44:	ldr	r6, [sp, #76]	; 0x4c
   5da48:	bic	r9, fp, r9
   5da4c:	eor	r9, r9, r1
   5da50:	bic	r8, sl, r8
   5da54:	lsr	r1, r5, #28
   5da58:	eor	r8, r8, r0
   5da5c:	orr	r1, r1, r6, lsl #4
   5da60:	lsl	r0, r5, #30
   5da64:	str	r1, [sp, #3960]	; 0xf78
   5da68:	lsl	r1, r5, #25
   5da6c:	ldrd	sl, [sp]
   5da70:	orr	r0, r0, r6, lsr #2
   5da74:	orr	r1, r1, r6, lsr #7
   5da78:	str	r0, [sp, #3952]	; 0xf70
   5da7c:	str	r1, [sp, #3968]	; 0xf80
   5da80:	lsl	ip, r6, #30
   5da84:	lsr	r0, r6, #28
   5da88:	lsl	r1, r6, #25
   5da8c:	ldrd	r6, [sp, #48]	; 0x30
   5da90:	orr	ip, ip, r5, lsr #2
   5da94:	orr	r0, r0, r5, lsl #4
   5da98:	orr	r1, r1, r5, lsr #7
   5da9c:	str	r0, [sp, #3964]	; 0xf7c
   5daa0:	add	r5, sp, #4096	; 0x1000
   5daa4:	str	r1, [sp, #3972]	; 0xf84
   5daa8:	eor	r6, r6, sl
   5daac:	ldrd	r0, [sp, #72]	; 0x48
   5dab0:	eor	r7, r7, fp
   5dab4:	add	fp, sp, #4096	; 0x1000
   5dab8:	str	ip, [sp, #3956]	; 0xf74
   5dabc:	and	r6, r6, r0
   5dac0:	and	r7, r7, r1
   5dac4:	ldrd	r0, [r5, #-144]	; 0xffffff70
   5dac8:	ldrd	r4, [r5, #-136]	; 0xffffff78
   5dacc:	ldrd	sl, [fp, #-128]	; 0xffffff80
   5dad0:	eor	r0, r0, r4
   5dad4:	eor	r1, r1, r5
   5dad8:	eor	r0, r0, sl
   5dadc:	eor	r1, r1, fp
   5dae0:	ldrd	r4, [sp, #48]	; 0x30
   5dae4:	ldrd	sl, [sp]
   5dae8:	and	r4, r4, sl
   5daec:	and	r5, r5, fp
   5daf0:	ldr	fp, [sp, #24]
   5daf4:	eor	r6, r6, r4
   5daf8:	adds	r6, r6, r0
   5dafc:	eor	r7, r7, r5
   5db00:	adc	r7, r7, r1
   5db04:	lsr	fp, fp, #7
   5db08:	str	fp, [sp, #808]	; 0x328
   5db0c:	ldrd	r4, [sp, #48]	; 0x30
   5db10:	ldrd	r0, [sp, #72]	; 0x48
   5db14:	ldrd	sl, [sp, #72]	; 0x48
   5db18:	eor	r0, r0, r4
   5db1c:	eor	r1, r1, r5
   5db20:	strd	r0, [sp, #192]	; 0xc0
   5db24:	and	sl, sl, r4
   5db28:	ldr	r0, [sp, #88]	; 0x58
   5db2c:	and	fp, fp, r5
   5db30:	ldr	r4, [sp, #28]
   5db34:	strd	sl, [sp, #200]	; 0xc8
   5db38:	ldr	r5, [sp, #92]	; 0x5c
   5db3c:	lsr	r0, r0, #6
   5db40:	ldr	fp, [sp, #28]
   5db44:	lsr	r4, r4, #7
   5db48:	ldr	ip, [sp, #808]	; 0x328
   5db4c:	ldr	r1, [sp, #168]	; 0xa8
   5db50:	orr	r5, r0, r5, lsl #26
   5db54:	orr	fp, ip, fp, lsl #25
   5db58:	str	r4, [sp, #812]	; 0x32c
   5db5c:	str	fp, [sp, #808]	; 0x328
   5db60:	str	r5, [sp, #800]	; 0x320
   5db64:	lsr	r1, r1, #6
   5db68:	ldrd	r4, [sp, #128]	; 0x80
   5db6c:	ldr	fp, [sp, #172]	; 0xac
   5db70:	adds	r2, r2, r4
   5db74:	ldr	r0, [sp, #92]	; 0x5c
   5db78:	adc	r3, r3, r5
   5db7c:	ldr	r5, [sp, #24]
   5db80:	orr	fp, r1, fp, lsl #26
   5db84:	ldr	r1, [sp, #172]	; 0xac
   5db88:	str	fp, [sp, #816]	; 0x330
   5db8c:	lsr	r0, r0, #6
   5db90:	ldr	fp, [sp, #28]
   5db94:	lsr	r1, r1, #6
   5db98:	ldr	sl, [sp, #16]
   5db9c:	str	r1, [sp, #820]	; 0x334
   5dba0:	lsr	r1, r5, #8
   5dba4:	ldr	ip, [sp, #88]	; 0x58
   5dba8:	orr	r1, r1, fp, lsl #24
   5dbac:	str	r1, [sp, #3896]	; 0xf38
   5dbb0:	lsr	r1, r5, #1
   5dbb4:	orr	r1, r1, fp, lsl #31
   5dbb8:	str	r0, [sp, #804]	; 0x324
   5dbbc:	str	r1, [sp, #3904]	; 0xf40
   5dbc0:	lsr	r1, fp, #8
   5dbc4:	ldr	r0, [sp, #92]	; 0x5c
   5dbc8:	orr	r1, r1, r5, lsl #24
   5dbcc:	lsr	sl, sl, #7
   5dbd0:	str	r1, [sp, #3900]	; 0xf3c
   5dbd4:	str	sl, [sp, #824]	; 0x338
   5dbd8:	lsr	r1, fp, #1
   5dbdc:	ldr	sl, [sp, #168]	; 0xa8
   5dbe0:	orr	r1, r1, r5, lsl #31
   5dbe4:	ldr	fp, [sp, #172]	; 0xac
   5dbe8:	mov	r5, r0
   5dbec:	str	r1, [sp, #3908]	; 0xf44
   5dbf0:	lsl	r1, ip, #3
   5dbf4:	orr	r1, r1, r0, lsr #29
   5dbf8:	str	r1, [sp, #3880]	; 0xf28
   5dbfc:	lsr	r1, ip, #19
   5dc00:	mov	r4, r5
   5dc04:	orr	r1, r1, r0, lsl #13
   5dc08:	str	r1, [sp, #3888]	; 0xf30
   5dc0c:	lsl	r1, sl, #3
   5dc10:	orr	r1, r1, fp, lsr #29
   5dc14:	str	r1, [sp, #3912]	; 0xf48
   5dc18:	lsr	r1, sl, #19
   5dc1c:	ldr	ip, [sp, #20]
   5dc20:	orr	r1, r1, fp, lsl #13
   5dc24:	str	r1, [sp, #3920]	; 0xf50
   5dc28:	lsl	r1, r5, #3
   5dc2c:	ldr	r5, [sp, #88]	; 0x58
   5dc30:	add	fp, sp, #1024	; 0x400
   5dc34:	orr	r1, r1, r5, lsr #29
   5dc38:	str	r1, [sp, #3884]	; 0xf2c
   5dc3c:	lsr	r1, r4, #19
   5dc40:	ldrd	sl, [fp, #-216]	; 0xffffff28
   5dc44:	orr	r1, r1, r5, lsl #13
   5dc48:	add	r5, sp, #4096	; 0x1000
   5dc4c:	str	r1, [sp, #3892]	; 0xf34
   5dc50:	ldrd	r0, [r5, #-200]	; 0xffffff38
   5dc54:	ldrd	r4, [r5, #-192]	; 0xffffff40
   5dc58:	eor	r0, r0, r4
   5dc5c:	eor	r1, r1, r5
   5dc60:	ldr	r4, [sp, #824]	; 0x338
   5dc64:	eor	r0, r0, sl
   5dc68:	eor	r1, r1, fp
   5dc6c:	ldrd	sl, [sp, #184]	; 0xb8
   5dc70:	orr	ip, r4, ip, lsl #25
   5dc74:	ldrd	r4, [sp, #136]	; 0x88
   5dc78:	adds	r0, r0, sl
   5dc7c:	ldr	sl, [sp, #168]	; 0xa8
   5dc80:	adc	r1, r1, fp
   5dc84:	adds	r0, r0, r4
   5dc88:	adc	r1, r1, r5
   5dc8c:	ldr	fp, [sp, #20]
   5dc90:	ldr	r5, [sp, #172]	; 0xac
   5dc94:	str	ip, [sp, #824]	; 0x338
   5dc98:	lsr	fp, fp, #7
   5dc9c:	str	fp, [sp, #828]	; 0x33c
   5dca0:	lsl	ip, r5, #3
   5dca4:	add	fp, sp, #4096	; 0x1000
   5dca8:	orr	ip, ip, sl, lsr #29
   5dcac:	str	ip, [sp, #3916]	; 0xf4c
   5dcb0:	lsr	ip, r5, #19
   5dcb4:	ldrd	r4, [fp, #-216]	; 0xffffff28
   5dcb8:	orr	ip, ip, sl, lsl #13
   5dcbc:	ldrd	sl, [fp, #-208]	; 0xffffff30
   5dcc0:	str	ip, [sp, #3924]	; 0xf54
   5dcc4:	eor	r5, r5, fp
   5dcc8:	add	fp, sp, #1024	; 0x400
   5dccc:	eor	r4, r4, sl
   5dcd0:	ldr	ip, [sp, #32]
   5dcd4:	ldrd	sl, [fp, #-224]	; 0xffffff20
   5dcd8:	eor	r4, r4, sl
   5dcdc:	eor	r5, r5, fp
   5dce0:	adds	sl, r2, r4
   5dce4:	lsr	ip, ip, #7
   5dce8:	adc	fp, r3, r5
   5dcec:	add	r5, sp, #4096	; 0x1000
   5dcf0:	strd	sl, [sp, #112]	; 0x70
   5dcf4:	add	fp, sp, #1024	; 0x400
   5dcf8:	ldrd	r2, [r5, #-184]	; 0xffffff48
   5dcfc:	ldrd	r4, [r5, #-176]	; 0xffffff50
   5dd00:	ldrd	sl, [fp, #-208]	; 0xffffff30
   5dd04:	eor	r2, r2, r4
   5dd08:	eor	r3, r3, r5
   5dd0c:	mov	r4, ip
   5dd10:	eor	r2, r2, sl
   5dd14:	ldr	ip, [sp, #36]	; 0x24
   5dd18:	adds	sl, r0, r2
   5dd1c:	eor	r3, r3, fp
   5dd20:	ldr	r0, [sp, #36]	; 0x24
   5dd24:	adc	fp, r1, r3
   5dd28:	strd	sl, [sp, #184]	; 0xb8
   5dd2c:	ldr	fp, [sp, #112]	; 0x70
   5dd30:	orr	ip, r4, ip, lsl #25
   5dd34:	str	ip, [sp, #840]	; 0x348
   5dd38:	lsr	r0, r0, #7
   5dd3c:	ldr	ip, [sp, #116]	; 0x74
   5dd40:	lsr	r2, sl, #6
   5dd44:	lsr	fp, fp, #6
   5dd48:	add	sl, sp, #8192	; 0x2000
   5dd4c:	orr	ip, fp, ip, lsl #26
   5dd50:	str	ip, [sp, #832]	; 0x340
   5dd54:	str	r0, [sp, #844]	; 0x34c
   5dd58:	ldr	r4, [sp, #16]
   5dd5c:	ldr	r1, [sp, #116]	; 0x74
   5dd60:	ldr	r3, [sp, #188]	; 0xbc
   5dd64:	ldr	r5, [sp, #20]
   5dd68:	mov	fp, r4
   5dd6c:	ldr	ip, [sp, #20]
   5dd70:	lsr	r1, r1, #6
   5dd74:	orr	r3, r2, r3, lsl #26
   5dd78:	str	r1, [sp, #836]	; 0x344
   5dd7c:	str	r3, [sp, #848]	; 0x350
   5dd80:	lsr	r3, r4, #8
   5dd84:	ldr	r1, [sp, #20]
   5dd88:	orr	r5, r3, r5, lsl #24
   5dd8c:	ldr	r0, [sp, #188]	; 0xbc
   5dd90:	lsr	r3, r4, #1
   5dd94:	ldr	r2, [sp, #56]	; 0x38
   5dd98:	orr	ip, r3, ip, lsl #31
   5dd9c:	str	ip, [sl, #-3488]	; 0xfffff260
   5dda0:	lsr	r3, r1, #8
   5dda4:	ldr	ip, [sp, #112]	; 0x70
   5dda8:	lsr	r0, r0, #6
   5ddac:	str	r0, [sp, #852]	; 0x354
   5ddb0:	orr	r4, r3, r4, lsl #24
   5ddb4:	ldr	r0, [sp, #116]	; 0x74
   5ddb8:	lsr	r3, r1, #1
   5ddbc:	str	r4, [sl, #-3492]	; 0xfffff25c
   5ddc0:	lsr	r2, r2, #7
   5ddc4:	ldr	r4, [sp, #32]
   5ddc8:	orr	fp, r3, fp, lsl #31
   5ddcc:	str	r2, [sp, #856]	; 0x358
   5ddd0:	lsl	r3, ip, #3
   5ddd4:	ldr	r2, [sp, #116]	; 0x74
   5ddd8:	orr	r0, r3, r0, lsr #29
   5dddc:	str	r5, [sl, #-3496]	; 0xfffff258
   5dde0:	lsr	r3, ip, #19
   5dde4:	ldr	r5, [sp, #36]	; 0x24
   5dde8:	add	ip, sp, #8192	; 0x2000
   5ddec:	str	fp, [sl, #-3484]	; 0xfffff264
   5ddf0:	orr	r2, r3, r2, lsl #13
   5ddf4:	ldr	fp, [sp, #36]	; 0x24
   5ddf8:	lsr	r3, r4, #8
   5ddfc:	str	r2, [sl, #-3472]	; 0xfffff270
   5de00:	orr	r5, r3, r5, lsl #24
   5de04:	ldr	r2, [sp, #116]	; 0x74
   5de08:	lsr	r3, r4, #1
   5de0c:	str	r0, [sl, #-3480]	; 0xfffff268
   5de10:	orr	fp, r3, fp, lsl #31
   5de14:	str	r5, [sl, #-3464]	; 0xfffff278
   5de18:	ldr	r0, [sp, #60]	; 0x3c
   5de1c:	lsl	r3, r2, #3
   5de20:	ldr	r4, [sp, #80]	; 0x50
   5de24:	ldr	r5, [sp, #112]	; 0x70
   5de28:	ldr	r1, [sp, #856]	; 0x358
   5de2c:	str	fp, [ip, #-3456]	; 0xfffff280
   5de30:	lsr	r4, r4, #7
   5de34:	orr	r0, r1, r0, lsl #25
   5de38:	orr	r5, r3, r5, lsr #29
   5de3c:	str	r0, [sp, #856]	; 0x358
   5de40:	lsr	r3, r2, #19
   5de44:	str	r4, [sp, #872]	; 0x368
   5de48:	add	r1, sp, #8192	; 0x2000
   5de4c:	str	r5, [ip, #-3476]	; 0xfffff26c
   5de50:	ldr	fp, [sp, #112]	; 0x70
   5de54:	ldr	r0, [sp, #32]
   5de58:	ldr	r4, [sp, #32]
   5de5c:	orr	fp, r3, fp, lsl #13
   5de60:	str	fp, [ip, #-3468]	; 0xfffff274
   5de64:	ldr	ip, [sp, #36]	; 0x24
   5de68:	add	fp, sp, #4608	; 0x1200
   5de6c:	ldr	r5, [sp, #60]	; 0x3c
   5de70:	lsr	r3, ip, #8
   5de74:	orr	r0, r3, r0, lsl #24
   5de78:	lsr	r3, ip, #1
   5de7c:	orr	r4, r3, r4, lsl #31
   5de80:	str	r0, [r1, #-3460]	; 0xfffff27c
   5de84:	str	r4, [r1, #-3452]	; 0xfffff284
   5de88:	add	r4, sp, #1024	; 0x400
   5de8c:	ldrd	r0, [fp, #88]	; 0x58
   5de90:	lsr	r5, r5, #7
   5de94:	ldrd	sl, [fp, #96]	; 0x60
   5de98:	ldr	ip, [sp, #872]	; 0x368
   5de9c:	eor	r1, r1, fp
   5dea0:	ldr	fp, [sp, #84]	; 0x54
   5dea4:	ldrd	r2, [r4, #-200]	; 0xffffff38
   5dea8:	eor	r0, r0, sl
   5deac:	str	r5, [sp, #860]	; 0x35c
   5deb0:	ldr	sl, [sp, #184]	; 0xb8
   5deb4:	orr	fp, ip, fp, lsl #25
   5deb8:	ldr	r5, [sp, #84]	; 0x54
   5debc:	eor	r2, r2, r0
   5dec0:	ldr	ip, [sp, #188]	; 0xbc
   5dec4:	eor	r3, r3, r1
   5dec8:	add	r0, sp, #8192	; 0x2000
   5decc:	strd	r2, [sp, #208]	; 0xd0
   5ded0:	ldr	r2, [sp, #188]	; 0xbc
   5ded4:	lsl	r3, sl, #3
   5ded8:	str	fp, [sp, #872]	; 0x368
   5dedc:	lsr	r5, r5, #7
   5dee0:	ldr	fp, [sp, #96]	; 0x60
   5dee4:	orr	ip, r3, ip, lsr #29
   5dee8:	str	r5, [sp, #876]	; 0x36c
   5deec:	add	r5, sp, #4608	; 0x1200
   5def0:	str	ip, [r0, #-3448]	; 0xfffff288
   5def4:	lsr	r3, sl, #19
   5def8:	add	ip, sp, #1024	; 0x400
   5defc:	orr	r2, r3, r2, lsl #13
   5df00:	str	r2, [r0, #-3440]	; 0xfffff290
   5df04:	lsr	fp, fp, #7
   5df08:	ldrd	r0, [r5, #104]	; 0x68
   5df0c:	add	r2, sp, #8192	; 0x2000
   5df10:	ldrd	r4, [r5, #112]	; 0x70
   5df14:	str	fp, [sp, #888]	; 0x378
   5df18:	ldrd	sl, [ip, #-192]	; 0xffffff40
   5df1c:	eor	r0, r0, r4
   5df20:	eor	r1, r1, r5
   5df24:	ldr	r5, [sp, #184]	; 0xb8
   5df28:	eor	sl, sl, r0
   5df2c:	ldr	r0, [sp, #188]	; 0xbc
   5df30:	eor	fp, fp, r1
   5df34:	ldr	r1, [sp, #184]	; 0xb8
   5df38:	strd	sl, [sp, #216]	; 0xd8
   5df3c:	lsl	r3, r0, #3
   5df40:	orr	r1, r3, r1, lsr #29
   5df44:	str	r1, [r2, #-3444]	; 0xfffff28c
   5df48:	add	r1, sp, #4608	; 0x1200
   5df4c:	lsr	r3, r0, #19
   5df50:	orr	r5, r3, r5, lsl #13
   5df54:	str	r5, [r2, #-3436]	; 0xfffff294
   5df58:	ldrd	r4, [r1, #120]	; 0x78
   5df5c:	ldrd	r0, [r1, #128]	; 0x80
   5df60:	ldr	sl, [sp, #100]	; 0x64
   5df64:	eor	r5, r5, r1
   5df68:	ldr	r1, [sp, #120]	; 0x78
   5df6c:	ldr	fp, [sp, #888]	; 0x378
   5df70:	eor	r4, r4, r0
   5df74:	ldrd	r2, [ip, #-184]	; 0xffffff48
   5df78:	ldr	ip, [sp, #124]	; 0x7c
   5df7c:	orr	sl, fp, sl, lsl #25
   5df80:	lsr	r1, r1, #7
   5df84:	ldr	fp, [sp, #100]	; 0x64
   5df88:	eor	r2, r2, r4
   5df8c:	eor	r3, r3, r5
   5df90:	orr	ip, r1, ip, lsl #25
   5df94:	ldr	r1, [sp, #56]	; 0x38
   5df98:	strd	r2, [sp, #240]	; 0xf0
   5df9c:	lsr	fp, fp, #7
   5dfa0:	ldr	r2, [sp, #60]	; 0x3c
   5dfa4:	add	r4, sp, #8192	; 0x2000
   5dfa8:	str	fp, [sp, #892]	; 0x37c
   5dfac:	add	fp, sp, #4608	; 0x1200
   5dfb0:	ldr	r5, [sp, #124]	; 0x7c
   5dfb4:	lsr	r3, r1, #8
   5dfb8:	str	sl, [sp, #888]	; 0x378
   5dfbc:	orr	r2, r3, r2, lsl #24
   5dfc0:	str	r2, [r4, #-3432]	; 0xfffff298
   5dfc4:	add	r4, sp, #1024	; 0x400
   5dfc8:	ldrd	r2, [fp, #136]	; 0x88
   5dfcc:	lsr	r5, r5, #7
   5dfd0:	ldrd	sl, [fp, #144]	; 0x90
   5dfd4:	str	r5, [sp, #908]	; 0x38c
   5dfd8:	ldr	r5, [sp, #56]	; 0x38
   5dfdc:	eor	r2, r2, sl
   5dfe0:	ldrd	r0, [r4, #-176]	; 0xffffff50
   5dfe4:	eor	r3, r3, fp
   5dfe8:	str	ip, [sp, #904]	; 0x388
   5dfec:	ldr	sl, [sp, #60]	; 0x3c
   5dff0:	eor	r1, r1, r3
   5dff4:	ldr	ip, [sp, #60]	; 0x3c
   5dff8:	lsr	r3, r5, #1
   5dffc:	ldr	r4, [sp, #80]	; 0x50
   5e000:	eor	r0, r0, r2
   5e004:	orr	sl, r3, sl, lsl #31
   5e008:	strd	r0, [sp, #248]	; 0xf8
   5e00c:	lsr	r3, ip, #8
   5e010:	ldr	fp, [sp, #136]	; 0x88
   5e014:	orr	r0, r3, r5, lsl #24
   5e018:	lsr	r3, ip, #1
   5e01c:	orr	r2, r3, r5, lsl #31
   5e020:	ldr	r5, [sp, #84]	; 0x54
   5e024:	ldr	ip, [sp, #84]	; 0x54
   5e028:	lsr	r3, r4, #8
   5e02c:	lsr	fp, fp, #7
   5e030:	str	fp, [sp, #936]	; 0x3a8
   5e034:	add	fp, sp, #8192	; 0x2000
   5e038:	orr	r5, r3, r5, lsl #24
   5e03c:	lsr	r3, r4, #1
   5e040:	str	sl, [fp, #-3424]	; 0xfffff2a0
   5e044:	orr	ip, r3, ip, lsl #31
   5e048:	str	r0, [fp, #-3428]	; 0xfffff29c
   5e04c:	mov	sl, r4
   5e050:	str	r2, [fp, #-3420]	; 0xfffff2a4
   5e054:	str	r5, [fp, #-3400]	; 0xfffff2b8
   5e058:	str	ip, [fp, #-3392]	; 0xfffff2c0
   5e05c:	ldr	r2, [sp, #84]	; 0x54
   5e060:	ldr	r0, [sp, #128]	; 0x80
   5e064:	ldr	r3, [sp, #140]	; 0x8c
   5e068:	lsr	r1, r2, #8
   5e06c:	ldr	r4, [sp, #936]	; 0x3a8
   5e070:	orr	r5, r1, sl, lsl #24
   5e074:	ldr	sl, [sp, #132]	; 0x84
   5e078:	lsr	r0, r0, #7
   5e07c:	movw	r2, #12284	; 0x2ffc
   5e080:	movt	r2, #18130	; 0x46d2
   5e084:	orr	r3, r4, r3, lsl #25
   5e088:	orr	sl, r0, sl, lsl #25
   5e08c:	ldrd	r0, [sp, #24]
   5e090:	str	r5, [fp, #-3396]	; 0xfffff2bc
   5e094:	adds	r2, r2, r0
   5e098:	ldrd	r4, [sp, #104]	; 0x68
   5e09c:	str	r3, [sp, #936]	; 0x3a8
   5e0a0:	movw	r3, #2693	; 0xa85
   5e0a4:	ldr	ip, [sp, #140]	; 0x8c
   5e0a8:	movt	r3, #10167	; 0x27b7
   5e0ac:	adc	r3, r3, r1
   5e0b0:	ldr	r1, [sp, #132]	; 0x84
   5e0b4:	adds	r2, r2, r4
   5e0b8:	str	sl, [sp, #920]	; 0x398
   5e0bc:	adc	r3, r3, r5
   5e0c0:	lsr	ip, ip, #7
   5e0c4:	ldr	r5, [sp, #152]	; 0x98
   5e0c8:	lsr	r1, r1, #7
   5e0cc:	str	ip, [sp, #940]	; 0x3ac
   5e0d0:	add	ip, sp, #256	; 0x100
   5e0d4:	str	r1, [sp, #924]	; 0x39c
   5e0d8:	ldr	r1, [sp, #156]	; 0x9c
   5e0dc:	lsr	r5, r5, #7
   5e0e0:	ldrd	sl, [ip]
   5e0e4:	ldr	r0, [sp, #144]	; 0x90
   5e0e8:	adds	sl, sl, r2
   5e0ec:	orr	r1, r5, r1, lsl #25
   5e0f0:	ldrd	r4, [sp, #8]
   5e0f4:	adc	fp, fp, r3
   5e0f8:	adds	sl, sl, r8
   5e0fc:	lsr	r0, r0, #7
   5e100:	adc	fp, fp, r9
   5e104:	adds	r4, r4, sl
   5e108:	adc	r5, r5, fp
   5e10c:	str	r0, [sp, #952]	; 0x3b8
   5e110:	adds	r0, r6, sl
   5e114:	str	r1, [sp, #968]	; 0x3c8
   5e118:	adc	r1, r7, fp
   5e11c:	ldrd	sl, [sp, #16]
   5e120:	strd	r4, [sp, #104]	; 0x68
   5e124:	movw	r8, #51494	; 0xc926
   5e128:	movt	r8, #23590	; 0x5c26
   5e12c:	ldr	r6, [sp, #104]	; 0x68
   5e130:	adds	r8, r8, sl
   5e134:	movw	r9, #8504	; 0x2138
   5e138:	movt	r9, #11803	; 0x2e1b
   5e13c:	ldrd	r2, [sp, #40]	; 0x28
   5e140:	adc	r9, r9, fp
   5e144:	ldr	fp, [sp, #108]	; 0x6c
   5e148:	bic	r5, r3, r5
   5e14c:	lsr	r3, r6, #18
   5e150:	strd	r0, [sp, #8]
   5e154:	mov	r0, r6
   5e158:	orr	r3, r3, fp, lsl #14
   5e15c:	str	r3, [sp, #3976]	; 0xf88
   5e160:	lsr	r3, fp, #18
   5e164:	add	r1, sp, #4096	; 0x1000
   5e168:	orr	r3, r3, r6, lsl #14
   5e16c:	str	r3, [sp, #3980]	; 0xf8c
   5e170:	lsr	r3, r6, #14
   5e174:	bic	r4, r2, r4
   5e178:	orr	r3, r3, fp, lsl #18
   5e17c:	str	r3, [sp, #3984]	; 0xf90
   5e180:	lsr	r3, fp, #14
   5e184:	orr	r3, r3, r0, lsl #18
   5e188:	str	r3, [sp, #3988]	; 0xf94
   5e18c:	lsl	r3, r0, #23
   5e190:	orr	r3, r3, fp, lsr #9
   5e194:	str	r3, [sp, #3992]	; 0xf98
   5e198:	lsl	r3, fp, #23
   5e19c:	add	fp, sp, #4096	; 0x1000
   5e1a0:	orr	r3, r3, r0, lsr #9
   5e1a4:	str	r3, [sp, #3996]	; 0xf9c
   5e1a8:	ldrd	r6, [fp, #-120]	; 0xffffff88
   5e1ac:	ldrd	sl, [fp, #-112]	; 0xffffff90
   5e1b0:	ldrd	r2, [sp, #176]	; 0xb0
   5e1b4:	ldrd	r0, [r1, #-104]	; 0xffffff98
   5e1b8:	eor	r7, r7, fp
   5e1bc:	ldr	fp, [sp, #8]
   5e1c0:	adds	r8, r8, r2
   5e1c4:	eor	r6, r6, sl
   5e1c8:	ldr	r2, [sp, #12]
   5e1cc:	eor	r6, r6, r0
   5e1d0:	adc	r9, r9, r3
   5e1d4:	eor	r7, r7, r1
   5e1d8:	adds	r8, r8, r6
   5e1dc:	lsl	r3, fp, #30
   5e1e0:	adc	r9, r9, r7
   5e1e4:	orr	r3, r3, r2, lsr #2
   5e1e8:	str	r3, [sp, #4000]	; 0xfa0
   5e1ec:	ldrd	r6, [sp, #64]	; 0x40
   5e1f0:	ldrd	r2, [sp, #104]	; 0x68
   5e1f4:	and	r2, r2, r6
   5e1f8:	and	r3, r3, r7
   5e1fc:	eor	r0, r4, r2
   5e200:	ldr	r7, [sp, #12]
   5e204:	adds	r0, r0, r8
   5e208:	lsr	r2, fp, #28
   5e20c:	mov	r8, fp
   5e210:	ldrd	sl, [sp]
   5e214:	eor	r1, r5, r3
   5e218:	orr	r2, r2, r7, lsl #4
   5e21c:	adc	r1, r1, r9
   5e220:	adds	sl, sl, r0
   5e224:	adc	fp, fp, r1
   5e228:	str	r2, [sp, #4008]	; 0xfa8
   5e22c:	strd	sl, [sp, #176]	; 0xb0
   5e230:	lsl	r3, r7, #30
   5e234:	lsr	r2, r7, #28
   5e238:	ldr	r9, [sp, #176]	; 0xb0
   5e23c:	mov	r4, r8
   5e240:	orr	r3, r3, r8, lsr #2
   5e244:	orr	r2, r2, r8, lsl #4
   5e248:	str	r3, [sp, #4004]	; 0xfa4
   5e24c:	lsl	r3, r8, #25
   5e250:	ldr	r8, [sp, #180]	; 0xb4
   5e254:	str	r2, [sp, #4012]	; 0xfac
   5e258:	orr	r3, r3, r7, lsr #7
   5e25c:	lsr	r2, sl, #18
   5e260:	str	r3, [sp, #4016]	; 0xfb0
   5e264:	lsl	r3, r7, #25
   5e268:	orr	r2, r2, r8, lsl #14
   5e26c:	orr	r3, r3, r4, lsr #7
   5e270:	str	r2, [sp, #4024]	; 0xfb8
   5e274:	str	r3, [sp, #4020]	; 0xfb4
   5e278:	lsr	r2, r9, #14
   5e27c:	lsr	r3, r8, #18
   5e280:	orr	r2, r2, r8, lsl #18
   5e284:	orr	r3, r3, r9, lsl #14
   5e288:	str	r2, [sp, #4032]	; 0xfc0
   5e28c:	str	r3, [sp, #4028]	; 0xfbc
   5e290:	lsr	r2, r8, #14
   5e294:	lsl	r3, r9, #23
   5e298:	mov	r4, r9
   5e29c:	orr	r2, r2, r9, lsl #18
   5e2a0:	orr	r3, r3, r8, lsr #9
   5e2a4:	str	r2, [sp, #4036]	; 0xfc4
   5e2a8:	lsl	ip, r8, #23
   5e2ac:	str	r3, [sp, #4040]	; 0xfc8
   5e2b0:	add	fp, sp, #4096	; 0x1000
   5e2b4:	ldrd	r8, [sp, #192]	; 0xc0
   5e2b8:	orr	ip, ip, r4, lsr #9
   5e2bc:	ldrd	r2, [sp, #8]
   5e2c0:	ldrd	r4, [sp, #200]	; 0xc8
   5e2c4:	and	r3, r3, r9
   5e2c8:	add	r9, sp, #4096	; 0x1000
   5e2cc:	ldrd	r6, [fp, #-96]	; 0xffffffa0
   5e2d0:	and	r2, r2, r8
   5e2d4:	ldrd	sl, [fp, #-88]	; 0xffffffa8
   5e2d8:	eor	r3, r3, r5
   5e2dc:	ldrd	r8, [r9, #-80]	; 0xffffffb0
   5e2e0:	add	r5, sp, #4096	; 0x1000
   5e2e4:	eor	r7, r7, fp
   5e2e8:	eor	r2, r2, r4
   5e2ec:	eor	r7, r7, r9
   5e2f0:	add	r9, sp, #4096	; 0x1000
   5e2f4:	eor	r6, r6, sl
   5e2f8:	ldrd	sl, [r5, #-72]	; 0xffffffb8
   5e2fc:	ldrd	r4, [r5, #-64]	; 0xffffffc0
   5e300:	eor	r6, r6, r8
   5e304:	str	ip, [sp, #4044]	; 0xfcc
   5e308:	adds	r6, r6, r2
   5e30c:	ldrd	r8, [r9, #-56]	; 0xffffffc8
   5e310:	eor	sl, sl, r4
   5e314:	adc	r7, r7, r3
   5e318:	eor	fp, fp, r5
   5e31c:	eor	sl, sl, r8
   5e320:	adds	r8, r6, r0
   5e324:	eor	fp, fp, r9
   5e328:	ldr	r0, [sp, #156]	; 0x9c
   5e32c:	adc	r9, r7, r1
   5e330:	strd	r8, [sp]
   5e334:	ldr	r9, [sp, #148]	; 0x94
   5e338:	lsl	r1, r8, #30
   5e33c:	ldrd	r4, [sp, #64]	; 0x40
   5e340:	lsr	r0, r0, #7
   5e344:	ldr	ip, [sp, #952]	; 0x3b8
   5e348:	ldrd	r2, [sp, #176]	; 0xb0
   5e34c:	orr	r9, ip, r9, lsl #25
   5e350:	str	r9, [sp, #952]	; 0x3b8
   5e354:	bic	r3, r5, r3
   5e358:	str	r0, [sp, #972]	; 0x3cc
   5e35c:	ldr	r5, [sp, #4]
   5e360:	bic	r2, r4, r2
   5e364:	ldr	r4, [sp]
   5e368:	ldrd	r6, [sp, #104]	; 0x68
   5e36c:	orr	r1, r1, r5, lsr #2
   5e370:	str	r1, [sp, #4048]	; 0xfd0
   5e374:	lsl	r1, r5, #30
   5e378:	lsr	r0, r4, #28
   5e37c:	orr	r1, r1, r4, lsr #2
   5e380:	str	r1, [sp, #4052]	; 0xfd4
   5e384:	lsl	r1, r4, #25
   5e388:	orr	r0, r0, r5, lsl #4
   5e38c:	mov	r8, r4
   5e390:	str	r0, [sp, #4056]	; 0xfd8
   5e394:	orr	r1, r1, r5, lsr #7
   5e398:	lsr	r0, r5, #28
   5e39c:	str	r1, [sp, #4064]	; 0xfe0
   5e3a0:	lsl	r1, r5, #25
   5e3a4:	orr	r0, r0, r4, lsl #4
   5e3a8:	orr	r1, r1, r8, lsr #7
   5e3ac:	str	r0, [sp, #4060]	; 0xfdc
   5e3b0:	add	r5, sp, #4096	; 0x1000
   5e3b4:	str	r1, [sp, #4068]	; 0xfe4
   5e3b8:	ldrd	r0, [sp, #176]	; 0xb0
   5e3bc:	ldrd	r8, [sp, #72]	; 0x48
   5e3c0:	ldr	r4, [sp, #148]	; 0x94
   5e3c4:	and	r0, r0, r6
   5e3c8:	and	r1, r1, r7
   5e3cc:	ldrd	r6, [sp, #8]
   5e3d0:	eor	r0, r0, r2
   5e3d4:	eor	r1, r1, r3
   5e3d8:	ldrd	r2, [sp]
   5e3dc:	eor	r6, r6, r8
   5e3e0:	eor	r7, r7, r9
   5e3e4:	add	r9, sp, #4096	; 0x1000
   5e3e8:	and	r6, r6, r2
   5e3ec:	and	r7, r7, r3
   5e3f0:	lsr	r4, r4, #7
   5e3f4:	ldrd	r2, [r5, #-48]	; 0xffffffd0
   5e3f8:	str	r4, [sp, #956]	; 0x3bc
   5e3fc:	ldrd	r4, [r5, #-40]	; 0xffffffd8
   5e400:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   5e404:	eor	r2, r2, r4
   5e408:	eor	r3, r3, r5
   5e40c:	eor	r2, r2, r8
   5e410:	ldrd	r4, [sp, #8]
   5e414:	eor	r3, r3, r9
   5e418:	ldrd	r8, [sp, #72]	; 0x48
   5e41c:	and	r4, r4, r8
   5e420:	and	r5, r5, r9
   5e424:	eor	r4, r4, r6
   5e428:	eor	r5, r5, r7
   5e42c:	adds	r2, r2, r4
   5e430:	ldrd	r6, [sp, #8]
   5e434:	adc	r3, r3, r5
   5e438:	ldrd	r4, [sp]
   5e43c:	ldr	r9, [sp, #88]	; 0x58
   5e440:	eor	r5, r5, r7
   5e444:	add	r7, sp, #512	; 0x200
   5e448:	eor	r4, r4, r6
   5e44c:	lsr	r9, r9, #7
   5e450:	strd	r4, [r7, #-224]	; 0xffffff20
   5e454:	str	r9, [sp, #1000]	; 0x3e8
   5e458:	add	r7, sp, #4608	; 0x1200
   5e45c:	ldrd	r4, [sp, #8]
   5e460:	ldrd	r8, [sp]
   5e464:	and	r8, r8, r4
   5e468:	and	r9, r9, r5
   5e46c:	strd	r8, [sp, #192]	; 0xc0
   5e470:	ldrd	r8, [r7, #152]	; 0x98
   5e474:	ldrd	r6, [r7, #160]	; 0xa0
   5e478:	eor	r8, r8, r6
   5e47c:	add	r6, sp, #1024	; 0x400
   5e480:	eor	r9, r9, r7
   5e484:	ldr	r7, [sp, #84]	; 0x54
   5e488:	ldrd	r4, [r6, #-168]	; 0xffffff58
   5e48c:	eor	r4, r4, r8
   5e490:	ldr	r8, [sp, #80]	; 0x50
   5e494:	eor	r5, r5, r9
   5e498:	add	r9, sp, #8192	; 0x2000
   5e49c:	lsr	ip, r7, #1
   5e4a0:	strd	r4, [sp, #200]	; 0xc8
   5e4a4:	orr	r8, ip, r8, lsl #31
   5e4a8:	str	r8, [r9, #-3388]	; 0xfffff2c4
   5e4ac:	ldr	r4, [sp, #96]	; 0x60
   5e4b0:	add	r7, sp, #4608	; 0x1200
   5e4b4:	ldr	r5, [sp, #100]	; 0x64
   5e4b8:	lsr	ip, r4, #8
   5e4bc:	orr	r5, ip, r5, lsl #24
   5e4c0:	add	ip, sp, #1024	; 0x400
   5e4c4:	str	r5, [r9, #-3368]	; 0xfffff2d8
   5e4c8:	ldrd	r4, [r7, #184]	; 0xb8
   5e4cc:	ldrd	r6, [r7, #192]	; 0xc0
   5e4d0:	ldrd	r8, [ip, #-152]	; 0xffffff68
   5e4d4:	add	ip, sp, #256	; 0x100
   5e4d8:	eor	r4, r4, r6
   5e4dc:	eor	r5, r5, r7
   5e4e0:	eor	r8, r8, r4
   5e4e4:	ldr	r4, [sp, #96]	; 0x60
   5e4e8:	ldr	r7, [sp, #100]	; 0x64
   5e4ec:	eor	r9, r9, r5
   5e4f0:	ldr	r5, [sp, #100]	; 0x64
   5e4f4:	add	r6, sp, #8192	; 0x2000
   5e4f8:	strd	r8, [ip]
   5e4fc:	lsr	ip, r4, #1
   5e500:	ldr	r9, [sp, #124]	; 0x7c
   5e504:	orr	r5, ip, r5, lsl #31
   5e508:	lsr	ip, r7, #8
   5e50c:	str	r5, [r6, #-3360]	; 0xfffff2e0
   5e510:	orr	r8, ip, r4, lsl #24
   5e514:	ldr	r5, [sp, #120]	; 0x78
   5e518:	lsr	ip, r7, #1
   5e51c:	ldr	r7, [sp, #124]	; 0x7c
   5e520:	orr	r4, ip, r4, lsl #31
   5e524:	str	r8, [r6, #-3364]	; 0xfffff2dc
   5e528:	lsr	ip, r5, #8
   5e52c:	str	r4, [r6, #-3356]	; 0xfffff2e4
   5e530:	orr	r7, ip, r7, lsl #24
   5e534:	lsr	ip, r5, #1
   5e538:	str	r7, [r6, #-3336]	; 0xfffff2f8
   5e53c:	add	r7, sp, #4608	; 0x1200
   5e540:	orr	r9, ip, r9, lsl #31
   5e544:	add	ip, sp, #1024	; 0x400
   5e548:	ldrd	r4, [r7, #216]	; 0xd8
   5e54c:	str	r9, [r6, #-3328]	; 0xfffff300
   5e550:	ldrd	r6, [r7, #224]	; 0xe0
   5e554:	ldrd	r8, [ip, #-136]	; 0xffffff78
   5e558:	add	ip, sp, #512	; 0x200
   5e55c:	eor	r4, r4, r6
   5e560:	eor	r5, r5, r7
   5e564:	eor	r8, r8, r4
   5e568:	ldr	r4, [sp, #124]	; 0x7c
   5e56c:	eor	r9, r9, r5
   5e570:	ldr	r5, [sp, #120]	; 0x78
   5e574:	strd	r8, [ip, #-248]	; 0xffffff08
   5e578:	add	r6, sp, #8192	; 0x2000
   5e57c:	ldr	r8, [sp, #120]	; 0x78
   5e580:	lsr	ip, r4, #8
   5e584:	orr	r5, ip, r5, lsl #24
   5e588:	ldr	r9, [sp, #160]	; 0xa0
   5e58c:	lsr	ip, r4, #1
   5e590:	str	r5, [r6, #-3332]	; 0xfffff2fc
   5e594:	orr	r8, ip, r8, lsl #31
   5e598:	ldr	r5, [sp, #164]	; 0xa4
   5e59c:	ldr	ip, [sp, #92]	; 0x5c
   5e5a0:	lsr	r9, r9, #7
   5e5a4:	ldr	r7, [sp, #164]	; 0xa4
   5e5a8:	ldr	r4, [sp, #1000]	; 0x3e8
   5e5ac:	orr	r5, r9, r5, lsl #25
   5e5b0:	str	r8, [r6, #-3324]	; 0xfffff304
   5e5b4:	orr	ip, r4, ip, lsl #25
   5e5b8:	str	r5, [sp, #984]	; 0x3d8
   5e5bc:	str	ip, [sp, #1000]	; 0x3e8
   5e5c0:	lsr	r7, r7, #7
   5e5c4:	str	r7, [sp, #988]	; 0x3dc
   5e5c8:	movw	r4, #10989	; 0x2aed
   5e5cc:	ldr	r8, [sp, #92]	; 0x5c
   5e5d0:	movt	r4, #23236	; 0x5ac4
   5e5d4:	ldr	r9, [sp, #168]	; 0xa8
   5e5d8:	movw	r5, #28156	; 0x6dfc
   5e5dc:	ldrd	r6, [sp, #32]
   5e5e0:	movt	r5, #19756	; 0x4d2c
   5e5e4:	lsr	r8, r8, #7
   5e5e8:	str	r8, [sp, #1004]	; 0x3ec
   5e5ec:	lsr	r9, r9, #7
   5e5f0:	str	r9, [sp, #1016]	; 0x3f8
   5e5f4:	ldrd	r8, [sp, #40]	; 0x28
   5e5f8:	adds	r4, r4, r6
   5e5fc:	adc	r5, r5, r7
   5e600:	ldr	ip, [sp, #1016]	; 0x3f8
   5e604:	adds	r4, r4, r8
   5e608:	ldr	r7, [sp, #112]	; 0x70
   5e60c:	adc	r5, r5, r9
   5e610:	ldr	r9, [sp, #172]	; 0xac
   5e614:	adds	sl, sl, r4
   5e618:	ldr	r4, [sp, #116]	; 0x74
   5e61c:	adc	fp, fp, r5
   5e620:	adds	r0, r0, sl
   5e624:	orr	r9, ip, r9, lsl #25
   5e628:	str	r9, [sp, #1016]	; 0x3f8
   5e62c:	ldrd	r8, [sp, #48]	; 0x30
   5e630:	adc	r1, r1, fp
   5e634:	lsr	r7, r7, #7
   5e638:	movw	r5, #3347	; 0xd13
   5e63c:	adds	r8, r8, r0
   5e640:	orr	r4, r7, r4, lsl #25
   5e644:	adc	r9, r9, r1
   5e648:	adds	sl, r2, r0
   5e64c:	adc	fp, r3, r1
   5e650:	ldrd	r2, [sp, #56]	; 0x38
   5e654:	ldrd	r6, [sp, #64]	; 0x40
   5e658:	movt	r5, #21304	; 0x5338
   5e65c:	str	r4, [sp, #1032]	; 0x408
   5e660:	movw	r4, #46047	; 0xb3df
   5e664:	movt	r4, #40341	; 0x9d95
   5e668:	lsr	r1, r8, #18
   5e66c:	adds	r2, r2, r4
   5e670:	orr	r1, r1, r9, lsl #14
   5e674:	adc	r3, r3, r5
   5e678:	str	r1, [sp, #4072]	; 0xfe8
   5e67c:	adds	r2, r2, r6
   5e680:	lsr	r1, r9, #18
   5e684:	adc	r3, r3, r7
   5e688:	orr	r1, r1, r8, lsl #14
   5e68c:	lsr	r0, r8, #14
   5e690:	str	r1, [sp, #4076]	; 0xfec
   5e694:	add	r7, sp, #4096	; 0x1000
   5e698:	lsl	r1, r8, #23
   5e69c:	orr	r0, r0, r9, lsl #18
   5e6a0:	orr	r1, r1, r9, lsr #9
   5e6a4:	str	r0, [sp, #4080]	; 0xff0
   5e6a8:	lsr	r0, r9, #14
   5e6ac:	str	r1, [sp, #4088]	; 0xff8
   5e6b0:	lsl	r1, r9, #23
   5e6b4:	orr	r0, r0, r8, lsl #18
   5e6b8:	orr	r1, r1, r8, lsr #9
   5e6bc:	str	r0, [sp, #4084]	; 0xff4
   5e6c0:	lsl	ip, sl, #30
   5e6c4:	str	r1, [sp, #4092]	; 0xffc
   5e6c8:	ldrd	r0, [r7, #-24]	; 0xffffffe8
   5e6cc:	ldrd	r6, [r7, #-16]
   5e6d0:	ldrd	r4, [sp, #104]	; 0x68
   5e6d4:	eor	r1, r1, r7
   5e6d8:	add	r7, sp, #4096	; 0x1000
   5e6dc:	eor	r0, r0, r6
   5e6e0:	bic	r5, r5, r9
   5e6e4:	ldrd	r6, [r7, #-8]
   5e6e8:	bic	r4, r4, r8
   5e6ec:	eor	r0, r0, r6
   5e6f0:	add	r6, sp, #4096	; 0x1000
   5e6f4:	eor	r1, r1, r7
   5e6f8:	adds	r2, r2, r0
   5e6fc:	adc	r3, r3, r1
   5e700:	lsr	r0, sl, #28
   5e704:	orr	r1, ip, fp, lsr #2
   5e708:	add	ip, sp, #8192	; 0x2000
   5e70c:	str	r1, [r6]
   5e710:	lsl	r1, fp, #30
   5e714:	orr	r7, r0, fp, lsl #4
   5e718:	orr	r6, r1, sl, lsr #2
   5e71c:	lsr	r0, fp, #28
   5e720:	lsl	r1, sl, #25
   5e724:	str	r7, [ip, #-4088]	; 0xfffff008
   5e728:	orr	r7, r0, sl, lsl #4
   5e72c:	orr	r0, r1, fp, lsr #7
   5e730:	str	r0, [ip, #-4080]	; 0xfffff010
   5e734:	ldrd	r0, [sp, #176]	; 0xb0
   5e738:	str	r6, [ip, #-4092]	; 0xfffff004
   5e73c:	and	r1, r1, r9
   5e740:	str	r7, [ip, #-4084]	; 0xfffff00c
   5e744:	eor	r1, r1, r5
   5e748:	add	r5, sp, #8192	; 0x2000
   5e74c:	lsl	ip, fp, #25
   5e750:	and	r0, r0, r8
   5e754:	eor	r0, r0, r4
   5e758:	orr	r4, ip, sl, lsr #7
   5e75c:	str	r4, [r5, #-4076]	; 0xfffff014
   5e760:	adds	r2, r2, r0
   5e764:	ldrd	r4, [sp, #72]	; 0x48
   5e768:	add	r7, sp, #4096	; 0x1000
   5e76c:	adc	r3, r3, r1
   5e770:	add	ip, sp, #4096	; 0x1000
   5e774:	adds	r4, r4, r2
   5e778:	ldrd	r0, [r7]
   5e77c:	adc	r5, r5, r3
   5e780:	ldrd	r6, [r7, #8]
   5e784:	strd	r4, [sp, #72]	; 0x48
   5e788:	add	r5, sp, #512	; 0x200
   5e78c:	eor	r0, r0, r6
   5e790:	eor	r1, r1, r7
   5e794:	ldrd	r6, [r5, #-224]	; 0xffffff20
   5e798:	ldrd	r4, [ip, #16]
   5e79c:	and	r7, r7, fp
   5e7a0:	and	r6, r6, sl
   5e7a4:	eor	r4, r4, r0
   5e7a8:	eor	r5, r5, r1
   5e7ac:	ldrd	r0, [sp, #192]	; 0xc0
   5e7b0:	strd	r4, [sp, #40]	; 0x28
   5e7b4:	eor	r7, r7, r1
   5e7b8:	ldr	r1, [sp, #72]	; 0x48
   5e7bc:	ldr	r5, [sp, #76]	; 0x4c
   5e7c0:	eor	r6, r6, r0
   5e7c4:	add	r0, sp, #8192	; 0x2000
   5e7c8:	lsr	ip, r1, #18
   5e7cc:	lsr	r4, r1, #14
   5e7d0:	ldr	r1, [sp, #76]	; 0x4c
   5e7d4:	orr	r5, ip, r5, lsl #14
   5e7d8:	str	r5, [r0, #-4072]	; 0xfffff018
   5e7dc:	lsr	ip, r1, #18
   5e7e0:	orr	r5, r4, r1, lsl #18
   5e7e4:	lsr	r4, r1, #14
   5e7e8:	str	r5, [r0, #-4064]	; 0xfffff020
   5e7ec:	ldr	r1, [sp, #72]	; 0x48
   5e7f0:	add	r5, sp, #8192	; 0x2000
   5e7f4:	ldr	r0, [sp, #72]	; 0x48
   5e7f8:	orr	r1, ip, r1, lsl #14
   5e7fc:	str	r1, [r5, #-4068]	; 0xfffff01c
   5e800:	lsl	ip, r0, #23
   5e804:	orr	r1, r4, r0, lsl #18
   5e808:	ldr	r0, [sp, #76]	; 0x4c
   5e80c:	ldr	r4, [sp, #76]	; 0x4c
   5e810:	str	r1, [r5, #-4060]	; 0xfffff024
   5e814:	orr	r4, ip, r4, lsr #9
   5e818:	lsl	ip, r0, #23
   5e81c:	ldrd	r0, [sp, #40]	; 0x28
   5e820:	str	r4, [r5, #-4056]	; 0xfffff028
   5e824:	movw	r4, #25566	; 0x63de
   5e828:	adds	r0, r0, r6
   5e82c:	ldr	r6, [sp, #72]	; 0x48
   5e830:	adc	r1, r1, r7
   5e834:	add	r7, sp, #8192	; 0x2000
   5e838:	movt	r4, #35759	; 0x8baf
   5e83c:	movw	r5, #29524	; 0x7354
   5e840:	orr	r6, ip, r6, lsr #9
   5e844:	str	r6, [r7, #-4052]	; 0xfffff02c
   5e848:	adds	r6, r0, r2
   5e84c:	movt	r5, #25866	; 0x650a
   5e850:	adc	r7, r1, r3
   5e854:	add	r1, sp, #4096	; 0x1000
   5e858:	strd	r6, [sp, #48]	; 0x30
   5e85c:	ldrd	r6, [sp, #80]	; 0x50
   5e860:	ldrd	r2, [r1, #24]
   5e864:	adds	r6, r6, r4
   5e868:	ldrd	r0, [r1, #32]
   5e86c:	adc	r7, r7, r5
   5e870:	add	r5, sp, #4096	; 0x1000
   5e874:	eor	r2, r2, r0
   5e878:	eor	r3, r3, r1
   5e87c:	ldrd	r0, [sp, #104]	; 0x68
   5e880:	ldrd	r4, [r5, #40]	; 0x28
   5e884:	adds	r6, r6, r0
   5e888:	adc	r7, r7, r1
   5e88c:	eor	r2, r2, r4
   5e890:	ldrd	r0, [sp, #176]	; 0xb0
   5e894:	eor	r3, r3, r5
   5e898:	ldrd	r4, [sp, #72]	; 0x48
   5e89c:	adds	r2, r2, r6
   5e8a0:	adc	r3, r3, r7
   5e8a4:	bic	r4, r0, r4
   5e8a8:	bic	r5, r1, r5
   5e8ac:	ldrd	r0, [sp, #72]	; 0x48
   5e8b0:	and	r0, r0, r8
   5e8b4:	and	r1, r1, r9
   5e8b8:	eor	r0, r0, r4
   5e8bc:	eor	r1, r1, r5
   5e8c0:	adds	r6, r2, r0
   5e8c4:	ldr	r5, [sp, #48]	; 0x30
   5e8c8:	adc	r7, r3, r1
   5e8cc:	ldr	r0, [sp, #52]	; 0x34
   5e8d0:	ldr	r3, [sp, #52]	; 0x34
   5e8d4:	add	r1, sp, #8192	; 0x2000
   5e8d8:	lsl	r4, r5, #30
   5e8dc:	lsr	ip, r5, #28
   5e8e0:	orr	r0, r4, r0, lsr #2
   5e8e4:	str	r0, [r1, #-4048]	; 0xfffff030
   5e8e8:	orr	r4, ip, r3, lsl #4
   5e8ec:	ldr	ip, [sp, #48]	; 0x30
   5e8f0:	str	r4, [r1, #-4040]	; 0xfffff038
   5e8f4:	lsl	r2, r3, #30
   5e8f8:	ldrd	r4, [sp, #8]
   5e8fc:	lsr	r1, r3, #28
   5e900:	lsl	r3, ip, #25
   5e904:	adds	r4, r4, r6
   5e908:	adc	r5, r5, r7
   5e90c:	strd	r4, [sp, #40]	; 0x28
   5e910:	orr	r5, r2, ip, lsr #2
   5e914:	ldr	r0, [sp, #48]	; 0x30
   5e918:	add	ip, sp, #8192	; 0x2000
   5e91c:	ldr	r2, [sp, #52]	; 0x34
   5e920:	str	r5, [ip, #-4044]	; 0xfffff034
   5e924:	orr	r0, r1, r0, lsl #4
   5e928:	ldrd	r4, [sp]
   5e92c:	ldr	r1, [sp, #52]	; 0x34
   5e930:	eor	r4, r4, sl
   5e934:	eor	r5, r5, fp
   5e938:	strd	r4, [sp, #8]
   5e93c:	ldr	r5, [sp, #48]	; 0x30
   5e940:	orr	r1, r3, r1, lsr #7
   5e944:	lsl	r3, r2, #25
   5e948:	str	r0, [ip, #-4036]	; 0xfffff03c
   5e94c:	str	r1, [ip, #-4032]	; 0xfffff040
   5e950:	orr	r5, r3, r5, lsr #7
   5e954:	str	r5, [ip, #-4028]	; 0xfffff044
   5e958:	add	r5, sp, #4096	; 0x1000
   5e95c:	ldr	ip, [sp, #40]	; 0x28
   5e960:	ldrd	r2, [r5, #48]	; 0x30
   5e964:	ldrd	r4, [r5, #56]	; 0x38
   5e968:	lsr	r0, ip, #18
   5e96c:	lsr	r1, ip, #14
   5e970:	add	ip, sp, #8192	; 0x2000
   5e974:	eor	r2, r2, r4
   5e978:	eor	r3, r3, r5
   5e97c:	ldrd	r4, [sp, #48]	; 0x30
   5e980:	strd	r2, [sp, #64]	; 0x40
   5e984:	ldrd	r2, [sp, #8]
   5e988:	and	r3, r3, r5
   5e98c:	ldr	r5, [sp, #44]	; 0x2c
   5e990:	and	r2, r2, r4
   5e994:	strd	r2, [sp, #8]
   5e998:	ldr	r2, [sp, #44]	; 0x2c
   5e99c:	orr	r5, r0, r5, lsl #14
   5e9a0:	str	r5, [ip, #-4024]	; 0xfffff048
   5e9a4:	add	r5, sp, #4096	; 0x1000
   5e9a8:	lsr	r0, r2, #18
   5e9ac:	orr	r3, r1, r2, lsl #18
   5e9b0:	ldrd	r4, [r5, #64]	; 0x40
   5e9b4:	lsr	r1, r2, #14
   5e9b8:	str	r3, [ip, #-4016]	; 0xfffff050
   5e9bc:	ldrd	r2, [sp, #64]	; 0x40
   5e9c0:	eor	r2, r2, r4
   5e9c4:	eor	r3, r3, r5
   5e9c8:	ldr	r4, [sp, #40]	; 0x28
   5e9cc:	ldr	r5, [sp, #40]	; 0x28
   5e9d0:	orr	r4, r0, r4, lsl #14
   5e9d4:	str	r4, [ip, #-4020]	; 0xfffff04c
   5e9d8:	lsl	r0, r5, #23
   5e9dc:	orr	r4, r1, r5, lsl #18
   5e9e0:	ldr	r5, [sp, #44]	; 0x2c
   5e9e4:	str	r4, [ip, #-4012]	; 0xfffff054
   5e9e8:	orr	r5, r0, r5, lsr #9
   5e9ec:	ldrd	r0, [sp]
   5e9f0:	str	r5, [ip, #-4008]	; 0xfffff058
   5e9f4:	ldrd	r4, [sp, #8]
   5e9f8:	and	r0, r0, sl
   5e9fc:	and	r1, r1, fp
   5ea00:	eor	r0, r0, r4
   5ea04:	eor	r1, r1, r5
   5ea08:	ldr	r5, [sp, #44]	; 0x2c
   5ea0c:	adds	r2, r2, r0
   5ea10:	ldr	r0, [sp, #40]	; 0x28
   5ea14:	adc	r3, r3, r1
   5ea18:	add	r1, sp, #8192	; 0x2000
   5ea1c:	adds	r4, r2, r6
   5ea20:	lsl	ip, r5, #23
   5ea24:	adc	r5, r3, r7
   5ea28:	orr	r0, ip, r0, lsr #9
   5ea2c:	str	r0, [r1, #-4004]	; 0xfffff05c
   5ea30:	add	r1, sp, #4096	; 0x1000
   5ea34:	strd	r4, [sp, #8]
   5ea38:	add	r4, sp, #4096	; 0x1000
   5ea3c:	ldr	r5, [sp, #8]
   5ea40:	ldrd	r6, [r1, #72]	; 0x48
   5ea44:	ldrd	r0, [r1, #80]	; 0x50
   5ea48:	ldrd	r2, [r4, #88]	; 0x58
   5ea4c:	eor	r6, r6, r0
   5ea50:	eor	r7, r7, r1
   5ea54:	eor	r2, r2, r6
   5ea58:	ldr	r6, [sp, #12]
   5ea5c:	eor	r3, r3, r7
   5ea60:	add	r7, sp, #8192	; 0x2000
   5ea64:	ldr	ip, [sp, #12]
   5ea68:	strd	r2, [sp, #64]	; 0x40
   5ea6c:	lsl	r3, r5, #30
   5ea70:	orr	r6, r3, r6, lsr #2
   5ea74:	str	r6, [r7, #-4000]	; 0xfffff060
   5ea78:	ldr	r6, [sp, #8]
   5ea7c:	lsr	r2, r5, #28
   5ea80:	lsl	r3, ip, #30
   5ea84:	orr	r4, r2, ip, lsl #4
   5ea88:	str	r4, [r7, #-3992]	; 0xfffff068
   5ea8c:	lsr	r2, ip, #28
   5ea90:	orr	r6, r3, r6, lsr #2
   5ea94:	str	r6, [r7, #-3996]	; 0xfffff064
   5ea98:	ldr	r7, [sp, #8]
   5ea9c:	add	r4, sp, #8192	; 0x2000
   5eaa0:	ldr	r6, [sp, #12]
   5eaa4:	mov	r5, ip
   5eaa8:	ldrd	r0, [sp, #40]	; 0x28
   5eaac:	orr	ip, r2, r7, lsl #4
   5eab0:	lsl	r3, r7, #25
   5eab4:	ldr	r7, [sp, #172]	; 0xac
   5eab8:	orr	r5, r3, r5, lsr #7
   5eabc:	str	ip, [r4, #-3988]	; 0xfffff06c
   5eac0:	lsl	r3, r6, #25
   5eac4:	ldr	ip, [sp, #8]
   5eac8:	bic	r0, r8, r0
   5eacc:	lsr	r7, r7, #7
   5ead0:	str	r7, [sp, #1020]	; 0x3fc
   5ead4:	ldrd	r6, [sp, #96]	; 0x60
   5ead8:	bic	r1, r9, r1
   5eadc:	str	r5, [r4, #-3984]	; 0xfffff070
   5eae0:	orr	ip, r3, ip, lsr #7
   5eae4:	str	ip, [r4, #-3980]	; 0xfffff074
   5eae8:	movw	r4, #45736	; 0xb2a8
   5eaec:	movt	r4, #15479	; 0x3c77
   5eaf0:	ldr	r3, [sp, #184]	; 0xb8
   5eaf4:	adds	r4, r4, r6
   5eaf8:	movw	r5, #2747	; 0xabb
   5eafc:	movt	r5, #30314	; 0x766a
   5eb00:	ldr	r2, [sp, #116]	; 0x74
   5eb04:	adc	r5, r5, r7
   5eb08:	ldr	r7, [sp, #188]	; 0xbc
   5eb0c:	lsr	r3, r3, #7
   5eb10:	lsr	r2, r2, #7
   5eb14:	str	r2, [sp, #1036]	; 0x40c
   5eb18:	orr	r7, r3, r7, lsl #25
   5eb1c:	ldrd	r2, [sp, #176]	; 0xb0
   5eb20:	str	r7, [sp, #1048]	; 0x418
   5eb24:	adds	r4, r4, r2
   5eb28:	ldrd	r6, [sp, #72]	; 0x48
   5eb2c:	adc	r5, r5, r3
   5eb30:	ldrd	r2, [sp, #40]	; 0x28
   5eb34:	and	r2, r2, r6
   5eb38:	and	r3, r3, r7
   5eb3c:	ldrd	r6, [sp, #64]	; 0x40
   5eb40:	adds	r6, r6, r4
   5eb44:	eor	r4, r0, r2
   5eb48:	adc	r7, r7, r5
   5eb4c:	eor	r5, r1, r3
   5eb50:	ldrd	r0, [sp]
   5eb54:	adds	r4, r4, r6
   5eb58:	adc	r5, r5, r7
   5eb5c:	ldrd	r6, [sp, #48]	; 0x30
   5eb60:	adds	r0, r0, r4
   5eb64:	adc	r1, r1, r5
   5eb68:	strd	r0, [sp, #64]	; 0x40
   5eb6c:	add	r1, sp, #4096	; 0x1000
   5eb70:	eor	r6, r6, sl
   5eb74:	eor	r7, r7, fp
   5eb78:	ldrd	r2, [r1, #96]	; 0x60
   5eb7c:	ldrd	r0, [r1, #104]	; 0x68
   5eb80:	eor	r2, r2, r0
   5eb84:	eor	r3, r3, r1
   5eb88:	strd	r2, [sp]
   5eb8c:	ldrd	r2, [sp, #8]
   5eb90:	ldrd	r0, [sp, #48]	; 0x30
   5eb94:	and	r2, r2, r6
   5eb98:	and	r3, r3, r7
   5eb9c:	strd	r2, [sp, #104]	; 0x68
   5eba0:	and	r0, r0, sl
   5eba4:	ldr	r3, [sp, #64]	; 0x40
   5eba8:	and	r1, r1, fp
   5ebac:	ldrd	r6, [sp]
   5ebb0:	lsr	ip, r3, #18
   5ebb4:	add	r3, sp, #4096	; 0x1000
   5ebb8:	ldrd	r2, [r3, #112]	; 0x70
   5ebbc:	eor	r6, r6, r2
   5ebc0:	eor	r7, r7, r3
   5ebc4:	ldr	r3, [sp, #68]	; 0x44
   5ebc8:	strd	r6, [sp]
   5ebcc:	ldrd	r6, [sp, #104]	; 0x68
   5ebd0:	ldr	r2, [sp, #64]	; 0x40
   5ebd4:	orr	r3, ip, r3, lsl #14
   5ebd8:	eor	r0, r0, r6
   5ebdc:	add	r6, sp, #8192	; 0x2000
   5ebe0:	ldr	ip, [sp, #68]	; 0x44
   5ebe4:	eor	r1, r1, r7
   5ebe8:	str	r3, [r6, #-3976]	; 0xfffff078
   5ebec:	add	r3, sp, #8192	; 0x2000
   5ebf0:	lsr	r7, r2, #14
   5ebf4:	orr	r2, r7, ip, lsl #18
   5ebf8:	str	r2, [r3, #-3968]	; 0xfffff080
   5ebfc:	ldrd	r2, [sp]
   5ec00:	lsr	r6, ip, #18
   5ec04:	lsr	ip, ip, #14
   5ec08:	adds	r2, r2, r0
   5ec0c:	ldr	r0, [sp, #64]	; 0x40
   5ec10:	adc	r3, r3, r1
   5ec14:	lsl	r7, r0, #23
   5ec18:	orr	r1, r6, r0, lsl #14
   5ec1c:	add	r0, sp, #8192	; 0x2000
   5ec20:	ldr	r6, [sp, #68]	; 0x44
   5ec24:	str	r1, [r0, #-3972]	; 0xfffff07c
   5ec28:	ldr	r1, [sp, #64]	; 0x40
   5ec2c:	orr	r6, r7, r6, lsr #9
   5ec30:	ldr	r7, [sp, #68]	; 0x44
   5ec34:	str	r6, [r0, #-3960]	; 0xfffff088
   5ec38:	orr	r1, ip, r1, lsl #18
   5ec3c:	str	r1, [r0, #-3964]	; 0xfffff084
   5ec40:	adds	r0, r2, r4
   5ec44:	add	r2, sp, #8192	; 0x2000
   5ec48:	adc	r1, r3, r5
   5ec4c:	strd	r0, [sp]
   5ec50:	ldr	r1, [sp, #64]	; 0x40
   5ec54:	lsl	ip, r7, #23
   5ec58:	ldrd	r4, [sp, #120]	; 0x78
   5ec5c:	movw	r0, #44774	; 0xaee6
   5ec60:	movt	r0, #18413	; 0x47ed
   5ec64:	add	r3, sp, #4096	; 0x1000
   5ec68:	orr	r1, ip, r1, lsr #9
   5ec6c:	adds	r0, r0, r4
   5ec70:	str	r1, [r2, #-3956]	; 0xfffff08c
   5ec74:	movw	r1, #51502	; 0xc92e
   5ec78:	movt	r1, #33218	; 0x81c2
   5ec7c:	ldrd	r6, [r3, #120]	; 0x78
   5ec80:	adc	r1, r1, r5
   5ec84:	add	r5, sp, #4096	; 0x1000
   5ec88:	ldrd	r2, [r3, #128]	; 0x80
   5ec8c:	adds	r0, r0, r8
   5ec90:	ldrd	r4, [r5, #136]	; 0x88
   5ec94:	adc	r1, r1, r9
   5ec98:	eor	r6, r6, r2
   5ec9c:	eor	r7, r7, r3
   5eca0:	ldrd	r8, [sp, #72]	; 0x48
   5eca4:	eor	r6, r6, r4
   5eca8:	eor	r7, r7, r5
   5ecac:	ldrd	r4, [sp, #64]	; 0x40
   5ecb0:	ldr	r3, [sp]
   5ecb4:	add	r2, sp, #8192	; 0x2000
   5ecb8:	bic	r5, r9, r5
   5ecbc:	ldr	r9, [sp, #4]
   5ecc0:	adds	r0, r0, r6
   5ecc4:	bic	r4, r8, r4
   5ecc8:	lsl	ip, r3, #30
   5eccc:	lsr	r3, r3, #28
   5ecd0:	orr	r9, ip, r9, lsr #2
   5ecd4:	str	r9, [r2, #-3952]	; 0xfffff090
   5ecd8:	ldr	r9, [sp, #4]
   5ecdc:	adc	r1, r1, r7
   5ece0:	ldrd	r6, [sp, #40]	; 0x28
   5ece4:	orr	ip, r3, r9, lsl #4
   5ece8:	str	ip, [r2, #-3944]	; 0xfffff098
   5ecec:	ldrd	r2, [sp, #64]	; 0x40
   5ecf0:	lsr	ip, r9, #28
   5ecf4:	lsl	r8, r9, #30
   5ecf8:	and	r3, r3, r7
   5ecfc:	ldr	r7, [sp]
   5ed00:	and	r2, r2, r6
   5ed04:	eor	r3, r3, r5
   5ed08:	eor	r2, r2, r4
   5ed0c:	add	r5, sp, #8192	; 0x2000
   5ed10:	orr	r9, r8, r7, lsr #2
   5ed14:	orr	r6, ip, r7, lsl #4
   5ed18:	lsl	r4, r7, #25
   5ed1c:	ldr	r7, [sp, #4]
   5ed20:	adds	r2, r2, r0
   5ed24:	str	r6, [r5, #-3940]	; 0xfffff09c
   5ed28:	adc	r3, r3, r1
   5ed2c:	ldrd	r0, [sp, #48]	; 0x30
   5ed30:	orr	r7, r4, r7, lsr #7
   5ed34:	str	r7, [r5, #-3936]	; 0xfffff0a0
   5ed38:	ldrd	r6, [sp, #8]
   5ed3c:	adds	r4, r2, sl
   5ed40:	ldr	r8, [sp, #4]
   5ed44:	eor	r7, r7, r1
   5ed48:	ldr	r1, [sp]
   5ed4c:	str	r9, [r5, #-3948]	; 0xfffff094
   5ed50:	add	r9, sp, #4096	; 0x1000
   5ed54:	lsl	ip, r8, #25
   5ed58:	eor	r6, r6, r0
   5ed5c:	orr	r1, ip, r1, lsr #7
   5ed60:	str	r1, [r5, #-3932]	; 0xfffff0a4
   5ed64:	adc	r5, r3, fp
   5ed68:	ldrd	sl, [sp]
   5ed6c:	ldrd	r0, [r9, #144]	; 0x90
   5ed70:	ldrd	r8, [r9, #152]	; 0x98
   5ed74:	and	r7, r7, fp
   5ed78:	add	fp, sp, #4096	; 0x1000
   5ed7c:	strd	r4, [sp, #104]	; 0x68
   5ed80:	eor	r0, r0, r8
   5ed84:	ldrd	r4, [sp, #8]
   5ed88:	eor	r1, r1, r9
   5ed8c:	ldrd	r8, [sp, #48]	; 0x30
   5ed90:	and	r6, r6, sl
   5ed94:	ldrd	sl, [fp, #160]	; 0xa0
   5ed98:	and	r4, r4, r8
   5ed9c:	ldr	ip, [sp, #104]	; 0x68
   5eda0:	eor	r4, r4, r6
   5eda4:	eor	r0, r0, sl
   5eda8:	adds	r0, r0, r4
   5edac:	ldr	r4, [sp, #108]	; 0x6c
   5edb0:	lsr	r6, ip, #18
   5edb4:	and	r5, r5, r9
   5edb8:	eor	r5, r5, r7
   5edbc:	eor	r1, r1, fp
   5edc0:	orr	r4, r6, r4, lsl #14
   5edc4:	ldr	r6, [sp, #108]	; 0x6c
   5edc8:	add	r8, sp, #8192	; 0x2000
   5edcc:	ldr	sl, [sp, #104]	; 0x68
   5edd0:	adc	r1, r1, r5
   5edd4:	lsr	ip, ip, #14
   5edd8:	add	r5, sp, #8192	; 0x2000
   5eddc:	orr	r7, ip, r6, lsl #18
   5ede0:	str	r7, [r8, #-3920]	; 0xfffff0b0
   5ede4:	adds	r8, r0, r2
   5ede8:	add	r2, sp, #8192	; 0x2000
   5edec:	str	r4, [r5, #-3928]	; 0xfffff0a8
   5edf0:	add	r7, sp, #8192	; 0x2000
   5edf4:	lsr	r4, r6, #14
   5edf8:	adc	r9, r1, r3
   5edfc:	lsr	r5, r6, #18
   5ee00:	orr	r3, r4, sl, lsl #18
   5ee04:	lsl	ip, sl, #23
   5ee08:	str	r3, [r2, #-3916]	; 0xfffff0b4
   5ee0c:	lsl	r3, r6, #23
   5ee10:	orr	r4, ip, r6, lsr #9
   5ee14:	orr	fp, r5, sl, lsl #14
   5ee18:	orr	r6, r3, sl, lsr #9
   5ee1c:	str	fp, [r2, #-3924]	; 0xfffff0ac
   5ee20:	str	r6, [r7, #-3908]	; 0xfffff0bc
   5ee24:	add	r7, sp, #4096	; 0x1000
   5ee28:	ldrd	sl, [sp, #128]	; 0x80
   5ee2c:	movw	r0, #13627	; 0x353b
   5ee30:	movt	r0, #5250	; 0x1482
   5ee34:	str	r4, [r2, #-3912]	; 0xfffff0b8
   5ee38:	adds	r0, r0, sl
   5ee3c:	ldrd	r4, [r7, #168]	; 0xa8
   5ee40:	add	sl, sp, #8192	; 0x2000
   5ee44:	ldrd	r6, [r7, #176]	; 0xb0
   5ee48:	lsl	r2, r8, #30
   5ee4c:	lsr	r3, r8, #28
   5ee50:	eor	r4, r4, r6
   5ee54:	eor	r5, r5, r7
   5ee58:	movw	r1, #11397	; 0x2c85
   5ee5c:	orr	r7, r2, r9, lsr #2
   5ee60:	movt	r1, #37490	; 0x9272
   5ee64:	str	r7, [sl, #-3904]	; 0xfffff0c0
   5ee68:	ldrd	r6, [sp, #72]	; 0x48
   5ee6c:	adc	r1, r1, fp
   5ee70:	orr	fp, r3, r9, lsl #4
   5ee74:	str	fp, [sl, #-3896]	; 0xfffff0c8
   5ee78:	add	fp, sp, #4096	; 0x1000
   5ee7c:	adds	r0, r0, r6
   5ee80:	adc	r1, r1, r7
   5ee84:	add	r7, sp, #8192	; 0x2000
   5ee88:	ldrd	sl, [fp, #184]	; 0xb8
   5ee8c:	lsl	ip, r9, #30
   5ee90:	orr	r6, ip, r8, lsr #2
   5ee94:	add	ip, sp, #8192	; 0x2000
   5ee98:	eor	r4, r4, sl
   5ee9c:	eor	r5, r5, fp
   5eea0:	str	r6, [r7, #-3900]	; 0xfffff0c4
   5eea4:	lsr	r3, r9, #28
   5eea8:	ldrd	r6, [sp, #40]	; 0x28
   5eeac:	lsl	r2, r8, #25
   5eeb0:	ldrd	sl, [sp, #104]	; 0x68
   5eeb4:	adds	r0, r0, r4
   5eeb8:	adc	r1, r1, r5
   5eebc:	bic	sl, r6, sl
   5eec0:	bic	fp, r7, fp
   5eec4:	orr	r7, r3, r8, lsl #4
   5eec8:	orr	r3, r2, r9, lsr #7
   5eecc:	str	r7, [ip, #-3892]	; 0xfffff0cc
   5eed0:	str	r3, [ip, #-3888]	; 0xfffff0d0
   5eed4:	ldrd	r6, [sp, #104]	; 0x68
   5eed8:	ldrd	r2, [sp, #64]	; 0x40
   5eedc:	and	r6, r6, r2
   5eee0:	and	r7, r7, r3
   5eee4:	eor	r4, sl, r6
   5eee8:	eor	r5, fp, r7
   5eeec:	ldrd	sl, [sp, #8]
   5eef0:	adds	r2, r0, r4
   5eef4:	ldrd	r6, [sp]
   5eef8:	lsl	r3, r9, #25
   5eefc:	eor	r7, r7, fp
   5ef00:	orr	fp, r3, r8, lsr #7
   5ef04:	adc	r3, r1, r5
   5ef08:	add	r5, sp, #4096	; 0x1000
   5ef0c:	str	fp, [ip, #-3884]	; 0xfffff0d4
   5ef10:	eor	r6, r6, sl
   5ef14:	ldrd	r0, [r5, #192]	; 0xc0
   5ef18:	and	r6, r6, r8
   5ef1c:	ldrd	r4, [r5, #200]	; 0xc8
   5ef20:	and	r7, r7, r9
   5ef24:	ldrd	sl, [sp, #8]
   5ef28:	eor	r0, r0, r4
   5ef2c:	eor	r1, r1, r5
   5ef30:	ldrd	r4, [sp]
   5ef34:	and	r4, r4, sl
   5ef38:	and	r5, r5, fp
   5ef3c:	ldrd	sl, [sp, #48]	; 0x30
   5ef40:	eor	r4, r4, r6
   5ef44:	eor	r5, r5, r7
   5ef48:	adds	sl, sl, r2
   5ef4c:	adc	fp, fp, r3
   5ef50:	strd	sl, [sp, #48]	; 0x30
   5ef54:	add	fp, sp, #4096	; 0x1000
   5ef58:	ldr	ip, [sp, #48]	; 0x30
   5ef5c:	ldrd	sl, [fp, #208]	; 0xd0
   5ef60:	mov	r7, ip
   5ef64:	eor	r0, r0, sl
   5ef68:	eor	r1, r1, fp
   5ef6c:	adds	r4, r4, r0
   5ef70:	lsr	r0, ip, #18
   5ef74:	adc	r5, r5, r1
   5ef78:	adds	sl, r4, r2
   5ef7c:	ldr	r4, [sp, #52]	; 0x34
   5ef80:	adc	fp, r5, r3
   5ef84:	ldr	r2, [sp, #52]	; 0x34
   5ef88:	add	r3, sp, #8192	; 0x2000
   5ef8c:	lsr	r1, ip, #14
   5ef90:	orr	r5, r1, r4, lsl #18
   5ef94:	lsr	r1, r4, #14
   5ef98:	orr	r2, r0, r2, lsl #14
   5ef9c:	add	r0, sp, #8192	; 0x2000
   5efa0:	str	r2, [r3, #-3880]	; 0xfffff0d8
   5efa4:	lsr	r2, r4, #18
   5efa8:	str	r5, [r3, #-3872]	; 0xfffff0e0
   5efac:	lsl	r3, ip, #23
   5efb0:	orr	ip, r2, ip, lsl #14
   5efb4:	orr	r2, r1, r7, lsl #18
   5efb8:	ldr	r7, [sp, #52]	; 0x34
   5efbc:	mov	r6, r4
   5efc0:	str	ip, [r0, #-3876]	; 0xfffff0dc
   5efc4:	orr	r6, r3, r6, lsr #9
   5efc8:	ldr	ip, [sp, #48]	; 0x30
   5efcc:	mov	r4, #868	; 0x364
   5efd0:	str	r2, [r0, #-3868]	; 0xfffff0e4
   5efd4:	lsl	r1, r7, #23
   5efd8:	str	r6, [r0, #-3864]	; 0xfffff0e8
   5efdc:	lsl	r2, sl, #30
   5efe0:	ldrd	r6, [sp, #136]	; 0x88
   5efe4:	orr	ip, r1, ip, lsr #9
   5efe8:	movt	r4, #19697	; 0x4cf1
   5efec:	orr	r1, r2, fp, lsr #2
   5eff0:	str	r1, [r0, #-3856]	; 0xfffff0f0
   5eff4:	lsl	r1, fp, #30
   5eff8:	adds	r6, r6, r4
   5effc:	orr	r4, r1, sl, lsr #2
   5f000:	add	r1, sp, #4096	; 0x1000
   5f004:	lsr	r3, sl, #28
   5f008:	movw	r5, #59553	; 0xe8a1
   5f00c:	movt	r5, #41663	; 0xa2bf
   5f010:	orr	r2, r3, fp, lsl #4
   5f014:	adc	r7, r7, r5
   5f018:	str	ip, [r0, #-3860]	; 0xfffff0ec
   5f01c:	lsl	r3, sl, #25
   5f020:	str	r2, [r0, #-3848]	; 0xfffff0f8
   5f024:	lsr	r2, fp, #28
   5f028:	str	r4, [r0, #-3852]	; 0xfffff0f4
   5f02c:	add	ip, sp, #8192	; 0x2000
   5f030:	ldrd	r4, [r1, #216]	; 0xd8
   5f034:	ldrd	r0, [r1, #224]	; 0xe0
   5f038:	eor	r4, r4, r0
   5f03c:	eor	r5, r5, r1
   5f040:	orr	r0, r3, fp, lsr #7
   5f044:	orr	r1, r2, sl, lsl #4
   5f048:	ldrd	r2, [sp, #40]	; 0x28
   5f04c:	str	r1, [ip, #-3844]	; 0xfffff0fc
   5f050:	lsl	r1, fp, #25
   5f054:	adds	r2, r2, r6
   5f058:	str	r0, [ip, #-3840]	; 0xfffff100
   5f05c:	adc	r3, r3, r7
   5f060:	add	r7, sp, #4096	; 0x1000
   5f064:	strd	r2, [sp, #40]	; 0x28
   5f068:	ldrd	r6, [r7, #232]	; 0xe8
   5f06c:	ldrd	r2, [sp, #48]	; 0x30
   5f070:	eor	r4, r4, r6
   5f074:	eor	r5, r5, r7
   5f078:	ldrd	r6, [sp, #64]	; 0x40
   5f07c:	bic	r2, r6, r2
   5f080:	bic	r3, r7, r3
   5f084:	orr	r7, r1, sl, lsr #7
   5f088:	ldrd	r0, [sp, #48]	; 0x30
   5f08c:	str	r7, [ip, #-3836]	; 0xfffff104
   5f090:	ldrd	r6, [sp, #104]	; 0x68
   5f094:	and	r0, r0, r6
   5f098:	and	r1, r1, r7
   5f09c:	ldrd	r6, [sp, #40]	; 0x28
   5f0a0:	eor	r2, r2, r0
   5f0a4:	eor	r3, r3, r1
   5f0a8:	adds	r6, r6, r4
   5f0ac:	adc	r7, r7, r5
   5f0b0:	strd	r6, [sp, #40]	; 0x28
   5f0b4:	add	r7, sp, #4096	; 0x1000
   5f0b8:	ldrd	r4, [sp]
   5f0bc:	ldrd	r0, [r7, #240]	; 0xf0
   5f0c0:	eor	r4, r4, r8
   5f0c4:	ldrd	r6, [r7, #248]	; 0xf8
   5f0c8:	eor	r5, r5, r9
   5f0cc:	eor	r0, r0, r6
   5f0d0:	eor	r1, r1, r7
   5f0d4:	strd	r0, [sp, #72]	; 0x48
   5f0d8:	and	r0, r4, sl
   5f0dc:	and	r1, r5, fp
   5f0e0:	ldrd	r4, [sp, #40]	; 0x28
   5f0e4:	strd	r0, [sp, #176]	; 0xb0
   5f0e8:	adds	r2, r2, r4
   5f0ec:	ldrd	r0, [sp, #72]	; 0x48
   5f0f0:	adc	r3, r3, r5
   5f0f4:	add	r5, sp, #4352	; 0x1100
   5f0f8:	ldrd	r6, [sp]
   5f0fc:	ldrd	r4, [r5]
   5f100:	and	r6, r6, r8
   5f104:	and	r7, r7, r9
   5f108:	eor	r0, r0, r4
   5f10c:	eor	r1, r1, r5
   5f110:	ldrd	r4, [sp, #176]	; 0xb0
   5f114:	eor	r4, r4, r6
   5f118:	eor	r5, r5, r7
   5f11c:	ldrd	r6, [sp, #8]
   5f120:	adds	r4, r4, r0
   5f124:	adc	r5, r5, r1
   5f128:	ldrd	r0, [sp, #104]	; 0x68
   5f12c:	adds	r6, r6, r2
   5f130:	adc	r7, r7, r3
   5f134:	strd	r6, [sp, #72]	; 0x48
   5f138:	bic	r6, r0, r6
   5f13c:	bic	r7, r1, r7
   5f140:	strd	r6, [sp, #40]	; 0x28
   5f144:	adds	r6, r4, r2
   5f148:	adc	r7, r5, r3
   5f14c:	strd	r6, [sp, #8]
   5f150:	ldr	r7, [sp, #72]	; 0x48
   5f154:	ldr	r1, [sp, #76]	; 0x4c
   5f158:	ldr	r0, [sp, #76]	; 0x4c
   5f15c:	lsr	r3, r7, #18
   5f160:	lsr	r2, r7, #14
   5f164:	orr	r4, r2, r1, lsl #18
   5f168:	lsr	r2, r1, #14
   5f16c:	orr	r0, r3, r0, lsl #14
   5f170:	lsr	r3, r1, #18
   5f174:	str	r0, [ip, #-3832]	; 0xfffff108
   5f178:	orr	r6, r3, r7, lsl #14
   5f17c:	str	r4, [ip, #-3824]	; 0xfffff110
   5f180:	orr	r0, r2, r7, lsl #18
   5f184:	str	r6, [ip, #-3828]	; 0xfffff10c
   5f188:	lsl	r3, r7, #23
   5f18c:	ldrd	r6, [sp, #144]	; 0x90
   5f190:	mov	r5, r1
   5f194:	movw	r4, #12289	; 0x3001
   5f198:	movt	r4, #48194	; 0xbc42
   5f19c:	orr	r1, r3, r1, lsr #9
   5f1a0:	adds	r6, r6, r4
   5f1a4:	lsl	r3, r5, #23
   5f1a8:	movw	r5, #26187	; 0x664b
   5f1ac:	movt	r5, #43034	; 0xa81a
   5f1b0:	str	r1, [ip, #-3816]	; 0xfffff118
   5f1b4:	adc	r7, r7, r5
   5f1b8:	ldr	r5, [sp, #72]	; 0x48
   5f1bc:	add	r1, sp, #4608	; 0x1200
   5f1c0:	str	r0, [ip, #-3820]	; 0xfffff114
   5f1c4:	orr	r5, r3, r5, lsr #9
   5f1c8:	str	r5, [ip, #-3812]	; 0xfffff11c
   5f1cc:	ldrd	r4, [r1, #-248]	; 0xffffff08
   5f1d0:	ldrd	r0, [r1, #-240]	; 0xffffff10
   5f1d4:	ldrd	r2, [sp, #64]	; 0x40
   5f1d8:	eor	r5, r5, r1
   5f1dc:	add	r1, sp, #4608	; 0x1200
   5f1e0:	eor	r4, r4, r0
   5f1e4:	adds	r6, r6, r2
   5f1e8:	ldrd	r0, [r1, #-232]	; 0xffffff18
   5f1ec:	adc	r7, r7, r3
   5f1f0:	ldrd	r2, [sp, #72]	; 0x48
   5f1f4:	eor	r4, r4, r0
   5f1f8:	eor	r5, r5, r1
   5f1fc:	adds	r4, r4, r6
   5f200:	ldrd	r0, [sp, #48]	; 0x30
   5f204:	adc	r5, r5, r7
   5f208:	ldrd	r6, [sp, #40]	; 0x28
   5f20c:	and	r2, r2, r0
   5f210:	and	r3, r3, r1
   5f214:	eor	r2, r2, r6
   5f218:	ldrd	r0, [sp]
   5f21c:	adds	r6, r4, r2
   5f220:	eor	r3, r3, r7
   5f224:	adc	r7, r5, r3
   5f228:	ldr	ip, [sp, #8]
   5f22c:	adds	r0, r0, r6
   5f230:	ldr	r5, [sp, #12]
   5f234:	adc	r1, r1, r7
   5f238:	strd	r0, [sp, #40]	; 0x28
   5f23c:	ldr	r1, [sp, #12]
   5f240:	add	r4, sp, #8192	; 0x2000
   5f244:	lsl	r2, ip, #30
   5f248:	lsr	r3, ip, #28
   5f24c:	orr	ip, r3, r5, lsl #4
   5f250:	str	ip, [r4, #-3800]	; 0xfffff128
   5f254:	orr	r1, r2, r1, lsr #2
   5f258:	str	r1, [r4, #-3808]	; 0xfffff120
   5f25c:	ldr	r4, [sp, #8]
   5f260:	lsr	r1, r5, #28
   5f264:	lsl	r2, r5, #30
   5f268:	add	ip, sp, #8192	; 0x2000
   5f26c:	orr	r5, r2, r4, lsr #2
   5f270:	orr	r0, r1, r4, lsl #4
   5f274:	ldr	r2, [sp, #12]
   5f278:	lsl	r3, r4, #25
   5f27c:	ldr	r1, [sp, #12]
   5f280:	str	r5, [ip, #-3804]	; 0xfffff124
   5f284:	add	r5, sp, #8192	; 0x2000
   5f288:	str	r0, [ip, #-3796]	; 0xfffff12c
   5f28c:	eor	r0, sl, r8
   5f290:	orr	r1, r3, r1, lsr #7
   5f294:	ldr	r3, [sp, #40]	; 0x28
   5f298:	str	r1, [ip, #-3792]	; 0xfffff130
   5f29c:	lsl	ip, r2, #25
   5f2a0:	orr	r4, ip, r4, lsr #7
   5f2a4:	ldr	ip, [sp, #44]	; 0x2c
   5f2a8:	lsr	r2, r3, #18
   5f2ac:	lsr	r3, r3, #14
   5f2b0:	str	r4, [r5, #-3788]	; 0xfffff134
   5f2b4:	eor	r1, fp, r9
   5f2b8:	orr	ip, r2, ip, lsl #14
   5f2bc:	ldr	r2, [sp, #44]	; 0x2c
   5f2c0:	str	ip, [r5, #-3784]	; 0xfffff138
   5f2c4:	orr	r4, r3, r2, lsl #18
   5f2c8:	str	r4, [r5, #-3776]	; 0xfffff140
   5f2cc:	ldr	r4, [sp, #40]	; 0x28
   5f2d0:	lsr	ip, r2, #18
   5f2d4:	lsr	r2, r2, #14
   5f2d8:	lsl	r3, r4, #23
   5f2dc:	ldrd	r4, [sp, #8]
   5f2e0:	and	r4, r4, r0
   5f2e4:	and	r5, r5, r1
   5f2e8:	strd	r4, [sp]
   5f2ec:	add	r0, sp, #8192	; 0x2000
   5f2f0:	ldr	r5, [sp, #40]	; 0x28
   5f2f4:	add	r1, sp, #4608	; 0x1200
   5f2f8:	orr	r5, ip, r5, lsl #14
   5f2fc:	str	r5, [r0, #-3780]	; 0xfffff13c
   5f300:	ldrd	r4, [r1, #-224]	; 0xffffff20
   5f304:	add	ip, sp, #8192	; 0x2000
   5f308:	ldrd	r0, [r1, #-216]	; 0xffffff28
   5f30c:	eor	r5, r5, r1
   5f310:	ldr	r1, [sp, #40]	; 0x28
   5f314:	eor	r4, r4, r0
   5f318:	ldr	r0, [sp, #44]	; 0x2c
   5f31c:	orr	r1, r2, r1, lsl #18
   5f320:	str	r1, [ip, #-3772]	; 0xfffff144
   5f324:	ldr	r1, [sp, #44]	; 0x2c
   5f328:	orr	r0, r3, r0, lsr #9
   5f32c:	str	r0, [ip, #-3768]	; 0xfffff148
   5f330:	and	r2, sl, r8
   5f334:	and	r3, fp, r9
   5f338:	lsl	ip, r1, #23
   5f33c:	add	r1, sp, #4608	; 0x1200
   5f340:	ldrd	r0, [r1, #-208]	; 0xffffff30
   5f344:	eor	r4, r4, r0
   5f348:	eor	r5, r5, r1
   5f34c:	ldrd	r0, [sp]
   5f350:	eor	r0, r0, r2
   5f354:	ldr	r2, [sp, #40]	; 0x28
   5f358:	eor	r1, r1, r3
   5f35c:	add	r3, sp, #8192	; 0x2000
   5f360:	adds	r0, r0, r4
   5f364:	orr	r2, ip, r2, lsr #9
   5f368:	str	r2, [r3, #-3764]	; 0xfffff14c
   5f36c:	add	r3, sp, #4608	; 0x1200
   5f370:	adc	r1, r1, r5
   5f374:	ldrd	r4, [r3, #-200]	; 0xffffff38
   5f378:	ldrd	r2, [r3, #-192]	; 0xffffff40
   5f37c:	eor	r4, r4, r2
   5f380:	adds	r2, r0, r6
   5f384:	eor	r5, r5, r3
   5f388:	adc	r3, r1, r7
   5f38c:	ldrd	r6, [sp, #152]	; 0x98
   5f390:	strd	r2, [sp]
   5f394:	movw	r2, #38801	; 0x9791
   5f398:	movt	r2, #53496	; 0xd0f8
   5f39c:	movw	r3, #35696	; 0x8b70
   5f3a0:	adds	r2, r2, r6
   5f3a4:	add	r6, sp, #4608	; 0x1200
   5f3a8:	movt	r3, #49739	; 0xc24b
   5f3ac:	ldr	ip, [sp]
   5f3b0:	ldrd	r0, [r6, #-184]	; 0xffffff48
   5f3b4:	adc	r3, r3, r7
   5f3b8:	ldrd	r6, [sp, #40]	; 0x28
   5f3bc:	eor	r0, r0, r4
   5f3c0:	eor	r1, r1, r5
   5f3c4:	strd	r0, [sp, #64]	; 0x40
   5f3c8:	ldrd	r0, [sp, #104]	; 0x68
   5f3cc:	ldrd	r4, [sp, #48]	; 0x30
   5f3d0:	adds	r2, r2, r0
   5f3d4:	adc	r3, r3, r1
   5f3d8:	ldrd	r0, [sp, #40]	; 0x28
   5f3dc:	bic	r0, r4, r0
   5f3e0:	bic	r1, r5, r1
   5f3e4:	ldrd	r4, [sp, #72]	; 0x48
   5f3e8:	and	r6, r6, r4
   5f3ec:	and	r7, r7, r5
   5f3f0:	ldrd	r4, [sp, #64]	; 0x40
   5f3f4:	eor	r6, r6, r0
   5f3f8:	ldr	r0, [sp, #4]
   5f3fc:	eor	r7, r7, r1
   5f400:	adds	r4, r4, r2
   5f404:	add	r1, sp, #8192	; 0x2000
   5f408:	adc	r5, r5, r3
   5f40c:	adds	r6, r6, r4
   5f410:	ldr	r4, [sp, #4]
   5f414:	lsl	r2, ip, #30
   5f418:	lsr	r3, ip, #28
   5f41c:	orr	r0, r2, r0, lsr #2
   5f420:	str	r0, [r1, #-3760]	; 0xfffff150
   5f424:	adc	r7, r7, r5
   5f428:	ldr	r0, [sp]
   5f42c:	orr	r5, r3, r4, lsl #4
   5f430:	lsl	r2, r4, #30
   5f434:	str	r5, [r1, #-3752]	; 0xfffff158
   5f438:	mov	ip, r4
   5f43c:	lsr	r1, r4, #28
   5f440:	adds	r4, r6, r8
   5f444:	add	r8, sp, #8192	; 0x2000
   5f448:	adc	r5, r7, r9
   5f44c:	lsl	r3, r0, #25
   5f450:	orr	r9, r1, r0, lsl #4
   5f454:	strd	r4, [sp, #64]	; 0x40
   5f458:	orr	r5, r2, r0, lsr #2
   5f45c:	str	r5, [r8, #-3756]	; 0xfffff154
   5f460:	str	r9, [r8, #-3748]	; 0xfffff15c
   5f464:	orr	ip, r3, ip, lsr #7
   5f468:	ldr	r0, [sp, #4]
   5f46c:	add	r9, sp, #4608	; 0x1200
   5f470:	ldr	r2, [sp]
   5f474:	str	ip, [r8, #-3744]	; 0xfffff160
   5f478:	add	ip, sp, #8192	; 0x2000
   5f47c:	lsl	r3, r0, #25
   5f480:	ldrd	r0, [sp, #8]
   5f484:	orr	r2, r3, r2, lsr #7
   5f488:	str	r2, [r8, #-3740]	; 0xfffff164
   5f48c:	lsr	r2, r4, #18
   5f490:	ldr	r4, [sp, #64]	; 0x40
   5f494:	eor	r0, r0, sl
   5f498:	eor	r1, r1, fp
   5f49c:	lsr	r3, r4, #14
   5f4a0:	ldrd	r4, [r9, #-176]	; 0xffffff50
   5f4a4:	ldrd	r8, [r9, #-168]	; 0xffffff58
   5f4a8:	eor	r4, r4, r8
   5f4ac:	eor	r5, r5, r9
   5f4b0:	ldrd	r8, [sp]
   5f4b4:	and	r0, r0, r8
   5f4b8:	and	r1, r1, r9
   5f4bc:	ldr	r8, [sp, #68]	; 0x44
   5f4c0:	ldr	r9, [sp, #68]	; 0x44
   5f4c4:	orr	r9, r2, r9, lsl #14
   5f4c8:	str	r9, [ip, #-3736]	; 0xfffff168
   5f4cc:	orr	r9, r3, r8, lsl #18
   5f4d0:	str	r9, [ip, #-3728]	; 0xfffff170
   5f4d4:	add	r9, sp, #4608	; 0x1200
   5f4d8:	lsr	r2, r8, #18
   5f4dc:	lsr	r3, r8, #14
   5f4e0:	ldr	ip, [sp, #64]	; 0x40
   5f4e4:	ldrd	r8, [r9, #-160]	; 0xffffff60
   5f4e8:	eor	r5, r5, r9
   5f4ec:	ldr	r9, [sp, #64]	; 0x40
   5f4f0:	eor	r4, r4, r8
   5f4f4:	add	r8, sp, #8192	; 0x2000
   5f4f8:	orr	ip, r2, ip, lsl #14
   5f4fc:	str	ip, [r8, #-3732]	; 0xfffff16c
   5f500:	orr	ip, r3, r9, lsl #18
   5f504:	ldr	r3, [sp, #68]	; 0x44
   5f508:	lsl	r2, r9, #23
   5f50c:	str	ip, [r8, #-3724]	; 0xfffff174
   5f510:	orr	r3, r2, r3, lsr #9
   5f514:	str	r3, [r8, #-3720]	; 0xfffff178
   5f518:	ldrd	r2, [sp, #8]
   5f51c:	ldr	r8, [sp, #68]	; 0x44
   5f520:	and	r2, r2, sl
   5f524:	and	r3, r3, fp
   5f528:	eor	r0, r0, r2
   5f52c:	eor	r1, r1, r3
   5f530:	adds	r4, r4, r0
   5f534:	add	r0, sp, #8192	; 0x2000
   5f538:	adc	r5, r5, r1
   5f53c:	lsl	ip, r8, #23
   5f540:	adds	r8, r4, r6
   5f544:	orr	r9, ip, r9, lsr #9
   5f548:	add	r1, sp, #4608	; 0x1200
   5f54c:	str	r9, [r0, #-3716]	; 0xfffff17c
   5f550:	adc	r9, r5, r7
   5f554:	ldrd	r4, [sp, #160]	; 0xa0
   5f558:	movw	r2, #48688	; 0xbe30
   5f55c:	movt	r2, #1620	; 0x654
   5f560:	adds	r2, r2, r4
   5f564:	ldrd	r6, [r1, #-152]	; 0xffffff68
   5f568:	movw	r3, #20899	; 0x51a3
   5f56c:	ldrd	r0, [r1, #-144]	; 0xffffff70
   5f570:	movt	r3, #51052	; 0xc76c
   5f574:	lsl	ip, r8, #30
   5f578:	adc	r3, r3, r5
   5f57c:	ldrd	r4, [sp, #48]	; 0x30
   5f580:	eor	r7, r7, r1
   5f584:	add	r1, sp, #4608	; 0x1200
   5f588:	adds	r4, r4, r2
   5f58c:	eor	r6, r6, r0
   5f590:	adc	r5, r5, r3
   5f594:	ldrd	r0, [r1, #-136]	; 0xffffff78
   5f598:	ldrd	r2, [sp, #72]	; 0x48
   5f59c:	strd	r4, [sp, #48]	; 0x30
   5f5a0:	eor	r6, r6, r0
   5f5a4:	ldrd	r4, [sp, #64]	; 0x40
   5f5a8:	eor	r7, r7, r1
   5f5ac:	ldrd	r0, [sp, #64]	; 0x40
   5f5b0:	bic	r4, r2, r4
   5f5b4:	bic	r5, r3, r5
   5f5b8:	ldrd	r2, [sp, #40]	; 0x28
   5f5bc:	and	r0, r0, r2
   5f5c0:	and	r1, r1, r3
   5f5c4:	ldrd	r2, [sp, #48]	; 0x30
   5f5c8:	eor	r0, r0, r4
   5f5cc:	eor	r1, r1, r5
   5f5d0:	add	r5, sp, #8192	; 0x2000
   5f5d4:	adds	r6, r6, r2
   5f5d8:	orr	r4, ip, r9, lsr #2
   5f5dc:	adc	r7, r7, r3
   5f5e0:	adds	r6, r6, r0
   5f5e4:	lsr	r3, r8, #28
   5f5e8:	str	r4, [r5, #-3712]	; 0xfffff180
   5f5ec:	adc	r7, r7, r1
   5f5f0:	orr	ip, r3, r9, lsl #4
   5f5f4:	adds	r4, r6, sl
   5f5f8:	str	ip, [r5, #-3704]	; 0xfffff188
   5f5fc:	lsl	r2, r9, #30
   5f600:	lsr	ip, r9, #28
   5f604:	lsl	r3, r8, #25
   5f608:	orr	r0, r2, r8, lsr #2
   5f60c:	orr	r1, ip, r8, lsl #4
   5f610:	str	r0, [r5, #-3708]	; 0xfffff184
   5f614:	str	r1, [r5, #-3700]	; 0xfffff18c
   5f618:	orr	r2, r3, r9, lsr #7
   5f61c:	add	r1, sp, #4608	; 0x1200
   5f620:	str	r2, [r5, #-3696]	; 0xfffff190
   5f624:	adc	r5, r7, fp
   5f628:	ldrd	sl, [sp, #8]
   5f62c:	strd	r4, [sp, #104]	; 0x68
   5f630:	lsl	r3, r9, #25
   5f634:	ldrd	r4, [sp]
   5f638:	add	ip, sp, #8192	; 0x2000
   5f63c:	eor	r5, r5, fp
   5f640:	orr	fp, r3, r8, lsr #7
   5f644:	ldrd	r2, [r1, #-128]	; 0xffffff80
   5f648:	eor	r4, r4, sl
   5f64c:	ldrd	r0, [r1, #-120]	; 0xffffff88
   5f650:	and	r4, r4, r8
   5f654:	str	fp, [ip, #-3692]	; 0xfffff194
   5f658:	and	r5, r5, r9
   5f65c:	ldrd	sl, [sp, #8]
   5f660:	eor	r2, r2, r0
   5f664:	eor	r3, r3, r1
   5f668:	ldrd	r0, [sp]
   5f66c:	and	r1, r1, fp
   5f670:	ldr	fp, [sp, #104]	; 0x68
   5f674:	and	r0, r0, sl
   5f678:	eor	r1, r1, r5
   5f67c:	eor	r0, r0, r4
   5f680:	ldr	r4, [sp, #104]	; 0x68
   5f684:	lsr	ip, fp, #18
   5f688:	add	fp, sp, #4608	; 0x1200
   5f68c:	ldrd	sl, [fp, #-112]	; 0xffffff90
   5f690:	lsr	r5, r4, #14
   5f694:	eor	r2, r2, sl
   5f698:	ldr	sl, [sp, #108]	; 0x6c
   5f69c:	eor	r3, r3, fp
   5f6a0:	add	fp, sp, #8192	; 0x2000
   5f6a4:	adds	r0, r0, r2
   5f6a8:	ldr	r2, [sp, #104]	; 0x68
   5f6ac:	orr	sl, ip, sl, lsl #14
   5f6b0:	ldr	ip, [sp, #108]	; 0x6c
   5f6b4:	str	sl, [fp, #-3688]	; 0xfffff198
   5f6b8:	adc	r1, r1, r3
   5f6bc:	orr	sl, r5, ip, lsl #18
   5f6c0:	str	sl, [fp, #-3680]	; 0xfffff1a0
   5f6c4:	ldr	fp, [sp, #104]	; 0x68
   5f6c8:	lsr	r4, ip, #18
   5f6cc:	lsr	ip, ip, #14
   5f6d0:	orr	r3, r4, r2, lsl #14
   5f6d4:	add	sl, sp, #8192	; 0x2000
   5f6d8:	lsl	r5, r2, #23
   5f6dc:	orr	fp, ip, fp, lsl #18
   5f6e0:	ldr	ip, [sp, #108]	; 0x6c
   5f6e4:	ldr	r4, [sp, #108]	; 0x6c
   5f6e8:	movw	r2, #21016	; 0x5218
   5f6ec:	str	r3, [sl, #-3684]	; 0xfffff19c
   5f6f0:	movt	r2, #55023	; 0xd6ef
   5f6f4:	orr	ip, r5, ip, lsr #9
   5f6f8:	ldr	r5, [sp, #104]	; 0x68
   5f6fc:	str	fp, [sl, #-3676]	; 0xfffff1a4
   5f700:	movw	r3, #59417	; 0xe819
   5f704:	str	ip, [sl, #-3672]	; 0xfffff1a8
   5f708:	adds	sl, r0, r6
   5f70c:	add	r6, sp, #8192	; 0x2000
   5f710:	adc	fp, r1, r7
   5f714:	lsl	ip, r4, #23
   5f718:	ldrd	r0, [sp, #88]	; 0x58
   5f71c:	orr	r5, ip, r5, lsr #9
   5f720:	str	r5, [r6, #-3668]	; 0xfffff1ac
   5f724:	add	r5, sp, #4608	; 0x1200
   5f728:	adds	r2, r2, r0
   5f72c:	movt	r3, #53650	; 0xd192
   5f730:	add	r7, sp, #8192	; 0x2000
   5f734:	adc	r3, r3, r1
   5f738:	ldrd	r0, [r5, #-104]	; 0xffffff98
   5f73c:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   5f740:	lsl	r6, sl, #30
   5f744:	lsr	ip, sl, #28
   5f748:	eor	r0, r0, r4
   5f74c:	eor	r1, r1, r5
   5f750:	ldrd	r4, [sp, #72]	; 0x48
   5f754:	adds	r4, r4, r2
   5f758:	adc	r5, r5, r3
   5f75c:	add	r3, sp, #4608	; 0x1200
   5f760:	strd	r4, [sp, #48]	; 0x30
   5f764:	ldrd	r2, [r3, #-88]	; 0xffffffa8
   5f768:	ldrd	r4, [sp, #104]	; 0x68
   5f76c:	eor	r0, r0, r2
   5f770:	eor	r1, r1, r3
   5f774:	ldrd	r2, [sp, #40]	; 0x28
   5f778:	bic	r4, r2, r4
   5f77c:	bic	r5, r3, r5
   5f780:	orr	r2, ip, fp, lsl #4
   5f784:	orr	r3, r6, fp, lsr #2
   5f788:	str	r3, [r7, #-3664]	; 0xfffff1b0
   5f78c:	lsl	r6, fp, #30
   5f790:	str	r2, [r7, #-3656]	; 0xfffff1b8
   5f794:	lsr	ip, fp, #28
   5f798:	ldrd	r2, [sp, #48]	; 0x30
   5f79c:	adds	r2, r2, r0
   5f7a0:	adc	r3, r3, r1
   5f7a4:	ldrd	r0, [sp, #104]	; 0x68
   5f7a8:	strd	r2, [sp, #48]	; 0x30
   5f7ac:	ldrd	r2, [sp, #64]	; 0x40
   5f7b0:	and	r0, r0, r2
   5f7b4:	and	r1, r1, r3
   5f7b8:	eor	r0, r0, r4
   5f7bc:	orr	r3, r6, sl, lsr #2
   5f7c0:	lsl	r4, sl, #25
   5f7c4:	str	r3, [r7, #-3660]	; 0xfffff1b4
   5f7c8:	ldrd	r2, [sp, #48]	; 0x30
   5f7cc:	orr	r6, r4, fp, lsr #7
   5f7d0:	eor	r1, r1, r5
   5f7d4:	orr	r5, ip, sl, lsl #4
   5f7d8:	str	r5, [r7, #-3652]	; 0xfffff1bc
   5f7dc:	adds	r2, r2, r0
   5f7e0:	ldrd	r4, [sp, #8]
   5f7e4:	adc	r3, r3, r1
   5f7e8:	add	r1, sp, #8192	; 0x2000
   5f7ec:	str	r6, [r7, #-3648]	; 0xfffff1c0
   5f7f0:	adds	r4, r4, r2
   5f7f4:	lsl	ip, fp, #25
   5f7f8:	adc	r5, r5, r3
   5f7fc:	strd	r4, [sp, #176]	; 0xb0
   5f800:	add	r5, sp, #4608	; 0x1200
   5f804:	ldrd	r6, [sp]
   5f808:	orr	r0, ip, sl, lsr #7
   5f80c:	str	r0, [r1, #-3644]	; 0xfffff1c4
   5f810:	ldrd	r0, [r5, #-80]	; 0xffffffb0
   5f814:	eor	r6, r6, r8
   5f818:	ldrd	r4, [r5, #-72]	; 0xffffffb8
   5f81c:	eor	r7, r7, r9
   5f820:	eor	r0, r0, r4
   5f824:	eor	r1, r1, r5
   5f828:	strd	r0, [sp, #8]
   5f82c:	and	r0, r6, sl
   5f830:	and	r1, r7, fp
   5f834:	strd	r0, [sp, #48]	; 0x30
   5f838:	add	r1, sp, #4608	; 0x1200
   5f83c:	ldrd	r6, [sp, #8]
   5f840:	ldrd	r4, [sp]
   5f844:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   5f848:	and	r4, r4, r8
   5f84c:	and	r5, r5, r9
   5f850:	eor	r6, r6, r0
   5f854:	eor	r7, r7, r1
   5f858:	strd	r6, [sp, #8]
   5f85c:	ldrd	r6, [sp, #48]	; 0x30
   5f860:	ldrd	r0, [sp, #8]
   5f864:	eor	r4, r4, r6
   5f868:	eor	r5, r5, r7
   5f86c:	ldr	r7, [sp, #176]	; 0xb0
   5f870:	adds	r0, r0, r4
   5f874:	ldr	r4, [sp, #180]	; 0xb4
   5f878:	adc	r1, r1, r5
   5f87c:	add	r5, sp, #8192	; 0x2000
   5f880:	lsr	r6, r7, #18
   5f884:	lsr	ip, r7, #14
   5f888:	orr	r4, r6, r4, lsl #14
   5f88c:	ldr	r6, [sp, #180]	; 0xb4
   5f890:	str	r4, [r5, #-3640]	; 0xfffff1c8
   5f894:	orr	r7, ip, r6, lsl #18
   5f898:	lsr	r4, r6, #18
   5f89c:	str	r7, [r5, #-3632]	; 0xfffff1d0
   5f8a0:	lsr	r5, r6, #14
   5f8a4:	ldr	r6, [sp, #176]	; 0xb0
   5f8a8:	lsl	ip, r6, #23
   5f8ac:	adds	r6, r0, r2
   5f8b0:	adc	r7, r1, r3
   5f8b4:	ldr	r3, [sp, #176]	; 0xb0
   5f8b8:	strd	r6, [sp, #8]
   5f8bc:	add	r2, sp, #8192	; 0x2000
   5f8c0:	ldr	r7, [sp, #176]	; 0xb0
   5f8c4:	movw	r0, #43280	; 0xa910
   5f8c8:	orr	r3, r5, r3, lsl #18
   5f8cc:	movt	r0, #21861	; 0x5565
   5f8d0:	movw	r1, #1572	; 0x624
   5f8d4:	movt	r1, #54937	; 0xd699
   5f8d8:	orr	r7, r4, r7, lsl #14
   5f8dc:	str	r7, [r2, #-3636]	; 0xfffff1cc
   5f8e0:	str	r3, [r2, #-3628]	; 0xfffff1d4
   5f8e4:	add	r7, sp, #8192	; 0x2000
   5f8e8:	ldr	r4, [sp, #180]	; 0xb4
   5f8ec:	ldr	r5, [sp, #180]	; 0xb4
   5f8f0:	orr	r4, ip, r4, lsr #9
   5f8f4:	str	r4, [r2, #-3624]	; 0xfffff1d8
   5f8f8:	lsl	r2, r6, #30
   5f8fc:	ldr	r6, [sp, #176]	; 0xb0
   5f900:	lsl	r3, r5, #23
   5f904:	ldrd	r4, [sp, #168]	; 0xa8
   5f908:	ldr	ip, [sp, #8]
   5f90c:	orr	r6, r3, r6, lsr #9
   5f910:	str	r6, [r7, #-3620]	; 0xfffff1dc
   5f914:	add	r7, sp, #4608	; 0x1200
   5f918:	adds	r0, r0, r4
   5f91c:	adc	r1, r1, r5
   5f920:	lsr	r3, ip, #28
   5f924:	ldrd	r4, [r7, #-56]	; 0xffffffc8
   5f928:	add	ip, sp, #8192	; 0x2000
   5f92c:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   5f930:	eor	r4, r4, r6
   5f934:	eor	r5, r5, r7
   5f938:	ldr	r6, [sp, #12]
   5f93c:	ldr	r7, [sp, #12]
   5f940:	orr	r7, r2, r7, lsr #2
   5f944:	lsl	r2, r6, #30
   5f948:	str	r7, [ip, #-3616]	; 0xfffff1e0
   5f94c:	orr	r7, r3, r6, lsl #4
   5f950:	lsr	r3, r6, #28
   5f954:	str	r7, [ip, #-3608]	; 0xfffff1e8
   5f958:	ldrd	r6, [sp, #40]	; 0x28
   5f95c:	adds	r6, r6, r0
   5f960:	adc	r7, r7, r1
   5f964:	strd	r6, [sp, #40]	; 0x28
   5f968:	add	r6, sp, #4608	; 0x1200
   5f96c:	ldr	r7, [sp, #8]
   5f970:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   5f974:	lsl	ip, r7, #25
   5f978:	orr	r7, r2, r7, lsr #2
   5f97c:	eor	r0, r0, r4
   5f980:	eor	r1, r1, r5
   5f984:	strd	r0, [sp, #48]	; 0x30
   5f988:	add	r0, sp, #8192	; 0x2000
   5f98c:	ldrd	r4, [sp, #176]	; 0xb0
   5f990:	str	r7, [r0, #-3612]	; 0xfffff1e4
   5f994:	ldrd	r6, [sp, #64]	; 0x40
   5f998:	ldr	r1, [sp, #12]
   5f99c:	bic	r5, r7, r5
   5f9a0:	ldr	r7, [sp, #8]
   5f9a4:	bic	r4, r6, r4
   5f9a8:	ldr	r6, [sp, #12]
   5f9ac:	strd	r4, [sp, #72]	; 0x48
   5f9b0:	orr	r1, ip, r1, lsr #7
   5f9b4:	orr	r7, r3, r7, lsl #4
   5f9b8:	ldrd	r4, [sp, #176]	; 0xb0
   5f9bc:	ldrd	r2, [sp, #104]	; 0x68
   5f9c0:	str	r7, [r0, #-3604]	; 0xfffff1ec
   5f9c4:	and	r5, r5, r3
   5f9c8:	str	r1, [r0, #-3600]	; 0xfffff1f0
   5f9cc:	lsl	r3, r6, #25
   5f9d0:	ldrd	r0, [sp, #40]	; 0x28
   5f9d4:	ldrd	r6, [sp, #48]	; 0x30
   5f9d8:	and	r4, r4, r2
   5f9dc:	ldr	ip, [sp, #8]
   5f9e0:	adds	r0, r0, r6
   5f9e4:	adc	r1, r1, r7
   5f9e8:	strd	r0, [sp, #40]	; 0x28
   5f9ec:	add	r0, sp, #8192	; 0x2000
   5f9f0:	ldrd	r6, [sp, #72]	; 0x48
   5f9f4:	orr	ip, r3, ip, lsr #7
   5f9f8:	add	r1, sp, #4608	; 0x1200
   5f9fc:	str	ip, [r0, #-3596]	; 0xfffff1f4
   5fa00:	eor	r6, r6, r4
   5fa04:	ldrd	r2, [sp, #40]	; 0x28
   5fa08:	eor	r7, r7, r5
   5fa0c:	eor	r4, sl, r8
   5fa10:	eor	r5, fp, r9
   5fa14:	adds	r2, r2, r6
   5fa18:	adc	r3, r3, r7
   5fa1c:	ldrd	r6, [r1, #-32]	; 0xffffffe0
   5fa20:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   5fa24:	eor	r6, r6, r0
   5fa28:	eor	r7, r7, r1
   5fa2c:	ldrd	r0, [sp, #8]
   5fa30:	and	r0, r0, r4
   5fa34:	and	r1, r1, r5
   5fa38:	ldrd	r4, [sp]
   5fa3c:	strd	r0, [sp, #48]	; 0x30
   5fa40:	and	r0, sl, r8
   5fa44:	adds	r4, r4, r2
   5fa48:	and	r1, fp, r9
   5fa4c:	adc	r5, r5, r3
   5fa50:	strd	r4, [sp, #40]	; 0x28
   5fa54:	add	r5, sp, #4608	; 0x1200
   5fa58:	ldrd	r4, [r5, #-16]
   5fa5c:	eor	r6, r6, r4
   5fa60:	eor	r7, r7, r5
   5fa64:	ldrd	r4, [sp, #48]	; 0x30
   5fa68:	eor	r0, r0, r4
   5fa6c:	eor	r1, r1, r5
   5fa70:	adds	r6, r6, r0
   5fa74:	ldr	r5, [sp, #40]	; 0x28
   5fa78:	adc	r7, r7, r1
   5fa7c:	adds	r0, r6, r2
   5fa80:	adc	r1, r7, r3
   5fa84:	ldrd	r2, [sp, #24]
   5fa88:	strd	r0, [sp]
   5fa8c:	lsr	r4, r5, #18
   5fa90:	ldrd	r0, [sp, #208]	; 0xd0
   5fa94:	lsr	ip, r5, #14
   5fa98:	ldr	r6, [sp, #44]	; 0x2c
   5fa9c:	add	r5, sp, #8192	; 0x2000
   5faa0:	adds	r0, r0, r2
   5faa4:	add	r2, sp, #8192	; 0x2000
   5faa8:	adc	r1, r1, r3
   5faac:	ldr	r3, [sp, #44]	; 0x2c
   5fab0:	orr	r7, ip, r6, lsl #18
   5fab4:	str	r7, [r2, #-3584]	; 0xfffff200
   5fab8:	movw	r2, #8234	; 0x202a
   5fabc:	movt	r2, #22385	; 0x5771
   5fac0:	orr	r3, r4, r3, lsl #14
   5fac4:	lsr	r4, r6, #14
   5fac8:	str	r3, [r5, #-3592]	; 0xfffff1f8
   5facc:	lsr	r5, r6, #18
   5fad0:	ldr	r6, [sp, #40]	; 0x28
   5fad4:	movw	r3, #13701	; 0x3585
   5fad8:	movt	r3, #62478	; 0xf40e
   5fadc:	lsl	ip, r6, #23
   5fae0:	ldrd	r6, [sp, #144]	; 0x90
   5fae4:	adds	r0, r0, r6
   5fae8:	add	r6, sp, #8192	; 0x2000
   5faec:	adc	r1, r1, r7
   5faf0:	ldr	r7, [sp, #40]	; 0x28
   5faf4:	orr	r7, r5, r7, lsl #14
   5faf8:	str	r7, [r6, #-3588]	; 0xfffff1fc
   5fafc:	ldr	r7, [sp, #40]	; 0x28
   5fb00:	ldr	r5, [sp, #44]	; 0x2c
   5fb04:	orr	r7, r4, r7, lsl #18
   5fb08:	ldr	r4, [sp, #44]	; 0x2c
   5fb0c:	str	r7, [r6, #-3580]	; 0xfffff204
   5fb10:	lsl	r7, r5, #23
   5fb14:	orr	r4, ip, r4, lsr #9
   5fb18:	str	r4, [r6, #-3576]	; 0xfffff208
   5fb1c:	ldrd	r4, [sp, #216]	; 0xd8
   5fb20:	ldr	r6, [sp]
   5fb24:	adds	r4, r4, r0
   5fb28:	adc	r5, r5, r1
   5fb2c:	ldrd	r0, [sp, #16]
   5fb30:	strd	r4, [sp, #24]
   5fb34:	lsl	ip, r6, #30
   5fb38:	ldrd	r4, [sp, #240]	; 0xf0
   5fb3c:	lsr	r6, r6, #28
   5fb40:	adds	r4, r4, r0
   5fb44:	add	r0, sp, #8192	; 0x2000
   5fb48:	adc	r5, r5, r1
   5fb4c:	ldr	r1, [sp, #40]	; 0x28
   5fb50:	orr	r1, r7, r1, lsr #9
   5fb54:	str	r1, [r0, #-3572]	; 0xfffff20c
   5fb58:	ldr	r1, [sp, #4]
   5fb5c:	orr	r1, ip, r1, lsr #2
   5fb60:	str	r1, [r0, #-3568]	; 0xfffff210
   5fb64:	ldr	r7, [sp, #4]
   5fb68:	orr	r1, r6, r7, lsl #4
   5fb6c:	lsl	ip, r7, #30
   5fb70:	str	r1, [r0, #-3560]	; 0xfffff218
   5fb74:	lsr	r0, r7, #28
   5fb78:	ldr	r7, [sp]
   5fb7c:	lsl	r1, r7, #25
   5fb80:	ldrd	r6, [sp, #112]	; 0x70
   5fb84:	adds	r2, r2, r6
   5fb88:	adc	r3, r3, r7
   5fb8c:	ldrd	r6, [sp, #152]	; 0x98
   5fb90:	adds	r6, r6, r4
   5fb94:	add	r4, sp, #8192	; 0x2000
   5fb98:	adc	r7, r7, r5
   5fb9c:	strd	r6, [sp, #16]
   5fba0:	ldr	r7, [sp]
   5fba4:	add	r5, sp, #4608	; 0x1200
   5fba8:	orr	r7, ip, r7, lsr #2
   5fbac:	str	r7, [r4, #-3564]	; 0xfffff214
   5fbb0:	ldrd	r6, [r5, #-8]
   5fbb4:	add	ip, sp, #8192	; 0x2000
   5fbb8:	ldrd	r4, [r5]
   5fbbc:	eor	r7, r7, r5
   5fbc0:	ldr	r5, [sp]
   5fbc4:	eor	r6, r6, r4
   5fbc8:	ldr	r4, [sp, #4]
   5fbcc:	orr	r5, r0, r5, lsl #4
   5fbd0:	ldr	r0, [sp, #4]
   5fbd4:	str	r5, [ip, #-3556]	; 0xfffff21c
   5fbd8:	orr	r0, r1, r0, lsr #7
   5fbdc:	lsl	r1, r4, #25
   5fbe0:	ldrd	r4, [sp, #64]	; 0x40
   5fbe4:	str	r0, [ip, #-3552]	; 0xfffff220
   5fbe8:	adds	r4, r4, r2
   5fbec:	adc	r5, r5, r3
   5fbf0:	add	r3, sp, #4608	; 0x1200
   5fbf4:	strd	r4, [sp, #64]	; 0x40
   5fbf8:	ldrd	r2, [r3, #8]
   5fbfc:	ldrd	r4, [sp, #40]	; 0x28
   5fc00:	eor	r6, r6, r2
   5fc04:	eor	r7, r7, r3
   5fc08:	ldrd	r2, [sp, #104]	; 0x68
   5fc0c:	bic	r4, r2, r4
   5fc10:	bic	r5, r3, r5
   5fc14:	ldrd	r2, [sp, #16]
   5fc18:	strd	r4, [sp, #48]	; 0x30
   5fc1c:	ldrd	r4, [sp, #248]	; 0xf8
   5fc20:	adds	r4, r4, r2
   5fc24:	adc	r5, r5, r3
   5fc28:	ldr	r3, [sp]
   5fc2c:	strd	r4, [sp, #16]
   5fc30:	ldrd	r4, [sp, #40]	; 0x28
   5fc34:	orr	r3, r1, r3, lsr #7
   5fc38:	ldrd	r0, [sp, #176]	; 0xb0
   5fc3c:	str	r3, [ip, #-3548]	; 0xfffff224
   5fc40:	and	r4, r4, r0
   5fc44:	and	r5, r5, r1
   5fc48:	ldrd	r0, [sp, #48]	; 0x30
   5fc4c:	ldrd	r2, [sp, #64]	; 0x40
   5fc50:	eor	r5, r5, r1
   5fc54:	add	r1, sp, #4608	; 0x1200
   5fc58:	adds	r2, r2, r6
   5fc5c:	eor	r4, r4, r0
   5fc60:	adc	r3, r3, r7
   5fc64:	strd	r2, [sp, #64]	; 0x40
   5fc68:	ldrd	r2, [r1, #16]
   5fc6c:	ldrd	r0, [r1, #24]
   5fc70:	ldrd	r6, [sp, #8]
   5fc74:	eor	r2, r2, r0
   5fc78:	eor	r3, r3, r1
   5fc7c:	strd	r2, [sp, #48]	; 0x30
   5fc80:	eor	r6, r6, sl
   5fc84:	ldrd	r2, [sp]
   5fc88:	eor	r7, r7, fp
   5fc8c:	add	r1, sp, #4608	; 0x1200
   5fc90:	and	r2, r2, r6
   5fc94:	and	r3, r3, r7
   5fc98:	strd	r2, [sp, #72]	; 0x48
   5fc9c:	ldr	r3, [sp, #24]
   5fca0:	ldrd	r6, [sp, #48]	; 0x30
   5fca4:	ldrd	r0, [r1, #32]
   5fca8:	lsr	r3, r3, #6
   5fcac:	str	r3, [sp, #864]	; 0x360
   5fcb0:	ldrd	r2, [sp, #64]	; 0x40
   5fcb4:	eor	r6, r6, r0
   5fcb8:	eor	r7, r7, r1
   5fcbc:	strd	r6, [sp, #48]	; 0x30
   5fcc0:	adds	r2, r2, r4
   5fcc4:	ldrd	r6, [sp, #72]	; 0x48
   5fcc8:	adc	r3, r3, r5
   5fccc:	ldrd	r4, [sp, #8]
   5fcd0:	ldr	ip, [sp, #864]	; 0x360
   5fcd4:	adds	r0, r2, r8
   5fcd8:	and	r5, r5, fp
   5fcdc:	and	r4, r4, sl
   5fce0:	eor	r5, r5, r7
   5fce4:	ldr	r7, [sp, #28]
   5fce8:	eor	r4, r4, r6
   5fcec:	adc	r1, r3, r9
   5fcf0:	ldr	r8, [sp, #16]
   5fcf4:	orr	r7, ip, r7, lsl #26
   5fcf8:	str	r7, [sp, #864]	; 0x360
   5fcfc:	ldrd	r6, [sp, #48]	; 0x30
   5fd00:	strd	r0, [sp, #64]	; 0x40
   5fd04:	lsr	r8, r8, #6
   5fd08:	adds	r4, r4, r6
   5fd0c:	ldrd	r0, [sp, #200]	; 0xc8
   5fd10:	adc	r5, r5, r7
   5fd14:	ldr	r7, [sp, #28]
   5fd18:	str	r8, [sp, #880]	; 0x370
   5fd1c:	ldr	ip, [sp, #880]	; 0x370
   5fd20:	lsr	r7, r7, #6
   5fd24:	str	r7, [sp, #868]	; 0x364
   5fd28:	ldrd	r6, [sp, #32]
   5fd2c:	adds	r0, r0, r6
   5fd30:	ldr	r6, [sp, #28]
   5fd34:	adc	r1, r1, r7
   5fd38:	adds	r8, r4, r2
   5fd3c:	adc	r9, r5, r3
   5fd40:	ldrd	r2, [sp, #160]	; 0xa0
   5fd44:	strd	r8, [sp, #48]	; 0x30
   5fd48:	add	r7, sp, #8192	; 0x2000
   5fd4c:	ldr	r9, [sp, #20]
   5fd50:	adds	r2, r2, r0
   5fd54:	ldr	r4, [sp, #24]
   5fd58:	adc	r3, r3, r1
   5fd5c:	ldr	r5, [sp, #64]	; 0x40
   5fd60:	orr	r9, ip, r9, lsl #26
   5fd64:	strd	r2, [sp, #32]
   5fd68:	str	r9, [sp, #880]	; 0x370
   5fd6c:	lsl	r3, r4, #3
   5fd70:	ldr	r9, [sp, #28]
   5fd74:	lsr	ip, r5, #18
   5fd78:	ldr	r2, [sp, #20]
   5fd7c:	lsr	r1, r5, #14
   5fd80:	add	r5, sp, #256	; 0x100
   5fd84:	orr	r6, r3, r6, lsr #29
   5fd88:	lsr	r3, r4, #19
   5fd8c:	str	r6, [r7, #-3416]	; 0xfffff2a8
   5fd90:	orr	r9, r3, r9, lsl #13
   5fd94:	lsr	r2, r2, #6
   5fd98:	str	r9, [r7, #-3408]	; 0xfffff2b0
   5fd9c:	str	r2, [sp, #884]	; 0x374
   5fda0:	ldrd	r2, [r5]
   5fda4:	ldr	r6, [sp, #28]
   5fda8:	ldrd	r4, [sp, #56]	; 0x38
   5fdac:	ldr	r9, [sp, #24]
   5fdb0:	adds	r2, r2, r4
   5fdb4:	ldr	r8, [sp, #68]	; 0x44
   5fdb8:	adc	r3, r3, r5
   5fdbc:	lsl	r0, r6, #3
   5fdc0:	ldr	r5, [sp, #16]
   5fdc4:	orr	r9, r0, r9, lsr #29
   5fdc8:	ldr	r4, [sp, #24]
   5fdcc:	lsr	r0, r6, #19
   5fdd0:	ldr	r6, [sp, #20]
   5fdd4:	orr	r8, ip, r8, lsl #14
   5fdd8:	str	r8, [r7, #-3544]	; 0xfffff228
   5fddc:	ldr	r8, [sp, #20]
   5fde0:	orr	r4, r0, r4, lsl #13
   5fde4:	str	r9, [r7, #-3412]	; 0xfffff2ac
   5fde8:	lsl	r0, r5, #3
   5fdec:	add	r9, sp, #8192	; 0x2000
   5fdf0:	ldr	ip, [sp, #20]
   5fdf4:	orr	r6, r0, r6, lsr #29
   5fdf8:	lsr	r0, r5, #19
   5fdfc:	orr	r8, r0, r8, lsl #13
   5fe00:	str	r8, [r9, #-3376]	; 0xfffff2d0
   5fe04:	ldr	r8, [sp, #68]	; 0x44
   5fe08:	lsl	r0, ip, #3
   5fe0c:	str	r4, [r7, #-3404]	; 0xfffff2b4
   5fe10:	orr	r4, r0, r5, lsr #29
   5fe14:	lsr	r0, ip, #19
   5fe18:	str	r6, [r7, #-3384]	; 0xfffff2c8
   5fe1c:	orr	ip, r1, r8, lsl #18
   5fe20:	ldr	r1, [sp, #64]	; 0x40
   5fe24:	mov	r7, r5
   5fe28:	str	r4, [r9, #-3380]	; 0xfffff2cc
   5fe2c:	orr	r6, r0, r7, lsl #13
   5fe30:	lsr	r7, r8, #18
   5fe34:	lsl	r5, r1, #23
   5fe38:	ldrd	r0, [sp, #88]	; 0x58
   5fe3c:	str	r6, [r9, #-3372]	; 0xfffff2d4
   5fe40:	lsr	r6, r8, #14
   5fe44:	adds	r0, r0, r2
   5fe48:	ldr	r8, [sp, #48]	; 0x30
   5fe4c:	adc	r1, r1, r3
   5fe50:	add	r3, sp, #4608	; 0x1200
   5fe54:	strd	r0, [sp, #56]	; 0x38
   5fe58:	ldrd	r0, [r3, #168]	; 0xa8
   5fe5c:	lsl	r4, r8, #30
   5fe60:	ldrd	r2, [r3, #176]	; 0xb0
   5fe64:	str	ip, [r9, #-3536]	; 0xfffff230
   5fe68:	lsr	ip, r8, #28
   5fe6c:	eor	r1, r1, r3
   5fe70:	ldr	r3, [sp, #64]	; 0x40
   5fe74:	eor	r0, r0, r2
   5fe78:	orr	r3, r7, r3, lsl #14
   5fe7c:	str	r3, [r9, #-3540]	; 0xfffff22c
   5fe80:	add	r9, sp, #1024	; 0x400
   5fe84:	ldrd	r2, [sp, #32]
   5fe88:	add	r7, sp, #8192	; 0x2000
   5fe8c:	ldrd	r8, [r9, #-160]	; 0xffffff60
   5fe90:	eor	r0, r0, r8
   5fe94:	eor	r1, r1, r9
   5fe98:	adds	r2, r2, r0
   5fe9c:	ldr	r0, [sp, #68]	; 0x44
   5fea0:	adc	r3, r3, r1
   5fea4:	strd	r2, [sp, #32]
   5fea8:	ldr	r3, [sp, #64]	; 0x40
   5feac:	movw	r8, #53688	; 0xd1b8
   5feb0:	orr	r0, r5, r0, lsr #9
   5feb4:	movt	r8, #12987	; 0x32bb
   5feb8:	movw	r9, #41072	; 0xa070
   5febc:	movt	r9, #4202	; 0x106a
   5fec0:	orr	r3, r6, r3, lsl #18
   5fec4:	str	r3, [r7, #-3532]	; 0xfffff234
   5fec8:	str	r0, [r7, #-3528]	; 0xfffff238
   5fecc:	ldr	r3, [sp, #52]	; 0x34
   5fed0:	ldr	r2, [sp, #52]	; 0x34
   5fed4:	ldr	r1, [sp, #68]	; 0x44
   5fed8:	orr	r5, ip, r3, lsl #4
   5fedc:	str	r5, [r7, #-3512]	; 0xfffff248
   5fee0:	orr	r2, r4, r2, lsr #2
   5fee4:	str	r2, [r7, #-3520]	; 0xfffff240
   5fee8:	ldr	r7, [sp, #48]	; 0x30
   5feec:	lsl	r4, r3, #30
   5fef0:	lsr	ip, r3, #28
   5fef4:	lsl	r0, r1, #23
   5fef8:	ldr	r2, [sp, #64]	; 0x40
   5fefc:	add	r3, sp, #8192	; 0x2000
   5ff00:	orr	r6, ip, r7, lsl #4
   5ff04:	lsl	r1, r7, #25
   5ff08:	orr	r5, r4, r7, lsr #2
   5ff0c:	ldr	r7, [sp, #52]	; 0x34
   5ff10:	orr	r2, r0, r2, lsr #9
   5ff14:	str	r5, [r3, #-3516]	; 0xfffff244
   5ff18:	str	r2, [r3, #-3524]	; 0xfffff23c
   5ff1c:	str	r6, [r3, #-3508]	; 0xfffff24c
   5ff20:	orr	r7, r1, r7, lsr #7
   5ff24:	str	r7, [r3, #-3504]	; 0xfffff250
   5ff28:	add	r3, sp, #4608	; 0x1200
   5ff2c:	ldrd	r6, [sp, #184]	; 0xb8
   5ff30:	ldrd	r4, [r3, #40]	; 0x28
   5ff34:	ldrd	r2, [r3, #48]	; 0x30
   5ff38:	adds	r6, r6, r8
   5ff3c:	ldr	r0, [sp, #52]	; 0x34
   5ff40:	adc	r7, r7, r9
   5ff44:	eor	r5, r5, r3
   5ff48:	ldr	r3, [sp, #32]
   5ff4c:	add	r9, sp, #4608	; 0x1200
   5ff50:	eor	r4, r4, r2
   5ff54:	lsl	ip, r0, #25
   5ff58:	lsr	r3, r3, #6
   5ff5c:	str	r3, [sp, #896]	; 0x380
   5ff60:	add	r3, sp, #1024	; 0x400
   5ff64:	ldrd	r0, [r9, #200]	; 0xc8
   5ff68:	ldrd	r8, [r9, #208]	; 0xd0
   5ff6c:	ldrd	r2, [r3, #-144]	; 0xffffff70
   5ff70:	eor	r0, r0, r8
   5ff74:	eor	r1, r1, r9
   5ff78:	eor	r0, r0, r2
   5ff7c:	eor	r1, r1, r3
   5ff80:	ldr	r8, [sp, #48]	; 0x30
   5ff84:	add	r9, sp, #8192	; 0x2000
   5ff88:	ldrd	r2, [sp, #56]	; 0x38
   5ff8c:	adds	r2, r2, r0
   5ff90:	orr	r8, ip, r8, lsr #7
   5ff94:	adc	r3, r3, r1
   5ff98:	str	r8, [r9, #-3500]	; 0xfffff254
   5ff9c:	strd	r2, [sp, #56]	; 0x38
   5ffa0:	ldrd	r8, [sp, #8]
   5ffa4:	ldrd	r2, [sp]
   5ffa8:	ldrd	r0, [sp, #104]	; 0x68
   5ffac:	eor	r3, r3, r9
   5ffb0:	add	r9, sp, #4608	; 0x1200
   5ffb4:	eor	r2, r2, r8
   5ffb8:	adds	r6, r6, r0
   5ffbc:	ldrd	r8, [r9, #56]	; 0x38
   5ffc0:	adc	r7, r7, r1
   5ffc4:	ldrd	r0, [sp, #64]	; 0x40
   5ffc8:	eor	r4, r4, r8
   5ffcc:	eor	r5, r5, r9
   5ffd0:	ldrd	r8, [sp, #176]	; 0xb0
   5ffd4:	ldr	ip, [sp, #896]	; 0x380
   5ffd8:	bic	r0, r8, r0
   5ffdc:	bic	r1, r9, r1
   5ffe0:	ldrd	r8, [sp, #48]	; 0x30
   5ffe4:	and	r3, r3, r9
   5ffe8:	ldr	r9, [sp, #36]	; 0x24
   5ffec:	and	r2, r2, r8
   5fff0:	adds	r8, r6, r4
   5fff4:	orr	r9, ip, r9, lsl #26
   5fff8:	str	r9, [sp, #896]	; 0x380
   5fffc:	adc	r9, r7, r5
   60000:	ldrd	r4, [sp, #40]	; 0x28
   60004:	strd	r8, [sp, #72]	; 0x48
   60008:	ldrd	r8, [sp, #64]	; 0x40
   6000c:	ldr	ip, [sp, #56]	; 0x38
   60010:	and	r9, r9, r5
   60014:	ldr	r5, [sp, #36]	; 0x24
   60018:	eor	r9, r9, r1
   6001c:	add	r1, sp, #4608	; 0x1200
   60020:	and	r8, r8, r4
   60024:	lsr	ip, ip, #6
   60028:	lsr	r5, r5, #6
   6002c:	str	r5, [sp, #900]	; 0x384
   60030:	add	r5, sp, #4608	; 0x1200
   60034:	ldrd	r6, [r1, #64]	; 0x40
   60038:	eor	r8, r8, r0
   6003c:	ldrd	r0, [r1, #72]	; 0x48
   60040:	ldrd	r4, [r5, #80]	; 0x50
   60044:	eor	r7, r7, r1
   60048:	eor	r6, r6, r0
   6004c:	eor	r7, r7, r5
   60050:	add	r5, sp, #512	; 0x200
   60054:	eor	r6, r6, r4
   60058:	str	ip, [sp, #912]	; 0x390
   6005c:	ldrd	r0, [r5, #-248]	; 0xffffff08
   60060:	ldrd	r4, [sp, #80]	; 0x50
   60064:	ldr	ip, [sp, #32]
   60068:	adds	r0, r0, r4
   6006c:	add	r4, sp, #8192	; 0x2000
   60070:	adc	r1, r1, r5
   60074:	strd	r0, [sp, #80]	; 0x50
   60078:	ldr	r0, [sp, #36]	; 0x24
   6007c:	lsl	r1, ip, #3
   60080:	mov	r5, ip
   60084:	orr	r0, r1, r0, lsr #29
   60088:	lsr	r1, ip, #19
   6008c:	str	r0, [r4, #-3352]	; 0xfffff2e8
   60090:	ldr	ip, [sp, #36]	; 0x24
   60094:	ldr	r0, [sp, #36]	; 0x24
   60098:	orr	ip, r1, ip, lsl #13
   6009c:	str	ip, [r4, #-3344]	; 0xfffff2f0
   600a0:	lsl	r1, r0, #3
   600a4:	ldr	ip, [sp, #60]	; 0x3c
   600a8:	orr	r5, r1, r5, lsr #29
   600ac:	lsr	r1, r0, #19
   600b0:	ldr	r0, [sp, #32]
   600b4:	str	r5, [r4, #-3348]	; 0xfffff2ec
   600b8:	orr	r0, r1, r0, lsl #13
   600bc:	str	r0, [r4, #-3340]	; 0xfffff2f4
   600c0:	ldrd	r4, [sp, #8]
   600c4:	ldrd	r0, [sp]
   600c8:	and	r1, r1, r5
   600cc:	ldr	r5, [sp, #56]	; 0x38
   600d0:	eor	r3, r3, r1
   600d4:	and	r0, r0, r4
   600d8:	eor	r2, r2, r0
   600dc:	add	r0, sp, #8192	; 0x2000
   600e0:	lsl	r1, r5, #3
   600e4:	orr	ip, r1, ip, lsr #29
   600e8:	lsr	r1, r5, #19
   600ec:	ldr	r5, [sp, #60]	; 0x3c
   600f0:	str	ip, [r0, #-3320]	; 0xfffff308
   600f4:	ldr	ip, [sp, #60]	; 0x3c
   600f8:	orr	r5, r1, r5, lsl #13
   600fc:	str	r5, [r0, #-3312]	; 0xfffff310
   60100:	ldrd	r0, [sp, #72]	; 0x48
   60104:	ldr	r5, [sp, #912]	; 0x390
   60108:	lsl	r4, ip, #3
   6010c:	adds	r8, r8, r0
   60110:	lsr	ip, ip, #19
   60114:	adc	r9, r9, r1
   60118:	adds	r0, r6, r2
   6011c:	adc	r1, r7, r3
   60120:	add	r3, sp, #4608	; 0x1200
   60124:	strd	r0, [sp, #72]	; 0x48
   60128:	add	r7, sp, #8192	; 0x2000
   6012c:	ldrd	r0, [r3, #232]	; 0xe8
   60130:	ldrd	r2, [r3, #240]	; 0xf0
   60134:	eor	r1, r1, r3
   60138:	ldr	r3, [sp, #60]	; 0x3c
   6013c:	eor	r0, r0, r2
   60140:	orr	r3, r5, r3, lsl #26
   60144:	str	r3, [sp, #912]	; 0x390
   60148:	ldr	r6, [sp, #56]	; 0x38
   6014c:	add	r5, sp, #4608	; 0x1200
   60150:	ldrd	r2, [r5, #248]	; 0xf8
   60154:	orr	r6, r4, r6, lsr #29
   60158:	add	r4, sp, #4864	; 0x1300
   6015c:	str	r6, [r7, #-3316]	; 0xfffff30c
   60160:	ldrd	r4, [r4]
   60164:	eor	r3, r3, r5
   60168:	ldr	r5, [sp, #56]	; 0x38
   6016c:	eor	r2, r2, r4
   60170:	orr	r5, ip, r5, lsl #13
   60174:	str	r5, [r7, #-3308]	; 0xfffff314
   60178:	ldrd	r6, [sp, #168]	; 0xa8
   6017c:	add	ip, sp, #8192	; 0x2000
   60180:	ldrd	r4, [sp, #80]	; 0x50
   60184:	adds	r4, r4, r6
   60188:	adc	r5, r5, r7
   6018c:	add	r7, sp, #1024	; 0x400
   60190:	ldrd	r6, [r7, #-128]	; 0xffffff80
   60194:	eor	r1, r1, r7
   60198:	add	r7, sp, #1024	; 0x400
   6019c:	eor	r0, r0, r6
   601a0:	ldrd	r6, [r7, #-120]	; 0xffffff88
   601a4:	eor	r2, r2, r6
   601a8:	adds	r6, r8, sl
   601ac:	eor	r3, r3, r7
   601b0:	adc	r7, r9, fp
   601b4:	ldrd	sl, [sp, #72]	; 0x48
   601b8:	strd	r6, [sp, #104]	; 0x68
   601bc:	adds	sl, sl, r8
   601c0:	adc	fp, fp, r9
   601c4:	strd	sl, [sp, #72]	; 0x48
   601c8:	ldr	fp, [sp, #60]	; 0x3c
   601cc:	adds	r6, r4, r0
   601d0:	add	r9, sp, #5120	; 0x1400
   601d4:	adc	r7, r5, r1
   601d8:	add	r1, sp, #1024	; 0x400
   601dc:	strd	r6, [sp, #80]	; 0x50
   601e0:	lsr	fp, fp, #6
   601e4:	str	fp, [sp, #916]	; 0x394
   601e8:	ldrd	sl, [sp, #96]	; 0x60
   601ec:	ldrd	r6, [sp, #112]	; 0x70
   601f0:	ldrd	r4, [r9, #-248]	; 0xffffff08
   601f4:	adds	r2, r2, sl
   601f8:	ldrd	r8, [r9, #-240]	; 0xffffff10
   601fc:	adc	r3, r3, fp
   60200:	ldrd	r0, [r1, #-112]	; 0xffffff90
   60204:	adds	r2, r2, r6
   60208:	eor	r4, r4, r8
   6020c:	adc	r3, r3, r7
   60210:	eor	r4, r4, r0
   60214:	ldr	r7, [sp, #128]	; 0x80
   60218:	adds	r8, r2, r4
   6021c:	ldr	fp, [sp, #132]	; 0x84
   60220:	ldr	r4, [sp, #132]	; 0x84
   60224:	eor	r5, r5, r9
   60228:	ldr	sl, [sp, #136]	; 0x88
   6022c:	eor	r5, r5, r1
   60230:	lsr	r2, r7, #1
   60234:	lsr	r1, r7, #8
   60238:	adc	r9, r3, r5
   6023c:	orr	fp, r1, fp, lsl #24
   60240:	orr	r5, r2, r4, lsl #31
   60244:	strd	r8, [sp, #96]	; 0x60
   60248:	lsr	r1, r4, #8
   6024c:	ldr	r8, [sp, #140]	; 0x8c
   60250:	lsr	r2, r4, #1
   60254:	ldr	r7, [sp, #140]	; 0x8c
   60258:	ldr	r4, [sp, #128]	; 0x80
   6025c:	lsr	r3, sl, #8
   60260:	str	fp, [ip, #-3304]	; 0xfffff318
   60264:	lsr	r0, sl, #1
   60268:	ldr	fp, [sp, #80]	; 0x50
   6026c:	orr	r9, r0, r8, lsl #31
   60270:	str	r5, [ip, #-3296]	; 0xfffff320
   60274:	add	r5, sp, #8192	; 0x2000
   60278:	orr	r7, r3, r7, lsl #24
   6027c:	str	r9, [ip, #-3264]	; 0xfffff340
   60280:	str	r7, [ip, #-3272]	; 0xfffff338
   60284:	lsr	r3, r8, #8
   60288:	lsr	ip, r8, #1
   6028c:	orr	r4, r1, r4, lsl #24
   60290:	str	r4, [r5, #-3300]	; 0xfffff31c
   60294:	lsl	r0, fp, #3
   60298:	ldr	r8, [sp, #96]	; 0x60
   6029c:	mov	r6, fp
   602a0:	lsr	r1, fp, #19
   602a4:	ldr	r9, [sp, #136]	; 0x88
   602a8:	ldr	fp, [sp, #136]	; 0x88
   602ac:	mov	sl, r8
   602b0:	ldr	r7, [sp, #128]	; 0x80
   602b4:	ldr	r4, [sp, #84]	; 0x54
   602b8:	orr	r9, r3, r9, lsl #24
   602bc:	orr	fp, ip, fp, lsl #31
   602c0:	str	r9, [r5, #-3268]	; 0xfffff33c
   602c4:	str	fp, [r5, #-3260]	; 0xfffff344
   602c8:	lsr	r9, sl, #6
   602cc:	ldr	fp, [sp, #100]	; 0x64
   602d0:	orr	r7, r2, r7, lsl #31
   602d4:	ldr	sl, [sp, #100]	; 0x64
   602d8:	lsl	r2, r8, #3
   602dc:	str	r7, [r5, #-3292]	; 0xfffff324
   602e0:	lsr	r3, r8, #19
   602e4:	orr	r4, r0, r4, lsr #29
   602e8:	str	r4, [r5, #-3288]	; 0xfffff328
   602ec:	ldr	r5, [sp, #84]	; 0x54
   602f0:	add	r7, sp, #8192	; 0x2000
   602f4:	str	r9, [sp, #944]	; 0x3b0
   602f8:	lsr	ip, r6, #6
   602fc:	orr	sl, r2, sl, lsr #29
   60300:	str	ip, [sp, #928]	; 0x3a0
   60304:	lsl	r2, fp, #3
   60308:	orr	ip, r3, fp, lsl #13
   6030c:	add	r9, sp, #5120	; 0x1400
   60310:	lsr	r3, fp, #19
   60314:	ldr	fp, [sp, #80]	; 0x50
   60318:	orr	r6, r1, r5, lsl #13
   6031c:	lsl	r0, r5, #3
   60320:	str	sl, [r7, #-3256]	; 0xfffff348
   60324:	str	ip, [r7, #-3248]	; 0xfffff350
   60328:	add	ip, sp, #8192	; 0x2000
   6032c:	ldr	sl, [sp, #928]	; 0x3a0
   60330:	orr	fp, r0, fp, lsr #29
   60334:	str	r6, [r7, #-3280]	; 0xfffff330
   60338:	lsr	r1, r5, #19
   6033c:	ldrd	r6, [r9, #-232]	; 0xffffff18
   60340:	ldrd	r8, [r9, #-224]	; 0xffffff20
   60344:	ldr	r0, [sp, #80]	; 0x50
   60348:	eor	r7, r7, r9
   6034c:	orr	r9, sl, r5, lsl #26
   60350:	str	r9, [sp, #928]	; 0x3a0
   60354:	add	r9, sp, #5120	; 0x1400
   60358:	orr	r0, r1, r0, lsl #13
   6035c:	eor	r6, r6, r8
   60360:	ldrd	r4, [r9, #-200]	; 0xffffff38
   60364:	str	r0, [ip, #-3276]	; 0xfffff334
   60368:	ldrd	r8, [r9, #-192]	; 0xffffff40
   6036c:	ldr	r0, [sp, #96]	; 0x60
   60370:	str	fp, [ip, #-3284]	; 0xfffff32c
   60374:	eor	r5, r5, r9
   60378:	ldr	fp, [sp, #96]	; 0x60
   6037c:	eor	r4, r4, r8
   60380:	ldr	r9, [sp, #100]	; 0x64
   60384:	orr	r0, r3, r0, lsl #13
   60388:	ldr	sl, [sp, #944]	; 0x3b0
   6038c:	add	r3, sp, #1024	; 0x400
   60390:	orr	fp, r2, fp, lsr #29
   60394:	str	fp, [ip, #-3252]	; 0xfffff34c
   60398:	orr	r9, sl, r9, lsl #26
   6039c:	str	r9, [sp, #944]	; 0x3b0
   603a0:	str	r0, [ip, #-3244]	; 0xfffff354
   603a4:	add	r9, sp, #1024	; 0x400
   603a8:	ldrd	r2, [r3, #-104]	; 0xffffff98
   603ac:	ldrd	r0, [sp, #120]	; 0x78
   603b0:	ldr	sl, [sp, #84]	; 0x54
   603b4:	eor	r6, r6, r2
   603b8:	ldr	fp, [sp, #100]	; 0x64
   603bc:	eor	r7, r7, r3
   603c0:	add	r3, sp, #5120	; 0x1400
   603c4:	adds	r6, r6, r0
   603c8:	adc	r7, r7, r1
   603cc:	lsr	sl, sl, #6
   603d0:	lsr	fp, fp, #6
   603d4:	str	sl, [sp, #932]	; 0x3a4
   603d8:	str	fp, [sp, #948]	; 0x3b4
   603dc:	add	r1, sp, #5120	; 0x1400
   603e0:	ldrd	sl, [r3, #-216]	; 0xffffff28
   603e4:	ldrd	r2, [r3, #-208]	; 0xffffff30
   603e8:	ldrd	r8, [r9, #-88]	; 0xffffffa8
   603ec:	eor	sl, sl, r2
   603f0:	eor	fp, fp, r3
   603f4:	ldrd	r2, [r1, #-184]	; 0xffffff48
   603f8:	eor	r4, r4, r8
   603fc:	ldrd	r0, [r1, #-176]	; 0xffffff50
   60400:	eor	r5, r5, r9
   60404:	ldrd	r8, [sp, #128]	; 0x80
   60408:	eor	r3, r3, r1
   6040c:	add	r1, sp, #1024	; 0x400
   60410:	adds	r4, r4, r8
   60414:	eor	r2, r2, r0
   60418:	adc	r5, r5, r9
   6041c:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   60420:	ldrd	r8, [sp, #184]	; 0xb8
   60424:	eor	fp, fp, r1
   60428:	add	r1, sp, #1024	; 0x400
   6042c:	adds	r6, r6, r8
   60430:	eor	sl, sl, r0
   60434:	adc	r7, r7, r9
   60438:	ldrd	r8, [sp, #24]
   6043c:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   60440:	adds	r4, r4, r8
   60444:	ldr	ip, [sp, #152]	; 0x98
   60448:	adc	r5, r5, r9
   6044c:	eor	r2, r2, r0
   60450:	adds	r8, r6, sl
   60454:	eor	r3, r3, r1
   60458:	adc	r9, r7, fp
   6045c:	adds	sl, r4, r2
   60460:	adc	fp, r5, r3
   60464:	strd	sl, [sp, #128]	; 0x80
   60468:	ldr	fp, [sp, #144]	; 0x90
   6046c:	add	r5, sp, #8192	; 0x2000
   60470:	ldr	r6, [sp, #148]	; 0x94
   60474:	lsr	r3, ip, #8
   60478:	ldr	sl, [sp, #156]	; 0x9c
   6047c:	lsr	r0, ip, #1
   60480:	strd	r8, [sp, #120]	; 0x78
   60484:	lsr	r1, fp, #8
   60488:	ldr	r4, [sp, #148]	; 0x94
   6048c:	lsr	r2, fp, #1
   60490:	ldr	r9, [sp, #156]	; 0x9c
   60494:	orr	r7, r2, r6, lsl #31
   60498:	orr	fp, r0, sl, lsl #31
   6049c:	lsr	r2, r6, #1
   604a0:	orr	r4, r1, r4, lsl #24
   604a4:	lsr	ip, sl, #1
   604a8:	str	r4, [r5, #-3240]	; 0xfffff358
   604ac:	lsr	r1, r6, #8
   604b0:	ldr	r4, [sp, #120]	; 0x78
   604b4:	orr	r9, r3, r9, lsl #24
   604b8:	ldr	r6, [sp, #144]	; 0x90
   604bc:	lsr	r3, sl, #8
   604c0:	ldr	r8, [sp, #144]	; 0x90
   604c4:	ldr	sl, [sp, #152]	; 0x98
   604c8:	lsl	r0, r4, #3
   604cc:	str	r7, [r5, #-3232]	; 0xfffff360
   604d0:	orr	r6, r1, r6, lsl #24
   604d4:	str	r9, [r5, #-3208]	; 0xfffff378
   604d8:	mov	r7, r4
   604dc:	ldr	r9, [sp, #128]	; 0x80
   604e0:	lsr	r1, r4, #19
   604e4:	str	fp, [r5, #-3200]	; 0xfffff380
   604e8:	orr	r8, r2, r8, lsl #31
   604ec:	str	r6, [r5, #-3236]	; 0xfffff35c
   604f0:	orr	sl, r3, sl, lsl #24
   604f4:	str	r8, [r5, #-3228]	; 0xfffff364
   604f8:	lsl	r2, r9, #3
   604fc:	str	sl, [r5, #-3204]	; 0xfffff37c
   60500:	lsr	r3, r9, #19
   60504:	ldr	r4, [sp, #152]	; 0x98
   60508:	mov	fp, r9
   6050c:	ldr	r8, [sp, #124]	; 0x7c
   60510:	lsr	fp, fp, #6
   60514:	ldr	r6, [sp, #124]	; 0x7c
   60518:	orr	r4, ip, r4, lsl #31
   6051c:	str	r4, [r5, #-3196]	; 0xfffff384
   60520:	lsr	r5, r7, #6
   60524:	add	r7, sp, #8192	; 0x2000
   60528:	ldr	r4, [sp, #132]	; 0x84
   6052c:	orr	r9, r1, r8, lsl #13
   60530:	ldr	ip, [sp, #132]	; 0x84
   60534:	orr	r6, r0, r6, lsr #29
   60538:	str	r9, [r7, #-3216]	; 0xfffff370
   6053c:	add	r9, sp, #5120	; 0x1400
   60540:	str	r5, [sp, #960]	; 0x3c0
   60544:	lsl	r0, r8, #3
   60548:	orr	r5, r3, r4, lsl #13
   6054c:	lsr	r1, r8, #19
   60550:	orr	ip, r2, ip, lsr #29
   60554:	str	r5, [r7, #-3184]	; 0xfffff390
   60558:	str	ip, [r7, #-3192]	; 0xfffff388
   6055c:	add	r5, sp, #5120	; 0x1400
   60560:	str	r6, [r7, #-3224]	; 0xfffff368
   60564:	add	ip, sp, #8192	; 0x2000
   60568:	ldrd	r6, [r9, #-168]	; 0xffffff58
   6056c:	lsl	r2, r4, #3
   60570:	ldrd	r8, [r9, #-160]	; 0xffffff60
   60574:	lsr	r3, r4, #19
   60578:	str	fp, [sp, #976]	; 0x3d0
   6057c:	ldr	fp, [sp, #120]	; 0x78
   60580:	eor	r7, r7, r9
   60584:	ldr	r9, [sp, #124]	; 0x7c
   60588:	eor	r6, r6, r8
   6058c:	ldr	sl, [sp, #960]	; 0x3c0
   60590:	orr	fp, r0, fp, lsr #29
   60594:	ldr	r0, [sp, #120]	; 0x78
   60598:	orr	r9, sl, r9, lsl #26
   6059c:	str	r9, [sp, #960]	; 0x3c0
   605a0:	ldrd	r8, [r5, #-136]	; 0xffffff78
   605a4:	ldrd	r4, [r5, #-128]	; 0xffffff80
   605a8:	orr	r0, r1, r0, lsl #13
   605ac:	str	r0, [ip, #-3212]	; 0xfffff374
   605b0:	eor	r9, r9, r5
   605b4:	ldr	r0, [sp, #128]	; 0x80
   605b8:	ldr	r5, [sp, #132]	; 0x84
   605bc:	eor	r8, r8, r4
   605c0:	ldr	sl, [sp, #976]	; 0x3d0
   605c4:	str	fp, [ip, #-3220]	; 0xfffff36c
   605c8:	orr	r0, r3, r0, lsl #13
   605cc:	ldr	fp, [sp, #128]	; 0x80
   605d0:	orr	r5, sl, r5, lsl #26
   605d4:	add	r3, sp, #1024	; 0x400
   605d8:	ldr	sl, [sp, #124]	; 0x7c
   605dc:	str	r5, [sp, #976]	; 0x3d0
   605e0:	add	r5, sp, #1024	; 0x400
   605e4:	orr	fp, r2, fp, lsr #29
   605e8:	ldrd	r2, [r3, #-72]	; 0xffffffb8
   605ec:	ldrd	r4, [r5, #-56]	; 0xffffffc8
   605f0:	lsr	sl, sl, #6
   605f4:	str	fp, [ip, #-3188]	; 0xfffff38c
   605f8:	eor	r6, r6, r2
   605fc:	str	r0, [ip, #-3180]	; 0xfffff394
   60600:	eor	r7, r7, r3
   60604:	str	sl, [sp, #964]	; 0x3c4
   60608:	add	r3, sp, #5120	; 0x1400
   6060c:	ldrd	r0, [sp, #136]	; 0x88
   60610:	eor	r8, r8, r4
   60614:	ldr	fp, [sp, #132]	; 0x84
   60618:	eor	r9, r9, r5
   6061c:	adds	r6, r6, r0
   60620:	ldrd	r4, [sp, #144]	; 0x90
   60624:	adc	r7, r7, r1
   60628:	add	r1, sp, #5120	; 0x1400
   6062c:	lsr	fp, fp, #6
   60630:	str	fp, [sp, #980]	; 0x3d4
   60634:	ldrd	sl, [r3, #-152]	; 0xffffff68
   60638:	adds	r8, r8, r4
   6063c:	ldrd	r2, [r3, #-144]	; 0xffffff70
   60640:	adc	r9, r9, r5
   60644:	ldrd	r4, [sp, #16]
   60648:	eor	sl, sl, r2
   6064c:	eor	fp, fp, r3
   60650:	ldrd	r2, [r1, #-120]	; 0xffffff88
   60654:	adds	r6, r6, r4
   60658:	ldrd	r0, [r1, #-112]	; 0xffffff90
   6065c:	adc	r7, r7, r5
   60660:	ldrd	r4, [sp, #32]
   60664:	eor	r3, r3, r1
   60668:	add	r1, sp, #1024	; 0x400
   6066c:	eor	r2, r2, r0
   60670:	adds	r8, r8, r4
   60674:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   60678:	adc	r9, r9, r5
   6067c:	eor	fp, fp, r1
   60680:	add	r1, sp, #1024	; 0x400
   60684:	eor	sl, sl, r0
   60688:	ldrd	r0, [r1, #-48]	; 0xffffffd0
   6068c:	adds	r4, r6, sl
   60690:	adc	r5, r7, fp
   60694:	ldr	sl, [sp, #164]	; 0xa4
   60698:	eor	r2, r2, r0
   6069c:	eor	r3, r3, r1
   606a0:	adds	r6, r8, r2
   606a4:	ldr	r8, [sp, #88]	; 0x58
   606a8:	adc	r7, r9, r3
   606ac:	strd	r6, [sp, #144]	; 0x90
   606b0:	ldr	r7, [sp, #160]	; 0xa0
   606b4:	ldr	r9, [sp, #164]	; 0xa4
   606b8:	lsr	r3, r8, #8
   606bc:	strd	r4, [sp, #136]	; 0x88
   606c0:	add	r5, sp, #8192	; 0x2000
   606c4:	lsr	r1, r7, #8
   606c8:	lsr	r2, r7, #1
   606cc:	ldr	r4, [sp, #92]	; 0x5c
   606d0:	orr	fp, r2, sl, lsl #31
   606d4:	ldr	r6, [sp, #92]	; 0x5c
   606d8:	orr	r9, r1, r9, lsl #24
   606dc:	lsr	r2, sl, #1
   606e0:	str	r9, [ip, #-3176]	; 0xfffff398
   606e4:	lsr	r1, sl, #8
   606e8:	ldr	r9, [sp, #136]	; 0x88
   606ec:	ldr	sl, [sp, #160]	; 0xa0
   606f0:	lsr	r0, r8, #1
   606f4:	orr	r4, r3, r4, lsl #24
   606f8:	str	r4, [r5, #-3144]	; 0xfffff3b8
   606fc:	ldr	r4, [sp, #160]	; 0xa0
   60700:	orr	r7, r0, r6, lsl #31
   60704:	str	fp, [ip, #-3168]	; 0xfffff3a0
   60708:	lsr	r3, r6, #8
   6070c:	lsr	ip, r6, #1
   60710:	lsl	r0, r9, #3
   60714:	orr	sl, r1, sl, lsl #24
   60718:	mov	fp, r9
   6071c:	lsr	r1, r9, #19
   60720:	ldr	r6, [sp, #88]	; 0x58
   60724:	ldr	r9, [sp, #88]	; 0x58
   60728:	orr	r4, r2, r4, lsl #31
   6072c:	str	r7, [r5, #-3136]	; 0xfffff3c0
   60730:	add	r7, sp, #8192	; 0x2000
   60734:	str	sl, [r5, #-3172]	; 0xfffff39c
   60738:	orr	r6, r3, r6, lsl #24
   6073c:	str	r4, [r5, #-3164]	; 0xfffff3a4
   60740:	orr	r9, ip, r9, lsl #31
   60744:	ldr	r5, [sp, #144]	; 0x90
   60748:	lsr	sl, fp, #6
   6074c:	str	r6, [r7, #-3140]	; 0xfffff3bc
   60750:	str	r9, [r7, #-3132]	; 0xfffff3c4
   60754:	ldr	fp, [sp, #140]	; 0x8c
   60758:	mov	r8, r5
   6075c:	ldr	ip, [sp, #140]	; 0x8c
   60760:	lsr	r6, r8, #6
   60764:	ldr	r9, [sp, #148]	; 0x94
   60768:	lsl	r2, r5, #3
   6076c:	orr	fp, r0, fp, lsr #29
   60770:	ldr	r8, [sp, #148]	; 0x94
   60774:	str	fp, [r7, #-3160]	; 0xfffff3a8
   60778:	lsr	r3, r5, #19
   6077c:	ldr	fp, [sp, #136]	; 0x88
   60780:	add	r5, sp, #5120	; 0x1400
   60784:	str	sl, [sp, #992]	; 0x3e0
   60788:	orr	r4, r1, ip, lsl #13
   6078c:	orr	sl, r3, r9, lsl #13
   60790:	lsr	r1, ip, #19
   60794:	str	sl, [r7, #-3120]	; 0xfffff3d0
   60798:	orr	r8, r2, r8, lsr #29
   6079c:	ldr	sl, [sp, #136]	; 0x88
   607a0:	lsl	r2, r9, #3
   607a4:	str	r6, [sp, #1008]	; 0x3f0
   607a8:	lsr	r3, r9, #19
   607ac:	str	r4, [r7, #-3152]	; 0xfffff3b0
   607b0:	orr	fp, r1, fp, lsl #13
   607b4:	str	r8, [r7, #-3128]	; 0xfffff3c8
   607b8:	add	r1, sp, #5120	; 0x1400
   607bc:	ldrd	r8, [r5, #-104]	; 0xffffff98
   607c0:	lsl	r0, ip, #3
   607c4:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   607c8:	orr	sl, r0, sl, lsr #29
   607cc:	ldr	r6, [sp, #992]	; 0x3e0
   607d0:	str	sl, [r7, #-3156]	; 0xfffff3ac
   607d4:	eor	r9, r9, r5
   607d8:	str	fp, [r7, #-3148]	; 0xfffff3b4
   607dc:	orr	r5, r6, ip, lsl #26
   607e0:	ldrd	r6, [r1, #-72]	; 0xffffffb8
   607e4:	eor	r8, r8, r4
   607e8:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   607ec:	add	sl, sp, #8192	; 0x2000
   607f0:	ldr	fp, [sp, #144]	; 0x90
   607f4:	eor	r7, r7, r1
   607f8:	ldr	r1, [sp, #148]	; 0x94
   607fc:	ldr	r4, [sp, #1008]	; 0x3f0
   60800:	eor	r6, r6, r0
   60804:	str	r5, [sp, #992]	; 0x3e0
   60808:	orr	fp, r3, fp, lsl #13
   6080c:	ldr	r5, [sp, #144]	; 0x90
   60810:	orr	r1, r4, r1, lsl #26
   60814:	add	r3, sp, #1024	; 0x400
   60818:	str	r1, [sp, #1008]	; 0x3f0
   6081c:	add	r1, sp, #1024	; 0x400
   60820:	str	fp, [sl, #-3116]	; 0xfffff3d4
   60824:	orr	r5, r2, r5, lsr #29
   60828:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   6082c:	ldrd	r0, [r1, #-40]	; 0xffffffd8
   60830:	lsr	r4, ip, #6
   60834:	str	r5, [sl, #-3124]	; 0xfffff3cc
   60838:	eor	r6, r6, r2
   6083c:	ldr	r5, [sp, #148]	; 0x94
   60840:	eor	r8, r8, r0
   60844:	ldrd	sl, [sp, #152]	; 0x98
   60848:	eor	r7, r7, r3
   6084c:	ldrd	r2, [sp, #160]	; 0xa0
   60850:	eor	r9, r9, r1
   60854:	adds	r8, r8, sl
   60858:	lsr	r5, r5, #6
   6085c:	str	r5, [sp, #1012]	; 0x3f4
   60860:	add	r5, sp, #5120	; 0x1400
   60864:	adc	r9, r9, fp
   60868:	adds	r6, r6, r2
   6086c:	str	r4, [sp, #996]	; 0x3e4
   60870:	adc	r7, r7, r3
   60874:	add	r1, sp, #5120	; 0x1400
   60878:	ldrd	r2, [r5, #-56]	; 0xffffffc8
   6087c:	ldrd	r4, [r5, #-48]	; 0xffffffd0
   60880:	ldrd	sl, [r1, #-88]	; 0xffffffa8
   60884:	eor	r3, r3, r5
   60888:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   6088c:	add	r5, sp, #1024	; 0x400
   60890:	eor	r2, r2, r4
   60894:	eor	sl, sl, r0
   60898:	eor	fp, fp, r1
   6089c:	ldrd	r4, [r5, #-32]	; 0xffffffe0
   608a0:	ldrd	r0, [sp, #56]	; 0x38
   608a4:	eor	fp, fp, r5
   608a8:	add	r5, sp, #1024	; 0x400
   608ac:	adds	r8, r8, r0
   608b0:	eor	sl, sl, r4
   608b4:	adc	r9, r9, r1
   608b8:	ldrd	r0, [sp, #80]	; 0x50
   608bc:	ldrd	r4, [r5, #-16]
   608c0:	adds	r6, r6, r0
   608c4:	adc	r7, r7, r1
   608c8:	eor	r2, r2, r4
   608cc:	adds	r0, r8, sl
   608d0:	eor	r3, r3, r5
   608d4:	adc	r1, r9, fp
   608d8:	adds	r4, r6, r2
   608dc:	strd	r0, [sp, #152]	; 0x98
   608e0:	adc	r5, r7, r3
   608e4:	strd	r4, [sp, #160]	; 0xa0
   608e8:	add	r8, sp, #8192	; 0x2000
   608ec:	ldr	r5, [sp, #168]	; 0xa8
   608f0:	ldr	r9, [sp, #172]	; 0xac
   608f4:	ldr	r7, [sp, #172]	; 0xac
   608f8:	ldr	r6, [sp, #112]	; 0x70
   608fc:	lsr	r1, r5, #8
   60900:	ldr	r4, [sp, #116]	; 0x74
   60904:	lsr	r2, r5, #1
   60908:	ldr	ip, [sp, #116]	; 0x74
   6090c:	orr	sl, r2, r9, lsl #31
   60910:	orr	r7, r1, r7, lsl #24
   60914:	lsr	r2, r9, #1
   60918:	str	r7, [r8, #-3112]	; 0xfffff3d8
   6091c:	lsr	r1, r9, #8
   60920:	ldr	r7, [sp, #152]	; 0x98
   60924:	lsr	r3, r6, #8
   60928:	ldr	r9, [sp, #168]	; 0xa8
   6092c:	lsr	r0, r6, #1
   60930:	ldr	fp, [sp, #168]	; 0xa8
   60934:	orr	r5, r0, r4, lsl #31
   60938:	orr	ip, r3, ip, lsl #24
   6093c:	lsr	r3, r4, #8
   60940:	str	ip, [r8, #-3080]	; 0xfffff3f8
   60944:	lsr	ip, r4, #1
   60948:	ldr	r4, [sp, #160]	; 0xa0
   6094c:	lsl	r0, r7, #3
   60950:	str	sl, [r8, #-3104]	; 0xfffff3e0
   60954:	orr	r9, r1, r9, lsl #24
   60958:	str	r5, [r8, #-3072]	; 0xfffff400
   6095c:	mov	sl, r7
   60960:	lsr	r1, r7, #19
   60964:	ldr	r5, [sp, #112]	; 0x70
   60968:	ldr	r7, [sp, #112]	; 0x70
   6096c:	orr	fp, r2, fp, lsl #31
   60970:	str	r9, [r8, #-3108]	; 0xfffff3dc
   60974:	mov	r6, r4
   60978:	str	fp, [r8, #-3100]	; 0xfffff3e4
   6097c:	orr	r5, r3, r5, lsl #24
   60980:	ldr	fp, [sp, #156]	; 0x9c
   60984:	orr	r7, ip, r7, lsl #31
   60988:	ldr	r9, [sp, #156]	; 0x9c
   6098c:	lsl	r2, r4, #3
   60990:	str	r5, [r8, #-3076]	; 0xfffff3fc
   60994:	lsr	r5, r6, #6
   60998:	str	r7, [r8, #-3068]	; 0xfffff404
   6099c:	orr	ip, r1, fp, lsl #13
   609a0:	ldr	r7, [sp, #164]	; 0xa4
   609a4:	lsr	r3, r4, #19
   609a8:	ldr	r6, [sp, #164]	; 0xa4
   609ac:	lsr	r8, sl, #6
   609b0:	orr	r9, r0, r9, lsr #29
   609b4:	add	sl, sp, #8192	; 0x2000
   609b8:	lsl	r0, fp, #3
   609bc:	mov	r4, fp
   609c0:	lsr	r1, fp, #19
   609c4:	add	fp, sp, #5120	; 0x1400
   609c8:	str	r8, [sp, #1024]	; 0x400
   609cc:	orr	r6, r2, r6, lsr #29
   609d0:	orr	r8, r3, r7, lsl #13
   609d4:	str	r9, [sl, #-3096]	; 0xfffff3e8
   609d8:	str	ip, [sl, #-3088]	; 0xfffff3f0
   609dc:	mov	r9, r7
   609e0:	str	r6, [sl, #-3064]	; 0xfffff408
   609e4:	lsl	r2, r7, #3
   609e8:	str	r8, [sl, #-3056]	; 0xfffff410
   609ec:	lsr	r3, r7, #19
   609f0:	ldr	ip, [sp, #1024]	; 0x400
   609f4:	ldrd	r6, [fp, #-40]	; 0xffffffd8
   609f8:	ldrd	sl, [fp, #-32]	; 0xffffffe0
   609fc:	str	r5, [sp, #1040]	; 0x410
   60a00:	add	r5, sp, #8192	; 0x2000
   60a04:	eor	r7, r7, fp
   60a08:	orr	fp, ip, r4, lsl #26
   60a0c:	str	fp, [sp, #1024]	; 0x400
   60a10:	add	fp, sp, #5120	; 0x1400
   60a14:	ldr	r8, [sp, #152]	; 0x98
   60a18:	eor	r6, r6, sl
   60a1c:	ldr	r4, [sp, #152]	; 0x98
   60a20:	ldr	ip, [sp, #1040]	; 0x410
   60a24:	orr	r8, r1, r8, lsl #13
   60a28:	str	r8, [r5, #-3084]	; 0xfffff3f4
   60a2c:	ldr	r8, [sp, #160]	; 0xa0
   60a30:	orr	r4, r0, r4, lsr #29
   60a34:	ldrd	r0, [fp, #-8]
   60a38:	ldrd	sl, [fp]
   60a3c:	str	r4, [r5, #-3092]	; 0xfffff3ec
   60a40:	orr	r8, r3, r8, lsl #13
   60a44:	ldr	r4, [sp, #160]	; 0xa0
   60a48:	eor	r1, r1, fp
   60a4c:	add	r3, sp, #1024	; 0x400
   60a50:	orr	fp, ip, r9, lsl #26
   60a54:	str	fp, [sp, #1040]	; 0x410
   60a58:	add	fp, sp, #1024	; 0x400
   60a5c:	orr	r4, r2, r4, lsr #29
   60a60:	eor	r0, r0, sl
   60a64:	ldrd	r2, [r3, #8]
   60a68:	ldrd	sl, [fp, #-8]
   60a6c:	str	r4, [r5, #-3060]	; 0xfffff40c
   60a70:	eor	r1, r1, r3
   60a74:	str	r8, [r5, #-3052]	; 0xfffff414
   60a78:	lsr	r5, r9, #6
   60a7c:	ldrd	r8, [sp, #88]	; 0x58
   60a80:	eor	r6, r6, sl
   60a84:	add	r3, sp, #5120	; 0x1400
   60a88:	eor	r7, r7, fp
   60a8c:	adds	r6, r6, r8
   60a90:	eor	r0, r0, r2
   60a94:	ldrd	sl, [r3, #-24]	; 0xffffffe8
   60a98:	adc	r7, r7, r9
   60a9c:	ldrd	r2, [r3, #-16]
   60aa0:	add	r9, sp, #5120	; 0x1400
   60aa4:	ldr	r4, [sp, #156]	; 0x9c
   60aa8:	eor	sl, sl, r2
   60aac:	eor	fp, fp, r3
   60ab0:	ldrd	r2, [r9, #8]
   60ab4:	ldrd	r8, [r9, #16]
   60ab8:	lsr	r4, r4, #6
   60abc:	str	r5, [sp, #1044]	; 0x414
   60ac0:	str	r4, [sp, #1028]	; 0x404
   60ac4:	eor	r3, r3, r9
   60ac8:	ldrd	r4, [sp, #168]	; 0xa8
   60acc:	add	r9, sp, #1024	; 0x400
   60ad0:	eor	r2, r2, r8
   60ad4:	adds	r0, r0, r4
   60ad8:	ldrd	r8, [r9]
   60adc:	adc	r1, r1, r5
   60ae0:	ldrd	r4, [sp, #96]	; 0x60
   60ae4:	eor	fp, fp, r9
   60ae8:	add	r9, sp, #1024	; 0x400
   60aec:	adds	r6, r6, r4
   60af0:	eor	sl, sl, r8
   60af4:	adc	r7, r7, r5
   60af8:	ldrd	r4, [sp, #120]	; 0x78
   60afc:	ldrd	r8, [r9, #16]
   60b00:	adds	r0, r0, r4
   60b04:	adc	r1, r1, r5
   60b08:	eor	r2, r2, r8
   60b0c:	adds	r4, r6, sl
   60b10:	eor	r3, r3, r9
   60b14:	adc	r5, r7, fp
   60b18:	adds	r6, r0, r2
   60b1c:	adc	r7, r1, r3
   60b20:	strd	r6, [sp, #168]	; 0xa8
   60b24:	ldr	r7, [sp, #184]	; 0xb8
   60b28:	add	fp, sp, #8192	; 0x2000
   60b2c:	ldr	r8, [sp, #24]
   60b30:	ldr	sl, [sp, #188]	; 0xbc
   60b34:	lsr	r1, r7, #8
   60b38:	strd	r4, [sp, #88]	; 0x58
   60b3c:	lsr	r2, r7, #1
   60b40:	lsr	r9, r8, #7
   60b44:	orr	sl, r1, sl, lsl #24
   60b48:	str	r9, [sp, #1064]	; 0x428
   60b4c:	str	sl, [fp, #-3048]	; 0xfffff418
   60b50:	lsr	r3, r8, #8
   60b54:	ldr	r7, [sp, #28]
   60b58:	lsr	r0, r8, #1
   60b5c:	ldr	ip, [sp, #188]	; 0xbc
   60b60:	add	r5, sp, #8192	; 0x2000
   60b64:	ldr	r6, [sp, #28]
   60b68:	orr	r8, r0, r7, lsl #31
   60b6c:	str	r8, [fp, #-3008]	; 0xfffff440
   60b70:	orr	r4, r2, ip, lsl #31
   60b74:	str	r4, [fp, #-3040]	; 0xfffff420
   60b78:	orr	r6, r3, r6, lsl #24
   60b7c:	ldr	r4, [sp, #184]	; 0xb8
   60b80:	str	r6, [fp, #-3016]	; 0xfffff438
   60b84:	lsr	r1, ip, #8
   60b88:	ldr	fp, [sp, #88]	; 0x58
   60b8c:	lsr	r2, ip, #1
   60b90:	ldr	sl, [sp, #1064]	; 0x428
   60b94:	orr	r4, r1, r4, lsl #24
   60b98:	lsr	r3, r7, #8
   60b9c:	lsr	ip, r7, #1
   60ba0:	lsl	r0, fp, #3
   60ba4:	mov	r6, fp
   60ba8:	lsr	r1, fp, #19
   60bac:	ldr	fp, [sp, #24]
   60bb0:	orr	sl, sl, r7, lsl #25
   60bb4:	ldr	r7, [sp, #184]	; 0xb8
   60bb8:	ldr	r8, [sp, #168]	; 0xa8
   60bbc:	orr	fp, ip, fp, lsl #31
   60bc0:	str	fp, [r5, #-3004]	; 0xfffff444
   60bc4:	ldr	fp, [sp, #172]	; 0xac
   60bc8:	orr	r7, r2, r7, lsl #31
   60bcc:	str	r4, [r5, #-3044]	; 0xfffff41c
   60bd0:	lsr	r4, r6, #6
   60bd4:	str	r7, [r5, #-3036]	; 0xfffff424
   60bd8:	lsl	r2, r8, #3
   60bdc:	ldr	r7, [sp, #92]	; 0x5c
   60be0:	orr	fp, r2, fp, lsr #29
   60be4:	ldr	r9, [sp, #24]
   60be8:	ldr	ip, [sp, #28]
   60bec:	ldr	r6, [sp, #92]	; 0x5c
   60bf0:	ldr	r2, [sp, #172]	; 0xac
   60bf4:	orr	r9, r3, r9, lsl #24
   60bf8:	str	sl, [sp, #1064]	; 0x428
   60bfc:	lsr	r3, r8, #19
   60c00:	str	r9, [r5, #-3012]	; 0xfffff43c
   60c04:	orr	r6, r0, r6, lsr #29
   60c08:	mov	sl, r8
   60c0c:	lsr	r0, r7, #19
   60c10:	orr	r8, r1, r7, lsl #13
   60c14:	lsr	ip, ip, #7
   60c18:	mov	r9, r7
   60c1c:	str	ip, [sp, #1068]	; 0x42c
   60c20:	lsl	ip, r7, #3
   60c24:	add	r7, sp, #5120	; 0x1400
   60c28:	str	r6, [r5, #-3032]	; 0xfffff428
   60c2c:	lsr	sl, sl, #6
   60c30:	str	r8, [r5, #-3024]	; 0xfffff430
   60c34:	lsl	r1, r2, #3
   60c38:	str	fp, [r5, #-3000]	; 0xfffff448
   60c3c:	str	r4, [sp, #1056]	; 0x420
   60c40:	orr	r4, r3, r2, lsl #13
   60c44:	str	r4, [r5, #-2992]	; 0xfffff450
   60c48:	lsr	r3, r2, #19
   60c4c:	ldrd	r4, [r7, #24]
   60c50:	ldrd	r6, [r7, #32]
   60c54:	str	sl, [sp, #1072]	; 0x430
   60c58:	eor	r5, r5, r7
   60c5c:	ldr	r7, [sp, #188]	; 0xbc
   60c60:	eor	r4, r4, r6
   60c64:	add	r6, sp, #8192	; 0x2000
   60c68:	lsr	r7, r7, #7
   60c6c:	str	r7, [sp, #1052]	; 0x41c
   60c70:	ldr	sl, [sp, #1056]	; 0x420
   60c74:	ldr	r8, [sp, #104]	; 0x68
   60c78:	ldr	fp, [sp, #88]	; 0x58
   60c7c:	orr	r9, sl, r9, lsl #26
   60c80:	ldr	r7, [sp, #88]	; 0x58
   60c84:	str	r9, [sp, #1056]	; 0x420
   60c88:	add	r9, sp, #5120	; 0x1400
   60c8c:	lsr	r2, r8, #18
   60c90:	orr	fp, ip, fp, lsr #29
   60c94:	orr	r7, r0, r7, lsl #13
   60c98:	str	fp, [r6, #-3028]	; 0xfffff42c
   60c9c:	ldr	r0, [sp, #168]	; 0xa8
   60ca0:	ldrd	sl, [r9, #56]	; 0x38
   60ca4:	ldrd	r8, [r9, #64]	; 0x40
   60ca8:	ldr	ip, [sp, #1072]	; 0x430
   60cac:	orr	r0, r1, r0, lsr #29
   60cb0:	eor	fp, fp, r9
   60cb4:	ldr	r9, [sp, #172]	; 0xac
   60cb8:	ldr	r1, [sp, #168]	; 0xa8
   60cbc:	eor	sl, sl, r8
   60cc0:	str	r7, [r6, #-3020]	; 0xfffff434
   60cc4:	add	r7, sp, #8192	; 0x2000
   60cc8:	orr	r9, ip, r9, lsl #26
   60ccc:	str	r9, [sp, #1072]	; 0x430
   60cd0:	add	r9, sp, #1024	; 0x400
   60cd4:	str	r0, [r6, #-2996]	; 0xfffff44c
   60cd8:	orr	r1, r3, r1, lsl #13
   60cdc:	str	r1, [r6, #-2988]	; 0xfffff454
   60ce0:	ldr	r6, [sp, #104]	; 0x68
   60ce4:	add	r1, sp, #1024	; 0x400
   60ce8:	ldrd	r8, [r9, #24]
   60cec:	ldrd	r0, [r1, #40]	; 0x28
   60cf0:	lsr	r3, r6, #14
   60cf4:	eor	r4, r4, r8
   60cf8:	ldr	r6, [sp, #108]	; 0x6c
   60cfc:	eor	r5, r5, r9
   60d00:	ldr	r8, [sp, #108]	; 0x6c
   60d04:	eor	fp, fp, r1
   60d08:	eor	sl, sl, r0
   60d0c:	add	r0, sp, #8192	; 0x2000
   60d10:	orr	r6, r2, r6, lsl #14
   60d14:	str	r6, [r7, #-2984]	; 0xfffff458
   60d18:	orr	r9, r3, r8, lsl #18
   60d1c:	str	r9, [r7, #-2976]	; 0xfffff460
   60d20:	ldrd	r6, [sp, #112]	; 0x70
   60d24:	lsr	ip, r8, #18
   60d28:	lsr	r1, r8, #14
   60d2c:	ldrd	r8, [sp, #184]	; 0xb8
   60d30:	adds	r4, r4, r6
   60d34:	ldr	r3, [sp, #172]	; 0xac
   60d38:	adc	r5, r5, r7
   60d3c:	adds	r8, r8, sl
   60d40:	adc	r9, r9, fp
   60d44:	add	fp, sp, #5120	; 0x1400
   60d48:	strd	r8, [sp, #112]	; 0x70
   60d4c:	lsr	r3, r3, #6
   60d50:	ldrd	r8, [fp, #40]	; 0x28
   60d54:	ldrd	sl, [fp, #48]	; 0x30
   60d58:	ldr	r7, [sp, #104]	; 0x68
   60d5c:	eor	r9, r9, fp
   60d60:	add	fp, sp, #5120	; 0x1400
   60d64:	str	r3, [sp, #1076]	; 0x434
   60d68:	eor	r8, r8, sl
   60d6c:	lsl	r3, r7, #23
   60d70:	ldrd	r6, [fp, #72]	; 0x48
   60d74:	ldrd	sl, [fp, #80]	; 0x50
   60d78:	ldr	r2, [sp, #92]	; 0x5c
   60d7c:	eor	r7, r7, fp
   60d80:	ldr	fp, [sp, #104]	; 0x68
   60d84:	eor	r6, r6, sl
   60d88:	lsr	r2, r2, #6
   60d8c:	str	r2, [sp, #1060]	; 0x424
   60d90:	orr	fp, ip, fp, lsl #14
   60d94:	str	fp, [r0, #-2980]	; 0xfffff45c
   60d98:	ldr	fp, [sp, #108]	; 0x6c
   60d9c:	add	ip, sp, #8192	; 0x2000
   60da0:	ldr	sl, [sp, #108]	; 0x6c
   60da4:	ldr	r2, [sp, #104]	; 0x68
   60da8:	orr	sl, r3, sl, lsr #9
   60dac:	lsl	r3, fp, #23
   60db0:	add	fp, sp, #1024	; 0x400
   60db4:	str	sl, [r0, #-2968]	; 0xfffff468
   60db8:	orr	r2, r1, r2, lsl #18
   60dbc:	str	r2, [r0, #-2972]	; 0xfffff464
   60dc0:	ldrd	r0, [sp, #128]	; 0x80
   60dc4:	ldrd	sl, [fp, #32]
   60dc8:	adds	r4, r4, r0
   60dcc:	ldr	r2, [sp, #104]	; 0x68
   60dd0:	adc	r5, r5, r1
   60dd4:	eor	r8, r8, sl
   60dd8:	ldrd	r0, [sp, #136]	; 0x88
   60ddc:	eor	r9, r9, fp
   60de0:	ldrd	sl, [sp, #112]	; 0x70
   60de4:	orr	r2, r3, r2, lsr #9
   60de8:	add	r3, sp, #5120	; 0x1400
   60dec:	str	r2, [ip, #-2964]	; 0xfffff46c
   60df0:	adds	sl, sl, r0
   60df4:	adc	fp, fp, r1
   60df8:	add	r1, sp, #1024	; 0x400
   60dfc:	ldrd	r0, [r1, #48]	; 0x30
   60e00:	eor	r6, r6, r0
   60e04:	adds	r0, r4, r8
   60e08:	eor	r7, r7, r1
   60e0c:	adc	r1, r5, r9
   60e10:	adds	r4, sl, r6
   60e14:	strd	r0, [sp, #112]	; 0x70
   60e18:	ldrd	r0, [r3, #88]	; 0x58
   60e1c:	adc	r5, fp, r7
   60e20:	ldrd	r2, [r3, #96]	; 0x60
   60e24:	add	r7, sp, #5120	; 0x1400
   60e28:	strd	r4, [sp, #184]	; 0xb8
   60e2c:	eor	r0, r0, r2
   60e30:	ldrd	r4, [sp, #64]	; 0x40
   60e34:	eor	r1, r1, r3
   60e38:	ldrd	r2, [sp, #104]	; 0x68
   60e3c:	ldrd	r6, [r7, #104]	; 0x68
   60e40:	ldrd	sl, [sp, #40]	; 0x28
   60e44:	and	r3, r3, r5
   60e48:	ldrd	r8, [sp, #104]	; 0x68
   60e4c:	eor	r1, r1, r7
   60e50:	ldr	r5, [sp, #72]	; 0x48
   60e54:	eor	r0, r0, r6
   60e58:	ldr	r7, [sp, #76]	; 0x4c
   60e5c:	bic	r9, fp, r9
   60e60:	add	fp, sp, #8192	; 0x2000
   60e64:	eor	r9, r9, r3
   60e68:	lsr	r3, r5, #28
   60e6c:	bic	r8, sl, r8
   60e70:	ldr	r6, [sp, #76]	; 0x4c
   60e74:	orr	sl, r3, r7, lsl #4
   60e78:	str	sl, [fp, #-2952]	; 0xfffff478
   60e7c:	and	r2, r2, r4
   60e80:	ldr	sl, [sp, #76]	; 0x4c
   60e84:	lsl	r3, r5, #25
   60e88:	eor	r8, r8, r2
   60e8c:	lsl	r2, r5, #30
   60e90:	mov	r4, r5
   60e94:	orr	r6, r2, r6, lsr #2
   60e98:	lsr	r2, r7, #28
   60e9c:	str	r6, [ip, #-2960]	; 0xfffff470
   60ea0:	lsl	ip, r7, #30
   60ea4:	orr	r7, r3, r7, lsr #7
   60ea8:	lsl	r3, sl, #25
   60eac:	orr	r6, r2, r4, lsl #4
   60eb0:	str	r7, [fp, #-2944]	; 0xfffff480
   60eb4:	orr	r5, ip, r5, lsr #2
   60eb8:	str	r6, [fp, #-2948]	; 0xfffff47c
   60ebc:	orr	ip, r3, r4, lsr #7
   60ec0:	ldrd	r6, [sp, #48]	; 0x30
   60ec4:	ldrd	r2, [sp]
   60ec8:	str	r5, [fp, #-2956]	; 0xfffff474
   60ecc:	ldrd	r4, [sp, #72]	; 0x48
   60ed0:	eor	r7, r7, r3
   60ed4:	str	ip, [fp, #-2940]	; 0xfffff484
   60ed8:	add	fp, sp, #5120	; 0x1400
   60edc:	and	r7, r7, r5
   60ee0:	add	r5, sp, #5120	; 0x1400
   60ee4:	eor	r6, r6, r2
   60ee8:	ldrd	r2, [fp, #112]	; 0x70
   60eec:	ldrd	sl, [fp, #120]	; 0x78
   60ef0:	and	r6, r6, r4
   60ef4:	ldrd	r4, [r5, #128]	; 0x80
   60ef8:	eor	r2, r2, sl
   60efc:	eor	r3, r3, fp
   60f00:	eor	r2, r2, r4
   60f04:	ldrd	sl, [sp]
   60f08:	eor	r3, r3, r5
   60f0c:	ldrd	r4, [sp, #48]	; 0x30
   60f10:	and	r5, r5, fp
   60f14:	ldr	fp, [sp, #16]
   60f18:	and	r4, r4, sl
   60f1c:	eor	r5, r5, r7
   60f20:	eor	r4, r4, r6
   60f24:	adds	r2, r2, r4
   60f28:	lsr	fp, fp, #7
   60f2c:	str	fp, [sp, #1080]	; 0x438
   60f30:	adc	r3, r3, r5
   60f34:	ldrd	r6, [sp, #48]	; 0x30
   60f38:	ldrd	sl, [sp, #72]	; 0x48
   60f3c:	ldrd	r4, [sp, #72]	; 0x48
   60f40:	and	sl, sl, r6
   60f44:	and	fp, fp, r7
   60f48:	ldr	ip, [sp, #20]
   60f4c:	eor	r4, r4, r6
   60f50:	strd	sl, [sp, #200]	; 0xc8
   60f54:	eor	r5, r5, r7
   60f58:	ldr	fp, [sp, #32]
   60f5c:	strd	r4, [sp, #192]	; 0xc0
   60f60:	ldr	r4, [sp, #1080]	; 0x438
   60f64:	ldr	r5, [sp, #36]	; 0x24
   60f68:	lsr	fp, fp, #7
   60f6c:	ldr	r7, [sp, #112]	; 0x70
   60f70:	orr	ip, r4, ip, lsl #25
   60f74:	ldr	sl, [sp, #184]	; 0xb8
   60f78:	ldr	r4, [sp, #116]	; 0x74
   60f7c:	orr	r5, fp, r5, lsl #25
   60f80:	ldr	r6, [sp, #188]	; 0xbc
   60f84:	lsr	r7, r7, #6
   60f88:	ldr	fp, [sp, #20]
   60f8c:	lsr	sl, sl, #6
   60f90:	orr	r4, r7, r4, lsl #26
   60f94:	str	ip, [sp, #1080]	; 0x438
   60f98:	str	r4, [sp, #1088]	; 0x440
   60f9c:	orr	r6, sl, r6, lsl #26
   60fa0:	ldr	r4, [sp, #16]
   60fa4:	lsr	fp, fp, #7
   60fa8:	ldr	ip, [sp, #36]	; 0x24
   60fac:	add	r7, sp, #8192	; 0x2000
   60fb0:	str	fp, [sp, #1084]	; 0x43c
   60fb4:	str	r6, [sp, #1104]	; 0x450
   60fb8:	ldr	fp, [sp, #188]	; 0xbc
   60fbc:	lsr	ip, ip, #7
   60fc0:	ldr	r6, [sp, #20]
   60fc4:	str	r5, [sp, #1096]	; 0x448
   60fc8:	ldr	r5, [sp, #80]	; 0x50
   60fcc:	lsr	fp, fp, #6
   60fd0:	str	ip, [sp, #1100]	; 0x44c
   60fd4:	lsr	ip, r4, #8
   60fd8:	orr	r6, ip, r6, lsl #24
   60fdc:	str	fp, [sp, #1108]	; 0x454
   60fe0:	lsr	ip, r4, #1
   60fe4:	ldr	fp, [sp, #20]
   60fe8:	ldr	r4, [sp, #32]
   60fec:	lsr	r5, r5, #7
   60ff0:	ldr	sl, [sp, #116]	; 0x74
   60ff4:	str	r5, [sp, #1128]	; 0x468
   60ff8:	orr	fp, ip, fp, lsl #31
   60ffc:	ldr	r5, [sp, #36]	; 0x24
   61000:	lsr	ip, r4, #8
   61004:	str	r6, [r7, #-2216]	; 0xfffff758
   61008:	lsr	sl, sl, #6
   6100c:	str	fp, [r7, #-2208]	; 0xfffff760
   61010:	orr	r5, ip, r5, lsl #24
   61014:	str	sl, [sp, #1092]	; 0x444
   61018:	str	r5, [r7, #-2184]	; 0xfffff778
   6101c:	lsr	ip, r4, #1
   61020:	ldr	fp, [sp, #20]
   61024:	ldr	sl, [sp, #36]	; 0x24
   61028:	ldr	r4, [sp, #16]
   6102c:	ldr	r6, [sp, #16]
   61030:	orr	sl, ip, sl, lsl #31
   61034:	lsr	ip, fp, #8
   61038:	orr	r4, ip, r4, lsl #24
   6103c:	lsr	ip, fp, #1
   61040:	str	sl, [r7, #-2176]	; 0xfffff780
   61044:	orr	r6, ip, r6, lsl #31
   61048:	str	r4, [r7, #-2212]	; 0xfffff75c
   6104c:	add	fp, sp, #8192	; 0x2000
   61050:	str	r6, [r7, #-2204]	; 0xfffff764
   61054:	ldr	r7, [sp, #36]	; 0x24
   61058:	ldr	sl, [sp, #32]
   6105c:	ldr	r5, [sp, #32]
   61060:	lsr	ip, r7, #8
   61064:	ldr	r4, [sp, #116]	; 0x74
   61068:	orr	sl, ip, sl, lsl #24
   6106c:	lsr	ip, r7, #1
   61070:	ldr	r7, [sp, #112]	; 0x70
   61074:	orr	r5, ip, r5, lsl #31
   61078:	str	sl, [fp, #-2180]	; 0xfffff77c
   6107c:	ldr	sl, [sp, #84]	; 0x54
   61080:	str	r5, [fp, #-2172]	; 0xfffff784
   61084:	lsl	ip, r7, #3
   61088:	ldr	fp, [sp, #1128]	; 0x468
   6108c:	orr	r4, ip, r4, lsr #29
   61090:	ldr	r6, [sp, #56]	; 0x38
   61094:	lsr	ip, r7, #19
   61098:	orr	sl, fp, sl, lsl #25
   6109c:	ldr	r7, [sp, #116]	; 0x74
   610a0:	str	sl, [sp, #1128]	; 0x468
   610a4:	add	r5, sp, #8192	; 0x2000
   610a8:	ldr	sl, [sp, #184]	; 0xb8
   610ac:	lsr	r6, r6, #7
   610b0:	ldr	fp, [sp, #188]	; 0xbc
   610b4:	orr	r7, ip, r7, lsl #13
   610b8:	str	r6, [sp, #1112]	; 0x458
   610bc:	ldr	r6, [sp, #188]	; 0xbc
   610c0:	lsl	ip, sl, #3
   610c4:	orr	fp, ip, fp, lsr #29
   610c8:	lsr	ip, sl, #19
   610cc:	str	fp, [r5, #-2168]	; 0xfffff788
   610d0:	ldr	fp, [sp, #116]	; 0x74
   610d4:	orr	r6, ip, r6, lsl #13
   610d8:	str	r4, [r5, #-2200]	; 0xfffff768
   610dc:	str	r7, [r5, #-2192]	; 0xfffff770
   610e0:	str	r6, [r5, #-2160]	; 0xfffff790
   610e4:	lsl	ip, fp, #3
   610e8:	ldr	r7, [sp, #60]	; 0x3c
   610ec:	ldr	r4, [sp, #84]	; 0x54
   610f0:	ldr	r6, [sp, #112]	; 0x70
   610f4:	ldr	sl, [sp, #1112]	; 0x458
   610f8:	lsr	r4, r4, #7
   610fc:	str	r4, [sp, #1132]	; 0x46c
   61100:	orr	r7, sl, r7, lsl #25
   61104:	orr	r6, ip, r6, lsr #29
   61108:	str	r7, [sp, #1112]	; 0x458
   6110c:	lsr	ip, fp, #19
   61110:	str	r6, [r5, #-2196]	; 0xfffff76c
   61114:	add	r7, sp, #8192	; 0x2000
   61118:	ldr	fp, [sp, #188]	; 0xbc
   6111c:	ldr	sl, [sp, #112]	; 0x70
   61120:	ldr	r4, [sp, #184]	; 0xb8
   61124:	ldr	r6, [sp, #184]	; 0xb8
   61128:	orr	sl, ip, sl, lsl #13
   6112c:	lsl	ip, fp, #3
   61130:	orr	r4, ip, r4, lsr #29
   61134:	lsr	ip, fp, #19
   61138:	orr	r6, ip, r6, lsl #13
   6113c:	str	r6, [r7, #-2156]	; 0xfffff794
   61140:	add	r7, sp, #6144	; 0x1800
   61144:	str	sl, [r5, #-2188]	; 0xfffff774
   61148:	str	r4, [r5, #-2164]	; 0xfffff78c
   6114c:	add	ip, sp, #1024	; 0x400
   61150:	ldrd	r4, [r7, #-168]	; 0xffffff58
   61154:	ldrd	r6, [r7, #-160]	; 0xffffff60
   61158:	ldr	sl, [sp, #60]	; 0x3c
   6115c:	eor	r5, r5, r7
   61160:	ldr	r7, [sp, #120]	; 0x78
   61164:	eor	r4, r4, r6
   61168:	lsr	sl, sl, #7
   6116c:	str	sl, [sp, #1116]	; 0x45c
   61170:	lsr	r7, r7, #7
   61174:	ldrd	sl, [ip, #56]	; 0x38
   61178:	str	r7, [sp, #1160]	; 0x488
   6117c:	add	r7, sp, #6144	; 0x1800
   61180:	eor	sl, sl, r4
   61184:	eor	fp, fp, r5
   61188:	ldrd	r4, [r7, #-136]	; 0xffffff78
   6118c:	ldrd	r6, [r7, #-128]	; 0xffffff80
   61190:	strd	sl, [sp, #208]	; 0xd0
   61194:	ldrd	sl, [ip, #72]	; 0x48
   61198:	eor	r4, r4, r6
   6119c:	eor	r5, r5, r7
   611a0:	ldr	r7, [sp, #100]	; 0x64
   611a4:	eor	sl, sl, r4
   611a8:	ldr	r4, [sp, #96]	; 0x60
   611ac:	eor	fp, fp, r5
   611b0:	ldr	r5, [sp, #124]	; 0x7c
   611b4:	ldr	r6, [sp, #1160]	; 0x488
   611b8:	lsr	r4, r4, #7
   611bc:	strd	sl, [sp, #240]	; 0xf0
   611c0:	orr	r7, r4, r7, lsl #25
   611c4:	str	r7, [sp, #1144]	; 0x478
   611c8:	add	r7, sp, #6144	; 0x1800
   611cc:	orr	r5, r6, r5, lsl #25
   611d0:	str	r5, [sp, #1160]	; 0x488
   611d4:	ldrd	r4, [r7, #-152]	; 0xffffff68
   611d8:	ldrd	r6, [r7, #-144]	; 0xffffff70
   611dc:	ldrd	sl, [ip, #64]	; 0x40
   611e0:	eor	r5, r5, r7
   611e4:	ldr	r7, [sp, #124]	; 0x7c
   611e8:	eor	r4, r4, r6
   611ec:	eor	fp, fp, r5
   611f0:	eor	sl, sl, r4
   611f4:	ldr	r4, [sp, #100]	; 0x64
   611f8:	lsr	r7, r7, #7
   611fc:	str	r7, [sp, #1164]	; 0x48c
   61200:	add	r7, sp, #6144	; 0x1800
   61204:	strd	sl, [sp, #216]	; 0xd8
   61208:	lsr	r4, r4, #7
   6120c:	str	r4, [sp, #1148]	; 0x47c
   61210:	ldrd	r4, [r7, #-120]	; 0xffffff88
   61214:	ldrd	r6, [r7, #-112]	; 0xffffff90
   61218:	eor	r5, r5, r7
   6121c:	ldr	r7, [sp, #128]	; 0x80
   61220:	eor	r4, r4, r6
   61224:	add	r6, sp, #8192	; 0x2000
   61228:	lsr	r7, r7, #7
   6122c:	str	r7, [sp, #1176]	; 0x498
   61230:	ldrd	sl, [ip, #80]	; 0x50
   61234:	ldr	r7, [sp, #84]	; 0x54
   61238:	eor	sl, sl, r4
   6123c:	ldr	r4, [sp, #56]	; 0x38
   61240:	eor	fp, fp, r5
   61244:	ldr	r5, [sp, #60]	; 0x3c
   61248:	strd	sl, [sp, #248]	; 0xf8
   6124c:	lsr	ip, r4, #8
   61250:	ldr	fp, [sp, #80]	; 0x50
   61254:	ldr	sl, [sp, #60]	; 0x3c
   61258:	orr	r5, ip, r5, lsl #24
   6125c:	lsr	ip, r4, #1
   61260:	ldr	r4, [sp, #84]	; 0x54
   61264:	str	r5, [r6, #-2152]	; 0xfffff798
   61268:	orr	sl, ip, sl, lsl #31
   6126c:	lsr	ip, fp, #8
   61270:	orr	r4, ip, r4, lsl #24
   61274:	lsr	ip, fp, #1
   61278:	str	r4, [r6, #-2120]	; 0xfffff7b8
   6127c:	orr	r7, ip, r7, lsl #31
   61280:	ldr	r4, [sp, #60]	; 0x3c
   61284:	ldr	fp, [sp, #132]	; 0x84
   61288:	ldr	ip, [sp, #1176]	; 0x498
   6128c:	ldr	r5, [sp, #56]	; 0x38
   61290:	str	sl, [r6, #-2144]	; 0xfffff7a0
   61294:	orr	fp, ip, fp, lsl #25
   61298:	str	r7, [r6, #-2112]	; 0xfffff7c0
   6129c:	lsr	ip, r4, #8
   612a0:	ldr	sl, [sp, #136]	; 0x88
   612a4:	orr	r5, ip, r5, lsl #24
   612a8:	str	fp, [sp, #1176]	; 0x498
   612ac:	lsr	ip, r4, #1
   612b0:	ldr	fp, [sp, #84]	; 0x54
   612b4:	ldr	r7, [sp, #56]	; 0x38
   612b8:	lsr	sl, sl, #7
   612bc:	ldr	r4, [sp, #80]	; 0x50
   612c0:	str	r5, [r6, #-2148]	; 0xfffff79c
   612c4:	add	r5, sp, #6144	; 0x1800
   612c8:	ldr	r6, [sp, #80]	; 0x50
   612cc:	orr	r7, ip, r7, lsl #31
   612d0:	str	sl, [sp, #1192]	; 0x4a8
   612d4:	lsr	ip, fp, #8
   612d8:	add	sl, sp, #8192	; 0x2000
   612dc:	orr	r4, ip, r4, lsl #24
   612e0:	lsr	ip, fp, #1
   612e4:	ldr	fp, [sp, #132]	; 0x84
   612e8:	str	r7, [sl, #-2140]	; 0xfffff7a4
   612ec:	orr	r6, ip, r6, lsl #31
   612f0:	ldr	r7, [sp, #140]	; 0x8c
   612f4:	ldr	ip, [sp, #140]	; 0x8c
   612f8:	lsr	fp, fp, #7
   612fc:	str	r4, [sl, #-2116]	; 0xfffff7bc
   61300:	str	r6, [sl, #-2108]	; 0xfffff7c4
   61304:	ldr	sl, [sp, #1192]	; 0x4a8
   61308:	lsr	ip, ip, #7
   6130c:	str	fp, [sp, #1180]	; 0x49c
   61310:	orr	r7, sl, r7, lsl #25
   61314:	str	r7, [sp, #1192]	; 0x4a8
   61318:	str	ip, [sp, #1196]	; 0x4ac
   6131c:	add	ip, sp, #1024	; 0x400
   61320:	ldrd	sl, [r5, #-104]	; 0xffffff98
   61324:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   61328:	ldrd	r6, [ip, #88]	; 0x58
   6132c:	add	ip, sp, #256	; 0x100
   61330:	eor	sl, sl, r4
   61334:	eor	fp, fp, r5
   61338:	ldr	r5, [sp, #152]	; 0x98
   6133c:	eor	r6, r6, sl
   61340:	eor	r7, r7, fp
   61344:	strd	r6, [ip]
   61348:	add	r7, sp, #6144	; 0x1800
   6134c:	add	ip, sp, #1024	; 0x400
   61350:	lsr	r5, r5, #7
   61354:	str	r5, [sp, #1224]	; 0x4c8
   61358:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   6135c:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   61360:	ldrd	sl, [ip, #104]	; 0x68
   61364:	add	ip, sp, #512	; 0x200
   61368:	eor	r4, r4, r6
   6136c:	eor	r5, r5, r7
   61370:	eor	sl, sl, r4
   61374:	eor	fp, fp, r5
   61378:	ldr	r4, [sp, #144]	; 0x90
   6137c:	ldr	r5, [sp, #156]	; 0x9c
   61380:	ldr	r6, [sp, #1224]	; 0x4c8
   61384:	ldr	r7, [sp, #148]	; 0x94
   61388:	lsr	r4, r4, #7
   6138c:	orr	r5, r6, r5, lsl #25
   61390:	ldr	r6, [sp, #88]	; 0x58
   61394:	strd	sl, [ip, #-248]	; 0xffffff08
   61398:	orr	r7, r4, r7, lsl #25
   6139c:	ldr	sl, [sp, #92]	; 0x5c
   613a0:	str	r7, [sp, #1208]	; 0x4b8
   613a4:	lsr	r6, r6, #7
   613a8:	ldr	r7, [sp, #160]	; 0xa0
   613ac:	movw	r4, #53448	; 0xd0c8
   613b0:	orr	sl, r6, sl, lsl #25
   613b4:	movt	r4, #47314	; 0xb8d2
   613b8:	str	r5, [sp, #1224]	; 0x4c8
   613bc:	movw	r5, #49430	; 0xc116
   613c0:	lsr	r7, r7, #7
   613c4:	str	r7, [sp, #1240]	; 0x4d8
   613c8:	ldrd	r6, [sp, #24]
   613cc:	movt	r5, #6564	; 0x19a4
   613d0:	str	sl, [sp, #1256]	; 0x4e8
   613d4:	adds	r4, r4, r6
   613d8:	ldr	sl, [sp, #1240]	; 0x4d8
   613dc:	adc	r5, r5, r7
   613e0:	ldr	r7, [sp, #164]	; 0xa4
   613e4:	ldr	fp, [sp, #156]	; 0x9c
   613e8:	ldr	ip, [sp, #148]	; 0x94
   613ec:	orr	r7, sl, r7, lsl #25
   613f0:	str	r7, [sp, #1240]	; 0x4d8
   613f4:	ldrd	r6, [sp, #176]	; 0xb0
   613f8:	lsr	fp, fp, #7
   613fc:	ldr	sl, [sp, #164]	; 0xa4
   61400:	lsr	ip, ip, #7
   61404:	adds	r4, r4, r6
   61408:	str	fp, [sp, #1228]	; 0x4cc
   6140c:	adc	r5, r5, r7
   61410:	ldr	r7, [sp, #92]	; 0x5c
   61414:	adds	r0, r0, r4
   61418:	str	ip, [sp, #1212]	; 0x4bc
   6141c:	adc	r1, r1, r5
   61420:	lsr	sl, sl, #7
   61424:	lsr	r7, r7, #7
   61428:	str	r7, [sp, #1260]	; 0x4ec
   6142c:	str	sl, [sp, #1244]	; 0x4dc
   61430:	adds	r8, r8, r0
   61434:	ldrd	r4, [sp, #8]
   61438:	adc	r9, r9, r1
   6143c:	ldrd	sl, [sp, #64]	; 0x40
   61440:	movw	r0, #43859	; 0xab53
   61444:	adds	r4, r4, r8
   61448:	movt	r0, #20801	; 0x5141
   6144c:	adc	r5, r5, r9
   61450:	adds	r6, r2, r8
   61454:	adc	r7, r3, r9
   61458:	ldrd	r8, [sp, #16]
   6145c:	strd	r6, [sp, #8]
   61460:	lsr	r3, r4, #18
   61464:	strd	r4, [sp, #176]	; 0xb0
   61468:	bic	r6, sl, r4
   6146c:	bic	r7, fp, r5
   61470:	ldrd	r4, [sp, #40]	; 0x28
   61474:	adds	r0, r0, r8
   61478:	movw	r1, #27656	; 0x6c08
   6147c:	movt	r1, #7735	; 0x1e37
   61480:	ldr	sl, [sp, #180]	; 0xb4
   61484:	adc	r1, r1, r9
   61488:	ldr	r8, [sp, #180]	; 0xb4
   6148c:	adds	r0, r0, r4
   61490:	add	r9, sp, #8192	; 0x2000
   61494:	adc	r1, r1, r5
   61498:	ldr	r5, [sp, #176]	; 0xb0
   6149c:	orr	r8, r3, r8, lsl #14
   614a0:	lsr	r3, sl, #18
   614a4:	mov	ip, sl
   614a8:	str	r8, [r9, #-2936]	; 0xfffff488
   614ac:	orr	r4, r3, r5, lsl #14
   614b0:	lsr	r2, r5, #14
   614b4:	lsl	r3, r5, #23
   614b8:	orr	fp, r2, sl, lsl #18
   614bc:	lsr	r2, sl, #14
   614c0:	orr	sl, r3, sl, lsr #9
   614c4:	lsl	r3, ip, #23
   614c8:	orr	r8, r2, r5, lsl #18
   614cc:	orr	ip, r3, r5, lsr #9
   614d0:	add	r3, sp, #5120	; 0x1400
   614d4:	add	r5, sp, #5120	; 0x1400
   614d8:	str	fp, [r9, #-2928]	; 0xfffff490
   614dc:	str	sl, [r9, #-2920]	; 0xfffff498
   614e0:	str	ip, [r9, #-2916]	; 0xfffff49c
   614e4:	add	ip, sp, #8192	; 0x2000
   614e8:	str	r4, [r9, #-2932]	; 0xfffff48c
   614ec:	str	r8, [r9, #-2924]	; 0xfffff494
   614f0:	ldrd	r8, [r3, #136]	; 0x88
   614f4:	ldrd	r2, [r3, #144]	; 0x90
   614f8:	ldrd	r4, [r5, #152]	; 0x98
   614fc:	ldr	sl, [sp, #8]
   61500:	eor	r8, r8, r2
   61504:	eor	r8, r8, r4
   61508:	ldr	fp, [sp, #12]
   6150c:	ldr	r4, [sp, #12]
   61510:	eor	r9, r9, r3
   61514:	lsl	r3, sl, #30
   61518:	adds	r0, r0, r8
   6151c:	eor	r9, r9, r5
   61520:	lsr	r2, sl, #28
   61524:	orr	fp, r3, fp, lsr #2
   61528:	lsl	r3, r4, #30
   6152c:	adc	r1, r1, r9
   61530:	orr	r5, r2, r4, lsl #4
   61534:	orr	r9, r3, sl, lsr #2
   61538:	lsr	r2, r4, #28
   6153c:	lsl	r3, sl, #25
   61540:	str	fp, [ip, #-2912]	; 0xfffff4a0
   61544:	str	r5, [ip, #-2904]	; 0xfffff4a8
   61548:	mov	r8, r4
   6154c:	orr	fp, r2, sl, lsl #4
   61550:	orr	r2, r3, r4, lsr #7
   61554:	ldrd	r4, [sp, #104]	; 0x68
   61558:	str	r2, [ip, #-2896]	; 0xfffff4b0
   6155c:	ldrd	r2, [sp, #176]	; 0xb0
   61560:	str	r9, [ip, #-2908]	; 0xfffff4a4
   61564:	add	r9, sp, #5120	; 0x1400
   61568:	and	r2, r2, r4
   6156c:	str	fp, [ip, #-2900]	; 0xfffff4ac
   61570:	and	r3, r3, r5
   61574:	lsl	ip, r8, #25
   61578:	eor	r2, r2, r6
   6157c:	eor	r3, r3, r7
   61580:	adds	r2, r2, r0
   61584:	orr	r6, ip, sl, lsr #7
   61588:	add	r7, sp, #8192	; 0x2000
   6158c:	ldrd	sl, [sp]
   61590:	adc	r3, r3, r1
   61594:	ldrd	r0, [r9, #160]	; 0xa0
   61598:	ldrd	r8, [r9, #168]	; 0xa8
   6159c:	adds	sl, sl, r2
   615a0:	ldrd	r4, [sp, #192]	; 0xc0
   615a4:	adc	fp, fp, r3
   615a8:	str	r6, [r7, #-2892]	; 0xfffff4b4
   615ac:	eor	r1, r1, r9
   615b0:	ldrd	r6, [sp, #8]
   615b4:	add	r9, sp, #5120	; 0x1400
   615b8:	strd	sl, [sp, #40]	; 0x28
   615bc:	eor	r0, r0, r8
   615c0:	ldrd	sl, [sp, #200]	; 0xc8
   615c4:	and	r7, r7, r5
   615c8:	ldrd	r8, [r9, #176]	; 0xb0
   615cc:	and	r6, r6, r4
   615d0:	eor	r7, r7, fp
   615d4:	ldr	fp, [sp, #40]	; 0x28
   615d8:	ldr	r5, [sp, #44]	; 0x2c
   615dc:	eor	r0, r0, r8
   615e0:	add	r8, sp, #8192	; 0x2000
   615e4:	eor	r6, r6, sl
   615e8:	lsr	r4, fp, #18
   615ec:	adds	r6, r6, r0
   615f0:	eor	r1, r1, r9
   615f4:	orr	r5, r4, r5, lsl #14
   615f8:	str	r5, [r8, #-2888]	; 0xfffff4b8
   615fc:	adc	r7, r7, r1
   61600:	ldr	r9, [sp, #44]	; 0x2c
   61604:	lsr	ip, fp, #14
   61608:	ldr	r0, [sp, #40]	; 0x28
   6160c:	mov	fp, r9
   61610:	lsr	r4, r9, #18
   61614:	lsl	r1, r0, #23
   61618:	orr	sl, ip, r9, lsl #18
   6161c:	orr	r5, r4, r0, lsl #14
   61620:	str	sl, [r8, #-2880]	; 0xfffff4c0
   61624:	adds	r4, r6, r2
   61628:	orr	sl, r1, fp, lsr #9
   6162c:	lsr	ip, r9, #14
   61630:	lsl	r1, fp, #23
   61634:	str	r5, [r8, #-2884]	; 0xfffff4bc
   61638:	orr	r9, ip, r0, lsl #18
   6163c:	adc	r5, r7, r3
   61640:	str	sl, [r8, #-2872]	; 0xfffff4c8
   61644:	strd	r4, [sp]
   61648:	add	r7, sp, #5120	; 0x1400
   6164c:	str	r9, [r8, #-2876]	; 0xfffff4c4
   61650:	orr	r5, r1, r0, lsr #9
   61654:	ldrd	r0, [sp, #40]	; 0x28
   61658:	lsl	r2, r4, #30
   6165c:	str	r5, [r8, #-2868]	; 0xfffff4cc
   61660:	add	r5, sp, #5120	; 0x1400
   61664:	ldrd	r8, [sp, #104]	; 0x68
   61668:	ldrd	sl, [r7, #184]	; 0xb8
   6166c:	bic	r1, r9, r1
   61670:	ldrd	r6, [r7, #192]	; 0xc0
   61674:	ldr	r9, [sp]
   61678:	bic	r0, r8, r0
   6167c:	ldrd	r4, [r5, #200]	; 0xc8
   61680:	eor	fp, fp, r7
   61684:	ldr	r8, [sp, #4]
   61688:	add	r7, sp, #8192	; 0x2000
   6168c:	lsr	r3, r9, #28
   61690:	eor	fp, fp, r5
   61694:	ldr	r5, [sp]
   61698:	eor	sl, sl, r6
   6169c:	orr	r9, r3, r8, lsl #4
   616a0:	ldr	r6, [sp, #4]
   616a4:	str	r9, [r7, #-2856]	; 0xfffff4d8
   616a8:	eor	sl, sl, r4
   616ac:	ldr	r9, [sp, #4]
   616b0:	lsl	r3, r5, #25
   616b4:	ldr	r4, [sp]
   616b8:	orr	r6, r2, r6, lsr #2
   616bc:	lsl	ip, r8, #30
   616c0:	lsr	r2, r8, #28
   616c4:	orr	r8, r3, r8, lsr #7
   616c8:	lsl	r3, r9, #25
   616cc:	str	r6, [r7, #-2864]	; 0xfffff4d0
   616d0:	orr	r4, ip, r4, lsr #2
   616d4:	orr	r6, r2, r5, lsl #4
   616d8:	str	r4, [r7, #-2860]	; 0xfffff4d4
   616dc:	orr	ip, r3, r5, lsr #7
   616e0:	ldrd	r4, [sp, #176]	; 0xb0
   616e4:	ldrd	r2, [sp, #40]	; 0x28
   616e8:	str	r8, [r7, #-2848]	; 0xfffff4e0
   616ec:	str	ip, [r7, #-2844]	; 0xfffff4e4
   616f0:	and	r2, r2, r4
   616f4:	ldrd	r8, [sp, #72]	; 0x48
   616f8:	and	r3, r3, r5
   616fc:	str	r6, [r7, #-2852]	; 0xfffff4dc
   61700:	eor	r2, r2, r0
   61704:	ldrd	r6, [sp, #8]
   61708:	eor	r3, r3, r1
   6170c:	add	r5, sp, #5120	; 0x1400
   61710:	ldrd	r0, [sp]
   61714:	eor	r6, r6, r8
   61718:	eor	r7, r7, r9
   6171c:	add	r9, sp, #5120	; 0x1400
   61720:	and	r6, r6, r0
   61724:	and	r7, r7, r1
   61728:	ldrd	r0, [r5, #208]	; 0xd0
   6172c:	ldrd	r4, [r5, #216]	; 0xd8
   61730:	ldrd	r8, [r9, #224]	; 0xe0
   61734:	eor	r0, r0, r4
   61738:	eor	r1, r1, r5
   6173c:	eor	r0, r0, r8
   61740:	ldrd	r4, [sp, #8]
   61744:	eor	r1, r1, r9
   61748:	ldrd	r8, [sp, #72]	; 0x48
   6174c:	and	r4, r4, r8
   61750:	and	r5, r5, r9
   61754:	ldr	r9, [sp, #112]	; 0x70
   61758:	eor	r4, r4, r6
   6175c:	adds	r0, r0, r4
   61760:	eor	r5, r5, r7
   61764:	adc	r1, r1, r5
   61768:	lsr	r9, r9, #7
   6176c:	str	r9, [sp, #1288]	; 0x508
   61770:	ldrd	r4, [sp, #8]
   61774:	ldrd	r8, [sp]
   61778:	ldrd	r6, [sp]
   6177c:	and	r8, r8, r4
   61780:	and	r9, r9, r5
   61784:	strd	r8, [sp, #192]	; 0xc0
   61788:	eor	r6, r6, r4
   6178c:	ldr	r9, [sp, #96]	; 0x60
   61790:	eor	r7, r7, r5
   61794:	ldr	r4, [sp, #100]	; 0x64
   61798:	add	r5, sp, #8192	; 0x2000
   6179c:	ldr	r8, [sp, #124]	; 0x7c
   617a0:	lsr	ip, r9, #8
   617a4:	orr	r4, ip, r4, lsl #24
   617a8:	lsr	ip, r9, #1
   617ac:	str	r4, [r5, #-2088]	; 0xfffff7d8
   617b0:	ldr	r9, [sp, #100]	; 0x64
   617b4:	ldr	r4, [sp, #120]	; 0x78
   617b8:	orr	r9, ip, r9, lsl #31
   617bc:	str	r9, [r5, #-2080]	; 0xfffff7e0
   617c0:	lsr	ip, r4, #8
   617c4:	add	r9, sp, #8192	; 0x2000
   617c8:	orr	r8, ip, r8, lsl #24
   617cc:	lsr	ip, r4, #1
   617d0:	ldr	r4, [sp, #124]	; 0x7c
   617d4:	str	r8, [r5, #-2056]	; 0xfffff7f8
   617d8:	ldr	r8, [sp, #96]	; 0x60
   617dc:	orr	r4, ip, r4, lsl #31
   617e0:	str	r4, [r5, #-2048]	; 0xfffff800
   617e4:	ldr	r5, [sp, #100]	; 0x64
   617e8:	ldr	r4, [sp, #120]	; 0x78
   617ec:	lsr	ip, r5, #8
   617f0:	orr	r8, ip, r8, lsl #24
   617f4:	lsr	ip, r5, #1
   617f8:	str	r8, [r9, #-2084]	; 0xfffff7dc
   617fc:	ldr	r5, [sp, #96]	; 0x60
   61800:	ldr	r8, [sp, #124]	; 0x7c
   61804:	orr	r5, ip, r5, lsl #31
   61808:	str	r5, [r9, #-2076]	; 0xfffff7e4
   6180c:	lsr	ip, r8, #8
   61810:	orr	r4, ip, r4, lsl #24
   61814:	lsr	ip, r8, #1
   61818:	ldr	r8, [sp, #120]	; 0x78
   6181c:	str	r4, [r9, #-2052]	; 0xfffff7fc
   61820:	orr	r8, ip, r8, lsl #31
   61824:	str	r8, [r9, #-2044]	; 0xfffff804
   61828:	add	r9, sp, #6144	; 0x1800
   6182c:	add	ip, sp, #1024	; 0x400
   61830:	ldrd	r4, [r9, #-40]	; 0xffffffd8
   61834:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   61838:	eor	r4, r4, r8
   6183c:	eor	r5, r5, r9
   61840:	ldrd	r8, [ip, #120]	; 0x78
   61844:	eor	r9, r9, r5
   61848:	add	r5, sp, #6144	; 0x1800
   6184c:	eor	r8, r8, r4
   61850:	strd	r8, [sp, #200]	; 0xc8
   61854:	ldrd	r8, [r5, #-8]
   61858:	ldrd	r4, [r5]
   6185c:	eor	r8, r8, r4
   61860:	eor	r9, r9, r5
   61864:	ldrd	r4, [ip, #136]	; 0x88
   61868:	add	ip, sp, #512	; 0x200
   6186c:	eor	r4, r4, r8
   61870:	eor	r5, r5, r9
   61874:	strd	r4, [ip, #-224]	; 0xffffff20
   61878:	add	r8, sp, #8192	; 0x2000
   6187c:	ldr	r4, [sp, #128]	; 0x80
   61880:	ldr	r5, [sp, #132]	; 0x84
   61884:	lsr	ip, r4, #8
   61888:	orr	r5, ip, r5, lsl #24
   6188c:	lsr	ip, r4, #1
   61890:	str	r5, [r8, #-2024]	; 0xfffff818
   61894:	ldr	r4, [sp, #132]	; 0x84
   61898:	ldr	r5, [sp, #168]	; 0xa8
   6189c:	ldr	r9, [sp, #116]	; 0x74
   618a0:	orr	r4, ip, r4, lsl #31
   618a4:	str	r4, [r8, #-2016]	; 0xfffff820
   618a8:	ldr	r8, [sp, #132]	; 0x84
   618ac:	lsr	r5, r5, #7
   618b0:	ldr	r4, [sp, #1288]	; 0x508
   618b4:	str	r5, [sp, #1272]	; 0x4f8
   618b8:	ldr	r5, [sp, #128]	; 0x80
   618bc:	lsr	ip, r8, #8
   618c0:	orr	r9, r4, r9, lsl #25
   618c4:	add	r8, sp, #8192	; 0x2000
   618c8:	str	r9, [sp, #1288]	; 0x508
   618cc:	ldr	r9, [sp, #132]	; 0x84
   618d0:	orr	r5, ip, r5, lsl #24
   618d4:	ldr	r4, [sp, #128]	; 0x80
   618d8:	str	r5, [r8, #-2020]	; 0xfffff81c
   618dc:	ldr	r5, [sp, #136]	; 0x88
   618e0:	lsr	ip, r9, #1
   618e4:	ldr	r9, [sp, #140]	; 0x8c
   618e8:	orr	r4, ip, r4, lsl #31
   618ec:	str	r4, [r8, #-2012]	; 0xfffff824
   618f0:	lsr	ip, r5, #8
   618f4:	ldr	r4, [sp, #140]	; 0x8c
   618f8:	orr	r9, ip, r9, lsl #24
   618fc:	lsr	ip, r5, #1
   61900:	ldr	r5, [sp, #140]	; 0x8c
   61904:	str	r9, [r8, #-1992]	; 0xfffff838
   61908:	ldr	r9, [sp, #1272]	; 0x4f8
   6190c:	orr	r5, ip, r5, lsl #31
   61910:	str	r5, [r8, #-1984]	; 0xfffff840
   61914:	ldr	r8, [sp, #172]	; 0xac
   61918:	lsr	ip, r4, #8
   6191c:	ldr	r5, [sp, #116]	; 0x74
   61920:	movw	r4, #60313	; 0xeb99
   61924:	movt	r4, #57230	; 0xdf8e
   61928:	orr	r8, r9, r8, lsl #25
   6192c:	str	r8, [sp, #1272]	; 0x4f8
   61930:	ldr	r8, [sp, #136]	; 0x88
   61934:	add	r9, sp, #8192	; 0x2000
   61938:	lsr	r5, r5, #7
   6193c:	str	r5, [sp, #1292]	; 0x50c
   61940:	movw	r5, #30540	; 0x774c
   61944:	movt	r5, #10056	; 0x2748
   61948:	orr	r8, ip, r8, lsl #24
   6194c:	str	r8, [r9, #-1988]	; 0xfffff83c
   61950:	ldr	r8, [sp, #184]	; 0xb8
   61954:	ldr	ip, [sp, #172]	; 0xac
   61958:	lsr	r8, r8, #7
   6195c:	str	r8, [sp, #1304]	; 0x518
   61960:	ldrd	r8, [sp, #32]
   61964:	lsr	ip, ip, #7
   61968:	str	ip, [sp, #1276]	; 0x4fc
   6196c:	adds	r4, r4, r8
   61970:	ldr	ip, [sp, #1304]	; 0x518
   61974:	adc	r5, r5, r9
   61978:	ldr	r9, [sp, #188]	; 0xbc
   6197c:	orr	r9, ip, r9, lsl #25
   61980:	str	r9, [sp, #1304]	; 0x518
   61984:	ldrd	r8, [sp, #64]	; 0x40
   61988:	adds	r4, r4, r8
   6198c:	adc	r5, r5, r9
   61990:	adds	sl, sl, r4
   61994:	adc	fp, fp, r5
   61998:	adds	r2, r2, sl
   6199c:	adc	r3, r3, fp
   619a0:	ldrd	sl, [sp, #48]	; 0x30
   619a4:	ldr	r9, [sp, #188]	; 0xbc
   619a8:	movw	r4, #18600	; 0x48a8
   619ac:	adds	sl, sl, r2
   619b0:	movt	r4, #57755	; 0xe19b
   619b4:	adc	fp, fp, r3
   619b8:	adds	r8, r0, r2
   619bc:	lsr	r9, r9, #7
   619c0:	str	r9, [sp, #1308]	; 0x51c
   619c4:	adc	r9, r1, r3
   619c8:	ldrd	r2, [sp, #56]	; 0x38
   619cc:	ldrd	r0, [sp, #176]	; 0xb0
   619d0:	movw	r5, #48309	; 0xbcb5
   619d4:	adds	r2, r2, r4
   619d8:	movt	r5, #13488	; 0x34b0
   619dc:	strd	sl, [sp, #48]	; 0x30
   619e0:	bic	r4, r0, sl
   619e4:	adc	r3, r3, r5
   619e8:	bic	r5, r1, fp
   619ec:	lsr	r1, sl, #18
   619f0:	ldrd	sl, [sp, #104]	; 0x68
   619f4:	ldr	ip, [sp, #52]	; 0x34
   619f8:	and	r6, r6, r8
   619fc:	adds	r2, r2, sl
   61a00:	add	sl, sp, #8192	; 0x2000
   61a04:	adc	r3, r3, fp
   61a08:	ldr	fp, [sp, #48]	; 0x30
   61a0c:	orr	ip, r1, ip, lsl #14
   61a10:	str	ip, [sl, #-2840]	; 0xfffff4e8
   61a14:	and	r7, r7, r9
   61a18:	lsr	r0, fp, #14
   61a1c:	ldr	fp, [sp, #52]	; 0x34
   61a20:	orr	ip, r0, fp, lsl #18
   61a24:	lsr	r1, fp, #18
   61a28:	str	ip, [sl, #-2832]	; 0xfffff4f0
   61a2c:	lsr	r0, fp, #14
   61a30:	ldr	sl, [sp, #48]	; 0x30
   61a34:	add	ip, sp, #8192	; 0x2000
   61a38:	ldr	fp, [sp, #48]	; 0x30
   61a3c:	orr	fp, r1, fp, lsl #14
   61a40:	lsl	r1, sl, #23
   61a44:	str	fp, [ip, #-2836]	; 0xfffff4ec
   61a48:	orr	fp, r0, sl, lsl #18
   61a4c:	ldr	sl, [sp, #52]	; 0x34
   61a50:	ldr	r0, [sp, #52]	; 0x34
   61a54:	str	fp, [ip, #-2828]	; 0xfffff4f4
   61a58:	ldr	fp, [sp, #48]	; 0x30
   61a5c:	orr	r0, r1, r0, lsr #9
   61a60:	lsl	r1, sl, #23
   61a64:	str	r0, [ip, #-2824]	; 0xfffff4f8
   61a68:	lsr	r0, r8, #28
   61a6c:	orr	fp, r1, fp, lsr #9
   61a70:	lsl	r1, r8, #30
   61a74:	str	fp, [ip, #-2820]	; 0xfffff4fc
   61a78:	orr	fp, r0, r9, lsl #4
   61a7c:	lsr	r0, r9, #28
   61a80:	orr	sl, r1, r9, lsr #2
   61a84:	str	fp, [ip, #-2808]	; 0xfffff508
   61a88:	lsl	r1, r9, #30
   61a8c:	orr	fp, r0, r8, lsl #4
   61a90:	str	fp, [ip, #-2804]	; 0xfffff50c
   61a94:	add	fp, sp, #5120	; 0x1400
   61a98:	str	sl, [ip, #-2816]	; 0xfffff500
   61a9c:	orr	sl, r1, r8, lsr #2
   61aa0:	lsl	r1, r8, #25
   61aa4:	str	sl, [ip, #-2812]	; 0xfffff504
   61aa8:	orr	r0, r1, r9, lsr #7
   61aac:	str	r0, [ip, #-2800]	; 0xfffff510
   61ab0:	lsl	ip, r9, #25
   61ab4:	ldrd	r0, [fp, #232]	; 0xe8
   61ab8:	ldrd	sl, [fp, #240]	; 0xf0
   61abc:	eor	r1, r1, fp
   61ac0:	add	fp, sp, #5120	; 0x1400
   61ac4:	eor	r0, r0, sl
   61ac8:	ldrd	sl, [fp, #248]	; 0xf8
   61acc:	eor	r0, r0, sl
   61ad0:	eor	r1, r1, fp
   61ad4:	adds	r2, r2, r0
   61ad8:	ldrd	sl, [sp, #40]	; 0x28
   61adc:	adc	r3, r3, r1
   61ae0:	add	r1, sp, #8192	; 0x2000
   61ae4:	orr	r0, ip, r8, lsr #7
   61ae8:	str	r0, [r1, #-2796]	; 0xfffff514
   61aec:	ldrd	r0, [sp, #48]	; 0x30
   61af0:	and	r0, r0, sl
   61af4:	and	r1, r1, fp
   61af8:	eor	r0, r0, r4
   61afc:	eor	r1, r1, r5
   61b00:	adds	r0, r0, r2
   61b04:	add	r2, sp, #5632	; 0x1600
   61b08:	adc	r1, r1, r3
   61b0c:	add	r3, sp, #5376	; 0x1500
   61b10:	ldrd	r4, [sp, #192]	; 0xc0
   61b14:	ldrd	sl, [r3]
   61b18:	ldrd	r2, [r2, #-248]	; 0xffffff08
   61b1c:	eor	r6, r6, r4
   61b20:	eor	r7, r7, r5
   61b24:	ldrd	r4, [sp, #72]	; 0x48
   61b28:	eor	fp, fp, r3
   61b2c:	add	r3, sp, #5632	; 0x1600
   61b30:	adds	r4, r4, r0
   61b34:	eor	sl, sl, r2
   61b38:	adc	r5, r5, r1
   61b3c:	strd	r4, [sp, #72]	; 0x48
   61b40:	ldrd	r2, [r3, #-240]	; 0xffffff10
   61b44:	movw	r4, #23139	; 0x5a63
   61b48:	ldr	ip, [sp, #76]	; 0x4c
   61b4c:	movt	r4, #50633	; 0xc5c9
   61b50:	eor	sl, sl, r2
   61b54:	eor	fp, fp, r3
   61b58:	adds	r6, r6, sl
   61b5c:	ldr	sl, [sp, #72]	; 0x48
   61b60:	adc	r7, r7, fp
   61b64:	movw	r5, #3251	; 0xcb3
   61b68:	movt	r5, #14620	; 0x391c
   61b6c:	lsr	r2, sl, #18
   61b70:	lsr	r3, sl, #14
   61b74:	adds	sl, r6, r0
   61b78:	add	r0, sp, #8192	; 0x2000
   61b7c:	adc	fp, r7, r1
   61b80:	ldr	r1, [sp, #76]	; 0x4c
   61b84:	orr	ip, r2, ip, lsl #14
   61b88:	str	ip, [r0, #-2792]	; 0xfffff518
   61b8c:	ldr	ip, [sp, #72]	; 0x48
   61b90:	orr	r6, r3, r1, lsl #18
   61b94:	lsr	r2, r1, #18
   61b98:	lsr	r1, r1, #14
   61b9c:	str	r6, [r0, #-2784]	; 0xfffff520
   61ba0:	orr	r7, r1, ip, lsl #18
   61ba4:	orr	r6, r2, ip, lsl #14
   61ba8:	lsl	r3, ip, #23
   61bac:	ldr	ip, [sp, #76]	; 0x4c
   61bb0:	str	r6, [r0, #-2788]	; 0xfffff51c
   61bb4:	lsl	r2, sl, #30
   61bb8:	str	r7, [r0, #-2780]	; 0xfffff524
   61bbc:	add	r7, sp, #8192	; 0x2000
   61bc0:	orr	ip, r3, ip, lsr #9
   61bc4:	str	ip, [r0, #-2776]	; 0xfffff528
   61bc8:	ldr	r0, [sp, #76]	; 0x4c
   61bcc:	lsr	r3, sl, #28
   61bd0:	ldr	r6, [sp, #72]	; 0x48
   61bd4:	orr	ip, r2, fp, lsr #2
   61bd8:	str	ip, [r7, #-2768]	; 0xfffff530
   61bdc:	lsr	r2, fp, #28
   61be0:	lsl	r1, r0, #23
   61be4:	orr	r0, r3, fp, lsl #4
   61be8:	orr	r6, r1, r6, lsr #9
   61bec:	str	r0, [r7, #-2760]	; 0xfffff538
   61bf0:	str	r6, [r7, #-2772]	; 0xfffff52c
   61bf4:	lsl	r1, fp, #30
   61bf8:	ldrd	r6, [sp, #80]	; 0x50
   61bfc:	lsl	r3, sl, #25
   61c00:	add	ip, sp, #8192	; 0x2000
   61c04:	adds	r6, r6, r4
   61c08:	orr	r4, r1, sl, lsr #2
   61c0c:	adc	r7, r7, r5
   61c10:	add	r1, sp, #5632	; 0x1600
   61c14:	add	r5, sp, #8192	; 0x2000
   61c18:	str	r4, [r5, #-2764]	; 0xfffff534
   61c1c:	ldrd	r4, [r1, #-232]	; 0xffffff18
   61c20:	ldrd	r0, [r1, #-224]	; 0xffffff20
   61c24:	eor	r4, r4, r0
   61c28:	eor	r5, r5, r1
   61c2c:	orr	r0, r3, fp, lsr #7
   61c30:	orr	r1, r2, sl, lsl #4
   61c34:	ldrd	r2, [sp, #176]	; 0xb0
   61c38:	str	r1, [ip, #-2756]	; 0xfffff53c
   61c3c:	lsl	r1, fp, #25
   61c40:	adds	r2, r2, r6
   61c44:	str	r0, [ip, #-2752]	; 0xfffff540
   61c48:	adc	r3, r3, r7
   61c4c:	add	r7, sp, #5632	; 0x1600
   61c50:	strd	r2, [sp, #64]	; 0x40
   61c54:	ldrd	r6, [r7, #-216]	; 0xffffff28
   61c58:	ldrd	r2, [sp, #72]	; 0x48
   61c5c:	eor	r4, r4, r6
   61c60:	eor	r5, r5, r7
   61c64:	ldrd	r6, [sp, #40]	; 0x28
   61c68:	bic	r2, r6, r2
   61c6c:	bic	r3, r7, r3
   61c70:	orr	r7, r1, sl, lsr #7
   61c74:	ldrd	r0, [sp, #72]	; 0x48
   61c78:	str	r7, [ip, #-2748]	; 0xfffff544
   61c7c:	ldrd	r6, [sp, #48]	; 0x30
   61c80:	and	r0, r0, r6
   61c84:	and	r1, r1, r7
   61c88:	ldrd	r6, [sp, #64]	; 0x40
   61c8c:	eor	r2, r2, r0
   61c90:	eor	r3, r3, r1
   61c94:	adds	r6, r6, r4
   61c98:	adc	r7, r7, r5
   61c9c:	strd	r6, [sp, #64]	; 0x40
   61ca0:	add	r7, sp, #5632	; 0x1600
   61ca4:	ldrd	r4, [sp]
   61ca8:	ldrd	r0, [r7, #-208]	; 0xffffff30
   61cac:	eor	r4, r4, r8
   61cb0:	ldrd	r6, [r7, #-200]	; 0xffffff38
   61cb4:	eor	r5, r5, r9
   61cb8:	eor	r0, r0, r6
   61cbc:	eor	r1, r1, r7
   61cc0:	strd	r0, [sp, #104]	; 0x68
   61cc4:	and	r0, r4, sl
   61cc8:	and	r1, r5, fp
   61ccc:	ldrd	r4, [sp, #64]	; 0x40
   61cd0:	strd	r0, [sp, #176]	; 0xb0
   61cd4:	adds	r2, r2, r4
   61cd8:	ldrd	r0, [sp, #104]	; 0x68
   61cdc:	adc	r3, r3, r5
   61ce0:	add	r5, sp, #5632	; 0x1600
   61ce4:	ldrd	r6, [sp]
   61ce8:	ldrd	r4, [r5, #-192]	; 0xffffff40
   61cec:	and	r6, r6, r8
   61cf0:	and	r7, r7, r9
   61cf4:	eor	r0, r0, r4
   61cf8:	eor	r1, r1, r5
   61cfc:	ldrd	r4, [sp, #176]	; 0xb0
   61d00:	eor	r4, r4, r6
   61d04:	eor	r5, r5, r7
   61d08:	ldrd	r6, [sp, #8]
   61d0c:	adds	r4, r4, r0
   61d10:	adc	r5, r5, r1
   61d14:	ldrd	r0, [sp, #48]	; 0x30
   61d18:	adds	r6, r6, r2
   61d1c:	adc	r7, r7, r3
   61d20:	strd	r6, [sp, #64]	; 0x40
   61d24:	bic	r6, r0, r6
   61d28:	bic	r7, r1, r7
   61d2c:	strd	r6, [sp, #104]	; 0x68
   61d30:	adds	r6, r4, r2
   61d34:	adc	r7, r5, r3
   61d38:	strd	r6, [sp, #8]
   61d3c:	ldr	r7, [sp, #64]	; 0x40
   61d40:	ldr	r1, [sp, #68]	; 0x44
   61d44:	ldr	r0, [sp, #68]	; 0x44
   61d48:	lsr	r3, r7, #18
   61d4c:	lsr	r2, r7, #14
   61d50:	orr	r4, r2, r1, lsl #18
   61d54:	lsr	r2, r1, #14
   61d58:	orr	r0, r3, r0, lsl #14
   61d5c:	lsr	r3, r1, #18
   61d60:	str	r0, [ip, #-2744]	; 0xfffff548
   61d64:	orr	r6, r3, r7, lsl #14
   61d68:	orr	r0, r2, r7, lsl #18
   61d6c:	str	r6, [ip, #-2740]	; 0xfffff54c
   61d70:	lsl	r3, r7, #23
   61d74:	ldrd	r6, [sp, #96]	; 0x60
   61d78:	str	r4, [ip, #-2736]	; 0xfffff550
   61d7c:	mov	r5, r1
   61d80:	movw	r4, #35531	; 0x8acb
   61d84:	movt	r4, #58177	; 0xe341
   61d88:	orr	r1, r3, r1, lsr #9
   61d8c:	adds	r6, r6, r4
   61d90:	lsl	r3, r5, #23
   61d94:	movw	r5, #43594	; 0xaa4a
   61d98:	movt	r5, #20184	; 0x4ed8
   61d9c:	str	r1, [ip, #-2728]	; 0xfffff558
   61da0:	adc	r7, r7, r5
   61da4:	ldr	r5, [sp, #64]	; 0x40
   61da8:	add	r1, sp, #5632	; 0x1600
   61dac:	str	r0, [ip, #-2732]	; 0xfffff554
   61db0:	orr	r5, r3, r5, lsr #9
   61db4:	str	r5, [ip, #-2724]	; 0xfffff55c
   61db8:	ldrd	r4, [r1, #-184]	; 0xffffff48
   61dbc:	ldrd	r0, [r1, #-176]	; 0xffffff50
   61dc0:	ldrd	r2, [sp, #40]	; 0x28
   61dc4:	eor	r5, r5, r1
   61dc8:	add	r1, sp, #5632	; 0x1600
   61dcc:	eor	r4, r4, r0
   61dd0:	adds	r6, r6, r2
   61dd4:	ldrd	r0, [r1, #-168]	; 0xffffff58
   61dd8:	adc	r7, r7, r3
   61ddc:	ldrd	r2, [sp, #64]	; 0x40
   61de0:	eor	r4, r4, r0
   61de4:	eor	r5, r5, r1
   61de8:	adds	r4, r4, r6
   61dec:	ldrd	r0, [sp, #72]	; 0x48
   61df0:	adc	r5, r5, r7
   61df4:	ldrd	r6, [sp, #104]	; 0x68
   61df8:	and	r2, r2, r0
   61dfc:	ldr	ip, [sp, #8]
   61e00:	and	r3, r3, r1
   61e04:	eor	r2, r2, r6
   61e08:	adds	r6, r4, r2
   61e0c:	ldrd	r0, [sp]
   61e10:	eor	r3, r3, r7
   61e14:	ldr	r4, [sp, #12]
   61e18:	adc	r7, r5, r3
   61e1c:	add	r5, sp, #8192	; 0x2000
   61e20:	adds	r0, r0, r6
   61e24:	lsl	r3, ip, #30
   61e28:	adc	r1, r1, r7
   61e2c:	orr	r4, r3, r4, lsr #2
   61e30:	strd	r0, [sp, #40]	; 0x28
   61e34:	lsr	r1, ip, #28
   61e38:	str	r4, [r5, #-2720]	; 0xfffff560
   61e3c:	lsr	r2, r0, #18
   61e40:	ldr	r4, [sp, #12]
   61e44:	ldr	ip, [sp, #12]
   61e48:	ldr	r0, [sp, #40]	; 0x28
   61e4c:	orr	r4, r1, r4, lsl #4
   61e50:	str	r4, [r5, #-2712]	; 0xfffff568
   61e54:	ldr	r4, [sp, #44]	; 0x2c
   61e58:	lsl	ip, ip, #30
   61e5c:	ldr	r5, [sp, #12]
   61e60:	lsr	r3, r0, #14
   61e64:	str	ip, [sp]
   61e68:	orr	r4, r2, r4, lsl #14
   61e6c:	ldr	r2, [sp, #44]	; 0x2c
   61e70:	lsr	ip, r5, #28
   61e74:	add	r5, sp, #8192	; 0x2000
   61e78:	ldr	r0, [sp, #8]
   61e7c:	str	r4, [r5, #-2696]	; 0xfffff578
   61e80:	orr	r4, r3, r2, lsl #18
   61e84:	str	r4, [r5, #-2688]	; 0xfffff580
   61e88:	ldr	r4, [sp, #40]	; 0x28
   61e8c:	lsl	r1, r0, #25
   61e90:	ldr	r5, [sp]
   61e94:	lsr	r0, r2, #18
   61e98:	lsr	r2, r2, #14
   61e9c:	lsl	r3, r4, #23
   61ea0:	ldr	r4, [sp, #8]
   61ea4:	orr	r5, r5, r4, lsr #2
   61ea8:	add	r4, sp, #8192	; 0x2000
   61eac:	str	r5, [r4, #-2716]	; 0xfffff564
   61eb0:	ldr	r5, [sp, #8]
   61eb4:	orr	r5, ip, r5, lsl #4
   61eb8:	str	r5, [r4, #-2708]	; 0xfffff56c
   61ebc:	ldr	r5, [sp, #40]	; 0x28
   61ec0:	ldr	ip, [sp, #12]
   61ec4:	orr	r5, r0, r5, lsl #14
   61ec8:	ldr	r0, [sp, #40]	; 0x28
   61ecc:	orr	ip, r1, ip, lsr #7
   61ed0:	str	ip, [r4, #-2704]	; 0xfffff570
   61ed4:	add	ip, sp, #8192	; 0x2000
   61ed8:	ldr	r4, [sp, #12]
   61edc:	orr	r0, r2, r0, lsl #18
   61ee0:	ldr	r2, [sp, #44]	; 0x2c
   61ee4:	str	r5, [ip, #-2692]	; 0xfffff57c
   61ee8:	ldr	r5, [sp, #40]	; 0x28
   61eec:	lsl	r1, r4, #25
   61ef0:	orr	r2, r3, r2, lsr #9
   61ef4:	ldr	r3, [sp, #44]	; 0x2c
   61ef8:	str	r0, [ip, #-2684]	; 0xfffff584
   61efc:	ldr	r4, [sp, #8]
   61f00:	lsl	r0, r3, #23
   61f04:	str	r2, [ip, #-2680]	; 0xfffff588
   61f08:	orr	r5, r0, r5, lsr #9
   61f0c:	str	r5, [ip, #-2676]	; 0xfffff58c
   61f10:	add	r5, sp, #5632	; 0x1600
   61f14:	orr	r4, r1, r4, lsr #7
   61f18:	str	r4, [ip, #-2700]	; 0xfffff574
   61f1c:	eor	r2, sl, r8
   61f20:	ldrd	r0, [r5, #-160]	; 0xffffff60
   61f24:	eor	r3, fp, r9
   61f28:	ldrd	r4, [r5, #-152]	; 0xffffff68
   61f2c:	eor	r0, r0, r4
   61f30:	eor	r1, r1, r5
   61f34:	strd	r0, [sp]
   61f38:	and	r4, sl, r8
   61f3c:	ldrd	r0, [sp, #8]
   61f40:	and	r5, fp, r9
   61f44:	and	r0, r0, r2
   61f48:	and	r1, r1, r3
   61f4c:	strd	r0, [sp, #104]	; 0x68
   61f50:	add	r1, sp, #5632	; 0x1600
   61f54:	ldrd	r2, [sp]
   61f58:	ldrd	r0, [r1, #-144]	; 0xffffff70
   61f5c:	eor	r2, r2, r0
   61f60:	eor	r3, r3, r1
   61f64:	strd	r2, [sp]
   61f68:	add	r1, sp, #5632	; 0x1600
   61f6c:	ldrd	r2, [sp, #104]	; 0x68
   61f70:	eor	r2, r2, r4
   61f74:	eor	r3, r3, r5
   61f78:	ldrd	r4, [sp]
   61f7c:	adds	r2, r2, r4
   61f80:	adc	r3, r3, r5
   61f84:	ldrd	r4, [r1, #-136]	; 0xffffff78
   61f88:	ldrd	r0, [r1, #-128]	; 0xffffff80
   61f8c:	eor	r4, r4, r0
   61f90:	adds	r0, r2, r6
   61f94:	eor	r5, r5, r1
   61f98:	adc	r1, r3, r7
   61f9c:	ldrd	r2, [sp, #120]	; 0x78
   61fa0:	movw	r6, #58227	; 0xe373
   61fa4:	movt	r6, #30563	; 0x7763
   61fa8:	movw	r7, #51791	; 0xca4f
   61fac:	adds	r2, r2, r6
   61fb0:	add	r6, sp, #5632	; 0x1600
   61fb4:	movt	r7, #23452	; 0x5b9c
   61fb8:	strd	r0, [sp]
   61fbc:	adc	r3, r3, r7
   61fc0:	ldrd	r0, [r6, #-120]	; 0xffffff88
   61fc4:	ldrd	r6, [sp, #48]	; 0x30
   61fc8:	eor	r0, r0, r4
   61fcc:	eor	r1, r1, r5
   61fd0:	adds	r6, r6, r2
   61fd4:	strd	r0, [sp, #104]	; 0x68
   61fd8:	adc	r7, r7, r3
   61fdc:	ldrd	r0, [sp, #40]	; 0x28
   61fe0:	ldrd	r2, [sp, #72]	; 0x48
   61fe4:	ldrd	r4, [sp, #64]	; 0x40
   61fe8:	bic	r0, r2, r0
   61fec:	bic	r1, r3, r1
   61ff0:	ldrd	r2, [sp, #40]	; 0x28
   61ff4:	and	r2, r2, r4
   61ff8:	and	r3, r3, r5
   61ffc:	ldrd	r4, [sp, #104]	; 0x68
   62000:	eor	r2, r2, r0
   62004:	eor	r3, r3, r1
   62008:	adds	r4, r4, r6
   6200c:	ldr	r6, [sp]
   62010:	adc	r5, r5, r7
   62014:	lsl	r1, r6, #30
   62018:	adds	r6, r4, r2
   6201c:	adc	r7, r5, r3
   62020:	strd	r6, [sp, #48]	; 0x30
   62024:	ldrd	r4, [sp, #48]	; 0x30
   62028:	ldr	r7, [sp]
   6202c:	adds	r4, r4, r8
   62030:	ldr	r6, [sp, #4]
   62034:	adc	r5, r5, r9
   62038:	strd	r4, [sp, #104]	; 0x68
   6203c:	ldr	r5, [sp, #4]
   62040:	lsr	r3, r7, #28
   62044:	ldr	r2, [sp]
   62048:	orr	r7, r3, r6, lsl #4
   6204c:	mov	r9, r6
   62050:	lsr	r0, r6, #28
   62054:	orr	r5, r1, r5, lsr #2
   62058:	str	r5, [ip, #-2672]	; 0xfffff590
   6205c:	lsl	ip, r6, #30
   62060:	ldr	r5, [sp]
   62064:	ldr	r6, [sp]
   62068:	add	r8, sp, #8192	; 0x2000
   6206c:	lsl	r1, r2, #25
   62070:	lsr	r2, r4, #18
   62074:	str	r7, [r8, #-2664]	; 0xfffff598
   62078:	orr	r5, ip, r5, lsr #2
   6207c:	orr	r7, r1, r9, lsr #7
   62080:	ldr	r4, [sp, #104]	; 0x68
   62084:	str	r5, [r8, #-2668]	; 0xfffff594
   62088:	orr	r6, r0, r6, lsl #4
   6208c:	lsl	r0, r9, #25
   62090:	str	r6, [r8, #-2660]	; 0xfffff59c
   62094:	ldr	r9, [sp, #108]	; 0x6c
   62098:	add	ip, sp, #8192	; 0x2000
   6209c:	ldr	r6, [sp, #104]	; 0x68
   620a0:	lsr	r3, r4, #14
   620a4:	str	r7, [r8, #-2656]	; 0xfffff5a0
   620a8:	orr	r9, r2, r9, lsl #14
   620ac:	ldr	r2, [sp, #108]	; 0x6c
   620b0:	ldr	r7, [sp]
   620b4:	str	r9, [ip, #-2648]	; 0xfffff5a8
   620b8:	orr	r4, r3, r2, lsl #18
   620bc:	mov	r5, r2
   620c0:	lsr	r1, r2, #18
   620c4:	lsl	r3, r6, #23
   620c8:	ldrd	r8, [sp, #8]
   620cc:	lsr	r2, r2, #14
   620d0:	orr	r7, r0, r7, lsr #7
   620d4:	orr	r0, r1, r6, lsl #14
   620d8:	str	r7, [ip, #-2652]	; 0xfffff5a4
   620dc:	orr	r1, r2, r6, lsl #18
   620e0:	ldrd	r6, [sp]
   620e4:	orr	r2, r3, r5, lsr #9
   620e8:	str	r1, [ip, #-2636]	; 0xfffff5b4
   620ec:	lsl	r1, r5, #23
   620f0:	add	r5, sp, #5632	; 0x1600
   620f4:	eor	r9, r9, fp
   620f8:	str	r4, [ip, #-2640]	; 0xfffff5b0
   620fc:	and	r9, r9, r7
   62100:	str	r2, [ip, #-2632]	; 0xfffff5b8
   62104:	eor	r8, r8, sl
   62108:	ldrd	r2, [r5, #-112]	; 0xffffff90
   6210c:	and	r8, r8, r6
   62110:	ldrd	r4, [r5, #-104]	; 0xffffff98
   62114:	movw	r6, #47267	; 0xb8a3
   62118:	ldr	r7, [sp, #104]	; 0x68
   6211c:	movt	r6, #54962	; 0xd6b2
   62120:	eor	r3, r3, r5
   62124:	add	r5, sp, #5632	; 0x1600
   62128:	str	r0, [ip, #-2644]	; 0xfffff5ac
   6212c:	eor	r2, r2, r4
   62130:	orr	r7, r1, r7, lsr #9
   62134:	ldrd	r0, [sp, #8]
   62138:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   6213c:	and	r0, r0, sl
   62140:	and	r1, r1, fp
   62144:	eor	r2, r2, r4
   62148:	eor	r8, r8, r0
   6214c:	adds	r8, r8, r2
   62150:	eor	r3, r3, r5
   62154:	eor	r9, r9, r1
   62158:	add	r1, sp, #5632	; 0x1600
   6215c:	adc	r9, r9, r3
   62160:	ldrd	r2, [sp, #128]	; 0x80
   62164:	ldrd	r4, [r1, #-88]	; 0xffffffa8
   62168:	adds	r6, r6, r2
   6216c:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   62170:	add	r2, sp, #5632	; 0x1600
   62174:	str	r7, [ip, #-2628]	; 0xfffff5bc
   62178:	eor	r4, r4, r0
   6217c:	eor	r5, r5, r1
   62180:	ldrd	r0, [r2, #-72]	; 0xffffffb8
   62184:	movw	r7, #28659	; 0x6ff3
   62188:	movt	r7, #26670	; 0x682e
   6218c:	eor	r0, r0, r4
   62190:	eor	r1, r1, r5
   62194:	ldrd	r4, [sp, #72]	; 0x48
   62198:	adc	r7, r7, r3
   6219c:	strd	r0, [sp, #176]	; 0xb0
   621a0:	adds	r6, r6, r4
   621a4:	ldrd	r2, [sp, #64]	; 0x40
   621a8:	adc	r7, r7, r5
   621ac:	ldrd	r4, [sp, #48]	; 0x30
   621b0:	ldrd	r0, [sp, #104]	; 0x68
   621b4:	adds	r8, r8, r4
   621b8:	adc	r9, r9, r5
   621bc:	bic	r0, r2, r0
   621c0:	ldrd	r4, [sp, #40]	; 0x28
   621c4:	bic	r1, r3, r1
   621c8:	ldrd	r2, [sp, #104]	; 0x68
   621cc:	and	r2, r2, r4
   621d0:	and	r3, r3, r5
   621d4:	ldrd	r4, [sp, #176]	; 0xb0
   621d8:	eor	r2, r2, r0
   621dc:	eor	r3, r3, r1
   621e0:	lsr	r1, r9, #28
   621e4:	adds	r4, r4, r6
   621e8:	adc	r5, r5, r7
   621ec:	adds	r6, r4, r2
   621f0:	adc	r7, r5, r3
   621f4:	lsl	r2, r8, #30
   621f8:	lsr	r3, r8, #28
   621fc:	orr	r5, r2, r9, lsr #2
   62200:	orr	r0, r3, r9, lsl #4
   62204:	lsl	r2, r9, #30
   62208:	lsl	r3, r8, #25
   6220c:	orr	r4, r2, r8, lsr #2
   62210:	str	r5, [ip, #-2624]	; 0xfffff5c0
   62214:	orr	r5, r1, r8, lsl #4
   62218:	str	r0, [ip, #-2616]	; 0xfffff5c8
   6221c:	orr	r0, r3, r9, lsr #7
   62220:	str	r4, [ip, #-2620]	; 0xfffff5c4
   62224:	adds	sl, sl, r6
   62228:	str	r5, [ip, #-2612]	; 0xfffff5cc
   6222c:	adc	fp, fp, r7
   62230:	ldrd	r4, [sp, #8]
   62234:	lsr	r1, sl, #14
   62238:	ldrd	r2, [sp]
   6223c:	str	r0, [ip, #-2608]	; 0xfffff5d0
   62240:	lsl	ip, r9, #25
   62244:	eor	r2, r2, r4
   62248:	add	r4, sp, #8192	; 0x2000
   6224c:	lsr	r0, sl, #18
   62250:	eor	r3, r3, r5
   62254:	orr	r5, ip, r8, lsr #7
   62258:	str	r5, [r4, #-2604]	; 0xfffff5d4
   6225c:	orr	r5, r0, fp, lsl #14
   62260:	orr	r0, r1, fp, lsl #18
   62264:	str	r5, [r4, #-2600]	; 0xfffff5d8
   62268:	and	r5, r3, r9
   6226c:	str	r0, [r4, #-2592]	; 0xfffff5e0
   62270:	add	r3, sp, #5632	; 0x1600
   62274:	and	r4, r2, r8
   62278:	add	r2, sp, #8192	; 0x2000
   6227c:	lsr	ip, fp, #18
   62280:	strd	r4, [sp, #48]	; 0x30
   62284:	orr	r5, ip, sl, lsl #14
   62288:	add	ip, sp, #8192	; 0x2000
   6228c:	str	r5, [r2, #-2596]	; 0xfffff5dc
   62290:	lsr	r0, fp, #14
   62294:	ldrd	r4, [r3, #-64]	; 0xffffffc0
   62298:	lsl	r1, sl, #23
   6229c:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   622a0:	eor	r4, r4, r2
   622a4:	eor	r5, r5, r3
   622a8:	orr	r3, r0, sl, lsl #18
   622ac:	orr	r0, r1, fp, lsr #9
   622b0:	str	r3, [ip, #-2588]	; 0xfffff5e4
   622b4:	str	r0, [ip, #-2584]	; 0xfffff5e8
   622b8:	lsl	ip, fp, #23
   622bc:	ldrd	r2, [sp, #8]
   622c0:	ldrd	r0, [sp]
   622c4:	and	r1, r1, r3
   622c8:	add	r3, sp, #5632	; 0x1600
   622cc:	and	r0, r0, r2
   622d0:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   622d4:	eor	r4, r4, r2
   622d8:	eor	r5, r5, r3
   622dc:	ldrd	r2, [sp, #48]	; 0x30
   622e0:	eor	r3, r3, r1
   622e4:	add	r1, sp, #8192	; 0x2000
   622e8:	eor	r2, r2, r0
   622ec:	orr	r0, ip, sl, lsr #9
   622f0:	str	r0, [r1, #-2580]	; 0xfffff5ec
   622f4:	add	r1, sp, #5632	; 0x1600
   622f8:	adds	r2, r2, r4
   622fc:	adc	r3, r3, r5
   62300:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   62304:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   62308:	eor	r4, r4, r0
   6230c:	adds	r0, r2, r6
   62310:	eor	r5, r5, r1
   62314:	adc	r1, r3, r7
   62318:	ldrd	r6, [sp, #136]	; 0x88
   6231c:	movw	r2, #45820	; 0xb2fc
   62320:	movt	r2, #24047	; 0x5def
   62324:	strd	r0, [sp, #48]	; 0x30
   62328:	adds	r6, r6, r2
   6232c:	movw	r3, #33518	; 0x82ee
   62330:	add	r1, sp, #5632	; 0x1600
   62334:	movt	r3, #29839	; 0x748f
   62338:	adc	r7, r7, r3
   6233c:	ldrd	r2, [sp, #64]	; 0x40
   62340:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   62344:	adds	r6, r6, r2
   62348:	ldr	ip, [sp, #52]	; 0x34
   6234c:	adc	r7, r7, r3
   62350:	eor	r4, r4, r0
   62354:	ldrd	r2, [sp, #104]	; 0x68
   62358:	eor	r5, r5, r1
   6235c:	ldrd	r0, [sp, #40]	; 0x28
   62360:	adds	r4, r4, r6
   62364:	ldr	r6, [sp, #48]	; 0x30
   62368:	and	r2, r2, sl
   6236c:	bic	r0, r0, sl
   62370:	bic	r1, r1, fp
   62374:	eor	r2, r2, r0
   62378:	and	r3, r3, fp
   6237c:	adc	r5, r5, r7
   62380:	eor	r3, r3, r1
   62384:	lsl	r0, r6, #30
   62388:	lsr	r1, r6, #28
   6238c:	adds	r6, r4, r2
   62390:	add	r2, sp, #8192	; 0x2000
   62394:	adc	r7, r5, r3
   62398:	ldr	r3, [sp, #52]	; 0x34
   6239c:	add	r5, sp, #8192	; 0x2000
   623a0:	orr	ip, r0, ip, lsr #2
   623a4:	ldr	r0, [sp, #48]	; 0x30
   623a8:	orr	r4, r1, r3, lsl #4
   623ac:	str	r4, [r5, #-2568]	; 0xfffff5f8
   623b0:	ldrd	r4, [sp, #8]
   623b4:	lsr	r1, r3, #28
   623b8:	str	ip, [r2, #-2576]	; 0xfffff5f0
   623bc:	add	ip, sp, #8192	; 0x2000
   623c0:	adds	r4, r4, r6
   623c4:	lsl	r2, r3, #30
   623c8:	adc	r5, r5, r7
   623cc:	lsl	r3, r0, #25
   623d0:	strd	r4, [sp, #64]	; 0x40
   623d4:	orr	r5, r2, r0, lsr #2
   623d8:	orr	r0, r1, r0, lsl #4
   623dc:	str	r5, [ip, #-2572]	; 0xfffff5f4
   623e0:	ldr	r1, [sp, #52]	; 0x34
   623e4:	ldrd	r4, [sp]
   623e8:	ldr	r2, [sp, #52]	; 0x34
   623ec:	eor	r4, r4, r8
   623f0:	eor	r5, r5, r9
   623f4:	strd	r4, [sp, #8]
   623f8:	orr	r1, r3, r1, lsr #7
   623fc:	ldr	r5, [sp, #48]	; 0x30
   62400:	add	r3, sp, #5632	; 0x1600
   62404:	str	r1, [ip, #-2560]	; 0xfffff600
   62408:	lsl	r1, r2, #25
   6240c:	str	r0, [ip, #-2564]	; 0xfffff5fc
   62410:	orr	r5, r1, r5, lsr #7
   62414:	ldrd	r0, [r3, #-16]
   62418:	ldrd	r2, [r3, #-8]
   6241c:	str	r5, [ip, #-2556]	; 0xfffff604
   62420:	add	r5, sp, #8192	; 0x2000
   62424:	eor	r0, r0, r2
   62428:	eor	r1, r1, r3
   6242c:	ldrd	r2, [sp, #48]	; 0x30
   62430:	strd	r0, [sp, #176]	; 0xb0
   62434:	ldrd	r0, [sp, #8]
   62438:	ldr	ip, [sp, #64]	; 0x40
   6243c:	and	r1, r1, r3
   62440:	ldr	r3, [sp, #68]	; 0x44
   62444:	and	r0, r0, r2
   62448:	strd	r0, [sp, #72]	; 0x48
   6244c:	lsr	r4, ip, #18
   62450:	ldr	r0, [sp, #68]	; 0x44
   62454:	orr	r3, r4, r3, lsl #14
   62458:	str	r3, [r5, #-2552]	; 0xfffff608
   6245c:	add	r3, sp, #5632	; 0x1600
   62460:	lsr	ip, ip, #14
   62464:	lsr	r4, r0, #18
   62468:	orr	r1, ip, r0, lsl #18
   6246c:	lsr	ip, r0, #14
   62470:	str	r1, [r5, #-2544]	; 0xfffff610
   62474:	ldrd	r0, [r3]
   62478:	ldrd	r2, [sp, #176]	; 0xb0
   6247c:	eor	r0, r0, r2
   62480:	eor	r1, r1, r3
   62484:	strd	r0, [sp, #8]
   62488:	ldr	r1, [sp, #64]	; 0x40
   6248c:	ldr	r0, [sp, #64]	; 0x40
   62490:	ldr	r3, [sp, #68]	; 0x44
   62494:	orr	r2, ip, r1, lsl #18
   62498:	str	r2, [r5, #-2540]	; 0xfffff614
   6249c:	orr	r0, r4, r0, lsl #14
   624a0:	lsl	r4, r1, #23
   624a4:	str	r0, [r5, #-2548]	; 0xfffff60c
   624a8:	orr	r3, r4, r3, lsr #9
   624ac:	ldr	r0, [sp, #68]	; 0x44
   624b0:	str	r3, [r5, #-2536]	; 0xfffff618
   624b4:	ldrd	r4, [sp]
   624b8:	ldrd	r2, [sp, #72]	; 0x48
   624bc:	lsl	ip, r0, #23
   624c0:	and	r4, r4, r8
   624c4:	ldrd	r0, [sp, #8]
   624c8:	and	r5, r5, r9
   624cc:	eor	r2, r2, r4
   624d0:	adds	r2, r2, r0
   624d4:	eor	r3, r3, r5
   624d8:	adc	r3, r3, r1
   624dc:	ldr	r1, [sp, #64]	; 0x40
   624e0:	add	r0, sp, #8192	; 0x2000
   624e4:	movw	r4, #12128	; 0x2f60
   624e8:	movt	r4, #17175	; 0x4317
   624ec:	movw	r5, #25455	; 0x636f
   624f0:	orr	r1, ip, r1, lsr #9
   624f4:	str	r1, [r0, #-2532]	; 0xfffff61c
   624f8:	adds	r0, r2, r6
   624fc:	movt	r5, #30885	; 0x78a5
   62500:	adc	r1, r3, r7
   62504:	ldrd	r6, [sp, #144]	; 0x90
   62508:	strd	r0, [sp, #8]
   6250c:	adds	r6, r6, r4
   62510:	ldrd	r0, [sp, #40]	; 0x28
   62514:	adc	r7, r7, r5
   62518:	add	r5, sp, #5632	; 0x1600
   6251c:	adds	r0, r0, r6
   62520:	ldrd	r2, [r5, #8]
   62524:	adc	r1, r1, r7
   62528:	ldrd	r4, [r5, #16]
   6252c:	ldrd	r6, [sp, #104]	; 0x68
   62530:	eor	r3, r3, r5
   62534:	add	r5, sp, #5632	; 0x1600
   62538:	eor	r2, r2, r4
   6253c:	strd	r0, [sp, #40]	; 0x28
   62540:	ldrd	r4, [r5, #24]
   62544:	ldrd	r0, [sp, #64]	; 0x40
   62548:	eor	r2, r2, r4
   6254c:	eor	r3, r3, r5
   62550:	ldrd	r4, [sp, #64]	; 0x40
   62554:	and	r0, r0, sl
   62558:	and	r1, r1, fp
   6255c:	bic	r5, r7, r5
   62560:	ldr	r7, [sp, #8]
   62564:	bic	r4, r6, r4
   62568:	eor	r1, r1, r5
   6256c:	eor	r0, r0, r4
   62570:	ldr	r4, [sp, #12]
   62574:	lsl	ip, r7, #30
   62578:	ldrd	r6, [sp, #40]	; 0x28
   6257c:	add	r5, sp, #8192	; 0x2000
   62580:	adds	r2, r2, r6
   62584:	orr	r4, ip, r4, lsr #2
   62588:	adc	r3, r3, r7
   6258c:	ldr	r7, [sp, #8]
   62590:	str	r4, [r5, #-2528]	; 0xfffff620
   62594:	lsr	r6, r7, #28
   62598:	ldr	r7, [sp, #12]
   6259c:	orr	ip, r6, r7, lsl #4
   625a0:	lsl	r4, r7, #30
   625a4:	str	ip, [r5, #-2520]	; 0xfffff628
   625a8:	lsr	r5, r7, #28
   625ac:	ldr	r7, [sp, #8]
   625b0:	adds	r6, r2, r0
   625b4:	ldr	r0, [sp, #8]
   625b8:	ldr	r2, [sp, #8]
   625bc:	lsl	ip, r7, #25
   625c0:	adc	r7, r3, r1
   625c4:	ldr	r3, [sp, #12]
   625c8:	add	r1, sp, #8192	; 0x2000
   625cc:	orr	r0, r4, r0, lsr #2
   625d0:	orr	r2, r5, r2, lsl #4
   625d4:	str	r0, [r1, #-2524]	; 0xfffff624
   625d8:	str	r2, [r1, #-2516]	; 0xfffff62c
   625dc:	orr	r3, ip, r3, lsr #7
   625e0:	str	r3, [r1, #-2512]	; 0xfffff630
   625e4:	add	r2, sp, #8192	; 0x2000
   625e8:	ldrd	r0, [sp]
   625ec:	ldr	r4, [sp, #12]
   625f0:	adds	r0, r0, r6
   625f4:	adc	r1, r1, r7
   625f8:	strd	r0, [sp, #40]	; 0x28
   625fc:	ldr	r1, [sp, #8]
   62600:	lsl	r3, r4, #25
   62604:	ldrd	r4, [sp, #48]	; 0x30
   62608:	orr	r1, r3, r1, lsr #7
   6260c:	add	r3, sp, #5632	; 0x1600
   62610:	str	r1, [r2, #-2508]	; 0xfffff634
   62614:	eor	r4, r4, r8
   62618:	ldrd	r0, [r3, #32]
   6261c:	eor	r5, r5, r9
   62620:	ldrd	r2, [r3, #40]	; 0x28
   62624:	eor	r0, r0, r2
   62628:	eor	r1, r1, r3
   6262c:	strd	r0, [sp]
   62630:	add	r3, sp, #5632	; 0x1600
   62634:	ldrd	r0, [sp, #8]
   62638:	and	r0, r0, r4
   6263c:	and	r1, r1, r5
   62640:	strd	r0, [sp, #72]	; 0x48
   62644:	ldr	r2, [sp, #40]	; 0x28
   62648:	ldrd	r4, [sp]
   6264c:	ldrd	r0, [sp, #48]	; 0x30
   62650:	lsr	ip, r2, #18
   62654:	ldrd	r2, [r3, #48]	; 0x30
   62658:	and	r0, r0, r8
   6265c:	and	r1, r1, r9
   62660:	eor	r4, r4, r2
   62664:	eor	r5, r5, r3
   62668:	ldr	r3, [sp, #44]	; 0x2c
   6266c:	strd	r4, [sp]
   62670:	ldrd	r4, [sp, #72]	; 0x48
   62674:	ldr	r2, [sp, #40]	; 0x28
   62678:	orr	r3, ip, r3, lsl #14
   6267c:	eor	r0, r0, r4
   62680:	add	r4, sp, #8192	; 0x2000
   62684:	ldr	ip, [sp, #44]	; 0x2c
   62688:	eor	r1, r1, r5
   6268c:	str	r3, [r4, #-2504]	; 0xfffff638
   62690:	add	r3, sp, #8192	; 0x2000
   62694:	lsr	r5, r2, #14
   62698:	orr	r2, r5, ip, lsl #18
   6269c:	str	r2, [r3, #-2496]	; 0xfffff640
   626a0:	ldrd	r2, [sp]
   626a4:	lsr	r4, ip, #18
   626a8:	lsr	ip, ip, #14
   626ac:	adds	r0, r0, r2
   626b0:	adc	r1, r1, r3
   626b4:	ldr	r3, [sp, #40]	; 0x28
   626b8:	orr	r2, r4, r3, lsl #14
   626bc:	ldr	r4, [sp, #40]	; 0x28
   626c0:	lsl	r5, r3, #23
   626c4:	add	r3, sp, #8192	; 0x2000
   626c8:	orr	r4, ip, r4, lsl #18
   626cc:	ldr	ip, [sp, #44]	; 0x2c
   626d0:	str	r2, [r3, #-2500]	; 0xfffff63c
   626d4:	str	r4, [r3, #-2492]	; 0xfffff644
   626d8:	adds	r4, r0, r6
   626dc:	ldr	r2, [sp, #44]	; 0x2c
   626e0:	orr	ip, r5, ip, lsr #9
   626e4:	adc	r5, r1, r7
   626e8:	strd	r4, [sp]
   626ec:	ldr	r5, [sp, #40]	; 0x28
   626f0:	add	r1, sp, #5632	; 0x1600
   626f4:	ldrd	r6, [sp, #152]	; 0x98
   626f8:	str	ip, [r3, #-2488]	; 0xfffff648
   626fc:	lsl	ip, r2, #23
   62700:	movw	r2, #43890	; 0xab72
   62704:	movt	r2, #41456	; 0xa1f0
   62708:	adds	r2, r2, r6
   6270c:	orr	r5, ip, r5, lsr #9
   62710:	lsl	ip, r4, #30
   62714:	str	r5, [r3, #-2484]	; 0xfffff64c
   62718:	ldr	r4, [sp]
   6271c:	movw	r3, #30740	; 0x7814
   62720:	movt	r3, #33992	; 0x84c8
   62724:	adc	r3, r3, r7
   62728:	ldrd	r6, [r1, #56]	; 0x38
   6272c:	ldrd	r0, [r1, #64]	; 0x40
   62730:	eor	r7, r7, r1
   62734:	lsr	r1, r4, #28
   62738:	ldrd	r4, [sp, #104]	; 0x68
   6273c:	eor	r6, r6, r0
   62740:	ldr	r0, [sp, #4]
   62744:	adds	r4, r4, r2
   62748:	adc	r5, r5, r3
   6274c:	add	r3, sp, #5632	; 0x1600
   62750:	orr	r0, ip, r0, lsr #2
   62754:	strd	r4, [sp, #104]	; 0x68
   62758:	ldrd	r2, [r3, #72]	; 0x48
   6275c:	ldrd	r4, [sp, #40]	; 0x28
   62760:	eor	r7, r7, r3
   62764:	ldr	r3, [sp, #4]
   62768:	eor	r6, r6, r2
   6276c:	add	r2, sp, #8192	; 0x2000
   62770:	bic	r5, fp, r5
   62774:	bic	r4, sl, r4
   62778:	str	r0, [r2, #-2480]	; 0xfffff650
   6277c:	lsl	r3, r3, #30
   62780:	str	r3, [sp, #72]	; 0x48
   62784:	ldr	ip, [sp, #4]
   62788:	ldr	r0, [sp, #4]
   6278c:	orr	ip, r1, ip, lsl #4
   62790:	str	ip, [r2, #-2472]	; 0xfffff658
   62794:	ldrd	r2, [sp, #104]	; 0x68
   62798:	lsr	ip, r0, #28
   6279c:	ldrd	r0, [sp, #40]	; 0x28
   627a0:	adds	r2, r2, r6
   627a4:	adc	r3, r3, r7
   627a8:	ldrd	r6, [sp, #64]	; 0x40
   627ac:	and	r1, r1, r7
   627b0:	ldr	r7, [sp]
   627b4:	eor	r1, r1, r5
   627b8:	ldr	r5, [sp, #72]	; 0x48
   627bc:	and	r0, r0, r6
   627c0:	add	r6, sp, #8192	; 0x2000
   627c4:	eor	r0, r0, r4
   627c8:	orr	r5, r5, r7, lsr #2
   627cc:	lsl	r4, r7, #25
   627d0:	orr	r7, ip, r7, lsl #4
   627d4:	ldr	ip, [sp, #4]
   627d8:	adds	r2, r2, r0
   627dc:	adc	r3, r3, r1
   627e0:	str	r5, [r6, #-2476]	; 0xfffff654
   627e4:	ldrd	r0, [sp, #48]	; 0x30
   627e8:	add	r5, sp, #5632	; 0x1600
   627ec:	str	r7, [r6, #-2468]	; 0xfffff65c
   627f0:	orr	ip, r4, ip, lsr #7
   627f4:	ldr	r4, [sp, #4]
   627f8:	adds	r8, r8, r2
   627fc:	str	ip, [r6, #-2464]	; 0xfffff660
   62800:	adc	r9, r9, r3
   62804:	ldrd	r6, [sp, #8]
   62808:	lsl	ip, r4, #25
   6280c:	add	r4, sp, #8192	; 0x2000
   62810:	eor	r7, r7, r1
   62814:	ldr	r1, [sp]
   62818:	eor	r6, r6, r0
   6281c:	orr	r1, ip, r1, lsr #7
   62820:	str	r1, [r4, #-2460]	; 0xfffff664
   62824:	ldrd	r0, [r5, #80]	; 0x50
   62828:	lsr	ip, r8, #14
   6282c:	ldrd	r4, [r5, #88]	; 0x58
   62830:	eor	r0, r0, r4
   62834:	eor	r1, r1, r5
   62838:	strd	r0, [sp, #72]	; 0x48
   6283c:	ldrd	r0, [sp]
   62840:	ldrd	r4, [sp, #8]
   62844:	and	r0, r0, r6
   62848:	and	r1, r1, r7
   6284c:	ldrd	r6, [sp, #48]	; 0x30
   62850:	strd	r0, [sp, #104]	; 0x68
   62854:	and	r5, r5, r7
   62858:	add	r7, sp, #5632	; 0x1600
   6285c:	ldrd	r0, [sp, #72]	; 0x48
   62860:	and	r4, r4, r6
   62864:	ldrd	r6, [r7, #96]	; 0x60
   62868:	eor	r0, r0, r6
   6286c:	eor	r1, r1, r7
   62870:	strd	r0, [sp, #72]	; 0x48
   62874:	lsr	r6, r8, #18
   62878:	ldrd	r0, [sp, #104]	; 0x68
   6287c:	eor	r4, r4, r0
   62880:	eor	r5, r5, r1
   62884:	ldrd	r0, [sp, #72]	; 0x48
   62888:	adds	r0, r0, r4
   6288c:	orr	r4, r6, r9, lsl #14
   62890:	adc	r1, r1, r5
   62894:	add	r5, sp, #8192	; 0x2000
   62898:	orr	r6, ip, r9, lsl #18
   6289c:	lsl	ip, r8, #23
   628a0:	str	r6, [r5, #-2448]	; 0xfffff670
   628a4:	adds	r6, r0, r2
   628a8:	add	r0, sp, #8192	; 0x2000
   628ac:	str	r4, [r5, #-2456]	; 0xfffff668
   628b0:	lsr	r4, r9, #18
   628b4:	lsr	r5, r9, #14
   628b8:	adc	r7, r1, r3
   628bc:	orr	r1, r5, r8, lsl #18
   628c0:	strd	r6, [sp, #72]	; 0x48
   628c4:	orr	r7, r4, r8, lsl #14
   628c8:	orr	r4, ip, r9, lsr #9
   628cc:	str	r7, [r0, #-2452]	; 0xfffff66c
   628d0:	str	r1, [r0, #-2444]	; 0xfffff674
   628d4:	lsl	r1, r9, #23
   628d8:	str	r4, [r0, #-2440]	; 0xfffff678
   628dc:	lsl	r0, r6, #30
   628e0:	add	r6, sp, #8192	; 0x2000
   628e4:	orr	r5, r1, r8, lsr #9
   628e8:	movw	r2, #14828	; 0x39ec
   628ec:	movt	r2, #6756	; 0x1a64
   628f0:	str	r5, [r6, #-2436]	; 0xfffff67c
   628f4:	mov	r3, #520	; 0x208
   628f8:	ldrd	r4, [sp, #160]	; 0xa0
   628fc:	movt	r3, #36039	; 0x8cc7
   62900:	ldr	r7, [sp, #72]	; 0x48
   62904:	add	ip, sp, #8192	; 0x2000
   62908:	adds	r2, r2, r4
   6290c:	adc	r3, r3, r5
   62910:	add	r5, sp, #5632	; 0x1600
   62914:	lsr	r1, r7, #28
   62918:	adds	r2, r2, sl
   6291c:	ldrd	r6, [r5, #104]	; 0x68
   62920:	adc	r3, r3, fp
   62924:	ldrd	r4, [r5, #112]	; 0x70
   62928:	add	fp, sp, #5632	; 0x1600
   6292c:	eor	r7, r7, r5
   62930:	ldr	r5, [sp, #76]	; 0x4c
   62934:	eor	r6, r6, r4
   62938:	ldrd	sl, [fp, #120]	; 0x78
   6293c:	orr	r5, r0, r5, lsr #2
   62940:	ldr	r0, [sp, #76]	; 0x4c
   62944:	str	r5, [ip, #-2432]	; 0xfffff680
   62948:	add	r5, sp, #8192	; 0x2000
   6294c:	eor	r6, r6, sl
   62950:	ldr	sl, [sp, #72]	; 0x48
   62954:	orr	r4, r1, r0, lsl #4
   62958:	str	r4, [r5, #-2424]	; 0xfffff688
   6295c:	ldr	r4, [sp, #72]	; 0x48
   62960:	lsl	ip, r0, #30
   62964:	lsr	r1, r0, #28
   62968:	eor	r7, r7, fp
   6296c:	add	fp, sp, #8192	; 0x2000
   62970:	orr	sl, r1, sl, lsl #4
   62974:	lsl	r0, r4, #25
   62978:	orr	r4, ip, r4, lsr #2
   6297c:	ldr	ip, [sp, #76]	; 0x4c
   62980:	adds	r2, r2, r6
   62984:	str	sl, [fp, #-2420]	; 0xfffff68c
   62988:	adc	r3, r3, r7
   6298c:	str	r4, [r5, #-2428]	; 0xfffff684
   62990:	add	r6, sp, #8192	; 0x2000
   62994:	ldrd	r4, [sp, #64]	; 0x40
   62998:	orr	ip, r0, ip, lsr #7
   6299c:	ldr	sl, [sp, #76]	; 0x4c
   629a0:	ldrd	r0, [sp, #40]	; 0x28
   629a4:	bic	r4, r4, r8
   629a8:	bic	r5, r5, r9
   629ac:	str	ip, [fp, #-2416]	; 0xfffff690
   629b0:	and	r0, r0, r8
   629b4:	and	r1, r1, r9
   629b8:	lsl	ip, sl, #25
   629bc:	eor	fp, r5, r1
   629c0:	eor	sl, r4, r0
   629c4:	ldrd	r4, [sp, #8]
   629c8:	ldrd	r0, [sp]
   629cc:	adds	sl, sl, r2
   629d0:	adc	fp, fp, r3
   629d4:	add	r3, sp, #5632	; 0x1600
   629d8:	eor	r1, r1, r5
   629dc:	ldr	r5, [sp, #72]	; 0x48
   629e0:	eor	r0, r0, r4
   629e4:	orr	r5, ip, r5, lsr #7
   629e8:	str	r5, [r6, #-2412]	; 0xfffff694
   629ec:	ldrd	r4, [r3, #128]	; 0x80
   629f0:	ldrd	r6, [sp, #72]	; 0x48
   629f4:	ldrd	r2, [r3, #136]	; 0x88
   629f8:	and	r0, r0, r6
   629fc:	and	r1, r1, r7
   62a00:	eor	r4, r4, r2
   62a04:	ldrd	r6, [sp, #8]
   62a08:	eor	r5, r5, r3
   62a0c:	ldrd	r2, [sp]
   62a10:	and	r2, r2, r6
   62a14:	and	r3, r3, r7
   62a18:	ldrd	r6, [sp, #48]	; 0x30
   62a1c:	eor	r2, r2, r0
   62a20:	eor	r3, r3, r1
   62a24:	adds	r6, r6, sl
   62a28:	adc	r7, r7, fp
   62a2c:	strd	r6, [sp, #104]	; 0x68
   62a30:	add	r7, sp, #5632	; 0x1600
   62a34:	ldr	ip, [sp, #104]	; 0x68
   62a38:	ldrd	r6, [r7, #144]	; 0x90
   62a3c:	eor	r4, r4, r6
   62a40:	eor	r5, r5, r7
   62a44:	adds	r4, r4, r2
   62a48:	lsr	r2, ip, #18
   62a4c:	adc	r5, r5, r3
   62a50:	adds	r0, r4, sl
   62a54:	adc	r1, r5, fp
   62a58:	strd	r0, [sp, #48]	; 0x30
   62a5c:	ldr	r5, [sp, #108]	; 0x6c
   62a60:	add	r4, sp, #8192	; 0x2000
   62a64:	ldr	r1, [sp, #108]	; 0x6c
   62a68:	lsr	r3, ip, #14
   62a6c:	mov	sl, ip
   62a70:	orr	r6, r3, r5, lsl #18
   62a74:	mov	r7, r5
   62a78:	orr	r1, r2, r1, lsl #14
   62a7c:	lsr	r2, r5, #18
   62a80:	str	r1, [r4, #-2408]	; 0xfffff698
   62a84:	orr	fp, r2, ip, lsl #14
   62a88:	lsr	r1, r5, #14
   62a8c:	lsl	r3, ip, #23
   62a90:	add	ip, sp, #8192	; 0x2000
   62a94:	orr	r0, r1, sl, lsl #18
   62a98:	orr	r1, r3, r7, lsr #9
   62a9c:	ldr	r3, [sp, #48]	; 0x30
   62aa0:	str	r1, [ip, #-2392]	; 0xfffff6a8
   62aa4:	lsl	r1, r7, #23
   62aa8:	ldr	r7, [sp, #52]	; 0x34
   62aac:	movw	r5, #65530	; 0xfffa
   62ab0:	str	r6, [r4, #-2400]	; 0xfffff6a0
   62ab4:	lsl	r2, r3, #30
   62ab8:	orr	r6, r1, sl, lsr #9
   62abc:	ldr	sl, [sp, #52]	; 0x34
   62ac0:	str	r0, [ip, #-2396]	; 0xfffff6a4
   62ac4:	orr	r7, r2, r7, lsr #2
   62ac8:	str	r6, [ip, #-2388]	; 0xfffff6ac
   62acc:	movw	r4, #7720	; 0x1e28
   62ad0:	str	r7, [ip, #-2384]	; 0xfffff6b0
   62ad4:	movt	r4, #9059	; 0x2363
   62ad8:	ldrd	r6, [sp, #88]	; 0x58
   62adc:	lsl	r1, sl, #30
   62ae0:	ldr	r0, [sp, #48]	; 0x30
   62ae4:	lsr	r3, r3, #28
   62ae8:	adds	r4, r4, r6
   62aec:	movt	r5, #37054	; 0x90be
   62af0:	str	fp, [ip, #-2404]	; 0xfffff69c
   62af4:	lsr	r2, sl, #28
   62af8:	orr	fp, r3, sl, lsl #4
   62afc:	adc	r5, r5, r7
   62b00:	str	fp, [ip, #-2376]	; 0xfffff6b8
   62b04:	orr	r7, r1, r0, lsr #2
   62b08:	mov	ip, sl
   62b0c:	add	r1, sp, #5632	; 0x1600
   62b10:	add	sl, sp, #8192	; 0x2000
   62b14:	lsl	r3, r0, #25
   62b18:	add	fp, sp, #5632	; 0x1600
   62b1c:	str	r7, [sl, #-2380]	; 0xfffff6b4
   62b20:	ldrd	r6, [r1, #152]	; 0x98
   62b24:	ldrd	r0, [r1, #160]	; 0xa0
   62b28:	eor	r7, r7, r1
   62b2c:	ldr	r1, [sp, #48]	; 0x30
   62b30:	eor	r6, r6, r0
   62b34:	orr	r1, r2, r1, lsl #4
   62b38:	str	r1, [sl, #-2372]	; 0xfffff6bc
   62b3c:	ldrd	r0, [sp, #64]	; 0x40
   62b40:	orr	r2, r3, ip, lsr #7
   62b44:	str	r2, [sl, #-2368]	; 0xfffff6c0
   62b48:	lsl	r3, ip, #25
   62b4c:	ldrd	sl, [fp, #168]	; 0xa8
   62b50:	adds	r4, r4, r0
   62b54:	adc	r5, r5, r1
   62b58:	ldrd	r0, [sp, #104]	; 0x68
   62b5c:	eor	r6, r6, sl
   62b60:	eor	r7, r7, fp
   62b64:	ldrd	sl, [sp, #40]	; 0x28
   62b68:	add	ip, sp, #8192	; 0x2000
   62b6c:	adds	r4, r4, r6
   62b70:	bic	r1, fp, r1
   62b74:	ldr	fp, [sp, #48]	; 0x30
   62b78:	bic	r0, sl, r0
   62b7c:	adc	r5, r5, r7
   62b80:	ldrd	r6, [sp, #72]	; 0x48
   62b84:	orr	fp, r3, fp, lsr #7
   62b88:	str	fp, [ip, #-2364]	; 0xfffff6c4
   62b8c:	ldrd	sl, [sp, #104]	; 0x68
   62b90:	ldrd	r2, [sp]
   62b94:	and	fp, fp, r9
   62b98:	and	sl, sl, r8
   62b9c:	eor	r1, r1, fp
   62ba0:	add	fp, sp, #5632	; 0x1600
   62ba4:	eor	r6, r6, r2
   62ba8:	eor	r7, r7, r3
   62bac:	eor	r0, r0, sl
   62bb0:	ldrd	r2, [fp, #176]	; 0xb0
   62bb4:	ldrd	sl, [fp, #184]	; 0xb8
   62bb8:	adds	r0, r0, r4
   62bbc:	adc	r1, r1, r5
   62bc0:	ldrd	r4, [sp, #72]	; 0x48
   62bc4:	eor	r2, r2, sl
   62bc8:	eor	r3, r3, fp
   62bcc:	ldrd	sl, [sp, #48]	; 0x30
   62bd0:	and	r6, r6, sl
   62bd4:	and	r7, r7, fp
   62bd8:	ldrd	sl, [sp]
   62bdc:	and	r5, r5, fp
   62be0:	add	fp, sp, #5632	; 0x1600
   62be4:	and	r4, r4, sl
   62be8:	eor	r5, r5, r7
   62bec:	ldrd	sl, [fp, #192]	; 0xc0
   62bf0:	eor	r4, r4, r6
   62bf4:	ldrd	r6, [sp, #8]
   62bf8:	eor	r2, r2, sl
   62bfc:	eor	r3, r3, fp
   62c00:	adds	r6, r6, r0
   62c04:	adc	r7, r7, r1
   62c08:	adds	r4, r4, r2
   62c0c:	adc	r5, r5, r3
   62c10:	adds	sl, r4, r0
   62c14:	strd	r6, [sp, #64]	; 0x40
   62c18:	adc	fp, r5, r1
   62c1c:	strd	sl, [sp, #8]
   62c20:	lsr	r3, r6, #18
   62c24:	ldr	fp, [sp, #64]	; 0x40
   62c28:	orr	r4, r3, r7, lsl #14
   62c2c:	ldr	r5, [sp, #68]	; 0x44
   62c30:	movw	r0, #48617	; 0xbde9
   62c34:	str	r4, [ip, #-2360]	; 0xfffff6c8
   62c38:	movt	r0, #56962	; 0xde82
   62c3c:	lsr	r2, fp, #14
   62c40:	mov	sl, fp
   62c44:	orr	r6, r2, r5, lsl #18
   62c48:	str	r6, [ip, #-2352]	; 0xfffff6d0
   62c4c:	lsl	ip, fp, #23
   62c50:	ldr	fp, [sp, #8]
   62c54:	add	r6, sp, #8192	; 0x2000
   62c58:	lsr	r3, r5, #18
   62c5c:	lsr	r4, r5, #14
   62c60:	orr	r5, r3, sl, lsl #14
   62c64:	lsl	r2, fp, #30
   62c68:	str	r5, [r6, #-2356]	; 0xfffff6cc
   62c6c:	lsr	r3, fp, #28
   62c70:	ldr	r5, [sp, #12]
   62c74:	ldr	fp, [sp, #68]	; 0x44
   62c78:	orr	sl, r4, sl, lsl #18
   62c7c:	str	sl, [r6, #-2348]	; 0xfffff6d4
   62c80:	add	sl, sp, #8192	; 0x2000
   62c84:	orr	r5, r2, r5, lsr #2
   62c88:	str	r5, [r6, #-2336]	; 0xfffff6e0
   62c8c:	orr	fp, ip, fp, lsr #9
   62c90:	ldr	ip, [sp, #68]	; 0x44
   62c94:	str	fp, [r6, #-2344]	; 0xfffff6d8
   62c98:	movw	r1, #27883	; 0x6ceb
   62c9c:	ldr	r6, [sp, #12]
   62ca0:	movt	r1, #42064	; 0xa450
   62ca4:	ldr	r5, [sp, #8]
   62ca8:	lsl	r4, ip, #23
   62cac:	lsl	ip, r6, #30
   62cb0:	orr	r7, r3, r6, lsl #4
   62cb4:	lsr	r2, r6, #28
   62cb8:	str	r7, [sl, #-2328]	; 0xfffff6e8
   62cbc:	ldr	r6, [sp, #64]	; 0x40
   62cc0:	orr	r7, ip, r5, lsr #2
   62cc4:	ldr	ip, [sp, #12]
   62cc8:	lsl	r3, r5, #25
   62ccc:	str	r7, [sl, #-2332]	; 0xfffff6e4
   62cd0:	add	r7, sp, #5632	; 0x1600
   62cd4:	orr	fp, r2, r5, lsl #4
   62cd8:	orr	r6, r4, r6, lsr #9
   62cdc:	str	fp, [sl, #-2324]	; 0xfffff6ec
   62ce0:	orr	ip, r3, ip, lsr #7
   62ce4:	str	r6, [sl, #-2340]	; 0xfffff6dc
   62ce8:	str	ip, [sl, #-2320]	; 0xfffff6f0
   62cec:	add	ip, sp, #8192	; 0x2000
   62cf0:	ldrd	sl, [r7, #200]	; 0xc8
   62cf4:	ldrd	r6, [r7, #208]	; 0xd0
   62cf8:	ldr	r2, [sp, #12]
   62cfc:	eor	fp, fp, r7
   62d00:	ldr	r7, [sp, #8]
   62d04:	eor	sl, sl, r6
   62d08:	ldrd	r4, [sp, #168]	; 0xa8
   62d0c:	lsl	r3, r2, #25
   62d10:	orr	r7, r3, r7, lsr #7
   62d14:	ldrd	r2, [sp, #72]	; 0x48
   62d18:	str	r7, [ip, #-2316]	; 0xfffff6f4
   62d1c:	adds	r0, r0, r4
   62d20:	ldrd	r6, [sp, #48]	; 0x30
   62d24:	adc	r1, r1, r5
   62d28:	ldrd	r4, [sp, #40]	; 0x28
   62d2c:	eor	r7, r7, r3
   62d30:	add	r3, sp, #5632	; 0x1600
   62d34:	eor	r6, r6, r2
   62d38:	adds	r0, r0, r4
   62d3c:	ldrd	r2, [r3, #216]	; 0xd8
   62d40:	adc	r1, r1, r5
   62d44:	ldrd	r4, [sp, #64]	; 0x40
   62d48:	eor	sl, sl, r2
   62d4c:	eor	fp, fp, r3
   62d50:	ldrd	r2, [sp, #8]
   62d54:	adds	r0, r0, sl
   62d58:	adc	r1, r1, fp
   62d5c:	ldrd	sl, [sp, #104]	; 0x68
   62d60:	and	r6, r6, r2
   62d64:	and	r7, r7, r3
   62d68:	ldrd	r2, [sp, #64]	; 0x40
   62d6c:	bic	r4, r8, r4
   62d70:	bic	r5, r9, r5
   62d74:	and	r3, r3, fp
   62d78:	add	fp, sp, #5632	; 0x1600
   62d7c:	and	r2, r2, sl
   62d80:	eor	r3, r3, r5
   62d84:	eor	r2, r2, r4
   62d88:	ldrd	r4, [fp, #224]	; 0xe0
   62d8c:	ldrd	sl, [fp, #232]	; 0xe8
   62d90:	adds	r0, r0, r2
   62d94:	adc	r1, r1, r3
   62d98:	ldrd	r2, [sp, #48]	; 0x30
   62d9c:	eor	r5, r5, fp
   62da0:	add	fp, sp, #5632	; 0x1600
   62da4:	eor	r4, r4, sl
   62da8:	ldrd	sl, [fp, #240]	; 0xf0
   62dac:	eor	r4, r4, sl
   62db0:	eor	r5, r5, fp
   62db4:	ldrd	sl, [sp, #72]	; 0x48
   62db8:	and	r2, r2, sl
   62dbc:	and	r3, r3, fp
   62dc0:	ldrd	sl, [sp]
   62dc4:	eor	r2, r2, r6
   62dc8:	eor	r3, r3, r7
   62dcc:	movw	r6, #30997	; 0x7915
   62dd0:	adds	sl, sl, r0
   62dd4:	movt	r6, #45766	; 0xb2c6
   62dd8:	adc	fp, fp, r1
   62ddc:	adds	r2, r2, r4
   62de0:	strd	sl, [sp, #40]	; 0x28
   62de4:	adc	r3, r3, r5
   62de8:	lsr	ip, sl, #18
   62dec:	adds	r4, r2, r0
   62df0:	ldrd	sl, [sp, #112]	; 0x70
   62df4:	adc	r5, r3, r1
   62df8:	ldrd	r2, [sp, #24]
   62dfc:	movw	r7, #41975	; 0xa3f7
   62e00:	ldrd	r0, [sp, #208]	; 0xd0
   62e04:	adds	sl, sl, r6
   62e08:	movt	r7, #48889	; 0xbef9
   62e0c:	strd	r4, [sp]
   62e10:	adc	fp, fp, r7
   62e14:	adds	r0, r0, r2
   62e18:	ldrd	r4, [sp, #16]
   62e1c:	adc	r1, r1, r3
   62e20:	ldrd	r2, [sp, #240]	; 0xf0
   62e24:	ldrd	r6, [sp, #144]	; 0x90
   62e28:	adds	r2, r2, r4
   62e2c:	strd	sl, [sp, #192]	; 0xc0
   62e30:	ldrd	sl, [sp, #152]	; 0x98
   62e34:	adc	r3, r3, r5
   62e38:	adds	r0, r0, r6
   62e3c:	add	r4, sp, #8192	; 0x2000
   62e40:	adc	r1, r1, r7
   62e44:	adds	r2, r2, sl
   62e48:	adc	r3, r3, fp
   62e4c:	ldrd	sl, [sp, #216]	; 0xd8
   62e50:	ldr	r7, [sp, #44]	; 0x2c
   62e54:	adds	sl, sl, r0
   62e58:	adc	fp, fp, r1
   62e5c:	ldrd	r0, [sp, #248]	; 0xf8
   62e60:	lsr	r5, sl, #6
   62e64:	adds	r0, r0, r2
   62e68:	ldr	r2, [sp, #44]	; 0x2c
   62e6c:	adc	r1, r1, r3
   62e70:	strd	r0, [sp, #176]	; 0xb0
   62e74:	ldr	r1, [sp, #40]	; 0x28
   62e78:	lsr	r6, r0, #6
   62e7c:	orr	r2, ip, r2, lsl #14
   62e80:	str	r2, [r4, #-2312]	; 0xfffff6f8
   62e84:	lsr	r2, r7, #14
   62e88:	add	r0, sp, #8192	; 0x2000
   62e8c:	lsr	r3, r1, #14
   62e90:	lsr	r1, r7, #18
   62e94:	orr	ip, r3, r7, lsl #18
   62e98:	str	ip, [r4, #-2304]	; 0xfffff700
   62e9c:	ldr	r4, [sp, #40]	; 0x28
   62ea0:	mov	r7, r6
   62ea4:	ldr	r6, [sp, #180]	; 0xb4
   62ea8:	orr	r5, r5, fp, lsl #26
   62eac:	str	r5, [sp, #1120]	; 0x460
   62eb0:	lsr	r5, fp, #6
   62eb4:	orr	ip, r1, r4, lsl #14
   62eb8:	orr	r1, r2, r4, lsl #18
   62ebc:	ldr	r2, [sp, #44]	; 0x2c
   62ec0:	lsl	r3, r4, #23
   62ec4:	ldr	r4, [sp]
   62ec8:	orr	r6, r7, r6, lsl #26
   62ecc:	str	ip, [r0, #-2308]	; 0xfffff6fc
   62ed0:	add	r7, sp, #512	; 0x200
   62ed4:	orr	r2, r3, r2, lsr #9
   62ed8:	ldr	r3, [sp, #44]	; 0x2c
   62edc:	str	r1, [r0, #-2300]	; 0xfffff704
   62ee0:	lsr	r1, r4, #28
   62ee4:	str	r2, [r0, #-2296]	; 0xfffff708
   62ee8:	lsl	r0, r4, #30
   62eec:	lsl	ip, r3, #23
   62ef0:	add	r3, sp, #256	; 0x100
   62ef4:	str	r6, [sp, #1136]	; 0x470
   62ef8:	str	r5, [sp, #1124]	; 0x464
   62efc:	ldr	r6, [sp, #180]	; 0xb4
   62f00:	ldrd	r4, [r3]
   62f04:	ldrd	r2, [sp, #32]
   62f08:	lsr	r6, r6, #6
   62f0c:	str	r6, [sp, #1140]	; 0x474
   62f10:	adds	r4, r4, r2
   62f14:	adc	r5, r5, r3
   62f18:	ldrd	r2, [r7, #-248]	; 0xffffff08
   62f1c:	ldrd	r6, [sp, #56]	; 0x38
   62f20:	adds	r2, r2, r6
   62f24:	ldr	r6, [sp, #40]	; 0x28
   62f28:	adc	r3, r3, r7
   62f2c:	add	r7, sp, #8192	; 0x2000
   62f30:	orr	r6, ip, r6, lsr #9
   62f34:	str	r6, [r7, #-2292]	; 0xfffff70c
   62f38:	ldr	r6, [sp, #4]
   62f3c:	ldr	ip, [sp, #4]
   62f40:	orr	ip, r0, ip, lsr #2
   62f44:	lsl	r0, r6, #30
   62f48:	str	ip, [r7, #-2288]	; 0xfffff710
   62f4c:	orr	ip, r1, r6, lsl #4
   62f50:	str	ip, [r7, #-2280]	; 0xfffff718
   62f54:	lsr	ip, r6, #28
   62f58:	ldr	r6, [sp]
   62f5c:	lsl	r1, r6, #25
   62f60:	ldrd	r6, [sp, #160]	; 0xa0
   62f64:	adds	r6, r6, r4
   62f68:	adc	r7, r7, r5
   62f6c:	ldrd	r4, [sp, #88]	; 0x58
   62f70:	strd	r6, [sp, #16]
   62f74:	add	r7, sp, #8192	; 0x2000
   62f78:	ldr	r6, [sp]
   62f7c:	adds	r4, r4, r2
   62f80:	adc	r5, r5, r3
   62f84:	strd	r4, [sp, #56]	; 0x38
   62f88:	ldr	r5, [sp, #176]	; 0xb0
   62f8c:	add	r2, sp, #5888	; 0x1700
   62f90:	orr	r6, r0, r6, lsr #2
   62f94:	ldr	r0, [sp, #180]	; 0xb4
   62f98:	str	r6, [r7, #-2284]	; 0xfffff714
   62f9c:	lsl	r3, r5, #3
   62fa0:	ldr	r6, [sp, #176]	; 0xb0
   62fa4:	orr	r0, r3, r0, lsr #29
   62fa8:	add	r3, sp, #5632	; 0x1600
   62fac:	str	r0, [r7, #-2104]	; 0xfffff7c8
   62fb0:	ldrd	r4, [r3, #248]	; 0xf8
   62fb4:	ldrd	r2, [r2]
   62fb8:	eor	r5, r5, r3
   62fbc:	ldr	r3, [sp]
   62fc0:	eor	r4, r4, r2
   62fc4:	orr	r3, ip, r3, lsl #4
   62fc8:	ldr	ip, [sp, #180]	; 0xb4
   62fcc:	str	r3, [r7, #-2276]	; 0xfffff71c
   62fd0:	lsr	r3, r6, #19
   62fd4:	ldr	r6, [sp, #4]
   62fd8:	orr	ip, r3, ip, lsl #13
   62fdc:	lsl	r3, sl, #3
   62fe0:	orr	r0, r3, fp, lsr #29
   62fe4:	lsr	r3, sl, #19
   62fe8:	orr	r2, r3, fp, lsl #13
   62fec:	ldr	r3, [sp, #4]
   62ff0:	str	ip, [r7, #-2096]	; 0xfffff7d0
   62ff4:	str	r0, [r7, #-2136]	; 0xfffff7a8
   62ff8:	str	r2, [r7, #-2128]	; 0xfffff7b0
   62ffc:	orr	r3, r1, r3, lsr #7
   63000:	str	r3, [r7, #-2272]	; 0xfffff720
   63004:	add	r7, sp, #6144	; 0x1800
   63008:	ldrd	r2, [sp, #192]	; 0xc0
   6300c:	lsl	r1, r6, #25
   63010:	ldrd	r6, [r7, #-248]	; 0xffffff08
   63014:	adds	r8, r8, r2
   63018:	ldr	ip, [sp]
   6301c:	adc	r9, r9, r3
   63020:	eor	r4, r4, r6
   63024:	eor	r5, r5, r7
   63028:	ldrd	r2, [sp, #40]	; 0x28
   6302c:	ldrd	r6, [sp, #104]	; 0x68
   63030:	orr	ip, r1, ip, lsr #7
   63034:	adds	r8, r8, r4
   63038:	bic	r3, r7, r3
   6303c:	ldr	r7, [sp, #180]	; 0xb4
   63040:	bic	r2, r6, r2
   63044:	add	r6, sp, #8192	; 0x2000
   63048:	adc	r9, r9, r5
   6304c:	lsl	r0, r7, #3
   63050:	ldr	r7, [sp, #176]	; 0xb0
   63054:	str	ip, [r6, #-2268]	; 0xfffff724
   63058:	orr	r7, r0, r7, lsr #29
   6305c:	str	r7, [r6, #-2100]	; 0xfffff7cc
   63060:	ldrd	r6, [sp, #64]	; 0x40
   63064:	ldrd	r0, [sp, #40]	; 0x28
   63068:	ldrd	r4, [sp, #48]	; 0x30
   6306c:	and	r0, r0, r6
   63070:	and	r1, r1, r7
   63074:	ldrd	r6, [sp, #8]
   63078:	eor	r3, r3, r1
   6307c:	ldr	ip, [sp, #176]	; 0xb0
   63080:	eor	r2, r2, r0
   63084:	eor	r7, r7, r5
   63088:	ldr	r5, [sp, #180]	; 0xb4
   6308c:	add	r0, sp, #8192	; 0x2000
   63090:	eor	r6, r6, r4
   63094:	adds	r2, r2, r8
   63098:	lsr	r1, r5, #19
   6309c:	adc	r3, r3, r9
   630a0:	orr	ip, r1, ip, lsl #13
   630a4:	lsl	r1, fp, #3
   630a8:	orr	r4, r1, sl, lsr #29
   630ac:	lsr	r1, fp, #19
   630b0:	orr	r5, r1, sl, lsl #13
   630b4:	str	r5, [r0, #-2124]	; 0xfffff7b4
   630b8:	add	r5, sp, #6144	; 0x1800
   630bc:	str	ip, [r0, #-2092]	; 0xfffff7d4
   630c0:	str	r4, [r0, #-2132]	; 0xfffff7ac
   630c4:	ldrd	r0, [r5, #-240]	; 0xffffff10
   630c8:	ldrd	r4, [r5, #-232]	; 0xffffff18
   630cc:	ldrd	r8, [sp, #48]	; 0x30
   630d0:	eor	r0, r0, r4
   630d4:	eor	r1, r1, r5
   630d8:	ldrd	r4, [sp]
   630dc:	and	r6, r6, r4
   630e0:	and	r7, r7, r5
   630e4:	ldrd	r4, [sp, #8]
   630e8:	and	r5, r5, r9
   630ec:	add	r9, sp, #6144	; 0x1800
   630f0:	and	r4, r4, r8
   630f4:	eor	r5, r5, r7
   630f8:	ldrd	r8, [r9, #-224]	; 0xffffff20
   630fc:	eor	r4, r4, r6
   63100:	ldrd	r6, [sp, #72]	; 0x48
   63104:	eor	r0, r0, r8
   63108:	eor	r1, r1, r9
   6310c:	adds	r6, r6, r2
   63110:	adc	r7, r7, r3
   63114:	adds	r0, r0, r4
   63118:	adc	r1, r1, r5
   6311c:	add	r5, sp, #6144	; 0x1800
   63120:	strd	r6, [sp, #32]
   63124:	add	r7, sp, #1024	; 0x400
   63128:	ldrd	r8, [r5, #-88]	; 0xffffffa8
   6312c:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   63130:	ldrd	r6, [r7, #96]	; 0x60
   63134:	eor	r8, r8, r4
   63138:	eor	r9, r9, r5
   6313c:	eor	r8, r8, r6
   63140:	eor	r9, r9, r7
   63144:	ldrd	r6, [sp, #16]
   63148:	adds	r4, r0, r2
   6314c:	adc	r5, r1, r3
   63150:	add	r1, sp, #1024	; 0x400
   63154:	adds	r6, r6, r8
   63158:	strd	r4, [sp, #24]
   6315c:	adc	r7, r7, r9
   63160:	add	r9, sp, #6144	; 0x1800
   63164:	ldrd	r0, [r1, #112]	; 0x70
   63168:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   6316c:	ldrd	r8, [r9, #-48]	; 0xffffffd0
   63170:	strd	r6, [sp, #72]	; 0x48
   63174:	eor	r4, r4, r8
   63178:	ldrd	r6, [sp, #56]	; 0x38
   6317c:	eor	r4, r4, r0
   63180:	eor	r5, r5, r9
   63184:	adds	r6, r6, r4
   63188:	eor	r5, r5, r1
   6318c:	adc	r7, r7, r5
   63190:	strd	r6, [sp, #192]	; 0xc0
   63194:	ldr	r7, [sp, #72]	; 0x48
   63198:	lsr	ip, r6, #6
   6319c:	ldr	r8, [sp, #76]	; 0x4c
   631a0:	add	r4, sp, #8192	; 0x2000
   631a4:	ldr	r0, [sp, #76]	; 0x4c
   631a8:	lsr	r7, r7, #6
   631ac:	ldr	r2, [sp, #32]
   631b0:	orr	r8, r7, r8, lsl #26
   631b4:	str	r8, [sp, #1152]	; 0x480
   631b8:	lsr	r0, r0, #6
   631bc:	str	r0, [sp, #1156]	; 0x484
   631c0:	ldr	r1, [sp, #196]	; 0xc4
   631c4:	lsr	r3, r2, #18
   631c8:	ldrd	r6, [sp, #80]	; 0x50
   631cc:	lsr	r2, r2, #14
   631d0:	ldr	r9, [sp, #76]	; 0x4c
   631d4:	orr	r1, ip, r1, lsl #26
   631d8:	str	r1, [sp, #1168]	; 0x490
   631dc:	ldrd	r0, [sp, #200]	; 0xc8
   631e0:	ldr	r8, [sp, #196]	; 0xc4
   631e4:	adds	r0, r0, r6
   631e8:	ldr	r6, [sp, #76]	; 0x4c
   631ec:	adc	r1, r1, r7
   631f0:	ldr	r7, [sp, #72]	; 0x48
   631f4:	lsr	r8, r8, #6
   631f8:	str	r8, [sp, #1172]	; 0x494
   631fc:	ldr	r8, [sp, #196]	; 0xc4
   63200:	lsl	ip, r7, #3
   63204:	ldr	r5, [sp, #196]	; 0xc4
   63208:	orr	r9, ip, r9, lsr #29
   6320c:	lsr	ip, r7, #19
   63210:	ldr	r7, [sp, #192]	; 0xc0
   63214:	orr	r6, ip, r6, lsl #13
   63218:	str	r9, [r4, #-2072]	; 0xfffff7e8
   6321c:	str	r6, [r4, #-2064]	; 0xfffff7f0
   63220:	lsl	ip, r7, #3
   63224:	orr	r8, ip, r8, lsr #29
   63228:	lsr	ip, r7, #19
   6322c:	add	r7, sp, #512	; 0x200
   63230:	str	r8, [r4, #-2040]	; 0xfffff808
   63234:	orr	r5, ip, r5, lsl #13
   63238:	ldr	ip, [sp, #76]	; 0x4c
   6323c:	ldrd	r8, [r7, #-224]	; 0xffffff20
   63240:	ldrd	r6, [sp, #96]	; 0x60
   63244:	str	r5, [r4, #-2032]	; 0xfffff810
   63248:	lsl	r4, ip, #3
   6324c:	adds	r8, r8, r6
   63250:	lsr	ip, ip, #19
   63254:	adc	r9, r9, r7
   63258:	ldr	r7, [sp, #72]	; 0x48
   6325c:	add	r6, sp, #8192	; 0x2000
   63260:	ldr	r5, [sp, #72]	; 0x48
   63264:	orr	r7, ip, r7, lsl #13
   63268:	ldr	ip, [sp, #196]	; 0xc4
   6326c:	str	r7, [r6, #-2060]	; 0xfffff7f4
   63270:	orr	r5, r4, r5, lsr #29
   63274:	ldr	r7, [sp, #192]	; 0xc0
   63278:	lsl	r4, ip, #3
   6327c:	lsr	ip, ip, #19
   63280:	str	r5, [r6, #-2068]	; 0xfffff7ec
   63284:	orr	r7, ip, r7, lsl #13
   63288:	ldr	ip, [sp, #36]	; 0x24
   6328c:	ldr	r5, [sp, #192]	; 0xc0
   63290:	str	r7, [r6, #-2028]	; 0xfffff814
   63294:	orr	ip, r3, ip, lsl #14
   63298:	ldr	r3, [sp, #36]	; 0x24
   6329c:	orr	r5, r4, r5, lsr #29
   632a0:	str	ip, [r6, #-2264]	; 0xfffff728
   632a4:	ldr	ip, [sp, #32]
   632a8:	orr	r4, r2, r3, lsl #18
   632ac:	ldr	r2, [sp, #24]
   632b0:	str	r5, [r6, #-2036]	; 0xfffff80c
   632b4:	lsr	r7, r3, #18
   632b8:	str	r4, [r6, #-2256]	; 0xfffff730
   632bc:	lsl	r5, ip, #23
   632c0:	lsr	r6, r3, #14
   632c4:	lsl	r4, r2, #30
   632c8:	lsr	ip, r2, #28
   632cc:	ldrd	r2, [sp, #168]	; 0xa8
   632d0:	adds	r0, r0, r2
   632d4:	adc	r1, r1, r3
   632d8:	ldrd	r2, [sp, #112]	; 0x70
   632dc:	adds	r2, r2, r8
   632e0:	adc	r3, r3, r9
   632e4:	add	r9, sp, #6144	; 0x1800
   632e8:	strd	r2, [sp, #16]
   632ec:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   632f0:	ldrd	r8, [r9, #-16]
   632f4:	eor	r3, r3, r9
   632f8:	add	r9, sp, #1024	; 0x400
   632fc:	eor	r2, r2, r8
   63300:	ldrd	r8, [r9, #128]	; 0x80
   63304:	eor	r2, r2, r8
   63308:	ldr	r8, [sp, #32]
   6330c:	eor	r3, r3, r9
   63310:	add	r9, sp, #8192	; 0x2000
   63314:	orr	r8, r7, r8, lsl #14
   63318:	ldr	r7, [sp, #32]
   6331c:	str	r8, [r9, #-2260]	; 0xfffff72c
   63320:	ldr	r8, [sp, #36]	; 0x24
   63324:	orr	r7, r6, r7, lsl #18
   63328:	str	r7, [r9, #-2252]	; 0xfffff734
   6332c:	add	r7, sp, #8192	; 0x2000
   63330:	orr	r8, r5, r8, lsr #9
   63334:	ldr	r5, [sp, #28]
   63338:	str	r8, [r9, #-2248]	; 0xfffff738
   6333c:	ldr	r8, [sp, #28]
   63340:	ldr	r9, [sp, #36]	; 0x24
   63344:	orr	r5, r4, r5, lsr #2
   63348:	str	r5, [r7, #-2240]	; 0xfffff740
   6334c:	lsr	r4, r8, #28
   63350:	lsl	r5, r8, #30
   63354:	lsl	r6, r9, #23
   63358:	orr	r9, ip, r8, lsl #4
   6335c:	adds	r8, r0, r2
   63360:	str	r9, [r7, #-2232]	; 0xfffff748
   63364:	adc	r9, r1, r3
   63368:	add	r1, sp, #6144	; 0x1800
   6336c:	ldr	r7, [sp, #24]
   63370:	ldrd	r2, [r1, #8]
   63374:	ldrd	r0, [r1, #16]
   63378:	strd	r8, [sp, #200]	; 0xc8
   6337c:	add	r9, sp, #1024	; 0x400
   63380:	eor	r2, r2, r0
   63384:	eor	r3, r3, r1
   63388:	ldr	r0, [sp, #24]
   6338c:	lsl	ip, r7, #25
   63390:	ldr	r1, [sp, #32]
   63394:	add	r7, sp, #8192	; 0x2000
   63398:	ldrd	r8, [r9, #144]	; 0x90
   6339c:	orr	r0, r5, r0, lsr #2
   633a0:	str	r0, [r7, #-2236]	; 0xfffff744
   633a4:	orr	r1, r6, r1, lsr #9
   633a8:	str	r1, [r7, #-2244]	; 0xfffff73c
   633ac:	ldrd	r6, [sp, #16]
   633b0:	eor	r2, r2, r8
   633b4:	eor	r3, r3, r9
   633b8:	add	r8, sp, #8192	; 0x2000
   633bc:	adds	r6, r6, r2
   633c0:	ldr	r9, [sp, #28]
   633c4:	adc	r7, r7, r3
   633c8:	strd	r6, [sp, #208]	; 0xd0
   633cc:	ldr	r7, [sp, #24]
   633d0:	movw	r0, #21291	; 0x532b
   633d4:	orr	r9, ip, r9, lsr #7
   633d8:	movt	r0, #58226	; 0xe372
   633dc:	str	r9, [r8, #-2224]	; 0xfffff750
   633e0:	movw	r1, #30962	; 0x78f2
   633e4:	orr	r7, r4, r7, lsl #4
   633e8:	str	r7, [r8, #-2228]	; 0xfffff74c
   633ec:	add	r7, sp, #6144	; 0x1800
   633f0:	ldrd	r4, [sp, #184]	; 0xb8
   633f4:	movt	r1, #50801	; 0xc671
   633f8:	ldr	ip, [sp, #28]
   633fc:	ldrd	r8, [r7, #-216]	; 0xffffff28
   63400:	adds	r4, r4, r0
   63404:	ldrd	r6, [r7, #-208]	; 0xffffff30
   63408:	adc	r5, r5, r1
   6340c:	ldrd	r0, [sp, #8]
   63410:	add	r2, sp, #8192	; 0x2000
   63414:	eor	r8, r8, r6
   63418:	eor	r9, r9, r7
   6341c:	ldrd	r6, [sp]
   63420:	lsl	r3, ip, #25
   63424:	eor	r7, r7, r1
   63428:	ldr	r1, [sp, #24]
   6342c:	eor	r6, r6, r0
   63430:	orr	r1, r3, r1, lsr #7
   63434:	str	r1, [r2, #-2220]	; 0xfffff754
   63438:	ldrd	r0, [sp, #104]	; 0x68
   6343c:	ldr	ip, [sp, #140]	; 0x8c
   63440:	adds	r0, r0, r4
   63444:	adc	r1, r1, r5
   63448:	add	r5, sp, #6144	; 0x1800
   6344c:	strd	r0, [sp, #16]
   63450:	lsr	r3, ip, #1
   63454:	ldrd	r4, [r5, #-200]	; 0xffffff38
   63458:	ldrd	r0, [sp, #32]
   6345c:	eor	r8, r8, r4
   63460:	eor	r9, r9, r5
   63464:	ldrd	r4, [sp, #64]	; 0x40
   63468:	bic	r0, r4, r0
   6346c:	bic	r1, r5, r1
   63470:	ldrd	r4, [sp, #24]
   63474:	and	r7, r7, r5
   63478:	ldr	r5, [sp, #136]	; 0x88
   6347c:	and	r6, r6, r4
   63480:	orr	r5, r3, r5, lsl #31
   63484:	str	r5, [r2, #-1980]	; 0xfffff844
   63488:	ldrd	r4, [sp, #16]
   6348c:	ldr	r2, [sp, #200]	; 0xc8
   63490:	adds	r4, r4, r8
   63494:	adc	r5, r5, r9
   63498:	ldrd	r8, [sp, #40]	; 0x28
   6349c:	lsl	ip, r2, #3
   634a0:	ldrd	r2, [sp, #32]
   634a4:	strd	r4, [sp, #16]
   634a8:	add	r5, sp, #6144	; 0x1800
   634ac:	and	r3, r3, r9
   634b0:	ldr	r9, [sp, #200]	; 0xc8
   634b4:	eor	r3, r3, r1
   634b8:	add	r1, sp, #6144	; 0x1800
   634bc:	and	r2, r2, r8
   634c0:	ldrd	r4, [r5, #-176]	; 0xffffff50
   634c4:	lsr	r9, r9, #6
   634c8:	eor	r2, r2, r0
   634cc:	str	r9, [sp, #1184]	; 0x4a0
   634d0:	ldrd	r8, [r1, #-192]	; 0xffffff40
   634d4:	ldrd	r0, [r1, #-184]	; 0xffffff48
   634d8:	eor	r8, r8, r0
   634dc:	eor	r9, r9, r1
   634e0:	ldr	r0, [sp, #208]	; 0xd0
   634e4:	eor	r8, r8, r4
   634e8:	ldr	r1, [sp, #204]	; 0xcc
   634ec:	add	r4, sp, #8192	; 0x2000
   634f0:	eor	r9, r9, r5
   634f4:	lsr	r0, r0, #6
   634f8:	str	r0, [sp, #1200]	; 0x4b0
   634fc:	orr	r1, ip, r1, lsr #29
   63500:	str	r1, [r4, #-2008]	; 0xfffff828
   63504:	ldrd	r4, [sp, #8]
   63508:	ldrd	r0, [sp]
   6350c:	and	r1, r1, r5
   63510:	add	r5, sp, #6144	; 0x1800
   63514:	and	r0, r0, r4
   63518:	eor	r7, r7, r1
   6351c:	eor	r6, r6, r0
   63520:	ldrd	r0, [r5, #24]
   63524:	ldrd	r4, [r5, #32]
   63528:	eor	r1, r1, r5
   6352c:	add	r5, sp, #1024	; 0x400
   63530:	eor	r0, r0, r4
   63534:	ldrd	r4, [r5, #152]	; 0x98
   63538:	eor	r0, r0, r4
   6353c:	eor	r1, r1, r5
   63540:	ldrd	r4, [sp, #16]
   63544:	adds	r2, r2, r4
   63548:	ldr	r4, [sp, #208]	; 0xd0
   6354c:	adc	r3, r3, r5
   63550:	ldr	r5, [sp, #200]	; 0xc8
   63554:	adds	r6, r6, r8
   63558:	ldr	r8, [sp, #204]	; 0xcc
   6355c:	adc	r7, r7, r9
   63560:	add	r9, sp, #8192	; 0x2000
   63564:	lsr	ip, r5, #19
   63568:	ldr	r5, [sp, #212]	; 0xd4
   6356c:	orr	r8, ip, r8, lsl #13
   63570:	lsl	ip, r4, #3
   63574:	str	r8, [r9, #-2000]	; 0xfffff830
   63578:	orr	r5, ip, r5, lsr #29
   6357c:	lsr	ip, r4, #19
   63580:	str	r5, [r9, #-1976]	; 0xfffff848
   63584:	ldr	r4, [sp, #212]	; 0xd4
   63588:	ldr	r5, [sp, #204]	; 0xcc
   6358c:	ldr	r8, [sp, #1184]	; 0x4a0
   63590:	orr	r4, ip, r4, lsl #13
   63594:	str	r4, [r9, #-1968]	; 0xfffff850
   63598:	ldr	r9, [sp, #212]	; 0xd4
   6359c:	orr	r8, r8, r5, lsl #26
   635a0:	ldr	r4, [sp, #1200]	; 0x4b0
   635a4:	lsl	ip, r5, #3
   635a8:	str	r8, [sp, #1184]	; 0x4a0
   635ac:	orr	r9, r4, r9, lsl #26
   635b0:	str	r9, [sp, #1200]	; 0x4b0
   635b4:	ldrd	r8, [sp, #120]	; 0x78
   635b8:	add	r4, sp, #8192	; 0x2000
   635bc:	adds	r0, r0, r8
   635c0:	ldr	r8, [sp, #212]	; 0xd4
   635c4:	adc	r1, r1, r9
   635c8:	ldr	r9, [sp, #200]	; 0xc8
   635cc:	orr	r9, ip, r9, lsr #29
   635d0:	lsl	ip, r8, #3
   635d4:	str	r9, [r4, #-2004]	; 0xfffff82c
   635d8:	lsr	r4, r5, #19
   635dc:	ldr	r9, [sp, #200]	; 0xc8
   635e0:	add	r5, sp, #8192	; 0x2000
   635e4:	ldr	r8, [sp, #208]	; 0xd0
   635e8:	orr	r9, r4, r9, lsl #13
   635ec:	str	r9, [r5, #-1996]	; 0xfffff834
   635f0:	orr	r8, ip, r8, lsr #29
   635f4:	str	r8, [r5, #-1972]	; 0xfffff84c
   635f8:	ldrd	r4, [sp, #48]	; 0x30
   635fc:	add	r8, sp, #8192	; 0x2000
   63600:	ldr	r9, [sp, #212]	; 0xd4
   63604:	adds	r4, r4, r2
   63608:	adc	r5, r5, r3
   6360c:	strd	r4, [sp, #56]	; 0x38
   63610:	ldr	r5, [sp, #208]	; 0xd0
   63614:	lsr	ip, r9, #19
   63618:	add	r9, sp, #6144	; 0x1800
   6361c:	orr	r5, ip, r5, lsl #13
   63620:	str	r5, [r8, #-1964]	; 0xfffff854
   63624:	ldrd	r4, [r9, #56]	; 0x38
   63628:	ldrd	r8, [r9, #64]	; 0x40
   6362c:	ldr	ip, [sp, #212]	; 0xd4
   63630:	eor	r5, r5, r9
   63634:	add	r9, sp, #1024	; 0x400
   63638:	eor	r4, r4, r8
   6363c:	ldrd	r8, [r9, #168]	; 0xa8
   63640:	lsr	ip, ip, #6
   63644:	str	ip, [sp, #1204]	; 0x4b4
   63648:	eor	r4, r4, r8
   6364c:	adds	r8, r6, r2
   63650:	eor	r5, r5, r9
   63654:	adc	r9, r7, r3
   63658:	ldrd	r2, [sp, #184]	; 0xb8
   6365c:	strd	r8, [sp, #16]
   63660:	ldr	r9, [sp, #204]	; 0xcc
   63664:	adds	r0, r0, r2
   63668:	ldrd	r6, [sp, #128]	; 0x80
   6366c:	adc	r1, r1, r3
   63670:	lsr	r9, r9, #6
   63674:	adds	r4, r4, r6
   63678:	str	r9, [sp, #1188]	; 0x4a4
   6367c:	add	r9, sp, #6144	; 0x1800
   63680:	adc	r5, r5, r7
   63684:	add	r7, sp, #1024	; 0x400
   63688:	ldrd	r2, [r9, #40]	; 0x28
   6368c:	adds	r4, r4, sl
   63690:	ldrd	r8, [r9, #48]	; 0x30
   63694:	adc	r5, r5, fp
   63698:	ldrd	r6, [r7, #160]	; 0xa0
   6369c:	eor	r2, r2, r8
   636a0:	eor	r3, r3, r9
   636a4:	ldr	r8, [sp, #56]	; 0x38
   636a8:	eor	r2, r2, r6
   636ac:	adds	r6, r0, r2
   636b0:	eor	r3, r3, r7
   636b4:	add	r9, sp, #6144	; 0x1800
   636b8:	adc	r7, r1, r3
   636bc:	add	r1, sp, #1024	; 0x400
   636c0:	strd	r6, [sp, #120]	; 0x78
   636c4:	lsr	ip, r8, #18
   636c8:	ldrd	r2, [r9, #72]	; 0x48
   636cc:	ldrd	r8, [r9, #80]	; 0x50
   636d0:	ldrd	r0, [r1, #176]	; 0xb0
   636d4:	eor	r2, r2, r8
   636d8:	eor	r3, r3, r9
   636dc:	eor	r2, r2, r0
   636e0:	eor	r3, r3, r1
   636e4:	adds	r8, r4, r2
   636e8:	ldr	r6, [sp, #56]	; 0x38
   636ec:	adc	r9, r5, r3
   636f0:	strd	r8, [sp, #128]	; 0x80
   636f4:	ldr	r9, [sp, #144]	; 0x90
   636f8:	add	r2, sp, #8192	; 0x2000
   636fc:	ldr	r0, [sp, #148]	; 0x94
   63700:	lsr	r1, r6, #14
   63704:	ldr	r5, [sp, #148]	; 0x94
   63708:	ldr	r6, [sp, #152]	; 0x98
   6370c:	lsr	r3, r9, #8
   63710:	ldr	r7, [sp, #156]	; 0x9c
   63714:	orr	r0, r3, r0, lsl #24
   63718:	mov	r4, r9
   6371c:	str	r0, [r2, #-1960]	; 0xfffff858
   63720:	lsr	r3, r9, #1
   63724:	ldr	r0, [sp, #148]	; 0x94
   63728:	ldr	r9, [sp, #156]	; 0x9c
   6372c:	orr	r5, r3, r5, lsl #31
   63730:	lsr	r3, r6, #8
   63734:	mov	r8, r6
   63738:	orr	r7, r3, r7, lsl #24
   6373c:	lsr	r3, r6, #1
   63740:	str	r7, [r2, #-1928]	; 0xfffff878
   63744:	orr	r9, r3, r9, lsl #31
   63748:	ldr	r7, [sp, #156]	; 0x9c
   6374c:	lsr	r3, r0, #8
   63750:	ldr	r6, [sp, #144]	; 0x90
   63754:	orr	r4, r3, r4, lsl #24
   63758:	lsr	r3, r0, #1
   6375c:	ldr	r0, [sp, #152]	; 0x98
   63760:	str	r5, [r2, #-1952]	; 0xfffff860
   63764:	orr	r6, r3, r6, lsl #31
   63768:	lsr	r3, r7, #8
   6376c:	orr	r8, r3, r8, lsl #24
   63770:	lsr	r3, r7, #1
   63774:	str	r9, [r2, #-1920]	; 0xfffff880
   63778:	orr	r0, r3, r0, lsl #31
   6377c:	str	r4, [r2, #-1956]	; 0xfffff85c
   63780:	str	r6, [r2, #-1948]	; 0xfffff864
   63784:	add	r6, sp, #8192	; 0x2000
   63788:	str	r8, [r2, #-1924]	; 0xfffff87c
   6378c:	str	r0, [r2, #-1916]	; 0xfffff884
   63790:	ldr	r2, [sp, #120]	; 0x78
   63794:	ldr	r5, [sp, #124]	; 0x7c
   63798:	ldr	r0, [sp, #128]	; 0x80
   6379c:	lsl	r3, r2, #3
   637a0:	ldr	r9, [sp, #124]	; 0x7c
   637a4:	lsr	r4, r2, #6
   637a8:	orr	r5, r3, r5, lsr #29
   637ac:	ldr	r8, [sp, #128]	; 0x80
   637b0:	lsr	r3, r2, #19
   637b4:	ldr	r2, [sp, #132]	; 0x84
   637b8:	orr	r9, r3, r9, lsl #13
   637bc:	lsl	r3, r0, #3
   637c0:	str	r5, [r6, #-1944]	; 0xfffff868
   637c4:	str	r9, [r6, #-1936]	; 0xfffff870
   637c8:	lsr	r8, r8, #6
   637cc:	orr	r2, r3, r2, lsr #29
   637d0:	str	r4, [sp, #1216]	; 0x4c0
   637d4:	str	r8, [sp, #1232]	; 0x4d0
   637d8:	lsr	r3, r0, #19
   637dc:	str	r2, [r6, #-1912]	; 0xfffff888
   637e0:	add	r9, sp, #8192	; 0x2000
   637e4:	ldr	r5, [sp, #132]	; 0x84
   637e8:	ldr	r8, [sp, #120]	; 0x78
   637ec:	ldr	r7, [sp, #1216]	; 0x4c0
   637f0:	orr	r5, r3, r5, lsl #13
   637f4:	str	r5, [r6, #-1904]	; 0xfffff890
   637f8:	ldr	r6, [sp, #124]	; 0x7c
   637fc:	ldr	r5, [sp, #120]	; 0x78
   63800:	ldr	r2, [sp, #132]	; 0x84
   63804:	lsl	r3, r6, #3
   63808:	ldr	r4, [sp, #1232]	; 0x4d0
   6380c:	orr	r7, r7, r6, lsl #26
   63810:	orr	r8, r3, r8, lsr #29
   63814:	str	r7, [sp, #1216]	; 0x4c0
   63818:	lsr	r3, r6, #19
   6381c:	add	r7, sp, #6144	; 0x1800
   63820:	str	r8, [r9, #-1940]	; 0xfffff86c
   63824:	orr	r5, r3, r5, lsl #13
   63828:	str	r5, [r9, #-1932]	; 0xfffff874
   6382c:	add	r9, sp, #1024	; 0x400
   63830:	orr	r2, r4, r2, lsl #26
   63834:	mov	r0, r6
   63838:	str	r2, [sp, #1232]	; 0x4d0
   6383c:	ldrd	r2, [r7, #88]	; 0x58
   63840:	lsr	r0, r0, #6
   63844:	ldrd	r6, [r7, #96]	; 0x60
   63848:	ldrd	r8, [r9, #184]	; 0xb8
   6384c:	ldrd	r4, [sp, #136]	; 0x88
   63850:	eor	r2, r2, r6
   63854:	eor	r2, r2, r8
   63858:	eor	r3, r3, r7
   6385c:	adds	r4, r4, r2
   63860:	eor	r3, r3, r9
   63864:	adc	r5, r5, r3
   63868:	add	r3, sp, #6144	; 0x1800
   6386c:	add	r7, sp, #1024	; 0x400
   63870:	str	r0, [sp, #1220]	; 0x4c4
   63874:	ldrd	r8, [r3, #120]	; 0x78
   63878:	ldrd	r2, [r3, #128]	; 0x80
   6387c:	ldrd	r6, [r7, #200]	; 0xc8
   63880:	eor	r8, r8, r2
   63884:	eor	r9, r9, r3
   63888:	eor	r8, r8, r6
   6388c:	ldrd	r2, [sp, #144]	; 0x90
   63890:	ldr	r6, [sp, #132]	; 0x84
   63894:	eor	r9, r9, r7
   63898:	ldr	r7, [sp, #128]	; 0x80
   6389c:	adds	r8, r8, r2
   638a0:	adc	r9, r9, r3
   638a4:	ldr	r0, [sp, #132]	; 0x84
   638a8:	lsl	r3, r6, #3
   638ac:	orr	r7, r3, r7, lsr #29
   638b0:	lsr	r3, r6, #19
   638b4:	ldr	r6, [sp, #128]	; 0x80
   638b8:	lsr	r0, r0, #6
   638bc:	str	r0, [sp, #1236]	; 0x4d4
   638c0:	add	r0, sp, #8192	; 0x2000
   638c4:	orr	r6, r3, r6, lsl #13
   638c8:	ldrd	r2, [sp, #176]	; 0xb0
   638cc:	str	r7, [r0, #-1908]	; 0xfffff88c
   638d0:	str	r6, [r0, #-1900]	; 0xfffff894
   638d4:	adds	r4, r4, r2
   638d8:	ldrd	r6, [sp, #72]	; 0x48
   638dc:	adc	r5, r5, r3
   638e0:	adds	r8, r8, r6
   638e4:	adc	r9, r9, r7
   638e8:	add	r7, sp, #6144	; 0x1800
   638ec:	ldrd	r2, [r7, #104]	; 0x68
   638f0:	ldrd	r6, [r7, #112]	; 0x70
   638f4:	eor	r3, r3, r7
   638f8:	add	r7, sp, #1024	; 0x400
   638fc:	eor	r2, r2, r6
   63900:	ldrd	r6, [r7, #192]	; 0xc0
   63904:	eor	r2, r2, r6
   63908:	ldr	r6, [sp, #60]	; 0x3c
   6390c:	eor	r3, r3, r7
   63910:	orr	r6, ip, r6, lsl #14
   63914:	str	r6, [r0, #-1768]	; 0xfffff918
   63918:	ldr	r7, [sp, #60]	; 0x3c
   6391c:	orr	r6, r1, r7, lsl #18
   63920:	str	r6, [r0, #-1760]	; 0xfffff920
   63924:	ldr	r6, [sp, #56]	; 0x38
   63928:	lsr	ip, r7, #18
   6392c:	lsr	r0, r7, #14
   63930:	lsl	r1, r6, #23
   63934:	adds	r6, r4, r2
   63938:	adc	r7, r5, r3
   6393c:	add	r5, sp, #6144	; 0x1800
   63940:	strd	r6, [sp, #136]	; 0x88
   63944:	add	r7, sp, #1024	; 0x400
   63948:	ldrd	r2, [r5, #136]	; 0x88
   6394c:	ldrd	r4, [r5, #144]	; 0x90
   63950:	ldrd	r6, [r7, #208]	; 0xd0
   63954:	eor	r2, r2, r4
   63958:	eor	r3, r3, r5
   6395c:	eor	r2, r2, r6
   63960:	ldr	r4, [sp, #56]	; 0x38
   63964:	adds	r6, r8, r2
   63968:	eor	r3, r3, r7
   6396c:	ldr	r8, [sp, #56]	; 0x38
   63970:	add	r5, sp, #8192	; 0x2000
   63974:	adc	r7, r9, r3
   63978:	ldr	r9, [sp, #60]	; 0x3c
   6397c:	strd	r6, [sp, #144]	; 0x90
   63980:	orr	r4, ip, r4, lsl #14
   63984:	ldr	r7, [sp, #160]	; 0xa0
   63988:	orr	r8, r0, r8, lsl #18
   6398c:	ldr	ip, [sp, #60]	; 0x3c
   63990:	orr	r9, r1, r9, lsr #9
   63994:	str	r4, [r5, #-1764]	; 0xfffff91c
   63998:	ldr	r0, [sp, #164]	; 0xa4
   6399c:	lsr	r2, r7, #8
   639a0:	ldr	r4, [sp, #88]	; 0x58
   639a4:	lsr	r1, r7, #1
   639a8:	ldr	r7, [sp, #92]	; 0x5c
   639ac:	lsl	r3, ip, #23
   639b0:	str	r9, [r5, #-1752]	; 0xfffff928
   639b4:	orr	r0, r2, r0, lsl #24
   639b8:	ldr	r6, [sp, #164]	; 0xa4
   639bc:	lsr	r2, r4, #8
   639c0:	ldr	r9, [sp, #56]	; 0x38
   639c4:	orr	r7, r2, r7, lsl #24
   639c8:	ldr	ip, [sp, #92]	; 0x5c
   639cc:	lsr	r2, r4, #1
   639d0:	str	r0, [r5, #-1896]	; 0xfffff898
   639d4:	orr	r6, r1, r6, lsl #31
   639d8:	ldr	r0, [sp, #164]	; 0xa4
   639dc:	orr	r9, r3, r9, lsr #9
   639e0:	str	r8, [r5, #-1756]	; 0xfffff924
   639e4:	orr	ip, r2, ip, lsl #31
   639e8:	str	r6, [r5, #-1888]	; 0xfffff8a0
   639ec:	add	r6, sp, #8192	; 0x2000
   639f0:	str	r7, [r5, #-1864]	; 0xfffff8b8
   639f4:	lsr	r3, r0, #8
   639f8:	str	r9, [r5, #-1748]	; 0xfffff92c
   639fc:	str	ip, [r5, #-1856]	; 0xfffff8c0
   63a00:	add	r5, sp, #6656	; 0x1a00
   63a04:	ldr	r7, [sp, #164]	; 0xa4
   63a08:	ldrd	r0, [r5, #-232]	; 0xffffff18
   63a0c:	ldrd	r4, [r5, #-224]	; 0xffffff20
   63a10:	ldr	r9, [sp, #160]	; 0xa0
   63a14:	lsr	r2, r7, #1
   63a18:	eor	r1, r1, r5
   63a1c:	ldr	r5, [sp, #160]	; 0xa0
   63a20:	ldr	r8, [sp, #92]	; 0x5c
   63a24:	eor	r0, r0, r4
   63a28:	orr	r9, r2, r9, lsl #31
   63a2c:	orr	r5, r3, r5, lsl #24
   63a30:	str	r5, [r6, #-1892]	; 0xfffff89c
   63a34:	str	r9, [r6, #-1884]	; 0xfffff8a4
   63a38:	lsr	r3, r8, #8
   63a3c:	ldr	ip, [sp, #88]	; 0x58
   63a40:	ldr	r9, [sp, #136]	; 0x88
   63a44:	ldr	r7, [sp, #88]	; 0x58
   63a48:	orr	ip, r3, ip, lsl #24
   63a4c:	str	ip, [r6, #-1860]	; 0xfffff8bc
   63a50:	add	r6, sp, #6656	; 0x1a00
   63a54:	lsr	r3, r8, #1
   63a58:	add	r8, sp, #8192	; 0x2000
   63a5c:	orr	r7, r3, r7, lsl #31
   63a60:	ldrd	r4, [r6, #-216]	; 0xffffff28
   63a64:	lsl	r3, r9, #3
   63a68:	str	r7, [r8, #-1852]	; 0xfffff8c4
   63a6c:	eor	r4, r4, r0
   63a70:	eor	r5, r5, r1
   63a74:	ldrd	r8, [sp, #56]	; 0x38
   63a78:	ldrd	r0, [sp, #40]	; 0x28
   63a7c:	strd	r4, [sp, #80]	; 0x50
   63a80:	add	r4, sp, #8192	; 0x2000
   63a84:	ldr	r5, [sp, #136]	; 0x88
   63a88:	bic	r9, r1, r9
   63a8c:	ldr	r2, [sp, #140]	; 0x8c
   63a90:	bic	r8, r0, r8
   63a94:	ldr	r7, [sp, #144]	; 0x90
   63a98:	ldr	r1, [sp, #136]	; 0x88
   63a9c:	ldr	r6, [sp, #140]	; 0x8c
   63aa0:	orr	r2, r3, r2, lsr #29
   63aa4:	ldr	r0, [sp, #148]	; 0x94
   63aa8:	lsr	r3, r5, #19
   63aac:	str	r2, [r4, #-1880]	; 0xfffff8a8
   63ab0:	lsr	r1, r1, #6
   63ab4:	orr	r6, r3, r6, lsl #13
   63ab8:	str	r1, [sp, #1248]	; 0x4e0
   63abc:	lsl	r3, r7, #3
   63ac0:	ldr	r2, [sp, #140]	; 0x8c
   63ac4:	str	r6, [r4, #-1872]	; 0xfffff8b0
   63ac8:	lsr	ip, r7, #6
   63acc:	orr	r0, r3, r0, lsr #29
   63ad0:	ldr	r5, [sp, #148]	; 0x94
   63ad4:	str	r0, [r4, #-1848]	; 0xfffff8c8
   63ad8:	lsr	r3, r7, #19
   63adc:	ldr	r4, [sp, #1248]	; 0x4e0
   63ae0:	add	r6, sp, #8192	; 0x2000
   63ae4:	ldr	r7, [sp, #140]	; 0x8c
   63ae8:	orr	r5, r3, r5, lsl #13
   63aec:	str	ip, [sp, #1264]	; 0x4f0
   63af0:	orr	r2, r4, r2, lsl #26
   63af4:	ldr	ip, [sp, #136]	; 0x88
   63af8:	str	r2, [sp, #1248]	; 0x4e0
   63afc:	lsl	r3, r7, #3
   63b00:	ldr	r2, [sp, #148]	; 0x94
   63b04:	mov	r0, r7
   63b08:	ldr	r1, [sp, #136]	; 0x88
   63b0c:	orr	ip, r3, ip, lsr #29
   63b10:	str	r5, [r6, #-1840]	; 0xfffff8d0
   63b14:	lsr	r3, r7, #19
   63b18:	ldr	r5, [sp, #144]	; 0x90
   63b1c:	ldr	r4, [sp, #1264]	; 0x4f0
   63b20:	orr	r1, r3, r1, lsl #13
   63b24:	lsl	r3, r2, #3
   63b28:	str	ip, [r6, #-1876]	; 0xfffff8ac
   63b2c:	str	r1, [r6, #-1868]	; 0xfffff8b4
   63b30:	orr	r4, r4, r2, lsl #26
   63b34:	orr	r5, r3, r5, lsr #29
   63b38:	str	r4, [sp, #1264]	; 0x4f0
   63b3c:	str	r5, [r6, #-1844]	; 0xfffff8cc
   63b40:	add	ip, sp, #8192	; 0x2000
   63b44:	ldrd	r6, [sp, #32]
   63b48:	add	r5, sp, #1024	; 0x400
   63b4c:	ldrd	r2, [sp, #56]	; 0x38
   63b50:	ldrd	r4, [r5, #216]	; 0xd8
   63b54:	and	r2, r2, r6
   63b58:	and	r3, r3, r7
   63b5c:	eor	r2, r2, r8
   63b60:	ldr	r8, [sp, #148]	; 0x94
   63b64:	eor	r3, r3, r9
   63b68:	ldr	r9, [sp, #144]	; 0x90
   63b6c:	lsr	r7, r0, #6
   63b70:	ldr	r6, [sp, #148]	; 0x94
   63b74:	lsr	r1, r8, #19
   63b78:	str	r7, [sp, #1252]	; 0x4e4
   63b7c:	orr	r9, r1, r9, lsl #13
   63b80:	add	r1, sp, #6144	; 0x1800
   63b84:	str	r9, [ip, #-1836]	; 0xfffff8d4
   63b88:	lsr	r6, r6, #6
   63b8c:	ldrd	r8, [r1, #152]	; 0x98
   63b90:	ldrd	r0, [r1, #160]	; 0xa0
   63b94:	str	r6, [sp, #1268]	; 0x4f4
   63b98:	eor	r8, r8, r0
   63b9c:	eor	r9, r9, r1
   63ba0:	ldrd	r0, [sp, #152]	; 0x98
   63ba4:	eor	r8, r8, r4
   63ba8:	eor	r9, r9, r5
   63bac:	add	r5, sp, #6144	; 0x1800
   63bb0:	adds	r8, r8, r0
   63bb4:	ldrd	r6, [r5, #184]	; 0xb8
   63bb8:	adc	r9, r9, r1
   63bbc:	ldrd	r4, [r5, #192]	; 0xc0
   63bc0:	add	r1, sp, #1024	; 0x400
   63bc4:	eor	r6, r6, r4
   63bc8:	ldrd	r0, [r1, #232]	; 0xe8
   63bcc:	eor	r7, r7, r5
   63bd0:	ldrd	r4, [sp, #192]	; 0xc0
   63bd4:	eor	r6, r6, r0
   63bd8:	eor	r7, r7, r1
   63bdc:	adds	r8, r8, r4
   63be0:	ldrd	r0, [sp, #160]	; 0xa0
   63be4:	adc	r9, r9, r5
   63be8:	add	r5, sp, #6144	; 0x1800
   63bec:	adds	r6, r6, r0
   63bf0:	adc	r7, r7, r1
   63bf4:	ldrd	r0, [r5, #168]	; 0xa8
   63bf8:	ldrd	r4, [r5, #176]	; 0xb0
   63bfc:	eor	r1, r1, r5
   63c00:	add	r5, sp, #1024	; 0x400
   63c04:	eor	r0, r0, r4
   63c08:	ldrd	r4, [r5, #224]	; 0xe0
   63c0c:	eor	r0, r0, r4
   63c10:	eor	r1, r1, r5
   63c14:	ldrd	r4, [sp, #200]	; 0xc8
   63c18:	adds	r6, r6, r4
   63c1c:	adc	r7, r7, r5
   63c20:	adds	r4, r8, r0
   63c24:	adc	r5, r9, r1
   63c28:	add	r9, sp, #6144	; 0x1800
   63c2c:	strd	r4, [sp, #152]	; 0x98
   63c30:	add	r1, sp, #1024	; 0x400
   63c34:	ldrd	r4, [r9, #200]	; 0xc8
   63c38:	ldrd	r8, [r9, #208]	; 0xd0
   63c3c:	ldrd	r0, [r1, #240]	; 0xf0
   63c40:	eor	r4, r4, r8
   63c44:	ldr	r8, [sp, #16]
   63c48:	eor	r4, r4, r0
   63c4c:	eor	r5, r5, r9
   63c50:	eor	r5, r5, r1
   63c54:	lsl	r1, r8, #30
   63c58:	adds	r8, r6, r4
   63c5c:	adc	r9, r7, r5
   63c60:	strd	r8, [sp, #160]	; 0xa0
   63c64:	ldr	r9, [sp, #168]	; 0xa8
   63c68:	add	r6, sp, #8192	; 0x2000
   63c6c:	ldr	r5, [sp, #172]	; 0xac
   63c70:	ldr	r8, [sp, #20]
   63c74:	lsr	ip, r9, #8
   63c78:	ldr	r4, [sp, #16]
   63c7c:	orr	r5, ip, r5, lsl #24
   63c80:	lsr	ip, r9, #1
   63c84:	ldr	r9, [sp, #172]	; 0xac
   63c88:	orr	r8, r1, r8, lsr #2
   63c8c:	str	r5, [r6, #-1832]	; 0xfffff8d8
   63c90:	lsr	r0, r4, #28
   63c94:	str	r8, [r6, #-1744]	; 0xfffff930
   63c98:	orr	r9, ip, r9, lsl #31
   63c9c:	str	r9, [r6, #-1824]	; 0xfffff8e0
   63ca0:	ldr	ip, [sp, #112]	; 0x70
   63ca4:	ldr	r4, [sp, #116]	; 0x74
   63ca8:	ldr	r7, [sp, #116]	; 0x74
   63cac:	ldr	r9, [sp, #20]
   63cb0:	lsr	r1, ip, #8
   63cb4:	ldr	r8, [sp, #172]	; 0xac
   63cb8:	orr	r4, r1, r4, lsl #24
   63cbc:	lsr	r1, ip, #1
   63cc0:	str	r4, [r6, #-1800]	; 0xfffff8f8
   63cc4:	orr	r7, r1, r7, lsl #31
   63cc8:	str	r7, [r6, #-1792]	; 0xfffff900
   63ccc:	ldr	r7, [sp, #168]	; 0xa8
   63cd0:	orr	r4, r0, r9, lsl #4
   63cd4:	lsl	r1, r9, #30
   63cd8:	lsr	r0, r9, #28
   63cdc:	ldr	r5, [sp, #168]	; 0xa8
   63ce0:	lsr	ip, r8, #8
   63ce4:	ldr	r9, [sp, #16]
   63ce8:	orr	r7, ip, r7, lsl #24
   63cec:	lsr	ip, r8, #1
   63cf0:	str	r4, [r6, #-1736]	; 0xfffff938
   63cf4:	str	r7, [r6, #-1828]	; 0xfffff8dc
   63cf8:	orr	r5, ip, r5, lsl #31
   63cfc:	ldr	r4, [sp, #16]
   63d00:	orr	r9, r1, r9, lsr #2
   63d04:	str	r5, [r6, #-1820]	; 0xfffff8e4
   63d08:	add	r8, sp, #8192	; 0x2000
   63d0c:	str	r9, [r6, #-1740]	; 0xfffff934
   63d10:	ldr	r6, [sp, #116]	; 0x74
   63d14:	orr	r7, r0, r4, lsl #4
   63d18:	ldr	r9, [sp, #112]	; 0x70
   63d1c:	lsl	r1, r4, #25
   63d20:	ldr	r5, [sp, #152]	; 0x98
   63d24:	lsr	ip, r6, #8
   63d28:	str	r7, [r8, #-1732]	; 0xfffff93c
   63d2c:	lsr	r0, r6, #1
   63d30:	ldr	r7, [sp, #20]
   63d34:	ldr	r4, [sp, #112]	; 0x70
   63d38:	orr	r9, ip, r9, lsl #24
   63d3c:	ldr	r6, [sp, #20]
   63d40:	add	ip, sp, #8192	; 0x2000
   63d44:	str	r9, [r8, #-1796]	; 0xfffff8fc
   63d48:	ldr	r9, [sp, #156]	; 0x9c
   63d4c:	orr	r4, r0, r4, lsl #31
   63d50:	orr	r6, r1, r6, lsr #7
   63d54:	lsl	r0, r5, #3
   63d58:	str	r6, [r8, #-1728]	; 0xfffff940
   63d5c:	lsl	r1, r7, #25
   63d60:	ldr	r6, [sp, #156]	; 0x9c
   63d64:	orr	r9, r0, r9, lsr #29
   63d68:	ldr	r7, [sp, #160]	; 0xa0
   63d6c:	lsr	r0, r5, #19
   63d70:	str	r4, [r8, #-1788]	; 0xfffff904
   63d74:	lsr	r8, r5, #6
   63d78:	ldr	r5, [sp, #160]	; 0xa0
   63d7c:	orr	r6, r0, r6, lsl #13
   63d80:	str	r8, [sp, #1280]	; 0x500
   63d84:	lsl	r0, r7, #3
   63d88:	ldr	r8, [sp, #164]	; 0xa4
   63d8c:	str	r9, [ip, #-1816]	; 0xfffff8e8
   63d90:	lsr	r5, r5, #6
   63d94:	str	r6, [ip, #-1808]	; 0xfffff8f0
   63d98:	orr	r8, r0, r8, lsr #29
   63d9c:	str	r5, [sp, #1296]	; 0x510
   63da0:	str	r8, [ip, #-1784]	; 0xfffff908
   63da4:	lsr	r0, r7, #19
   63da8:	ldr	r4, [sp, #164]	; 0xa4
   63dac:	add	r7, sp, #8192	; 0x2000
   63db0:	ldr	r5, [sp, #156]	; 0x9c
   63db4:	ldr	r9, [sp, #1280]	; 0x500
   63db8:	ldr	r6, [sp, #16]
   63dbc:	orr	r4, r0, r4, lsl #13
   63dc0:	str	r4, [ip, #-1776]	; 0xfffff910
   63dc4:	orr	r8, r9, r5, lsl #26
   63dc8:	ldr	r4, [sp, #152]	; 0x98
   63dcc:	lsl	ip, r5, #3
   63dd0:	ldr	r5, [sp, #164]	; 0xa4
   63dd4:	orr	r6, r1, r6, lsr #7
   63dd8:	str	r6, [r7, #-1724]	; 0xfffff944
   63ddc:	movw	r0, #24988	; 0x619c
   63de0:	ldr	r6, [sp, #1296]	; 0x510
   63de4:	orr	r4, ip, r4, lsr #29
   63de8:	str	r8, [sp, #1280]	; 0x500
   63dec:	movt	r0, #59942	; 0xea26
   63df0:	str	r4, [r7, #-1812]	; 0xfffff8ec
   63df4:	orr	r5, r6, r5, lsl #26
   63df8:	ldr	r7, [sp, #156]	; 0x9c
   63dfc:	adds	r0, r0, sl
   63e00:	ldr	r8, [sp, #164]	; 0xa4
   63e04:	movw	r1, #16078	; 0x3ece
   63e08:	str	r5, [sp, #1296]	; 0x510
   63e0c:	movt	r1, #51751	; 0xca27
   63e10:	ldrd	r4, [sp, #64]	; 0x40
   63e14:	adc	r1, r1, fp
   63e18:	lsr	r7, r7, #6
   63e1c:	lsr	r8, r8, #6
   63e20:	adds	r0, r0, r4
   63e24:	str	r7, [sp, #1284]	; 0x504
   63e28:	str	r8, [sp, #1300]	; 0x514
   63e2c:	adc	r1, r1, r5
   63e30:	ldrd	r6, [sp]
   63e34:	ldrd	r8, [sp, #24]
   63e38:	ldrd	r4, [sp, #80]	; 0x50
   63e3c:	eor	r9, r9, r7
   63e40:	add	r7, sp, #6656	; 0x1a00
   63e44:	adds	r0, r0, r4
   63e48:	eor	r8, r8, r6
   63e4c:	adc	r1, r1, r5
   63e50:	ldrd	r4, [r7, #-208]	; 0xffffff30
   63e54:	ldrd	r6, [r7, #-200]	; 0xffffff38
   63e58:	eor	r4, r4, r6
   63e5c:	adds	r6, r0, r2
   63e60:	eor	r5, r5, r7
   63e64:	adc	r7, r1, r3
   63e68:	ldrd	r2, [sp, #8]
   63e6c:	strd	r6, [sp, #96]	; 0x60
   63e70:	adds	r6, r6, r2
   63e74:	ldrd	r0, [sp, #16]
   63e78:	adc	r7, r7, r3
   63e7c:	ldrd	r2, [sp, #24]
   63e80:	strd	r6, [sp, #80]	; 0x50
   63e84:	and	r8, r8, r0
   63e88:	ldrd	r6, [sp]
   63e8c:	and	r9, r9, r1
   63e90:	ldr	ip, [sp, #84]	; 0x54
   63e94:	and	r3, r3, r7
   63e98:	ldr	r7, [sp, #80]	; 0x50
   63e9c:	and	r2, r2, r6
   63ea0:	add	r6, sp, #6656	; 0x1a00
   63ea4:	eor	r8, r8, r2
   63ea8:	eor	r9, r9, r3
   63eac:	lsr	r2, r7, #18
   63eb0:	ldrd	r0, [r6, #-192]	; 0xffffff40
   63eb4:	orr	ip, r2, ip, lsl #14
   63eb8:	ldr	r2, [sp, #84]	; 0x54
   63ebc:	eor	r0, r0, r4
   63ec0:	eor	r1, r1, r5
   63ec4:	lsr	r3, r7, #14
   63ec8:	strd	r0, [sp, #8]
   63ecc:	add	r0, sp, #8192	; 0x2000
   63ed0:	orr	r4, r3, r2, lsl #18
   63ed4:	mov	r5, r2
   63ed8:	lsr	r1, r2, #18
   63edc:	lsl	r3, r7, #23
   63ee0:	str	ip, [r0, #-1720]	; 0xfffff948
   63ee4:	mov	r6, r7
   63ee8:	str	r4, [r0, #-1712]	; 0xfffff950
   63eec:	orr	r7, r1, r7, lsl #14
   63ef0:	orr	r1, r3, r5, lsr #9
   63ef4:	lsl	r3, r5, #23
   63ef8:	ldr	r5, [sp, #164]	; 0xa4
   63efc:	ldr	r4, [sp, #156]	; 0x9c
   63f00:	lsr	r2, r2, #14
   63f04:	orr	ip, r2, r6, lsl #18
   63f08:	str	ip, [r0, #-1708]	; 0xfffff954
   63f0c:	ldr	ip, [sp, #152]	; 0x98
   63f10:	lsl	r2, r5, #3
   63f14:	orr	r6, r3, r6, lsr #9
   63f18:	lsr	r3, r5, #19
   63f1c:	add	r5, sp, #6144	; 0x1800
   63f20:	str	r1, [r0, #-1704]	; 0xfffff958
   63f24:	lsr	r1, r4, #19
   63f28:	str	r7, [r0, #-1716]	; 0xfffff94c
   63f2c:	str	r6, [r0, #-1700]	; 0xfffff95c
   63f30:	orr	ip, r1, ip, lsl #13
   63f34:	ldrd	r6, [r5, #216]	; 0xd8
   63f38:	ldr	r1, [sp, #160]	; 0xa0
   63f3c:	ldrd	r4, [r5, #224]	; 0xe0
   63f40:	str	ip, [r0, #-1804]	; 0xfffff8f4
   63f44:	add	ip, sp, #6656	; 0x1a00
   63f48:	eor	r7, r7, r5
   63f4c:	ldr	r5, [sp, #160]	; 0xa0
   63f50:	orr	r1, r2, r1, lsr #29
   63f54:	str	r1, [r0, #-1780]	; 0xfffff90c
   63f58:	add	r1, sp, #1024	; 0x400
   63f5c:	add	r2, sp, #6400	; 0x1900
   63f60:	orr	r5, r3, r5, lsl #13
   63f64:	add	r3, sp, #6144	; 0x1800
   63f68:	str	r5, [r0, #-1772]	; 0xfffff914
   63f6c:	eor	r6, r6, r4
   63f70:	ldrd	r0, [r1, #248]	; 0xf8
   63f74:	ldrd	r4, [sp, #88]	; 0x58
   63f78:	eor	r6, r6, r0
   63f7c:	eor	r7, r7, r1
   63f80:	ldrd	r0, [r3, #248]	; 0xf8
   63f84:	adds	r6, r6, r4
   63f88:	ldrd	r2, [r2]
   63f8c:	adc	r7, r7, r5
   63f90:	add	r5, sp, #6656	; 0x1a00
   63f94:	eor	r1, r1, r3
   63f98:	add	r3, sp, #1536	; 0x600
   63f9c:	eor	r0, r0, r2
   63fa0:	ldrd	r2, [r3, #-248]	; 0xffffff08
   63fa4:	eor	r0, r0, r2
   63fa8:	eor	r1, r1, r3
   63fac:	ldrd	r2, [r5, #-184]	; 0xffffff48
   63fb0:	ldrd	r4, [r5, #-176]	; 0xffffff50
   63fb4:	eor	r2, r2, r4
   63fb8:	eor	r3, r3, r5
   63fbc:	ldrd	r4, [ip, #-168]	; 0xffffff58
   63fc0:	eor	r4, r4, r2
   63fc4:	eor	r5, r5, r3
   63fc8:	ldrd	r2, [sp, #168]	; 0xa8
   63fcc:	strd	r4, [sp, #48]	; 0x30
   63fd0:	ldrd	r4, [sp, #8]
   63fd4:	adds	r0, r0, r2
   63fd8:	adc	r1, r1, r3
   63fdc:	ldrd	r2, [sp, #208]	; 0xd0
   63fe0:	adds	r4, r4, r8
   63fe4:	adc	r5, r5, r9
   63fe8:	add	r9, sp, #6144	; 0x1800
   63fec:	strd	r4, [sp, #8]
   63ff0:	adds	r6, r6, r2
   63ff4:	ldrd	r4, [r9, #232]	; 0xe8
   63ff8:	adc	r7, r7, r3
   63ffc:	ldrd	r8, [r9, #240]	; 0xf0
   64000:	ldrd	r2, [sp, #120]	; 0x78
   64004:	eor	r5, r5, r9
   64008:	add	r9, sp, #1280	; 0x500
   6400c:	adds	r2, r2, r0
   64010:	eor	r4, r4, r8
   64014:	ldrd	r8, [r9]
   64018:	adc	r3, r3, r1
   6401c:	add	r1, sp, #1536	; 0x600
   64020:	strd	r2, [sp, #64]	; 0x40
   64024:	eor	r4, r4, r8
   64028:	ldrd	r2, [ip, #-248]	; 0xffffff08
   6402c:	eor	r5, r5, r9
   64030:	ldrd	r8, [ip, #-240]	; 0xffffff10
   64034:	ldrd	r0, [r1, #-240]	; 0xffffff10
   64038:	eor	r2, r2, r8
   6403c:	eor	r3, r3, r9
   64040:	eor	r2, r2, r0
   64044:	eor	r3, r3, r1
   64048:	ldrd	r8, [sp, #96]	; 0x60
   6404c:	ldrd	r0, [sp, #8]
   64050:	adds	r8, r8, r0
   64054:	adc	r9, r9, r1
   64058:	strd	r8, [sp, #88]	; 0x58
   6405c:	adds	r8, r6, r4
   64060:	ldr	ip, [sp, #92]	; 0x5c
   64064:	adc	r9, r7, r5
   64068:	ldrd	r6, [sp, #64]	; 0x40
   6406c:	strd	r8, [sp, #168]	; 0xa8
   64070:	adds	r6, r6, r2
   64074:	ldrd	r8, [sp, #56]	; 0x38
   64078:	adc	r7, r7, r3
   6407c:	strd	r6, [sp, #8]
   64080:	ldrd	r6, [sp, #80]	; 0x50
   64084:	ldrd	r0, [sp, #32]
   64088:	and	r7, r7, r9
   6408c:	ldr	r9, [sp, #88]	; 0x58
   64090:	ldrd	r4, [sp, #80]	; 0x50
   64094:	and	r6, r6, r8
   64098:	lsl	r2, r9, #30
   6409c:	bic	r4, r0, r4
   640a0:	orr	ip, r2, ip, lsr #2
   640a4:	ldr	r2, [sp, #92]	; 0x5c
   640a8:	bic	r5, r1, r5
   640ac:	lsr	r3, r9, #28
   640b0:	add	r0, sp, #8192	; 0x2000
   640b4:	eor	r6, r6, r4
   640b8:	eor	r7, r7, r5
   640bc:	orr	r4, r3, r2, lsl #4
   640c0:	mov	r5, r2
   640c4:	lsl	r1, r2, #30
   640c8:	lsl	r3, r9, #25
   640cc:	mov	r8, r9
   640d0:	lsr	r2, r2, #28
   640d4:	orr	r9, r1, r9, lsr #2
   640d8:	orr	r1, r3, r5, lsr #7
   640dc:	lsl	r3, r5, #25
   640e0:	str	ip, [r0, #-1696]	; 0xfffff960
   640e4:	orr	ip, r2, r8, lsl #4
   640e8:	str	r4, [r0, #-1688]	; 0xfffff968
   640ec:	orr	r4, r3, r8, lsr #7
   640f0:	str	r9, [r0, #-1692]	; 0xfffff964
   640f4:	str	ip, [r0, #-1684]	; 0xfffff96c
   640f8:	ldrd	r8, [sp, #24]
   640fc:	str	r4, [r0, #-1676]	; 0xfffff974
   64100:	str	r1, [r0, #-1680]	; 0xfffff970
   64104:	ldrd	r0, [sp, #16]
   64108:	ldrd	r2, [sp, #88]	; 0x58
   6410c:	eor	r1, r1, r9
   64110:	add	r9, sp, #6656	; 0x1a00
   64114:	and	r1, r1, r3
   64118:	add	r3, sp, #6656	; 0x1a00
   6411c:	ldrd	r4, [r9, #-160]	; 0xffffff60
   64120:	eor	r0, r0, r8
   64124:	ldrd	r8, [r9, #-152]	; 0xffffff68
   64128:	and	r0, r0, r2
   6412c:	ldrd	r2, [r3, #-144]	; 0xffffff70
   64130:	eor	r4, r4, r8
   64134:	eor	r5, r5, r9
   64138:	eor	r4, r4, r2
   6413c:	ldrd	r8, [sp, #24]
   64140:	eor	r5, r5, r3
   64144:	ldrd	r2, [sp, #16]
   64148:	ldr	ip, [sp, #172]	; 0xac
   6414c:	and	r2, r2, r8
   64150:	and	r3, r3, r9
   64154:	eor	r0, r0, r2
   64158:	ldrd	r8, [sp, #16]
   6415c:	eor	r1, r1, r3
   64160:	ldrd	r2, [sp, #88]	; 0x58
   64164:	lsr	ip, ip, #6
   64168:	eor	r2, r2, r8
   6416c:	eor	r3, r3, r9
   64170:	strd	r2, [sp, #64]	; 0x40
   64174:	ldrd	r2, [sp, #88]	; 0x58
   64178:	and	r2, r2, r8
   6417c:	and	r3, r3, r9
   64180:	strd	r2, [sp, #104]	; 0x68
   64184:	lsr	r9, sl, #7
   64188:	ldr	r3, [sp, #168]	; 0xa8
   6418c:	ldr	r8, [sp, #172]	; 0xac
   64190:	str	r9, [sp, #1320]	; 0x528
   64194:	add	r9, sp, #8192	; 0x2000
   64198:	lsr	r3, r3, #6
   6419c:	orr	r8, r3, r8, lsl #26
   641a0:	str	r8, [sp, #1312]	; 0x520
   641a4:	str	ip, [sp, #1316]	; 0x524
   641a8:	ldr	r2, [sp, #184]	; 0xb8
   641ac:	ldr	r8, [sp, #188]	; 0xbc
   641b0:	lsr	r3, r2, #8
   641b4:	mov	ip, r2
   641b8:	orr	r8, r3, r8, lsl #24
   641bc:	lsr	r3, r2, #1
   641c0:	str	r8, [r9, #-1096]	; 0xfffffbb8
   641c4:	ldr	r2, [sp, #188]	; 0xbc
   641c8:	ldr	r8, [sp, #188]	; 0xbc
   641cc:	orr	r2, r3, r2, lsl #31
   641d0:	str	r2, [r9, #-1088]	; 0xfffffbc0
   641d4:	lsr	r3, r8, #8
   641d8:	add	r2, sp, #8192	; 0x2000
   641dc:	orr	ip, r3, ip, lsl #24
   641e0:	lsr	r3, r8, #1
   641e4:	ldr	r8, [sp, #184]	; 0xb8
   641e8:	str	ip, [r9, #-1092]	; 0xfffffbbc
   641ec:	ldr	ip, [sp, #172]	; 0xac
   641f0:	orr	r8, r3, r8, lsl #31
   641f4:	str	r8, [r9, #-1084]	; 0xfffffbc4
   641f8:	ldr	r9, [sp, #168]	; 0xa8
   641fc:	lsl	r3, r9, #3
   64200:	mov	r8, r9
   64204:	orr	ip, r3, ip, lsr #29
   64208:	lsr	r3, r9, #19
   6420c:	ldr	r9, [sp, #172]	; 0xac
   64210:	str	ip, [r2, #-1080]	; 0xfffffbc8
   64214:	ldr	ip, [sp, #1320]	; 0x528
   64218:	orr	r9, r3, r9, lsl #13
   6421c:	str	r9, [r2, #-1072]	; 0xfffffbd0
   64220:	ldr	r2, [sp, #172]	; 0xac
   64224:	add	r9, sp, #8192	; 0x2000
   64228:	orr	ip, ip, fp, lsl #25
   6422c:	str	ip, [sp, #1320]	; 0x528
   64230:	lsr	r3, fp, #7
   64234:	str	r3, [sp, #1324]	; 0x52c
   64238:	lsl	ip, r2, #3
   6423c:	movw	r2, #49671	; 0xc207
   64240:	orr	r8, ip, r8, lsr #29
   64244:	str	r8, [r9, #-1076]	; 0xfffffbcc
   64248:	ldrd	r8, [sp, #176]	; 0xb0
   6424c:	movt	r2, #8640	; 0x21c0
   64250:	ldr	ip, [sp, #8]
   64254:	movw	r3, #47303	; 0xb8c7
   64258:	adds	r2, r2, r8
   6425c:	movt	r3, #53638	; 0xd186
   64260:	adc	r3, r3, r9
   64264:	ldr	r9, [sp, #12]
   64268:	lsr	ip, ip, #6
   6426c:	orr	r9, ip, r9, lsl #26
   64270:	str	r9, [sp, #1328]	; 0x530
   64274:	ldrd	r8, [sp, #40]	; 0x28
   64278:	adds	r2, r2, r8
   6427c:	adc	r3, r3, r9
   64280:	ldr	r9, [sp, #12]
   64284:	lsr	r9, r9, #6
   64288:	str	r9, [sp, #1332]	; 0x534
   6428c:	ldrd	r8, [sp, #48]	; 0x30
   64290:	adds	r2, r2, r8
   64294:	adc	r3, r3, r9
   64298:	adds	r2, r2, r6
   6429c:	adc	r3, r3, r7
   642a0:	adds	r0, r0, r4
   642a4:	adc	r1, r1, r5
   642a8:	ldrd	r4, [sp]
   642ac:	ldr	r6, [sp, #172]	; 0xac
   642b0:	adds	r4, r4, r2
   642b4:	adc	r5, r5, r3
   642b8:	strd	r4, [sp, #96]	; 0x60
   642bc:	ldr	r7, [sp, #96]	; 0x60
   642c0:	adds	r8, r0, r2
   642c4:	ldr	ip, [sp, #100]	; 0x64
   642c8:	add	r0, sp, #8192	; 0x2000
   642cc:	adc	r9, r1, r3
   642d0:	lsr	r6, r6, #19
   642d4:	lsr	r3, r7, #18
   642d8:	str	r6, [sp, #40]	; 0x28
   642dc:	orr	ip, r3, ip, lsl #14
   642e0:	str	ip, [r0, #-1672]	; 0xfffff978
   642e4:	ldr	r1, [sp, #100]	; 0x64
   642e8:	lsr	r2, r7, #14
   642ec:	ldr	ip, [sp, #96]	; 0x60
   642f0:	movw	r4, #60190	; 0xeb1e
   642f4:	movt	r4, #52704	; 0xcde0
   642f8:	movw	r5, #32214	; 0x7dd6
   642fc:	lsr	r3, r1, #18
   64300:	orr	r6, r2, r1, lsl #18
   64304:	orr	ip, r3, ip, lsl #14
   64308:	str	r6, [r0, #-1664]	; 0xfffff980
   6430c:	str	ip, [r0, #-1668]	; 0xfffff97c
   64310:	add	r6, sp, #8192	; 0x2000
   64314:	ldr	r0, [sp, #96]	; 0x60
   64318:	lsr	r2, r1, #14
   6431c:	mov	r7, r1
   64320:	ldr	ip, [sp, #100]	; 0x64
   64324:	movt	r5, #60122	; 0xeada
   64328:	lsl	r3, r0, #23
   6432c:	orr	r1, r2, r0, lsl #18
   64330:	str	r1, [r6, #-1660]	; 0xfffff984
   64334:	orr	r7, r3, r7, lsr #9
   64338:	ldrd	r0, [sp, #72]	; 0x48
   6433c:	lsl	r3, ip, #23
   64340:	ldr	r2, [sp, #96]	; 0x60
   64344:	adds	r0, r0, r4
   64348:	str	r7, [r6, #-1656]	; 0xfffff988
   6434c:	adc	r1, r1, r5
   64350:	add	r5, sp, #6656	; 0x1a00
   64354:	orr	r2, r3, r2, lsr #9
   64358:	str	r2, [r6, #-1652]	; 0xfffff98c
   6435c:	ldrd	r2, [r5, #-136]	; 0xffffff78
   64360:	ldrd	r4, [r5, #-128]	; 0xffffff80
   64364:	ldrd	r6, [sp, #32]
   64368:	eor	r3, r3, r5
   6436c:	add	r5, sp, #6656	; 0x1a00
   64370:	eor	r2, r2, r4
   64374:	adds	r0, r0, r6
   64378:	ldrd	r4, [r5, #-120]	; 0xffffff88
   6437c:	adc	r1, r1, r7
   64380:	ldrd	r6, [sp, #56]	; 0x38
   64384:	eor	r2, r2, r4
   64388:	eor	r3, r3, r5
   6438c:	ldrd	r4, [sp, #96]	; 0x60
   64390:	bic	r4, r6, r4
   64394:	adds	r6, r0, r2
   64398:	bic	r5, r7, r5
   6439c:	adc	r7, r1, r3
   643a0:	ldrd	r0, [sp, #80]	; 0x50
   643a4:	ldrd	r2, [sp, #96]	; 0x60
   643a8:	strd	r6, [sp]
   643ac:	lsl	r6, r8, #30
   643b0:	and	r2, r2, r0
   643b4:	and	r3, r3, r1
   643b8:	ldrd	r0, [sp]
   643bc:	eor	r2, r2, r4
   643c0:	eor	r3, r3, r5
   643c4:	lsr	r4, r8, #28
   643c8:	adds	r0, r0, r2
   643cc:	add	r2, sp, #8192	; 0x2000
   643d0:	adc	r1, r1, r3
   643d4:	strd	r0, [sp]
   643d8:	orr	r1, r6, r9, lsr #2
   643dc:	ldrd	r6, [sp]
   643e0:	str	r1, [r2, #-1648]	; 0xfffff990
   643e4:	orr	r3, r4, r9, lsl #4
   643e8:	ldrd	r0, [sp, #24]
   643ec:	str	r3, [r2, #-1640]	; 0xfffff998
   643f0:	lsr	r2, r9, #28
   643f4:	adds	r6, r6, r0
   643f8:	adc	r7, r7, r1
   643fc:	lsr	r3, r6, #18
   64400:	strd	r6, [sp, #32]
   64404:	add	r6, sp, #8192	; 0x2000
   64408:	orr	r5, r3, r7, lsl #14
   6440c:	ldr	r4, [sp, #32]
   64410:	ldr	r7, [sp, #36]	; 0x24
   64414:	lsl	r1, r9, #30
   64418:	str	r5, [r6, #-1624]	; 0xfffff9a8
   6441c:	ldr	r5, [sp, #32]
   64420:	lsr	r0, r4, #14
   64424:	lsr	r3, r7, #18
   64428:	lsr	r4, r7, #14
   6442c:	orr	ip, r0, r7, lsl #18
   64430:	str	ip, [r6, #-1616]	; 0xfffff9b0
   64434:	orr	r7, r3, r5, lsl #14
   64438:	orr	ip, r4, r5, lsl #18
   6443c:	lsl	r0, r5, #23
   64440:	str	r7, [r6, #-1620]	; 0xfffff9ac
   64444:	str	ip, [r6, #-1612]	; 0xfffff9b4
   64448:	orr	ip, r2, r8, lsl #4
   6444c:	ldr	r5, [sp, #36]	; 0x24
   64450:	lsl	r3, r8, #25
   64454:	ldr	r4, [sp, #36]	; 0x24
   64458:	orr	r7, r1, r8, lsr #2
   6445c:	ldr	r2, [sp, #32]
   64460:	orr	r1, r3, r9, lsr #7
   64464:	str	ip, [r6, #-1636]	; 0xfffff99c
   64468:	add	ip, sp, #8192	; 0x2000
   6446c:	orr	r4, r0, r4, lsr #9
   64470:	lsl	r0, r5, #23
   64474:	add	r5, sp, #6656	; 0x1a00
   64478:	str	r4, [r6, #-1608]	; 0xfffff9b8
   6447c:	str	r1, [r6, #-1632]	; 0xfffff9a0
   64480:	orr	r2, r0, r2, lsr #9
   64484:	str	r7, [r6, #-1644]	; 0xfffff994
   64488:	lsl	r3, r9, #25
   6448c:	str	r2, [r6, #-1604]	; 0xfffff9bc
   64490:	add	r1, sp, #6656	; 0x1a00
   64494:	ldrd	r6, [r5, #-88]	; 0xffffffa8
   64498:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   6449c:	eor	r7, r7, r5
   644a0:	orr	r5, r3, r8, lsr #7
   644a4:	str	r5, [ip, #-1628]	; 0xfffff9a4
   644a8:	add	ip, sp, #6656	; 0x1a00
   644ac:	eor	r6, r6, r4
   644b0:	ldrd	r4, [r1, #-112]	; 0xffffff90
   644b4:	ldrd	r2, [ip, #-72]	; 0xffffffb8
   644b8:	ldrd	r0, [r1, #-104]	; 0xffffff98
   644bc:	eor	r2, r2, r6
   644c0:	eor	r3, r3, r7
   644c4:	ldrd	r6, [sp, #32]
   644c8:	eor	r4, r4, r0
   644cc:	strd	r2, [sp, #48]	; 0x30
   644d0:	eor	r5, r5, r1
   644d4:	ldrd	r2, [sp, #80]	; 0x50
   644d8:	ldrd	r0, [sp, #64]	; 0x40
   644dc:	bic	r6, r2, r6
   644e0:	bic	r7, r3, r7
   644e4:	ldrd	r2, [ip, #-96]	; 0xffffffa0
   644e8:	and	r0, r0, r8
   644ec:	and	r1, r1, r9
   644f0:	eor	r2, r2, r4
   644f4:	eor	r3, r3, r5
   644f8:	strd	r2, [sp, #24]
   644fc:	ldrd	r2, [sp, #104]	; 0x68
   64500:	ldrd	r4, [sp, #96]	; 0x60
   64504:	eor	r0, r0, r2
   64508:	eor	r1, r1, r3
   6450c:	ldrd	r2, [sp, #32]
   64510:	and	r2, r2, r4
   64514:	and	r3, r3, r5
   64518:	eor	r4, r2, r6
   6451c:	eor	r5, r3, r7
   64520:	ldrd	r6, [sp, #24]
   64524:	ldrd	r2, [sp]
   64528:	adds	r0, r0, r6
   6452c:	strd	r4, [sp, #176]	; 0xb0
   64530:	adc	r1, r1, r7
   64534:	ldrd	r6, [sp, #88]	; 0x58
   64538:	adds	r2, r2, r0
   6453c:	ldr	r4, [sp, #168]	; 0xa8
   64540:	adc	r3, r3, r1
   64544:	eor	r7, r7, r9
   64548:	strd	r2, [sp, #24]
   6454c:	and	r7, r7, r3
   64550:	ldr	r3, [sp, #40]	; 0x28
   64554:	lsl	r0, r2, #30
   64558:	ldr	ip, [sp, #28]
   6455c:	eor	r6, r6, r8
   64560:	orr	r3, r3, r4, lsl #13
   64564:	add	r4, sp, #8192	; 0x2000
   64568:	ldr	r5, [sp, #24]
   6456c:	and	r6, r6, r2
   64570:	str	r3, [r4, #-1068]	; 0xfffffbd4
   64574:	orr	ip, r0, ip, lsr #2
   64578:	str	ip, [r4, #-1600]	; 0xfffff9c0
   6457c:	ldr	r0, [sp, #28]
   64580:	lsr	r1, r5, #28
   64584:	orr	r2, r1, r0, lsl #4
   64588:	lsl	ip, r0, #30
   6458c:	str	r2, [r4, #-1592]	; 0xfffff9c8
   64590:	lsr	r0, r0, #28
   64594:	add	r2, sp, #8192	; 0x2000
   64598:	mov	r4, r5
   6459c:	orr	r3, r0, r4, lsl #4
   645a0:	ldr	r4, [sp, #28]
   645a4:	str	r3, [r2, #-1588]	; 0xfffff9cc
   645a8:	add	r3, sp, #6656	; 0x1a00
   645ac:	lsl	r1, r5, #25
   645b0:	orr	r5, ip, r5, lsr #2
   645b4:	orr	r4, r1, r4, lsr #7
   645b8:	str	r5, [r2, #-1596]	; 0xfffff9c4
   645bc:	str	r4, [r2, #-1584]	; 0xfffff9d0
   645c0:	add	r4, sp, #8192	; 0x2000
   645c4:	ldrd	r0, [r3, #-64]	; 0xffffffc0
   645c8:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   645cc:	ldr	r5, [sp, #28]
   645d0:	eor	r1, r1, r3
   645d4:	ldr	r3, [sp, #24]
   645d8:	eor	r0, r0, r2
   645dc:	lsl	ip, r5, #25
   645e0:	orr	r3, ip, r3, lsr #7
   645e4:	str	r3, [r4, #-1580]	; 0xfffff9d4
   645e8:	add	r3, sp, #6656	; 0x1a00
   645ec:	ldrd	r4, [sp, #88]	; 0x58
   645f0:	add	ip, sp, #1536	; 0x600
   645f4:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   645f8:	and	r4, r4, r8
   645fc:	eor	r4, r4, r6
   64600:	and	r5, r5, r9
   64604:	eor	r0, r0, r2
   64608:	eor	r5, r5, r7
   6460c:	adds	r0, r0, r4
   64610:	eor	r1, r1, r3
   64614:	adc	r1, r1, r5
   64618:	add	r3, sp, #7168	; 0x1c00
   6461c:	ldrd	r4, [sp, #24]
   64620:	ldrd	r6, [sp, #24]
   64624:	eor	r4, r4, r8
   64628:	eor	r5, r5, r9
   6462c:	strd	r4, [sp]
   64630:	and	r6, r6, r8
   64634:	ldrd	r4, [r3, #-72]	; 0xffffffb8
   64638:	and	r7, r7, r9
   6463c:	ldrd	r2, [r3, #-64]	; 0xffffffc0
   64640:	strd	r6, [sp, #72]	; 0x48
   64644:	eor	r5, r5, r3
   64648:	ldrd	r6, [ip, #-232]	; 0xffffff18
   6464c:	add	r3, sp, #7168	; 0x1c00
   64650:	eor	r4, r4, r2
   64654:	eor	r6, r6, r4
   64658:	eor	r7, r7, r5
   6465c:	ldrd	r4, [r3, #-56]	; 0xffffffc8
   64660:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   64664:	strd	r6, [sp, #40]	; 0x28
   64668:	ldrd	r6, [ip, #-224]	; 0xffffff20
   6466c:	lsr	ip, sl, #8
   64670:	eor	r4, r4, r2
   64674:	orr	r2, ip, fp, lsl #24
   64678:	lsr	ip, sl, #1
   6467c:	eor	r5, r5, r3
   64680:	eor	r6, r6, r4
   64684:	orr	r4, ip, fp, lsl #31
   64688:	lsr	ip, fp, #8
   6468c:	add	r3, sp, #8192	; 0x2000
   64690:	eor	r7, r7, r5
   64694:	orr	r5, ip, sl, lsl #24
   64698:	strd	r6, [sp, #64]	; 0x40
   6469c:	lsr	ip, fp, #1
   646a0:	ldr	r7, [sp, #8]
   646a4:	orr	r6, ip, sl, lsl #31
   646a8:	ldr	sl, [sp, #12]
   646ac:	str	r2, [r3, #-1016]	; 0xfffffc08
   646b0:	ldr	r2, [sp, #12]
   646b4:	lsl	ip, r7, #3
   646b8:	str	r5, [r3, #-1012]	; 0xfffffc0c
   646bc:	orr	sl, ip, sl, lsr #29
   646c0:	add	r5, sp, #7168	; 0x1c00
   646c4:	lsr	ip, r7, #19
   646c8:	orr	r2, ip, r2, lsl #13
   646cc:	add	ip, sp, #1536	; 0x600
   646d0:	str	r4, [r3, #-1008]	; 0xfffffc10
   646d4:	str	r6, [r3, #-1004]	; 0xfffffc14
   646d8:	str	sl, [r3, #-1000]	; 0xfffffc18
   646dc:	str	r2, [r3, #-992]	; 0xfffffc20
   646e0:	ldrd	sl, [r5, #8]
   646e4:	ldrd	r4, [r5, #16]
   646e8:	ldrd	r6, [ip, #-216]	; 0xffffff28
   646ec:	ldr	r2, [sp, #12]
   646f0:	eor	sl, sl, r4
   646f4:	eor	fp, fp, r5
   646f8:	ldr	r4, [sp, #8]
   646fc:	eor	r6, r6, sl
   64700:	eor	r7, r7, fp
   64704:	strd	r6, [sp, #104]	; 0x68
   64708:	lsl	ip, r2, #3
   6470c:	ldr	r6, [sp, #8]
   64710:	orr	r4, ip, r4, lsr #29
   64714:	ldrd	sl, [sp, #192]	; 0xc0
   64718:	lsr	ip, r2, #19
   6471c:	ldr	r7, [sp, #280]	; 0x118
   64720:	movw	r5, #20351	; 0x4f7f
   64724:	str	r4, [r3, #-996]	; 0xfffffc1c
   64728:	orr	r6, ip, r6, lsl #13
   6472c:	movw	r4, #53624	; 0xd178
   64730:	str	r6, [r3, #-988]	; 0xfffffc24
   64734:	movt	r4, #61038	; 0xee6e
   64738:	ldrd	r2, [sp, #56]	; 0x38
   6473c:	adds	r4, r4, sl
   64740:	add	r7, r7, #128	; 0x80
   64744:	movt	r5, #62845	; 0xf57d
   64748:	str	r7, [sp, #280]	; 0x118
   6474c:	ldrd	r6, [sp, #48]	; 0x30
   64750:	adc	r5, r5, fp
   64754:	adds	r4, r4, r2
   64758:	ldrd	sl, [sp, #176]	; 0xb0
   6475c:	adc	r5, r5, r3
   64760:	adds	r4, r4, r6
   64764:	adc	r5, r5, r7
   64768:	ldrd	r6, [sp, #16]
   6476c:	adds	r4, r4, sl
   64770:	movw	r2, #28602	; 0x6fba
   64774:	adc	r5, r5, fp
   64778:	adds	r6, r6, r4
   6477c:	adc	r7, r7, r5
   64780:	adds	sl, r0, r4
   64784:	adc	fp, r1, r5
   64788:	ldrd	r4, [sp, #96]	; 0x60
   6478c:	strd	r6, [sp, #56]	; 0x38
   64790:	movt	r2, #29207	; 0x7217
   64794:	bic	r7, r5, r7
   64798:	ldr	r5, [sp, #56]	; 0x38
   6479c:	ldrd	r0, [sp, #200]	; 0xc8
   647a0:	bic	r6, r4, r6
   647a4:	strd	r6, [sp, #16]
   647a8:	add	r7, sp, #8192	; 0x2000
   647ac:	ldr	r6, [sp, #60]	; 0x3c
   647b0:	adds	r2, r2, r0
   647b4:	lsr	r0, r5, #18
   647b8:	movw	r3, #26538	; 0x67aa
   647bc:	movt	r3, #1776	; 0x6f0
   647c0:	orr	r6, r0, r6, lsl #14
   647c4:	ldr	r0, [sp, #60]	; 0x3c
   647c8:	str	r6, [r7, #-1576]	; 0xfffff9d8
   647cc:	adc	r3, r3, r1
   647d0:	ldr	r6, [sp, #56]	; 0x38
   647d4:	lsr	r1, r5, #14
   647d8:	orr	r4, r1, r0, lsl #18
   647dc:	lsr	ip, r0, #18
   647e0:	lsr	r0, r0, #14
   647e4:	str	r4, [r7, #-1568]	; 0xfffff9e0
   647e8:	orr	r5, r0, r6, lsl #18
   647ec:	orr	r4, ip, r6, lsl #14
   647f0:	lsl	r1, r6, #23
   647f4:	ldr	r6, [sp, #60]	; 0x3c
   647f8:	str	r4, [r7, #-1572]	; 0xfffff9dc
   647fc:	add	ip, sp, #8192	; 0x2000
   64800:	str	r5, [r7, #-1564]	; 0xfffff9e4
   64804:	add	r5, sp, #6656	; 0x1a00
   64808:	orr	r6, r1, r6, lsr #9
   6480c:	str	r6, [r7, #-1560]	; 0xfffff9e8
   64810:	ldr	r7, [sp, #60]	; 0x3c
   64814:	lsl	r1, r7, #23
   64818:	ldrd	r6, [r5, #-40]	; 0xffffffd8
   6481c:	ldrd	r4, [r5, #-32]	; 0xffffffe0
   64820:	eor	r7, r7, r5
   64824:	ldr	r5, [sp, #56]	; 0x38
   64828:	eor	r6, r6, r4
   6482c:	orr	r5, r1, r5, lsr #9
   64830:	str	r5, [ip, #-1556]	; 0xfffff9ec
   64834:	add	r5, sp, #6656	; 0x1a00
   64838:	ldrd	r0, [sp, #80]	; 0x50
   6483c:	ldrd	r4, [r5, #-24]	; 0xffffffe8
   64840:	adds	r2, r2, r0
   64844:	adc	r3, r3, r1
   64848:	ldrd	r0, [sp, #32]
   6484c:	eor	r6, r6, r4
   64850:	eor	r7, r7, r5
   64854:	adds	r6, r6, r2
   64858:	ldrd	r4, [sp, #56]	; 0x38
   6485c:	adc	r7, r7, r3
   64860:	ldrd	r2, [sp, #16]
   64864:	and	r4, r4, r0
   64868:	and	r5, r5, r1
   6486c:	eor	r4, r4, r2
   64870:	eor	r5, r5, r3
   64874:	adds	r0, r6, r4
   64878:	lsl	r2, sl, #30
   6487c:	adc	r1, r7, r5
   64880:	ldrd	r4, [sp, #88]	; 0x58
   64884:	strd	r0, [sp, #16]
   64888:	lsr	r3, sl, #28
   6488c:	adds	r0, r0, r4
   64890:	orr	r6, r3, fp, lsl #4
   64894:	adc	r1, r1, r5
   64898:	strd	r0, [sp, #80]	; 0x50
   6489c:	orr	r5, r2, fp, lsr #2
   648a0:	ldr	r3, [sp, #80]	; 0x50
   648a4:	str	r5, [ip, #-1552]	; 0xfffff9f0
   648a8:	lsl	ip, fp, #30
   648ac:	orr	r4, ip, sl, lsr #2
   648b0:	ldr	ip, [sp, #84]	; 0x54
   648b4:	add	r7, sp, #8192	; 0x2000
   648b8:	lsr	r2, r3, #18
   648bc:	lsl	r1, sl, #25
   648c0:	lsr	r0, fp, #28
   648c4:	orr	ip, r2, ip, lsl #14
   648c8:	ldr	r2, [sp, #84]	; 0x54
   648cc:	str	r6, [r7, #-1544]	; 0xfffff9f8
   648d0:	orr	r6, r1, fp, lsr #7
   648d4:	str	r6, [r7, #-1536]	; 0xfffffa00
   648d8:	lsr	r3, r3, #14
   648dc:	ldr	r6, [sp, #80]	; 0x50
   648e0:	orr	r5, r0, sl, lsl #4
   648e4:	str	r4, [r7, #-1548]	; 0xfffff9f4
   648e8:	lsl	r0, fp, #25
   648ec:	orr	r4, r3, r2, lsl #18
   648f0:	lsr	r1, r2, #18
   648f4:	lsr	r2, r2, #14
   648f8:	str	ip, [r7, #-1528]	; 0xfffffa08
   648fc:	orr	ip, r0, sl, lsr #7
   64900:	orr	r0, r1, r6, lsl #14
   64904:	orr	r1, r2, r6, lsl #18
   64908:	ldr	r2, [sp, #84]	; 0x54
   6490c:	lsl	r3, r6, #23
   64910:	ldr	r6, [sp, #84]	; 0x54
   64914:	str	ip, [r7, #-1532]	; 0xfffffa04
   64918:	ldr	ip, [sp, #80]	; 0x50
   6491c:	orr	r2, r3, r2, lsr #9
   64920:	str	r2, [r7, #-1512]	; 0xfffffa18
   64924:	add	r2, sp, #8192	; 0x2000
   64928:	str	r4, [r7, #-1520]	; 0xfffffa10
   6492c:	lsl	r3, r6, #23
   64930:	str	r0, [r7, #-1524]	; 0xfffffa0c
   64934:	orr	ip, r3, ip, lsr #9
   64938:	str	r1, [r7, #-1516]	; 0xfffffa14
   6493c:	movw	r4, #39078	; 0x98a6
   64940:	str	r5, [r7, #-1540]	; 0xfffff9fc
   64944:	add	r7, sp, #6656	; 0x1a00
   64948:	str	ip, [r2, #-1508]	; 0xfffffa1c
   6494c:	add	ip, sp, #6656	; 0x1a00
   64950:	ldrd	r0, [r7, #-16]
   64954:	movt	r4, #41672	; 0xa2c8
   64958:	ldrd	r6, [r7, #-8]
   6495c:	movw	r5, #32197	; 0x7dc5
   64960:	ldrd	r2, [ip]
   64964:	movt	r5, #2659	; 0xa63
   64968:	eor	r0, r0, r6
   6496c:	eor	r1, r1, r7
   64970:	eor	r2, r2, r0
   64974:	ldrd	r6, [sp]
   64978:	eor	r3, r3, r1
   6497c:	strd	r2, [sp]
   64980:	ldrd	r2, [sp, #208]	; 0xd0
   64984:	and	r6, r6, sl
   64988:	ldrd	r0, [sp, #72]	; 0x48
   6498c:	and	r7, r7, fp
   64990:	adds	r2, r2, r4
   64994:	adc	r3, r3, r5
   64998:	eor	r6, r6, r0
   6499c:	ldrd	r4, [ip, #8]
   649a0:	eor	r7, r7, r1
   649a4:	ldrd	r0, [ip, #16]
   649a8:	eor	r4, r4, r0
   649ac:	eor	r5, r5, r1
   649b0:	ldrd	r0, [sp]
   649b4:	adds	r0, r0, r6
   649b8:	adc	r1, r1, r7
   649bc:	strd	r0, [sp]
   649c0:	ldrd	r6, [sp, #96]	; 0x60
   649c4:	ldrd	r0, [ip, #24]
   649c8:	adds	r6, r6, r2
   649cc:	adc	r7, r7, r3
   649d0:	eor	r0, r0, r4
   649d4:	strd	r6, [sp, #96]	; 0x60
   649d8:	eor	r1, r1, r5
   649dc:	ldrd	r6, [sp, #56]	; 0x38
   649e0:	ldrd	r4, [sp, #32]
   649e4:	strd	r0, [sp, #48]	; 0x30
   649e8:	ldrd	r2, [sp, #80]	; 0x50
   649ec:	ldrd	r0, [sp, #80]	; 0x50
   649f0:	and	r2, r2, r6
   649f4:	and	r3, r3, r7
   649f8:	bic	r0, r4, r0
   649fc:	ldrd	r6, [sp]
   64a00:	bic	r1, r5, r1
   64a04:	ldrd	r4, [sp, #16]
   64a08:	eor	r2, r2, r0
   64a0c:	eor	r3, r3, r1
   64a10:	adds	r4, r4, r6
   64a14:	adc	r5, r5, r7
   64a18:	ldrd	r6, [sp, #96]	; 0x60
   64a1c:	strd	r4, [sp, #88]	; 0x58
   64a20:	ldrd	r4, [sp, #48]	; 0x30
   64a24:	adds	r4, r4, r6
   64a28:	adc	r5, r5, r7
   64a2c:	adds	r0, r4, r2
   64a30:	adc	r1, r5, r3
   64a34:	strd	r0, [sp, #16]
   64a38:	ldrd	r4, [sp, #16]
   64a3c:	ldr	r1, [sp, #88]	; 0x58
   64a40:	adds	r4, r4, r8
   64a44:	add	r8, sp, #8192	; 0x2000
   64a48:	adc	r5, r5, r9
   64a4c:	ldr	r9, [sp, #92]	; 0x5c
   64a50:	strd	r4, [sp, #96]	; 0x60
   64a54:	lsr	r3, r1, #28
   64a58:	ldr	r4, [sp, #88]	; 0x58
   64a5c:	lsl	r2, r1, #30
   64a60:	ldr	r5, [sp, #92]	; 0x5c
   64a64:	orr	ip, r3, r9, lsl #4
   64a68:	mov	r0, r9
   64a6c:	str	ip, [r8, #-1496]	; 0xfffffa28
   64a70:	lsl	r3, r4, #25
   64a74:	lsl	r1, r9, #30
   64a78:	orr	ip, r3, r0, lsr #7
   64a7c:	ldr	r3, [sp, #96]	; 0x60
   64a80:	orr	r5, r2, r5, lsr #2
   64a84:	str	r5, [r8, #-1504]	; 0xfffffa20
   64a88:	orr	r5, r1, r4, lsr #2
   64a8c:	str	r5, [r8, #-1500]	; 0xfffffa24
   64a90:	ldr	r5, [sp, #100]	; 0x64
   64a94:	lsr	r2, r9, #28
   64a98:	orr	r9, r2, r4, lsl #4
   64a9c:	lsl	r1, r0, #25
   64aa0:	lsr	r2, r3, #18
   64aa4:	str	r9, [r8, #-1492]	; 0xfffffa2c
   64aa8:	str	ip, [r8, #-1488]	; 0xfffffa30
   64aac:	orr	r4, r1, r4, lsr #7
   64ab0:	orr	r5, r2, r5, lsl #14
   64ab4:	str	r4, [r8, #-1484]	; 0xfffffa34
   64ab8:	str	r5, [r8, #-1480]	; 0xfffffa38
   64abc:	add	r0, sp, #8192	; 0x2000
   64ac0:	ldr	r8, [sp, #100]	; 0x64
   64ac4:	lsr	r3, r3, #14
   64ac8:	ldrd	r6, [sp, #24]
   64acc:	add	r5, sp, #6656	; 0x1a00
   64ad0:	ldr	r2, [sp, #96]	; 0x60
   64ad4:	orr	ip, r3, r8, lsl #18
   64ad8:	str	ip, [r0, #-1472]	; 0xfffffa40
   64adc:	ldrd	r0, [sp, #88]	; 0x58
   64ae0:	eor	r7, r7, fp
   64ae4:	eor	r6, r6, sl
   64ae8:	lsl	ip, r2, #23
   64aec:	and	r7, r7, r1
   64af0:	ldr	r1, [sp, #96]	; 0x60
   64af4:	ldrd	r2, [r5, #32]
   64af8:	and	r6, r6, r0
   64afc:	ldrd	r4, [r5, #40]	; 0x28
   64b00:	add	r0, sp, #8192	; 0x2000
   64b04:	lsr	r9, r8, #18
   64b08:	lsr	r8, r8, #14
   64b0c:	orr	r1, r9, r1, lsl #14
   64b10:	eor	r2, r2, r4
   64b14:	eor	r3, r3, r5
   64b18:	ldrd	r4, [sp, #24]
   64b1c:	str	r1, [r0, #-1476]	; 0xfffffa3c
   64b20:	ldr	r1, [sp, #96]	; 0x60
   64b24:	and	r4, r4, sl
   64b28:	ldr	r9, [sp, #100]	; 0x64
   64b2c:	eor	r4, r4, r6
   64b30:	and	r5, r5, fp
   64b34:	ldr	r6, [sp, #96]	; 0x60
   64b38:	orr	r1, r8, r1, lsl #18
   64b3c:	ldr	r8, [sp, #100]	; 0x64
   64b40:	str	r1, [r0, #-1468]	; 0xfffffa44
   64b44:	add	r1, sp, #6656	; 0x1a00
   64b48:	eor	r5, r5, r7
   64b4c:	add	r7, sp, #8192	; 0x2000
   64b50:	orr	r8, ip, r8, lsr #9
   64b54:	str	r8, [r0, #-1464]	; 0xfffffa48
   64b58:	ldrd	r0, [r1, #48]	; 0x30
   64b5c:	lsl	ip, r9, #23
   64b60:	ldrd	r8, [sp, #120]	; 0x78
   64b64:	orr	r6, ip, r6, lsr #9
   64b68:	eor	r2, r2, r0
   64b6c:	str	r6, [r7, #-1460]	; 0xfffffa4c
   64b70:	adds	r2, r2, r4
   64b74:	ldrd	r6, [sp, #16]
   64b78:	eor	r3, r3, r1
   64b7c:	movw	r0, #3502	; 0xdae
   64b80:	movt	r0, #48889	; 0xbef9
   64b84:	adc	r3, r3, r5
   64b88:	movw	r1, #38916	; 0x9804
   64b8c:	adds	r0, r0, r8
   64b90:	movt	r1, #4415	; 0x113f
   64b94:	add	r5, sp, #6656	; 0x1a00
   64b98:	adc	r1, r1, r9
   64b9c:	adds	r6, r6, r2
   64ba0:	adc	r7, r7, r3
   64ba4:	add	r3, sp, #6656	; 0x1a00
   64ba8:	ldrd	r8, [r5, #56]	; 0x38
   64bac:	ldrd	r4, [r5, #64]	; 0x40
   64bb0:	ldrd	r2, [r3, #72]	; 0x48
   64bb4:	eor	r8, r8, r4
   64bb8:	eor	r9, r9, r5
   64bbc:	ldrd	r4, [sp, #32]
   64bc0:	eor	r8, r8, r2
   64bc4:	strd	r6, [sp, #16]
   64bc8:	eor	r9, r9, r3
   64bcc:	ldrd	r6, [sp, #96]	; 0x60
   64bd0:	adds	r0, r0, r4
   64bd4:	ldrd	r2, [sp, #56]	; 0x38
   64bd8:	adc	r1, r1, r5
   64bdc:	ldrd	r4, [sp, #96]	; 0x60
   64be0:	adds	r8, r8, r0
   64be4:	bic	r6, r2, r6
   64be8:	bic	r7, r3, r7
   64bec:	ldrd	r2, [sp, #80]	; 0x50
   64bf0:	adc	r9, r9, r1
   64bf4:	ldrd	r0, [sp, #24]
   64bf8:	and	r4, r4, r2
   64bfc:	and	r5, r5, r3
   64c00:	eor	r4, r4, r6
   64c04:	eor	r5, r5, r7
   64c08:	adds	r6, r8, r4
   64c0c:	movw	r4, #18203	; 0x471b
   64c10:	adc	r7, r9, r5
   64c14:	strd	r6, [sp, #120]	; 0x78
   64c18:	ldrd	r8, [sp, #120]	; 0x78
   64c1c:	movt	r4, #4892	; 0x131c
   64c20:	ldr	r7, [sp, #16]
   64c24:	movw	r5, #2869	; 0xb35
   64c28:	adds	r8, r8, r0
   64c2c:	ldr	r6, [sp, #20]
   64c30:	adc	r9, r9, r1
   64c34:	strd	r8, [sp, #32]
   64c38:	lsr	r1, r8, #18
   64c3c:	ldr	r8, [sp, #32]
   64c40:	ldr	ip, [sp, #36]	; 0x24
   64c44:	lsl	r2, r7, #30
   64c48:	lsr	r3, r7, #28
   64c4c:	add	r7, sp, #8192	; 0x2000
   64c50:	orr	r6, r2, r6, lsr #2
   64c54:	lsr	r2, r8, #14
   64c58:	orr	r0, r2, ip, lsl #18
   64c5c:	str	r6, [r7, #-1456]	; 0xfffffa50
   64c60:	orr	r9, r1, r9, lsl #14
   64c64:	str	r0, [r7, #-1424]	; 0xfffffa70
   64c68:	str	r9, [r7, #-1432]	; 0xfffffa68
   64c6c:	add	r9, sp, #8192	; 0x2000
   64c70:	ldr	r7, [sp, #20]
   64c74:	lsl	r0, r8, #23
   64c78:	lsr	r6, ip, #18
   64c7c:	lsr	ip, ip, #14
   64c80:	movt	r5, #7025	; 0x1b71
   64c84:	orr	r8, r3, r7, lsl #4
   64c88:	str	r8, [r9, #-1448]	; 0xfffffa58
   64c8c:	ldr	r8, [sp, #32]
   64c90:	lsl	r1, r7, #30
   64c94:	lsr	r2, r7, #28
   64c98:	ldr	r7, [sp, #16]
   64c9c:	orr	r8, r6, r8, lsl #14
   64ca0:	str	r8, [r9, #-1428]	; 0xfffffa6c
   64ca4:	ldr	r6, [sp, #32]
   64ca8:	lsl	r3, r7, #25
   64cac:	ldr	r8, [sp, #36]	; 0x24
   64cb0:	ldr	r7, [sp, #36]	; 0x24
   64cb4:	orr	r6, ip, r6, lsl #18
   64cb8:	ldr	ip, [sp, #16]
   64cbc:	str	r6, [r9, #-1420]	; 0xfffffa74
   64cc0:	ldr	r6, [sp, #32]
   64cc4:	orr	r7, r0, r7, lsr #9
   64cc8:	orr	ip, r1, ip, lsr #2
   64ccc:	ldr	r1, [sp, #16]
   64cd0:	lsl	r0, r8, #23
   64cd4:	str	r7, [r9, #-1416]	; 0xfffffa78
   64cd8:	str	ip, [r9, #-1452]	; 0xfffffa54
   64cdc:	orr	r6, r0, r6, lsr #9
   64ce0:	orr	r1, r2, r1, lsl #4
   64ce4:	ldr	r2, [sp, #20]
   64ce8:	str	r1, [r9, #-1444]	; 0xfffffa5c
   64cec:	add	ip, sp, #8192	; 0x2000
   64cf0:	str	r6, [r9, #-1412]	; 0xfffffa7c
   64cf4:	orr	r2, r3, r2, lsr #7
   64cf8:	str	r2, [r9, #-1440]	; 0xfffffa60
   64cfc:	ldrd	r8, [sp, #128]	; 0x80
   64d00:	ldr	r3, [sp, #20]
   64d04:	adds	r4, r4, r8
   64d08:	ldrd	r6, [sp, #88]	; 0x58
   64d0c:	adc	r5, r5, r9
   64d10:	add	r9, sp, #6656	; 0x1a00
   64d14:	lsl	r1, r3, #25
   64d18:	eor	r6, r6, sl
   64d1c:	ldrd	r2, [r9, #104]	; 0x68
   64d20:	eor	r7, r7, fp
   64d24:	ldrd	r8, [r9, #112]	; 0x70
   64d28:	eor	r3, r3, r9
   64d2c:	ldr	r9, [sp, #16]
   64d30:	eor	r2, r2, r8
   64d34:	orr	r9, r1, r9, lsr #7
   64d38:	add	r1, sp, #6656	; 0x1a00
   64d3c:	str	r9, [ip, #-1436]	; 0xfffffa64
   64d40:	add	ip, sp, #6656	; 0x1a00
   64d44:	ldrd	r8, [r1, #80]	; 0x50
   64d48:	ldrd	r0, [r1, #88]	; 0x58
   64d4c:	eor	r8, r8, r0
   64d50:	eor	r9, r9, r1
   64d54:	ldrd	r0, [sp, #16]
   64d58:	and	r0, r0, r6
   64d5c:	and	r1, r1, r7
   64d60:	ldrd	r6, [sp, #56]	; 0x38
   64d64:	strd	r0, [sp, #24]
   64d68:	adds	r6, r6, r4
   64d6c:	ldrd	r0, [sp, #88]	; 0x58
   64d70:	adc	r7, r7, r5
   64d74:	strd	r6, [sp, #56]	; 0x38
   64d78:	add	r6, sp, #6656	; 0x1a00
   64d7c:	and	r0, r0, sl
   64d80:	and	r1, r1, fp
   64d84:	ldrd	r4, [r6, #120]	; 0x78
   64d88:	ldrd	r6, [sp, #32]
   64d8c:	eor	r4, r4, r2
   64d90:	eor	r5, r5, r3
   64d94:	ldrd	r2, [sp, #80]	; 0x50
   64d98:	strd	r4, [sp, #48]	; 0x30
   64d9c:	bic	r6, r2, r6
   64da0:	bic	r7, r3, r7
   64da4:	ldrd	r4, [sp, #32]
   64da8:	ldrd	r2, [sp, #96]	; 0x60
   64dac:	and	r4, r4, r2
   64db0:	and	r5, r5, r3
   64db4:	ldrd	r2, [ip, #96]	; 0x60
   64db8:	eor	r4, r4, r6
   64dbc:	eor	r5, r5, r7
   64dc0:	add	ip, sp, #8192	; 0x2000
   64dc4:	eor	r2, r2, r8
   64dc8:	eor	r3, r3, r9
   64dcc:	strd	r2, [sp]
   64dd0:	ldrd	r2, [sp, #24]
   64dd4:	ldrd	r8, [sp, #56]	; 0x38
   64dd8:	eor	r0, r0, r2
   64ddc:	eor	r1, r1, r3
   64de0:	ldrd	r2, [sp, #48]	; 0x30
   64de4:	ldrd	r6, [sp]
   64de8:	adds	r2, r2, r8
   64dec:	adc	r3, r3, r9
   64df0:	adds	r0, r0, r6
   64df4:	adc	r1, r1, r7
   64df8:	ldrd	r6, [sp, #120]	; 0x78
   64dfc:	adds	r8, r2, r4
   64e00:	adc	r9, r3, r5
   64e04:	adds	r6, r6, r0
   64e08:	adc	r7, r7, r1
   64e0c:	strd	r8, [sp, #24]
   64e10:	adds	r8, r8, sl
   64e14:	lsl	r0, r6, #30
   64e18:	adc	r9, r9, fp
   64e1c:	strd	r8, [sp, #56]	; 0x38
   64e20:	ldr	sl, [sp, #56]	; 0x38
   64e24:	orr	fp, r0, r7, lsr #2
   64e28:	ldr	r5, [sp, #60]	; 0x3c
   64e2c:	lsr	r3, r6, #28
   64e30:	str	fp, [ip, #-1408]	; 0xfffffa80
   64e34:	lsl	r4, r7, #30
   64e38:	ldr	fp, [sp, #60]	; 0x3c
   64e3c:	lsr	r1, sl, #18
   64e40:	lsr	r2, sl, #14
   64e44:	add	sl, sp, #8192	; 0x2000
   64e48:	orr	r0, r3, r7, lsl #4
   64e4c:	orr	r5, r1, r5, lsl #14
   64e50:	str	r0, [ip, #-1400]	; 0xfffffa88
   64e54:	orr	r1, r2, fp, lsl #18
   64e58:	lsr	r0, fp, #18
   64e5c:	str	r1, [sl, #-1376]	; 0xfffffaa0
   64e60:	lsr	r1, fp, #14
   64e64:	orr	fp, r4, r6, lsr #2
   64e68:	str	fp, [sl, #-1404]	; 0xfffffa84
   64e6c:	lsr	ip, r7, #28
   64e70:	ldr	fp, [sp, #56]	; 0x38
   64e74:	orr	r4, ip, r6, lsl #4
   64e78:	str	r5, [sl, #-1384]	; 0xfffffa98
   64e7c:	lsl	r3, r6, #25
   64e80:	ldr	r5, [sp, #56]	; 0x38
   64e84:	movw	r8, #32132	; 0x7d84
   64e88:	orr	fp, r0, fp, lsl #14
   64e8c:	ldr	ip, [sp, #56]	; 0x38
   64e90:	ldr	r0, [sp, #60]	; 0x3c
   64e94:	movt	r8, #8964	; 0x2304
   64e98:	lsl	r2, r5, #23
   64e9c:	str	r4, [sl, #-1396]	; 0xfffffa8c
   64ea0:	orr	r5, r3, r7, lsr #7
   64ea4:	orr	ip, r1, ip, lsl #18
   64ea8:	str	r5, [sl, #-1392]	; 0xfffffa90
   64eac:	orr	r0, r2, r0, lsr #9
   64eb0:	str	ip, [sl, #-1372]	; 0xfffffaa4
   64eb4:	lsl	r3, r7, #25
   64eb8:	str	r0, [sl, #-1368]	; 0xfffffaa8
   64ebc:	add	ip, sp, #8192	; 0x2000
   64ec0:	ldr	r1, [sp, #60]	; 0x3c
   64ec4:	movw	r9, #30709	; 0x77f5
   64ec8:	ldrd	r4, [sp, #16]
   64ecc:	movt	r9, #10459	; 0x28db
   64ed0:	str	fp, [sl, #-1380]	; 0xfffffa9c
   64ed4:	ldrd	sl, [sp, #88]	; 0x58
   64ed8:	lsl	r2, r1, #23
   64edc:	ldr	r0, [sp, #56]	; 0x38
   64ee0:	eor	r5, r5, fp
   64ee4:	orr	fp, r3, r6, lsr #7
   64ee8:	add	r3, sp, #6656	; 0x1a00
   64eec:	str	fp, [ip, #-1388]	; 0xfffffa94
   64ef0:	orr	r0, r2, r0, lsr #9
   64ef4:	eor	r4, r4, sl
   64ef8:	ldrd	sl, [r3, #128]	; 0x80
   64efc:	and	r4, r4, r6
   64f00:	ldrd	r2, [r3, #136]	; 0x88
   64f04:	and	r5, r5, r7
   64f08:	str	r0, [ip, #-1364]	; 0xfffffaac
   64f0c:	add	ip, sp, #6656	; 0x1a00
   64f10:	eor	sl, sl, r2
   64f14:	eor	fp, fp, r3
   64f18:	ldrd	r0, [sp, #16]
   64f1c:	ldrd	r2, [sp, #88]	; 0x58
   64f20:	and	r0, r0, r2
   64f24:	and	r1, r1, r3
   64f28:	ldrd	r2, [sp, #136]	; 0x88
   64f2c:	adds	r2, r2, r8
   64f30:	adc	r3, r3, r9
   64f34:	add	r9, sp, #6656	; 0x1a00
   64f38:	strd	r2, [sp, #48]	; 0x30
   64f3c:	ldrd	r2, [r9, #152]	; 0x98
   64f40:	ldrd	r8, [r9, #160]	; 0xa0
   64f44:	eor	r2, r2, r8
   64f48:	eor	r3, r3, r9
   64f4c:	ldrd	r8, [ip, #144]	; 0x90
   64f50:	eor	r8, r8, sl
   64f54:	eor	r9, r9, fp
   64f58:	ldrd	sl, [sp, #48]	; 0x30
   64f5c:	strd	r8, [sp, #120]	; 0x78
   64f60:	eor	r8, r0, r4
   64f64:	eor	r9, r1, r5
   64f68:	ldrd	r0, [sp, #80]	; 0x50
   64f6c:	ldrd	r4, [ip, #168]	; 0xa8
   64f70:	adds	sl, sl, r0
   64f74:	strd	r8, [sp]
   64f78:	adc	fp, fp, r1
   64f7c:	ldrd	r8, [sp, #96]	; 0x60
   64f80:	ldrd	r0, [sp, #32]
   64f84:	eor	r2, r2, r4
   64f88:	strd	sl, [sp, #48]	; 0x30
   64f8c:	eor	r3, r3, r5
   64f90:	ldrd	sl, [sp, #56]	; 0x38
   64f94:	ldrd	r4, [sp, #56]	; 0x38
   64f98:	and	sl, sl, r0
   64f9c:	and	fp, fp, r1
   64fa0:	bic	r4, r8, r4
   64fa4:	ldrd	r0, [sp]
   64fa8:	bic	r5, r9, r5
   64fac:	ldrd	r8, [sp, #120]	; 0x78
   64fb0:	eor	r4, r4, sl
   64fb4:	eor	r5, r5, fp
   64fb8:	adds	r0, r0, r8
   64fbc:	ldrd	sl, [sp, #24]
   64fc0:	adc	r1, r1, r9
   64fc4:	ldrd	r8, [sp, #48]	; 0x30
   64fc8:	adds	r2, r2, r8
   64fcc:	add	r8, sp, #8192	; 0x2000
   64fd0:	adc	r3, r3, r9
   64fd4:	adds	sl, sl, r0
   64fd8:	adc	fp, fp, r1
   64fdc:	adds	r0, r2, r4
   64fe0:	adc	r1, r3, r5
   64fe4:	ldrd	r4, [sp, #88]	; 0x58
   64fe8:	ldrd	r2, [sp, #16]
   64fec:	lsl	ip, fp, #30
   64ff0:	strd	r0, [sp, #24]
   64ff4:	adds	r0, r0, r4
   64ff8:	adc	r1, r1, r5
   64ffc:	eor	r2, r2, r6
   65000:	strd	r0, [sp, #80]	; 0x50
   65004:	eor	r3, r3, r7
   65008:	strd	r2, [sp]
   6500c:	lsr	r3, sl, #28
   65010:	orr	r9, r3, fp, lsl #4
   65014:	ldr	r3, [sp, #80]	; 0x50
   65018:	orr	r4, ip, sl, lsr #2
   6501c:	ldr	ip, [sp, #84]	; 0x54
   65020:	lsl	r2, sl, #30
   65024:	lsr	r0, fp, #28
   65028:	orr	r5, r2, fp, lsr #2
   6502c:	lsr	r2, r3, #18
   65030:	orr	ip, r2, ip, lsl #14
   65034:	ldr	r2, [sp, #84]	; 0x54
   65038:	lsl	r1, sl, #25
   6503c:	lsr	r3, r3, #14
   65040:	str	r5, [r8, #-1360]	; 0xfffffab0
   65044:	orr	r5, r0, sl, lsl #4
   65048:	str	r9, [r8, #-1352]	; 0xfffffab8
   6504c:	orr	r9, r1, fp, lsr #7
   65050:	str	r4, [r8, #-1356]	; 0xfffffab4
   65054:	orr	r4, r3, r2, lsl #18
   65058:	str	r5, [r8, #-1348]	; 0xfffffabc
   6505c:	lsl	r0, fp, #25
   65060:	str	r9, [r8, #-1344]	; 0xfffffac0
   65064:	mov	r5, r2
   65068:	str	ip, [r8, #-1336]	; 0xfffffac8
   6506c:	add	ip, sp, #8192	; 0x2000
   65070:	str	r4, [r8, #-1328]	; 0xfffffad0
   65074:	lsr	r1, r2, #18
   65078:	ldr	r8, [sp, #80]	; 0x50
   6507c:	lsr	r2, r2, #14
   65080:	orr	r9, r0, sl, lsr #7
   65084:	str	r9, [ip, #-1340]	; 0xfffffac4
   65088:	add	r9, sp, #8192	; 0x2000
   6508c:	lsl	r3, r8, #23
   65090:	orr	r0, r1, r8, lsl #14
   65094:	orr	r1, r2, r8, lsl #18
   65098:	str	r0, [ip, #-1332]	; 0xfffffacc
   6509c:	str	r1, [ip, #-1324]	; 0xfffffad4
   650a0:	orr	r2, r3, r5, lsr #9
   650a4:	str	r2, [ip, #-1320]	; 0xfffffad8
   650a8:	lsl	ip, r5, #23
   650ac:	add	r5, sp, #6656	; 0x1a00
   650b0:	orr	r8, ip, r8, lsr #9
   650b4:	add	ip, sp, #6656	; 0x1a00
   650b8:	str	r8, [r9, #-1316]	; 0xfffffadc
   650bc:	ldrd	r0, [r5, #176]	; 0xb0
   650c0:	ldrd	r4, [r5, #184]	; 0xb8
   650c4:	ldrd	r8, [ip, #192]	; 0xc0
   650c8:	eor	r0, r0, r4
   650cc:	eor	r1, r1, r5
   650d0:	ldrd	r2, [sp, #16]
   650d4:	eor	r8, r8, r0
   650d8:	ldrd	r4, [sp]
   650dc:	eor	r9, r9, r1
   650e0:	ldrd	r0, [sp, #144]	; 0x90
   650e4:	and	r2, r2, r6
   650e8:	strd	r8, [sp]
   650ec:	movw	r8, #9363	; 0x2493
   650f0:	movt	r8, #16583	; 0x40c7
   650f4:	and	r3, r3, r7
   650f8:	adds	r8, r8, r0
   650fc:	and	r4, r4, sl
   65100:	and	r5, r5, fp
   65104:	movw	r9, #43899	; 0xab7b
   65108:	movt	r9, #13002	; 0x32ca
   6510c:	eor	r4, r4, r2
   65110:	adc	r9, r9, r1
   65114:	eor	r5, r5, r3
   65118:	ldrd	r0, [ip, #208]	; 0xd0
   6511c:	ldrd	r2, [ip, #200]	; 0xc8
   65120:	eor	r2, r2, r0
   65124:	eor	r3, r3, r1
   65128:	ldrd	r0, [sp]
   6512c:	adds	r0, r0, r4
   65130:	adc	r1, r1, r5
   65134:	ldrd	r4, [sp, #96]	; 0x60
   65138:	strd	r0, [sp]
   6513c:	adds	r4, r4, r8
   65140:	ldrd	r0, [sp, #80]	; 0x50
   65144:	adc	r5, r5, r9
   65148:	ldrd	r8, [ip, #216]	; 0xd8
   6514c:	strd	r4, [sp, #48]	; 0x30
   65150:	add	ip, sp, #8192	; 0x2000
   65154:	ldrd	r4, [sp, #32]
   65158:	eor	r2, r2, r8
   6515c:	eor	r3, r3, r9
   65160:	ldrd	r8, [sp, #56]	; 0x38
   65164:	bic	r0, r4, r0
   65168:	bic	r1, r5, r1
   6516c:	strd	r0, [sp, #96]	; 0x60
   65170:	ldrd	r0, [sp, #80]	; 0x50
   65174:	ldrd	r4, [sp, #24]
   65178:	and	r0, r0, r8
   6517c:	and	r1, r1, r9
   65180:	ldrd	r8, [sp]
   65184:	adds	r4, r4, r8
   65188:	adc	r5, r5, r9
   6518c:	ldrd	r8, [sp, #96]	; 0x60
   65190:	strd	r4, [sp, #88]	; 0x58
   65194:	ldrd	r4, [sp, #48]	; 0x30
   65198:	eor	r0, r0, r8
   6519c:	eor	r1, r1, r9
   651a0:	adds	r2, r2, r4
   651a4:	eor	r4, sl, r6
   651a8:	adc	r3, r3, r5
   651ac:	adds	r8, r2, r0
   651b0:	adc	r9, r3, r1
   651b4:	strd	r8, [sp, #24]
   651b8:	ldr	r9, [sp, #88]	; 0x58
   651bc:	eor	r5, fp, r7
   651c0:	ldrd	r0, [sp, #24]
   651c4:	lsl	r2, r9, #30
   651c8:	lsr	r3, r9, #28
   651cc:	ldrd	r8, [sp, #16]
   651d0:	adds	r0, r0, r8
   651d4:	adc	r1, r1, r9
   651d8:	ldr	r9, [sp, #92]	; 0x5c
   651dc:	strd	r0, [sp, #96]	; 0x60
   651e0:	orr	r9, r2, r9, lsr #2
   651e4:	str	r9, [ip, #-1312]	; 0xfffffae0
   651e8:	ldr	r0, [sp, #92]	; 0x5c
   651ec:	ldr	r8, [sp, #88]	; 0x58
   651f0:	orr	r1, r3, r0, lsl #4
   651f4:	str	r1, [ip, #-1304]	; 0xfffffae8
   651f8:	lsr	r1, r0, #28
   651fc:	lsl	r2, r0, #30
   65200:	orr	r0, r1, r8, lsl #4
   65204:	ldr	r1, [sp, #92]	; 0x5c
   65208:	lsl	r3, r8, #25
   6520c:	orr	r9, r2, r8, lsr #2
   65210:	ldr	r2, [sp, #92]	; 0x5c
   65214:	orr	r1, r3, r1, lsr #7
   65218:	ldr	r3, [sp, #96]	; 0x60
   6521c:	str	r9, [ip, #-1308]	; 0xfffffae4
   65220:	ldr	r9, [sp, #100]	; 0x64
   65224:	str	r1, [ip, #-1296]	; 0xfffffaf0
   65228:	lsl	r1, r2, #25
   6522c:	lsr	r2, r3, #18
   65230:	str	r0, [ip, #-1300]	; 0xfffffaec
   65234:	orr	r8, r1, r8, lsr #7
   65238:	orr	r9, r2, r9, lsl #14
   6523c:	str	r8, [ip, #-1292]	; 0xfffffaf4
   65240:	lsr	r3, r3, #14
   65244:	str	r9, [ip, #-1288]	; 0xfffffaf8
   65248:	add	r1, sp, #8192	; 0x2000
   6524c:	ldr	ip, [sp, #100]	; 0x64
   65250:	orr	r0, r3, ip, lsl #18
   65254:	ldr	r3, [sp, #96]	; 0x60
   65258:	str	r0, [r1, #-1280]	; 0xfffffb00
   6525c:	add	r1, sp, #6656	; 0x1a00
   65260:	lsr	r9, ip, #18
   65264:	lsr	r8, ip, #14
   65268:	lsl	ip, r3, #23
   6526c:	ldrd	r2, [r1, #224]	; 0xe0
   65270:	ldrd	r0, [r1, #232]	; 0xe8
   65274:	eor	r2, r2, r0
   65278:	eor	r3, r3, r1
   6527c:	ldrd	r0, [sp, #88]	; 0x58
   65280:	and	r0, r0, r4
   65284:	and	r1, r1, r5
   65288:	strd	r0, [sp, #16]
   6528c:	add	r0, sp, #8192	; 0x2000
   65290:	ldr	r1, [sp, #96]	; 0x60
   65294:	and	r4, sl, r6
   65298:	and	r5, fp, r7
   6529c:	orr	r1, r9, r1, lsl #14
   652a0:	str	r1, [r0, #-1284]	; 0xfffffafc
   652a4:	ldr	r1, [sp, #96]	; 0x60
   652a8:	ldr	r9, [sp, #100]	; 0x64
   652ac:	orr	r1, r8, r1, lsl #18
   652b0:	ldr	r8, [sp, #100]	; 0x64
   652b4:	str	r1, [r0, #-1276]	; 0xfffffb04
   652b8:	add	r1, sp, #6656	; 0x1a00
   652bc:	orr	r8, ip, r8, lsr #9
   652c0:	lsl	ip, r9, #23
   652c4:	str	r8, [r0, #-1272]	; 0xfffffb08
   652c8:	ldrd	r0, [r1, #240]	; 0xf0
   652cc:	ldrd	r8, [sp, #16]
   652d0:	eor	r2, r2, r0
   652d4:	eor	r3, r3, r1
   652d8:	eor	r4, r4, r8
   652dc:	eor	r5, r5, r9
   652e0:	ldr	r9, [sp, #96]	; 0x60
   652e4:	adds	r2, r2, r4
   652e8:	add	r0, sp, #8192	; 0x2000
   652ec:	adc	r3, r3, r5
   652f0:	ldrd	r4, [sp, #152]	; 0x98
   652f4:	add	r8, sp, #6912	; 0x1b00
   652f8:	orr	r9, ip, r9, lsr #9
   652fc:	str	r9, [r0, #-1268]	; 0xfffffb0c
   65300:	add	r9, sp, #6656	; 0x1a00
   65304:	movw	r0, #48828	; 0xbebc
   65308:	movt	r0, #5577	; 0x15c9
   6530c:	movw	r1, #48650	; 0xbe0a
   65310:	adds	r0, r0, r4
   65314:	movt	r1, #15518	; 0x3c9e
   65318:	adc	r1, r1, r5
   6531c:	ldrd	r4, [r9, #248]	; 0xf8
   65320:	ldrd	r8, [r8]
   65324:	eor	r4, r4, r8
   65328:	eor	r5, r5, r9
   6532c:	ldrd	r8, [sp, #24]
   65330:	adds	r8, r8, r2
   65334:	adc	r9, r9, r3
   65338:	strd	r8, [sp, #24]
   6533c:	ldrd	r2, [sp, #32]
   65340:	add	r8, sp, #7168	; 0x1c00
   65344:	adds	r2, r2, r0
   65348:	adc	r3, r3, r1
   6534c:	ldrd	r0, [sp, #56]	; 0x38
   65350:	strd	r2, [sp]
   65354:	ldrd	r2, [r8, #-248]	; 0xffffff08
   65358:	ldrd	r8, [sp, #96]	; 0x60
   6535c:	eor	r2, r2, r4
   65360:	eor	r3, r3, r5
   65364:	bic	r8, r0, r8
   65368:	bic	r9, r1, r9
   6536c:	ldrd	r4, [sp, #96]	; 0x60
   65370:	ldrd	r0, [sp, #80]	; 0x50
   65374:	and	r4, r4, r0
   65378:	and	r5, r5, r1
   6537c:	ldrd	r0, [sp]
   65380:	eor	r4, r4, r8
   65384:	eor	r5, r5, r9
   65388:	adds	r2, r2, r0
   6538c:	adc	r3, r3, r1
   65390:	ldr	r1, [sp, #24]
   65394:	adds	r8, r2, r4
   65398:	ldr	r2, [sp, #28]
   6539c:	ldr	r4, [sp, #28]
   653a0:	adc	r9, r3, r5
   653a4:	lsl	r0, r1, #30
   653a8:	add	r3, sp, #8192	; 0x2000
   653ac:	orr	r2, r0, r2, lsr #2
   653b0:	ldr	r0, [sp, #24]
   653b4:	lsr	r1, r1, #28
   653b8:	str	r2, [r3, #-1264]	; 0xfffffb10
   653bc:	orr	r5, r1, r4, lsl #4
   653c0:	lsl	r2, r4, #30
   653c4:	lsr	r1, r4, #28
   653c8:	mov	ip, r4
   653cc:	adds	r4, r8, r6
   653d0:	add	r6, sp, #8192	; 0x2000
   653d4:	str	r5, [r3, #-1256]	; 0xfffffb18
   653d8:	adc	r5, r9, r7
   653dc:	lsl	r3, r0, #25
   653e0:	strd	r4, [sp, #32]
   653e4:	orr	r7, r1, r0, lsl #4
   653e8:	orr	r5, r2, r0, lsr #2
   653ec:	ldr	r0, [sp, #28]
   653f0:	orr	ip, r3, ip, lsr #7
   653f4:	str	r5, [r6, #-1260]	; 0xfffffb14
   653f8:	ldr	r4, [sp, #24]
   653fc:	ldr	r5, [sp, #32]
   65400:	lsl	r1, r0, #25
   65404:	str	r7, [r6, #-1252]	; 0xfffffb1c
   65408:	str	ip, [r6, #-1248]	; 0xfffffb20
   6540c:	orr	r4, r1, r4, lsr #7
   65410:	lsr	ip, r5, #14
   65414:	str	r4, [r6, #-1244]	; 0xfffffb24
   65418:	lsr	r6, r5, #18
   6541c:	add	r5, sp, #7168	; 0x1c00
   65420:	ldrd	r2, [sp, #88]	; 0x58
   65424:	ldrd	r0, [r5, #-240]	; 0xffffff10
   65428:	ldrd	r4, [r5, #-232]	; 0xffffff18
   6542c:	eor	r3, r3, fp
   65430:	eor	r2, r2, sl
   65434:	ldr	r7, [sp, #36]	; 0x24
   65438:	eor	r0, r0, r4
   6543c:	eor	r1, r1, r5
   65440:	ldrd	r4, [sp, #24]
   65444:	orr	r7, r6, r7, lsl #14
   65448:	and	r5, r5, r3
   6544c:	ldr	r3, [sp, #36]	; 0x24
   65450:	and	r4, r4, r2
   65454:	add	r2, sp, #8192	; 0x2000
   65458:	strd	r4, [sp]
   6545c:	orr	r6, ip, r3, lsl #18
   65460:	str	r7, [r2, #-1240]	; 0xfffffb28
   65464:	str	r6, [r2, #-1232]	; 0xfffffb30
   65468:	lsr	r7, r3, #18
   6546c:	ldr	r2, [sp, #32]
   65470:	lsr	r6, r3, #14
   65474:	add	r3, sp, #7168	; 0x1c00
   65478:	ldrd	r4, [sp, #88]	; 0x58
   6547c:	lsl	ip, r2, #23
   65480:	ldrd	r2, [r3, #-224]	; 0xffffff20
   65484:	and	r4, r4, sl
   65488:	and	r5, r5, fp
   6548c:	eor	r0, r0, r2
   65490:	eor	r1, r1, r3
   65494:	ldrd	r2, [sp]
   65498:	eor	r2, r2, r4
   6549c:	ldr	r4, [sp, #32]
   654a0:	eor	r3, r3, r5
   654a4:	add	r5, sp, #8192	; 0x2000
   654a8:	adds	r2, r2, r0
   654ac:	orr	r4, r7, r4, lsl #14
   654b0:	str	r4, [r5, #-1236]	; 0xfffffb2c
   654b4:	ldr	r7, [sp, #32]
   654b8:	adc	r3, r3, r1
   654bc:	ldr	r4, [sp, #36]	; 0x24
   654c0:	adds	r0, r2, r8
   654c4:	adc	r1, r3, r9
   654c8:	add	r9, sp, #7168	; 0x1c00
   654cc:	orr	r7, r6, r7, lsl #18
   654d0:	str	r7, [r5, #-1228]	; 0xfffffb34
   654d4:	orr	r4, ip, r4, lsr #9
   654d8:	str	r4, [r5, #-1224]	; 0xfffffb38
   654dc:	ldr	r5, [sp, #36]	; 0x24
   654e0:	add	r7, sp, #8192	; 0x2000
   654e4:	ldr	r6, [sp, #32]
   654e8:	strd	r0, [sp, #16]
   654ec:	lsl	ip, r5, #23
   654f0:	add	r5, sp, #7168	; 0x1c00
   654f4:	orr	r6, ip, r6, lsr #9
   654f8:	str	r6, [r7, #-1220]	; 0xfffffb3c
   654fc:	ldrd	r2, [r5, #-216]	; 0xffffff28
   65500:	ldrd	r4, [r5, #-208]	; 0xffffff30
   65504:	ldrd	r6, [sp, #160]	; 0xa0
   65508:	ldrd	r8, [r9, #-200]	; 0xffffff38
   6550c:	eor	r2, r2, r4
   65510:	movw	r4, #3404	; 0xd4c
   65514:	movt	r4, #39952	; 0x9c10
   65518:	ldrd	r0, [sp, #56]	; 0x38
   6551c:	adds	r4, r4, r6
   65520:	eor	r3, r3, r5
   65524:	movw	r5, #26564	; 0x67c4
   65528:	movt	r5, #17181	; 0x431d
   6552c:	eor	r2, r2, r8
   65530:	adc	r5, r5, r7
   65534:	eor	r3, r3, r9
   65538:	ldrd	r6, [sp, #80]	; 0x50
   6553c:	adds	r4, r4, r0
   65540:	ldrd	r8, [sp, #32]
   65544:	adc	r5, r5, r1
   65548:	ldrd	r0, [sp, #96]	; 0x60
   6554c:	adds	r4, r4, r2
   65550:	bic	r8, r6, r8
   65554:	bic	r9, r7, r9
   65558:	ldrd	r6, [sp, #32]
   6555c:	adc	r5, r5, r3
   65560:	and	r6, r6, r0
   65564:	and	r7, r7, r1
   65568:	eor	r6, r6, r8
   6556c:	ldr	r1, [sp, #16]
   65570:	adds	r8, r4, r6
   65574:	ldr	r6, [sp, #20]
   65578:	ldr	r4, [sp, #20]
   6557c:	eor	r7, r7, r9
   65580:	ldr	r0, [sp, #16]
   65584:	adc	r9, r5, r7
   65588:	lsl	r2, r1, #30
   6558c:	lsr	r3, r1, #28
   65590:	add	r5, sp, #8192	; 0x2000
   65594:	orr	r7, r3, r6, lsl #4
   65598:	mov	ip, r6
   6559c:	orr	r4, r2, r4, lsr #2
   655a0:	lsr	r1, r6, #28
   655a4:	lsl	r2, r6, #30
   655a8:	add	r6, sp, #8192	; 0x2000
   655ac:	str	r4, [r5, #-1216]	; 0xfffffb40
   655b0:	lsl	r3, r0, #25
   655b4:	adds	r4, r8, sl
   655b8:	str	r7, [r5, #-1208]	; 0xfffffb48
   655bc:	orr	sl, r3, ip, lsr #7
   655c0:	adc	r5, r9, fp
   655c4:	add	fp, sp, #7168	; 0x1c00
   655c8:	strd	r4, [sp, #56]	; 0x38
   655cc:	orr	r5, r2, r0, lsr #2
   655d0:	ldrd	r2, [sp, #24]
   655d4:	orr	r7, r1, r0, lsl #4
   655d8:	str	r5, [r6, #-1212]	; 0xfffffb44
   655dc:	lsl	r1, ip, #25
   655e0:	ldrd	r4, [sp, #88]	; 0x58
   655e4:	str	r7, [r6, #-1204]	; 0xfffffb4c
   655e8:	str	sl, [r6, #-1200]	; 0xfffffb50
   655ec:	eor	r2, r2, r4
   655f0:	eor	r3, r3, r5
   655f4:	orr	r5, r1, r0, lsr #7
   655f8:	ldrd	r0, [fp, #-192]	; 0xffffff40
   655fc:	str	r5, [r6, #-1196]	; 0xfffffb54
   65600:	ldrd	sl, [fp, #-184]	; 0xffffff48
   65604:	ldrd	r4, [sp, #16]
   65608:	ldr	r7, [sp, #56]	; 0x38
   6560c:	eor	r0, r0, sl
   65610:	eor	r1, r1, fp
   65614:	and	r2, r2, r4
   65618:	ldrd	sl, [sp, #88]	; 0x58
   6561c:	and	r3, r3, r5
   65620:	ldrd	r4, [sp, #24]
   65624:	lsr	r6, r7, #18
   65628:	lsr	ip, r7, #14
   6562c:	add	r7, sp, #8192	; 0x2000
   65630:	and	r5, r5, fp
   65634:	ldr	fp, [sp, #60]	; 0x3c
   65638:	and	r4, r4, sl
   6563c:	eor	r3, r3, r5
   65640:	eor	r2, r2, r4
   65644:	movw	r4, #17078	; 0x42b6
   65648:	orr	fp, r6, fp, lsl #14
   6564c:	str	fp, [r7, #-1192]	; 0xfffffb58
   65650:	ldr	sl, [sp, #60]	; 0x3c
   65654:	add	r6, sp, #8192	; 0x2000
   65658:	movt	r4, #52030	; 0xcb3e
   6565c:	movw	r5, #54462	; 0xd4be
   65660:	movt	r5, #19653	; 0x4cc5
   65664:	orr	fp, ip, sl, lsl #18
   65668:	str	fp, [r6, #-1184]	; 0xfffffb60
   6566c:	ldr	fp, [sp, #56]	; 0x38
   65670:	lsr	r7, sl, #18
   65674:	lsr	r6, sl, #14
   65678:	lsl	ip, fp, #23
   6567c:	add	fp, sp, #7168	; 0x1c00
   65680:	ldrd	sl, [fp, #-176]	; 0xffffff50
   65684:	eor	r0, r0, sl
   65688:	ldr	sl, [sp, #56]	; 0x38
   6568c:	eor	r1, r1, fp
   65690:	add	fp, sp, #8192	; 0x2000
   65694:	adds	r2, r2, r0
   65698:	ldr	r0, [sp, #56]	; 0x38
   6569c:	orr	sl, r7, sl, lsl #14
   656a0:	ldr	r7, [sp, #56]	; 0x38
   656a4:	str	sl, [fp, #-1188]	; 0xfffffb5c
   656a8:	adc	r3, r3, r1
   656ac:	ldr	sl, [sp, #60]	; 0x3c
   656b0:	add	r1, sp, #8192	; 0x2000
   656b4:	orr	r7, r6, r7, lsl #18
   656b8:	str	r7, [fp, #-1180]	; 0xfffffb64
   656bc:	add	r7, sp, #7168	; 0x1c00
   656c0:	orr	sl, ip, sl, lsr #9
   656c4:	str	sl, [fp, #-1176]	; 0xfffffb68
   656c8:	ldr	fp, [sp, #60]	; 0x3c
   656cc:	adds	sl, r2, r8
   656d0:	lsl	ip, fp, #23
   656d4:	adc	fp, r3, r9
   656d8:	ldrd	r2, [sp, #168]	; 0xa8
   656dc:	orr	r0, ip, r0, lsr #9
   656e0:	str	r0, [r1, #-1172]	; 0xfffffb6c
   656e4:	lsr	ip, sl, #28
   656e8:	ldrd	r0, [sp, #80]	; 0x50
   656ec:	adds	r4, r4, r2
   656f0:	ldrd	r8, [r7, #-168]	; 0xffffff58
   656f4:	adc	r5, r5, r3
   656f8:	ldrd	r6, [r7, #-160]	; 0xffffff60
   656fc:	add	r3, sp, #7168	; 0x1c00
   65700:	adds	r4, r4, r0
   65704:	ldrd	r2, [r3, #-152]	; 0xffffff68
   65708:	adc	r5, r5, r1
   6570c:	eor	r8, r8, r6
   65710:	ldrd	r0, [sp, #56]	; 0x38
   65714:	eor	r9, r9, r7
   65718:	ldrd	r6, [sp, #96]	; 0x60
   6571c:	eor	r8, r8, r2
   65720:	eor	r9, r9, r3
   65724:	bic	r0, r6, r0
   65728:	bic	r1, r7, r1
   6572c:	ldrd	r2, [sp, #56]	; 0x38
   65730:	adds	r4, r4, r8
   65734:	ldrd	r6, [sp, #32]
   65738:	add	r8, sp, #8192	; 0x2000
   6573c:	adc	r5, r5, r9
   65740:	orr	r9, ip, fp, lsl #4
   65744:	and	r2, r2, r6
   65748:	and	r3, r3, r7
   6574c:	lsl	r6, sl, #30
   65750:	eor	r2, r2, r0
   65754:	str	r9, [r8, #-1160]	; 0xfffffb78
   65758:	eor	r3, r3, r1
   6575c:	orr	r7, r6, fp, lsr #2
   65760:	str	r7, [r8, #-1168]	; 0xfffffb70
   65764:	adds	r8, r4, r2
   65768:	ldrd	r6, [sp, #88]	; 0x58
   6576c:	adc	r9, r5, r3
   65770:	add	r3, sp, #8192	; 0x2000
   65774:	adds	r6, r6, r8
   65778:	lsl	r0, fp, #30
   6577c:	lsr	ip, fp, #28
   65780:	lsl	r1, sl, #25
   65784:	orr	r2, r0, sl, lsr #2
   65788:	orr	r4, ip, sl, lsl #4
   6578c:	orr	r5, r1, fp, lsr #7
   65790:	str	r4, [r3, #-1156]	; 0xfffffb7c
   65794:	adc	r7, r7, r9
   65798:	str	r5, [r3, #-1152]	; 0xfffffb80
   6579c:	strd	r6, [sp, #88]	; 0x58
   657a0:	add	r6, sp, #8192	; 0x2000
   657a4:	ldrd	r4, [sp, #24]
   657a8:	ldrd	r0, [sp, #16]
   657ac:	str	r2, [r3, #-1164]	; 0xfffffb74
   657b0:	lsl	r3, fp, #25
   657b4:	eor	r1, r1, r5
   657b8:	orr	r5, r3, sl, lsr #7
   657bc:	str	r5, [r6, #-1148]	; 0xfffffb84
   657c0:	add	r5, sp, #7168	; 0x1c00
   657c4:	eor	r0, r0, r4
   657c8:	and	r7, r1, fp
   657cc:	ldrd	r2, [r5, #-144]	; 0xffffff70
   657d0:	and	r6, r0, sl
   657d4:	ldrd	r4, [r5, #-136]	; 0xffffff78
   657d8:	strd	r6, [sp, #48]	; 0x30
   657dc:	eor	r2, r2, r4
   657e0:	ldrd	r0, [sp, #24]
   657e4:	eor	r3, r3, r5
   657e8:	ldrd	r4, [sp, #16]
   657ec:	and	r5, r5, r1
   657f0:	ldr	r1, [sp, #88]	; 0x58
   657f4:	and	r4, r4, r0
   657f8:	lsr	r6, r1, #18
   657fc:	lsr	ip, r1, #14
   65800:	add	r1, sp, #7168	; 0x1c00
   65804:	ldrd	r0, [r1, #-128]	; 0xffffff80
   65808:	eor	r2, r2, r0
   6580c:	eor	r3, r3, r1
   65810:	ldrd	r0, [sp, #48]	; 0x30
   65814:	strd	r2, [sp]
   65818:	add	r3, sp, #8192	; 0x2000
   6581c:	eor	r1, r1, r5
   65820:	ldr	r2, [sp, #92]	; 0x5c
   65824:	ldr	r5, [sp, #92]	; 0x5c
   65828:	eor	r0, r0, r4
   6582c:	orr	r2, r6, r2, lsl #14
   65830:	str	r2, [r3, #-1144]	; 0xfffffb88
   65834:	orr	r6, ip, r5, lsl #18
   65838:	str	r6, [r3, #-1136]	; 0xfffffb90
   6583c:	ldrd	r6, [sp]
   65840:	lsr	r4, r5, #18
   65844:	ldr	r2, [sp, #88]	; 0x58
   65848:	lsr	r5, r5, #14
   6584c:	adds	r0, r0, r6
   65850:	add	r6, sp, #8192	; 0x2000
   65854:	adc	r1, r1, r7
   65858:	ldr	r7, [sp, #88]	; 0x58
   6585c:	lsl	ip, r2, #23
   65860:	adds	r8, r8, r0
   65864:	adc	r9, r9, r1
   65868:	ldrd	r0, [sp, #8]
   6586c:	orr	r7, r4, r7, lsl #14
   65870:	str	r7, [r6, #-1140]	; 0xfffffb8c
   65874:	ldr	r7, [sp, #88]	; 0x58
   65878:	movw	r2, #32298	; 0x7e2a
   6587c:	ldr	r4, [sp, #92]	; 0x5c
   65880:	movt	r2, #64613	; 0xfc65
   65884:	adds	r2, r2, r0
   65888:	movw	r3, #10652	; 0x299c
   6588c:	orr	r7, r5, r7, lsl #18
   65890:	ldr	r5, [sp, #92]	; 0x5c
   65894:	str	r7, [r6, #-1132]	; 0xfffffb94
   65898:	orr	r4, ip, r4, lsr #9
   6589c:	ldr	r7, [sp, #88]	; 0x58
   658a0:	movt	r3, #22911	; 0x597f
   658a4:	lsl	ip, r5, #23
   658a8:	str	r4, [r6, #-1128]	; 0xfffffb98
   658ac:	adc	r3, r3, r1
   658b0:	add	r0, sp, #8192	; 0x2000
   658b4:	orr	r7, ip, r7, lsr #9
   658b8:	str	r7, [r6, #-1124]	; 0xfffffb9c
   658bc:	add	r7, sp, #7168	; 0x1c00
   658c0:	lsl	ip, r8, #30
   658c4:	lsr	r1, r8, #28
   658c8:	ldrd	r4, [r7, #-120]	; 0xffffff88
   658cc:	ldrd	r6, [r7, #-112]	; 0xffffff90
   658d0:	eor	r4, r4, r6
   658d4:	eor	r5, r5, r7
   658d8:	ldrd	r6, [sp, #96]	; 0x60
   658dc:	adds	r6, r6, r2
   658e0:	adc	r7, r7, r3
   658e4:	add	r3, sp, #7168	; 0x1c00
   658e8:	strd	r6, [sp]
   658ec:	ldrd	r2, [r3, #-104]	; 0xffffff98
   658f0:	ldrd	r6, [sp, #88]	; 0x58
   658f4:	eor	r4, r4, r2
   658f8:	eor	r5, r5, r3
   658fc:	ldrd	r2, [sp, #32]
   65900:	bic	r6, r2, r6
   65904:	bic	r7, r3, r7
   65908:	ldrd	r2, [sp, #56]	; 0x38
   6590c:	strd	r6, [sp, #80]	; 0x50
   65910:	ldrd	r6, [sp, #88]	; 0x58
   65914:	and	r6, r6, r2
   65918:	and	r7, r7, r3
   6591c:	orr	r2, r1, r9, lsl #4
   65920:	orr	r3, ip, r9, lsr #2
   65924:	str	r3, [r0, #-1120]	; 0xfffffba0
   65928:	lsl	ip, r9, #30
   6592c:	str	r2, [r0, #-1112]	; 0xfffffba8
   65930:	lsl	r1, r8, #25
   65934:	ldrd	r2, [sp]
   65938:	lsr	r0, r9, #28
   6593c:	adds	r2, r2, r4
   65940:	adc	r3, r3, r5
   65944:	ldrd	r4, [sp, #80]	; 0x50
   65948:	eor	r5, r5, r7
   6594c:	add	r7, sp, #8192	; 0x2000
   65950:	eor	r4, r4, r6
   65954:	orr	r6, ip, r8, lsr #2
   65958:	str	r6, [r7, #-1116]	; 0xfffffba4
   6595c:	adds	r6, r2, r4
   65960:	orr	ip, r0, r8, lsl #4
   65964:	orr	r0, r1, r9, lsr #7
   65968:	str	ip, [r7, #-1108]	; 0xfffffbac
   6596c:	lsl	r1, r9, #25
   65970:	str	r0, [r7, #-1104]	; 0xfffffbb0
   65974:	add	ip, sp, #8192	; 0x2000
   65978:	adc	r7, r3, r5
   6597c:	strd	r6, [sp, #80]	; 0x50
   65980:	ldrd	r4, [sp, #24]
   65984:	orr	r7, r1, r8, lsr #7
   65988:	ldrd	r0, [sp, #80]	; 0x50
   6598c:	str	r7, [ip, #-1100]	; 0xfffffbb4
   65990:	add	r7, sp, #7168	; 0x1c00
   65994:	adds	r0, r0, r4
   65998:	ldrd	r2, [sp, #16]
   6599c:	adc	r1, r1, r5
   659a0:	ldrd	r4, [r7, #-96]	; 0xffffffa0
   659a4:	ldrd	r6, [r7, #-88]	; 0xffffffa8
   659a8:	eor	r2, r2, sl
   659ac:	strd	r0, [sp, #24]
   659b0:	add	r1, sp, #7168	; 0x1c00
   659b4:	eor	r4, r4, r6
   659b8:	eor	r5, r5, r7
   659bc:	ldrd	r6, [sp, #16]
   659c0:	eor	r3, r3, fp
   659c4:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   659c8:	and	r2, r2, r8
   659cc:	and	r6, r6, sl
   659d0:	and	r7, r7, fp
   659d4:	eor	r4, r4, r0
   659d8:	and	r3, r3, r9
   659dc:	eor	r2, r2, r6
   659e0:	eor	r5, r5, r1
   659e4:	adds	r2, r2, r4
   659e8:	eor	r3, r3, r7
   659ec:	adc	r3, r3, r5
   659f0:	ldrd	r4, [sp, #112]	; 0x70
   659f4:	ldr	r7, [sp, #24]
   659f8:	movw	r0, #64236	; 0xfaec
   659fc:	movt	r0, #15062	; 0x3ad6
   65a00:	movw	r1, #28587	; 0x6fab
   65a04:	adds	r0, r0, r4
   65a08:	movt	r1, #24523	; 0x5fcb
   65a0c:	adc	r1, r1, r5
   65a10:	ldr	r5, [sp, #28]
   65a14:	lsr	r6, r7, #18
   65a18:	lsr	ip, r7, #14
   65a1c:	add	r7, sp, #8192	; 0x2000
   65a20:	orr	r5, r6, r5, lsl #14
   65a24:	str	r5, [r7, #-1064]	; 0xfffffbd8
   65a28:	ldr	r5, [sp, #28]
   65a2c:	orr	r6, ip, r5, lsl #18
   65a30:	str	r6, [r7, #-1056]	; 0xfffffbe0
   65a34:	ldr	r6, [sp, #24]
   65a38:	lsr	r4, r5, #18
   65a3c:	lsr	r5, r5, #14
   65a40:	lsl	ip, r6, #23
   65a44:	ldrd	r6, [sp, #80]	; 0x50
   65a48:	adds	r6, r6, r2
   65a4c:	adc	r7, r7, r3
   65a50:	ldrd	r2, [sp, #40]	; 0x28
   65a54:	adds	r0, r0, r2
   65a58:	add	r2, sp, #8192	; 0x2000
   65a5c:	adc	r1, r1, r3
   65a60:	ldr	r3, [sp, #24]
   65a64:	orr	r3, r4, r3, lsl #14
   65a68:	str	r3, [r2, #-1060]	; 0xfffffbdc
   65a6c:	ldr	r3, [sp, #24]
   65a70:	ldr	r4, [sp, #28]
   65a74:	orr	r3, r5, r3, lsl #18
   65a78:	ldr	r5, [sp, #28]
   65a7c:	str	r3, [r2, #-1052]	; 0xfffffbe4
   65a80:	orr	r4, ip, r4, lsr #9
   65a84:	str	r4, [r2, #-1048]	; 0xfffffbe8
   65a88:	add	ip, sp, #8192	; 0x2000
   65a8c:	lsl	r3, r5, #23
   65a90:	ldrd	r4, [sp, #128]	; 0x80
   65a94:	adds	r0, r0, r4
   65a98:	adc	r1, r1, r5
   65a9c:	ldr	r5, [sp, #24]
   65aa0:	orr	r5, r3, r5, lsr #9
   65aa4:	str	r5, [r2, #-1044]	; 0xfffffbec
   65aa8:	ldrd	r4, [sp, #64]	; 0x40
   65aac:	lsl	r2, r6, #30
   65ab0:	lsr	r3, r6, #28
   65ab4:	adds	r4, r4, r0
   65ab8:	adc	r5, r5, r1
   65abc:	add	r1, sp, #7168	; 0x1c00
   65ac0:	strd	r4, [sp]
   65ac4:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   65ac8:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   65acc:	eor	r4, r4, r0
   65ad0:	eor	r5, r5, r1
   65ad4:	lsl	r0, r7, #30
   65ad8:	orr	r1, r2, r7, lsr #2
   65adc:	str	r0, [sp, #80]	; 0x50
   65ae0:	lsr	r2, r7, #28
   65ae4:	str	r1, [ip, #-1040]	; 0xfffffbf0
   65ae8:	orr	r1, r3, r7, lsl #4
   65aec:	str	r2, [sp, #96]	; 0x60
   65af0:	str	r1, [ip, #-1032]	; 0xfffffbf8
   65af4:	lsl	ip, r6, #25
   65af8:	ldrd	r0, [sp]
   65afc:	ldrd	r2, [sp, #32]
   65b00:	adds	r0, r0, r2
   65b04:	add	r2, sp, #7168	; 0x1c00
   65b08:	adc	r1, r1, r3
   65b0c:	strd	r0, [sp]
   65b10:	ldrd	r0, [r2, #-24]	; 0xffffffe8
   65b14:	ldrd	r2, [sp, #24]
   65b18:	eor	r0, r0, r4
   65b1c:	eor	r1, r1, r5
   65b20:	ldrd	r4, [sp, #24]
   65b24:	strd	r0, [sp, #112]	; 0x70
   65b28:	ldrd	r0, [sp, #56]	; 0x38
   65b2c:	bic	r4, r0, r4
   65b30:	bic	r5, r1, r5
   65b34:	strd	r4, [sp, #8]
   65b38:	add	r0, sp, #8192	; 0x2000
   65b3c:	ldrd	r4, [sp, #88]	; 0x58
   65b40:	ldr	r1, [sp, #96]	; 0x60
   65b44:	and	r3, r3, r5
   65b48:	ldr	r5, [sp, #80]	; 0x50
   65b4c:	and	r2, r2, r4
   65b50:	orr	r1, r1, r6, lsl #4
   65b54:	orr	r4, ip, r7, lsr #7
   65b58:	orr	r5, r5, r6, lsr #2
   65b5c:	str	r1, [r0, #-1028]	; 0xfffffbfc
   65b60:	lsl	ip, r7, #25
   65b64:	str	r5, [r0, #-1036]	; 0xfffffbf4
   65b68:	str	r4, [r0, #-1024]	; 0xfffffc00
   65b6c:	ldrd	r4, [sp, #112]	; 0x70
   65b70:	ldrd	r0, [sp]
   65b74:	adds	r0, r0, r4
   65b78:	adc	r1, r1, r5
   65b7c:	strd	r0, [sp]
   65b80:	add	r1, sp, #8192	; 0x2000
   65b84:	ldrd	r4, [sp, #8]
   65b88:	orr	r0, ip, r6, lsr #7
   65b8c:	add	ip, sp, #7168	; 0x1c00
   65b90:	str	r0, [r1, #-1020]	; 0xfffffc04
   65b94:	eor	r4, r4, r2
   65b98:	ldrd	r0, [sp]
   65b9c:	eor	r5, r5, r3
   65ba0:	eor	r2, r8, sl
   65ba4:	eor	r3, r9, fp
   65ba8:	adds	r0, r0, r4
   65bac:	adc	r1, r1, r5
   65bb0:	add	r5, sp, #7168	; 0x1c00
   65bb4:	strd	r0, [sp, #112]	; 0x70
   65bb8:	ldrd	r0, [r5, #-16]
   65bbc:	ldrd	r4, [r5, #-8]
   65bc0:	eor	r0, r0, r4
   65bc4:	eor	r1, r1, r5
   65bc8:	and	r4, r2, r6
   65bcc:	and	r5, r3, r7
   65bd0:	and	r2, r8, sl
   65bd4:	and	r3, r9, fp
   65bd8:	strd	r4, [sp, #8]
   65bdc:	strd	r2, [sp, #32]
   65be0:	ldrd	r4, [sp, #112]	; 0x70
   65be4:	ldrd	r2, [sp, #16]
   65be8:	adds	r4, r4, r2
   65bec:	adc	r5, r5, r3
   65bf0:	ldrd	r2, [ip]
   65bf4:	lsr	ip, r4, #18
   65bf8:	eor	r2, r2, r0
   65bfc:	eor	r3, r3, r1
   65c00:	ldrd	r0, [sp, #32]
   65c04:	strd	r2, [sp]
   65c08:	ldrd	r2, [sp, #8]
   65c0c:	eor	r2, r2, r0
   65c10:	eor	r3, r3, r1
   65c14:	ldrd	r0, [sp]
   65c18:	adds	r0, r0, r2
   65c1c:	lsr	r2, r4, #14
   65c20:	adc	r1, r1, r3
   65c24:	str	r2, [sp, #8]
   65c28:	ldrd	r2, [sp, #112]	; 0x70
   65c2c:	adds	r2, r2, r0
   65c30:	adc	r3, r3, r1
   65c34:	ldrd	r0, [sp, #184]	; 0xb8
   65c38:	strd	r2, [sp]
   65c3c:	movw	r2, #22551	; 0x5817
   65c40:	movt	r2, #19015	; 0x4a47
   65c44:	movw	r3, #6540	; 0x198c
   65c48:	adds	r0, r0, r2
   65c4c:	movt	r3, #27716	; 0x6c44
   65c50:	adc	r1, r1, r3
   65c54:	strd	r0, [sp, #112]	; 0x70
   65c58:	ldr	r1, [sp, #8]
   65c5c:	add	r0, sp, #8192	; 0x2000
   65c60:	orr	r3, ip, r5, lsl #14
   65c64:	lsr	r2, r5, #14
   65c68:	str	r3, [r0, #-984]	; 0xfffffc28
   65c6c:	orr	r1, r1, r5, lsl #18
   65c70:	str	r2, [sp, #8]
   65c74:	lsl	r3, r4, #23
   65c78:	str	r1, [r0, #-976]	; 0xfffffc30
   65c7c:	lsr	ip, r5, #18
   65c80:	ldrd	r0, [sp, #112]	; 0x70
   65c84:	str	r3, [sp, #32]
   65c88:	ldrd	r2, [sp, #104]	; 0x68
   65c8c:	adds	r0, r0, r2
   65c90:	adc	r1, r1, r3
   65c94:	add	r3, sp, #7168	; 0x1c00
   65c98:	strd	r0, [sp, #112]	; 0x70
   65c9c:	ldrd	r0, [r3, #24]
   65ca0:	ldrd	r2, [r3, #32]
   65ca4:	eor	r0, r0, r2
   65ca8:	eor	r1, r1, r3
   65cac:	ldr	r2, [sp, #32]
   65cb0:	orr	r3, ip, r4, lsl #14
   65cb4:	strd	r0, [sp, #16]
   65cb8:	add	r0, sp, #8192	; 0x2000
   65cbc:	ldr	r1, [sp, #8]
   65cc0:	orr	r2, r2, r5, lsr #9
   65cc4:	str	r3, [r0, #-980]	; 0xfffffc2c
   65cc8:	lsl	ip, r5, #23
   65ccc:	orr	r1, r1, r4, lsl #18
   65cd0:	str	r2, [r0, #-968]	; 0xfffffc38
   65cd4:	str	r1, [r0, #-972]	; 0xfffffc34
   65cd8:	ldr	r3, [sp]
   65cdc:	ldr	r0, [sp]
   65ce0:	lsl	r3, r3, #30
   65ce4:	str	r3, [sp, #8]
   65ce8:	lsr	r0, r0, #28
   65cec:	ldrd	r2, [sp, #112]	; 0x70
   65cf0:	str	r0, [sp, #40]	; 0x28
   65cf4:	ldrd	r0, [sp, #136]	; 0x88
   65cf8:	adds	r2, r2, r0
   65cfc:	adc	r3, r3, r1
   65d00:	add	r1, sp, #1536	; 0x600
   65d04:	strd	r2, [sp, #112]	; 0x70
   65d08:	ldrd	r2, [sp, #16]
   65d0c:	ldrd	r0, [r1, #-208]	; 0xffffff30
   65d10:	eor	r2, r2, r0
   65d14:	eor	r3, r3, r1
   65d18:	strd	r2, [sp, #16]
   65d1c:	add	r3, sp, #8192	; 0x2000
   65d20:	orr	r2, ip, r4, lsr #9
   65d24:	ldmib	sp, {r0, ip}
   65d28:	str	r2, [r3, #-964]	; 0xfffffc3c
   65d2c:	ldr	r2, [sp, #40]	; 0x28
   65d30:	orr	ip, ip, r0, lsr #2
   65d34:	lsl	r1, r0, #30
   65d38:	str	ip, [r3, #-960]	; 0xfffffc40
   65d3c:	orr	r2, r2, r0, lsl #4
   65d40:	lsr	ip, r0, #28
   65d44:	ldr	r0, [sp]
   65d48:	add	r3, sp, #8192	; 0x2000
   65d4c:	str	r1, [sp, #32]
   65d50:	str	ip, [sp, #80]	; 0x50
   65d54:	str	r2, [r3, #-952]	; 0xfffffc48
   65d58:	lsl	ip, r0, #25
   65d5c:	ldrd	r2, [sp, #112]	; 0x70
   65d60:	ldrd	r0, [sp, #16]
   65d64:	adds	r2, r2, r0
   65d68:	adc	r3, r3, r1
   65d6c:	add	r1, sp, #7168	; 0x1c00
   65d70:	strd	r2, [sp, #112]	; 0x70
   65d74:	ldrd	r2, [r1, #40]	; 0x28
   65d78:	ldrd	r0, [r1, #48]	; 0x30
   65d7c:	eor	r2, r2, r0
   65d80:	ldr	r0, [sp]
   65d84:	eor	r3, r3, r1
   65d88:	strd	r2, [sp, #16]
   65d8c:	eor	r2, r6, r8
   65d90:	eor	r3, r7, r9
   65d94:	strd	r2, [sp, #8]
   65d98:	ldr	r3, [sp, #32]
   65d9c:	ldr	r2, [sp]
   65da0:	orr	r3, r3, r0, lsr #2
   65da4:	add	r0, sp, #8192	; 0x2000
   65da8:	ldr	r1, [sp, #80]	; 0x50
   65dac:	str	r3, [r0, #-956]	; 0xfffffc44
   65db0:	ldr	r3, [sp, #4]
   65db4:	orr	r1, r1, r2, lsl #4
   65db8:	str	r1, [r0, #-948]	; 0xfffffc4c
   65dbc:	orr	r3, ip, r3, lsr #7
   65dc0:	str	r3, [r0, #-944]	; 0xfffffc50
   65dc4:	ldr	r0, [sp, #4]
   65dc8:	ldrd	r2, [sp, #24]
   65dcc:	lsl	ip, r0, #25
   65dd0:	ldrd	r0, [sp, #88]	; 0x58
   65dd4:	and	r2, r2, r4
   65dd8:	and	r3, r3, r5
   65ddc:	bic	r0, r0, r4
   65de0:	bic	r1, r1, r5
   65de4:	strd	r2, [sp, #80]	; 0x50
   65de8:	strd	r0, [sp, #32]
   65dec:	ldrd	r2, [sp, #112]	; 0x70
   65df0:	ldrd	r0, [sp, #56]	; 0x38
   65df4:	adds	r2, r2, r0
   65df8:	adc	r3, r3, r1
   65dfc:	add	r1, sp, #7168	; 0x1c00
   65e00:	strd	r2, [sp, #112]	; 0x70
   65e04:	ldrd	r2, [sp, #16]
   65e08:	ldrd	r0, [r1, #56]	; 0x38
   65e0c:	eor	r2, r2, r0
   65e10:	eor	r3, r3, r1
   65e14:	ldrd	r0, [sp]
   65e18:	strd	r2, [sp, #16]
   65e1c:	ldrd	r2, [sp, #8]
   65e20:	and	r2, r2, r0
   65e24:	and	r3, r3, r1
   65e28:	strd	r2, [sp, #8]
   65e2c:	and	r2, r6, r8
   65e30:	and	r3, r7, r9
   65e34:	strd	r2, [sp, #56]	; 0x38
   65e38:	orr	r3, ip, r0, lsr #7
   65e3c:	add	r0, sp, #8192	; 0x2000
   65e40:	add	ip, sp, #1536	; 0x600
   65e44:	str	r3, [r0, #-940]	; 0xfffffc54
   65e48:	ldrd	r2, [sp, #32]
   65e4c:	ldrd	r0, [sp, #80]	; 0x50
   65e50:	eor	r2, r2, r0
   65e54:	eor	r3, r3, r1
   65e58:	ldrd	r0, [sp, #16]
   65e5c:	strd	r2, [sp, #32]
   65e60:	ldrd	r2, [sp, #112]	; 0x70
   65e64:	adds	r2, r2, r0
   65e68:	adc	r3, r3, r1
   65e6c:	ldrd	r0, [sp, #8]
   65e70:	strd	r2, [sp, #112]	; 0x70
   65e74:	ldrd	r2, [sp, #56]	; 0x38
   65e78:	eor	r3, r3, r1
   65e7c:	add	r1, sp, #7168	; 0x1c00
   65e80:	eor	r2, r2, r0
   65e84:	strd	r2, [sp, #16]
   65e88:	ldrd	r2, [r1, #64]	; 0x40
   65e8c:	ldrd	r0, [r1, #72]	; 0x48
   65e90:	eor	r2, r2, r0
   65e94:	eor	r3, r3, r1
   65e98:	ldrd	r0, [sp, #32]
   65e9c:	strd	r2, [sp, #8]
   65ea0:	ldrd	r2, [sp, #112]	; 0x70
   65ea4:	adds	r2, r2, r0
   65ea8:	adc	r3, r3, r1
   65eac:	ldrd	r0, [sp, #224]	; 0xe0
   65eb0:	strd	r2, [sp, #112]	; 0x70
   65eb4:	ldrd	r2, [sp, #16]
   65eb8:	adds	r2, r2, r0
   65ebc:	adc	r3, r3, r1
   65ec0:	strd	r2, [sp, #16]
   65ec4:	add	r3, sp, #7168	; 0x1c00
   65ec8:	ldrd	r0, [sp, #8]
   65ecc:	ldrd	r2, [r3, #80]	; 0x50
   65ed0:	eor	r0, r0, r2
   65ed4:	eor	r1, r1, r3
   65ed8:	ldrd	r2, [ip, #-176]	; 0xffffff50
   65edc:	subs	r2, r2, #128	; 0x80
   65ee0:	sbc	r3, r3, #0
   65ee4:	strd	r2, [ip, #-176]	; 0xffffff50
   65ee8:	ldrd	r2, [sp, #112]	; 0x70
   65eec:	adds	sl, sl, r2
   65ef0:	adc	fp, fp, r3
   65ef4:	ldrd	r2, [sp, #16]
   65ef8:	adds	r2, r2, r0
   65efc:	adc	r3, r3, r1
   65f00:	strd	r2, [sp, #8]
   65f04:	add	r2, sp, #512	; 0x200
   65f08:	ldrd	r0, [r2, #-240]	; 0xffffff10
   65f0c:	ldrd	r2, [sp]
   65f10:	adds	r0, r0, r2
   65f14:	add	r2, sp, #1536	; 0x600
   65f18:	adc	r1, r1, r3
   65f1c:	add	r3, sp, #512	; 0x200
   65f20:	strd	r0, [r3, #-240]	; 0xffffff10
   65f24:	ldrd	r0, [r3, #-208]	; 0xffffff30
   65f28:	adds	r0, r0, r4
   65f2c:	adc	r1, r1, r5
   65f30:	ldrd	r4, [r3, #-216]	; 0xffffff28
   65f34:	strd	r0, [r3, #-208]	; 0xffffff30
   65f38:	adds	r4, r4, r6
   65f3c:	ldrd	r0, [r2, #-200]	; 0xffffff38
   65f40:	adc	r5, r5, r7
   65f44:	strd	r4, [r3, #-216]	; 0xffffff28
   65f48:	ldrd	r2, [sp, #24]
   65f4c:	ldrd	r6, [sp, #8]
   65f50:	adds	r0, r0, r2
   65f54:	adc	r1, r1, r3
   65f58:	add	r3, sp, #1536	; 0x600
   65f5c:	ldrd	r4, [r3, #-192]	; 0xffffff40
   65f60:	strd	r0, [r3, #-200]	; 0xffffff38
   65f64:	adds	r4, r4, r8
   65f68:	ldrd	r0, [sp, #88]	; 0x58
   65f6c:	adc	r5, r5, r9
   65f70:	ldrd	r8, [r3, #-184]	; 0xffffff48
   65f74:	strd	r4, [r3, #-192]	; 0xffffff40
   65f78:	adds	r8, r8, r0
   65f7c:	ldrd	r4, [sp, #112]	; 0x70
   65f80:	adc	r9, r9, r1
   65f84:	mov	r1, r3
   65f88:	strd	r8, [r3, #-184]	; 0xffffff48
   65f8c:	ldrd	r2, [sp, #232]	; 0xe8
   65f90:	ldrd	r8, [r1, #-176]	; 0xffffff50
   65f94:	adds	r2, r2, sl
   65f98:	adc	r3, r3, fp
   65f9c:	adds	r4, r4, r6
   65fa0:	adc	r5, r5, r7
   65fa4:	cmp	r9, #0
   65fa8:	cmpeq	r8, #127	; 0x7f
   65fac:	strd	r2, [sp, #232]	; 0xe8
   65fb0:	strd	r4, [sp, #224]	; 0xe0
   65fb4:	bhi	57b80 <__read_chk@plt+0x516fc>
   65fb8:	add	ip, sp, #7168	; 0x1c00
   65fbc:	mov	r2, #127	; 0x7f
   65fc0:	mov	r3, #0
   65fc4:	ldrd	sl, [ip, #120]	; 0x78
   65fc8:	and	sl, sl, r2
   65fcc:	and	fp, fp, r3
   65fd0:	strd	sl, [ip, #120]	; 0x78
   65fd4:	ldr	r0, [sp, #224]	; 0xe0
   65fd8:	ldr	r3, [sp, #228]	; 0xe4
   65fdc:	ldr	r6, [sp, #296]	; 0x128
   65fe0:	ldrb	r7, [sp, #224]	; 0xe0
   65fe4:	lsr	r4, r0, #8
   65fe8:	ldr	r8, [sp, #284]	; 0x11c
   65fec:	orr	r4, r4, r3, lsl #24
   65ff0:	ldr	r9, [sp, #300]	; 0x12c
   65ff4:	lsr	r3, r6, #8
   65ff8:	ldr	sl, [sp, #1344]	; 0x540
   65ffc:	ldr	fp, [sp, #1348]	; 0x544
   66000:	ldr	r1, [sp, #272]	; 0x110
   66004:	orr	r3, r3, r9, lsl #24
   66008:	ldr	r5, [sp, #276]	; 0x114
   6600c:	lsr	ip, sl, #8
   66010:	strb	r7, [r8, #7]
   66014:	orr	ip, ip, fp, lsl #24
   66018:	ldr	r7, [sp, #1336]	; 0x538
   6601c:	lsr	r2, r1, #8
   66020:	ldr	r9, [sp, #1352]	; 0x548
   66024:	orr	r2, r2, r5, lsl #24
   66028:	ldr	r0, [sp, #232]	; 0xe8
   6602c:	ldr	r8, [sp, #1340]	; 0x53c
   66030:	lsr	r7, r7, #8
   66034:	ldr	fp, [sp, #1356]	; 0x54c
   66038:	lsr	r9, r9, #8
   6603c:	ldr	r5, [sp, #304]	; 0x130
   66040:	lsr	sl, r0, #8
   66044:	ldr	r1, [sp, #236]	; 0xec
   66048:	orr	r7, r7, r8, lsl #24
   6604c:	ldr	r6, [sp, #308]	; 0x134
   66050:	orr	r9, r9, fp, lsl #24
   66054:	ldr	r8, [sp, #284]	; 0x11c
   66058:	add	fp, sp, #8192	; 0x2000
   6605c:	ldr	r0, [sp, #228]	; 0xe4
   66060:	lsr	r5, r5, #8
   66064:	str	r9, [sp, #32]
   66068:	orr	sl, sl, r1, lsl #24
   6606c:	ldrb	r9, [sp, #296]	; 0x128
   66070:	orr	r5, r5, r6, lsl #24
   66074:	ldr	r1, [sp, #276]	; 0x114
   66078:	str	r5, [sp, #88]	; 0x58
   6607c:	str	r7, [sp, #24]
   66080:	lsr	r7, r0, #8
   66084:	ldrb	r5, [sp, #272]	; 0x110
   66088:	lsr	r6, r1, #8
   6608c:	ldr	r0, [fp, #-904]	; 0xfffffc78
   66090:	ldr	fp, [sp, #284]	; 0x11c
   66094:	strb	r9, [r8, #23]
   66098:	ldrb	r9, [sp, #1344]	; 0x540
   6609c:	ldr	r1, [sp, #300]	; 0x12c
   660a0:	strb	r5, [r8, #15]
   660a4:	ldr	r8, [sp, #1348]	; 0x544
   660a8:	strb	r9, [fp, #31]
   660ac:	lsr	r5, r1, #8
   660b0:	ldr	r9, [sp, #236]	; 0xec
   660b4:	lsr	r1, r8, #8
   660b8:	strb	r4, [fp, #6]
   660bc:	lsr	r4, r4, #8
   660c0:	lsr	r8, r9, #8
   660c4:	ldrb	r9, [sp, #232]	; 0xe8
   660c8:	orr	r4, r4, r7, lsl #24
   660cc:	strb	r9, [fp, #39]	; 0x27
   660d0:	ldr	fp, [sp, #228]	; 0xe4
   660d4:	lsr	r7, fp, #16
   660d8:	lsr	r9, fp, #24
   660dc:	ldr	fp, [sp, #284]	; 0x11c
   660e0:	strb	r2, [fp, #14]
   660e4:	lsr	r2, r2, #8
   660e8:	strb	r4, [fp, #5]
   660ec:	orr	r2, r2, r6, lsl #24
   660f0:	ldr	fp, [sp, #1340]	; 0x53c
   660f4:	lsr	r4, r4, #8
   660f8:	ldr	r6, [sp, #308]	; 0x134
   660fc:	orr	r4, r4, r7, lsl #24
   66100:	lsr	r7, r6, #8
   66104:	lsr	r6, fp, #8
   66108:	ldr	fp, [sp, #284]	; 0x11c
   6610c:	strb	r4, [fp, #4]
   66110:	lsr	r4, r4, #8
   66114:	orr	r4, r4, r9, lsl #24
   66118:	ldr	r9, [sp, #1356]	; 0x54c
   6611c:	strb	r3, [fp, #22]
   66120:	lsr	r3, r3, #8
   66124:	strb	r2, [fp, #13]
   66128:	orr	r3, r3, r5, lsl #24
   6612c:	strb	r4, [fp, #3]
   66130:	lsr	r5, r9, #8
   66134:	strb	r3, [fp, #21]
   66138:	lsr	r9, r4, #8
   6613c:	strb	r9, [fp, #2]
   66140:	lsr	r9, r4, #16
   66144:	lsr	r4, r4, #24
   66148:	strb	r9, [fp, #1]
   6614c:	strb	r4, [fp]
   66150:	lsr	r2, r2, #8
   66154:	ldr	fp, [sp, #276]	; 0x114
   66158:	lsr	r3, r3, #8
   6615c:	lsr	r9, fp, #16
   66160:	lsr	r4, fp, #24
   66164:	ldr	fp, [sp, #284]	; 0x11c
   66168:	orr	r2, r2, r9, lsl #24
   6616c:	ldr	r9, [sp, #24]
   66170:	strb	ip, [fp, #30]
   66174:	lsr	ip, ip, #8
   66178:	orr	ip, ip, r1, lsl #24
   6617c:	lsr	r1, sl, #8
   66180:	orr	r1, r1, r8, lsl #24
   66184:	ldr	r8, [sp, #88]	; 0x58
   66188:	ldr	fp, [sp, #32]
   6618c:	lsr	r9, r9, #8
   66190:	orr	r9, r9, r6, lsl #24
   66194:	ldr	r6, [sp, #300]	; 0x12c
   66198:	lsr	r8, r8, #8
   6619c:	str	r9, [sp, #16]
   661a0:	orr	r8, r8, r7, lsl #24
   661a4:	ldr	r7, [sp, #284]	; 0x11c
   661a8:	str	r8, [sp, #112]	; 0x70
   661ac:	lsr	fp, fp, #8
   661b0:	ldr	r8, [sp, #1348]	; 0x544
   661b4:	orr	fp, fp, r5, lsl #24
   661b8:	strb	r2, [r7, #12]
   661bc:	lsr	r5, r6, #16
   661c0:	str	fp, [sp, #56]	; 0x38
   661c4:	lsr	r2, r2, #8
   661c8:	lsr	r8, r8, #16
   661cc:	str	r8, [sp, #80]	; 0x50
   661d0:	ldr	fp, [sp, #236]	; 0xec
   661d4:	orr	r2, r2, r4, lsl #24
   661d8:	ldr	r9, [sp, #1348]	; 0x544
   661dc:	orr	r3, r3, r5, lsl #24
   661e0:	ldr	r7, [sp, #308]	; 0x134
   661e4:	lsr	r6, r6, #24
   661e8:	lsr	r4, fp, #24
   661ec:	str	r4, [sp]
   661f0:	lsr	r5, r9, #24
   661f4:	ldr	r4, [sp, #284]	; 0x11c
   661f8:	lsr	r9, fp, #16
   661fc:	ldr	fp, [sp, #1340]	; 0x53c
   66200:	lsr	r8, r7, #16
   66204:	strb	r3, [r4, #20]
   66208:	lsr	r3, r3, #8
   6620c:	lsr	r7, fp, #16
   66210:	lsr	fp, r2, #8
   66214:	strb	fp, [r4, #10]
   66218:	orr	r3, r3, r6, lsl #24
   6621c:	ldr	fp, [sp, #1356]	; 0x54c
   66220:	strb	r2, [r4, #11]
   66224:	lsr	r6, fp, #16
   66228:	lsr	fp, r2, #16
   6622c:	strb	fp, [r4, #9]
   66230:	lsr	fp, ip, #8
   66234:	ldr	r4, [sp, #80]	; 0x50
   66238:	lsr	r2, r2, #24
   6623c:	orr	fp, fp, r4, lsl #24
   66240:	ldr	r4, [sp, #284]	; 0x11c
   66244:	strb	ip, [r4, #29]
   66248:	lsr	ip, r1, #8
   6624c:	orr	ip, ip, r9, lsl #24
   66250:	ldr	r9, [sp, #112]	; 0x70
   66254:	strb	r2, [r4, #8]
   66258:	lsr	r2, r3, #8
   6625c:	strb	r3, [r4, #19]
   66260:	strb	r2, [r4, #18]
   66264:	lsr	r2, r9, #8
   66268:	lsr	r9, r3, #16
   6626c:	strb	r9, [r4, #17]
   66270:	ldr	r4, [sp, #16]
   66274:	orr	r2, r2, r8, lsl #24
   66278:	ldr	r9, [sp, #56]	; 0x38
   6627c:	lsr	r3, r3, #24
   66280:	lsr	r8, r4, #8
   66284:	ldr	r4, [sp, #284]	; 0x11c
   66288:	orr	r8, r8, r7, lsl #24
   6628c:	lsr	r7, r9, #8
   66290:	orr	r7, r7, r6, lsl #24
   66294:	ldr	r6, [sp, #308]	; 0x134
   66298:	strb	r3, [r4, #16]
   6629c:	strb	fp, [r4, #28]
   662a0:	lsr	fp, fp, #8
   662a4:	lsr	r3, r6, #24
   662a8:	ldr	r6, [sp, #284]	; 0x11c
   662ac:	orr	fp, fp, r5, lsl #24
   662b0:	strb	fp, [r4, #27]
   662b4:	ldr	r4, [sp, #1340]	; 0x53c
   662b8:	lsr	r5, fp, #8
   662bc:	strb	r5, [r6, #26]
   662c0:	lsr	r5, fp, #16
   662c4:	strb	r5, [r6, #25]
   662c8:	ldr	r5, [sp, #284]	; 0x11c
   662cc:	lsr	r9, r4, #24
   662d0:	lsr	fp, fp, #24
   662d4:	ldr	r4, [sp, #1356]	; 0x54c
   662d8:	strb	fp, [r5, #24]
   662dc:	strb	sl, [r5, #38]	; 0x26
   662e0:	lsr	r6, r4, #24
   662e4:	ldrb	sl, [sp, #304]	; 0x130
   662e8:	lsr	r4, r2, #8
   662ec:	ldr	fp, [sp]
   662f0:	orr	r4, r4, r3, lsl #24
   662f4:	lsr	r3, r7, #8
   662f8:	strb	sl, [r5, #47]	; 0x2f
   662fc:	lsr	sl, r8, #8
   66300:	orr	sl, sl, r9, lsl #24
   66304:	ldr	r9, [sp, #284]	; 0x11c
   66308:	lsr	r5, ip, #8
   6630c:	orr	r3, r3, r6, lsl #24
   66310:	orr	r5, r5, fp, lsl #24
   66314:	ldrb	r6, [sp, #1336]	; 0x538
   66318:	strb	ip, [r9, #36]	; 0x24
   6631c:	ldrb	fp, [sp, #1352]	; 0x548
   66320:	ldr	ip, [sp, #284]	; 0x11c
   66324:	strb	r6, [r9, #55]	; 0x37
   66328:	lsr	r6, r5, #8
   6632c:	strb	fp, [r9, #63]	; 0x3f
   66330:	strb	r1, [r9, #37]	; 0x25
   66334:	lsr	r1, r5, #16
   66338:	strb	r5, [ip, #35]	; 0x23
   6633c:	lsr	r9, r5, #24
   66340:	lsr	r5, r4, #8
   66344:	str	r5, [sp]
   66348:	strb	r9, [ip, #32]
   6634c:	lsr	r9, sl, #8
   66350:	ldr	r5, [sp, #112]	; 0x70
   66354:	str	r9, [sp, #40]	; 0x28
   66358:	ldr	r9, [sp]
   6635c:	strb	r6, [ip, #34]	; 0x22
   66360:	lsr	r6, r4, #16
   66364:	str	r6, [sp, #8]
   66368:	lsr	r6, r4, #24
   6636c:	strb	r5, [ip, #45]	; 0x2d
   66370:	strb	r9, [ip, #42]	; 0x2a
   66374:	ldr	fp, [sp, #88]	; 0x58
   66378:	ldr	r9, [sp, #284]	; 0x11c
   6637c:	ldr	r5, [sp, #8]
   66380:	strb	r1, [ip, #33]	; 0x21
   66384:	lsr	r1, sl, #16
   66388:	strb	fp, [ip, #46]	; 0x2e
   6638c:	lsr	fp, sl, #24
   66390:	strb	r2, [ip, #44]	; 0x2c
   66394:	lsr	r2, r3, #8
   66398:	strb	r4, [ip, #43]	; 0x2b
   6639c:	lsr	r4, r3, #16
   663a0:	strb	r5, [r9, #41]	; 0x29
   663a4:	lsr	ip, r3, #24
   663a8:	strb	r6, [r9, #40]	; 0x28
   663ac:	ldr	r5, [sp, #24]
   663b0:	ldr	r6, [sp, #16]
   663b4:	strb	r5, [r9, #54]	; 0x36
   663b8:	strb	r6, [r9, #53]	; 0x35
   663bc:	strb	r8, [r9, #52]	; 0x34
   663c0:	strb	sl, [r9, #51]	; 0x33
   663c4:	ldr	r8, [sp, #40]	; 0x28
   663c8:	strb	fp, [r9, #48]	; 0x30
   663cc:	ldr	sl, [sp, #32]
   663d0:	ldr	fp, [sp, #56]	; 0x38
   663d4:	strb	r8, [r9, #50]	; 0x32
   663d8:	strb	r1, [r9, #49]	; 0x31
   663dc:	strb	sl, [r9, #62]	; 0x3e
   663e0:	strb	fp, [r9, #61]	; 0x3d
   663e4:	strb	r7, [r9, #60]	; 0x3c
   663e8:	strb	r3, [r9, #59]	; 0x3b
   663ec:	strb	r2, [r9, #58]	; 0x3a
   663f0:	strb	r4, [r9, #57]	; 0x39
   663f4:	strb	ip, [r9, #56]	; 0x38
   663f8:	add	sp, sp, #7296	; 0x1c80
   663fc:	add	sp, sp, #4
   66400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66404:	push	{r3, r4, r5, r6, r7, lr}
   66408:	mov	r5, r0
   6640c:	bl	5e48 <FIPS_mode@plt>
   66410:	ldr	r6, [pc, #144]	; 664a8 <__read_chk@plt+0x60024>
   66414:	add	r6, pc, r6
   66418:	cmp	r0, #0
   6641c:	ldrne	r6, [pc, #136]	; 664ac <__read_chk@plt+0x60028>
   66420:	addne	r6, pc, r6
   66424:	addne	r6, r6, #256	; 0x100
   66428:	ldr	r4, [r6]
   6642c:	cmp	r4, #0
   66430:	beq	664a0 <__read_chk@plt+0x6001c>
   66434:	ldr	r7, [pc, #116]	; 664b0 <__read_chk@plt+0x6002c>
   66438:	add	r7, pc, r7
   6643c:	b	66478 <__read_chk@plt+0x5fff4>
   66440:	bl	5680 <strncmp@plt>
   66444:	cmp	r0, #0
   66448:	mov	r0, r4
   6644c:	bne	6646c <__read_chk@plt+0x5ffe8>
   66450:	bl	6088 <strlen@plt>
   66454:	mov	r1, r5
   66458:	mov	r2, r0
   6645c:	mov	r0, r4
   66460:	bl	5680 <strncmp@plt>
   66464:	cmp	r0, #0
   66468:	beq	66498 <__read_chk@plt+0x60014>
   6646c:	ldr	r4, [r6, #16]!
   66470:	cmp	r4, #0
   66474:	beq	664a0 <__read_chk@plt+0x6001c>
   66478:	mov	r1, r5
   6647c:	mov	r0, r4
   66480:	bl	61d8 <strcmp@plt>
   66484:	mov	r1, r7
   66488:	mov	r2, #4
   6648c:	cmp	r0, #0
   66490:	mov	r0, r5
   66494:	bne	66440 <__read_chk@plt+0x5ffbc>
   66498:	mov	r0, r6
   6649c:	pop	{r3, r4, r5, r6, r7, pc}
   664a0:	mov	r0, r4
   664a4:	pop	{r3, r4, r5, r6, r7, pc}
   664a8:	muleq	r5, r0, ip
   664ac:	andeq	r9, r5, r4, lsl #25
   664b0:	andeq	r8, r2, r8, asr r3
   664b4:	ldr	r0, [pc, #132]	; 66540 <__read_chk@plt+0x600bc>
   664b8:	push	{r3, r4, r5, lr}
   664bc:	add	r0, pc, r0
   664c0:	mov	r4, r2
   664c4:	ldr	r5, [r2, #4]
   664c8:	bl	401e0 <__read_chk@plt+0x39d5c>
   664cc:	ldr	r2, [pc, #112]	; 66544 <__read_chk@plt+0x600c0>
   664d0:	mov	r1, #21
   664d4:	mov	r0, r4
   664d8:	add	r2, pc, r2
   664dc:	bl	4b358 <__read_chk@plt+0x44ed4>
   664e0:	mov	r0, r4
   664e4:	bl	44cb8 <__read_chk@plt+0x3e834>
   664e8:	subs	r1, r0, #0
   664ec:	beq	664f8 <__read_chk@plt+0x60074>
   664f0:	mov	r0, r1
   664f4:	pop	{r3, r4, r5, pc}
   664f8:	mov	r0, r4
   664fc:	bl	42e28 <__read_chk@plt+0x3c9a4>
   66500:	subs	r4, r0, #0
   66504:	beq	66510 <__read_chk@plt+0x6008c>
   66508:	mov	r0, r4
   6650c:	pop	{r3, r4, r5, pc}
   66510:	mov	r3, #1
   66514:	ldr	r0, [r5, #60]	; 0x3c
   66518:	str	r3, [r5, #64]	; 0x40
   6651c:	bl	2634c <__read_chk@plt+0x1fec8>
   66520:	ldr	r3, [r5, #68]	; 0x44
   66524:	ldr	r0, [r5, #28]
   66528:	bic	r3, r3, #1
   6652c:	str	r3, [r5, #68]	; 0x44
   66530:	bl	55a8 <free@plt>
   66534:	str	r4, [r5, #28]
   66538:	mov	r0, r4
   6653c:	pop	{r3, r4, r5, pc}
   66540:	ldrdeq	r8, [r2], -ip
   66544:	andeq	r0, r0, r8, rrx
   66548:	push	{r3, r4, r5, lr}
   6654c:	mov	r2, r1
   66550:	ldr	r3, [pc, #84]	; 665ac <__read_chk@plt+0x60128>
   66554:	mov	r5, r1
   66558:	ldr	ip, [pc, #80]	; 665b0 <__read_chk@plt+0x6012c>
   6655c:	mov	r1, r0
   66560:	add	r3, pc, r3
   66564:	ldr	r0, [pc, #72]	; 665b4 <__read_chk@plt+0x60130>
   66568:	ldr	r3, [r3, ip]
   6656c:	add	r0, pc, r0
   66570:	ldr	r4, [r3]
   66574:	bl	4005c <__read_chk@plt+0x39bd8>
   66578:	mov	r1, #3
   6657c:	mov	r0, r4
   66580:	bl	44d08 <__read_chk@plt+0x3e884>
   66584:	cmp	r0, #0
   66588:	popne	{r3, r4, r5, pc}
   6658c:	mov	r1, r5
   66590:	mov	r0, r4
   66594:	bl	44be0 <__read_chk@plt+0x3e75c>
   66598:	cmp	r0, #0
   6659c:	popne	{r3, r4, r5, pc}
   665a0:	mov	r0, r4
   665a4:	pop	{r3, r4, r5, lr}
   665a8:	b	44ec0 <__read_chk@plt+0x3ea3c>
   665ac:	muleq	r5, ip, r3
   665b0:	muleq	r0, ip, r6
   665b4:	andeq	r8, r2, r8, asr #4
   665b8:	ldr	r3, [pc, #44]	; 665ec <__read_chk@plt+0x60168>
   665bc:	mov	r1, #1
   665c0:	push	{r4, lr}
   665c4:	mov	r2, #49	; 0x31
   665c8:	add	r3, pc, r3
   665cc:	mov	r4, r0
   665d0:	bl	4b320 <__read_chk@plt+0x44e9c>
   665d4:	ldr	r2, [pc, #20]	; 665f0 <__read_chk@plt+0x6016c>
   665d8:	mov	r0, r4
   665dc:	mov	r1, #20
   665e0:	add	r2, pc, r2
   665e4:	pop	{r4, lr}
   665e8:	b	4b358 <__read_chk@plt+0x44ed4>
   665ec:			; <UNDEFINED> instruction: 0xffffff78
   665f0:	muleq	r0, ip, sl
   665f4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   665f8:	mov	r4, #0
   665fc:	ldr	r5, [pc, #116]	; 66678 <__read_chk@plt+0x601f4>
   66600:	mov	r9, r0
   66604:	mov	r6, r4
   66608:	add	r5, pc, r5
   6660c:	add	r5, r5, #16
   66610:	b	6662c <__read_chk@plt+0x601a8>
   66614:	ldr	r1, [r5, #-16]
   66618:	mov	r6, r8
   6661c:	bl	6010 <memcpy@plt>
   66620:	ldr	r3, [r5], #16
   66624:	cmp	r3, #0
   66628:	beq	66670 <__read_chk@plt+0x601ec>
   6662c:	cmp	r6, #0
   66630:	strbne	r9, [r6, r4]
   66634:	ldr	r0, [r5, #-16]
   66638:	add	r7, r4, #1
   6663c:	moveq	r7, r4
   66640:	bl	6088 <strlen@plt>
   66644:	add	r4, r0, r7
   66648:	mov	r8, r0
   6664c:	add	r1, r4, #2
   66650:	mov	r0, r6
   66654:	bl	5c20 <realloc@plt>
   66658:	add	r2, r8, #1
   6665c:	subs	r8, r0, #0
   66660:	add	r0, r8, r7
   66664:	bne	66614 <__read_chk@plt+0x60190>
   66668:	mov	r0, r6
   6666c:	bl	55a8 <free@plt>
   66670:	mov	r0, r8
   66674:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   66678:	muleq	r5, ip, sl
   6667c:	push	{r4, r5, r6, r7, r8, lr}
   66680:	subs	r7, r0, #0
   66684:	beq	66694 <__read_chk@plt+0x60210>
   66688:	ldrb	r3, [r7]
   6668c:	cmp	r3, #0
   66690:	bne	6669c <__read_chk@plt+0x60218>
   66694:	mov	r0, #0
   66698:	pop	{r4, r5, r6, r7, r8, pc}
   6669c:	bl	5a10 <__strdup@plt>
   666a0:	subs	r8, r0, #0
   666a4:	beq	66694 <__read_chk@plt+0x60210>
   666a8:	mov	r1, #44	; 0x2c
   666ac:	mov	r5, r8
   666b0:	bl	640c <strchr@plt>
   666b4:	mov	r6, #0
   666b8:	cmp	r0, #0
   666bc:	addne	r4, r0, #1
   666c0:	movne	r3, #0
   666c4:	strbne	r3, [r0]
   666c8:	ldrb	r3, [r5]
   666cc:	moveq	r4, r0
   666d0:	mov	r0, r5
   666d4:	cmp	r3, #0
   666d8:	beq	66724 <__read_chk@plt+0x602a0>
   666dc:	bl	66404 <__read_chk@plt+0x5ff80>
   666e0:	mov	r1, #44	; 0x2c
   666e4:	cmp	r0, #0
   666e8:	mov	r0, r4
   666ec:	beq	6674c <__read_chk@plt+0x602c8>
   666f0:	cmp	r4, #0
   666f4:	beq	66724 <__read_chk@plt+0x602a0>
   666f8:	bl	640c <strchr@plt>
   666fc:	cmp	r0, #0
   66700:	strbne	r6, [r0]
   66704:	add	r2, r0, #1
   66708:	beq	66744 <__read_chk@plt+0x602c0>
   6670c:	mov	r5, r4
   66710:	mov	r4, r2
   66714:	ldrb	r3, [r5]
   66718:	mov	r0, r5
   6671c:	cmp	r3, #0
   66720:	bne	666dc <__read_chk@plt+0x60258>
   66724:	ldr	r0, [pc, #92]	; 66788 <__read_chk@plt+0x60304>
   66728:	mov	r1, r7
   6672c:	add	r0, pc, r0
   66730:	bl	402b0 <__read_chk@plt+0x39e2c>
   66734:	mov	r0, r8
   66738:	bl	55a8 <free@plt>
   6673c:	mov	r0, #1
   66740:	pop	{r4, r5, r6, r7, r8, pc}
   66744:	mov	r2, r0
   66748:	b	6670c <__read_chk@plt+0x60288>
   6674c:	bl	5e48 <FIPS_mode@plt>
   66750:	mov	r1, r5
   66754:	cmp	r0, #0
   66758:	beq	66778 <__read_chk@plt+0x602f4>
   6675c:	ldr	r0, [pc, #40]	; 6678c <__read_chk@plt+0x60308>
   66760:	add	r0, pc, r0
   66764:	bl	4005c <__read_chk@plt+0x39bd8>
   66768:	mov	r0, r8
   6676c:	bl	55a8 <free@plt>
   66770:	mov	r0, #0
   66774:	pop	{r4, r5, r6, r7, r8, pc}
   66778:	ldr	r0, [pc, #16]	; 66790 <__read_chk@plt+0x6030c>
   6677c:	add	r0, pc, r0
   66780:	bl	4005c <__read_chk@plt+0x39bd8>
   66784:	b	66768 <__read_chk@plt+0x602e4>
   66788:	strdeq	r8, [r2], -ip
   6678c:	andeq	r8, r2, r8, ror r0
   66790:	andeq	r8, r2, r4, lsl #1
   66794:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   66798:	subs	r5, r0, #0
   6679c:	mov	r4, r1
   667a0:	beq	66924 <__read_chk@plt+0x604a0>
   667a4:	ldrb	r0, [r5]
   667a8:	cmp	r0, #0
   667ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   667b0:	cmp	r1, #0
   667b4:	beq	66900 <__read_chk@plt+0x6047c>
   667b8:	ldrb	r3, [r1]
   667bc:	cmp	r3, #0
   667c0:	beq	66900 <__read_chk@plt+0x6047c>
   667c4:	mov	r0, r1
   667c8:	bl	6088 <strlen@plt>
   667cc:	cmp	r0, #1048576	; 0x100000
   667d0:	mov	r8, r0
   667d4:	bhi	6690c <__read_chk@plt+0x60488>
   667d8:	mov	r0, r5
   667dc:	add	r8, r8, #2
   667e0:	bl	6088 <strlen@plt>
   667e4:	add	r8, r8, r0
   667e8:	mov	r0, r4
   667ec:	bl	5a10 <__strdup@plt>
   667f0:	subs	r9, r0, #0
   667f4:	beq	66914 <__read_chk@plt+0x60490>
   667f8:	mov	r0, #1
   667fc:	mov	r1, r8
   66800:	bl	5f80 <calloc@plt>
   66804:	subs	r6, r0, #0
   66808:	beq	66914 <__read_chk@plt+0x60490>
   6680c:	mov	r1, r5
   66810:	mov	r2, r8
   66814:	bl	7ae18 <__read_chk@plt+0x74994>
   66818:	mov	r0, r9
   6681c:	mov	r1, #44	; 0x2c
   66820:	ldr	sl, [pc, #260]	; 6692c <__read_chk@plt+0x604a8>
   66824:	bl	640c <strchr@plt>
   66828:	mov	r5, r9
   6682c:	mov	r7, #0
   66830:	add	sl, pc, sl
   66834:	cmp	r0, #0
   66838:	addne	r4, r0, #1
   6683c:	movne	r3, #0
   66840:	moveq	r4, r0
   66844:	strbne	r3, [r0]
   66848:	b	6687c <__read_chk@plt+0x603f8>
   6684c:	bl	55a8 <free@plt>
   66850:	cmp	r4, #0
   66854:	mov	r1, #44	; 0x2c
   66858:	mov	r0, r4
   6685c:	beq	668e8 <__read_chk@plt+0x60464>
   66860:	bl	640c <strchr@plt>
   66864:	cmp	r0, #0
   66868:	strbne	r7, [r0]
   6686c:	add	r2, r0, #1
   66870:	beq	668f8 <__read_chk@plt+0x60474>
   66874:	mov	r5, r4
   66878:	mov	r4, r2
   6687c:	ldrb	r3, [r5]
   66880:	mov	r2, #0
   66884:	mov	r1, r5
   66888:	mov	r0, r6
   6688c:	cmp	r3, r2
   66890:	beq	668e8 <__read_chk@plt+0x60464>
   66894:	bl	407d8 <__read_chk@plt+0x3a354>
   66898:	cmp	r0, #0
   6689c:	bne	6684c <__read_chk@plt+0x603c8>
   668a0:	mov	r1, sl
   668a4:	mov	r2, r8
   668a8:	mov	r0, r6
   668ac:	bl	7ad44 <__read_chk@plt+0x748c0>
   668b0:	mov	r1, r5
   668b4:	mov	r2, r8
   668b8:	cmp	r8, r0
   668bc:	mov	r0, r6
   668c0:	bls	668d0 <__read_chk@plt+0x6044c>
   668c4:	bl	7ad44 <__read_chk@plt+0x748c0>
   668c8:	cmp	r8, r0
   668cc:	bhi	66850 <__read_chk@plt+0x603cc>
   668d0:	mov	r0, r9
   668d4:	bl	55a8 <free@plt>
   668d8:	mov	r0, r6
   668dc:	bl	55a8 <free@plt>
   668e0:	mov	r0, #0
   668e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   668e8:	mov	r0, r9
   668ec:	bl	55a8 <free@plt>
   668f0:	mov	r0, r6
   668f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   668f8:	mov	r2, r0
   668fc:	b	66874 <__read_chk@plt+0x603f0>
   66900:	mov	r0, r5
   66904:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   66908:	b	5a10 <__strdup@plt>
   6690c:	mov	r0, #0
   66910:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   66914:	mov	r0, r9
   66918:	bl	55a8 <free@plt>
   6691c:	mov	r0, #0
   66920:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   66924:	mov	r0, r5
   66928:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6692c:	ldrdeq	sl, [r1], -r0
   66930:	push	{r3, r4, r5, lr}
   66934:	subs	r4, r1, #0
   66938:	mov	r1, r0
   6693c:	beq	6696c <__read_chk@plt+0x604e8>
   66940:	ldr	r3, [r4]
   66944:	cmp	r3, #0
   66948:	beq	6696c <__read_chk@plt+0x604e8>
   6694c:	ldrb	r2, [r3]
   66950:	cmp	r2, #0
   66954:	beq	6696c <__read_chk@plt+0x604e8>
   66958:	cmp	r2, #43	; 0x2b
   6695c:	movne	r3, #0
   66960:	beq	66984 <__read_chk@plt+0x60500>
   66964:	mov	r0, r3
   66968:	pop	{r3, r4, r5, pc}
   6696c:	mov	r0, r1
   66970:	bl	5a10 <__strdup@plt>
   66974:	mov	r3, #0
   66978:	str	r0, [r4]
   6697c:	mov	r0, r3
   66980:	pop	{r3, r4, r5, pc}
   66984:	add	r1, r3, #1
   66988:	bl	66794 <__read_chk@plt+0x60310>
   6698c:	subs	r5, r0, #0
   66990:	beq	669ac <__read_chk@plt+0x60528>
   66994:	ldr	r0, [r4]
   66998:	bl	55a8 <free@plt>
   6699c:	mov	r3, #0
   669a0:	str	r5, [r4]
   669a4:	mov	r0, r3
   669a8:	pop	{r3, r4, r5, pc}
   669ac:	mvn	r3, #1
   669b0:	b	66964 <__read_chk@plt+0x604e0>
   669b4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   669b8:	subs	r8, r0, #0
   669bc:	beq	669cc <__read_chk@plt+0x60548>
   669c0:	ldrb	r3, [r8]
   669c4:	cmp	r3, #0
   669c8:	bne	669d4 <__read_chk@plt+0x60550>
   669cc:	mov	r0, #0
   669d0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   669d4:	bl	5a10 <__strdup@plt>
   669d8:	subs	r9, r0, #0
   669dc:	beq	66a74 <__read_chk@plt+0x605f0>
   669e0:	mov	r1, #44	; 0x2c
   669e4:	bl	640c <strchr@plt>
   669e8:	cmp	r0, #0
   669ec:	moveq	r4, r0
   669f0:	addne	r4, r0, #1
   669f4:	movne	r3, #0
   669f8:	strbne	r3, [r0]
   669fc:	ldrb	r3, [r9]
   66a00:	cmp	r3, #0
   66a04:	beq	66a74 <__read_chk@plt+0x605f0>
   66a08:	ldr	r7, [pc, #172]	; 66abc <__read_chk@plt+0x60638>
   66a0c:	mov	r5, r9
   66a10:	add	r7, pc, r7
   66a14:	mov	r0, r5
   66a18:	mov	r1, r7
   66a1c:	mov	r2, #4
   66a20:	bl	5680 <strncmp@plt>
   66a24:	subs	r6, r0, #0
   66a28:	mov	r0, r5
   66a2c:	bne	66a9c <__read_chk@plt+0x60618>
   66a30:	bl	66404 <__read_chk@plt+0x5ff80>
   66a34:	mov	r1, #44	; 0x2c
   66a38:	cmp	r0, #0
   66a3c:	mov	r0, r4
   66a40:	beq	66a9c <__read_chk@plt+0x60618>
   66a44:	cmp	r4, #0
   66a48:	beq	66a74 <__read_chk@plt+0x605f0>
   66a4c:	bl	640c <strchr@plt>
   66a50:	cmp	r0, #0
   66a54:	strbne	r6, [r0]
   66a58:	add	r2, r0, #1
   66a5c:	beq	66a94 <__read_chk@plt+0x60610>
   66a60:	ldrb	r3, [r4]
   66a64:	mov	r5, r4
   66a68:	mov	r4, r2
   66a6c:	cmp	r3, #0
   66a70:	bne	66a14 <__read_chk@plt+0x60590>
   66a74:	ldr	r0, [pc, #68]	; 66ac0 <__read_chk@plt+0x6063c>
   66a78:	mov	r1, r8
   66a7c:	add	r0, pc, r0
   66a80:	bl	402b0 <__read_chk@plt+0x39e2c>
   66a84:	mov	r0, r9
   66a88:	bl	55a8 <free@plt>
   66a8c:	mov	r0, #1
   66a90:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   66a94:	mov	r2, r0
   66a98:	b	66a60 <__read_chk@plt+0x605dc>
   66a9c:	ldr	r0, [pc, #32]	; 66ac4 <__read_chk@plt+0x60640>
   66aa0:	mov	r1, r5
   66aa4:	add	r0, pc, r0
   66aa8:	bl	4005c <__read_chk@plt+0x39bd8>
   66aac:	mov	r0, r9
   66ab0:	bl	55a8 <free@plt>
   66ab4:	mov	r0, #0
   66ab8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   66abc:	andeq	r7, r2, r0, lsl #27
   66ac0:	andeq	r7, r2, r8, lsr #27
   66ac4:	andeq	r7, r2, ip, asr sp
   66ac8:	push	{r4, r5, r6, lr}
   66acc:	mov	r6, r1
   66ad0:	mov	r5, r0
   66ad4:	bl	2634c <__read_chk@plt+0x1fec8>
   66ad8:	mov	r4, #16
   66adc:	mov	r0, r5
   66ae0:	mov	r1, #0
   66ae4:	bl	2ebdc <__read_chk@plt+0x28758>
   66ae8:	cmp	r0, #0
   66aec:	popne	{r4, r5, r6, pc}
   66af0:	subs	r4, r4, #1
   66af4:	bne	66adc <__read_chk@plt+0x60658>
   66af8:	ldr	r1, [r6, r4]
   66afc:	mov	r0, r5
   66b00:	bl	2ed04 <__read_chk@plt+0x28880>
   66b04:	add	r4, r4, #4
   66b08:	subs	r1, r0, #0
   66b0c:	bne	66b28 <__read_chk@plt+0x606a4>
   66b10:	cmp	r4, #40	; 0x28
   66b14:	bne	66af8 <__read_chk@plt+0x60674>
   66b18:	mov	r0, r5
   66b1c:	bl	2ebdc <__read_chk@plt+0x28758>
   66b20:	subs	r1, r0, #0
   66b24:	beq	66b30 <__read_chk@plt+0x606ac>
   66b28:	mov	r0, r1
   66b2c:	pop	{r4, r5, r6, pc}
   66b30:	mov	r0, r5
   66b34:	pop	{r4, r5, r6, lr}
   66b38:	b	2eadc <__read_chk@plt+0x28658>
   66b3c:	push	{r3, r4, r5, lr}
   66b40:	subs	r5, r0, #0
   66b44:	popeq	{r3, r4, r5, pc}
   66b48:	mov	r4, #0
   66b4c:	ldr	r0, [r5, r4]
   66b50:	add	r4, r4, #4
   66b54:	bl	55a8 <free@plt>
   66b58:	cmp	r4, #40	; 0x28
   66b5c:	bne	66b4c <__read_chk@plt+0x606c8>
   66b60:	mov	r0, r5
   66b64:	pop	{r3, r4, r5, lr}
   66b68:	b	55a8 <free@plt>
   66b6c:	ldr	r3, [pc, #352]	; 66cd4 <__read_chk@plt+0x60850>
   66b70:	ldr	ip, [pc, #352]	; 66cd8 <__read_chk@plt+0x60854>
   66b74:	add	r3, pc, r3
   66b78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66b7c:	mov	r9, r2
   66b80:	ldr	r8, [r3, ip]
   66b84:	sub	sp, sp, #20
   66b88:	mov	r2, #0
   66b8c:	mov	r5, r0
   66b90:	mov	sl, r1
   66b94:	mov	r0, #10
   66b98:	ldr	r3, [r8]
   66b9c:	mov	r1, #4
   66ba0:	str	r2, [r9]
   66ba4:	str	r3, [sp, #12]
   66ba8:	bl	5f80 <calloc@plt>
   66bac:	subs	r4, r0, #0
   66bb0:	beq	66cc8 <__read_chk@plt+0x60844>
   66bb4:	mov	r0, r5
   66bb8:	bl	260f8 <__read_chk@plt+0x1fc74>
   66bbc:	subs	r5, r0, #0
   66bc0:	beq	66c68 <__read_chk@plt+0x607e4>
   66bc4:	mov	r1, #16
   66bc8:	bl	26afc <__read_chk@plt+0x20678>
   66bcc:	subs	fp, r0, #0
   66bd0:	beq	66c00 <__read_chk@plt+0x6077c>
   66bd4:	mov	r0, r4
   66bd8:	bl	66b3c <__read_chk@plt+0x606b8>
   66bdc:	mov	r0, r5
   66be0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   66be4:	mov	r0, fp
   66be8:	ldr	r2, [sp, #12]
   66bec:	ldr	r3, [r8]
   66bf0:	cmp	r2, r3
   66bf4:	bne	66cd0 <__read_chk@plt+0x6084c>
   66bf8:	add	sp, sp, #20
   66bfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66c00:	ldr	r7, [pc, #212]	; 66cdc <__read_chk@plt+0x60858>
   66c04:	mov	r1, fp
   66c08:	ldr	r6, [pc, #208]	; 66ce0 <__read_chk@plt+0x6085c>
   66c0c:	add	r7, pc, r7
   66c10:	str	fp, [sp, #8]
   66c14:	add	r6, pc, r6
   66c18:	b	66c4c <__read_chk@plt+0x607c8>
   66c1c:	ldr	r3, [sp, #8]
   66c20:	mov	r0, r7
   66c24:	add	r1, r6, r3, lsl #2
   66c28:	ldr	r2, [r4, r3, lsl #2]
   66c2c:	ldr	r1, [r1, #416]	; 0x1a0
   66c30:	bl	40248 <__read_chk@plt+0x39dc4>
   66c34:	ldr	r3, [sp, #8]
   66c38:	add	r3, r3, #1
   66c3c:	str	r3, [sp, #8]
   66c40:	cmp	r3, #9
   66c44:	bhi	66c70 <__read_chk@plt+0x607ec>
   66c48:	mov	r1, r3
   66c4c:	add	r1, r4, r1, lsl #2
   66c50:	mov	r0, r5
   66c54:	mov	r2, #0
   66c58:	bl	2e644 <__read_chk@plt+0x281c0>
   66c5c:	subs	fp, r0, #0
   66c60:	beq	66c1c <__read_chk@plt+0x60798>
   66c64:	b	66bd4 <__read_chk@plt+0x60750>
   66c68:	mvn	fp, #1
   66c6c:	b	66bd4 <__read_chk@plt+0x60750>
   66c70:	mov	r0, r5
   66c74:	add	r1, sp, #7
   66c78:	bl	2e3cc <__read_chk@plt+0x27f48>
   66c7c:	subs	fp, r0, #0
   66c80:	bne	66bd4 <__read_chk@plt+0x60750>
   66c84:	mov	r0, r5
   66c88:	add	r1, sp, #8
   66c8c:	bl	2e320 <__read_chk@plt+0x27e9c>
   66c90:	subs	fp, r0, #0
   66c94:	bne	66bd4 <__read_chk@plt+0x60750>
   66c98:	ldrb	r1, [sp, #7]
   66c9c:	cmp	sl, #0
   66ca0:	ldr	r0, [pc, #60]	; 66ce4 <__read_chk@plt+0x60860>
   66ca4:	strne	r1, [sl]
   66ca8:	add	r0, pc, r0
   66cac:	bl	40248 <__read_chk@plt+0x39dc4>
   66cb0:	ldr	r0, [pc, #48]	; 66ce8 <__read_chk@plt+0x60864>
   66cb4:	ldr	r1, [sp, #8]
   66cb8:	add	r0, pc, r0
   66cbc:	bl	40248 <__read_chk@plt+0x39dc4>
   66cc0:	str	r4, [r9]
   66cc4:	b	66bdc <__read_chk@plt+0x60758>
   66cc8:	mvn	r0, #1
   66ccc:	b	66be8 <__read_chk@plt+0x60764>
   66cd0:	bl	5d64 <__stack_chk_fail@plt>
   66cd4:	andeq	r9, r5, r8, lsl #27
   66cd8:	andeq	r0, r0, r8, asr #11
   66cdc:	andeq	r0, r2, r8, asr r0
   66ce0:	muleq	r5, r0, r4
   66ce4:	muleq	r2, r4, fp
   66ce8:	muleq	r2, ip, fp
   66cec:	push	{r4, lr}
   66cf0:	mov	r4, r0
   66cf4:	bl	665b8 <__read_chk@plt+0x60134>
   66cf8:	mov	r0, r4
   66cfc:	mov	r1, #21
   66d00:	bl	44d08 <__read_chk@plt+0x3e884>
   66d04:	cmp	r0, #0
   66d08:	popne	{r4, pc}
   66d0c:	mov	r0, r4
   66d10:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   66d14:	cmp	r0, #0
   66d18:	popne	{r4, pc}
   66d1c:	ldr	r0, [pc, #168]	; 66dcc <__read_chk@plt+0x60948>
   66d20:	add	r0, pc, r0
   66d24:	bl	401e0 <__read_chk@plt+0x39d5c>
   66d28:	ldr	r0, [pc, #160]	; 66dd0 <__read_chk@plt+0x6094c>
   66d2c:	add	r0, pc, r0
   66d30:	bl	401e0 <__read_chk@plt+0x39d5c>
   66d34:	ldr	r2, [pc, #152]	; 66dd4 <__read_chk@plt+0x60950>
   66d38:	mov	r0, r4
   66d3c:	mov	r1, #21
   66d40:	add	r2, pc, r2
   66d44:	bl	4b358 <__read_chk@plt+0x44ed4>
   66d48:	ldr	r3, [r4, #4]
   66d4c:	ldr	r3, [r3, #52]	; 0x34
   66d50:	cmp	r3, #0
   66d54:	bne	66d60 <__read_chk@plt+0x608dc>
   66d58:	mov	r0, #0
   66d5c:	pop	{r4, pc}
   66d60:	mov	r0, r4
   66d64:	mov	r1, #7
   66d68:	bl	44d08 <__read_chk@plt+0x3e884>
   66d6c:	cmp	r0, #0
   66d70:	popne	{r4, pc}
   66d74:	mov	r0, r4
   66d78:	mov	r1, #1
   66d7c:	bl	44be0 <__read_chk@plt+0x3e75c>
   66d80:	cmp	r0, #0
   66d84:	popne	{r4, pc}
   66d88:	ldr	r1, [pc, #72]	; 66dd8 <__read_chk@plt+0x60954>
   66d8c:	mov	r0, r4
   66d90:	add	r1, pc, r1
   66d94:	bl	44c04 <__read_chk@plt+0x3e780>
   66d98:	cmp	r0, #0
   66d9c:	popne	{r4, pc}
   66da0:	ldr	r1, [pc, #52]	; 66ddc <__read_chk@plt+0x60958>
   66da4:	mov	r0, r4
   66da8:	add	r1, pc, r1
   66dac:	bl	44c04 <__read_chk@plt+0x3e780>
   66db0:	cmp	r0, #0
   66db4:	popne	{r4, pc}
   66db8:	mov	r0, r4
   66dbc:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   66dc0:	cmp	r0, #0
   66dc4:	beq	66d58 <__read_chk@plt+0x608d4>
   66dc8:	pop	{r4, pc}
   66dcc:	andeq	r7, r2, r4, asr #22
   66dd0:	andeq	r7, r2, r0, asr fp
   66dd4:			; <UNDEFINED> instruction: 0xfffff76c
   66dd8:	andeq	r7, r2, r8, lsl #22
   66ddc:	andeq	r7, r2, r0, lsl #22
   66de0:	ldr	r3, [pc, #432]	; 66f98 <__read_chk@plt+0x60b14>
   66de4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   66de8:	mov	r5, r2
   66dec:	ldr	r2, [pc, #424]	; 66f9c <__read_chk@plt+0x60b18>
   66df0:	add	r3, pc, r3
   66df4:	ldr	r0, [pc, #420]	; 66fa0 <__read_chk@plt+0x60b1c>
   66df8:	sub	sp, sp, #36	; 0x24
   66dfc:	ldr	sl, [r5, #4]
   66e00:	ldr	r2, [r3, r2]
   66e04:	add	r0, pc, r0
   66e08:	ldr	r3, [r2]
   66e0c:	str	r2, [sp, #4]
   66e10:	str	r3, [sp, #28]
   66e14:	bl	401e0 <__read_chk@plt+0x39d5c>
   66e18:	ldr	r2, [pc, #388]	; 66fa4 <__read_chk@plt+0x60b20>
   66e1c:	mov	r0, r5
   66e20:	mov	r1, #7
   66e24:	add	r2, pc, r2
   66e28:	bl	4b358 <__read_chk@plt+0x44ed4>
   66e2c:	mov	r0, r5
   66e30:	add	r1, sp, #16
   66e34:	bl	44c58 <__read_chk@plt+0x3e7d4>
   66e38:	cmp	r0, #0
   66e3c:	bne	66f64 <__read_chk@plt+0x60ae0>
   66e40:	ldr	r3, [sp, #16]
   66e44:	cmp	r3, #0
   66e48:	beq	66f80 <__read_chk@plt+0x60afc>
   66e4c:	ldr	r9, [pc, #340]	; 66fa8 <__read_chk@plt+0x60b24>
   66e50:	add	r6, sp, #20
   66e54:	ldr	r8, [pc, #336]	; 66fac <__read_chk@plt+0x60b28>
   66e58:	mov	r4, r0
   66e5c:	ldr	r7, [pc, #332]	; 66fb0 <__read_chk@plt+0x60b2c>
   66e60:	add	r9, pc, r9
   66e64:	ldr	r2, [pc, #328]	; 66fb4 <__read_chk@plt+0x60b30>
   66e68:	add	r8, pc, r8
   66e6c:	ldr	r3, [pc, #324]	; 66fb8 <__read_chk@plt+0x60b34>
   66e70:	add	r7, pc, r7
   66e74:	add	r2, pc, r2
   66e78:	str	r2, [sp, #8]
   66e7c:	add	r3, pc, r3
   66e80:	str	r3, [sp, #12]
   66e84:	b	66ea4 <__read_chk@plt+0x60a20>
   66e88:	bl	55a8 <free@plt>
   66e8c:	ldr	r0, [sp, #24]
   66e90:	bl	55a8 <free@plt>
   66e94:	ldr	r3, [sp, #16]
   66e98:	add	r4, r4, #1
   66e9c:	cmp	r3, r4
   66ea0:	bls	66f80 <__read_chk@plt+0x60afc>
   66ea4:	mov	r2, #0
   66ea8:	mov	r0, r5
   66eac:	mov	r1, r6
   66eb0:	bl	44c88 <__read_chk@plt+0x3e804>
   66eb4:	subs	r2, r0, #0
   66eb8:	bne	66f8c <__read_chk@plt+0x60b08>
   66ebc:	mov	r0, r5
   66ec0:	add	r1, sp, #24
   66ec4:	bl	44c88 <__read_chk@plt+0x3e804>
   66ec8:	cmp	r0, #0
   66ecc:	bne	66f4c <__read_chk@plt+0x60ac8>
   66ed0:	ldr	r2, [sp, #20]
   66ed4:	mov	r0, r9
   66ed8:	mov	r1, r8
   66edc:	ldr	r3, [sp, #24]
   66ee0:	bl	401e0 <__read_chk@plt+0x39d5c>
   66ee4:	ldr	fp, [sp, #20]
   66ee8:	mov	r1, r7
   66eec:	mov	r0, fp
   66ef0:	bl	61d8 <strcmp@plt>
   66ef4:	subs	r2, r0, #0
   66ef8:	movne	r0, fp
   66efc:	bne	66e88 <__read_chk@plt+0x60a04>
   66f00:	ldr	r0, [sp, #8]
   66f04:	ldr	r1, [sp, #24]
   66f08:	bl	407d8 <__read_chk@plt+0x3a354>
   66f0c:	cmp	r0, #0
   66f10:	beq	66f20 <__read_chk@plt+0x60a9c>
   66f14:	mov	r3, #256	; 0x100
   66f18:	str	r3, [sl, #48]	; 0x30
   66f1c:	bl	55a8 <free@plt>
   66f20:	ldr	r0, [sp, #12]
   66f24:	mov	r2, #0
   66f28:	ldr	r1, [sp, #24]
   66f2c:	bl	407d8 <__read_chk@plt+0x3a354>
   66f30:	cmp	r0, #0
   66f34:	beq	66f44 <__read_chk@plt+0x60ac0>
   66f38:	mov	r3, #512	; 0x200
   66f3c:	str	r3, [sl, #48]	; 0x30
   66f40:	bl	55a8 <free@plt>
   66f44:	ldr	r0, [sp, #20]
   66f48:	b	66e88 <__read_chk@plt+0x60a04>
   66f4c:	mov	r2, r0
   66f50:	ldr	r0, [sp, #20]
   66f54:	str	r2, [sp]
   66f58:	bl	55a8 <free@plt>
   66f5c:	ldr	r2, [sp]
   66f60:	mov	r0, r2
   66f64:	ldr	r2, [sp, #4]
   66f68:	ldr	r1, [sp, #28]
   66f6c:	ldr	r3, [r2]
   66f70:	cmp	r1, r3
   66f74:	bne	66f94 <__read_chk@plt+0x60b10>
   66f78:	add	sp, sp, #36	; 0x24
   66f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   66f80:	mov	r0, r5
   66f84:	bl	44cb8 <__read_chk@plt+0x3e834>
   66f88:	b	66f64 <__read_chk@plt+0x60ae0>
   66f8c:	mov	r0, r2
   66f90:	b	66f64 <__read_chk@plt+0x60ae0>
   66f94:	bl	5d64 <__stack_chk_fail@plt>
   66f98:	andeq	r9, r5, ip, lsl #22
   66f9c:	andeq	r0, r0, r8, asr #11
   66fa0:	andeq	r7, r2, r0, asr #21
   66fa4:			; <UNDEFINED> instruction: 0xfffff71c
   66fa8:	andeq	r7, r2, r0, lsl #21
   66fac:	andeq	r7, r2, r4, lsl #18
   66fb0:	andeq	r7, r2, r8, lsr #20
   66fb4:	andeq	lr, r1, r0, ror #6
   66fb8:	andeq	lr, r1, r8, ror #6
   66fbc:	push	{r3, r4, r5, lr}
   66fc0:	mov	r5, r0
   66fc4:	ldr	r4, [r0, #4]
   66fc8:	cmp	r4, #0
   66fcc:	beq	67078 <__read_chk@plt+0x60bf4>
   66fd0:	ldr	r3, [r4, #68]	; 0x44
   66fd4:	ands	r3, r3, #1
   66fd8:	beq	66fe4 <__read_chk@plt+0x60b60>
   66fdc:	mov	r0, #0
   66fe0:	pop	{r3, r4, r5, pc}
   66fe4:	str	r3, [r4, #64]	; 0x40
   66fe8:	ldr	r0, [r4, #56]	; 0x38
   66fec:	bl	265d8 <__read_chk@plt+0x20154>
   66ff0:	cmp	r0, #15
   66ff4:	bls	67070 <__read_chk@plt+0x60bec>
   66ff8:	ldr	r0, [r4, #56]	; 0x38
   66ffc:	bl	26838 <__read_chk@plt+0x203b4>
   67000:	cmp	r0, #0
   67004:	beq	67078 <__read_chk@plt+0x60bf4>
   67008:	mov	r1, #16
   6700c:	bl	74550 <__read_chk@plt+0x6e0cc>
   67010:	mov	r0, r5
   67014:	mov	r1, #20
   67018:	bl	44d08 <__read_chk@plt+0x3e884>
   6701c:	cmp	r0, #0
   67020:	popne	{r3, r4, r5, pc}
   67024:	mov	r0, r5
   67028:	ldr	r1, [r4, #56]	; 0x38
   6702c:	bl	44bc8 <__read_chk@plt+0x3e744>
   67030:	cmp	r0, #0
   67034:	popne	{r3, r4, r5, pc}
   67038:	mov	r0, r5
   6703c:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   67040:	subs	r5, r0, #0
   67044:	beq	67050 <__read_chk@plt+0x60bcc>
   67048:	mov	r0, r5
   6704c:	pop	{r3, r4, r5, pc}
   67050:	ldr	r0, [pc, #40]	; 67080 <__read_chk@plt+0x60bfc>
   67054:	add	r0, pc, r0
   67058:	bl	401e0 <__read_chk@plt+0x39d5c>
   6705c:	ldr	r3, [r4, #68]	; 0x44
   67060:	mov	r0, r5
   67064:	orr	r3, r3, #1
   67068:	str	r3, [r4, #68]	; 0x44
   6706c:	pop	{r3, r4, r5, pc}
   67070:	mvn	r0, #3
   67074:	pop	{r3, r4, r5, pc}
   67078:	mvn	r0, #0
   6707c:	pop	{r3, r4, r5, pc}
   67080:	muleq	r2, r8, r8
   67084:	ldr	r3, [pc, #2148]	; 678f0 <__read_chk@plt+0x6146c>
   67088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6708c:	mov	r4, r2
   67090:	ldr	r2, [pc, #2140]	; 678f4 <__read_chk@plt+0x61470>
   67094:	add	r3, pc, r3
   67098:	ldr	r0, [pc, #2136]	; 678f8 <__read_chk@plt+0x61474>
   6709c:	sub	sp, sp, #84	; 0x54
   670a0:	ldr	r5, [r4, #4]
   670a4:	ldr	r6, [r3, r2]
   670a8:	add	r0, pc, r0
   670ac:	ldr	r3, [r6]
   670b0:	str	r3, [sp, #76]	; 0x4c
   670b4:	bl	401e0 <__read_chk@plt+0x39d5c>
   670b8:	cmp	r5, #0
   670bc:	beq	676a4 <__read_chk@plt+0x61220>
   670c0:	mov	r2, #0
   670c4:	mov	r0, r4
   670c8:	mov	r1, #20
   670cc:	bl	4b358 <__read_chk@plt+0x44ed4>
   670d0:	add	r1, sp, #60	; 0x3c
   670d4:	mov	r0, r4
   670d8:	bl	44cd8 <__read_chk@plt+0x3e854>
   670dc:	ldr	r2, [sp, #60]	; 0x3c
   670e0:	mov	r1, r0
   670e4:	ldr	r0, [r5, #60]	; 0x3c
   670e8:	bl	2e828 <__read_chk@plt+0x283a4>
   670ec:	cmp	r0, #0
   670f0:	bne	6714c <__read_chk@plt+0x60cc8>
   670f4:	mov	r7, #16
   670f8:	mov	r0, r4
   670fc:	mov	r1, #0
   67100:	bl	44c4c <__read_chk@plt+0x3e7c8>
   67104:	cmp	r0, #0
   67108:	bne	6714c <__read_chk@plt+0x60cc8>
   6710c:	subs	r7, r7, #1
   67110:	bne	670f8 <__read_chk@plt+0x60c74>
   67114:	mov	r7, #10
   67118:	mov	r1, #0
   6711c:	mov	r0, r4
   67120:	mov	r2, r1
   67124:	bl	44c70 <__read_chk@plt+0x3e7ec>
   67128:	cmp	r0, #0
   6712c:	bne	6714c <__read_chk@plt+0x60cc8>
   67130:	subs	r7, r7, #1
   67134:	bne	67118 <__read_chk@plt+0x60c94>
   67138:	mov	r0, r4
   6713c:	mov	r1, r7
   67140:	bl	44c4c <__read_chk@plt+0x3e7c8>
   67144:	cmp	r0, #0
   67148:	beq	67164 <__read_chk@plt+0x60ce0>
   6714c:	ldr	r2, [sp, #76]	; 0x4c
   67150:	ldr	r3, [r6]
   67154:	cmp	r2, r3
   67158:	bne	67734 <__read_chk@plt+0x612b0>
   6715c:	add	sp, sp, #84	; 0x54
   67160:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67164:	mov	r1, r7
   67168:	mov	r0, r4
   6716c:	bl	44c58 <__read_chk@plt+0x3e7d4>
   67170:	cmp	r0, #0
   67174:	bne	6714c <__read_chk@plt+0x60cc8>
   67178:	mov	r0, r4
   6717c:	bl	44cb8 <__read_chk@plt+0x3e834>
   67180:	cmp	r0, #0
   67184:	bne	6714c <__read_chk@plt+0x60cc8>
   67188:	ldr	r3, [r5, #68]	; 0x44
   6718c:	tst	r3, #1
   67190:	bne	671a4 <__read_chk@plt+0x60d20>
   67194:	mov	r0, r4
   67198:	bl	66fbc <__read_chk@plt+0x60b38>
   6719c:	cmp	r0, #0
   671a0:	bne	6714c <__read_chk@plt+0x60cc8>
   671a4:	ldr	fp, [r4, #4]
   671a8:	mov	r3, #0
   671ac:	str	r3, [sp, #64]	; 0x40
   671b0:	str	r3, [sp, #68]	; 0x44
   671b4:	ldr	r3, [fp, #24]
   671b8:	ldr	r1, [pc, #1852]	; 678fc <__read_chk@plt+0x61478>
   671bc:	cmp	r3, #0
   671c0:	add	r1, pc, r1
   671c4:	ldrne	r1, [pc, #1844]	; 67900 <__read_chk@plt+0x6147c>
   671c8:	addne	r1, pc, r1
   671cc:	ldr	r0, [pc, #1840]	; 67904 <__read_chk@plt+0x61480>
   671d0:	add	r0, pc, r0
   671d4:	bl	40248 <__read_chk@plt+0x39dc4>
   671d8:	ldr	r0, [fp, #56]	; 0x38
   671dc:	mov	r1, #0
   671e0:	add	r2, sp, #64	; 0x40
   671e4:	bl	66b6c <__read_chk@plt+0x606e8>
   671e8:	subs	sl, r0, #0
   671ec:	bne	676d0 <__read_chk@plt+0x6124c>
   671f0:	ldr	r3, [fp, #24]
   671f4:	ldr	r1, [pc, #1804]	; 67908 <__read_chk@plt+0x61484>
   671f8:	cmp	r3, #0
   671fc:	add	r1, pc, r1
   67200:	ldreq	r1, [pc, #1796]	; 6790c <__read_chk@plt+0x61488>
   67204:	addeq	r1, pc, r1
   67208:	ldr	r0, [pc, #1792]	; 67910 <__read_chk@plt+0x6148c>
   6720c:	add	r0, pc, r0
   67210:	bl	40248 <__read_chk@plt+0x39dc4>
   67214:	ldr	r0, [fp, #60]	; 0x3c
   67218:	add	r1, sp, #72	; 0x48
   6721c:	add	r2, sp, #68	; 0x44
   67220:	bl	66b6c <__read_chk@plt+0x606e8>
   67224:	subs	sl, r0, #0
   67228:	bne	676d0 <__read_chk@plt+0x6124c>
   6722c:	ldr	r3, [fp, #24]
   67230:	cmp	r3, #0
   67234:	beq	676e8 <__read_chk@plt+0x61264>
   67238:	ldr	r3, [sp, #68]	; 0x44
   6723c:	mov	r2, sl
   67240:	ldr	r0, [pc, #1740]	; 67914 <__read_chk@plt+0x61490>
   67244:	str	r3, [sp, #16]
   67248:	add	r0, pc, r0
   6724c:	ldr	r3, [sp, #64]	; 0x40
   67250:	str	r3, [sp, #20]
   67254:	ldr	r3, [sp, #16]
   67258:	ldr	r1, [r3]
   6725c:	bl	407d8 <__read_chk@plt+0x3a354>
   67260:	adds	r3, r0, #0
   67264:	movne	r3, #1
   67268:	str	r3, [fp, #52]	; 0x34
   6726c:	bl	55a8 <free@plt>
   67270:	ldr	r3, [sp, #16]
   67274:	mov	r2, #0
   67278:	ldr	r0, [r3]
   6727c:	ldr	r3, [sp, #20]
   67280:	ldr	r1, [r3]
   67284:	bl	407d8 <__read_chk@plt+0x3a354>
   67288:	ldr	r1, [pc, #1672]	; 67918 <__read_chk@plt+0x61494>
   6728c:	add	r1, pc, r1
   67290:	cmp	r0, #0
   67294:	str	r0, [fp, #28]
   67298:	movne	r1, r0
   6729c:	ldr	r0, [pc, #1656]	; 6791c <__read_chk@plt+0x61498>
   672a0:	add	r0, pc, r0
   672a4:	bl	401e0 <__read_chk@plt+0x39d5c>
   672a8:	ldr	r0, [fp, #28]
   672ac:	cmp	r0, #0
   672b0:	beq	678e8 <__read_chk@plt+0x61464>
   672b4:	bl	66404 <__read_chk@plt+0x5ff80>
   672b8:	cmp	r0, #0
   672bc:	beq	678cc <__read_chk@plt+0x61448>
   672c0:	ldr	r3, [r0, #4]
   672c4:	mov	r2, #0
   672c8:	str	r3, [fp, #44]	; 0x2c
   672cc:	ldr	r3, [r0, #12]
   672d0:	str	r3, [fp, #72]	; 0x48
   672d4:	ldr	r3, [r0, #8]
   672d8:	str	r3, [fp, #76]	; 0x4c
   672dc:	ldr	r3, [sp, #16]
   672e0:	ldr	r0, [r3, #4]
   672e4:	ldr	r3, [sp, #20]
   672e8:	ldr	r1, [r3, #4]
   672ec:	bl	407d8 <__read_chk@plt+0x3a354>
   672f0:	ldr	r1, [pc, #1576]	; 67920 <__read_chk@plt+0x6149c>
   672f4:	add	r1, pc, r1
   672f8:	cmp	r0, #0
   672fc:	str	r0, [fp, #32]
   67300:	movne	r1, r0
   67304:	ldr	r0, [pc, #1560]	; 67924 <__read_chk@plt+0x614a0>
   67308:	add	r0, pc, r0
   6730c:	bl	401e0 <__read_chk@plt+0x39d5c>
   67310:	ldr	r0, [fp, #32]
   67314:	cmp	r0, #0
   67318:	beq	678c4 <__read_chk@plt+0x61440>
   6731c:	bl	276d0 <__read_chk@plt+0x2124c>
   67320:	cmp	r0, #10
   67324:	str	r0, [fp, #36]	; 0x24
   67328:	beq	678a8 <__read_chk@plt+0x61424>
   6732c:	ldr	r0, [fp, #32]
   67330:	str	fp, [sp, #24]
   67334:	bl	27744 <__read_chk@plt+0x212c0>
   67338:	ldr	r3, [pc, #1512]	; 67928 <__read_chk@plt+0x614a4>
   6733c:	mov	ip, #0
   67340:	str	r5, [sp, #52]	; 0x34
   67344:	mov	r5, ip
   67348:	add	r3, pc, r3
   6734c:	str	r3, [sp, #28]
   67350:	ldr	r3, [pc, #1492]	; 6792c <__read_chk@plt+0x614a8>
   67354:	str	r6, [sp, #12]
   67358:	add	r3, pc, r3
   6735c:	str	r3, [sp, #32]
   67360:	ldr	r3, [pc, #1480]	; 67930 <__read_chk@plt+0x614ac>
   67364:	add	r3, pc, r3
   67368:	str	r3, [sp, #36]	; 0x24
   6736c:	ldr	r3, [pc, #1472]	; 67934 <__read_chk@plt+0x614b0>
   67370:	add	r3, pc, r3
   67374:	str	r3, [sp, #40]	; 0x28
   67378:	ldr	r3, [pc, #1464]	; 67938 <__read_chk@plt+0x614b4>
   6737c:	add	r3, pc, r3
   67380:	str	r3, [sp, #44]	; 0x2c
   67384:	ldr	r3, [pc, #1456]	; 6793c <__read_chk@plt+0x614b8>
   67388:	add	r3, pc, r3
   6738c:	str	r3, [sp, #48]	; 0x30
   67390:	str	r0, [fp, #40]	; 0x28
   67394:	mov	r0, #1
   67398:	mov	r1, #80	; 0x50
   6739c:	bl	5f80 <calloc@plt>
   673a0:	subs	r6, r0, #0
   673a4:	beq	67858 <__read_chk@plt+0x613d4>
   673a8:	ldr	r3, [sp, #24]
   673ac:	str	r6, [r3, #8]
   673b0:	ldr	r2, [fp, #24]
   673b4:	cmp	r2, #0
   673b8:	bne	676fc <__read_chk@plt+0x61278>
   673bc:	cmp	r5, #1
   673c0:	movne	r7, #12
   673c4:	moveq	r7, #8
   673c8:	movne	r9, #5
   673cc:	moveq	r9, #4
   673d0:	movne	sl, #0
   673d4:	moveq	sl, #1
   673d8:	movne	r8, #7
   673dc:	moveq	r8, #6
   673e0:	ldr	r3, [sp, #16]
   673e4:	mov	r2, #0
   673e8:	ldr	r0, [r3, r7]
   673ec:	ldr	r3, [sp, #20]
   673f0:	ldr	r1, [r3, r7]
   673f4:	bl	407d8 <__read_chk@plt+0x3a354>
   673f8:	subs	r2, r0, #0
   673fc:	beq	67838 <__read_chk@plt+0x613b4>
   67400:	str	r2, [sp, #8]
   67404:	bl	3c500 <__read_chk@plt+0x3607c>
   67408:	cmp	r0, #0
   6740c:	str	r0, [r6, #4]
   67410:	ldr	r2, [sp, #8]
   67414:	beq	676ac <__read_chk@plt+0x61228>
   67418:	str	r2, [r6]
   6741c:	mov	r7, #0
   67420:	str	r7, [r6, #8]
   67424:	str	r7, [r6, #28]
   67428:	bl	3c4a0 <__read_chk@plt+0x3601c>
   6742c:	str	r7, [r6, #24]
   67430:	str	r0, [r6, #16]
   67434:	ldr	r0, [r6, #4]
   67438:	bl	3c464 <__read_chk@plt+0x35fe0>
   6743c:	str	r0, [r6, #12]
   67440:	ldr	r0, [r6, #4]
   67444:	bl	3c45c <__read_chk@plt+0x35fd8>
   67448:	str	r0, [r6, #20]
   6744c:	ldr	r0, [r6, #4]
   67450:	bl	3c498 <__read_chk@plt+0x36014>
   67454:	subs	r7, r0, #0
   67458:	bne	674c0 <__read_chk@plt+0x6103c>
   6745c:	ldr	r3, [sp, #16]
   67460:	mov	r2, r7
   67464:	ldr	r0, [r3, r9, lsl #2]
   67468:	ldr	r3, [sp, #20]
   6746c:	ldr	r1, [r3, r9, lsl #2]
   67470:	lsl	r9, r9, #2
   67474:	bl	407d8 <__read_chk@plt+0x3a354>
   67478:	add	r1, r6, #32
   6747c:	subs	r2, r0, #0
   67480:	beq	67894 <__read_chk@plt+0x61410>
   67484:	mov	r0, r1
   67488:	mov	r1, r2
   6748c:	str	r2, [sp, #8]
   67490:	bl	4b590 <__read_chk@plt+0x4510c>
   67494:	ldr	r2, [sp, #8]
   67498:	cmp	r0, #0
   6749c:	blt	6786c <__read_chk@plt+0x613e8>
   674a0:	ldr	r1, [r4, #1048]	; 0x418
   674a4:	str	r2, [r6, #32]
   674a8:	mov	r2, #0
   674ac:	tst	r1, #4
   674b0:	str	r2, [r6, #44]	; 0x2c
   674b4:	str	r2, [r6, #36]	; 0x24
   674b8:	movne	r1, #16
   674bc:	strne	r1, [r6, #48]	; 0x30
   674c0:	ldr	r3, [sp, #16]
   674c4:	mov	r2, #0
   674c8:	ldr	r0, [r3, r8, lsl #2]
   674cc:	ldr	r3, [sp, #20]
   674d0:	ldr	r1, [r3, r8, lsl #2]
   674d4:	lsl	r8, r8, #2
   674d8:	bl	407d8 <__read_chk@plt+0x3a354>
   674dc:	subs	r9, r0, #0
   674e0:	beq	677fc <__read_chk@plt+0x61378>
   674e4:	ldr	r1, [sp, #28]
   674e8:	bl	61d8 <strcmp@plt>
   674ec:	cmp	r0, #0
   674f0:	moveq	r2, #2
   674f4:	streq	r2, [r6, #68]	; 0x44
   674f8:	beq	67530 <__read_chk@plt+0x610ac>
   674fc:	mov	r0, r9
   67500:	ldr	r1, [sp, #32]
   67504:	bl	61d8 <strcmp@plt>
   67508:	cmp	r0, #0
   6750c:	moveq	r2, #1
   67510:	streq	r2, [r6, #68]	; 0x44
   67514:	beq	67530 <__read_chk@plt+0x610ac>
   67518:	mov	r0, r9
   6751c:	ldr	r1, [sp, #36]	; 0x24
   67520:	bl	61d8 <strcmp@plt>
   67524:	cmp	r0, #0
   67528:	bne	67824 <__read_chk@plt+0x613a0>
   6752c:	str	r0, [r6, #68]	; 0x44
   67530:	ldr	r3, [sp, #44]	; 0x2c
   67534:	cmp	sl, #0
   67538:	ldr	r1, [sp, #40]	; 0x28
   6753c:	add	r5, r5, #1
   67540:	ldr	r0, [pc, #1016]	; 67940 <__read_chk@plt+0x614bc>
   67544:	str	r9, [r6, #76]	; 0x4c
   67548:	movne	r1, r3
   6754c:	cmp	r7, #0
   67550:	ldr	r2, [r6]
   67554:	add	r0, pc, r0
   67558:	ldreq	r3, [r6, #32]
   6755c:	ldrne	r3, [sp, #48]	; 0x30
   67560:	str	r9, [sp]
   67564:	bl	401e0 <__read_chk@plt+0x39d5c>
   67568:	ldr	r3, [sp, #24]
   6756c:	cmp	r5, #2
   67570:	add	r3, r3, #4
   67574:	str	r3, [sp, #24]
   67578:	bne	67394 <__read_chk@plt+0x60f10>
   6757c:	ldr	r5, [sp, #52]	; 0x34
   67580:	mov	ip, #0
   67584:	ldr	r3, [pc, #952]	; 67944 <__read_chk@plt+0x614c0>
   67588:	mov	r8, ip
   6758c:	str	r4, [sp, #16]
   67590:	mov	r9, ip
   67594:	mov	sl, fp
   67598:	mov	r4, ip
   6759c:	ldr	r6, [sp, #12]
   675a0:	add	r3, pc, r3
   675a4:	str	r3, [sp, #12]
   675a8:	ldr	r7, [sl, #8]
   675ac:	ldr	r3, [r7, #12]
   675b0:	ldr	r1, [r7, #20]
   675b4:	ldr	r2, [r7, #16]
   675b8:	cmp	r1, r3
   675bc:	movcc	r1, r3
   675c0:	ldr	r3, [r7, #48]	; 0x30
   675c4:	cmp	r1, r2
   675c8:	movcs	r2, r1
   675cc:	ldr	r0, [r7, #4]
   675d0:	cmp	r2, r3
   675d4:	movcs	r3, r2
   675d8:	cmp	r8, r3
   675dc:	movcc	r8, r3
   675e0:	bl	3c46c <__read_chk@plt+0x35fe8>
   675e4:	cmp	r0, r4
   675e8:	bcs	67724 <__read_chk@plt+0x612a0>
   675ec:	ldr	r1, [r7, #20]
   675f0:	mov	r2, r8
   675f4:	ldr	lr, [r7, #16]
   675f8:	add	sl, sl, #4
   675fc:	ldr	r3, [r7, #48]	; 0x30
   67600:	cmp	lr, r1
   67604:	movcc	lr, r1
   67608:	ldr	r0, [sp, #12]
   6760c:	cmp	lr, r3
   67610:	movcs	r3, lr
   67614:	ldr	r1, [fp, #28]
   67618:	cmp	r4, r3
   6761c:	movcc	r4, r3
   67620:	mov	r3, r4
   67624:	bl	401e0 <__read_chk@plt+0x39d5c>
   67628:	ldr	lr, [fp, #28]
   6762c:	ldr	r1, [r7]
   67630:	mov	r0, r9
   67634:	ldr	r2, [r7, #32]
   67638:	add	r9, r9, #1
   6763c:	ldr	r3, [r7, #76]	; 0x4c
   67640:	str	lr, [sp]
   67644:	bl	69b30 <__read_chk@plt+0x636ac>
   67648:	cmp	r9, #2
   6764c:	bne	675a8 <__read_chk@plt+0x61124>
   67650:	ldr	r3, [sp, #72]	; 0x48
   67654:	mov	ip, r4
   67658:	str	r8, [fp, #16]
   6765c:	cmp	r3, #0
   67660:	ldr	r4, [sp, #16]
   67664:	str	ip, [fp, #20]
   67668:	bne	67738 <__read_chk@plt+0x612b4>
   6766c:	ldr	r0, [sp, #64]	; 0x40
   67670:	bl	66b3c <__read_chk@plt+0x606b8>
   67674:	ldr	r0, [sp, #68]	; 0x44
   67678:	bl	66b3c <__read_chk@plt+0x606b8>
   6767c:	ldr	r3, [r5, #44]	; 0x2c
   67680:	cmp	r3, #11
   67684:	bhi	67864 <__read_chk@plt+0x613e0>
   67688:	add	r3, r3, #32
   6768c:	ldr	r3, [r5, r3, lsl #2]
   67690:	cmp	r3, #0
   67694:	beq	67864 <__read_chk@plt+0x613e0>
   67698:	mov	r0, r4
   6769c:	blx	r3
   676a0:	b	6714c <__read_chk@plt+0x60cc8>
   676a4:	mvn	r0, #9
   676a8:	b	6714c <__read_chk@plt+0x60cc8>
   676ac:	mov	r0, r2
   676b0:	ldr	r6, [sp, #12]
   676b4:	mvn	sl, #0
   676b8:	bl	55a8 <free@plt>
   676bc:	ldr	r3, [sp, #68]	; 0x44
   676c0:	mov	r2, #0
   676c4:	ldr	r1, [r3, r7]
   676c8:	str	r1, [fp, #104]	; 0x68
   676cc:	str	r2, [r3, r7]
   676d0:	ldr	r0, [sp, #64]	; 0x40
   676d4:	bl	66b3c <__read_chk@plt+0x606b8>
   676d8:	ldr	r0, [sp, #68]	; 0x44
   676dc:	bl	66b3c <__read_chk@plt+0x606b8>
   676e0:	mov	r0, sl
   676e4:	b	6714c <__read_chk@plt+0x60cc8>
   676e8:	ldr	r3, [sp, #64]	; 0x40
   676ec:	str	r3, [sp, #16]
   676f0:	ldr	r3, [sp, #68]	; 0x44
   676f4:	str	r3, [sp, #20]
   676f8:	b	67270 <__read_chk@plt+0x60dec>
   676fc:	cmp	r5, #0
   67700:	movne	r7, #12
   67704:	moveq	r7, #8
   67708:	movne	r9, #5
   6770c:	moveq	r9, #4
   67710:	movne	sl, #0
   67714:	moveq	sl, #1
   67718:	movne	r8, #7
   6771c:	moveq	r8, #6
   67720:	b	673e0 <__read_chk@plt+0x60f5c>
   67724:	ldr	r0, [r7, #4]
   67728:	bl	3c46c <__read_chk@plt+0x35fe8>
   6772c:	mov	r4, r0
   67730:	b	675ec <__read_chk@plt+0x61168>
   67734:	bl	5d64 <__stack_chk_fail@plt>
   67738:	ldr	r8, [pc, #520]	; 67948 <__read_chk@plt+0x614c4>
   6773c:	ldr	sl, [sp, #64]	; 0x40
   67740:	add	r8, pc, r8
   67744:	ldr	fp, [sp, #68]	; 0x44
   67748:	ldr	r3, [r8]
   6774c:	cmn	r3, #1
   67750:	addne	r8, r8, #4
   67754:	movne	r9, #0
   67758:	bne	6776c <__read_chk@plt+0x612e8>
   6775c:	b	67848 <__read_chk@plt+0x613c4>
   67760:	ldr	r3, [r8], #4
   67764:	cmn	r3, #1
   67768:	beq	67848 <__read_chk@plt+0x613c4>
   6776c:	ldr	r0, [sl, r3, lsl #2]
   67770:	mov	r1, #44	; 0x2c
   67774:	bl	640c <strchr@plt>
   67778:	mov	r1, #44	; 0x2c
   6777c:	cmp	r0, #0
   67780:	strbne	r9, [r0]
   67784:	ldr	r3, [r8, #-4]
   67788:	ldr	r7, [fp, r3, lsl #2]
   6778c:	lsl	r3, r3, #2
   67790:	str	r3, [sp, #8]
   67794:	mov	r0, r7
   67798:	bl	640c <strchr@plt>
   6779c:	ldr	r3, [sp, #8]
   677a0:	cmp	r0, #0
   677a4:	strbne	r9, [r0]
   677a8:	ldrne	r3, [r8, #-4]
   677ac:	ldrne	r7, [fp, r3, lsl #2]
   677b0:	lslne	r3, r3, #2
   677b4:	ldr	r3, [sl, r3]
   677b8:	mov	r1, r7
   677bc:	mov	r0, r3
   677c0:	str	r3, [sp, #8]
   677c4:	bl	61d8 <strcmp@plt>
   677c8:	ldr	r3, [sp, #8]
   677cc:	cmp	r0, #0
   677d0:	beq	67760 <__read_chk@plt+0x612dc>
   677d4:	ldr	r0, [pc, #368]	; 6794c <__read_chk@plt+0x614c8>
   677d8:	mov	r1, r3
   677dc:	mov	r2, r7
   677e0:	add	r0, pc, r0
   677e4:	bl	40248 <__read_chk@plt+0x39dc4>
   677e8:	ldr	r3, [r4, #1048]	; 0x418
   677ec:	tst	r3, #8388608	; 0x800000
   677f0:	moveq	r3, #1
   677f4:	streq	r3, [r4, #1044]	; 0x414
   677f8:	b	6766c <__read_chk@plt+0x611e8>
   677fc:	mov	r0, #2
   67800:	ldr	r6, [sp, #12]
   67804:	mvn	sl, #32
   67808:	bl	69b2c <__read_chk@plt+0x636a8>
   6780c:	ldr	r3, [sp, #68]	; 0x44
   67810:	mov	r2, #0
   67814:	ldr	r1, [r3, r8]
   67818:	str	r1, [fp, #104]	; 0x68
   6781c:	str	r2, [r3, r8]
   67820:	b	676d0 <__read_chk@plt+0x6124c>
   67824:	mov	r0, r9
   67828:	ldr	r6, [sp, #12]
   6782c:	mvn	sl, #0
   67830:	bl	55a8 <free@plt>
   67834:	b	6780c <__read_chk@plt+0x61388>
   67838:	ldr	r6, [sp, #12]
   6783c:	mvn	sl, #30
   67840:	bl	69b2c <__read_chk@plt+0x636a8>
   67844:	b	676bc <__read_chk@plt+0x61238>
   67848:	ldr	r0, [pc, #256]	; 67950 <__read_chk@plt+0x614cc>
   6784c:	add	r0, pc, r0
   67850:	bl	40248 <__read_chk@plt+0x39dc4>
   67854:	b	6766c <__read_chk@plt+0x611e8>
   67858:	ldr	r6, [sp, #12]
   6785c:	mvn	sl, #1
   67860:	b	676d0 <__read_chk@plt+0x6124c>
   67864:	mvn	r0, #0
   67868:	b	6714c <__read_chk@plt+0x60cc8>
   6786c:	mov	r0, r2
   67870:	ldr	r6, [sp, #12]
   67874:	mvn	sl, #0
   67878:	bl	55a8 <free@plt>
   6787c:	ldr	r3, [sp, #68]	; 0x44
   67880:	mov	r2, #0
   67884:	ldr	r1, [r3, r9]
   67888:	str	r1, [fp, #104]	; 0x68
   6788c:	str	r2, [r3, r9]
   67890:	b	676d0 <__read_chk@plt+0x6124c>
   67894:	mov	r0, #1
   67898:	ldr	r6, [sp, #12]
   6789c:	mvn	sl, #31
   678a0:	bl	69b2c <__read_chk@plt+0x636a8>
   678a4:	b	6787c <__read_chk@plt+0x613f8>
   678a8:	mvn	sl, #0
   678ac:	ldr	r3, [sp, #68]	; 0x44
   678b0:	mov	r2, #0
   678b4:	ldr	r1, [r3, #4]
   678b8:	str	r1, [fp, #104]	; 0x68
   678bc:	str	r2, [r3, #4]
   678c0:	b	676d0 <__read_chk@plt+0x6124c>
   678c4:	mvn	sl, #34	; 0x22
   678c8:	b	678ac <__read_chk@plt+0x61428>
   678cc:	mvn	sl, #0
   678d0:	ldr	r3, [sp, #68]	; 0x44
   678d4:	mov	r2, #0
   678d8:	ldr	r1, [r3]
   678dc:	str	r1, [fp, #104]	; 0x68
   678e0:	str	r2, [r3]
   678e4:	b	676d0 <__read_chk@plt+0x6124c>
   678e8:	mvn	sl, #33	; 0x21
   678ec:	b	678d0 <__read_chk@plt+0x6144c>
   678f0:	andeq	r9, r5, r8, ror #16
   678f4:	andeq	r0, r0, r8, asr #11
   678f8:	muleq	r2, r4, r8
   678fc:	andeq	r7, r2, r8, ror #14
   67900:	andeq	r7, r2, r0, asr r7
   67904:	andeq	r7, r2, r8, lsl #15
   67908:	andeq	r7, r2, ip, lsr #14
   6790c:	andeq	r7, r2, r4, lsl r7
   67910:	andeq	r7, r2, r8, ror #14
   67914:	andeq	lr, r1, r4, asr r4
   67918:	andeq	r7, r2, r8, ror r6
   6791c:	strdeq	r7, [r2], -r0
   67920:	andeq	r7, r2, r0, lsl r6
   67924:	muleq	r2, ip, r6
   67928:	andeq	r7, r2, r8, ror r6
   6792c:	andeq	r7, r2, ip, ror r6
   67930:	andeq	r6, r1, r8, lsl lr
   67934:			; <UNDEFINED> instruction: 0x000275b0
   67938:	muleq	r2, r4, r5
   6793c:	andeq	r7, r2, r8, lsr #11
   67940:	andeq	r7, r2, r8, lsl #9
   67944:	andeq	r7, r2, r8, ror #8
   67948:			; <UNDEFINED> instruction: 0x000599bc
   6794c:	andeq	r7, r2, r4, asr r2
   67950:	ldrdeq	r7, [r2], -r8
   67954:	push	{r3, r4, r5, lr}
   67958:	subs	r4, r0, #0
   6795c:	popeq	{r3, r4, r5, pc}
   67960:	ldr	r0, [r4, #24]
   67964:	cmp	r0, #0
   67968:	beq	67984 <__read_chk@plt+0x61500>
   6796c:	ldr	r1, [r4, #12]
   67970:	bl	7b7fc <__read_chk@plt+0x75378>
   67974:	ldr	r0, [r4, #24]
   67978:	bl	55a8 <free@plt>
   6797c:	mov	r3, #0
   67980:	str	r3, [r4, #24]
   67984:	ldr	r0, [r4, #28]
   67988:	cmp	r0, #0
   6798c:	beq	679a8 <__read_chk@plt+0x61524>
   67990:	ldr	r1, [r4, #16]
   67994:	bl	7b7fc <__read_chk@plt+0x75378>
   67998:	ldr	r0, [r4, #28]
   6799c:	bl	55a8 <free@plt>
   679a0:	mov	r3, #0
   679a4:	str	r3, [r4, #28]
   679a8:	ldr	r0, [r4]
   679ac:	add	r5, r4, #32
   679b0:	bl	55a8 <free@plt>
   679b4:	mov	r1, #32
   679b8:	mov	r0, r4
   679bc:	bl	7b7fc <__read_chk@plt+0x75378>
   679c0:	ldr	r0, [r4, #76]	; 0x4c
   679c4:	bl	55a8 <free@plt>
   679c8:	add	r0, r4, #68	; 0x44
   679cc:	mov	r1, #12
   679d0:	bl	7b7fc <__read_chk@plt+0x75378>
   679d4:	mov	r0, r5
   679d8:	bl	4b9a0 <__read_chk@plt+0x4551c>
   679dc:	ldr	r0, [r4, #44]	; 0x2c
   679e0:	cmp	r0, #0
   679e4:	beq	67a00 <__read_chk@plt+0x6157c>
   679e8:	ldr	r1, [r4, #48]	; 0x30
   679ec:	bl	7b7fc <__read_chk@plt+0x75378>
   679f0:	ldr	r0, [r4, #44]	; 0x2c
   679f4:	bl	55a8 <free@plt>
   679f8:	mov	r3, #0
   679fc:	str	r3, [r4, #44]	; 0x2c
   67a00:	ldr	r0, [r4, #32]
   67a04:	bl	55a8 <free@plt>
   67a08:	mov	r0, r5
   67a0c:	mov	r1, #36	; 0x24
   67a10:	bl	7b7fc <__read_chk@plt+0x75378>
   67a14:	mov	r0, r4
   67a18:	mov	r1, #80	; 0x50
   67a1c:	bl	7b7fc <__read_chk@plt+0x75378>
   67a20:	mov	r0, r4
   67a24:	pop	{r3, r4, r5, lr}
   67a28:	b	55a8 <free@plt>
   67a2c:	push	{r3, r4, r5, lr}
   67a30:	mov	r4, r0
   67a34:	ldr	r0, [r0, #176]	; 0xb0
   67a38:	cmp	r0, #0
   67a3c:	beq	67a44 <__read_chk@plt+0x615c0>
   67a40:	bl	58f0 <DH_free@plt>
   67a44:	ldr	r0, [r4, #192]	; 0xc0
   67a48:	cmp	r0, #0
   67a4c:	beq	67a54 <__read_chk@plt+0x615d0>
   67a50:	bl	6124 <EC_KEY_free@plt>
   67a54:	ldr	r0, [r4, #8]
   67a58:	mov	r5, #0
   67a5c:	bl	67954 <__read_chk@plt+0x614d0>
   67a60:	ldr	r0, [r4, #12]
   67a64:	str	r5, [r4, #8]
   67a68:	bl	67954 <__read_chk@plt+0x614d0>
   67a6c:	ldr	r0, [r4, #60]	; 0x3c
   67a70:	str	r5, [r4, #12]
   67a74:	bl	25fe8 <__read_chk@plt+0x1fb64>
   67a78:	ldr	r0, [r4, #56]	; 0x38
   67a7c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   67a80:	ldr	r0, [r4]
   67a84:	bl	55a8 <free@plt>
   67a88:	ldr	r0, [r4, #96]	; 0x60
   67a8c:	bl	55a8 <free@plt>
   67a90:	ldr	r0, [r4, #100]	; 0x64
   67a94:	bl	55a8 <free@plt>
   67a98:	ldr	r0, [r4, #104]	; 0x68
   67a9c:	bl	55a8 <free@plt>
   67aa0:	ldr	r0, [r4, #32]
   67aa4:	bl	55a8 <free@plt>
   67aa8:	ldr	r0, [r4, #28]
   67aac:	bl	55a8 <free@plt>
   67ab0:	mov	r0, r4
   67ab4:	pop	{r3, r4, r5, lr}
   67ab8:	b	55a8 <free@plt>
   67abc:	push	{r3, r4, r5, r6, r7, lr}
   67ac0:	mov	r3, #0
   67ac4:	mov	r7, r0
   67ac8:	mov	r6, r1
   67acc:	mov	r0, #1
   67ad0:	str	r3, [r2]
   67ad4:	mov	r1, #264	; 0x108
   67ad8:	mov	r5, r2
   67adc:	bl	5f80 <calloc@plt>
   67ae0:	subs	r4, r0, #0
   67ae4:	beq	67b44 <__read_chk@plt+0x616c0>
   67ae8:	bl	25d50 <__read_chk@plt+0x1f8cc>
   67aec:	cmp	r0, #0
   67af0:	str	r0, [r4, #60]	; 0x3c
   67af4:	beq	67b30 <__read_chk@plt+0x616ac>
   67af8:	bl	25d50 <__read_chk@plt+0x1f8cc>
   67afc:	cmp	r0, #0
   67b00:	str	r0, [r4, #56]	; 0x38
   67b04:	beq	67b30 <__read_chk@plt+0x616ac>
   67b08:	mov	r1, r6
   67b0c:	bl	66ac8 <__read_chk@plt+0x60644>
   67b10:	subs	r6, r0, #0
   67b14:	bne	67b34 <__read_chk@plt+0x616b0>
   67b18:	mov	r0, r7
   67b1c:	str	r6, [r4, #64]	; 0x40
   67b20:	bl	665b8 <__read_chk@plt+0x60134>
   67b24:	str	r4, [r5]
   67b28:	mov	r0, r6
   67b2c:	pop	{r3, r4, r5, r6, r7, pc}
   67b30:	mvn	r6, #1
   67b34:	mov	r0, r4
   67b38:	bl	67a2c <__read_chk@plt+0x615a8>
   67b3c:	mov	r0, r6
   67b40:	pop	{r3, r4, r5, r6, r7, pc}
   67b44:	mvn	r0, #1
   67b48:	pop	{r3, r4, r5, r6, r7, pc}
   67b4c:	push	{r4, r5, r6, lr}
   67b50:	add	r2, r0, #4
   67b54:	mov	r4, r0
   67b58:	bl	67abc <__read_chk@plt+0x61638>
   67b5c:	subs	r5, r0, #0
   67b60:	beq	67b6c <__read_chk@plt+0x616e8>
   67b64:	mov	r0, r5
   67b68:	pop	{r4, r5, r6, pc}
   67b6c:	mov	r0, r4
   67b70:	bl	66fbc <__read_chk@plt+0x60b38>
   67b74:	subs	r6, r0, #0
   67b78:	bne	67b84 <__read_chk@plt+0x61700>
   67b7c:	mov	r0, r6
   67b80:	pop	{r4, r5, r6, pc}
   67b84:	ldr	r0, [r4, #4]
   67b88:	bl	67a2c <__read_chk@plt+0x615a8>
   67b8c:	str	r5, [r4, #4]
   67b90:	mov	r0, r6
   67b94:	pop	{r4, r5, r6, pc}
   67b98:	push	{r3, lr}
   67b9c:	ldr	r3, [r0, #4]
   67ba0:	cmp	r3, #0
   67ba4:	beq	67be4 <__read_chk@plt+0x61760>
   67ba8:	ldr	r2, [r3, #64]	; 0x40
   67bac:	cmp	r2, #0
   67bb0:	beq	67bc4 <__read_chk@plt+0x61740>
   67bb4:	mov	r2, #0
   67bb8:	str	r2, [r3, #64]	; 0x40
   67bbc:	pop	{r3, lr}
   67bc0:	b	66fbc <__read_chk@plt+0x60b38>
   67bc4:	ldr	r1, [pc, #52]	; 67c00 <__read_chk@plt+0x6177c>
   67bc8:	ldr	r0, [pc, #52]	; 67c04 <__read_chk@plt+0x61780>
   67bcc:	add	r1, pc, r1
   67bd0:	add	r0, pc, r0
   67bd4:	add	r1, r1, #20
   67bd8:	bl	4005c <__read_chk@plt+0x39bd8>
   67bdc:	mvn	r0, #0
   67be0:	pop	{r3, pc}
   67be4:	ldr	r1, [pc, #28]	; 67c08 <__read_chk@plt+0x61784>
   67be8:	ldr	r0, [pc, #28]	; 67c0c <__read_chk@plt+0x61788>
   67bec:	add	r1, pc, r1
   67bf0:	add	r0, pc, r0
   67bf4:	add	r1, r1, #20
   67bf8:	bl	4005c <__read_chk@plt+0x39bd8>
   67bfc:	b	67bdc <__read_chk@plt+0x61758>
   67c00:	andeq	r6, r2, r0, lsr #23
   67c04:	muleq	r2, r4, lr
   67c08:	andeq	r6, r2, r0, lsl #23
   67c0c:	andeq	r6, r2, r8, ror #28
   67c10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67c14:	sub	sp, sp, #76	; 0x4c
   67c18:	ldr	ip, [pc, #804]	; 67f44 <__read_chk@plt+0x61ac0>
   67c1c:	add	lr, sp, #40	; 0x28
   67c20:	str	r0, [sp, #8]
   67c24:	mov	sl, r3
   67c28:	str	lr, [sp, #4]
   67c2c:	add	ip, pc, ip
   67c30:	ldr	lr, [sp, #8]
   67c34:	add	r3, sp, #40	; 0x28
   67c38:	ldr	r0, [pc, #776]	; 67f48 <__read_chk@plt+0x61ac4>
   67c3c:	mov	fp, #0
   67c40:	str	r2, [sp, #12]
   67c44:	mov	r2, ip
   67c48:	ldr	r5, [lr, #4]
   67c4c:	add	lr, sp, #43	; 0x2b
   67c50:	str	r1, [sp, #16]
   67c54:	str	lr, [sp, #20]
   67c58:	ldr	r0, [ip, r0]
   67c5c:	mov	r9, r5
   67c60:	str	r3, [sp, #24]
   67c64:	ldr	r3, [r0]
   67c68:	str	r0, [sp]
   67c6c:	str	r3, [sp, #68]	; 0x44
   67c70:	ldr	r0, [r9, #72]	; 0x48
   67c74:	add	r3, fp, #65	; 0x41
   67c78:	ldr	r8, [r5, #16]
   67c7c:	strb	r3, [sp, #43]	; 0x2b
   67c80:	bl	56acc <__read_chk@plt+0x50648>
   67c84:	subs	r4, r0, #0
   67c88:	beq	67e3c <__read_chk@plt+0x619b8>
   67c8c:	sub	r0, r8, #1
   67c90:	mov	r1, r4
   67c94:	add	r0, r0, r4
   67c98:	bl	7c740 <__read_chk@plt+0x762bc>
   67c9c:	mul	r1, r4, r0
   67ca0:	mov	r0, #1
   67ca4:	bl	5f80 <calloc@plt>
   67ca8:	subs	r6, r0, #0
   67cac:	beq	67d28 <__read_chk@plt+0x618a4>
   67cb0:	ldr	r0, [r9, #72]	; 0x48
   67cb4:	bl	56b1c <__read_chk@plt+0x50698>
   67cb8:	subs	r7, r0, #0
   67cbc:	beq	67cd0 <__read_chk@plt+0x6184c>
   67cc0:	mov	r1, sl
   67cc4:	bl	56c04 <__read_chk@plt+0x50780>
   67cc8:	cmp	r0, #0
   67ccc:	beq	67d34 <__read_chk@plt+0x618b0>
   67cd0:	mvn	sl, #21
   67cd4:	mov	r0, r6
   67cd8:	bl	55a8 <free@plt>
   67cdc:	mov	r0, r7
   67ce0:	bl	56d04 <__read_chk@plt+0x50880>
   67ce4:	cmp	fp, #0
   67ce8:	beq	67d08 <__read_chk@plt+0x61884>
   67cec:	add	r5, sp, #40	; 0x28
   67cf0:	mov	r4, #0
   67cf4:	add	r4, r4, #1
   67cf8:	ldr	r0, [r5, #4]!
   67cfc:	bl	55a8 <free@plt>
   67d00:	cmp	r4, fp
   67d04:	bne	67cf4 <__read_chk@plt+0x61870>
   67d08:	ldr	r1, [sp]
   67d0c:	mov	r0, sl
   67d10:	ldr	r2, [sp, #68]	; 0x44
   67d14:	ldr	r3, [r1]
   67d18:	cmp	r2, r3
   67d1c:	bne	67e78 <__read_chk@plt+0x619f4>
   67d20:	add	sp, sp, #76	; 0x4c
   67d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67d28:	mvn	sl, #1
   67d2c:	mov	r7, r6
   67d30:	b	67cd4 <__read_chk@plt+0x61850>
   67d34:	mov	r0, r7
   67d38:	ldr	r1, [sp, #16]
   67d3c:	ldr	r2, [sp, #12]
   67d40:	bl	56be8 <__read_chk@plt+0x50764>
   67d44:	cmp	r0, #0
   67d48:	bne	67cd0 <__read_chk@plt+0x6184c>
   67d4c:	mov	r0, r7
   67d50:	add	r1, sp, #43	; 0x2b
   67d54:	mov	r2, #1
   67d58:	bl	56be8 <__read_chk@plt+0x50764>
   67d5c:	cmp	r0, #0
   67d60:	bne	67cd0 <__read_chk@plt+0x6184c>
   67d64:	mov	r0, r7
   67d68:	ldm	r9, {r1, r2}
   67d6c:	bl	56be8 <__read_chk@plt+0x50764>
   67d70:	cmp	r0, #0
   67d74:	bne	67cd0 <__read_chk@plt+0x6184c>
   67d78:	mov	r0, r7
   67d7c:	mov	r1, r6
   67d80:	mov	r2, r4
   67d84:	bl	56c44 <__read_chk@plt+0x507c0>
   67d88:	cmp	r0, #0
   67d8c:	str	r0, [sp, #32]
   67d90:	bne	67cd0 <__read_chk@plt+0x6184c>
   67d94:	mov	r0, r7
   67d98:	bl	56d04 <__read_chk@plt+0x50880>
   67d9c:	cmp	r8, r4
   67da0:	bls	67e4c <__read_chk@plt+0x619c8>
   67da4:	str	r5, [sp, #36]	; 0x24
   67da8:	mov	r5, r4
   67dac:	str	fp, [sp, #28]
   67db0:	ldr	fp, [sp, #16]
   67db4:	b	67e24 <__read_chk@plt+0x619a0>
   67db8:	mov	r1, sl
   67dbc:	bl	56c04 <__read_chk@plt+0x50780>
   67dc0:	cmp	r0, #0
   67dc4:	bne	67e34 <__read_chk@plt+0x619b0>
   67dc8:	mov	r0, r7
   67dcc:	mov	r1, fp
   67dd0:	ldr	r2, [sp, #12]
   67dd4:	bl	56be8 <__read_chk@plt+0x50764>
   67dd8:	cmp	r0, #0
   67ddc:	bne	67e34 <__read_chk@plt+0x619b0>
   67de0:	mov	r0, r7
   67de4:	mov	r1, r6
   67de8:	mov	r2, r5
   67dec:	bl	56be8 <__read_chk@plt+0x50764>
   67df0:	cmp	r0, #0
   67df4:	bne	67e34 <__read_chk@plt+0x619b0>
   67df8:	mov	r0, r7
   67dfc:	add	r1, r6, r5
   67e00:	mov	r2, r4
   67e04:	bl	56c44 <__read_chk@plt+0x507c0>
   67e08:	cmp	r0, #0
   67e0c:	bne	67e34 <__read_chk@plt+0x619b0>
   67e10:	mov	r0, r7
   67e14:	add	r5, r5, r4
   67e18:	bl	56d04 <__read_chk@plt+0x50880>
   67e1c:	cmp	r8, r5
   67e20:	bls	67e44 <__read_chk@plt+0x619c0>
   67e24:	ldr	r0, [r9, #72]	; 0x48
   67e28:	bl	56b1c <__read_chk@plt+0x50698>
   67e2c:	subs	r7, r0, #0
   67e30:	bne	67db8 <__read_chk@plt+0x61934>
   67e34:	ldr	fp, [sp, #28]
   67e38:	b	67cd0 <__read_chk@plt+0x6184c>
   67e3c:	mvn	sl, #9
   67e40:	b	67ce4 <__read_chk@plt+0x61860>
   67e44:	ldr	r5, [sp, #36]	; 0x24
   67e48:	ldr	fp, [sp, #28]
   67e4c:	ldr	r3, [sp, #24]
   67e50:	add	fp, fp, #1
   67e54:	mov	r0, #0
   67e58:	str	r6, [r3, #4]!
   67e5c:	str	r3, [sp, #24]
   67e60:	bl	56d04 <__read_chk@plt+0x50880>
   67e64:	cmp	fp, #6
   67e68:	beq	67e7c <__read_chk@plt+0x619f8>
   67e6c:	ldr	lr, [sp, #8]
   67e70:	ldr	r9, [lr, #4]
   67e74:	b	67c70 <__read_chk@plt+0x617ec>
   67e78:	bl	5d64 <__stack_chk_fail@plt>
   67e7c:	ldr	r3, [r5, #24]
   67e80:	ldr	sl, [sp, #32]
   67e84:	cmp	r3, #0
   67e88:	beq	67efc <__read_chk@plt+0x61a78>
   67e8c:	ldr	r3, [r5, #8]
   67e90:	mov	r2, #4
   67e94:	ldr	r0, [sp, #44]	; 0x2c
   67e98:	ldr	r1, [sp, #52]	; 0x34
   67e9c:	str	r0, [r3, #28]
   67ea0:	ldr	r3, [r5, #8]
   67ea4:	str	r1, [r3, #24]
   67ea8:	ldr	r3, [r5, #8]
   67eac:	add	r1, sp, #72	; 0x48
   67eb0:	add	r2, r1, r2, lsl #2
   67eb4:	ldr	r2, [r2, #-28]	; 0xffffffe4
   67eb8:	str	r2, [r3, #44]	; 0x2c
   67ebc:	ldr	r3, [r5, #24]
   67ec0:	cmp	r3, #0
   67ec4:	bne	67f20 <__read_chk@plt+0x61a9c>
   67ec8:	ldr	r3, [r5, #12]
   67ecc:	mov	r2, #4
   67ed0:	ldr	r0, [sp, #44]	; 0x2c
   67ed4:	ldr	r1, [sp, #52]	; 0x34
   67ed8:	str	r0, [r3, #28]
   67edc:	ldr	r3, [r5, #12]
   67ee0:	str	r1, [r3, #24]
   67ee4:	ldr	r3, [r5, #12]
   67ee8:	add	r1, sp, #72	; 0x48
   67eec:	add	r2, r1, r2, lsl #2
   67ef0:	ldr	r2, [r2, #-28]	; 0xffffffe4
   67ef4:	str	r2, [r3, #44]	; 0x2c
   67ef8:	b	67d08 <__read_chk@plt+0x61884>
   67efc:	ldr	r3, [r5, #8]
   67f00:	mov	r2, #5
   67f04:	ldr	r0, [sp, #48]	; 0x30
   67f08:	ldr	r1, [sp, #56]	; 0x38
   67f0c:	str	r0, [r3, #28]
   67f10:	ldr	r3, [r5, #8]
   67f14:	str	r1, [r3, #24]
   67f18:	ldr	r3, [r5, #8]
   67f1c:	b	67eac <__read_chk@plt+0x61a28>
   67f20:	ldr	r3, [r5, #12]
   67f24:	mov	r2, #5
   67f28:	ldr	r0, [sp, #48]	; 0x30
   67f2c:	ldr	r1, [sp, #56]	; 0x38
   67f30:	str	r0, [r3, #28]
   67f34:	ldr	r3, [r5, #12]
   67f38:	str	r1, [r3, #24]
   67f3c:	ldr	r3, [r5, #12]
   67f40:	b	67ee8 <__read_chk@plt+0x61a64>
   67f44:	ldrdeq	r8, [r5], -r0
   67f48:	andeq	r0, r0, r8, asr #11
   67f4c:	push	{r4, r5, r6, r7, r8, lr}
   67f50:	mov	r8, r0
   67f54:	mov	r7, r1
   67f58:	mov	r6, r2
   67f5c:	mov	r5, r3
   67f60:	bl	25d50 <__read_chk@plt+0x1f8cc>
   67f64:	subs	r4, r0, #0
   67f68:	beq	67fa8 <__read_chk@plt+0x61b24>
   67f6c:	mov	r1, r5
   67f70:	bl	2f8cc <__read_chk@plt+0x29448>
   67f74:	subs	r5, r0, #0
   67f78:	beq	67f8c <__read_chk@plt+0x61b08>
   67f7c:	mov	r0, r4
   67f80:	bl	25fe8 <__read_chk@plt+0x1fb64>
   67f84:	mov	r0, r5
   67f88:	pop	{r4, r5, r6, r7, r8, pc}
   67f8c:	mov	r0, r8
   67f90:	mov	r1, r7
   67f94:	mov	r2, r6
   67f98:	mov	r3, r4
   67f9c:	bl	67c10 <__read_chk@plt+0x6178c>
   67fa0:	mov	r5, r0
   67fa4:	b	67f7c <__read_chk@plt+0x61af8>
   67fa8:	mvn	r0, #1
   67fac:	pop	{r4, r5, r6, r7, r8, pc}
   67fb0:	ldr	ip, [pc, #476]	; 68194 <__read_chk@plt+0x61d10>
   67fb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67fb8:	mov	r6, r1
   67fbc:	ldr	r1, [pc, #468]	; 68198 <__read_chk@plt+0x61d14>
   67fc0:	add	ip, pc, ip
   67fc4:	sub	sp, sp, #4160	; 0x1040
   67fc8:	mov	r8, r3
   67fcc:	sub	sp, sp, #12
   67fd0:	mov	r7, r2
   67fd4:	ldr	r4, [ip, r1]
   67fd8:	add	r2, sp, #8192	; 0x2000
   67fdc:	mov	r5, r0
   67fe0:	ldr	r3, [r4]
   67fe4:	str	r3, [r2, #-4028]	; 0xfffff044
   67fe8:	bl	5ff8 <BN_num_bits@plt>
   67fec:	mov	r1, #7
   67ff0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   67ff4:	mov	ip, r0
   67ff8:	add	r9, r0, #7
   67ffc:	cmp	ip, #0
   68000:	mov	r0, r6
   68004:	movlt	ip, r9
   68008:	asr	r9, ip, #3
   6800c:	bl	5ff8 <BN_num_bits@plt>
   68010:	mov	r1, #7
   68014:	bl	7cfd8 <__read_chk@plt+0x76b54>
   68018:	sub	r3, r9, #64	; 0x40
   6801c:	cmp	r0, #0
   68020:	add	sl, r0, #7
   68024:	movge	ip, r0
   68028:	movlt	ip, sl
   6802c:	cmp	r3, #1984	; 0x7c0
   68030:	asr	sl, ip, #3
   68034:	bhi	6811c <__read_chk@plt+0x61c98>
   68038:	sub	r3, sl, #64	; 0x40
   6803c:	cmp	r3, #1984	; 0x7c0
   68040:	bhi	6811c <__read_chk@plt+0x61c98>
   68044:	mov	r0, r5
   68048:	add	r5, sp, #68	; 0x44
   6804c:	mov	r1, r5
   68050:	bl	56a4 <BN_bn2bin@plt>
   68054:	cmp	r0, #0
   68058:	ble	680ac <__read_chk@plt+0x61c28>
   6805c:	mov	r0, r6
   68060:	add	r6, sp, #2112	; 0x840
   68064:	add	r6, r6, #8
   68068:	sub	r6, r6, #4
   6806c:	mov	r1, r6
   68070:	bl	56a4 <BN_bn2bin@plt>
   68074:	cmp	r0, #0
   68078:	ble	680b4 <__read_chk@plt+0x61c30>
   6807c:	mov	r0, #0
   68080:	bl	56b1c <__read_chk@plt+0x50698>
   68084:	subs	fp, r0, #0
   68088:	beq	68110 <__read_chk@plt+0x61c8c>
   6808c:	mov	r2, r9
   68090:	mov	r1, r5
   68094:	bl	56be8 <__read_chk@plt+0x50764>
   68098:	cmp	r0, #0
   6809c:	beq	68124 <__read_chk@plt+0x61ca0>
   680a0:	mvn	r8, #21
   680a4:	add	r7, sp, #4
   680a8:	b	680c0 <__read_chk@plt+0x61c3c>
   680ac:	add	r6, sp, #2112	; 0x840
   680b0:	add	r6, r6, #4
   680b4:	add	r7, sp, #4
   680b8:	mvn	r8, #21
   680bc:	mov	fp, #0
   680c0:	mov	r0, fp
   680c4:	bl	56d04 <__read_chk@plt+0x50880>
   680c8:	mov	r0, r5
   680cc:	mov	r1, #2048	; 0x800
   680d0:	bl	7b7fc <__read_chk@plt+0x75378>
   680d4:	mov	r0, r6
   680d8:	mov	r1, #2048	; 0x800
   680dc:	bl	7b7fc <__read_chk@plt+0x75378>
   680e0:	mov	r0, r7
   680e4:	mov	r1, #64	; 0x40
   680e8:	bl	7b7fc <__read_chk@plt+0x75378>
   680ec:	mov	r0, r8
   680f0:	add	r3, sp, #8192	; 0x2000
   680f4:	ldr	r2, [r3, #-4028]	; 0xfffff044
   680f8:	ldr	r3, [r4]
   680fc:	cmp	r2, r3
   68100:	bne	68190 <__read_chk@plt+0x61d0c>
   68104:	add	sp, sp, #4160	; 0x1040
   68108:	add	sp, sp, #12
   6810c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68110:	mvn	r8, #1
   68114:	add	r7, sp, #4
   68118:	b	680c0 <__read_chk@plt+0x61c3c>
   6811c:	mvn	r0, #10
   68120:	b	680f0 <__read_chk@plt+0x61c6c>
   68124:	mov	r2, sl
   68128:	mov	r0, fp
   6812c:	mov	r1, r6
   68130:	bl	56be8 <__read_chk@plt+0x50764>
   68134:	cmp	r0, #0
   68138:	bne	680a0 <__read_chk@plt+0x61c1c>
   6813c:	mov	r1, r7
   68140:	mov	r0, fp
   68144:	mov	r2, #8
   68148:	bl	56be8 <__read_chk@plt+0x50764>
   6814c:	cmp	r0, #0
   68150:	bne	680a0 <__read_chk@plt+0x61c1c>
   68154:	add	r7, sp, #4
   68158:	mov	r0, fp
   6815c:	mov	r2, #64	; 0x40
   68160:	mov	r1, r7
   68164:	bl	56c44 <__read_chk@plt+0x507c0>
   68168:	subs	r9, r0, #0
   6816c:	mvnne	r8, #21
   68170:	bne	680c0 <__read_chk@plt+0x61c3c>
   68174:	bl	56acc <__read_chk@plt+0x50648>
   68178:	mov	r1, r7
   6817c:	mov	r2, r0
   68180:	mov	r0, r8
   68184:	mov	r8, r9
   68188:	bl	6010 <memcpy@plt>
   6818c:	b	680c0 <__read_chk@plt+0x61c3c>
   68190:	bl	5d64 <__stack_chk_fail@plt>
   68194:	andeq	r8, r5, ip, lsr r9
   68198:	andeq	r0, r0, r8, asr #11
   6819c:	push	{r4, lr}
   681a0:	subs	r4, r0, #0
   681a4:	popeq	{r4, pc}
   681a8:	ldr	r0, [r4, #24]
   681ac:	cmp	r0, #0
   681b0:	beq	681c8 <__read_chk@plt+0x61d44>
   681b4:	mov	r1, #0
   681b8:	ldr	r2, [r4, #12]
   681bc:	bl	5944 <memset@plt>
   681c0:	ldr	r0, [r4, #24]
   681c4:	bl	55a8 <free@plt>
   681c8:	ldr	r0, [r4, #28]
   681cc:	cmp	r0, #0
   681d0:	beq	681e8 <__read_chk@plt+0x61d64>
   681d4:	mov	r1, #0
   681d8:	ldr	r2, [r4, #16]
   681dc:	bl	5944 <memset@plt>
   681e0:	ldr	r0, [r4, #28]
   681e4:	bl	55a8 <free@plt>
   681e8:	mov	r1, #0
   681ec:	mov	r2, #32
   681f0:	mov	r0, r4
   681f4:	bl	5944 <memset@plt>
   681f8:	add	r0, r4, #32
   681fc:	bl	4ba04 <__read_chk@plt+0x45580>
   68200:	mov	r3, #0
   68204:	strb	r3, [r4, #68]	; 0x44
   68208:	strb	r3, [r4, #69]	; 0x45
   6820c:	strb	r3, [r4, #70]	; 0x46
   68210:	strb	r3, [r4, #71]	; 0x47
   68214:	strb	r3, [r4, #72]	; 0x48
   68218:	strb	r3, [r4, #73]	; 0x49
   6821c:	strb	r3, [r4, #74]	; 0x4a
   68220:	strb	r3, [r4, #75]	; 0x4b
   68224:	strb	r3, [r4, #76]	; 0x4c
   68228:	strb	r3, [r4, #77]	; 0x4d
   6822c:	strb	r3, [r4, #78]	; 0x4e
   68230:	strb	r3, [r4, #79]	; 0x4f
   68234:	pop	{r4, pc}
   68238:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   6823c:	mov	r6, r1
   68240:	ldr	r5, [sp, #68]	; 0x44
   68244:	mov	r7, r2
   68248:	mov	r9, r3
   6824c:	mov	r8, r0
   68250:	ldr	r4, [r5]
   68254:	bl	56acc <__read_chk@plt+0x50648>
   68258:	cmp	r4, r0
   6825c:	bcc	683b4 <__read_chk@plt+0x61f30>
   68260:	bl	25d50 <__read_chk@plt+0x1f8cc>
   68264:	subs	r4, r0, #0
   68268:	beq	683bc <__read_chk@plt+0x61f38>
   6826c:	mov	r1, r6
   68270:	bl	2ed04 <__read_chk@plt+0x28880>
   68274:	subs	ip, r0, #0
   68278:	bne	68290 <__read_chk@plt+0x61e0c>
   6827c:	mov	r1, r7
   68280:	mov	r0, r4
   68284:	bl	2ed04 <__read_chk@plt+0x28880>
   68288:	subs	ip, r0, #0
   6828c:	beq	682a4 <__read_chk@plt+0x61e20>
   68290:	mov	r0, r4
   68294:	mov	r6, ip
   68298:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6829c:	mov	r0, r6
   682a0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   682a4:	ldr	r3, [sp, #32]
   682a8:	mov	r0, r4
   682ac:	add	r1, r3, #1
   682b0:	bl	2eadc <__read_chk@plt+0x28658>
   682b4:	subs	ip, r0, #0
   682b8:	bne	68290 <__read_chk@plt+0x61e0c>
   682bc:	mov	r0, r4
   682c0:	mov	r1, #20
   682c4:	bl	2ebdc <__read_chk@plt+0x28758>
   682c8:	subs	ip, r0, #0
   682cc:	bne	68290 <__read_chk@plt+0x61e0c>
   682d0:	mov	r1, r9
   682d4:	mov	r0, r4
   682d8:	ldr	r2, [sp, #32]
   682dc:	bl	2e828 <__read_chk@plt+0x283a4>
   682e0:	subs	ip, r0, #0
   682e4:	bne	68290 <__read_chk@plt+0x61e0c>
   682e8:	ldr	r3, [sp, #40]	; 0x28
   682ec:	mov	r0, r4
   682f0:	add	r1, r3, #1
   682f4:	bl	2eadc <__read_chk@plt+0x28658>
   682f8:	subs	ip, r0, #0
   682fc:	bne	68290 <__read_chk@plt+0x61e0c>
   68300:	mov	r0, r4
   68304:	mov	r1, #20
   68308:	bl	2ebdc <__read_chk@plt+0x28758>
   6830c:	subs	ip, r0, #0
   68310:	bne	68290 <__read_chk@plt+0x61e0c>
   68314:	mov	r0, r4
   68318:	ldr	r1, [sp, #36]	; 0x24
   6831c:	ldr	r2, [sp, #40]	; 0x28
   68320:	bl	2e828 <__read_chk@plt+0x283a4>
   68324:	subs	ip, r0, #0
   68328:	bne	68290 <__read_chk@plt+0x61e0c>
   6832c:	mov	r0, r4
   68330:	ldr	r1, [sp, #44]	; 0x2c
   68334:	ldr	r2, [sp, #48]	; 0x30
   68338:	bl	2ec40 <__read_chk@plt+0x287bc>
   6833c:	subs	ip, r0, #0
   68340:	bne	68290 <__read_chk@plt+0x61e0c>
   68344:	mov	r0, r4
   68348:	ldr	r1, [sp, #52]	; 0x34
   6834c:	bl	2f8cc <__read_chk@plt+0x29448>
   68350:	subs	ip, r0, #0
   68354:	bne	68290 <__read_chk@plt+0x61e0c>
   68358:	mov	r0, r4
   6835c:	ldr	r1, [sp, #56]	; 0x38
   68360:	bl	2f8cc <__read_chk@plt+0x29448>
   68364:	subs	ip, r0, #0
   68368:	bne	68290 <__read_chk@plt+0x61e0c>
   6836c:	mov	r0, r4
   68370:	ldr	r1, [sp, #60]	; 0x3c
   68374:	bl	2f8cc <__read_chk@plt+0x29448>
   68378:	subs	ip, r0, #0
   6837c:	bne	68290 <__read_chk@plt+0x61e0c>
   68380:	mov	r0, r8
   68384:	mov	r1, r4
   68388:	ldr	r2, [sp, #64]	; 0x40
   6838c:	ldr	r3, [r5]
   68390:	bl	56dfc <__read_chk@plt+0x50978>
   68394:	subs	r6, r0, #0
   68398:	mov	r0, r4
   6839c:	bne	683c4 <__read_chk@plt+0x61f40>
   683a0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   683a4:	mov	r0, r8
   683a8:	bl	56acc <__read_chk@plt+0x50648>
   683ac:	str	r0, [r5]
   683b0:	b	6829c <__read_chk@plt+0x61e18>
   683b4:	mvn	r6, #9
   683b8:	b	6829c <__read_chk@plt+0x61e18>
   683bc:	mvn	r6, #1
   683c0:	b	6829c <__read_chk@plt+0x61e18>
   683c4:	mvn	r6, #21
   683c8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   683cc:	b	6829c <__read_chk@plt+0x61e18>
   683d0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   683d4:	mov	r8, r0
   683d8:	ldr	r5, [sp, #88]	; 0x58
   683dc:	mov	r0, #2
   683e0:	mov	r6, r1
   683e4:	mov	r7, r2
   683e8:	mov	r9, r3
   683ec:	ldr	r4, [r5]
   683f0:	bl	56acc <__read_chk@plt+0x50648>
   683f4:	cmp	r4, r0
   683f8:	bcc	685cc <__read_chk@plt+0x62148>
   683fc:	bl	25d50 <__read_chk@plt+0x1f8cc>
   68400:	subs	r4, r0, #0
   68404:	beq	685d4 <__read_chk@plt+0x62150>
   68408:	mov	r1, r6
   6840c:	bl	2ed04 <__read_chk@plt+0x28880>
   68410:	subs	ip, r0, #0
   68414:	bne	6842c <__read_chk@plt+0x61fa8>
   68418:	mov	r1, r7
   6841c:	mov	r0, r4
   68420:	bl	2ed04 <__read_chk@plt+0x28880>
   68424:	subs	ip, r0, #0
   68428:	beq	68440 <__read_chk@plt+0x61fbc>
   6842c:	mov	r0, r4
   68430:	mov	r6, ip
   68434:	bl	25fe8 <__read_chk@plt+0x1fb64>
   68438:	mov	r0, r6
   6843c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   68440:	ldr	r3, [sp, #32]
   68444:	mov	r0, r4
   68448:	add	r1, r3, #1
   6844c:	bl	2eadc <__read_chk@plt+0x28658>
   68450:	subs	ip, r0, #0
   68454:	bne	6842c <__read_chk@plt+0x61fa8>
   68458:	mov	r0, r4
   6845c:	mov	r1, #20
   68460:	bl	2ebdc <__read_chk@plt+0x28758>
   68464:	subs	ip, r0, #0
   68468:	bne	6842c <__read_chk@plt+0x61fa8>
   6846c:	mov	r1, r9
   68470:	mov	r0, r4
   68474:	ldr	r2, [sp, #32]
   68478:	bl	2e828 <__read_chk@plt+0x283a4>
   6847c:	subs	ip, r0, #0
   68480:	bne	6842c <__read_chk@plt+0x61fa8>
   68484:	ldr	r3, [sp, #40]	; 0x28
   68488:	mov	r0, r4
   6848c:	add	r1, r3, #1
   68490:	bl	2eadc <__read_chk@plt+0x28658>
   68494:	subs	ip, r0, #0
   68498:	bne	6842c <__read_chk@plt+0x61fa8>
   6849c:	mov	r0, r4
   684a0:	mov	r1, #20
   684a4:	bl	2ebdc <__read_chk@plt+0x28758>
   684a8:	subs	ip, r0, #0
   684ac:	bne	6842c <__read_chk@plt+0x61fa8>
   684b0:	mov	r0, r4
   684b4:	ldr	r1, [sp, #36]	; 0x24
   684b8:	ldr	r2, [sp, #40]	; 0x28
   684bc:	bl	2e828 <__read_chk@plt+0x283a4>
   684c0:	subs	ip, r0, #0
   684c4:	bne	6842c <__read_chk@plt+0x61fa8>
   684c8:	mov	r0, r4
   684cc:	ldr	r1, [sp, #44]	; 0x2c
   684d0:	ldr	r2, [sp, #48]	; 0x30
   684d4:	bl	2ec40 <__read_chk@plt+0x287bc>
   684d8:	subs	ip, r0, #0
   684dc:	bne	6842c <__read_chk@plt+0x61fa8>
   684e0:	ldr	r3, [sp, #52]	; 0x34
   684e4:	cmn	r3, #1
   684e8:	beq	68500 <__read_chk@plt+0x6207c>
   684ec:	mov	r0, r4
   684f0:	ldr	r1, [sp, #52]	; 0x34
   684f4:	bl	2eadc <__read_chk@plt+0x28658>
   684f8:	subs	ip, r0, #0
   684fc:	bne	6842c <__read_chk@plt+0x61fa8>
   68500:	mov	r0, r4
   68504:	ldr	r1, [sp, #56]	; 0x38
   68508:	bl	2eadc <__read_chk@plt+0x28658>
   6850c:	subs	ip, r0, #0
   68510:	bne	6842c <__read_chk@plt+0x61fa8>
   68514:	ldr	r3, [sp, #60]	; 0x3c
   68518:	cmn	r3, #1
   6851c:	beq	68534 <__read_chk@plt+0x620b0>
   68520:	mov	r0, r4
   68524:	ldr	r1, [sp, #60]	; 0x3c
   68528:	bl	2eadc <__read_chk@plt+0x28658>
   6852c:	subs	ip, r0, #0
   68530:	bne	6842c <__read_chk@plt+0x61fa8>
   68534:	mov	r0, r4
   68538:	ldr	r1, [sp, #64]	; 0x40
   6853c:	bl	2f8cc <__read_chk@plt+0x29448>
   68540:	subs	ip, r0, #0
   68544:	bne	6842c <__read_chk@plt+0x61fa8>
   68548:	mov	r0, r4
   6854c:	ldr	r1, [sp, #68]	; 0x44
   68550:	bl	2f8cc <__read_chk@plt+0x29448>
   68554:	subs	ip, r0, #0
   68558:	bne	6842c <__read_chk@plt+0x61fa8>
   6855c:	mov	r0, r4
   68560:	ldr	r1, [sp, #72]	; 0x48
   68564:	bl	2f8cc <__read_chk@plt+0x29448>
   68568:	subs	ip, r0, #0
   6856c:	bne	6842c <__read_chk@plt+0x61fa8>
   68570:	mov	r0, r4
   68574:	ldr	r1, [sp, #76]	; 0x4c
   68578:	bl	2f8cc <__read_chk@plt+0x29448>
   6857c:	subs	ip, r0, #0
   68580:	bne	6842c <__read_chk@plt+0x61fa8>
   68584:	mov	r0, r4
   68588:	ldr	r1, [sp, #80]	; 0x50
   6858c:	bl	2f8cc <__read_chk@plt+0x29448>
   68590:	subs	ip, r0, #0
   68594:	bne	6842c <__read_chk@plt+0x61fa8>
   68598:	mov	r0, r8
   6859c:	mov	r1, r4
   685a0:	ldr	r2, [sp, #84]	; 0x54
   685a4:	ldr	r3, [r5]
   685a8:	bl	56dfc <__read_chk@plt+0x50978>
   685ac:	subs	r6, r0, #0
   685b0:	mov	r0, r4
   685b4:	bne	685dc <__read_chk@plt+0x62158>
   685b8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   685bc:	mov	r0, r8
   685c0:	bl	56acc <__read_chk@plt+0x50648>
   685c4:	str	r0, [r5]
   685c8:	b	68438 <__read_chk@plt+0x61fb4>
   685cc:	mvn	r6, #9
   685d0:	b	68438 <__read_chk@plt+0x61fb4>
   685d4:	mvn	r6, #1
   685d8:	b	68438 <__read_chk@plt+0x61fb4>
   685dc:	mvn	r6, #21
   685e0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   685e4:	b	68438 <__read_chk@plt+0x61fb4>
   685e8:	ldr	r3, [pc, #968]	; 689b8 <__read_chk@plt+0x62534>
   685ec:	ldr	r1, [pc, #968]	; 689bc <__read_chk@plt+0x62538>
   685f0:	add	r3, pc, r3
   685f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   685f8:	mov	r5, r2
   685fc:	ldr	r4, [r5, #4]
   68600:	mov	r2, r3
   68604:	ldr	r6, [r2, r1]
   68608:	sub	sp, sp, #164	; 0xa4
   6860c:	mov	r3, #0
   68610:	ldr	r1, [r4, #108]	; 0x6c
   68614:	ldr	r2, [r6]
   68618:	cmp	r1, r3
   6861c:	str	r3, [sp, #68]	; 0x44
   68620:	str	r3, [sp, #72]	; 0x48
   68624:	str	r3, [sp, #76]	; 0x4c
   68628:	str	r2, [sp, #156]	; 0x9c
   6862c:	beq	688cc <__read_chk@plt+0x62448>
   68630:	mov	r0, r5
   68634:	add	r1, sp, #72	; 0x48
   68638:	add	r2, sp, #84	; 0x54
   6863c:	bl	44c70 <__read_chk@plt+0x3e7ec>
   68640:	subs	r7, r0, #0
   68644:	beq	68698 <__read_chk@plt+0x62214>
   68648:	add	r0, sp, #92	; 0x5c
   6864c:	mov	r1, #64	; 0x40
   68650:	bl	7b7fc <__read_chk@plt+0x75378>
   68654:	ldr	r0, [r4, #176]	; 0xb0
   68658:	bl	58f0 <DH_free@plt>
   6865c:	mov	r3, #0
   68660:	str	r3, [r4, #176]	; 0xb0
   68664:	ldr	r0, [sp, #68]	; 0x44
   68668:	bl	27e40 <__read_chk@plt+0x219bc>
   6866c:	ldr	r0, [sp, #72]	; 0x48
   68670:	bl	55a8 <free@plt>
   68674:	ldr	r0, [sp, #76]	; 0x4c
   68678:	bl	55a8 <free@plt>
   6867c:	ldr	r2, [sp, #156]	; 0x9c
   68680:	ldr	r3, [r6]
   68684:	mov	r0, r7
   68688:	cmp	r2, r3
   6868c:	bne	688e4 <__read_chk@plt+0x62460>
   68690:	add	sp, sp, #164	; 0xa4
   68694:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68698:	ldr	r0, [sp, #72]	; 0x48
   6869c:	add	r2, sp, #68	; 0x44
   686a0:	ldr	r1, [sp, #84]	; 0x54
   686a4:	bl	2be4c <__read_chk@plt+0x259c8>
   686a8:	subs	r7, r0, #0
   686ac:	bne	68648 <__read_chk@plt+0x621c4>
   686b0:	ldr	r0, [sp, #68]	; 0x44
   686b4:	ldr	r2, [r4, #36]	; 0x24
   686b8:	ldr	r3, [r0]
   686bc:	cmp	r3, r2
   686c0:	bne	688c4 <__read_chk@plt+0x62440>
   686c4:	cmp	r3, #3
   686c8:	bne	686dc <__read_chk@plt+0x62258>
   686cc:	ldr	r2, [r0, #16]
   686d0:	ldr	r3, [r4, #40]	; 0x28
   686d4:	cmp	r2, r3
   686d8:	bne	688c4 <__read_chk@plt+0x62440>
   686dc:	ldr	r3, [r4, #108]	; 0x6c
   686e0:	mov	r1, r5
   686e4:	blx	r3
   686e8:	cmn	r0, #1
   686ec:	beq	688d4 <__read_chk@plt+0x62450>
   686f0:	bl	6400 <BN_new@plt>
   686f4:	subs	r9, r0, #0
   686f8:	beq	688dc <__read_chk@plt+0x62458>
   686fc:	mov	r0, r5
   68700:	mov	r1, r9
   68704:	bl	44cac <__read_chk@plt+0x3e828>
   68708:	subs	r7, r0, #0
   6870c:	beq	68738 <__read_chk@plt+0x622b4>
   68710:	add	r0, sp, #92	; 0x5c
   68714:	mov	r1, #64	; 0x40
   68718:	bl	7b7fc <__read_chk@plt+0x75378>
   6871c:	ldr	r0, [r4, #176]	; 0xb0
   68720:	bl	58f0 <DH_free@plt>
   68724:	mov	r3, #0
   68728:	mov	r0, r9
   6872c:	str	r3, [r4, #176]	; 0xb0
   68730:	bl	5c50 <BN_clear_free@plt>
   68734:	b	68664 <__read_chk@plt+0x621e0>
   68738:	mov	r0, r5
   6873c:	add	r1, sp, #76	; 0x4c
   68740:	add	r2, sp, #80	; 0x50
   68744:	bl	44c70 <__read_chk@plt+0x3e7ec>
   68748:	subs	r7, r0, #0
   6874c:	bne	68710 <__read_chk@plt+0x6228c>
   68750:	mov	r0, r5
   68754:	bl	44cb8 <__read_chk@plt+0x3e834>
   68758:	subs	r7, r0, #0
   6875c:	bne	68710 <__read_chk@plt+0x6228c>
   68760:	ldr	r0, [r4, #176]	; 0xb0
   68764:	mov	r1, r9
   68768:	bl	6e5f0 <__read_chk@plt+0x6816c>
   6876c:	cmp	r0, #0
   68770:	beq	68958 <__read_chk@plt+0x624d4>
   68774:	ldr	r0, [r4, #176]	; 0xb0
   68778:	bl	6034 <DH_size@plt>
   6877c:	str	r0, [sp, #60]	; 0x3c
   68780:	bl	6070 <malloc@plt>
   68784:	subs	fp, r0, #0
   68788:	beq	6899c <__read_chk@plt+0x62518>
   6878c:	bl	6400 <BN_new@plt>
   68790:	subs	r8, r0, #0
   68794:	beq	689a4 <__read_chk@plt+0x62520>
   68798:	mov	r1, r9
   6879c:	mov	r0, fp
   687a0:	ldr	r2, [r4, #176]	; 0xb0
   687a4:	bl	53a4 <DH_compute_key@plt>
   687a8:	subs	r1, r0, #0
   687ac:	blt	6894c <__read_chk@plt+0x624c8>
   687b0:	mov	r0, fp
   687b4:	mov	r2, r8
   687b8:	bl	5cf8 <BN_bin2bn@plt>
   687bc:	cmp	r0, #0
   687c0:	beq	6894c <__read_chk@plt+0x624c8>
   687c4:	ldr	r1, [r4, #96]	; 0x60
   687c8:	mov	r3, #64	; 0x40
   687cc:	ldr	r2, [r4, #100]	; 0x64
   687d0:	add	sl, sp, #92	; 0x5c
   687d4:	ldr	r0, [r4, #56]	; 0x38
   687d8:	ldr	r7, [r4, #72]	; 0x48
   687dc:	str	r3, [sp, #88]	; 0x58
   687e0:	str	r1, [sp, #44]	; 0x2c
   687e4:	str	r2, [sp, #40]	; 0x28
   687e8:	bl	26778 <__read_chk@plt+0x202f4>
   687ec:	mov	r3, r0
   687f0:	ldr	r0, [r4, #56]	; 0x38
   687f4:	str	r3, [sp, #48]	; 0x30
   687f8:	bl	265d8 <__read_chk@plt+0x20154>
   687fc:	str	r0, [sp, #56]	; 0x38
   68800:	ldr	r0, [r4, #60]	; 0x3c
   68804:	bl	26778 <__read_chk@plt+0x202f4>
   68808:	mov	ip, r0
   6880c:	ldr	r0, [r4, #60]	; 0x3c
   68810:	str	ip, [sp, #52]	; 0x34
   68814:	bl	265d8 <__read_chk@plt+0x20154>
   68818:	ldr	lr, [sp, #56]	; 0x38
   6881c:	ldr	ip, [sp, #52]	; 0x34
   68820:	ldr	r1, [sp, #44]	; 0x2c
   68824:	str	lr, [sp]
   68828:	str	ip, [sp, #4]
   6882c:	ldr	lr, [sp, #84]	; 0x54
   68830:	ldr	ip, [sp, #72]	; 0x48
   68834:	ldr	r2, [sp, #40]	; 0x28
   68838:	str	lr, [sp, #16]
   6883c:	str	ip, [sp, #12]
   68840:	ldr	r3, [sp, #48]	; 0x30
   68844:	str	r0, [sp, #8]
   68848:	mov	r0, r7
   6884c:	ldr	ip, [r4, #176]	; 0xb0
   68850:	ldr	ip, [ip, #20]
   68854:	str	r9, [sp, #24]
   68858:	str	r8, [sp, #28]
   6885c:	str	ip, [sp, #20]
   68860:	add	ip, sp, #88	; 0x58
   68864:	str	sl, [sp, #32]
   68868:	str	ip, [sp, #36]	; 0x24
   6886c:	bl	68238 <__read_chk@plt+0x61db4>
   68870:	subs	r7, r0, #0
   68874:	beq	688e8 <__read_chk@plt+0x62464>
   68878:	mov	r1, #64	; 0x40
   6887c:	mov	r0, sl
   68880:	bl	7b7fc <__read_chk@plt+0x75378>
   68884:	ldr	r0, [r4, #176]	; 0xb0
   68888:	bl	58f0 <DH_free@plt>
   6888c:	mov	r3, #0
   68890:	mov	r0, r9
   68894:	str	r3, [r4, #176]	; 0xb0
   68898:	bl	5c50 <BN_clear_free@plt>
   6889c:	mov	r0, fp
   688a0:	ldr	r1, [sp, #60]	; 0x3c
   688a4:	bl	7b7fc <__read_chk@plt+0x75378>
   688a8:	mov	r0, fp
   688ac:	bl	55a8 <free@plt>
   688b0:	cmp	r8, #0
   688b4:	beq	68664 <__read_chk@plt+0x621e0>
   688b8:	mov	r0, r8
   688bc:	bl	5c50 <BN_clear_free@plt>
   688c0:	b	68664 <__read_chk@plt+0x621e0>
   688c4:	mvn	r7, #12
   688c8:	b	68648 <__read_chk@plt+0x621c4>
   688cc:	mvn	r7, #9
   688d0:	b	68648 <__read_chk@plt+0x621c4>
   688d4:	mvn	r7, #20
   688d8:	b	68648 <__read_chk@plt+0x621c4>
   688dc:	mvn	r7, #1
   688e0:	b	68648 <__read_chk@plt+0x621c4>
   688e4:	bl	5d64 <__stack_chk_fail@plt>
   688e8:	ldr	r2, [sp, #88]	; 0x58
   688ec:	mov	r3, sl
   688f0:	ldr	r0, [sp, #68]	; 0x44
   688f4:	ldr	r1, [sp, #76]	; 0x4c
   688f8:	str	r2, [sp]
   688fc:	ldr	ip, [r5, #1048]	; 0x418
   68900:	ldr	r2, [sp, #80]	; 0x50
   68904:	str	ip, [sp, #4]
   68908:	bl	29d78 <__read_chk@plt+0x238f4>
   6890c:	subs	r7, r0, #0
   68910:	bne	68878 <__read_chk@plt+0x623f4>
   68914:	ldr	r3, [r4]
   68918:	cmp	r3, #0
   6891c:	beq	68970 <__read_chk@plt+0x624ec>
   68920:	mov	r0, r5
   68924:	mov	r1, sl
   68928:	ldr	r2, [sp, #88]	; 0x58
   6892c:	mov	r3, r8
   68930:	bl	67f4c <__read_chk@plt+0x61ac8>
   68934:	subs	r7, r0, #0
   68938:	bne	68878 <__read_chk@plt+0x623f4>
   6893c:	mov	r0, r5
   68940:	bl	66cec <__read_chk@plt+0x60868>
   68944:	mov	r7, r0
   68948:	b	68878 <__read_chk@plt+0x623f4>
   6894c:	mvn	r7, #21
   68950:	add	sl, sp, #92	; 0x5c
   68954:	b	68878 <__read_chk@plt+0x623f4>
   68958:	ldr	r1, [pc, #96]	; 689c0 <__read_chk@plt+0x6253c>
   6895c:	mov	r0, r5
   68960:	mvn	r7, #2
   68964:	add	r1, pc, r1
   68968:	bl	451b4 <__read_chk@plt+0x3ed30>
   6896c:	b	68710 <__read_chk@plt+0x6228c>
   68970:	ldr	r7, [sp, #88]	; 0x58
   68974:	str	r7, [r4, #4]
   68978:	mov	r0, r7
   6897c:	bl	6070 <malloc@plt>
   68980:	cmp	r0, #0
   68984:	str	r0, [r4]
   68988:	beq	689b0 <__read_chk@plt+0x6252c>
   6898c:	mov	r2, r7
   68990:	mov	r1, sl
   68994:	bl	6010 <memcpy@plt>
   68998:	b	68920 <__read_chk@plt+0x6249c>
   6899c:	mvn	r7, #1
   689a0:	b	68710 <__read_chk@plt+0x6228c>
   689a4:	mvn	r7, #1
   689a8:	add	sl, sp, #92	; 0x5c
   689ac:	b	68878 <__read_chk@plt+0x623f4>
   689b0:	mvn	r7, #1
   689b4:	b	68878 <__read_chk@plt+0x623f4>
   689b8:	andeq	r8, r5, ip, lsl #6
   689bc:	andeq	r0, r0, r8, asr #11
   689c0:	andeq	r5, r2, r4, lsl #4
   689c4:	push	{r4, r5, r6, lr}
   689c8:	mov	r5, r0
   689cc:	ldr	r4, [r0, #4]
   689d0:	ldr	r3, [r4, #44]	; 0x2c
   689d4:	cmp	r3, #4
   689d8:	addls	pc, pc, r3, lsl #2
   689dc:	b	68abc <__read_chk@plt+0x62638>
   689e0:	b	68a3c <__read_chk@plt+0x625b8>
   689e4:	b	68a48 <__read_chk@plt+0x625c4>
   689e8:	b	68a48 <__read_chk@plt+0x625c4>
   689ec:	b	68a30 <__read_chk@plt+0x625ac>
   689f0:	b	689f4 <__read_chk@plt+0x62570>
   689f4:	bl	6e924 <__read_chk@plt+0x684a0>
   689f8:	str	r0, [r4, #176]	; 0xb0
   689fc:	cmp	r0, #0
   68a00:	beq	68ab4 <__read_chk@plt+0x62630>
   68a04:	ldr	r0, [pc, #184]	; 68ac4 <__read_chk@plt+0x62640>
   68a08:	add	r0, pc, r0
   68a0c:	bl	401e0 <__read_chk@plt+0x39d5c>
   68a10:	ldr	r1, [r4, #16]
   68a14:	ldr	r0, [r4, #176]	; 0xb0
   68a18:	lsl	r1, r1, #3
   68a1c:	bl	6e7ac <__read_chk@plt+0x68328>
   68a20:	subs	r6, r0, #0
   68a24:	beq	68a54 <__read_chk@plt+0x625d0>
   68a28:	mov	r0, r6
   68a2c:	pop	{r4, r5, r6, pc}
   68a30:	bl	6e908 <__read_chk@plt+0x68484>
   68a34:	str	r0, [r4, #176]	; 0xb0
   68a38:	b	689fc <__read_chk@plt+0x62578>
   68a3c:	bl	6e8d0 <__read_chk@plt+0x6844c>
   68a40:	str	r0, [r4, #176]	; 0xb0
   68a44:	b	689fc <__read_chk@plt+0x62578>
   68a48:	bl	6e8ec <__read_chk@plt+0x68468>
   68a4c:	str	r0, [r4, #176]	; 0xb0
   68a50:	b	689fc <__read_chk@plt+0x62578>
   68a54:	mov	r0, r5
   68a58:	mov	r1, #30
   68a5c:	bl	44d08 <__read_chk@plt+0x3e884>
   68a60:	subs	r6, r0, #0
   68a64:	bne	68a28 <__read_chk@plt+0x625a4>
   68a68:	ldr	r3, [r4, #176]	; 0xb0
   68a6c:	mov	r0, r5
   68a70:	ldr	r1, [r3, #20]
   68a74:	bl	44c34 <__read_chk@plt+0x3e7b0>
   68a78:	subs	r6, r0, #0
   68a7c:	bne	68a28 <__read_chk@plt+0x625a4>
   68a80:	mov	r0, r5
   68a84:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   68a88:	subs	r6, r0, #0
   68a8c:	bne	68a28 <__read_chk@plt+0x625a4>
   68a90:	ldr	r0, [pc, #48]	; 68ac8 <__read_chk@plt+0x62644>
   68a94:	add	r0, pc, r0
   68a98:	bl	401e0 <__read_chk@plt+0x39d5c>
   68a9c:	ldr	r2, [pc, #40]	; 68acc <__read_chk@plt+0x62648>
   68aa0:	mov	r0, r5
   68aa4:	mov	r1, #31
   68aa8:	add	r2, pc, r2
   68aac:	bl	4b358 <__read_chk@plt+0x44ed4>
   68ab0:	b	68a28 <__read_chk@plt+0x625a4>
   68ab4:	mvn	r6, #1
   68ab8:	b	68a28 <__read_chk@plt+0x625a4>
   68abc:	mvn	r6, #9
   68ac0:	b	68a28 <__read_chk@plt+0x625a4>
   68ac4:	andeq	r6, r2, r4, lsr r2
   68ac8:	andeq	r6, r2, r4, asr #3
   68acc:			; <UNDEFINED> instruction: 0xfffffb38
   68ad0:	ldr	r0, [pc, #356]	; 68c3c <__read_chk@plt+0x627b8>
   68ad4:	push	{r4, r5, r6, r7, r8, lr}
   68ad8:	add	r0, pc, r0
   68adc:	mov	r5, r2
   68ae0:	ldr	r8, [r2, #4]
   68ae4:	bl	401e0 <__read_chk@plt+0x39d5c>
   68ae8:	bl	6400 <BN_new@plt>
   68aec:	subs	r6, r0, #0
   68af0:	beq	68c14 <__read_chk@plt+0x62790>
   68af4:	bl	6400 <BN_new@plt>
   68af8:	subs	r7, r0, #0
   68afc:	beq	68c1c <__read_chk@plt+0x62798>
   68b00:	mov	r0, r5
   68b04:	mov	r1, r6
   68b08:	bl	44cac <__read_chk@plt+0x3e828>
   68b0c:	subs	r4, r0, #0
   68b10:	beq	68b2c <__read_chk@plt+0x626a8>
   68b14:	mov	r0, r6
   68b18:	bl	5c50 <BN_clear_free@plt>
   68b1c:	mov	r0, r7
   68b20:	bl	5c50 <BN_clear_free@plt>
   68b24:	mov	r0, r4
   68b28:	pop	{r4, r5, r6, r7, r8, pc}
   68b2c:	mov	r0, r5
   68b30:	mov	r1, r7
   68b34:	bl	44cac <__read_chk@plt+0x3e828>
   68b38:	subs	r4, r0, #0
   68b3c:	bne	68b14 <__read_chk@plt+0x62690>
   68b40:	mov	r0, r5
   68b44:	bl	44cb8 <__read_chk@plt+0x3e834>
   68b48:	subs	r4, r0, #0
   68b4c:	bne	68b14 <__read_chk@plt+0x62690>
   68b50:	mov	r0, r6
   68b54:	bl	5ff8 <BN_num_bits@plt>
   68b58:	cmp	r0, #0
   68b5c:	blt	68c2c <__read_chk@plt+0x627a8>
   68b60:	ldr	r3, [r8, #180]	; 0xb4
   68b64:	cmp	r0, r3
   68b68:	bcc	68c2c <__read_chk@plt+0x627a8>
   68b6c:	ldr	r3, [r8, #184]	; 0xb8
   68b70:	cmp	r0, r3
   68b74:	bhi	68c2c <__read_chk@plt+0x627a8>
   68b78:	mov	r0, r7
   68b7c:	mov	r1, r6
   68b80:	bl	6e8b0 <__read_chk@plt+0x6842c>
   68b84:	cmp	r0, #0
   68b88:	str	r0, [r8, #176]	; 0xb0
   68b8c:	beq	68c34 <__read_chk@plt+0x627b0>
   68b90:	ldr	r1, [r8, #16]
   68b94:	lsl	r1, r1, #3
   68b98:	bl	6e7ac <__read_chk@plt+0x68328>
   68b9c:	subs	r4, r0, #0
   68ba0:	bne	68b24 <__read_chk@plt+0x626a0>
   68ba4:	mov	r0, r5
   68ba8:	mov	r1, #32
   68bac:	bl	44d08 <__read_chk@plt+0x3e884>
   68bb0:	subs	r4, r0, #0
   68bb4:	bne	68b24 <__read_chk@plt+0x626a0>
   68bb8:	ldr	r3, [r8, #176]	; 0xb0
   68bbc:	mov	r0, r5
   68bc0:	ldr	r1, [r3, #20]
   68bc4:	bl	44c34 <__read_chk@plt+0x3e7b0>
   68bc8:	subs	r4, r0, #0
   68bcc:	bne	68b24 <__read_chk@plt+0x626a0>
   68bd0:	mov	r0, r5
   68bd4:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   68bd8:	subs	r4, r0, #0
   68bdc:	bne	68b24 <__read_chk@plt+0x626a0>
   68be0:	ldr	r0, [pc, #88]	; 68c40 <__read_chk@plt+0x627bc>
   68be4:	add	r0, pc, r0
   68be8:	bl	401e0 <__read_chk@plt+0x39d5c>
   68bec:	mov	r0, r5
   68bf0:	mov	r2, r4
   68bf4:	mov	r1, #31
   68bf8:	bl	4b358 <__read_chk@plt+0x44ed4>
   68bfc:	ldr	r2, [pc, #64]	; 68c44 <__read_chk@plt+0x627c0>
   68c00:	mov	r0, r5
   68c04:	mov	r1, #33	; 0x21
   68c08:	add	r2, pc, r2
   68c0c:	bl	4b358 <__read_chk@plt+0x44ed4>
   68c10:	b	68b24 <__read_chk@plt+0x626a0>
   68c14:	mvn	r4, #1
   68c18:	b	68b24 <__read_chk@plt+0x626a0>
   68c1c:	mov	r0, r6
   68c20:	mvn	r4, #1
   68c24:	bl	5c50 <BN_clear_free@plt>
   68c28:	b	68b24 <__read_chk@plt+0x626a0>
   68c2c:	mvn	r4, #27
   68c30:	b	68b14 <__read_chk@plt+0x62690>
   68c34:	mvn	r4, #1
   68c38:	b	68b14 <__read_chk@plt+0x62690>
   68c3c:	andeq	r6, r2, r0, lsr #3
   68c40:	strheq	r6, [r2], -r4
   68c44:	andeq	r0, r0, r8, lsr r0
   68c48:	ldr	r3, [pc, #1040]	; 69060 <__read_chk@plt+0x62bdc>
   68c4c:	ldr	r1, [pc, #1040]	; 69064 <__read_chk@plt+0x62be0>
   68c50:	add	r3, pc, r3
   68c54:	ldr	r0, [pc, #1036]	; 69068 <__read_chk@plt+0x62be4>
   68c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   68c5c:	mov	r5, r2
   68c60:	mov	r2, r3
   68c64:	ldr	r4, [r5, #4]
   68c68:	ldr	r6, [r2, r1]
   68c6c:	sub	sp, sp, #188	; 0xbc
   68c70:	add	r0, pc, r0
   68c74:	mov	r3, #0
   68c78:	str	r3, [sp, #92]	; 0x5c
   68c7c:	ldr	r2, [r6]
   68c80:	str	r3, [sp, #96]	; 0x60
   68c84:	str	r3, [sp, #100]	; 0x64
   68c88:	str	r2, [sp, #180]	; 0xb4
   68c8c:	bl	401e0 <__read_chk@plt+0x39d5c>
   68c90:	ldr	r3, [r4, #108]	; 0x6c
   68c94:	cmp	r3, #0
   68c98:	beq	68f74 <__read_chk@plt+0x62af0>
   68c9c:	mov	r0, r5
   68ca0:	add	r1, sp, #100	; 0x64
   68ca4:	add	r2, sp, #108	; 0x6c
   68ca8:	bl	44c70 <__read_chk@plt+0x3e7ec>
   68cac:	subs	fp, r0, #0
   68cb0:	beq	68d04 <__read_chk@plt+0x62880>
   68cb4:	add	r0, sp, #116	; 0x74
   68cb8:	mov	r1, #64	; 0x40
   68cbc:	bl	7b7fc <__read_chk@plt+0x75378>
   68cc0:	ldr	r0, [r4, #176]	; 0xb0
   68cc4:	bl	58f0 <DH_free@plt>
   68cc8:	mov	r3, #0
   68ccc:	str	r3, [r4, #176]	; 0xb0
   68cd0:	ldr	r0, [sp, #92]	; 0x5c
   68cd4:	bl	27e40 <__read_chk@plt+0x219bc>
   68cd8:	ldr	r0, [sp, #100]	; 0x64
   68cdc:	bl	55a8 <free@plt>
   68ce0:	ldr	r0, [sp, #96]	; 0x60
   68ce4:	bl	55a8 <free@plt>
   68ce8:	ldr	r2, [sp, #180]	; 0xb4
   68cec:	ldr	r3, [r6]
   68cf0:	mov	r0, fp
   68cf4:	cmp	r2, r3
   68cf8:	bne	68f8c <__read_chk@plt+0x62b08>
   68cfc:	add	sp, sp, #188	; 0xbc
   68d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   68d04:	ldr	r0, [sp, #100]	; 0x64
   68d08:	add	r2, sp, #92	; 0x5c
   68d0c:	ldr	r1, [sp, #108]	; 0x6c
   68d10:	bl	2be4c <__read_chk@plt+0x259c8>
   68d14:	subs	fp, r0, #0
   68d18:	bne	68cb4 <__read_chk@plt+0x62830>
   68d1c:	ldr	r0, [sp, #92]	; 0x5c
   68d20:	ldr	r2, [r4, #36]	; 0x24
   68d24:	ldr	r3, [r0]
   68d28:	cmp	r3, r2
   68d2c:	bne	68f6c <__read_chk@plt+0x62ae8>
   68d30:	cmp	r3, #3
   68d34:	bne	68d48 <__read_chk@plt+0x628c4>
   68d38:	ldr	r2, [r0, #16]
   68d3c:	ldr	r3, [r4, #40]	; 0x28
   68d40:	cmp	r2, r3
   68d44:	bne	68f6c <__read_chk@plt+0x62ae8>
   68d48:	ldr	r3, [r4, #108]	; 0x6c
   68d4c:	mov	r1, r5
   68d50:	blx	r3
   68d54:	cmn	r0, #1
   68d58:	beq	68f7c <__read_chk@plt+0x62af8>
   68d5c:	bl	6400 <BN_new@plt>
   68d60:	subs	r8, r0, #0
   68d64:	beq	68f84 <__read_chk@plt+0x62b00>
   68d68:	mov	r0, r5
   68d6c:	mov	r1, r8
   68d70:	bl	44cac <__read_chk@plt+0x3e828>
   68d74:	subs	fp, r0, #0
   68d78:	beq	68da4 <__read_chk@plt+0x62920>
   68d7c:	add	r0, sp, #116	; 0x74
   68d80:	mov	r1, #64	; 0x40
   68d84:	bl	7b7fc <__read_chk@plt+0x75378>
   68d88:	ldr	r0, [r4, #176]	; 0xb0
   68d8c:	bl	58f0 <DH_free@plt>
   68d90:	mov	r3, #0
   68d94:	mov	r0, r8
   68d98:	str	r3, [r4, #176]	; 0xb0
   68d9c:	bl	5c50 <BN_clear_free@plt>
   68da0:	b	68cd0 <__read_chk@plt+0x6284c>
   68da4:	mov	r0, r5
   68da8:	add	r1, sp, #96	; 0x60
   68dac:	add	r2, sp, #104	; 0x68
   68db0:	bl	44c70 <__read_chk@plt+0x3e7ec>
   68db4:	subs	fp, r0, #0
   68db8:	bne	68d7c <__read_chk@plt+0x628f8>
   68dbc:	mov	r0, r5
   68dc0:	bl	44cb8 <__read_chk@plt+0x3e834>
   68dc4:	subs	fp, r0, #0
   68dc8:	bne	68d7c <__read_chk@plt+0x628f8>
   68dcc:	ldr	r0, [r4, #176]	; 0xb0
   68dd0:	mov	r1, r8
   68dd4:	bl	6e5f0 <__read_chk@plt+0x6816c>
   68dd8:	cmp	r0, #0
   68ddc:	beq	69000 <__read_chk@plt+0x62b7c>
   68de0:	ldr	r0, [r4, #176]	; 0xb0
   68de4:	bl	6034 <DH_size@plt>
   68de8:	str	r0, [sp, #80]	; 0x50
   68dec:	bl	6070 <malloc@plt>
   68df0:	subs	sl, r0, #0
   68df4:	beq	69018 <__read_chk@plt+0x62b94>
   68df8:	bl	6400 <BN_new@plt>
   68dfc:	subs	r7, r0, #0
   68e00:	beq	69020 <__read_chk@plt+0x62b9c>
   68e04:	mov	r1, r8
   68e08:	mov	r0, sl
   68e0c:	ldr	r2, [r4, #176]	; 0xb0
   68e10:	bl	53a4 <DH_compute_key@plt>
   68e14:	subs	r1, r0, #0
   68e18:	blt	68ff4 <__read_chk@plt+0x62b70>
   68e1c:	mov	r0, sl
   68e20:	mov	r2, r7
   68e24:	bl	5cf8 <BN_bin2bn@plt>
   68e28:	cmp	r0, #0
   68e2c:	beq	68ff4 <__read_chk@plt+0x62b70>
   68e30:	ldr	r3, [r5, #1048]	; 0x418
   68e34:	add	r9, sp, #116	; 0x74
   68e38:	ldr	r1, [r4, #96]	; 0x60
   68e3c:	tst	r3, #16384	; 0x4000
   68e40:	ldr	r2, [r4, #100]	; 0x64
   68e44:	ldr	ip, [r4, #72]	; 0x48
   68e48:	mvnne	r3, #0
   68e4c:	ldr	r0, [r4, #56]	; 0x38
   68e50:	strne	r3, [r4, #184]	; 0xb8
   68e54:	strne	r3, [r4, #180]	; 0xb4
   68e58:	mov	r3, #64	; 0x40
   68e5c:	str	r1, [sp, #68]	; 0x44
   68e60:	str	r2, [sp, #64]	; 0x40
   68e64:	str	ip, [sp, #84]	; 0x54
   68e68:	str	r3, [sp, #112]	; 0x70
   68e6c:	bl	26778 <__read_chk@plt+0x202f4>
   68e70:	mov	r3, r0
   68e74:	ldr	r0, [r4, #56]	; 0x38
   68e78:	str	r3, [sp, #72]	; 0x48
   68e7c:	bl	265d8 <__read_chk@plt+0x20154>
   68e80:	mov	ip, r0
   68e84:	ldr	r0, [r4, #60]	; 0x3c
   68e88:	str	ip, [sp, #76]	; 0x4c
   68e8c:	bl	26778 <__read_chk@plt+0x202f4>
   68e90:	mov	fp, r0
   68e94:	ldr	r0, [r4, #60]	; 0x3c
   68e98:	bl	265d8 <__read_chk@plt+0x20154>
   68e9c:	ldr	ip, [sp, #76]	; 0x4c
   68ea0:	ldr	lr, [r4, #176]	; 0xb0
   68ea4:	str	fp, [sp, #4]
   68ea8:	str	ip, [sp]
   68eac:	ldr	ip, [sp, #100]	; 0x64
   68eb0:	ldr	r1, [sp, #68]	; 0x44
   68eb4:	ldr	r2, [sp, #64]	; 0x40
   68eb8:	str	ip, [sp, #12]
   68ebc:	ldr	ip, [sp, #108]	; 0x6c
   68ec0:	ldr	r3, [sp, #72]	; 0x48
   68ec4:	str	ip, [sp, #16]
   68ec8:	str	r0, [sp, #8]
   68ecc:	ldr	ip, [r4, #180]	; 0xb4
   68ed0:	ldr	r0, [sp, #84]	; 0x54
   68ed4:	str	ip, [sp, #20]
   68ed8:	ldr	ip, [r4, #188]	; 0xbc
   68edc:	str	ip, [sp, #24]
   68ee0:	ldr	ip, [r4, #184]	; 0xb8
   68ee4:	str	ip, [sp, #28]
   68ee8:	ldr	ip, [lr, #8]
   68eec:	str	ip, [sp, #32]
   68ef0:	ldr	ip, [lr, #12]
   68ef4:	str	ip, [sp, #36]	; 0x24
   68ef8:	ldr	ip, [lr, #20]
   68efc:	str	r8, [sp, #44]	; 0x2c
   68f00:	str	r7, [sp, #48]	; 0x30
   68f04:	str	ip, [sp, #40]	; 0x28
   68f08:	add	ip, sp, #112	; 0x70
   68f0c:	str	r9, [sp, #52]	; 0x34
   68f10:	str	ip, [sp, #56]	; 0x38
   68f14:	bl	683d0 <__read_chk@plt+0x61f4c>
   68f18:	subs	fp, r0, #0
   68f1c:	beq	68f90 <__read_chk@plt+0x62b0c>
   68f20:	mov	r1, #64	; 0x40
   68f24:	mov	r0, r9
   68f28:	bl	7b7fc <__read_chk@plt+0x75378>
   68f2c:	ldr	r0, [r4, #176]	; 0xb0
   68f30:	bl	58f0 <DH_free@plt>
   68f34:	mov	r3, #0
   68f38:	mov	r0, r8
   68f3c:	str	r3, [r4, #176]	; 0xb0
   68f40:	bl	5c50 <BN_clear_free@plt>
   68f44:	mov	r0, sl
   68f48:	ldr	r1, [sp, #80]	; 0x50
   68f4c:	bl	7b7fc <__read_chk@plt+0x75378>
   68f50:	mov	r0, sl
   68f54:	bl	55a8 <free@plt>
   68f58:	cmp	r7, #0
   68f5c:	beq	68cd0 <__read_chk@plt+0x6284c>
   68f60:	mov	r0, r7
   68f64:	bl	5c50 <BN_clear_free@plt>
   68f68:	b	68cd0 <__read_chk@plt+0x6284c>
   68f6c:	mvn	fp, #12
   68f70:	b	68cb4 <__read_chk@plt+0x62830>
   68f74:	mvn	fp, #9
   68f78:	b	68cb4 <__read_chk@plt+0x62830>
   68f7c:	mvn	fp, #20
   68f80:	b	68cb4 <__read_chk@plt+0x62830>
   68f84:	mvn	fp, #1
   68f88:	b	68cb4 <__read_chk@plt+0x62830>
   68f8c:	bl	5d64 <__stack_chk_fail@plt>
   68f90:	ldr	r2, [sp, #112]	; 0x70
   68f94:	mov	r3, r9
   68f98:	ldr	r0, [sp, #92]	; 0x5c
   68f9c:	ldr	r1, [sp, #96]	; 0x60
   68fa0:	str	r2, [sp]
   68fa4:	ldr	ip, [r5, #1048]	; 0x418
   68fa8:	ldr	r2, [sp, #104]	; 0x68
   68fac:	str	ip, [sp, #4]
   68fb0:	bl	29d78 <__read_chk@plt+0x238f4>
   68fb4:	subs	fp, r0, #0
   68fb8:	bne	68f20 <__read_chk@plt+0x62a9c>
   68fbc:	ldr	r3, [r4]
   68fc0:	cmp	r3, #0
   68fc4:	beq	6902c <__read_chk@plt+0x62ba8>
   68fc8:	mov	r0, r5
   68fcc:	mov	r1, r9
   68fd0:	ldr	r2, [sp, #112]	; 0x70
   68fd4:	mov	r3, r7
   68fd8:	bl	67f4c <__read_chk@plt+0x61ac8>
   68fdc:	subs	fp, r0, #0
   68fe0:	bne	68f20 <__read_chk@plt+0x62a9c>
   68fe4:	mov	r0, r5
   68fe8:	bl	66cec <__read_chk@plt+0x60868>
   68fec:	mov	fp, r0
   68ff0:	b	68f20 <__read_chk@plt+0x62a9c>
   68ff4:	mvn	fp, #21
   68ff8:	add	r9, sp, #116	; 0x74
   68ffc:	b	68f20 <__read_chk@plt+0x62a9c>
   69000:	ldr	r1, [pc, #100]	; 6906c <__read_chk@plt+0x62be8>
   69004:	mov	r0, r5
   69008:	mvn	fp, #2
   6900c:	add	r1, pc, r1
   69010:	bl	451b4 <__read_chk@plt+0x3ed30>
   69014:	b	68d7c <__read_chk@plt+0x628f8>
   69018:	mvn	fp, #1
   6901c:	b	68d7c <__read_chk@plt+0x628f8>
   69020:	mvn	fp, #1
   69024:	add	r9, sp, #116	; 0x74
   69028:	b	68f20 <__read_chk@plt+0x62a9c>
   6902c:	ldr	fp, [sp, #112]	; 0x70
   69030:	str	fp, [r4, #4]
   69034:	mov	r0, fp
   69038:	bl	6070 <malloc@plt>
   6903c:	cmp	r0, #0
   69040:	str	r0, [r4]
   69044:	beq	69058 <__read_chk@plt+0x62bd4>
   69048:	mov	r2, fp
   6904c:	mov	r1, r9
   69050:	bl	6010 <memcpy@plt>
   69054:	b	68fc8 <__read_chk@plt+0x62b44>
   69058:	mvn	fp, #1
   6905c:	b	68f20 <__read_chk@plt+0x62a9c>
   69060:	andeq	r7, r5, ip, lsr #25
   69064:	andeq	r0, r0, r8, asr #11
   69068:	andeq	r6, r2, r8, asr #32
   6906c:	andeq	r4, r2, ip, asr fp
   69070:	push	{r3, r4, r5, r6, r7, lr}
   69074:	mov	r5, r0
   69078:	ldr	r4, [r0, #4]
   6907c:	ldr	r6, [pc, #232]	; 6916c <__read_chk@plt+0x62ce8>
   69080:	ldr	r0, [r4, #20]
   69084:	add	r6, pc, r6
   69088:	lsl	r0, r0, #3
   6908c:	bl	6ed34 <__read_chk@plt+0x688b0>
   69090:	mov	r7, r0
   69094:	bl	5e48 <FIPS_mode@plt>
   69098:	ldr	r3, [pc, #208]	; 69170 <__read_chk@plt+0x62cec>
   6909c:	mov	r2, #8192	; 0x2000
   690a0:	str	r7, [r4, #188]	; 0xbc
   690a4:	str	r2, [r4, #184]	; 0xb8
   690a8:	cmp	r0, #0
   690ac:	moveq	r0, #1024	; 0x400
   690b0:	movne	r0, #2048	; 0x800
   690b4:	str	r0, [r4, #180]	; 0xb4
   690b8:	ldr	r3, [r6, r3]
   690bc:	ldr	r3, [r3]
   690c0:	tst	r3, #1073741824	; 0x40000000
   690c4:	beq	690d4 <__read_chk@plt+0x62c50>
   690c8:	cmp	r7, #4096	; 0x1000
   690cc:	movcs	r7, #4096	; 0x1000
   690d0:	str	r7, [r4, #188]	; 0xbc
   690d4:	mov	r0, r5
   690d8:	mov	r1, #34	; 0x22
   690dc:	bl	44d08 <__read_chk@plt+0x3e884>
   690e0:	subs	r6, r0, #0
   690e4:	beq	690f0 <__read_chk@plt+0x62c6c>
   690e8:	mov	r0, r6
   690ec:	pop	{r3, r4, r5, r6, r7, pc}
   690f0:	mov	r0, r5
   690f4:	ldr	r1, [r4, #180]	; 0xb4
   690f8:	bl	44be0 <__read_chk@plt+0x3e75c>
   690fc:	subs	r6, r0, #0
   69100:	bne	690e8 <__read_chk@plt+0x62c64>
   69104:	mov	r0, r5
   69108:	ldr	r1, [r4, #188]	; 0xbc
   6910c:	bl	44be0 <__read_chk@plt+0x3e75c>
   69110:	subs	r6, r0, #0
   69114:	bne	690e8 <__read_chk@plt+0x62c64>
   69118:	mov	r0, r5
   6911c:	ldr	r1, [r4, #184]	; 0xb8
   69120:	bl	44be0 <__read_chk@plt+0x3e75c>
   69124:	subs	r6, r0, #0
   69128:	bne	690e8 <__read_chk@plt+0x62c64>
   6912c:	mov	r0, r5
   69130:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   69134:	subs	r6, r0, #0
   69138:	bne	690e8 <__read_chk@plt+0x62c64>
   6913c:	ldr	r0, [pc, #48]	; 69174 <__read_chk@plt+0x62cf0>
   69140:	ldr	r1, [r4, #180]	; 0xb4
   69144:	ldr	r2, [r4, #188]	; 0xbc
   69148:	add	r0, pc, r0
   6914c:	ldr	r3, [r4, #184]	; 0xb8
   69150:	bl	401e0 <__read_chk@plt+0x39d5c>
   69154:	ldr	r2, [pc, #28]	; 69178 <__read_chk@plt+0x62cf4>
   69158:	mov	r0, r5
   6915c:	mov	r1, #31
   69160:	add	r2, pc, r2
   69164:	bl	4b358 <__read_chk@plt+0x44ed4>
   69168:	b	690e8 <__read_chk@plt+0x62c64>
   6916c:	andeq	r7, r5, r8, ror r8
   69170:	andeq	r0, r0, ip, lsr #12
   69174:	muleq	r2, r0, fp
   69178:			; <UNDEFINED> instruction: 0xfffff968
   6917c:	ldr	r3, [pc, #1180]	; 69620 <__read_chk@plt+0x6319c>
   69180:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69184:	mov	r7, r2
   69188:	ldr	r2, [pc, #1172]	; 69624 <__read_chk@plt+0x631a0>
   6918c:	add	r3, pc, r3
   69190:	ldr	r4, [r7, #4]
   69194:	sub	sp, sp, #188	; 0xbc
   69198:	mov	r5, #0
   6919c:	ldr	r2, [r3, r2]
   691a0:	ldr	r3, [r4, #108]	; 0x6c
   691a4:	str	r5, [sp, #92]	; 0x5c
   691a8:	str	r2, [sp, #64]	; 0x40
   691ac:	cmp	r3, r5
   691b0:	ldr	r2, [r2]
   691b4:	str	r5, [sp, #96]	; 0x60
   691b8:	str	r5, [sp, #100]	; 0x64
   691bc:	str	r2, [sp, #180]	; 0xb4
   691c0:	beq	6953c <__read_chk@plt+0x630b8>
   691c4:	ldr	r3, [r4, #192]	; 0xc0
   691c8:	mov	r0, r7
   691cc:	add	r1, sp, #96	; 0x60
   691d0:	add	r2, sp, #108	; 0x6c
   691d4:	ldr	fp, [r4, #196]	; 0xc4
   691d8:	str	r3, [sp, #68]	; 0x44
   691dc:	bl	44c70 <__read_chk@plt+0x3e7ec>
   691e0:	subs	sl, r0, #0
   691e4:	beq	69290 <__read_chk@plt+0x62e0c>
   691e8:	add	ip, sp, #116	; 0x74
   691ec:	mov	r6, r5
   691f0:	mov	r9, r5
   691f4:	mov	r8, r5
   691f8:	mov	r0, ip
   691fc:	mov	r1, #64	; 0x40
   69200:	bl	7b7fc <__read_chk@plt+0x75378>
   69204:	ldr	r0, [r4, #192]	; 0xc0
   69208:	cmp	r0, #0
   6920c:	beq	6921c <__read_chk@plt+0x62d98>
   69210:	bl	6124 <EC_KEY_free@plt>
   69214:	mov	r3, #0
   69218:	str	r3, [r4, #192]	; 0xc0
   6921c:	cmp	r8, #0
   69220:	beq	6922c <__read_chk@plt+0x62da8>
   69224:	mov	r0, r8
   69228:	bl	5e00 <EC_POINT_clear_free@plt>
   6922c:	cmp	r6, #0
   69230:	beq	69248 <__read_chk@plt+0x62dc4>
   69234:	mov	r0, r6
   69238:	mov	r1, r5
   6923c:	bl	7b7fc <__read_chk@plt+0x75378>
   69240:	mov	r0, r6
   69244:	bl	55a8 <free@plt>
   69248:	cmp	r9, #0
   6924c:	beq	69258 <__read_chk@plt+0x62dd4>
   69250:	mov	r0, r9
   69254:	bl	5c50 <BN_clear_free@plt>
   69258:	ldr	r0, [sp, #92]	; 0x5c
   6925c:	bl	27e40 <__read_chk@plt+0x219bc>
   69260:	ldr	r0, [sp, #96]	; 0x60
   69264:	bl	55a8 <free@plt>
   69268:	ldr	r0, [sp, #100]	; 0x64
   6926c:	bl	55a8 <free@plt>
   69270:	ldr	r1, [sp, #64]	; 0x40
   69274:	ldr	r2, [sp, #180]	; 0xb4
   69278:	mov	r0, sl
   6927c:	ldr	r3, [r1]
   69280:	cmp	r2, r3
   69284:	bne	6958c <__read_chk@plt+0x63108>
   69288:	add	sp, sp, #188	; 0xbc
   6928c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   69290:	ldr	r0, [sp, #96]	; 0x60
   69294:	add	r2, sp, #92	; 0x5c
   69298:	ldr	r1, [sp, #108]	; 0x6c
   6929c:	bl	2be4c <__read_chk@plt+0x259c8>
   692a0:	subs	sl, r0, #0
   692a4:	bne	691e8 <__read_chk@plt+0x62d64>
   692a8:	ldr	r0, [sp, #92]	; 0x5c
   692ac:	ldr	r2, [r4, #36]	; 0x24
   692b0:	ldr	r3, [r0]
   692b4:	cmp	r3, r2
   692b8:	bne	69524 <__read_chk@plt+0x630a0>
   692bc:	cmp	r3, #3
   692c0:	bne	692d4 <__read_chk@plt+0x62e50>
   692c4:	ldr	r2, [r0, #16]
   692c8:	ldr	r3, [r4, #40]	; 0x28
   692cc:	cmp	r2, r3
   692d0:	bne	69524 <__read_chk@plt+0x630a0>
   692d4:	ldr	r3, [r4, #108]	; 0x6c
   692d8:	mov	r1, r7
   692dc:	blx	r3
   692e0:	cmn	r0, #1
   692e4:	beq	69558 <__read_chk@plt+0x630d4>
   692e8:	mov	r0, fp
   692ec:	bl	61a8 <EC_POINT_new@plt>
   692f0:	subs	r8, r0, #0
   692f4:	beq	69574 <__read_chk@plt+0x630f0>
   692f8:	mov	r0, r7
   692fc:	mov	r1, r8
   69300:	mov	r2, fp
   69304:	bl	44c94 <__read_chk@plt+0x3e810>
   69308:	subs	sl, r0, #0
   6930c:	beq	69324 <__read_chk@plt+0x62ea0>
   69310:	mov	r5, #0
   69314:	add	ip, sp, #116	; 0x74
   69318:	mov	r6, r5
   6931c:	mov	r9, r5
   69320:	b	691f8 <__read_chk@plt+0x62d74>
   69324:	mov	r0, r7
   69328:	add	r1, sp, #100	; 0x64
   6932c:	add	r2, sp, #104	; 0x68
   69330:	bl	44c70 <__read_chk@plt+0x3e7ec>
   69334:	subs	sl, r0, #0
   69338:	bne	69310 <__read_chk@plt+0x62e8c>
   6933c:	mov	r0, r7
   69340:	bl	44cb8 <__read_chk@plt+0x3e834>
   69344:	subs	sl, r0, #0
   69348:	bne	69310 <__read_chk@plt+0x62e8c>
   6934c:	mov	r0, fp
   69350:	mov	r1, r8
   69354:	bl	2b3bc <__read_chk@plt+0x24f38>
   69358:	subs	sl, r0, #0
   6935c:	bne	6959c <__read_chk@plt+0x63118>
   69360:	mov	r0, fp
   69364:	bl	5b48 <EC_GROUP_get_degree@plt>
   69368:	mov	r1, #7
   6936c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   69370:	cmp	r0, #0
   69374:	add	r3, r0, #7
   69378:	movlt	r0, r3
   6937c:	asr	r5, r0, #3
   69380:	mov	r0, r5
   69384:	bl	6070 <malloc@plt>
   69388:	subs	r6, r0, #0
   6938c:	beq	695c4 <__read_chk@plt+0x63140>
   69390:	bl	6400 <BN_new@plt>
   69394:	subs	r9, r0, #0
   69398:	beq	6960c <__read_chk@plt+0x63188>
   6939c:	str	sl, [sp]
   693a0:	mov	r0, r6
   693a4:	mov	r1, r5
   693a8:	mov	r2, r8
   693ac:	ldr	r3, [sp, #68]	; 0x44
   693b0:	bl	5674 <ECDH_compute_key@plt>
   693b4:	cmp	r5, r0
   693b8:	bne	69590 <__read_chk@plt+0x6310c>
   693bc:	mov	r0, r6
   693c0:	mov	r1, r5
   693c4:	mov	r2, r9
   693c8:	bl	5cf8 <BN_bin2bn@plt>
   693cc:	cmp	r0, #0
   693d0:	beq	69590 <__read_chk@plt+0x6310c>
   693d4:	ldr	lr, [r4, #72]	; 0x48
   693d8:	mov	r3, #64	; 0x40
   693dc:	ldr	r2, [r4, #96]	; 0x60
   693e0:	add	ip, sp, #116	; 0x74
   693e4:	str	r3, [sp, #112]	; 0x70
   693e8:	ldr	r3, [r4, #100]	; 0x64
   693ec:	ldr	r0, [r4, #56]	; 0x38
   693f0:	str	lr, [sp, #76]	; 0x4c
   693f4:	str	r2, [sp, #56]	; 0x38
   693f8:	str	r3, [sp, #52]	; 0x34
   693fc:	str	ip, [sp, #48]	; 0x30
   69400:	bl	26778 <__read_chk@plt+0x202f4>
   69404:	str	r0, [sp, #72]	; 0x48
   69408:	ldr	r0, [r4, #56]	; 0x38
   6940c:	bl	265d8 <__read_chk@plt+0x20154>
   69410:	str	r0, [sp, #80]	; 0x50
   69414:	ldr	r0, [r4, #60]	; 0x3c
   69418:	bl	26778 <__read_chk@plt+0x202f4>
   6941c:	mov	r1, r0
   69420:	ldr	r0, [r4, #60]	; 0x3c
   69424:	str	r1, [sp, #60]	; 0x3c
   69428:	bl	265d8 <__read_chk@plt+0x20154>
   6942c:	ldr	lr, [sp, #96]	; 0x60
   69430:	mov	sl, r0
   69434:	ldr	r0, [sp, #68]	; 0x44
   69438:	str	lr, [sp, #68]	; 0x44
   6943c:	ldr	lr, [sp, #108]	; 0x6c
   69440:	str	lr, [sp, #84]	; 0x54
   69444:	bl	57a0 <EC_KEY_get0_public_key@plt>
   69448:	ldr	lr, [sp, #72]	; 0x48
   6944c:	ldr	r1, [sp, #60]	; 0x3c
   69450:	ldr	ip, [sp, #48]	; 0x30
   69454:	str	lr, [sp]
   69458:	ldr	lr, [sp, #80]	; 0x50
   6945c:	str	r1, [sp, #8]
   69460:	mov	r1, fp
   69464:	str	sl, [sp, #12]
   69468:	str	lr, [sp, #4]
   6946c:	ldr	lr, [sp, #68]	; 0x44
   69470:	str	ip, [sp, #36]	; 0x24
   69474:	ldr	r2, [sp, #56]	; 0x38
   69478:	str	lr, [sp, #16]
   6947c:	ldr	lr, [sp, #84]	; 0x54
   69480:	ldr	r3, [sp, #52]	; 0x34
   69484:	str	r8, [sp, #28]
   69488:	str	lr, [sp, #20]
   6948c:	add	lr, sp, #112	; 0x70
   69490:	str	r9, [sp, #32]
   69494:	str	lr, [sp, #40]	; 0x28
   69498:	str	r0, [sp, #24]
   6949c:	ldr	r0, [sp, #76]	; 0x4c
   694a0:	bl	7290c <__read_chk@plt+0x6c488>
   694a4:	ldr	ip, [sp, #48]	; 0x30
   694a8:	subs	sl, r0, #0
   694ac:	bne	691f8 <__read_chk@plt+0x62d74>
   694b0:	ldr	r2, [sp, #112]	; 0x70
   694b4:	mov	r3, ip
   694b8:	ldr	r0, [sp, #92]	; 0x5c
   694bc:	ldr	r1, [sp, #100]	; 0x64
   694c0:	str	r2, [sp]
   694c4:	ldr	lr, [r7, #1048]	; 0x418
   694c8:	ldr	r2, [sp, #104]	; 0x68
   694cc:	str	lr, [sp, #4]
   694d0:	bl	29d78 <__read_chk@plt+0x238f4>
   694d4:	ldr	ip, [sp, #48]	; 0x30
   694d8:	subs	sl, r0, #0
   694dc:	bne	691f8 <__read_chk@plt+0x62d74>
   694e0:	ldr	r3, [r4]
   694e4:	cmp	r3, #0
   694e8:	beq	695d4 <__read_chk@plt+0x63150>
   694ec:	mov	r1, ip
   694f0:	mov	r0, r7
   694f4:	ldr	r2, [sp, #112]	; 0x70
   694f8:	mov	r3, r9
   694fc:	str	ip, [sp, #48]	; 0x30
   69500:	bl	67f4c <__read_chk@plt+0x61ac8>
   69504:	ldr	ip, [sp, #48]	; 0x30
   69508:	subs	sl, r0, #0
   6950c:	bne	691f8 <__read_chk@plt+0x62d74>
   69510:	mov	r0, r7
   69514:	bl	66cec <__read_chk@plt+0x60868>
   69518:	ldr	ip, [sp, #48]	; 0x30
   6951c:	mov	sl, r0
   69520:	b	691f8 <__read_chk@plt+0x62d74>
   69524:	mvn	sl, #12
   69528:	mov	r6, r5
   6952c:	mov	r9, r5
   69530:	mov	r8, r5
   69534:	add	ip, sp, #116	; 0x74
   69538:	b	691f8 <__read_chk@plt+0x62d74>
   6953c:	mov	r5, r3
   69540:	mvn	sl, #9
   69544:	mov	r6, r3
   69548:	mov	r9, r3
   6954c:	mov	r8, r3
   69550:	add	ip, sp, #116	; 0x74
   69554:	b	691f8 <__read_chk@plt+0x62d74>
   69558:	mov	r5, #0
   6955c:	mvn	sl, #20
   69560:	mov	r6, r5
   69564:	mov	r9, r5
   69568:	mov	r8, r5
   6956c:	add	ip, sp, #116	; 0x74
   69570:	b	691f8 <__read_chk@plt+0x62d74>
   69574:	mvn	sl, #1
   69578:	mov	r5, r8
   6957c:	mov	r6, r8
   69580:	mov	r9, r8
   69584:	add	ip, sp, #116	; 0x74
   69588:	b	691f8 <__read_chk@plt+0x62d74>
   6958c:	bl	5d64 <__stack_chk_fail@plt>
   69590:	mvn	sl, #21
   69594:	add	ip, sp, #116	; 0x74
   69598:	b	691f8 <__read_chk@plt+0x62d74>
   6959c:	ldr	r1, [pc, #132]	; 69628 <__read_chk@plt+0x631a4>
   695a0:	mov	r5, #0
   695a4:	mov	r0, r7
   695a8:	mov	r6, r5
   695ac:	add	r1, pc, r1
   695b0:	mov	r9, r5
   695b4:	bl	451b4 <__read_chk@plt+0x3ed30>
   695b8:	mvn	sl, #2
   695bc:	add	ip, sp, #116	; 0x74
   695c0:	b	691f8 <__read_chk@plt+0x62d74>
   695c4:	mvn	sl, #1
   695c8:	mov	r9, r6
   695cc:	add	ip, sp, #116	; 0x74
   695d0:	b	691f8 <__read_chk@plt+0x62d74>
   695d4:	ldr	sl, [sp, #112]	; 0x70
   695d8:	str	sl, [r4, #4]
   695dc:	mov	r0, sl
   695e0:	str	ip, [sp, #48]	; 0x30
   695e4:	bl	6070 <malloc@plt>
   695e8:	cmp	r0, #0
   695ec:	str	r0, [r4]
   695f0:	ldr	ip, [sp, #48]	; 0x30
   695f4:	beq	69618 <__read_chk@plt+0x63194>
   695f8:	mov	r1, ip
   695fc:	mov	r2, sl
   69600:	bl	6010 <memcpy@plt>
   69604:	ldr	ip, [sp, #48]	; 0x30
   69608:	b	694ec <__read_chk@plt+0x63068>
   6960c:	mvn	sl, #1
   69610:	add	ip, sp, #116	; 0x74
   69614:	b	691f8 <__read_chk@plt+0x62d74>
   69618:	mvn	sl, #1
   6961c:	b	691f8 <__read_chk@plt+0x62d74>
   69620:	andeq	r7, r5, r0, ror r7
   69624:	andeq	r0, r0, r8, asr #11
   69628:	andeq	r5, r2, r8, asr r7
   6962c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   69630:	mov	r6, r0
   69634:	ldr	r7, [r0, #4]
   69638:	ldr	r0, [r7, #76]	; 0x4c
   6963c:	bl	61c0 <EC_KEY_new_by_curve_name@plt>
   69640:	subs	r4, r0, #0
   69644:	beq	696f8 <__read_chk@plt+0x63274>
   69648:	bl	5644 <EC_KEY_generate_key@plt>
   6964c:	cmp	r0, #1
   69650:	bne	696f0 <__read_chk@plt+0x6326c>
   69654:	mov	r0, r4
   69658:	bl	5ee4 <EC_KEY_get0_group@plt>
   6965c:	mov	r8, r0
   69660:	mov	r0, r4
   69664:	bl	57a0 <EC_KEY_get0_public_key@plt>
   69668:	mov	r1, #30
   6966c:	mov	r9, r0
   69670:	mov	r0, r6
   69674:	bl	44d08 <__read_chk@plt+0x3e884>
   69678:	subs	r5, r0, #0
   6967c:	beq	69690 <__read_chk@plt+0x6320c>
   69680:	mov	r0, r4
   69684:	bl	6124 <EC_KEY_free@plt>
   69688:	mov	r0, r5
   6968c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   69690:	mov	r1, r9
   69694:	mov	r0, r6
   69698:	mov	r2, r8
   6969c:	bl	44c1c <__read_chk@plt+0x3e798>
   696a0:	subs	r5, r0, #0
   696a4:	bne	69680 <__read_chk@plt+0x631fc>
   696a8:	mov	r0, r6
   696ac:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   696b0:	subs	r5, r0, #0
   696b4:	bne	69680 <__read_chk@plt+0x631fc>
   696b8:	ldr	r0, [pc, #64]	; 69700 <__read_chk@plt+0x6327c>
   696bc:	add	r0, pc, r0
   696c0:	bl	401e0 <__read_chk@plt+0x39d5c>
   696c4:	ldr	r0, [pc, #56]	; 69704 <__read_chk@plt+0x63280>
   696c8:	str	r4, [r7, #192]	; 0xc0
   696cc:	str	r8, [r7, #196]	; 0xc4
   696d0:	add	r0, pc, r0
   696d4:	bl	401e0 <__read_chk@plt+0x39d5c>
   696d8:	ldr	r2, [pc, #40]	; 69708 <__read_chk@plt+0x63284>
   696dc:	mov	r0, r6
   696e0:	mov	r1, #31
   696e4:	add	r2, pc, r2
   696e8:	bl	4b358 <__read_chk@plt+0x44ed4>
   696ec:	b	69688 <__read_chk@plt+0x63204>
   696f0:	mvn	r5, #21
   696f4:	b	69680 <__read_chk@plt+0x631fc>
   696f8:	mvn	r5, #1
   696fc:	b	69688 <__read_chk@plt+0x63204>
   69700:	andeq	r5, r2, r4, ror #12
   69704:	andeq	r5, r2, r0, ror r6
   69708:			; <UNDEFINED> instruction: 0xfffffa90
   6970c:	ldr	r3, [pc, #884]	; 69a88 <__read_chk@plt+0x63604>
   69710:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   69714:	mov	r5, r2
   69718:	ldr	r2, [pc, #876]	; 69a8c <__read_chk@plt+0x63608>
   6971c:	add	r3, pc, r3
   69720:	ldr	r4, [r5, #4]
   69724:	sub	sp, sp, #196	; 0xc4
   69728:	mov	r7, #0
   6972c:	ldr	r6, [r3, r2]
   69730:	ldr	r3, [r4, #108]	; 0x6c
   69734:	str	r7, [sp, #92]	; 0x5c
   69738:	ldr	r2, [r6]
   6973c:	cmp	r3, r7
   69740:	str	r7, [sp, #96]	; 0x60
   69744:	addeq	r9, r4, #200	; 0xc8
   69748:	str	r7, [sp, #100]	; 0x64
   6974c:	mvneq	sl, #9
   69750:	str	r7, [sp, #104]	; 0x68
   69754:	addeq	r8, sp, #124	; 0x7c
   69758:	str	r2, [sp, #188]	; 0xbc
   6975c:	moveq	r7, r3
   69760:	beq	69784 <__read_chk@plt+0x63300>
   69764:	mov	r0, r5
   69768:	add	r1, sp, #100	; 0x64
   6976c:	add	r2, sp, #116	; 0x74
   69770:	bl	44c70 <__read_chk@plt+0x3e7ec>
   69774:	subs	sl, r0, #0
   69778:	beq	697e0 <__read_chk@plt+0x6335c>
   6977c:	add	r9, r4, #200	; 0xc8
   69780:	add	r8, sp, #124	; 0x7c
   69784:	mov	r0, r8
   69788:	mov	r1, #64	; 0x40
   6978c:	bl	7b7fc <__read_chk@plt+0x75378>
   69790:	mov	r1, #32
   69794:	mov	r0, r9
   69798:	bl	7b7fc <__read_chk@plt+0x75378>
   6979c:	ldr	r0, [sp, #100]	; 0x64
   697a0:	bl	55a8 <free@plt>
   697a4:	ldr	r0, [sp, #96]	; 0x60
   697a8:	bl	55a8 <free@plt>
   697ac:	ldr	r0, [sp, #104]	; 0x68
   697b0:	bl	55a8 <free@plt>
   697b4:	ldr	r0, [sp, #92]	; 0x5c
   697b8:	bl	27e40 <__read_chk@plt+0x219bc>
   697bc:	mov	r0, r7
   697c0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   697c4:	ldr	r2, [sp, #188]	; 0xbc
   697c8:	ldr	r3, [r6]
   697cc:	mov	r0, sl
   697d0:	cmp	r2, r3
   697d4:	bne	69a50 <__read_chk@plt+0x635cc>
   697d8:	add	sp, sp, #196	; 0xc4
   697dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   697e0:	ldr	r0, [sp, #100]	; 0x64
   697e4:	add	r2, sp, #92	; 0x5c
   697e8:	ldr	r1, [sp, #116]	; 0x74
   697ec:	bl	2be4c <__read_chk@plt+0x259c8>
   697f0:	subs	sl, r0, #0
   697f4:	bne	6977c <__read_chk@plt+0x632f8>
   697f8:	ldr	r0, [sp, #92]	; 0x5c
   697fc:	ldr	r2, [r4, #36]	; 0x24
   69800:	ldr	r3, [r0]
   69804:	cmp	r3, r2
   69808:	bne	69870 <__read_chk@plt+0x633ec>
   6980c:	cmp	r3, #3
   69810:	beq	69860 <__read_chk@plt+0x633dc>
   69814:	ldr	r3, [r4, #108]	; 0x6c
   69818:	mov	r1, r5
   6981c:	blx	r3
   69820:	cmn	r0, #1
   69824:	addeq	r9, r4, #200	; 0xc8
   69828:	addeq	r8, sp, #124	; 0x7c
   6982c:	mvneq	sl, #20
   69830:	moveq	r7, #0
   69834:	beq	69784 <__read_chk@plt+0x63300>
   69838:	mov	r0, r5
   6983c:	add	r1, sp, #96	; 0x60
   69840:	add	r2, sp, #112	; 0x70
   69844:	bl	44c70 <__read_chk@plt+0x3e7ec>
   69848:	subs	sl, r0, #0
   6984c:	beq	69880 <__read_chk@plt+0x633fc>
   69850:	add	r9, r4, #200	; 0xc8
   69854:	mov	r7, #0
   69858:	add	r8, sp, #124	; 0x7c
   6985c:	b	69784 <__read_chk@plt+0x63300>
   69860:	ldr	r2, [r0, #16]
   69864:	ldr	r3, [r4, #40]	; 0x28
   69868:	cmp	r2, r3
   6986c:	beq	69814 <__read_chk@plt+0x63390>
   69870:	add	r9, r4, #200	; 0xc8
   69874:	mvn	sl, #12
   69878:	add	r8, sp, #124	; 0x7c
   6987c:	b	69784 <__read_chk@plt+0x63300>
   69880:	mov	r0, r5
   69884:	add	r1, sp, #104	; 0x68
   69888:	add	r2, sp, #108	; 0x6c
   6988c:	bl	44c70 <__read_chk@plt+0x3e7ec>
   69890:	subs	sl, r0, #0
   69894:	bne	69850 <__read_chk@plt+0x633cc>
   69898:	mov	r0, r5
   6989c:	bl	44cb8 <__read_chk@plt+0x3e834>
   698a0:	subs	sl, r0, #0
   698a4:	bne	69850 <__read_chk@plt+0x633cc>
   698a8:	ldr	r3, [sp, #112]	; 0x70
   698ac:	cmp	r3, #32
   698b0:	bne	69a3c <__read_chk@plt+0x635b8>
   698b4:	bl	25d50 <__read_chk@plt+0x1f8cc>
   698b8:	add	r9, r4, #200	; 0xc8
   698bc:	subs	r7, r0, #0
   698c0:	addeq	r8, sp, #124	; 0x7c
   698c4:	mvneq	sl, #1
   698c8:	beq	69784 <__read_chk@plt+0x63300>
   698cc:	ldr	r1, [sp, #96]	; 0x60
   698d0:	mov	r2, r7
   698d4:	mov	r0, r9
   698d8:	bl	72adc <__read_chk@plt+0x6c658>
   698dc:	subs	sl, r0, #0
   698e0:	addlt	r8, sp, #124	; 0x7c
   698e4:	blt	69784 <__read_chk@plt+0x63300>
   698e8:	ldr	r1, [r4, #96]	; 0x60
   698ec:	mov	r3, #64	; 0x40
   698f0:	ldr	r2, [r4, #100]	; 0x64
   698f4:	add	r8, sp, #124	; 0x7c
   698f8:	ldr	ip, [r4, #72]	; 0x48
   698fc:	ldr	r0, [r4, #56]	; 0x38
   69900:	str	r3, [sp, #120]	; 0x78
   69904:	str	r1, [sp, #56]	; 0x38
   69908:	str	r2, [sp, #52]	; 0x34
   6990c:	str	ip, [sp, #72]	; 0x48
   69910:	bl	26778 <__read_chk@plt+0x202f4>
   69914:	mov	fp, r0
   69918:	ldr	r0, [r4, #56]	; 0x38
   6991c:	bl	265d8 <__read_chk@plt+0x20154>
   69920:	mov	ip, r0
   69924:	ldr	r0, [r4, #60]	; 0x3c
   69928:	str	ip, [sp, #60]	; 0x3c
   6992c:	bl	26778 <__read_chk@plt+0x202f4>
   69930:	str	r0, [sp, #68]	; 0x44
   69934:	ldr	r0, [r4, #60]	; 0x3c
   69938:	bl	265d8 <__read_chk@plt+0x20154>
   6993c:	ldr	lr, [sp, #100]	; 0x64
   69940:	str	lr, [sp, #76]	; 0x4c
   69944:	ldr	lr, [sp, #116]	; 0x74
   69948:	str	lr, [sp, #80]	; 0x50
   6994c:	ldr	lr, [sp, #96]	; 0x60
   69950:	str	lr, [sp, #84]	; 0x54
   69954:	mov	r3, r0
   69958:	mov	r0, r7
   6995c:	str	r3, [sp, #64]	; 0x40
   69960:	bl	26778 <__read_chk@plt+0x202f4>
   69964:	mov	sl, r0
   69968:	mov	r0, r7
   6996c:	bl	265d8 <__read_chk@plt+0x20154>
   69970:	ldr	ip, [sp, #60]	; 0x3c
   69974:	ldr	r3, [sp, #64]	; 0x40
   69978:	ldr	lr, [sp, #84]	; 0x54
   6997c:	str	ip, [sp]
   69980:	ldr	ip, [sp, #68]	; 0x44
   69984:	str	r3, [sp, #8]
   69988:	ldr	r3, [sp, #76]	; 0x4c
   6998c:	str	ip, [sp, #4]
   69990:	ldr	ip, [sp, #80]	; 0x50
   69994:	str	r3, [sp, #12]
   69998:	mov	r3, fp
   6999c:	str	sl, [sp, #28]
   699a0:	str	ip, [sp, #16]
   699a4:	add	ip, r4, #232	; 0xe8
   699a8:	ldr	r1, [sp, #56]	; 0x38
   699ac:	str	ip, [sp, #20]
   699b0:	add	ip, sp, #120	; 0x78
   699b4:	ldr	r2, [sp, #52]	; 0x34
   699b8:	str	lr, [sp, #24]
   699bc:	str	r8, [sp, #36]	; 0x24
   699c0:	str	ip, [sp, #40]	; 0x28
   699c4:	str	r0, [sp, #32]
   699c8:	ldr	r0, [sp, #72]	; 0x48
   699cc:	bl	72b98 <__read_chk@plt+0x6c714>
   699d0:	subs	sl, r0, #0
   699d4:	blt	69784 <__read_chk@plt+0x63300>
   699d8:	ldr	r2, [sp, #120]	; 0x78
   699dc:	mov	r3, r8
   699e0:	ldr	r0, [sp, #92]	; 0x5c
   699e4:	ldr	r1, [sp, #104]	; 0x68
   699e8:	str	r2, [sp]
   699ec:	ldr	ip, [r5, #1048]	; 0x418
   699f0:	ldr	r2, [sp, #108]	; 0x6c
   699f4:	str	ip, [sp, #4]
   699f8:	bl	29d78 <__read_chk@plt+0x238f4>
   699fc:	subs	sl, r0, #0
   69a00:	bne	69784 <__read_chk@plt+0x63300>
   69a04:	ldr	r3, [r4]
   69a08:	cmp	r3, #0
   69a0c:	beq	69a54 <__read_chk@plt+0x635d0>
   69a10:	mov	r0, r5
   69a14:	mov	r1, r8
   69a18:	ldr	r2, [sp, #120]	; 0x78
   69a1c:	mov	r3, r7
   69a20:	bl	67c10 <__read_chk@plt+0x6178c>
   69a24:	subs	sl, r0, #0
   69a28:	bne	69784 <__read_chk@plt+0x63300>
   69a2c:	mov	r0, r5
   69a30:	bl	66cec <__read_chk@plt+0x60868>
   69a34:	mov	sl, r0
   69a38:	b	69784 <__read_chk@plt+0x63300>
   69a3c:	add	r9, r4, #200	; 0xc8
   69a40:	mov	r7, r0
   69a44:	mvn	sl, #20
   69a48:	add	r8, sp, #124	; 0x7c
   69a4c:	b	69784 <__read_chk@plt+0x63300>
   69a50:	bl	5d64 <__stack_chk_fail@plt>
   69a54:	ldr	sl, [sp, #120]	; 0x78
   69a58:	str	sl, [r4, #4]
   69a5c:	mov	r0, sl
   69a60:	bl	6070 <malloc@plt>
   69a64:	cmp	r0, #0
   69a68:	str	r0, [r4]
   69a6c:	beq	69a80 <__read_chk@plt+0x635fc>
   69a70:	mov	r2, sl
   69a74:	mov	r1, r8
   69a78:	bl	6010 <memcpy@plt>
   69a7c:	b	69a10 <__read_chk@plt+0x6358c>
   69a80:	mvn	sl, #1
   69a84:	b	69784 <__read_chk@plt+0x63300>
   69a88:	andeq	r7, r5, r0, ror #3
   69a8c:	andeq	r0, r0, r8, asr #11
   69a90:	push	{r3, r4, r5, lr}
   69a94:	mov	r4, r0
   69a98:	ldr	r0, [r0, #4]
   69a9c:	add	r5, r0, #232	; 0xe8
   69aa0:	add	r0, r0, #200	; 0xc8
   69aa4:	mov	r1, r5
   69aa8:	bl	72aac <__read_chk@plt+0x6c628>
   69aac:	mov	r0, r4
   69ab0:	mov	r1, #30
   69ab4:	bl	44d08 <__read_chk@plt+0x3e884>
   69ab8:	cmp	r0, #0
   69abc:	popne	{r3, r4, r5, pc}
   69ac0:	mov	r1, r5
   69ac4:	mov	r0, r4
   69ac8:	mov	r2, #32
   69acc:	bl	44bf8 <__read_chk@plt+0x3e774>
   69ad0:	cmp	r0, #0
   69ad4:	popne	{r3, r4, r5, pc}
   69ad8:	mov	r0, r4
   69adc:	bl	44ec0 <__read_chk@plt+0x3ea3c>
   69ae0:	subs	r5, r0, #0
   69ae4:	beq	69af0 <__read_chk@plt+0x6366c>
   69ae8:	mov	r0, r5
   69aec:	pop	{r3, r4, r5, pc}
   69af0:	ldr	r0, [pc, #32]	; 69b18 <__read_chk@plt+0x63694>
   69af4:	add	r0, pc, r0
   69af8:	bl	401e0 <__read_chk@plt+0x39d5c>
   69afc:	ldr	r2, [pc, #24]	; 69b1c <__read_chk@plt+0x63698>
   69b00:	mov	r0, r4
   69b04:	mov	r1, #31
   69b08:	add	r2, pc, r2
   69b0c:	bl	4b358 <__read_chk@plt+0x44ed4>
   69b10:	mov	r0, r5
   69b14:	pop	{r3, r4, r5, pc}
   69b18:	andeq	r5, r2, ip, asr #4
   69b1c:			; <UNDEFINED> instruction: 0xfffffbfc
   69b20:	bx	lr
   69b24:	bx	lr
   69b28:	bx	lr
   69b2c:	bx	lr
   69b30:	bx	lr
   69b34:	bx	lr
   69b38:	bx	lr
   69b3c:	push	{r4, r5, r6, r7, r8, r9, sl}
   69b40:	mov	r6, r1
   69b44:	ldr	r4, [r1, #16]
   69b48:	mov	r7, r0
   69b4c:	cmp	r4, #0
   69b50:	beq	69ef8 <__read_chk@plt+0x63a74>
   69b54:	ldr	r5, [r1, #20]
   69b58:	cmp	r5, #0
   69b5c:	bne	69b68 <__read_chk@plt+0x636e4>
   69b60:	b	69f30 <__read_chk@plt+0x63aac>
   69b64:	mov	r5, r3
   69b68:	ldr	r3, [r5, #16]
   69b6c:	cmp	r3, #0
   69b70:	bne	69b64 <__read_chk@plt+0x636e0>
   69b74:	ldr	r4, [r5, #20]
   69b78:	ldr	ip, [r5, #24]
   69b7c:	cmp	r4, #0
   69b80:	ldr	r9, [r5, #28]
   69b84:	strne	ip, [r4, #24]
   69b88:	cmp	ip, #0
   69b8c:	streq	r4, [r7]
   69b90:	beq	69ba4 <__read_chk@plt+0x63720>
   69b94:	ldr	r3, [ip, #16]
   69b98:	cmp	r5, r3
   69b9c:	streq	r4, [ip, #16]
   69ba0:	strne	r4, [ip, #20]
   69ba4:	add	r3, r6, #16
   69ba8:	ldr	sl, [r5, #24]
   69bac:	add	r8, r5, #16
   69bb0:	ldm	r3, {r0, r1, r2, r3}
   69bb4:	cmp	r6, sl
   69bb8:	moveq	ip, r5
   69bbc:	stm	r8, {r0, r1, r2, r3}
   69bc0:	ldr	r3, [r6, #24]
   69bc4:	cmp	r3, #0
   69bc8:	streq	r5, [r7]
   69bcc:	beq	69be0 <__read_chk@plt+0x6375c>
   69bd0:	ldr	r2, [r3, #16]
   69bd4:	cmp	r6, r2
   69bd8:	streq	r5, [r3, #16]
   69bdc:	strne	r5, [r3, #20]
   69be0:	ldr	r3, [r6, #16]
   69be4:	str	r5, [r3, #24]
   69be8:	ldr	r3, [r6, #20]
   69bec:	cmp	r3, #0
   69bf0:	strne	r5, [r3, #24]
   69bf4:	cmp	ip, #0
   69bf8:	beq	69c0c <__read_chk@plt+0x63788>
   69bfc:	mov	r3, ip
   69c00:	ldr	r3, [r3, #24]
   69c04:	cmp	r3, #0
   69c08:	bne	69c00 <__read_chk@plt+0x6377c>
   69c0c:	cmp	r9, #0
   69c10:	moveq	r5, r9
   69c14:	moveq	r0, #1
   69c18:	beq	69cbc <__read_chk@plt+0x63838>
   69c1c:	mov	r0, r6
   69c20:	pop	{r4, r5, r6, r7, r8, r9, sl}
   69c24:	bx	lr
   69c28:	str	r5, [r3, #28]
   69c2c:	ldr	r1, [ip, #16]
   69c30:	str	r2, [ip, #28]
   69c34:	ldr	r3, [r1, #20]
   69c38:	cmp	r3, #0
   69c3c:	str	r3, [ip, #16]
   69c40:	ldrne	r3, [r1, #20]
   69c44:	strne	ip, [r3, #24]
   69c48:	ldr	r3, [ip, #24]
   69c4c:	cmp	r3, #0
   69c50:	str	r3, [r1, #24]
   69c54:	streq	r1, [r7]
   69c58:	beq	69c70 <__read_chk@plt+0x637ec>
   69c5c:	ldr	r3, [ip, #24]
   69c60:	ldr	r2, [r3, #16]
   69c64:	cmp	ip, r2
   69c68:	streq	r1, [r3, #16]
   69c6c:	strne	r1, [r3, #20]
   69c70:	str	ip, [r1, #20]
   69c74:	ldr	r3, [ip, #16]
   69c78:	str	r1, [ip, #24]
   69c7c:	ldr	r2, [r3, #16]
   69c80:	cmp	r2, #0
   69c84:	beq	69c94 <__read_chk@plt+0x63810>
   69c88:	ldr	r1, [r2, #28]
   69c8c:	cmp	r1, #0
   69c90:	bne	69e84 <__read_chk@plt+0x63a00>
   69c94:	ldr	r1, [r3, #20]
   69c98:	cmp	r1, #0
   69c9c:	beq	69cac <__read_chk@plt+0x63828>
   69ca0:	ldr	r4, [r1, #28]
   69ca4:	cmp	r4, #0
   69ca8:	bne	69e14 <__read_chk@plt+0x63990>
   69cac:	str	r0, [r3, #28]
   69cb0:	mov	r4, ip
   69cb4:	ldr	r3, [ip, #24]
   69cb8:	mov	ip, r3
   69cbc:	cmp	r4, #0
   69cc0:	beq	69cd0 <__read_chk@plt+0x6384c>
   69cc4:	ldr	r3, [r4, #28]
   69cc8:	cmp	r3, #0
   69ccc:	bne	69da8 <__read_chk@plt+0x63924>
   69cd0:	ldr	r3, [r7]
   69cd4:	cmp	r4, r3
   69cd8:	beq	69da0 <__read_chk@plt+0x6391c>
   69cdc:	ldr	r3, [ip, #16]
   69ce0:	cmp	r3, r4
   69ce4:	beq	69cf8 <__read_chk@plt+0x63874>
   69ce8:	ldr	r2, [r3, #28]
   69cec:	cmp	r2, #1
   69cf0:	bne	69c7c <__read_chk@plt+0x637f8>
   69cf4:	b	69c28 <__read_chk@plt+0x637a4>
   69cf8:	ldr	r3, [ip, #20]
   69cfc:	ldr	r2, [r3, #28]
   69d00:	cmp	r2, #1
   69d04:	beq	69dbc <__read_chk@plt+0x63938>
   69d08:	ldr	r2, [r3, #16]
   69d0c:	cmp	r2, #0
   69d10:	beq	69d20 <__read_chk@plt+0x6389c>
   69d14:	ldr	r1, [r2, #28]
   69d18:	cmp	r1, #0
   69d1c:	bne	69f3c <__read_chk@plt+0x63ab8>
   69d20:	ldr	r2, [r3, #20]
   69d24:	cmp	r2, #0
   69d28:	beq	69cac <__read_chk@plt+0x63828>
   69d2c:	ldr	r2, [r2, #28]
   69d30:	cmp	r2, #0
   69d34:	beq	69cac <__read_chk@plt+0x63828>
   69d38:	ldr	r1, [ip, #28]
   69d3c:	mov	r2, #0
   69d40:	str	r1, [r3, #28]
   69d44:	str	r2, [ip, #28]
   69d48:	ldr	r3, [r3, #20]
   69d4c:	cmp	r3, r2
   69d50:	strne	r2, [r3, #28]
   69d54:	ldr	r3, [ip, #20]
   69d58:	ldr	r2, [r3, #16]
   69d5c:	cmp	r2, #0
   69d60:	str	r2, [ip, #20]
   69d64:	ldrne	r2, [r3, #16]
   69d68:	strne	ip, [r2, #24]
   69d6c:	ldr	r2, [ip, #24]
   69d70:	cmp	r2, #0
   69d74:	str	r2, [r3, #24]
   69d78:	streq	r3, [r7]
   69d7c:	beq	69d94 <__read_chk@plt+0x63910>
   69d80:	ldr	r2, [ip, #24]
   69d84:	ldr	r1, [r2, #16]
   69d88:	cmp	ip, r1
   69d8c:	streq	r3, [r2, #16]
   69d90:	strne	r3, [r2, #20]
   69d94:	str	ip, [r3, #16]
   69d98:	str	r3, [ip, #24]
   69d9c:	ldr	r4, [r7]
   69da0:	cmp	r4, #0
   69da4:	beq	69c1c <__read_chk@plt+0x63798>
   69da8:	mov	r0, r6
   69dac:	mov	r3, #0
   69db0:	str	r3, [r4, #28]
   69db4:	pop	{r4, r5, r6, r7, r8, r9, sl}
   69db8:	bx	lr
   69dbc:	str	r5, [r3, #28]
   69dc0:	ldr	r1, [ip, #20]
   69dc4:	str	r2, [ip, #28]
   69dc8:	ldr	r3, [r1, #16]
   69dcc:	cmp	r3, #0
   69dd0:	str	r3, [ip, #20]
   69dd4:	ldrne	r3, [r1, #16]
   69dd8:	strne	ip, [r3, #24]
   69ddc:	ldr	r3, [ip, #24]
   69de0:	cmp	r3, #0
   69de4:	str	r3, [r1, #24]
   69de8:	streq	r1, [r7]
   69dec:	beq	69e04 <__read_chk@plt+0x63980>
   69df0:	ldr	r3, [ip, #24]
   69df4:	ldr	r2, [r3, #16]
   69df8:	cmp	ip, r2
   69dfc:	streq	r1, [r3, #16]
   69e00:	strne	r1, [r3, #20]
   69e04:	str	ip, [r1, #16]
   69e08:	str	r1, [ip, #24]
   69e0c:	ldr	r3, [ip, #20]
   69e10:	b	69d08 <__read_chk@plt+0x63884>
   69e14:	cmp	r2, #0
   69e18:	beq	69e28 <__read_chk@plt+0x639a4>
   69e1c:	ldr	r2, [r2, #28]
   69e20:	cmp	r2, #0
   69e24:	bne	69e84 <__read_chk@plt+0x63a00>
   69e28:	mov	r2, #0
   69e2c:	str	r2, [r1, #28]
   69e30:	ldr	r2, [r3, #20]
   69e34:	mov	r1, #1
   69e38:	str	r1, [r3, #28]
   69e3c:	ldr	r1, [r2, #16]
   69e40:	cmp	r1, #0
   69e44:	str	r1, [r3, #20]
   69e48:	ldrne	r1, [r2, #16]
   69e4c:	strne	r3, [r1, #24]
   69e50:	ldr	r1, [r3, #24]
   69e54:	cmp	r1, #0
   69e58:	str	r1, [r2, #24]
   69e5c:	streq	r2, [r7]
   69e60:	beq	69e78 <__read_chk@plt+0x639f4>
   69e64:	ldr	r1, [r3, #24]
   69e68:	ldr	r0, [r1, #16]
   69e6c:	cmp	r3, r0
   69e70:	streq	r2, [r1, #16]
   69e74:	strne	r2, [r1, #20]
   69e78:	str	r3, [r2, #16]
   69e7c:	str	r2, [r3, #24]
   69e80:	ldr	r3, [ip, #16]
   69e84:	ldr	r1, [ip, #28]
   69e88:	mov	r2, #0
   69e8c:	str	r1, [r3, #28]
   69e90:	str	r2, [ip, #28]
   69e94:	ldr	r3, [r3, #16]
   69e98:	cmp	r3, r2
   69e9c:	strne	r2, [r3, #28]
   69ea0:	ldr	r3, [ip, #16]
   69ea4:	ldr	r2, [r3, #20]
   69ea8:	cmp	r2, #0
   69eac:	str	r2, [ip, #16]
   69eb0:	ldrne	r2, [r3, #20]
   69eb4:	strne	ip, [r2, #24]
   69eb8:	ldr	r2, [ip, #24]
   69ebc:	cmp	r2, #0
   69ec0:	str	r2, [r3, #24]
   69ec4:	streq	r3, [r7]
   69ec8:	beq	69ee0 <__read_chk@plt+0x63a5c>
   69ecc:	ldr	r2, [ip, #24]
   69ed0:	ldr	r1, [r2, #16]
   69ed4:	cmp	ip, r1
   69ed8:	streq	r3, [r2, #16]
   69edc:	strne	r3, [r2, #20]
   69ee0:	str	ip, [r3, #20]
   69ee4:	str	r3, [ip, #24]
   69ee8:	ldr	r4, [r7]
   69eec:	cmp	r4, #0
   69ef0:	bne	69da8 <__read_chk@plt+0x63924>
   69ef4:	b	69c1c <__read_chk@plt+0x63798>
   69ef8:	ldr	r4, [r1, #20]
   69efc:	ldr	ip, [r1, #24]
   69f00:	cmp	r4, #0
   69f04:	ldr	r9, [r1, #28]
   69f08:	beq	69f10 <__read_chk@plt+0x63a8c>
   69f0c:	str	ip, [r4, #24]
   69f10:	cmp	ip, #0
   69f14:	streq	r4, [r7]
   69f18:	beq	69c0c <__read_chk@plt+0x63788>
   69f1c:	ldr	r3, [ip, #16]
   69f20:	cmp	r3, r6
   69f24:	streq	r4, [ip, #16]
   69f28:	strne	r4, [ip, #20]
   69f2c:	b	69c0c <__read_chk@plt+0x63788>
   69f30:	ldr	ip, [r1, #24]
   69f34:	ldr	r9, [r1, #28]
   69f38:	b	69f0c <__read_chk@plt+0x63a88>
   69f3c:	ldr	r1, [r3, #20]
   69f40:	cmp	r1, #0
   69f44:	beq	69f54 <__read_chk@plt+0x63ad0>
   69f48:	ldr	r1, [r1, #28]
   69f4c:	cmp	r1, #0
   69f50:	bne	69d38 <__read_chk@plt+0x638b4>
   69f54:	mov	r1, #0
   69f58:	str	r1, [r2, #28]
   69f5c:	ldr	r2, [r3, #16]
   69f60:	mov	r1, #1
   69f64:	str	r1, [r3, #28]
   69f68:	ldr	r1, [r2, #20]
   69f6c:	cmp	r1, #0
   69f70:	str	r1, [r3, #16]
   69f74:	ldrne	r1, [r2, #20]
   69f78:	strne	r3, [r1, #24]
   69f7c:	ldr	r1, [r3, #24]
   69f80:	cmp	r1, #0
   69f84:	str	r1, [r2, #24]
   69f88:	streq	r2, [r7]
   69f8c:	beq	69fa4 <__read_chk@plt+0x63b20>
   69f90:	ldr	r1, [r3, #24]
   69f94:	ldr	r0, [r1, #16]
   69f98:	cmp	r3, r0
   69f9c:	streq	r2, [r1, #16]
   69fa0:	strne	r2, [r1, #20]
   69fa4:	str	r3, [r2, #20]
   69fa8:	str	r2, [r3, #24]
   69fac:	ldr	r3, [ip, #20]
   69fb0:	b	69d38 <__read_chk@plt+0x638b4>
   69fb4:	push	{r4, r5, r6, r7, r8, r9, sl}
   69fb8:	mov	r6, r1
   69fbc:	ldr	r4, [r1, #8]
   69fc0:	mov	r7, r0
   69fc4:	cmp	r4, #0
   69fc8:	beq	6a370 <__read_chk@plt+0x63eec>
   69fcc:	ldr	r5, [r1, #12]
   69fd0:	cmp	r5, #0
   69fd4:	bne	69fe0 <__read_chk@plt+0x63b5c>
   69fd8:	b	6a3a8 <__read_chk@plt+0x63f24>
   69fdc:	mov	r5, r3
   69fe0:	ldr	r3, [r5, #8]
   69fe4:	cmp	r3, #0
   69fe8:	bne	69fdc <__read_chk@plt+0x63b58>
   69fec:	ldr	r4, [r5, #12]
   69ff0:	ldr	ip, [r5, #16]
   69ff4:	cmp	r4, #0
   69ff8:	ldr	r9, [r5, #20]
   69ffc:	strne	ip, [r4, #16]
   6a000:	cmp	ip, #0
   6a004:	streq	r4, [r7]
   6a008:	beq	6a01c <__read_chk@plt+0x63b98>
   6a00c:	ldr	r3, [ip, #8]
   6a010:	cmp	r5, r3
   6a014:	streq	r4, [ip, #8]
   6a018:	strne	r4, [ip, #12]
   6a01c:	add	r3, r6, #8
   6a020:	ldr	sl, [r5, #16]
   6a024:	add	r8, r5, #8
   6a028:	ldm	r3, {r0, r1, r2, r3}
   6a02c:	cmp	r6, sl
   6a030:	moveq	ip, r5
   6a034:	stm	r8, {r0, r1, r2, r3}
   6a038:	ldr	r3, [r6, #16]
   6a03c:	cmp	r3, #0
   6a040:	streq	r5, [r7]
   6a044:	beq	6a058 <__read_chk@plt+0x63bd4>
   6a048:	ldr	r2, [r3, #8]
   6a04c:	cmp	r6, r2
   6a050:	streq	r5, [r3, #8]
   6a054:	strne	r5, [r3, #12]
   6a058:	ldr	r3, [r6, #8]
   6a05c:	str	r5, [r3, #16]
   6a060:	ldr	r3, [r6, #12]
   6a064:	cmp	r3, #0
   6a068:	strne	r5, [r3, #16]
   6a06c:	cmp	ip, #0
   6a070:	beq	6a084 <__read_chk@plt+0x63c00>
   6a074:	mov	r3, ip
   6a078:	ldr	r3, [r3, #16]
   6a07c:	cmp	r3, #0
   6a080:	bne	6a078 <__read_chk@plt+0x63bf4>
   6a084:	cmp	r9, #0
   6a088:	moveq	r5, r9
   6a08c:	moveq	r0, #1
   6a090:	beq	6a134 <__read_chk@plt+0x63cb0>
   6a094:	mov	r0, r6
   6a098:	pop	{r4, r5, r6, r7, r8, r9, sl}
   6a09c:	bx	lr
   6a0a0:	str	r5, [r3, #20]
   6a0a4:	ldr	r1, [ip, #8]
   6a0a8:	str	r2, [ip, #20]
   6a0ac:	ldr	r3, [r1, #12]
   6a0b0:	cmp	r3, #0
   6a0b4:	str	r3, [ip, #8]
   6a0b8:	ldrne	r3, [r1, #12]
   6a0bc:	strne	ip, [r3, #16]
   6a0c0:	ldr	r3, [ip, #16]
   6a0c4:	cmp	r3, #0
   6a0c8:	str	r3, [r1, #16]
   6a0cc:	streq	r1, [r7]
   6a0d0:	beq	6a0e8 <__read_chk@plt+0x63c64>
   6a0d4:	ldr	r3, [ip, #16]
   6a0d8:	ldr	r2, [r3, #8]
   6a0dc:	cmp	ip, r2
   6a0e0:	streq	r1, [r3, #8]
   6a0e4:	strne	r1, [r3, #12]
   6a0e8:	str	ip, [r1, #12]
   6a0ec:	ldr	r3, [ip, #8]
   6a0f0:	str	r1, [ip, #16]
   6a0f4:	ldr	r2, [r3, #8]
   6a0f8:	cmp	r2, #0
   6a0fc:	beq	6a10c <__read_chk@plt+0x63c88>
   6a100:	ldr	r1, [r2, #20]
   6a104:	cmp	r1, #0
   6a108:	bne	6a2fc <__read_chk@plt+0x63e78>
   6a10c:	ldr	r1, [r3, #12]
   6a110:	cmp	r1, #0
   6a114:	beq	6a124 <__read_chk@plt+0x63ca0>
   6a118:	ldr	r4, [r1, #20]
   6a11c:	cmp	r4, #0
   6a120:	bne	6a28c <__read_chk@plt+0x63e08>
   6a124:	str	r0, [r3, #20]
   6a128:	mov	r4, ip
   6a12c:	ldr	r3, [ip, #16]
   6a130:	mov	ip, r3
   6a134:	cmp	r4, #0
   6a138:	beq	6a148 <__read_chk@plt+0x63cc4>
   6a13c:	ldr	r3, [r4, #20]
   6a140:	cmp	r3, #0
   6a144:	bne	6a220 <__read_chk@plt+0x63d9c>
   6a148:	ldr	r3, [r7]
   6a14c:	cmp	r4, r3
   6a150:	beq	6a218 <__read_chk@plt+0x63d94>
   6a154:	ldr	r3, [ip, #8]
   6a158:	cmp	r3, r4
   6a15c:	beq	6a170 <__read_chk@plt+0x63cec>
   6a160:	ldr	r2, [r3, #20]
   6a164:	cmp	r2, #1
   6a168:	bne	6a0f4 <__read_chk@plt+0x63c70>
   6a16c:	b	6a0a0 <__read_chk@plt+0x63c1c>
   6a170:	ldr	r3, [ip, #12]
   6a174:	ldr	r2, [r3, #20]
   6a178:	cmp	r2, #1
   6a17c:	beq	6a234 <__read_chk@plt+0x63db0>
   6a180:	ldr	r2, [r3, #8]
   6a184:	cmp	r2, #0
   6a188:	beq	6a198 <__read_chk@plt+0x63d14>
   6a18c:	ldr	r1, [r2, #20]
   6a190:	cmp	r1, #0
   6a194:	bne	6a3b4 <__read_chk@plt+0x63f30>
   6a198:	ldr	r2, [r3, #12]
   6a19c:	cmp	r2, #0
   6a1a0:	beq	6a124 <__read_chk@plt+0x63ca0>
   6a1a4:	ldr	r2, [r2, #20]
   6a1a8:	cmp	r2, #0
   6a1ac:	beq	6a124 <__read_chk@plt+0x63ca0>
   6a1b0:	ldr	r1, [ip, #20]
   6a1b4:	mov	r2, #0
   6a1b8:	str	r1, [r3, #20]
   6a1bc:	str	r2, [ip, #20]
   6a1c0:	ldr	r3, [r3, #12]
   6a1c4:	cmp	r3, r2
   6a1c8:	strne	r2, [r3, #20]
   6a1cc:	ldr	r3, [ip, #12]
   6a1d0:	ldr	r2, [r3, #8]
   6a1d4:	cmp	r2, #0
   6a1d8:	str	r2, [ip, #12]
   6a1dc:	ldrne	r2, [r3, #8]
   6a1e0:	strne	ip, [r2, #16]
   6a1e4:	ldr	r2, [ip, #16]
   6a1e8:	cmp	r2, #0
   6a1ec:	str	r2, [r3, #16]
   6a1f0:	streq	r3, [r7]
   6a1f4:	beq	6a20c <__read_chk@plt+0x63d88>
   6a1f8:	ldr	r2, [ip, #16]
   6a1fc:	ldr	r1, [r2, #8]
   6a200:	cmp	ip, r1
   6a204:	streq	r3, [r2, #8]
   6a208:	strne	r3, [r2, #12]
   6a20c:	str	ip, [r3, #8]
   6a210:	str	r3, [ip, #16]
   6a214:	ldr	r4, [r7]
   6a218:	cmp	r4, #0
   6a21c:	beq	6a094 <__read_chk@plt+0x63c10>
   6a220:	mov	r0, r6
   6a224:	mov	r3, #0
   6a228:	str	r3, [r4, #20]
   6a22c:	pop	{r4, r5, r6, r7, r8, r9, sl}
   6a230:	bx	lr
   6a234:	str	r5, [r3, #20]
   6a238:	ldr	r1, [ip, #12]
   6a23c:	str	r2, [ip, #20]
   6a240:	ldr	r3, [r1, #8]
   6a244:	cmp	r3, #0
   6a248:	str	r3, [ip, #12]
   6a24c:	ldrne	r3, [r1, #8]
   6a250:	strne	ip, [r3, #16]
   6a254:	ldr	r3, [ip, #16]
   6a258:	cmp	r3, #0
   6a25c:	str	r3, [r1, #16]
   6a260:	streq	r1, [r7]
   6a264:	beq	6a27c <__read_chk@plt+0x63df8>
   6a268:	ldr	r3, [ip, #16]
   6a26c:	ldr	r2, [r3, #8]
   6a270:	cmp	ip, r2
   6a274:	streq	r1, [r3, #8]
   6a278:	strne	r1, [r3, #12]
   6a27c:	str	ip, [r1, #8]
   6a280:	str	r1, [ip, #16]
   6a284:	ldr	r3, [ip, #12]
   6a288:	b	6a180 <__read_chk@plt+0x63cfc>
   6a28c:	cmp	r2, #0
   6a290:	beq	6a2a0 <__read_chk@plt+0x63e1c>
   6a294:	ldr	r2, [r2, #20]
   6a298:	cmp	r2, #0
   6a29c:	bne	6a2fc <__read_chk@plt+0x63e78>
   6a2a0:	mov	r2, #0
   6a2a4:	str	r2, [r1, #20]
   6a2a8:	ldr	r2, [r3, #12]
   6a2ac:	mov	r1, #1
   6a2b0:	str	r1, [r3, #20]
   6a2b4:	ldr	r1, [r2, #8]
   6a2b8:	cmp	r1, #0
   6a2bc:	str	r1, [r3, #12]
   6a2c0:	ldrne	r1, [r2, #8]
   6a2c4:	strne	r3, [r1, #16]
   6a2c8:	ldr	r1, [r3, #16]
   6a2cc:	cmp	r1, #0
   6a2d0:	str	r1, [r2, #16]
   6a2d4:	streq	r2, [r7]
   6a2d8:	beq	6a2f0 <__read_chk@plt+0x63e6c>
   6a2dc:	ldr	r1, [r3, #16]
   6a2e0:	ldr	r0, [r1, #8]
   6a2e4:	cmp	r3, r0
   6a2e8:	streq	r2, [r1, #8]
   6a2ec:	strne	r2, [r1, #12]
   6a2f0:	str	r3, [r2, #8]
   6a2f4:	str	r2, [r3, #16]
   6a2f8:	ldr	r3, [ip, #8]
   6a2fc:	ldr	r1, [ip, #20]
   6a300:	mov	r2, #0
   6a304:	str	r1, [r3, #20]
   6a308:	str	r2, [ip, #20]
   6a30c:	ldr	r3, [r3, #8]
   6a310:	cmp	r3, r2
   6a314:	strne	r2, [r3, #20]
   6a318:	ldr	r3, [ip, #8]
   6a31c:	ldr	r2, [r3, #12]
   6a320:	cmp	r2, #0
   6a324:	str	r2, [ip, #8]
   6a328:	ldrne	r2, [r3, #12]
   6a32c:	strne	ip, [r2, #16]
   6a330:	ldr	r2, [ip, #16]
   6a334:	cmp	r2, #0
   6a338:	str	r2, [r3, #16]
   6a33c:	streq	r3, [r7]
   6a340:	beq	6a358 <__read_chk@plt+0x63ed4>
   6a344:	ldr	r2, [ip, #16]
   6a348:	ldr	r1, [r2, #8]
   6a34c:	cmp	ip, r1
   6a350:	streq	r3, [r2, #8]
   6a354:	strne	r3, [r2, #12]
   6a358:	str	ip, [r3, #12]
   6a35c:	str	r3, [ip, #16]
   6a360:	ldr	r4, [r7]
   6a364:	cmp	r4, #0
   6a368:	bne	6a220 <__read_chk@plt+0x63d9c>
   6a36c:	b	6a094 <__read_chk@plt+0x63c10>
   6a370:	ldr	r4, [r1, #12]
   6a374:	ldr	ip, [r1, #16]
   6a378:	cmp	r4, #0
   6a37c:	ldr	r9, [r1, #20]
   6a380:	beq	6a388 <__read_chk@plt+0x63f04>
   6a384:	str	ip, [r4, #16]
   6a388:	cmp	ip, #0
   6a38c:	streq	r4, [r7]
   6a390:	beq	6a084 <__read_chk@plt+0x63c00>
   6a394:	ldr	r3, [ip, #8]
   6a398:	cmp	r3, r6
   6a39c:	streq	r4, [ip, #8]
   6a3a0:	strne	r4, [ip, #12]
   6a3a4:	b	6a084 <__read_chk@plt+0x63c00>
   6a3a8:	ldr	ip, [r1, #16]
   6a3ac:	ldr	r9, [r1, #20]
   6a3b0:	b	6a384 <__read_chk@plt+0x63f00>
   6a3b4:	ldr	r1, [r3, #12]
   6a3b8:	cmp	r1, #0
   6a3bc:	beq	6a3cc <__read_chk@plt+0x63f48>
   6a3c0:	ldr	r1, [r1, #20]
   6a3c4:	cmp	r1, #0
   6a3c8:	bne	6a1b0 <__read_chk@plt+0x63d2c>
   6a3cc:	mov	r1, #0
   6a3d0:	str	r1, [r2, #20]
   6a3d4:	ldr	r2, [r3, #8]
   6a3d8:	mov	r1, #1
   6a3dc:	str	r1, [r3, #20]
   6a3e0:	ldr	r1, [r2, #12]
   6a3e4:	cmp	r1, #0
   6a3e8:	str	r1, [r3, #8]
   6a3ec:	ldrne	r1, [r2, #12]
   6a3f0:	strne	r3, [r1, #16]
   6a3f4:	ldr	r1, [r3, #16]
   6a3f8:	cmp	r1, #0
   6a3fc:	str	r1, [r2, #16]
   6a400:	streq	r2, [r7]
   6a404:	beq	6a41c <__read_chk@plt+0x63f98>
   6a408:	ldr	r1, [r3, #16]
   6a40c:	ldr	r0, [r1, #8]
   6a410:	cmp	r3, r0
   6a414:	streq	r2, [r1, #8]
   6a418:	strne	r2, [r1, #12]
   6a41c:	str	r3, [r2, #12]
   6a420:	str	r2, [r3, #16]
   6a424:	ldr	r3, [ip, #12]
   6a428:	b	6a1b0 <__read_chk@plt+0x63d2c>
   6a42c:	ldr	r3, [pc, #160]	; 6a4d4 <__read_chk@plt+0x64050>
   6a430:	ldr	ip, [pc, #160]	; 6a4d8 <__read_chk@plt+0x64054>
   6a434:	add	r3, pc, r3
   6a438:	push	{r4, r5, r6, r7, lr}
   6a43c:	sub	sp, sp, #12
   6a440:	ldr	r4, [r3, ip]
   6a444:	mov	r6, r1
   6a448:	mov	r1, sp
   6a44c:	mov	r5, r2
   6a450:	ldr	r3, [r4]
   6a454:	str	r3, [sp, #4]
   6a458:	bl	298ec <__read_chk@plt+0x23468>
   6a45c:	cmp	r0, #0
   6a460:	beq	6a47c <__read_chk@plt+0x63ff8>
   6a464:	ldr	r2, [sp, #4]
   6a468:	ldr	r3, [r4]
   6a46c:	cmp	r2, r3
   6a470:	bne	6a4d0 <__read_chk@plt+0x6404c>
   6a474:	add	sp, sp, #12
   6a478:	pop	{r4, r5, r6, r7, pc}
   6a47c:	ldr	r0, [sp]
   6a480:	bl	27ae8 <__read_chk@plt+0x21664>
   6a484:	cmp	r0, #0
   6a488:	beq	6a49c <__read_chk@plt+0x64018>
   6a48c:	ldr	r0, [sp]
   6a490:	bl	2a0f4 <__read_chk@plt+0x23c70>
   6a494:	subs	r7, r0, #0
   6a498:	bne	6a4c0 <__read_chk@plt+0x6403c>
   6a49c:	mov	r2, r5
   6a4a0:	mov	r1, r6
   6a4a4:	ldr	r0, [sp]
   6a4a8:	bl	2868c <__read_chk@plt+0x22208>
   6a4ac:	mov	r5, r0
   6a4b0:	ldr	r0, [sp]
   6a4b4:	bl	27e40 <__read_chk@plt+0x219bc>
   6a4b8:	mov	r0, r5
   6a4bc:	b	6a464 <__read_chk@plt+0x63fe0>
   6a4c0:	ldr	r0, [sp]
   6a4c4:	bl	27e40 <__read_chk@plt+0x219bc>
   6a4c8:	mov	r0, r7
   6a4cc:	b	6a464 <__read_chk@plt+0x63fe0>
   6a4d0:	bl	5d64 <__stack_chk_fail@plt>
   6a4d4:	andeq	r6, r5, r8, asr #9
   6a4d8:	andeq	r0, r0, r8, asr #11
   6a4dc:	push	{r3, r4, r5, r6, r7, lr}
   6a4e0:	mov	r7, r0
   6a4e4:	mov	r0, r1
   6a4e8:	mov	r5, r1
   6a4ec:	bl	6db40 <__read_chk@plt+0x676bc>
   6a4f0:	mov	r6, r0
   6a4f4:	bl	6070 <malloc@plt>
   6a4f8:	subs	r4, r0, #0
   6a4fc:	beq	6a54c <__read_chk@plt+0x640c8>
   6a500:	mov	r0, r5
   6a504:	mov	r1, r4
   6a508:	mov	r2, r6
   6a50c:	bl	6db54 <__read_chk@plt+0x676d0>
   6a510:	cmp	r0, #0
   6a514:	bne	6a53c <__read_chk@plt+0x640b8>
   6a518:	mov	r2, r6
   6a51c:	mov	r1, r4
   6a520:	mov	r0, r7
   6a524:	bl	2ee54 <__read_chk@plt+0x289d0>
   6a528:	mov	r5, r0
   6a52c:	mov	r0, r4
   6a530:	bl	55a8 <free@plt>
   6a534:	mov	r0, r5
   6a538:	pop	{r3, r4, r5, r6, r7, pc}
   6a53c:	mov	r0, r4
   6a540:	bl	55a8 <free@plt>
   6a544:	mvn	r0, #0
   6a548:	pop	{r3, r4, r5, r6, r7, pc}
   6a54c:	mvn	r0, #1
   6a550:	pop	{r3, r4, r5, r6, r7, pc}
   6a554:	ldr	r3, [r0, #20]
   6a558:	cmp	r3, #0
   6a55c:	bne	6a568 <__read_chk@plt+0x640e4>
   6a560:	b	6a57c <__read_chk@plt+0x640f8>
   6a564:	mov	r3, r2
   6a568:	ldr	r2, [r3, #16]
   6a56c:	cmp	r2, #0
   6a570:	bne	6a564 <__read_chk@plt+0x640e0>
   6a574:	mov	r0, r3
   6a578:	bx	lr
   6a57c:	ldr	r3, [r0, #24]
   6a580:	cmp	r3, #0
   6a584:	beq	6a5ac <__read_chk@plt+0x64128>
   6a588:	ldr	r2, [r3, #16]
   6a58c:	cmp	r2, r0
   6a590:	bne	6a5ac <__read_chk@plt+0x64128>
   6a594:	b	6a574 <__read_chk@plt+0x640f0>
   6a598:	ldr	r2, [r3, #20]
   6a59c:	cmp	r0, r2
   6a5a0:	mov	r0, r3
   6a5a4:	bne	6a574 <__read_chk@plt+0x640f0>
   6a5a8:	ldr	r3, [r3, #24]
   6a5ac:	cmp	r3, #0
   6a5b0:	bne	6a598 <__read_chk@plt+0x64114>
   6a5b4:	b	6a574 <__read_chk@plt+0x640f0>
   6a5b8:	ldr	r3, [r0, #8]
   6a5bc:	cmp	r3, #0
   6a5c0:	bne	6a5cc <__read_chk@plt+0x64148>
   6a5c4:	b	6a5e0 <__read_chk@plt+0x6415c>
   6a5c8:	mov	r3, r2
   6a5cc:	ldr	r2, [r3, #4]
   6a5d0:	cmp	r2, #0
   6a5d4:	bne	6a5c8 <__read_chk@plt+0x64144>
   6a5d8:	mov	r0, r3
   6a5dc:	bx	lr
   6a5e0:	ldr	r3, [r0, #12]
   6a5e4:	cmp	r3, #0
   6a5e8:	beq	6a610 <__read_chk@plt+0x6418c>
   6a5ec:	ldr	r2, [r3, #4]
   6a5f0:	cmp	r2, r0
   6a5f4:	bne	6a610 <__read_chk@plt+0x6418c>
   6a5f8:	b	6a5d8 <__read_chk@plt+0x64154>
   6a5fc:	ldr	r2, [r3, #8]
   6a600:	cmp	r0, r2
   6a604:	mov	r0, r3
   6a608:	bne	6a5d8 <__read_chk@plt+0x64154>
   6a60c:	ldr	r3, [r3, #12]
   6a610:	cmp	r3, #0
   6a614:	bne	6a5fc <__read_chk@plt+0x64178>
   6a618:	b	6a5d8 <__read_chk@plt+0x64154>
   6a61c:	ldr	r3, [r0, #12]
   6a620:	cmp	r3, #0
   6a624:	bne	6a630 <__read_chk@plt+0x641ac>
   6a628:	b	6a644 <__read_chk@plt+0x641c0>
   6a62c:	mov	r3, r2
   6a630:	ldr	r2, [r3, #8]
   6a634:	cmp	r2, #0
   6a638:	bne	6a62c <__read_chk@plt+0x641a8>
   6a63c:	mov	r0, r3
   6a640:	bx	lr
   6a644:	ldr	r3, [r0, #16]
   6a648:	cmp	r3, #0
   6a64c:	beq	6a674 <__read_chk@plt+0x641f0>
   6a650:	ldr	r2, [r3, #8]
   6a654:	cmp	r2, r0
   6a658:	bne	6a674 <__read_chk@plt+0x641f0>
   6a65c:	b	6a63c <__read_chk@plt+0x641b8>
   6a660:	ldr	r2, [r3, #12]
   6a664:	cmp	r0, r2
   6a668:	mov	r0, r3
   6a66c:	bne	6a63c <__read_chk@plt+0x641b8>
   6a670:	ldr	r3, [r3, #16]
   6a674:	cmp	r3, #0
   6a678:	bne	6a660 <__read_chk@plt+0x641dc>
   6a67c:	b	6a63c <__read_chk@plt+0x641b8>
   6a680:	push	{r3, r4, r5, r6, r7, lr}
   6a684:	mov	r6, r3
   6a688:	mov	r3, #0
   6a68c:	str	r3, [r6]
   6a690:	ldr	r4, [r0]
   6a694:	mov	r7, r1
   6a698:	mov	r5, r2
   6a69c:	cmp	r4, r3
   6a6a0:	bne	6a6c4 <__read_chk@plt+0x64240>
   6a6a4:	b	6a6e4 <__read_chk@plt+0x64260>
   6a6a8:	mov	r1, r5
   6a6ac:	bl	28510 <__read_chk@plt+0x2208c>
   6a6b0:	cmp	r0, #0
   6a6b4:	bne	6a6d8 <__read_chk@plt+0x64254>
   6a6b8:	ldr	r4, [r4, #12]
   6a6bc:	cmp	r4, #0
   6a6c0:	beq	6a6e4 <__read_chk@plt+0x64260>
   6a6c4:	cmp	r5, #0
   6a6c8:	ldr	r0, [r4]
   6a6cc:	bne	6a6a8 <__read_chk@plt+0x64224>
   6a6d0:	cmp	r0, #0
   6a6d4:	bne	6a6a8 <__read_chk@plt+0x64224>
   6a6d8:	str	r4, [r6]
   6a6dc:	mov	r0, #0
   6a6e0:	pop	{r3, r4, r5, r6, r7, pc}
   6a6e4:	ldr	r3, [sp, #24]
   6a6e8:	cmp	r3, #0
   6a6ec:	beq	6a6dc <__read_chk@plt+0x64258>
   6a6f0:	mov	r0, #1
   6a6f4:	mov	r1, #20
   6a6f8:	bl	5f80 <calloc@plt>
   6a6fc:	subs	r4, r0, #0
   6a700:	beq	6a764 <__read_chk@plt+0x642e0>
   6a704:	cmp	r5, #0
   6a708:	streq	r5, [r4]
   6a70c:	beq	6a724 <__read_chk@plt+0x642a0>
   6a710:	mov	r0, r5
   6a714:	mov	r1, r4
   6a718:	bl	298ec <__read_chk@plt+0x23468>
   6a71c:	subs	r5, r0, #0
   6a720:	bne	6a754 <__read_chk@plt+0x642d0>
   6a724:	mov	r3, #0
   6a728:	str	r3, [r4, #4]
   6a72c:	str	r3, [r4, #8]
   6a730:	mov	r0, r3
   6a734:	str	r3, [r4, #12]
   6a738:	add	r2, r4, #12
   6a73c:	ldr	r3, [r7]
   6a740:	str	r3, [r4, #16]
   6a744:	str	r4, [r3]
   6a748:	str	r2, [r7]
   6a74c:	str	r4, [r6]
   6a750:	pop	{r3, r4, r5, r6, r7, pc}
   6a754:	mov	r0, r4
   6a758:	bl	55a8 <free@plt>
   6a75c:	mov	r0, r5
   6a760:	pop	{r3, r4, r5, r6, r7, pc}
   6a764:	mvn	r0, #1
   6a768:	pop	{r3, r4, r5, r6, r7, pc}
   6a76c:	ldr	r2, [pc, #268]	; 6a880 <__read_chk@plt+0x643fc>
   6a770:	mov	r3, #0
   6a774:	push	{r4, r5, r6, r7, r8, lr}
   6a778:	mov	r7, r1
   6a77c:	ldr	r1, [pc, #256]	; 6a884 <__read_chk@plt+0x64400>
   6a780:	add	r2, pc, r2
   6a784:	ldr	r8, [r0]
   6a788:	sub	sp, sp, #64	; 0x40
   6a78c:	ldr	r4, [r7, #8]
   6a790:	ldr	r5, [r2, r1]
   6a794:	ldr	r6, [r8, #16]
   6a798:	cmp	r4, r3
   6a79c:	str	r3, [sp, #8]
   6a7a0:	ldr	r2, [r5]
   6a7a4:	str	r6, [sp, #4]
   6a7a8:	str	r3, [sp, #12]
   6a7ac:	str	r2, [sp, #60]	; 0x3c
   6a7b0:	str	r3, [sp, #16]
   6a7b4:	str	r3, [sp, #20]
   6a7b8:	beq	6a7e4 <__read_chk@plt+0x64360>
   6a7bc:	ldr	r1, [r4]
   6a7c0:	mov	r0, r6
   6a7c4:	bl	61d8 <strcmp@plt>
   6a7c8:	cmp	r0, #0
   6a7cc:	ldrlt	r4, [r4, #4]
   6a7d0:	blt	6a7dc <__read_chk@plt+0x64358>
   6a7d4:	beq	6a80c <__read_chk@plt+0x64388>
   6a7d8:	ldr	r4, [r4, #8]
   6a7dc:	cmp	r4, #0
   6a7e0:	bne	6a7bc <__read_chk@plt+0x64338>
   6a7e4:	ldrd	r0, [r8, #8]
   6a7e8:	orrs	r3, r0, r1
   6a7ec:	bne	6a814 <__read_chk@plt+0x64390>
   6a7f0:	mov	r0, #0
   6a7f4:	ldr	r2, [sp, #60]	; 0x3c
   6a7f8:	ldr	r3, [r5]
   6a7fc:	cmp	r2, r3
   6a800:	bne	6a87c <__read_chk@plt+0x643f8>
   6a804:	add	sp, sp, #64	; 0x40
   6a808:	pop	{r4, r5, r6, r7, r8, pc}
   6a80c:	mvn	r0, #50	; 0x32
   6a810:	b	6a7f4 <__read_chk@plt+0x64370>
   6a814:	ldr	ip, [r7, #4]
   6a818:	mov	r3, #0
   6a81c:	str	r3, [sp, #24]
   6a820:	cmp	ip, r3
   6a824:	str	r3, [sp, #28]
   6a828:	str	r3, [sp, #32]
   6a82c:	str	r3, [sp, #36]	; 0x24
   6a830:	str	r3, [sp, #40]	; 0x28
   6a834:	str	r3, [sp, #44]	; 0x2c
   6a838:	str	r3, [sp, #48]	; 0x30
   6a83c:	str	r3, [sp, #52]	; 0x34
   6a840:	bne	6a864 <__read_chk@plt+0x643e0>
   6a844:	b	6a7f0 <__read_chk@plt+0x6436c>
   6a848:	ldrd	r2, [ip, #8]
   6a84c:	cmp	r1, r3
   6a850:	cmpeq	r0, r2
   6a854:	bls	6a80c <__read_chk@plt+0x64388>
   6a858:	ldr	ip, [ip, #20]
   6a85c:	cmp	ip, #0
   6a860:	beq	6a7f0 <__read_chk@plt+0x6436c>
   6a864:	ldrd	r2, [ip]
   6a868:	cmp	r1, r3
   6a86c:	cmpeq	r0, r2
   6a870:	bcs	6a848 <__read_chk@plt+0x643c4>
   6a874:	ldr	ip, [ip, #16]
   6a878:	b	6a85c <__read_chk@plt+0x643d8>
   6a87c:	bl	5d64 <__stack_chk_fail@plt>
   6a880:	andeq	r6, r5, ip, ror r1
   6a884:	andeq	r0, r0, r8, asr #11
   6a888:	push	{r3, r4, r5, lr}
   6a88c:	mov	r4, r1
   6a890:	cmp	r4, r3
   6a894:	mov	r5, r3
   6a898:	mov	r1, r2
   6a89c:	beq	6a8c8 <__read_chk@plt+0x64444>
   6a8a0:	cmp	r4, r3
   6a8a4:	movcc	r2, r4
   6a8a8:	movcs	r2, r3
   6a8ac:	bl	6298 <memcmp@plt>
   6a8b0:	cmp	r0, #0
   6a8b4:	popne	{r3, r4, r5, pc}
   6a8b8:	cmp	r4, r5
   6a8bc:	mvnls	r0, #0
   6a8c0:	movhi	r0, #1
   6a8c4:	pop	{r3, r4, r5, pc}
   6a8c8:	mov	r2, r4
   6a8cc:	pop	{r3, r4, r5, lr}
   6a8d0:	b	6298 <memcmp@plt>
   6a8d4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   6a8d8:	mov	r6, r0
   6a8dc:	mov	r7, r1
   6a8e0:	mov	r0, #1
   6a8e4:	mov	r1, #24
   6a8e8:	mov	r8, r2
   6a8ec:	bl	5f80 <calloc@plt>
   6a8f0:	subs	r5, r0, #0
   6a8f4:	beq	6ab90 <__read_chk@plt+0x6470c>
   6a8f8:	stm	r5, {r7, r8}
   6a8fc:	ldr	r4, [r6]
   6a900:	cmp	r4, #0
   6a904:	bne	6a910 <__read_chk@plt+0x6448c>
   6a908:	b	6ab74 <__read_chk@plt+0x646f0>
   6a90c:	mov	r4, r3
   6a910:	ldm	r4, {r2, r3}
   6a914:	mov	r0, r7
   6a918:	mov	r1, r8
   6a91c:	bl	6a888 <__read_chk@plt+0x64404>
   6a920:	subs	r9, r0, #0
   6a924:	ldrlt	r3, [r4, #8]
   6a928:	blt	6a934 <__read_chk@plt+0x644b0>
   6a92c:	beq	6ab00 <__read_chk@plt+0x6467c>
   6a930:	ldr	r3, [r4, #12]
   6a934:	cmp	r3, #0
   6a938:	bne	6a90c <__read_chk@plt+0x64488>
   6a93c:	cmp	r9, #0
   6a940:	str	r4, [r5, #16]
   6a944:	str	r3, [r5, #12]
   6a948:	mov	r2, #1
   6a94c:	str	r3, [r5, #8]
   6a950:	str	r2, [r5, #20]
   6a954:	strge	r5, [r4, #12]
   6a958:	strlt	r5, [r4, #8]
   6a95c:	mov	ip, #0
   6a960:	mov	r4, #1
   6a964:	ldr	r2, [r5, #16]
   6a968:	cmp	r2, #0
   6a96c:	beq	6aa08 <__read_chk@plt+0x64584>
   6a970:	ldr	r3, [r2, #20]
   6a974:	cmp	r3, #1
   6a978:	bne	6aa08 <__read_chk@plt+0x64584>
   6a97c:	ldr	r3, [r2, #16]
   6a980:	ldr	r1, [r3, #8]
   6a984:	cmp	r2, r1
   6a988:	beq	6aa30 <__read_chk@plt+0x645ac>
   6a98c:	cmp	r1, #0
   6a990:	beq	6a9a0 <__read_chk@plt+0x6451c>
   6a994:	ldr	r0, [r1, #20]
   6a998:	cmp	r0, #1
   6a99c:	beq	6aa1c <__read_chk@plt+0x64598>
   6a9a0:	ldr	r1, [r2, #8]
   6a9a4:	cmp	r5, r1
   6a9a8:	beq	6aaa8 <__read_chk@plt+0x64624>
   6a9ac:	str	ip, [r2, #20]
   6a9b0:	ldr	r2, [r3, #12]
   6a9b4:	str	r4, [r3, #20]
   6a9b8:	ldr	r1, [r2, #8]
   6a9bc:	cmp	r1, #0
   6a9c0:	str	r1, [r3, #12]
   6a9c4:	ldrne	r1, [r2, #8]
   6a9c8:	strne	r3, [r1, #16]
   6a9cc:	ldr	r1, [r3, #16]
   6a9d0:	cmp	r1, #0
   6a9d4:	str	r1, [r2, #16]
   6a9d8:	streq	r2, [r6]
   6a9dc:	beq	6a9f4 <__read_chk@plt+0x64570>
   6a9e0:	ldr	r1, [r3, #16]
   6a9e4:	ldr	r0, [r1, #8]
   6a9e8:	cmp	r3, r0
   6a9ec:	streq	r2, [r1, #8]
   6a9f0:	strne	r2, [r1, #12]
   6a9f4:	str	r3, [r2, #8]
   6a9f8:	str	r2, [r3, #16]
   6a9fc:	ldr	r2, [r5, #16]
   6aa00:	cmp	r2, #0
   6aa04:	bne	6a970 <__read_chk@plt+0x644ec>
   6aa08:	ldr	r2, [r6]
   6aa0c:	mov	r3, #0
   6aa10:	mov	r0, r3
   6aa14:	str	r3, [r2, #20]
   6aa18:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   6aa1c:	str	ip, [r1, #20]
   6aa20:	mov	r5, r3
   6aa24:	str	ip, [r2, #20]
   6aa28:	str	r0, [r3, #20]
   6aa2c:	b	6a964 <__read_chk@plt+0x644e0>
   6aa30:	ldr	r1, [r3, #12]
   6aa34:	cmp	r1, #0
   6aa38:	beq	6aa48 <__read_chk@plt+0x645c4>
   6aa3c:	ldr	r0, [r1, #20]
   6aa40:	cmp	r0, #1
   6aa44:	beq	6aa1c <__read_chk@plt+0x64598>
   6aa48:	ldr	r1, [r2, #12]
   6aa4c:	cmp	r1, r5
   6aa50:	beq	6ab20 <__read_chk@plt+0x6469c>
   6aa54:	str	ip, [r2, #20]
   6aa58:	ldr	r2, [r3, #8]
   6aa5c:	str	r4, [r3, #20]
   6aa60:	ldr	r1, [r2, #12]
   6aa64:	cmp	r1, #0
   6aa68:	str	r1, [r3, #8]
   6aa6c:	ldrne	r1, [r2, #12]
   6aa70:	strne	r3, [r1, #16]
   6aa74:	ldr	r1, [r3, #16]
   6aa78:	cmp	r1, #0
   6aa7c:	str	r1, [r2, #16]
   6aa80:	streq	r2, [r6]
   6aa84:	beq	6aa9c <__read_chk@plt+0x64618>
   6aa88:	ldr	r1, [r3, #16]
   6aa8c:	ldr	r0, [r1, #8]
   6aa90:	cmp	r3, r0
   6aa94:	streq	r2, [r1, #8]
   6aa98:	strne	r2, [r1, #12]
   6aa9c:	str	r3, [r2, #12]
   6aaa0:	str	r2, [r3, #16]
   6aaa4:	b	6a964 <__read_chk@plt+0x644e0>
   6aaa8:	ldr	r1, [r5, #12]
   6aaac:	cmp	r1, #0
   6aab0:	str	r1, [r2, #8]
   6aab4:	beq	6ab18 <__read_chk@plt+0x64694>
   6aab8:	ldr	r1, [r5, #12]
   6aabc:	str	r2, [r1, #16]
   6aac0:	ldr	r1, [r2, #16]
   6aac4:	cmp	r1, #0
   6aac8:	str	r1, [r5, #16]
   6aacc:	streq	r5, [r6]
   6aad0:	beq	6aae8 <__read_chk@plt+0x64664>
   6aad4:	ldr	r1, [r2, #16]
   6aad8:	ldr	r0, [r1, #8]
   6aadc:	cmp	r2, r0
   6aae0:	streq	r5, [r1, #8]
   6aae4:	strne	r5, [r1, #12]
   6aae8:	mov	r1, r5
   6aaec:	str	r2, [r5, #12]
   6aaf0:	str	r5, [r2, #16]
   6aaf4:	mov	r5, r2
   6aaf8:	mov	r2, r1
   6aafc:	b	6a9ac <__read_chk@plt+0x64528>
   6ab00:	mov	r0, r7
   6ab04:	bl	55a8 <free@plt>
   6ab08:	mov	r0, r5
   6ab0c:	bl	55a8 <free@plt>
   6ab10:	mov	r0, r9
   6ab14:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   6ab18:	str	r3, [r5, #16]
   6ab1c:	b	6aad4 <__read_chk@plt+0x64650>
   6ab20:	ldr	r0, [r5, #8]
   6ab24:	cmp	r0, #0
   6ab28:	str	r0, [r2, #12]
   6ab2c:	beq	6ab98 <__read_chk@plt+0x64714>
   6ab30:	ldr	r0, [r5, #8]
   6ab34:	str	r2, [r0, #16]
   6ab38:	ldr	r0, [r2, #16]
   6ab3c:	cmp	r0, #0
   6ab40:	str	r0, [r5, #16]
   6ab44:	streq	r5, [r6]
   6ab48:	beq	6ab60 <__read_chk@plt+0x646dc>
   6ab4c:	ldr	r0, [r2, #16]
   6ab50:	ldr	r5, [r0, #8]
   6ab54:	cmp	r2, r5
   6ab58:	streq	r1, [r0, #8]
   6ab5c:	strne	r1, [r0, #12]
   6ab60:	str	r2, [r1, #8]
   6ab64:	mov	r5, r2
   6ab68:	str	r1, [r2, #16]
   6ab6c:	mov	r2, r1
   6ab70:	b	6aa54 <__read_chk@plt+0x645d0>
   6ab74:	str	r4, [r5, #16]
   6ab78:	mov	r3, #1
   6ab7c:	str	r4, [r5, #12]
   6ab80:	str	r4, [r5, #8]
   6ab84:	str	r3, [r5, #20]
   6ab88:	str	r5, [r6]
   6ab8c:	b	6a95c <__read_chk@plt+0x644d8>
   6ab90:	mvn	r0, #1
   6ab94:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   6ab98:	str	r3, [r5, #16]
   6ab9c:	b	6ab4c <__read_chk@plt+0x646c8>
   6aba0:	push	{r4, r5, r6, lr}
   6aba4:	ldr	r4, [r0]
   6aba8:	cmp	r4, #0
   6abac:	beq	6abe4 <__read_chk@plt+0x64760>
   6abb0:	ldr	r6, [r1]
   6abb4:	ldr	r5, [r1, #4]
   6abb8:	ldm	r4, {r2, r3}
   6abbc:	mov	r0, r6
   6abc0:	mov	r1, r5
   6abc4:	bl	6a888 <__read_chk@plt+0x64404>
   6abc8:	cmp	r0, #0
   6abcc:	ldrlt	r4, [r4, #8]
   6abd0:	blt	6abdc <__read_chk@plt+0x64758>
   6abd4:	beq	6abe4 <__read_chk@plt+0x64760>
   6abd8:	ldr	r4, [r4, #12]
   6abdc:	cmp	r4, #0
   6abe0:	bne	6abb8 <__read_chk@plt+0x64734>
   6abe4:	mov	r0, r4
   6abe8:	pop	{r4, r5, r6, pc}
   6abec:	ldr	ip, [pc, #404]	; 6ad88 <__read_chk@plt+0x64904>
   6abf0:	ldr	r3, [pc, #404]	; 6ad8c <__read_chk@plt+0x64908>
   6abf4:	add	ip, pc, ip
   6abf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6abfc:	sub	sp, sp, #40	; 0x28
   6ac00:	ldr	r4, [ip, r3]
   6ac04:	add	r5, sp, #12
   6ac08:	add	r6, sp, #16
   6ac0c:	mov	r7, r1
   6ac10:	mov	r9, r0
   6ac14:	mov	r2, r5
   6ac18:	ldr	lr, [r4]
   6ac1c:	mov	r0, r1
   6ac20:	mov	r3, r6
   6ac24:	mov	r1, #2
   6ac28:	mov	ip, #0
   6ac2c:	str	ip, [sp, #12]
   6ac30:	str	ip, [sp, #16]
   6ac34:	add	sl, sp, #32
   6ac38:	str	ip, [sp, #20]
   6ac3c:	str	lr, [sp, #36]	; 0x24
   6ac40:	str	ip, [sp, #24]
   6ac44:	str	ip, [sp, #28]
   6ac48:	str	ip, [sp, #32]
   6ac4c:	bl	2869c <__read_chk@plt+0x22218>
   6ac50:	cmp	r0, #0
   6ac54:	beq	6ac70 <__read_chk@plt+0x647ec>
   6ac58:	ldr	r2, [sp, #36]	; 0x24
   6ac5c:	ldr	r3, [r4]
   6ac60:	cmp	r2, r3
   6ac64:	bne	6ad84 <__read_chk@plt+0x64900>
   6ac68:	add	sp, sp, #40	; 0x28
   6ac6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6ac70:	mov	r1, r5
   6ac74:	add	r0, r9, #32
   6ac78:	bl	6aba0 <__read_chk@plt+0x6471c>
   6ac7c:	mov	r8, r0
   6ac80:	ldr	r0, [sp, #12]
   6ac84:	bl	55a8 <free@plt>
   6ac88:	cmp	r8, #0
   6ac8c:	bne	6acf8 <__read_chk@plt+0x64874>
   6ac90:	str	r8, [r5]
   6ac94:	mov	r2, r6
   6ac98:	str	r8, [r6]
   6ac9c:	mov	r0, r7
   6aca0:	mov	r1, r5
   6aca4:	str	r8, [sp, #20]
   6aca8:	str	r8, [sp, #24]
   6acac:	str	r8, [sp, #28]
   6acb0:	str	r8, [sl]
   6acb4:	bl	6a42c <__read_chk@plt+0x63fa8>
   6acb8:	cmp	r0, #0
   6acbc:	bne	6ac58 <__read_chk@plt+0x647d4>
   6acc0:	mov	r1, r5
   6acc4:	add	r0, r9, #28
   6acc8:	bl	6aba0 <__read_chk@plt+0x6471c>
   6accc:	mov	r5, r0
   6acd0:	ldr	r0, [sp, #12]
   6acd4:	bl	55a8 <free@plt>
   6acd8:	cmp	r5, #0
   6acdc:	bne	6acf8 <__read_chk@plt+0x64874>
   6ace0:	mov	r0, r7
   6ace4:	bl	27ae8 <__read_chk@plt+0x21664>
   6ace8:	cmp	r0, #0
   6acec:	bne	6ad00 <__read_chk@plt+0x6487c>
   6acf0:	mov	r0, #0
   6acf4:	b	6ac58 <__read_chk@plt+0x647d4>
   6acf8:	mvn	r0, #50	; 0x32
   6acfc:	b	6ac58 <__read_chk@plt+0x647d4>
   6ad00:	ldr	r3, [r7, #32]
   6ad04:	add	r6, r9, #36	; 0x24
   6ad08:	add	r8, sp, #8
   6ad0c:	add	r9, r9, #40	; 0x28
   6ad10:	mov	r0, r6
   6ad14:	ldr	r2, [r3, #56]	; 0x38
   6ad18:	mov	r1, r9
   6ad1c:	str	r5, [sp]
   6ad20:	mov	r3, r8
   6ad24:	bl	6a680 <__read_chk@plt+0x641fc>
   6ad28:	cmp	r0, #0
   6ad2c:	bne	6ac58 <__read_chk@plt+0x647d4>
   6ad30:	ldr	r1, [sp, #8]
   6ad34:	cmp	r1, #0
   6ad38:	beq	6ad4c <__read_chk@plt+0x648c8>
   6ad3c:	add	r0, r7, #32
   6ad40:	bl	6a76c <__read_chk@plt+0x642e8>
   6ad44:	cmp	r0, #0
   6ad48:	bne	6ac58 <__read_chk@plt+0x647d4>
   6ad4c:	mov	r2, #0
   6ad50:	mov	r0, r6
   6ad54:	mov	r1, r9
   6ad58:	mov	r3, r8
   6ad5c:	str	r2, [sp]
   6ad60:	bl	6a680 <__read_chk@plt+0x641fc>
   6ad64:	cmp	r0, #0
   6ad68:	bne	6ac58 <__read_chk@plt+0x647d4>
   6ad6c:	ldr	r1, [sp, #8]
   6ad70:	cmp	r1, #0
   6ad74:	beq	6acf0 <__read_chk@plt+0x6486c>
   6ad78:	add	r0, r7, #32
   6ad7c:	bl	6a76c <__read_chk@plt+0x642e8>
   6ad80:	b	6ac58 <__read_chk@plt+0x647d4>
   6ad84:	bl	5d64 <__stack_chk_fail@plt>
   6ad88:	andeq	r5, r5, r8, lsl #26
   6ad8c:	andeq	r0, r0, r8, asr #11
   6ad90:	push	{r3, lr}
   6ad94:	mov	r0, #1
   6ad98:	mov	r1, #48	; 0x30
   6ad9c:	bl	5f80 <calloc@plt>
   6ada0:	cmp	r0, #0
   6ada4:	popeq	{r3, pc}
   6ada8:	mov	r3, r0
   6adac:	mov	r2, #0
   6adb0:	str	r2, [r0, #28]
   6adb4:	str	r2, [r0, #32]
   6adb8:	str	r2, [r3, #36]!	; 0x24
   6adbc:	str	r3, [r0, #40]	; 0x28
   6adc0:	pop	{r3, pc}
   6adc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6adc8:	cmp	r0, #0
   6adcc:	sub	sp, sp, #12
   6add0:	str	r0, [sp, #4]
   6add4:	beq	6b3e0 <__read_chk@plt+0x64f5c>
   6add8:	ldr	r0, [r0, #24]
   6addc:	bl	55a8 <free@plt>
   6ade0:	ldr	fp, [sp, #4]
   6ade4:	ldr	r4, [fp, #28]
   6ade8:	cmp	r4, #0
   6adec:	bne	6adf8 <__read_chk@plt+0x64974>
   6adf0:	b	6ae40 <__read_chk@plt+0x649bc>
   6adf4:	mov	r4, r3
   6adf8:	ldr	r3, [r4, #8]
   6adfc:	cmp	r3, #0
   6ae00:	bne	6adf4 <__read_chk@plt+0x64970>
   6ae04:	ldr	fp, [sp, #4]
   6ae08:	add	r6, fp, #28
   6ae0c:	mov	r0, r4
   6ae10:	bl	6a61c <__read_chk@plt+0x64198>
   6ae14:	mov	r1, r4
   6ae18:	mov	r5, r0
   6ae1c:	mov	r0, r6
   6ae20:	bl	69fb4 <__read_chk@plt+0x63b30>
   6ae24:	ldr	r0, [r4]
   6ae28:	bl	55a8 <free@plt>
   6ae2c:	mov	r0, r4
   6ae30:	bl	55a8 <free@plt>
   6ae34:	cmp	r5, #0
   6ae38:	mov	r4, r5
   6ae3c:	bne	6ae0c <__read_chk@plt+0x64988>
   6ae40:	ldr	fp, [sp, #4]
   6ae44:	ldr	r4, [fp, #32]
   6ae48:	cmp	r4, #0
   6ae4c:	bne	6ae58 <__read_chk@plt+0x649d4>
   6ae50:	b	6aea0 <__read_chk@plt+0x64a1c>
   6ae54:	mov	r4, r3
   6ae58:	ldr	r3, [r4, #8]
   6ae5c:	cmp	r3, #0
   6ae60:	bne	6ae54 <__read_chk@plt+0x649d0>
   6ae64:	ldr	fp, [sp, #4]
   6ae68:	add	r6, fp, #32
   6ae6c:	mov	r0, r4
   6ae70:	bl	6a61c <__read_chk@plt+0x64198>
   6ae74:	mov	r1, r4
   6ae78:	mov	r5, r0
   6ae7c:	mov	r0, r6
   6ae80:	bl	69fb4 <__read_chk@plt+0x63b30>
   6ae84:	ldr	r0, [r4]
   6ae88:	bl	55a8 <free@plt>
   6ae8c:	mov	r0, r4
   6ae90:	bl	55a8 <free@plt>
   6ae94:	cmp	r5, #0
   6ae98:	mov	r4, r5
   6ae9c:	bne	6ae6c <__read_chk@plt+0x649e8>
   6aea0:	ldr	fp, [sp, #4]
   6aea4:	ldr	r6, [fp, #36]	; 0x24
   6aea8:	cmp	r6, #0
   6aeac:	movne	r7, #1
   6aeb0:	beq	6b3e0 <__read_chk@plt+0x64f5c>
   6aeb4:	ldr	sl, [r6, #12]
   6aeb8:	cmp	sl, #0
   6aebc:	beq	6b35c <__read_chk@plt+0x64ed8>
   6aec0:	ldr	r3, [r6, #16]
   6aec4:	str	r3, [sl, #16]
   6aec8:	ldr	r3, [r6, #16]
   6aecc:	ldr	r2, [r6, #12]
   6aed0:	str	r2, [r3]
   6aed4:	ldr	r4, [r6, #4]
   6aed8:	cmp	r4, #0
   6aedc:	bne	6aee8 <__read_chk@plt+0x64a64>
   6aee0:	b	6af24 <__read_chk@plt+0x64aa0>
   6aee4:	mov	r4, r3
   6aee8:	ldr	r3, [r4, #16]
   6aeec:	cmp	r3, #0
   6aef0:	bne	6aee4 <__read_chk@plt+0x64a60>
   6aef4:	add	r8, r6, #4
   6aef8:	mov	r0, r4
   6aefc:	bl	6a554 <__read_chk@plt+0x640d0>
   6af00:	mov	r1, r4
   6af04:	mov	r5, r0
   6af08:	mov	r0, r8
   6af0c:	bl	69b3c <__read_chk@plt+0x636b8>
   6af10:	mov	r0, r4
   6af14:	bl	55a8 <free@plt>
   6af18:	cmp	r5, #0
   6af1c:	mov	r4, r5
   6af20:	bne	6aef8 <__read_chk@plt+0x64a74>
   6af24:	ldr	r5, [r6, #8]
   6af28:	cmp	r5, #0
   6af2c:	bne	6af38 <__read_chk@plt+0x64ab4>
   6af30:	b	6b33c <__read_chk@plt+0x64eb8>
   6af34:	mov	r5, r4
   6af38:	ldr	r4, [r5, #4]
   6af3c:	cmp	r4, #0
   6af40:	bne	6af34 <__read_chk@plt+0x64ab0>
   6af44:	mov	r0, r5
   6af48:	bl	6a5b8 <__read_chk@plt+0x64134>
   6af4c:	cmp	r4, #0
   6af50:	mov	r8, r0
   6af54:	beq	6b2f8 <__read_chk@plt+0x64e74>
   6af58:	ldr	lr, [r5, #8]
   6af5c:	cmp	lr, #0
   6af60:	bne	6af6c <__read_chk@plt+0x64ae8>
   6af64:	b	6b330 <__read_chk@plt+0x64eac>
   6af68:	mov	lr, r3
   6af6c:	ldr	r3, [lr, #4]
   6af70:	cmp	r3, #0
   6af74:	bne	6af68 <__read_chk@plt+0x64ae4>
   6af78:	ldr	r4, [lr, #8]
   6af7c:	ldr	ip, [lr, #12]
   6af80:	cmp	r4, #0
   6af84:	ldr	r9, [lr, #16]
   6af88:	strne	ip, [r4, #12]
   6af8c:	cmp	ip, #0
   6af90:	streq	r4, [r6, #8]
   6af94:	beq	6afa8 <__read_chk@plt+0x64b24>
   6af98:	ldr	r3, [ip, #4]
   6af9c:	cmp	lr, r3
   6afa0:	streq	r4, [ip, #4]
   6afa4:	strne	r4, [ip, #8]
   6afa8:	ldmib	r5, {r0, r1, r2, r3}
   6afac:	ldr	fp, [lr, #12]
   6afb0:	cmp	r5, fp
   6afb4:	stmib	lr, {r0, r1, r2, r3}
   6afb8:	moveq	ip, lr
   6afbc:	ldr	r3, [r5, #12]
   6afc0:	cmp	r3, #0
   6afc4:	streq	lr, [r6, #8]
   6afc8:	beq	6afdc <__read_chk@plt+0x64b58>
   6afcc:	ldr	r2, [r3, #4]
   6afd0:	cmp	r5, r2
   6afd4:	streq	lr, [r3, #4]
   6afd8:	strne	lr, [r3, #8]
   6afdc:	ldr	r3, [r5, #4]
   6afe0:	str	lr, [r3, #12]
   6afe4:	ldr	r3, [r5, #8]
   6afe8:	cmp	r3, #0
   6afec:	strne	lr, [r3, #12]
   6aff0:	cmp	ip, #0
   6aff4:	beq	6b008 <__read_chk@plt+0x64b84>
   6aff8:	mov	r3, ip
   6affc:	ldr	r3, [r3, #12]
   6b000:	cmp	r3, #0
   6b004:	bne	6affc <__read_chk@plt+0x64b78>
   6b008:	cmp	r9, #0
   6b00c:	beq	6b0cc <__read_chk@plt+0x64c48>
   6b010:	ldr	r0, [r5]
   6b014:	bl	55a8 <free@plt>
   6b018:	mov	r0, r5
   6b01c:	bl	55a8 <free@plt>
   6b020:	cmp	r8, #0
   6b024:	beq	6b33c <__read_chk@plt+0x64eb8>
   6b028:	ldr	r4, [r8, #4]
   6b02c:	mov	r5, r8
   6b030:	b	6af44 <__read_chk@plt+0x64ac0>
   6b034:	mov	fp, #0
   6b038:	str	fp, [r3, #16]
   6b03c:	ldr	r1, [ip, #4]
   6b040:	str	r2, [ip, #16]
   6b044:	ldr	r3, [r1, #8]
   6b048:	cmp	r3, fp
   6b04c:	str	r3, [ip, #4]
   6b050:	ldrne	r3, [r1, #8]
   6b054:	strne	ip, [r3, #12]
   6b058:	ldr	r3, [ip, #12]
   6b05c:	cmp	r3, #0
   6b060:	str	r3, [r1, #12]
   6b064:	streq	r1, [r6, #8]
   6b068:	beq	6b080 <__read_chk@plt+0x64bfc>
   6b06c:	ldr	r3, [ip, #12]
   6b070:	ldr	r2, [r3, #4]
   6b074:	cmp	ip, r2
   6b078:	streq	r1, [r3, #4]
   6b07c:	strne	r1, [r3, #8]
   6b080:	str	ip, [r1, #8]
   6b084:	ldr	r3, [ip, #4]
   6b088:	str	r1, [ip, #12]
   6b08c:	ldr	r2, [r3, #4]
   6b090:	cmp	r2, #0
   6b094:	beq	6b0a4 <__read_chk@plt+0x64c20>
   6b098:	ldr	r1, [r2, #16]
   6b09c:	cmp	r1, #0
   6b0a0:	bne	6b28c <__read_chk@plt+0x64e08>
   6b0a4:	ldr	r1, [r3, #8]
   6b0a8:	cmp	r1, #0
   6b0ac:	beq	6b0bc <__read_chk@plt+0x64c38>
   6b0b0:	ldr	r0, [r1, #16]
   6b0b4:	cmp	r0, #0
   6b0b8:	bne	6b220 <__read_chk@plt+0x64d9c>
   6b0bc:	str	r7, [r3, #16]
   6b0c0:	mov	r4, ip
   6b0c4:	ldr	r3, [ip, #12]
   6b0c8:	mov	ip, r3
   6b0cc:	cmp	r4, #0
   6b0d0:	beq	6b0e0 <__read_chk@plt+0x64c5c>
   6b0d4:	ldr	r3, [r4, #16]
   6b0d8:	cmp	r3, #0
   6b0dc:	bne	6b1b8 <__read_chk@plt+0x64d34>
   6b0e0:	ldr	r3, [r6, #8]
   6b0e4:	cmp	r4, r3
   6b0e8:	beq	6b1b0 <__read_chk@plt+0x64d2c>
   6b0ec:	ldr	r3, [ip, #4]
   6b0f0:	cmp	r3, r4
   6b0f4:	beq	6b108 <__read_chk@plt+0x64c84>
   6b0f8:	ldr	r2, [r3, #16]
   6b0fc:	cmp	r2, #1
   6b100:	bne	6b08c <__read_chk@plt+0x64c08>
   6b104:	b	6b034 <__read_chk@plt+0x64bb0>
   6b108:	ldr	r3, [ip, #8]
   6b10c:	ldr	r2, [r3, #16]
   6b110:	cmp	r2, #1
   6b114:	beq	6b1c4 <__read_chk@plt+0x64d40>
   6b118:	ldr	r2, [r3, #4]
   6b11c:	cmp	r2, #0
   6b120:	beq	6b130 <__read_chk@plt+0x64cac>
   6b124:	ldr	r1, [r2, #16]
   6b128:	cmp	r1, #0
   6b12c:	bne	6b36c <__read_chk@plt+0x64ee8>
   6b130:	ldr	r2, [r3, #8]
   6b134:	cmp	r2, #0
   6b138:	beq	6b0bc <__read_chk@plt+0x64c38>
   6b13c:	ldr	r2, [r2, #16]
   6b140:	cmp	r2, #0
   6b144:	beq	6b0bc <__read_chk@plt+0x64c38>
   6b148:	ldr	r2, [ip, #16]
   6b14c:	mov	r1, #0
   6b150:	str	r2, [r3, #16]
   6b154:	str	r1, [ip, #16]
   6b158:	ldr	r3, [r3, #8]
   6b15c:	cmp	r3, r1
   6b160:	strne	r1, [r3, #16]
   6b164:	ldr	r3, [ip, #8]
   6b168:	ldr	r2, [r3, #4]
   6b16c:	cmp	r2, #0
   6b170:	str	r2, [ip, #8]
   6b174:	ldrne	r2, [r3, #4]
   6b178:	strne	ip, [r2, #12]
   6b17c:	ldr	r2, [ip, #12]
   6b180:	cmp	r2, #0
   6b184:	str	r2, [r3, #12]
   6b188:	streq	r3, [r6, #8]
   6b18c:	beq	6b1a4 <__read_chk@plt+0x64d20>
   6b190:	ldr	r2, [ip, #12]
   6b194:	ldr	r1, [r2, #4]
   6b198:	cmp	ip, r1
   6b19c:	streq	r3, [r2, #4]
   6b1a0:	strne	r3, [r2, #8]
   6b1a4:	str	ip, [r3, #4]
   6b1a8:	str	r3, [ip, #12]
   6b1ac:	ldr	r4, [r6, #8]
   6b1b0:	cmp	r4, #0
   6b1b4:	beq	6b010 <__read_chk@plt+0x64b8c>
   6b1b8:	mov	r1, #0
   6b1bc:	str	r1, [r4, #16]
   6b1c0:	b	6b010 <__read_chk@plt+0x64b8c>
   6b1c4:	mov	r1, #0
   6b1c8:	str	r1, [r3, #16]
   6b1cc:	ldr	r1, [ip, #8]
   6b1d0:	str	r2, [ip, #16]
   6b1d4:	ldr	r3, [r1, #4]
   6b1d8:	cmp	r3, #0
   6b1dc:	str	r3, [ip, #8]
   6b1e0:	ldrne	r3, [r1, #4]
   6b1e4:	strne	ip, [r3, #12]
   6b1e8:	ldr	r3, [ip, #12]
   6b1ec:	cmp	r3, #0
   6b1f0:	str	r3, [r1, #12]
   6b1f4:	streq	r1, [r6, #8]
   6b1f8:	beq	6b210 <__read_chk@plt+0x64d8c>
   6b1fc:	ldr	r3, [ip, #12]
   6b200:	ldr	r2, [r3, #4]
   6b204:	cmp	ip, r2
   6b208:	streq	r1, [r3, #4]
   6b20c:	strne	r1, [r3, #8]
   6b210:	str	ip, [r1, #4]
   6b214:	str	r1, [ip, #12]
   6b218:	ldr	r3, [ip, #8]
   6b21c:	b	6b118 <__read_chk@plt+0x64c94>
   6b220:	cmp	r2, #0
   6b224:	beq	6b234 <__read_chk@plt+0x64db0>
   6b228:	ldr	r2, [r2, #16]
   6b22c:	cmp	r2, #0
   6b230:	bne	6b28c <__read_chk@plt+0x64e08>
   6b234:	mov	r2, #0
   6b238:	str	r2, [r1, #16]
   6b23c:	ldr	r2, [r3, #8]
   6b240:	str	r7, [r3, #16]
   6b244:	ldr	r1, [r2, #4]
   6b248:	cmp	r1, #0
   6b24c:	str	r1, [r3, #8]
   6b250:	ldrne	r1, [r2, #4]
   6b254:	strne	r3, [r1, #12]
   6b258:	ldr	r1, [r3, #12]
   6b25c:	cmp	r1, #0
   6b260:	str	r1, [r2, #12]
   6b264:	streq	r2, [r6, #8]
   6b268:	beq	6b280 <__read_chk@plt+0x64dfc>
   6b26c:	ldr	r1, [r3, #12]
   6b270:	ldr	r0, [r1, #4]
   6b274:	cmp	r3, r0
   6b278:	streq	r2, [r1, #4]
   6b27c:	strne	r2, [r1, #8]
   6b280:	str	r3, [r2, #4]
   6b284:	str	r2, [r3, #12]
   6b288:	ldr	r3, [ip, #4]
   6b28c:	ldr	r2, [ip, #16]
   6b290:	mov	fp, #0
   6b294:	str	r2, [r3, #16]
   6b298:	str	fp, [ip, #16]
   6b29c:	ldr	r3, [r3, #4]
   6b2a0:	cmp	r3, fp
   6b2a4:	strne	fp, [r3, #16]
   6b2a8:	ldr	r3, [ip, #4]
   6b2ac:	ldr	r2, [r3, #8]
   6b2b0:	cmp	r2, #0
   6b2b4:	str	r2, [ip, #4]
   6b2b8:	ldrne	r2, [r3, #8]
   6b2bc:	strne	ip, [r2, #12]
   6b2c0:	ldr	r2, [ip, #12]
   6b2c4:	cmp	r2, #0
   6b2c8:	str	r2, [r3, #12]
   6b2cc:	streq	r3, [r6, #8]
   6b2d0:	beq	6b2e8 <__read_chk@plt+0x64e64>
   6b2d4:	ldr	r2, [ip, #12]
   6b2d8:	ldr	r1, [r2, #4]
   6b2dc:	cmp	ip, r1
   6b2e0:	streq	r3, [r2, #4]
   6b2e4:	strne	r3, [r2, #8]
   6b2e8:	str	ip, [r3, #8]
   6b2ec:	str	r3, [ip, #12]
   6b2f0:	ldr	r4, [r6, #8]
   6b2f4:	b	6b1b0 <__read_chk@plt+0x64d2c>
   6b2f8:	ldr	r4, [r5, #8]
   6b2fc:	ldr	ip, [r5, #12]
   6b300:	cmp	r4, #0
   6b304:	ldr	r9, [r5, #16]
   6b308:	beq	6b310 <__read_chk@plt+0x64e8c>
   6b30c:	str	ip, [r4, #12]
   6b310:	cmp	ip, #0
   6b314:	streq	r4, [r6, #8]
   6b318:	beq	6b008 <__read_chk@plt+0x64b84>
   6b31c:	ldr	r3, [ip, #4]
   6b320:	cmp	r5, r3
   6b324:	streq	r4, [ip, #4]
   6b328:	strne	r4, [ip, #8]
   6b32c:	b	6b008 <__read_chk@plt+0x64b84>
   6b330:	ldr	ip, [r5, #12]
   6b334:	ldr	r9, [r5, #16]
   6b338:	b	6b30c <__read_chk@plt+0x64e88>
   6b33c:	ldr	r0, [r6]
   6b340:	bl	27e40 <__read_chk@plt+0x219bc>
   6b344:	cmp	sl, #0
   6b348:	beq	6b3e0 <__read_chk@plt+0x64f5c>
   6b34c:	mov	r6, sl
   6b350:	ldr	sl, [r6, #12]
   6b354:	cmp	sl, #0
   6b358:	bne	6aec0 <__read_chk@plt+0x64a3c>
   6b35c:	ldr	r3, [r6, #16]
   6b360:	ldr	fp, [sp, #4]
   6b364:	str	r3, [fp, #40]	; 0x28
   6b368:	b	6aec8 <__read_chk@plt+0x64a44>
   6b36c:	ldr	r1, [r3, #8]
   6b370:	cmp	r1, #0
   6b374:	beq	6b384 <__read_chk@plt+0x64f00>
   6b378:	ldr	r1, [r1, #16]
   6b37c:	cmp	r1, #0
   6b380:	bne	6b148 <__read_chk@plt+0x64cc4>
   6b384:	mov	fp, #0
   6b388:	str	fp, [r2, #16]
   6b38c:	ldr	r2, [r3, #4]
   6b390:	str	r7, [r3, #16]
   6b394:	ldr	r1, [r2, #8]
   6b398:	cmp	r1, fp
   6b39c:	str	r1, [r3, #4]
   6b3a0:	ldrne	r1, [r2, #8]
   6b3a4:	strne	r3, [r1, #12]
   6b3a8:	ldr	r1, [r3, #12]
   6b3ac:	cmp	r1, #0
   6b3b0:	str	r1, [r2, #12]
   6b3b4:	streq	r2, [r6, #8]
   6b3b8:	beq	6b3d0 <__read_chk@plt+0x64f4c>
   6b3bc:	ldr	r1, [r3, #12]
   6b3c0:	ldr	r0, [r1, #4]
   6b3c4:	cmp	r3, r0
   6b3c8:	streq	r2, [r1, #4]
   6b3cc:	strne	r2, [r1, #8]
   6b3d0:	str	r3, [r2, #8]
   6b3d4:	str	r2, [r3, #12]
   6b3d8:	ldr	r3, [ip, #8]
   6b3dc:	b	6b148 <__read_chk@plt+0x64cc4>
   6b3e0:	add	sp, sp, #12
   6b3e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b3e8:	strd	r2, [r0]
   6b3ec:	bx	lr
   6b3f0:	push	{r3, r4, r5, lr}
   6b3f4:	mov	r5, r1
   6b3f8:	mov	r4, r0
   6b3fc:	ldr	r0, [r0, #24]
   6b400:	bl	55a8 <free@plt>
   6b404:	mov	r0, r5
   6b408:	bl	5a10 <__strdup@plt>
   6b40c:	cmp	r0, #0
   6b410:	str	r0, [r4, #24]
   6b414:	mvneq	r0, #1
   6b418:	movne	r0, #0
   6b41c:	pop	{r3, r4, r5, pc}
   6b420:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6b424:	sub	sp, sp, #68	; 0x44
   6b428:	ldr	r8, [pc, #1360]	; 6b980 <__read_chk@plt+0x654fc>
   6b42c:	mov	r4, r2
   6b430:	ldr	r9, [pc, #1356]	; 6b984 <__read_chk@plt+0x65500>
   6b434:	orrs	r2, r4, r3
   6b438:	add	r8, pc, r8
   6b43c:	ldrd	r6, [sp, #104]	; 0x68
   6b440:	mov	r5, r3
   6b444:	mov	ip, r0
   6b448:	ldr	r9, [r8, r9]
   6b44c:	movne	r0, #0
   6b450:	moveq	r0, #1
   6b454:	cmp	r5, r7
   6b458:	cmpeq	r4, r6
   6b45c:	mov	r3, r8
   6b460:	orrhi	r0, r0, #1
   6b464:	ldr	r3, [r9]
   6b468:	cmp	r0, #0
   6b46c:	str	r9, [sp, #12]
   6b470:	str	r3, [sp, #60]	; 0x3c
   6b474:	bne	6b8d4 <__read_chk@plt+0x65450>
   6b478:	mov	r2, r1
   6b47c:	mov	r3, #1
   6b480:	add	r0, ip, #36	; 0x24
   6b484:	str	r3, [sp]
   6b488:	add	r1, ip, #40	; 0x28
   6b48c:	add	r3, sp, #20
   6b490:	bl	6a680 <__read_chk@plt+0x641fc>
   6b494:	cmp	r0, #0
   6b498:	beq	6b4b8 <__read_chk@plt+0x65034>
   6b49c:	ldr	r1, [sp, #12]
   6b4a0:	ldr	r2, [sp, #60]	; 0x3c
   6b4a4:	ldr	r3, [r1]
   6b4a8:	cmp	r2, r3
   6b4ac:	bne	6b964 <__read_chk@plt+0x654e0>
   6b4b0:	add	sp, sp, #68	; 0x44
   6b4b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6b4b8:	ldr	sl, [sp, #20]
   6b4bc:	str	r0, [sp, #40]	; 0x28
   6b4c0:	str	r0, [sp, #44]	; 0x2c
   6b4c4:	add	r9, sl, #4
   6b4c8:	ldr	r8, [sl, #4]
   6b4cc:	str	r0, [sp, #48]	; 0x30
   6b4d0:	cmp	r8, #0
   6b4d4:	str	r0, [sp, #52]	; 0x34
   6b4d8:	strd	r4, [sp, #24]
   6b4dc:	strd	r6, [sp, #32]
   6b4e0:	beq	6b680 <__read_chk@plt+0x651fc>
   6b4e4:	mov	ip, r0
   6b4e8:	b	6b510 <__read_chk@plt+0x6508c>
   6b4ec:	cmp	r5, r3
   6b4f0:	cmpeq	r4, r2
   6b4f4:	ldr	r1, [r8, #16]
   6b4f8:	ldr	r3, [r8, #20]
   6b4fc:	movcc	ip, r8
   6b500:	movcs	r1, r3
   6b504:	cmp	r1, #0
   6b508:	beq	6b668 <__read_chk@plt+0x651e4>
   6b50c:	mov	r8, r1
   6b510:	ldrd	r2, [r8]
   6b514:	cmp	r7, r3
   6b518:	cmpeq	r6, r2
   6b51c:	bcc	6b4ec <__read_chk@plt+0x65068>
   6b520:	ldrd	r0, [r8, #8]
   6b524:	cmp	r5, r1
   6b528:	cmpeq	r4, r0
   6b52c:	bhi	6b4ec <__read_chk@plt+0x65068>
   6b530:	cmp	r5, r3
   6b534:	cmpeq	r4, r2
   6b538:	strdcc	r4, [r8]
   6b53c:	cmp	r7, r1
   6b540:	cmpeq	r6, r0
   6b544:	strdhi	r6, [r8, #8]
   6b548:	ldr	sl, [r8, #16]
   6b54c:	cmp	sl, #0
   6b550:	bne	6b55c <__read_chk@plt+0x650d8>
   6b554:	b	6b5bc <__read_chk@plt+0x65138>
   6b558:	mov	sl, r3
   6b55c:	ldr	r3, [sl, #20]
   6b560:	cmp	r3, #0
   6b564:	bne	6b558 <__read_chk@plt+0x650d4>
   6b568:	ldrd	r4, [r8]
   6b56c:	orrs	r2, r4, r5
   6b570:	beq	6b59c <__read_chk@plt+0x65118>
   6b574:	subs	r6, r4, #1
   6b578:	ldrd	r2, [sl, #8]
   6b57c:	sbc	r7, r5, #0
   6b580:	cmp	r3, r7
   6b584:	cmpeq	r2, r6
   6b588:	bcc	6b5f8 <__read_chk@plt+0x65174>
   6b58c:	ldrd	r2, [sl]
   6b590:	cmp	r5, r3
   6b594:	cmpeq	r4, r2
   6b598:	strdhi	r2, [r8]
   6b59c:	mov	r1, sl
   6b5a0:	mov	r0, r9
   6b5a4:	bl	69b3c <__read_chk@plt+0x636b8>
   6b5a8:	mov	r0, sl
   6b5ac:	bl	55a8 <free@plt>
   6b5b0:	ldr	sl, [r8, #16]
   6b5b4:	cmp	sl, #0
   6b5b8:	bne	6b55c <__read_chk@plt+0x650d8>
   6b5bc:	ldr	sl, [r8, #24]
   6b5c0:	cmp	sl, #0
   6b5c4:	beq	6b5d4 <__read_chk@plt+0x65150>
   6b5c8:	ldr	r3, [sl, #20]
   6b5cc:	cmp	r8, r3
   6b5d0:	beq	6b568 <__read_chk@plt+0x650e4>
   6b5d4:	mov	r3, r8
   6b5d8:	b	6b5f0 <__read_chk@plt+0x6516c>
   6b5dc:	ldr	r2, [sl, #16]
   6b5e0:	cmp	r3, r2
   6b5e4:	bne	6b568 <__read_chk@plt+0x650e4>
   6b5e8:	mov	r3, sl
   6b5ec:	ldr	sl, [sl, #24]
   6b5f0:	cmp	sl, #0
   6b5f4:	bne	6b5dc <__read_chk@plt+0x65158>
   6b5f8:	mvn	sl, #0
   6b5fc:	mvn	fp, #0
   6b600:	b	6b650 <__read_chk@plt+0x651cc>
   6b604:	ldrd	r2, [r8, #8]
   6b608:	cmp	r3, fp
   6b60c:	cmpeq	r2, sl
   6b610:	beq	6b63c <__read_chk@plt+0x651b8>
   6b614:	adds	r6, r2, #1
   6b618:	ldrd	r0, [r4]
   6b61c:	adc	r7, r3, #0
   6b620:	cmp	r1, r7
   6b624:	cmpeq	r0, r6
   6b628:	bhi	6b660 <__read_chk@plt+0x651dc>
   6b62c:	ldrd	r0, [r4, #8]
   6b630:	cmp	r3, r1
   6b634:	cmpeq	r2, r0
   6b638:	strdcc	r0, [r8, #8]
   6b63c:	mov	r0, r9
   6b640:	mov	r1, r4
   6b644:	bl	69b3c <__read_chk@plt+0x636b8>
   6b648:	mov	r0, r4
   6b64c:	bl	55a8 <free@plt>
   6b650:	mov	r0, r8
   6b654:	bl	6a554 <__read_chk@plt+0x640d0>
   6b658:	subs	r4, r0, #0
   6b65c:	bne	6b604 <__read_chk@plt+0x65180>
   6b660:	mov	r0, #0
   6b664:	b	6b49c <__read_chk@plt+0x65018>
   6b668:	cmp	ip, #0
   6b66c:	beq	6b680 <__read_chk@plt+0x651fc>
   6b670:	ldrd	r0, [ip, #8]
   6b674:	cmp	r5, r1
   6b678:	cmpeq	r4, r0
   6b67c:	bls	6b968 <__read_chk@plt+0x654e4>
   6b680:	mov	r0, #32
   6b684:	bl	6070 <malloc@plt>
   6b688:	subs	r8, r0, #0
   6b68c:	beq	6b95c <__read_chk@plt+0x654d8>
   6b690:	add	lr, sp, #24
   6b694:	mov	ip, r8
   6b698:	ldm	lr!, {r0, r1, r2, r3}
   6b69c:	stmia	ip!, {r0, r1, r2, r3}
   6b6a0:	ldm	lr, {r0, r1, r2, r3}
   6b6a4:	stm	ip, {r0, r1, r2, r3}
   6b6a8:	ldr	ip, [sl, #4]
   6b6ac:	cmp	ip, #0
   6b6b0:	bne	6b6e0 <__read_chk@plt+0x6525c>
   6b6b4:	b	6b938 <__read_chk@plt+0x654b4>
   6b6b8:	ldr	r2, [ip, #16]
   6b6bc:	cmp	r5, r1
   6b6c0:	cmpeq	r4, r0
   6b6c4:	ldr	r3, [ip, #20]
   6b6c8:	movcs	r1, #1
   6b6cc:	mvncc	r1, #0
   6b6d0:	movcc	r3, r2
   6b6d4:	cmp	r3, #0
   6b6d8:	beq	6b710 <__read_chk@plt+0x6528c>
   6b6dc:	mov	ip, r3
   6b6e0:	ldrd	r0, [ip]
   6b6e4:	cmp	r7, r1
   6b6e8:	cmpeq	r6, r0
   6b6ec:	bcc	6b6b8 <__read_chk@plt+0x65234>
   6b6f0:	ldrd	r2, [ip, #8]
   6b6f4:	cmp	r5, r3
   6b6f8:	cmpeq	r4, r2
   6b6fc:	bhi	6b6b8 <__read_chk@plt+0x65234>
   6b700:	mov	r0, r8
   6b704:	bl	55a8 <free@plt>
   6b708:	mvn	r0, #0
   6b70c:	b	6b49c <__read_chk@plt+0x65018>
   6b710:	cmn	r1, #1
   6b714:	str	ip, [r8, #24]
   6b718:	str	r3, [r8, #20]
   6b71c:	mov	r2, #1
   6b720:	str	r3, [r8, #16]
   6b724:	str	r2, [r8, #28]
   6b728:	strne	r8, [ip, #20]
   6b72c:	streq	r8, [ip, #16]
   6b730:	mov	r0, r8
   6b734:	mov	ip, #0
   6b738:	mov	lr, #1
   6b73c:	ldr	r2, [r0, #24]
   6b740:	cmp	r2, #0
   6b744:	beq	6b7e0 <__read_chk@plt+0x6535c>
   6b748:	ldr	r3, [r2, #28]
   6b74c:	cmp	r3, #1
   6b750:	bne	6b7e0 <__read_chk@plt+0x6535c>
   6b754:	ldr	r3, [r2, #24]
   6b758:	ldr	r1, [r3, #16]
   6b75c:	cmp	r2, r1
   6b760:	beq	6b804 <__read_chk@plt+0x65380>
   6b764:	cmp	r1, #0
   6b768:	beq	6b778 <__read_chk@plt+0x652f4>
   6b76c:	ldr	r4, [r1, #28]
   6b770:	cmp	r4, #1
   6b774:	beq	6b7f0 <__read_chk@plt+0x6536c>
   6b778:	ldr	r1, [r2, #16]
   6b77c:	cmp	r0, r1
   6b780:	beq	6b87c <__read_chk@plt+0x653f8>
   6b784:	str	ip, [r2, #28]
   6b788:	ldr	r2, [r3, #20]
   6b78c:	str	lr, [r3, #28]
   6b790:	ldr	r1, [r2, #16]
   6b794:	cmp	r1, #0
   6b798:	str	r1, [r3, #20]
   6b79c:	ldrne	r1, [r2, #16]
   6b7a0:	strne	r3, [r1, #24]
   6b7a4:	ldr	r1, [r3, #24]
   6b7a8:	cmp	r1, #0
   6b7ac:	str	r1, [r2, #24]
   6b7b0:	streq	r2, [sl, #4]
   6b7b4:	beq	6b7cc <__read_chk@plt+0x65348>
   6b7b8:	ldr	r1, [r3, #24]
   6b7bc:	ldr	r4, [r1, #16]
   6b7c0:	cmp	r3, r4
   6b7c4:	streq	r2, [r1, #16]
   6b7c8:	strne	r2, [r1, #20]
   6b7cc:	str	r3, [r2, #16]
   6b7d0:	str	r2, [r3, #24]
   6b7d4:	ldr	r2, [r0, #24]
   6b7d8:	cmp	r2, #0
   6b7dc:	bne	6b748 <__read_chk@plt+0x652c4>
   6b7e0:	ldr	r3, [sl, #4]
   6b7e4:	mov	r2, #0
   6b7e8:	str	r2, [r3, #28]
   6b7ec:	b	6b548 <__read_chk@plt+0x650c4>
   6b7f0:	str	ip, [r1, #28]
   6b7f4:	mov	r0, r3
   6b7f8:	str	ip, [r2, #28]
   6b7fc:	str	r4, [r3, #28]
   6b800:	b	6b73c <__read_chk@plt+0x652b8>
   6b804:	ldr	r1, [r3, #20]
   6b808:	cmp	r1, #0
   6b80c:	beq	6b81c <__read_chk@plt+0x65398>
   6b810:	ldr	r4, [r1, #28]
   6b814:	cmp	r4, #1
   6b818:	beq	6b7f0 <__read_chk@plt+0x6536c>
   6b81c:	ldr	r1, [r2, #20]
   6b820:	cmp	r1, r0
   6b824:	beq	6b8dc <__read_chk@plt+0x65458>
   6b828:	str	ip, [r2, #28]
   6b82c:	ldr	r2, [r3, #16]
   6b830:	str	lr, [r3, #28]
   6b834:	ldr	r1, [r2, #20]
   6b838:	cmp	r1, #0
   6b83c:	str	r1, [r3, #16]
   6b840:	ldrne	r1, [r2, #20]
   6b844:	strne	r3, [r1, #24]
   6b848:	ldr	r1, [r3, #24]
   6b84c:	cmp	r1, #0
   6b850:	str	r1, [r2, #24]
   6b854:	streq	r2, [sl, #4]
   6b858:	beq	6b870 <__read_chk@plt+0x653ec>
   6b85c:	ldr	r1, [r3, #24]
   6b860:	ldr	r4, [r1, #16]
   6b864:	cmp	r3, r4
   6b868:	streq	r2, [r1, #16]
   6b86c:	strne	r2, [r1, #20]
   6b870:	str	r3, [r2, #20]
   6b874:	str	r2, [r3, #24]
   6b878:	b	6b73c <__read_chk@plt+0x652b8>
   6b87c:	ldr	r1, [r0, #20]
   6b880:	cmp	r1, #0
   6b884:	str	r1, [r2, #16]
   6b888:	beq	6b930 <__read_chk@plt+0x654ac>
   6b88c:	ldr	r1, [r0, #20]
   6b890:	str	r2, [r1, #24]
   6b894:	ldr	r1, [r2, #24]
   6b898:	cmp	r1, #0
   6b89c:	str	r1, [r0, #24]
   6b8a0:	streq	r0, [sl, #4]
   6b8a4:	beq	6b8bc <__read_chk@plt+0x65438>
   6b8a8:	ldr	r1, [r2, #24]
   6b8ac:	ldr	r4, [r1, #16]
   6b8b0:	cmp	r2, r4
   6b8b4:	streq	r0, [r1, #16]
   6b8b8:	strne	r0, [r1, #20]
   6b8bc:	mov	r1, r0
   6b8c0:	str	r2, [r0, #20]
   6b8c4:	str	r0, [r2, #24]
   6b8c8:	mov	r0, r2
   6b8cc:	mov	r2, r1
   6b8d0:	b	6b784 <__read_chk@plt+0x65300>
   6b8d4:	mvn	r0, #9
   6b8d8:	b	6b49c <__read_chk@plt+0x65018>
   6b8dc:	ldr	r4, [r0, #16]
   6b8e0:	cmp	r4, #0
   6b8e4:	str	r4, [r2, #20]
   6b8e8:	beq	6b954 <__read_chk@plt+0x654d0>
   6b8ec:	ldr	r4, [r0, #16]
   6b8f0:	str	r2, [r4, #24]
   6b8f4:	ldr	r4, [r2, #24]
   6b8f8:	cmp	r4, #0
   6b8fc:	str	r4, [r0, #24]
   6b900:	streq	r0, [sl, #4]
   6b904:	beq	6b91c <__read_chk@plt+0x65498>
   6b908:	ldr	r0, [r2, #24]
   6b90c:	ldr	r4, [r0, #16]
   6b910:	cmp	r2, r4
   6b914:	streq	r1, [r0, #16]
   6b918:	strne	r1, [r0, #20]
   6b91c:	str	r2, [r1, #16]
   6b920:	mov	r0, r2
   6b924:	str	r1, [r2, #24]
   6b928:	mov	r2, r1
   6b92c:	b	6b828 <__read_chk@plt+0x653a4>
   6b930:	str	r3, [r0, #24]
   6b934:	b	6b8a8 <__read_chk@plt+0x65424>
   6b938:	str	ip, [r8, #24]
   6b93c:	mov	r3, #1
   6b940:	str	ip, [r8, #20]
   6b944:	str	ip, [r8, #16]
   6b948:	str	r3, [r8, #28]
   6b94c:	str	r8, [sl, #4]
   6b950:	b	6b730 <__read_chk@plt+0x652ac>
   6b954:	str	r3, [r0, #24]
   6b958:	b	6b908 <__read_chk@plt+0x65484>
   6b95c:	mvn	r0, #1
   6b960:	b	6b49c <__read_chk@plt+0x65018>
   6b964:	bl	5d64 <__stack_chk_fail@plt>
   6b968:	ldrd	r2, [ip]
   6b96c:	mov	r8, ip
   6b970:	cmp	r7, r3
   6b974:	cmpeq	r6, r2
   6b978:	bcc	6b680 <__read_chk@plt+0x651fc>
   6b97c:	b	6b530 <__read_chk@plt+0x650ac>
   6b980:	andeq	r5, r5, r4, asr #9
   6b984:	andeq	r0, r0, r8, asr #11
   6b988:	push	{lr}		; (str lr, [sp, #-4]!)
   6b98c:	sub	sp, sp, #12
   6b990:	strd	r2, [sp]
   6b994:	bl	6b420 <__read_chk@plt+0x64f9c>
   6b998:	add	sp, sp, #12
   6b99c:	pop	{pc}		; (ldr pc, [sp], #4)
   6b9a0:	ldr	ip, [pc, #820]	; 6bcdc <__read_chk@plt+0x65858>
   6b9a4:	mov	r3, r0
   6b9a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6b9ac:	add	ip, pc, ip
   6b9b0:	ldr	lr, [pc, #808]	; 6bce0 <__read_chk@plt+0x6585c>
   6b9b4:	sub	sp, sp, #16
   6b9b8:	mov	sl, #1
   6b9bc:	mov	r4, r2
   6b9c0:	add	r0, r0, #36	; 0x24
   6b9c4:	mov	r2, r1
   6b9c8:	ldr	r6, [ip, lr]
   6b9cc:	add	r1, r3, #40	; 0x28
   6b9d0:	str	sl, [sp]
   6b9d4:	add	r3, sp, #8
   6b9d8:	ldr	ip, [r6]
   6b9dc:	str	ip, [sp, #12]
   6b9e0:	bl	6a680 <__read_chk@plt+0x641fc>
   6b9e4:	cmp	r0, #0
   6b9e8:	beq	6ba04 <__read_chk@plt+0x65580>
   6b9ec:	ldr	r2, [sp, #12]
   6b9f0:	ldr	r3, [r6]
   6b9f4:	cmp	r2, r3
   6b9f8:	bne	6bcd8 <__read_chk@plt+0x65854>
   6b9fc:	add	sp, sp, #16
   6ba00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6ba04:	mov	r0, sl
   6ba08:	mov	r1, #20
   6ba0c:	bl	5f80 <calloc@plt>
   6ba10:	subs	r5, r0, #0
   6ba14:	beq	6bcc0 <__read_chk@plt+0x6583c>
   6ba18:	mov	r0, r4
   6ba1c:	bl	5a10 <__strdup@plt>
   6ba20:	cmp	r0, #0
   6ba24:	mov	r8, r0
   6ba28:	str	r0, [r5]
   6ba2c:	beq	6bcc0 <__read_chk@plt+0x6583c>
   6ba30:	ldr	r7, [sp, #8]
   6ba34:	ldr	r4, [r7, #8]
   6ba38:	cmp	r4, #0
   6ba3c:	bne	6ba48 <__read_chk@plt+0x655c4>
   6ba40:	b	6bca8 <__read_chk@plt+0x65824>
   6ba44:	mov	r4, r3
   6ba48:	mov	r0, r8
   6ba4c:	ldr	r1, [r4]
   6ba50:	bl	61d8 <strcmp@plt>
   6ba54:	subs	r9, r0, #0
   6ba58:	ldrlt	r3, [r4, #4]
   6ba5c:	blt	6ba68 <__read_chk@plt+0x655e4>
   6ba60:	beq	6bc34 <__read_chk@plt+0x657b0>
   6ba64:	ldr	r3, [r4, #8]
   6ba68:	cmp	r3, #0
   6ba6c:	bne	6ba44 <__read_chk@plt+0x655c0>
   6ba70:	cmp	r9, #0
   6ba74:	str	r4, [r5, #12]
   6ba78:	str	r3, [r5, #8]
   6ba7c:	mov	r2, #1
   6ba80:	str	r3, [r5, #4]
   6ba84:	str	r2, [r5, #16]
   6ba88:	strge	r5, [r4, #8]
   6ba8c:	strlt	r5, [r4, #4]
   6ba90:	mov	r0, #0
   6ba94:	mov	ip, #1
   6ba98:	ldr	r2, [r5, #12]
   6ba9c:	cmp	r2, #0
   6baa0:	beq	6bb3c <__read_chk@plt+0x656b8>
   6baa4:	ldr	r3, [r2, #16]
   6baa8:	cmp	r3, #1
   6baac:	bne	6bb3c <__read_chk@plt+0x656b8>
   6bab0:	ldr	r3, [r2, #12]
   6bab4:	ldr	r1, [r3, #4]
   6bab8:	cmp	r2, r1
   6babc:	beq	6bb64 <__read_chk@plt+0x656e0>
   6bac0:	cmp	r1, #0
   6bac4:	beq	6bad4 <__read_chk@plt+0x65650>
   6bac8:	ldr	r4, [r1, #16]
   6bacc:	cmp	r4, #1
   6bad0:	beq	6bb50 <__read_chk@plt+0x656cc>
   6bad4:	ldr	r1, [r2, #4]
   6bad8:	cmp	r5, r1
   6badc:	beq	6bbdc <__read_chk@plt+0x65758>
   6bae0:	str	r0, [r2, #16]
   6bae4:	ldr	r2, [r3, #8]
   6bae8:	str	ip, [r3, #16]
   6baec:	ldr	r1, [r2, #4]
   6baf0:	cmp	r1, #0
   6baf4:	str	r1, [r3, #8]
   6baf8:	ldrne	r1, [r2, #4]
   6bafc:	strne	r3, [r1, #12]
   6bb00:	ldr	r1, [r3, #12]
   6bb04:	cmp	r1, #0
   6bb08:	str	r1, [r2, #12]
   6bb0c:	streq	r2, [r7, #8]
   6bb10:	beq	6bb28 <__read_chk@plt+0x656a4>
   6bb14:	ldr	r1, [r3, #12]
   6bb18:	ldr	r4, [r1, #4]
   6bb1c:	cmp	r3, r4
   6bb20:	streq	r2, [r1, #4]
   6bb24:	strne	r2, [r1, #8]
   6bb28:	str	r3, [r2, #4]
   6bb2c:	str	r2, [r3, #12]
   6bb30:	ldr	r2, [r5, #12]
   6bb34:	cmp	r2, #0
   6bb38:	bne	6baa4 <__read_chk@plt+0x65620>
   6bb3c:	ldr	r2, [r7, #8]
   6bb40:	mov	r3, #0
   6bb44:	mov	r0, r3
   6bb48:	str	r3, [r2, #16]
   6bb4c:	b	6b9ec <__read_chk@plt+0x65568>
   6bb50:	str	r0, [r1, #16]
   6bb54:	mov	r5, r3
   6bb58:	str	r0, [r2, #16]
   6bb5c:	str	r4, [r3, #16]
   6bb60:	b	6ba98 <__read_chk@plt+0x65614>
   6bb64:	ldr	r1, [r3, #8]
   6bb68:	cmp	r1, #0
   6bb6c:	beq	6bb7c <__read_chk@plt+0x656f8>
   6bb70:	ldr	r4, [r1, #16]
   6bb74:	cmp	r4, #1
   6bb78:	beq	6bb50 <__read_chk@plt+0x656cc>
   6bb7c:	ldr	r1, [r2, #8]
   6bb80:	cmp	r1, r5
   6bb84:	beq	6bc54 <__read_chk@plt+0x657d0>
   6bb88:	str	r0, [r2, #16]
   6bb8c:	ldr	r2, [r3, #4]
   6bb90:	str	ip, [r3, #16]
   6bb94:	ldr	r1, [r2, #8]
   6bb98:	cmp	r1, #0
   6bb9c:	str	r1, [r3, #4]
   6bba0:	ldrne	r1, [r2, #8]
   6bba4:	strne	r3, [r1, #12]
   6bba8:	ldr	r1, [r3, #12]
   6bbac:	cmp	r1, #0
   6bbb0:	str	r1, [r2, #12]
   6bbb4:	streq	r2, [r7, #8]
   6bbb8:	beq	6bbd0 <__read_chk@plt+0x6574c>
   6bbbc:	ldr	r1, [r3, #12]
   6bbc0:	ldr	r4, [r1, #4]
   6bbc4:	cmp	r3, r4
   6bbc8:	streq	r2, [r1, #4]
   6bbcc:	strne	r2, [r1, #8]
   6bbd0:	str	r3, [r2, #8]
   6bbd4:	str	r2, [r3, #12]
   6bbd8:	b	6ba98 <__read_chk@plt+0x65614>
   6bbdc:	ldr	r1, [r5, #8]
   6bbe0:	cmp	r1, #0
   6bbe4:	str	r1, [r2, #4]
   6bbe8:	beq	6bc4c <__read_chk@plt+0x657c8>
   6bbec:	ldr	r1, [r5, #8]
   6bbf0:	str	r2, [r1, #12]
   6bbf4:	ldr	r1, [r2, #12]
   6bbf8:	cmp	r1, #0
   6bbfc:	str	r1, [r5, #12]
   6bc00:	streq	r5, [r7, #8]
   6bc04:	beq	6bc1c <__read_chk@plt+0x65798>
   6bc08:	ldr	r1, [r2, #12]
   6bc0c:	ldr	r4, [r1, #4]
   6bc10:	cmp	r2, r4
   6bc14:	streq	r5, [r1, #4]
   6bc18:	strne	r5, [r1, #8]
   6bc1c:	mov	r1, r5
   6bc20:	str	r2, [r5, #8]
   6bc24:	str	r5, [r2, #12]
   6bc28:	mov	r5, r2
   6bc2c:	mov	r2, r1
   6bc30:	b	6bae0 <__read_chk@plt+0x6565c>
   6bc34:	mov	r0, r8
   6bc38:	bl	55a8 <free@plt>
   6bc3c:	mov	r0, r5
   6bc40:	bl	55a8 <free@plt>
   6bc44:	mov	r0, r9
   6bc48:	b	6b9ec <__read_chk@plt+0x65568>
   6bc4c:	str	r3, [r5, #12]
   6bc50:	b	6bc08 <__read_chk@plt+0x65784>
   6bc54:	ldr	r4, [r5, #4]
   6bc58:	cmp	r4, #0
   6bc5c:	str	r4, [r2, #8]
   6bc60:	beq	6bcd0 <__read_chk@plt+0x6584c>
   6bc64:	ldr	r4, [r5, #4]
   6bc68:	str	r2, [r4, #12]
   6bc6c:	ldr	r4, [r2, #12]
   6bc70:	cmp	r4, #0
   6bc74:	str	r4, [r5, #12]
   6bc78:	streq	r5, [r7, #8]
   6bc7c:	beq	6bc94 <__read_chk@plt+0x65810>
   6bc80:	ldr	r4, [r2, #12]
   6bc84:	ldr	r5, [r4, #4]
   6bc88:	cmp	r2, r5
   6bc8c:	streq	r1, [r4, #4]
   6bc90:	strne	r1, [r4, #8]
   6bc94:	str	r2, [r1, #4]
   6bc98:	mov	r5, r2
   6bc9c:	str	r1, [r2, #12]
   6bca0:	mov	r2, r1
   6bca4:	b	6bb88 <__read_chk@plt+0x65704>
   6bca8:	str	r4, [r5, #12]
   6bcac:	str	r4, [r5, #8]
   6bcb0:	str	r4, [r5, #4]
   6bcb4:	str	sl, [r5, #16]
   6bcb8:	str	r5, [r7, #8]
   6bcbc:	b	6ba90 <__read_chk@plt+0x6560c>
   6bcc0:	mov	r0, r5
   6bcc4:	bl	55a8 <free@plt>
   6bcc8:	mvn	r0, #1
   6bccc:	b	6b9ec <__read_chk@plt+0x65568>
   6bcd0:	str	r3, [r5, #12]
   6bcd4:	b	6bc80 <__read_chk@plt+0x657fc>
   6bcd8:	bl	5d64 <__stack_chk_fail@plt>
   6bcdc:	andeq	r4, r5, r0, asr pc
   6bce0:	andeq	r0, r0, r8, asr #11
   6bce4:	ldr	r3, [pc, #128]	; 6bd6c <__read_chk@plt+0x658e8>
   6bce8:	ldr	r2, [pc, #128]	; 6bd70 <__read_chk@plt+0x658ec>
   6bcec:	add	r3, pc, r3
   6bcf0:	push	{r4, r5, r6, lr}
   6bcf4:	sub	sp, sp, #16
   6bcf8:	ldr	r4, [r3, r2]
   6bcfc:	mov	r6, r0
   6bd00:	mov	r0, r1
   6bd04:	mov	r5, r1
   6bd08:	ldr	r3, [r4]
   6bd0c:	str	r3, [sp, #12]
   6bd10:	bl	2751c <__read_chk@plt+0x21098>
   6bd14:	ldr	r1, [pc, #88]	; 6bd74 <__read_chk@plt+0x658f0>
   6bd18:	add	r1, pc, r1
   6bd1c:	mov	r2, r0
   6bd20:	ldr	r0, [pc, #80]	; 6bd78 <__read_chk@plt+0x658f4>
   6bd24:	add	r0, pc, r0
   6bd28:	bl	402b0 <__read_chk@plt+0x39e2c>
   6bd2c:	mov	r0, r5
   6bd30:	add	r1, sp, #4
   6bd34:	add	r2, sp, #8
   6bd38:	bl	6a42c <__read_chk@plt+0x63fa8>
   6bd3c:	cmp	r0, #0
   6bd40:	bne	6bd50 <__read_chk@plt+0x658cc>
   6bd44:	add	r0, r6, #28
   6bd48:	ldmib	sp, {r1, r2}
   6bd4c:	bl	6a8d4 <__read_chk@plt+0x64450>
   6bd50:	ldr	r2, [sp, #12]
   6bd54:	ldr	r3, [r4]
   6bd58:	cmp	r2, r3
   6bd5c:	bne	6bd68 <__read_chk@plt+0x658e4>
   6bd60:	add	sp, sp, #16
   6bd64:	pop	{r4, r5, r6, pc}
   6bd68:	bl	5d64 <__stack_chk_fail@plt>
   6bd6c:	andeq	r4, r5, r0, lsl ip
   6bd70:	andeq	r0, r0, r8, asr #11
   6bd74:	andeq	r3, r2, ip, asr #32
   6bd78:	strdeq	r3, [r2], -r0
   6bd7c:	ldr	r3, [pc, #136]	; 6be0c <__read_chk@plt+0x65988>
   6bd80:	ldr	r2, [pc, #136]	; 6be10 <__read_chk@plt+0x6598c>
   6bd84:	add	r3, pc, r3
   6bd88:	push	{r4, r5, r6, lr}
   6bd8c:	sub	sp, sp, #16
   6bd90:	ldr	r4, [r3, r2]
   6bd94:	mov	r6, r0
   6bd98:	mov	r0, r1
   6bd9c:	mov	r5, r1
   6bda0:	ldr	r3, [r4]
   6bda4:	str	r3, [sp, #12]
   6bda8:	bl	2751c <__read_chk@plt+0x21098>
   6bdac:	ldr	r1, [pc, #96]	; 6be14 <__read_chk@plt+0x65990>
   6bdb0:	add	r1, pc, r1
   6bdb4:	add	r1, r1, #28
   6bdb8:	mov	r2, r0
   6bdbc:	ldr	r0, [pc, #84]	; 6be18 <__read_chk@plt+0x65994>
   6bdc0:	add	r0, pc, r0
   6bdc4:	bl	402b0 <__read_chk@plt+0x39e2c>
   6bdc8:	mov	r0, r5
   6bdcc:	mov	r1, #2
   6bdd0:	add	r2, sp, #4
   6bdd4:	add	r3, sp, #8
   6bdd8:	bl	2869c <__read_chk@plt+0x22218>
   6bddc:	cmp	r0, #0
   6bde0:	bne	6bdf0 <__read_chk@plt+0x6596c>
   6bde4:	add	r0, r6, #32
   6bde8:	ldmib	sp, {r1, r2}
   6bdec:	bl	6a8d4 <__read_chk@plt+0x64450>
   6bdf0:	ldr	r2, [sp, #12]
   6bdf4:	ldr	r3, [r4]
   6bdf8:	cmp	r2, r3
   6bdfc:	bne	6be08 <__read_chk@plt+0x65984>
   6be00:	add	sp, sp, #16
   6be04:	pop	{r4, r5, r6, pc}
   6be08:	bl	5d64 <__stack_chk_fail@plt>
   6be0c:	andeq	r4, r5, r8, ror fp
   6be10:	andeq	r0, r0, r8, asr #11
   6be14:			; <UNDEFINED> instruction: 0x00022fb4
   6be18:	andeq	r3, r2, r8, rrx
   6be1c:	push	{r4, r5, lr}
   6be20:	mov	r5, r0
   6be24:	sub	sp, sp, #12
   6be28:	mov	r0, r1
   6be2c:	mov	r4, r1
   6be30:	bl	27ae8 <__read_chk@plt+0x21664>
   6be34:	cmp	r0, #0
   6be38:	beq	6be7c <__read_chk@plt+0x659f8>
   6be3c:	ldr	ip, [r4, #32]
   6be40:	ldrd	r2, [ip, #8]
   6be44:	orrs	r1, r2, r3
   6be48:	beq	6be64 <__read_chk@plt+0x659e0>
   6be4c:	ldr	r1, [ip, #56]	; 0x38
   6be50:	mov	r0, r5
   6be54:	strd	r2, [sp]
   6be58:	bl	6b420 <__read_chk@plt+0x64f9c>
   6be5c:	add	sp, sp, #12
   6be60:	pop	{r4, r5, pc}
   6be64:	mov	r0, r5
   6be68:	ldr	r1, [ip, #56]	; 0x38
   6be6c:	ldr	r2, [ip, #16]
   6be70:	add	sp, sp, #12
   6be74:	pop	{r4, r5, lr}
   6be78:	b	6b9a0 <__read_chk@plt+0x6551c>
   6be7c:	mov	r0, r5
   6be80:	mov	r1, r4
   6be84:	add	sp, sp, #12
   6be88:	pop	{r4, r5, lr}
   6be8c:	b	6bd7c <__read_chk@plt+0x658f8>
   6be90:	ldr	ip, [pc, #2868]	; 6c9cc <__read_chk@plt+0x66548>
   6be94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6be98:	add	ip, pc, ip
   6be9c:	ldr	lr, [pc, #2860]	; 6c9d0 <__read_chk@plt+0x6654c>
   6bea0:	mov	r7, r3
   6bea4:	ldrd	r8, [r0, #8]
   6bea8:	sub	sp, sp, #164	; 0xa4
   6beac:	mov	fp, r1
   6beb0:	mov	r6, r0
   6beb4:	ldr	r5, [ip, lr]
   6beb8:	orrs	r1, r8, r9
   6bebc:	mov	r0, #0
   6bec0:	mov	r4, r2
   6bec4:	str	r0, [sp, #148]	; 0x94
   6bec8:	ldr	r3, [r5]
   6becc:	str	r3, [sp, #156]	; 0x9c
   6bed0:	beq	6bf2c <__read_chk@plt+0x65aa8>
   6bed4:	bl	25d50 <__read_chk@plt+0x1f8cc>
   6bed8:	subs	r9, r0, #0
   6bedc:	beq	6c3a4 <__read_chk@plt+0x65f20>
   6bee0:	ldr	r1, [pc, #2796]	; 6c9d4 <__read_chk@plt+0x66550>
   6bee4:	mov	r0, fp
   6bee8:	mov	r2, #8
   6beec:	add	r1, pc, r1
   6bef0:	add	r1, r1, #52	; 0x34
   6bef4:	bl	2e828 <__read_chk@plt+0x283a4>
   6bef8:	subs	sl, r0, #0
   6befc:	beq	6bf3c <__read_chk@plt+0x65ab8>
   6bf00:	ldr	r0, [sp, #148]	; 0x94
   6bf04:	bl	55a8 <free@plt>
   6bf08:	mov	r0, r9
   6bf0c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6bf10:	mov	r0, sl
   6bf14:	ldr	r2, [sp, #156]	; 0x9c
   6bf18:	ldr	r3, [r5]
   6bf1c:	cmp	r2, r3
   6bf20:	bne	6c4ac <__read_chk@plt+0x66028>
   6bf24:	add	sp, sp, #164	; 0xa4
   6bf28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6bf2c:	bl	61f0 <time@plt>
   6bf30:	asr	r1, r0, #31
   6bf34:	strd	r0, [r6, #8]
   6bf38:	b	6bed4 <__read_chk@plt+0x65a50>
   6bf3c:	mov	r0, fp
   6bf40:	mov	r1, #1
   6bf44:	bl	2eadc <__read_chk@plt+0x28658>
   6bf48:	subs	sl, r0, #0
   6bf4c:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6bf50:	mov	r0, fp
   6bf54:	ldrd	r2, [r6]
   6bf58:	bl	2ea28 <__read_chk@plt+0x285a4>
   6bf5c:	subs	sl, r0, #0
   6bf60:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6bf64:	mov	r0, fp
   6bf68:	ldrd	r2, [r6, #8]
   6bf6c:	bl	2ea28 <__read_chk@plt+0x285a4>
   6bf70:	subs	sl, r0, #0
   6bf74:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6bf78:	mov	r0, fp
   6bf7c:	ldrd	r2, [r6, #16]
   6bf80:	bl	2ea28 <__read_chk@plt+0x285a4>
   6bf84:	subs	sl, r0, #0
   6bf88:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6bf8c:	mov	r1, sl
   6bf90:	mov	r2, sl
   6bf94:	mov	r0, fp
   6bf98:	bl	2ec40 <__read_chk@plt+0x287bc>
   6bf9c:	subs	sl, r0, #0
   6bfa0:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6bfa4:	mov	r0, fp
   6bfa8:	ldr	r1, [r6, #24]
   6bfac:	bl	2ed04 <__read_chk@plt+0x28880>
   6bfb0:	cmp	r0, #0
   6bfb4:	bne	6c654 <__read_chk@plt+0x661d0>
   6bfb8:	ldr	r8, [r6, #36]	; 0x24
   6bfbc:	cmp	r8, #0
   6bfc0:	str	r8, [sp, #60]	; 0x3c
   6bfc4:	beq	6c6d8 <__read_chk@plt+0x66254>
   6bfc8:	str	r9, [sp, #44]	; 0x2c
   6bfcc:	str	r6, [sp, #132]	; 0x84
   6bfd0:	str	fp, [sp, #128]	; 0x80
   6bfd4:	str	r4, [sp, #136]	; 0x88
   6bfd8:	str	r7, [sp, #140]	; 0x8c
   6bfdc:	str	r5, [sp, #56]	; 0x38
   6bfe0:	ldr	r0, [sp, #44]	; 0x2c
   6bfe4:	bl	2634c <__read_chk@plt+0x1fec8>
   6bfe8:	bl	25d50 <__read_chk@plt+0x1f8cc>
   6bfec:	subs	r5, r0, #0
   6bff0:	beq	6c874 <__read_chk@plt+0x663f0>
   6bff4:	ldr	r9, [sp, #60]	; 0x3c
   6bff8:	ldr	r8, [r9]
   6bffc:	cmp	r8, #0
   6c000:	beq	6c5a8 <__read_chk@plt+0x66124>
   6c004:	mov	r0, r8
   6c008:	ldr	r1, [sp, #44]	; 0x2c
   6c00c:	bl	28628 <__read_chk@plt+0x221a4>
   6c010:	subs	sl, r0, #0
   6c014:	bne	6c3ac <__read_chk@plt+0x65f28>
   6c018:	mov	r1, #0
   6c01c:	ldr	r0, [sp, #44]	; 0x2c
   6c020:	mov	r2, r1
   6c024:	bl	2ec40 <__read_chk@plt+0x287bc>
   6c028:	subs	sl, r0, #0
   6c02c:	bne	6c3ac <__read_chk@plt+0x65f28>
   6c030:	ldr	ip, [sp, #60]	; 0x3c
   6c034:	ldr	r4, [ip, #4]
   6c038:	cmp	r4, #0
   6c03c:	bne	6c048 <__read_chk@plt+0x65bc4>
   6c040:	b	6c780 <__read_chk@plt+0x662fc>
   6c044:	mov	r4, r3
   6c048:	ldr	r3, [r4, #16]
   6c04c:	cmp	r3, #0
   6c050:	bne	6c044 <__read_chk@plt+0x65bc0>
   6c054:	mov	fp, r3
   6c058:	mov	sl, r3
   6c05c:	mov	r6, #0
   6c060:	mov	r7, #0
   6c064:	strd	r6, [sp, #112]	; 0x70
   6c068:	strd	r6, [sp, #64]	; 0x40
   6c06c:	mov	r0, r4
   6c070:	bl	6a554 <__read_chk@plt+0x640d0>
   6c074:	subs	ip, r0, #0
   6c078:	beq	6c5d0 <__read_chk@plt+0x6614c>
   6c07c:	ldrd	r2, [r4, #8]
   6c080:	ldrd	r0, [ip]
   6c084:	subs	r0, r0, r2
   6c088:	sbc	r1, r1, r3
   6c08c:	mov	r8, r2
   6c090:	mov	r9, r3
   6c094:	ldrd	r2, [r4]
   6c098:	subs	r8, r8, r2
   6c09c:	sbc	r9, r9, r3
   6c0a0:	adds	r6, r8, #1
   6c0a4:	strd	r2, [sp, #48]	; 0x30
   6c0a8:	adc	r7, r9, #0
   6c0ac:	cmp	fp, #0
   6c0b0:	strd	r6, [sp, #24]
   6c0b4:	beq	6c450 <__read_chk@plt+0x65fcc>
   6c0b8:	cmp	r7, #0
   6c0bc:	cmpeq	r6, #-2147483648	; 0x80000000
   6c0c0:	ldrd	r8, [sp, #48]	; 0x30
   6c0c4:	mov	r2, r6
   6c0c8:	mov	r3, r7
   6c0cc:	ldrd	r6, [sp, #64]	; 0x40
   6c0d0:	movhi	r2, #-2147483648	; 0x80000000
   6c0d4:	movhi	r3, #0
   6c0d8:	subs	r8, r8, r6
   6c0dc:	sbc	r9, r9, r7
   6c0e0:	strd	r8, [sp, #48]	; 0x30
   6c0e4:	cmp	r9, #0
   6c0e8:	cmpeq	r8, #-2147483648	; 0x80000000
   6c0ec:	movhi	r8, #-2147483648	; 0x80000000
   6c0f0:	movhi	r9, #0
   6c0f4:	strdhi	r8, [sp, #48]	; 0x30
   6c0f8:	mov	r8, r0
   6c0fc:	mov	r9, r1
   6c100:	cmp	r9, #0
   6c104:	cmpeq	r8, #-2147483648	; 0x80000000
   6c108:	movhi	r8, #-2147483648	; 0x80000000
   6c10c:	movhi	r9, #0
   6c110:	cmp	fp, #33	; 0x21
   6c114:	beq	6c490 <__read_chk@plt+0x6600c>
   6c118:	cmp	fp, #34	; 0x22
   6c11c:	beq	6c4b0 <__read_chk@plt+0x6602c>
   6c120:	cmp	fp, #32
   6c124:	beq	6c58c <__read_chk@plt+0x66108>
   6c128:	mov	r6, #0
   6c12c:	mov	r7, #0
   6c130:	strd	r6, [sp, #104]	; 0x68
   6c134:	strd	r6, [sp, #64]	; 0x40
   6c138:	cmp	ip, #0
   6c13c:	lsl	r1, r3, #6
   6c140:	orr	ip, r1, r2, lsr #26
   6c144:	lsl	lr, r2, #6
   6c148:	str	ip, [sp, #92]	; 0x5c
   6c14c:	str	lr, [sp, #88]	; 0x58
   6c150:	bne	6c3d0 <__read_chk@plt+0x65f4c>
   6c154:	ldrd	r0, [sp, #48]	; 0x30
   6c158:	ldrd	r8, [sp, #88]	; 0x58
   6c15c:	adds	r0, r0, r2
   6c160:	adc	r1, r1, r3
   6c164:	strd	r0, [sp, #48]	; 0x30
   6c168:	ldrd	r0, [sp, #64]	; 0x40
   6c16c:	adds	r8, r8, r0
   6c170:	adc	r9, r9, r1
   6c174:	ldrd	r0, [sp, #104]	; 0x68
   6c178:	strd	r8, [sp, #120]	; 0x78
   6c17c:	ldrd	r8, [sp, #48]	; 0x30
   6c180:	adds	r8, r8, r0
   6c184:	mov	r0, #0
   6c188:	adc	r9, r9, r1
   6c18c:	strd	r8, [sp, #64]	; 0x40
   6c190:	mov	r8, #17
   6c194:	mov	r9, #0
   6c198:	mov	r1, #0
   6c19c:	strd	r0, [sp, #104]	; 0x68
   6c1a0:	ldrd	r0, [sp, #64]	; 0x40
   6c1a4:	adds	r0, r0, #7
   6c1a8:	adc	r1, r1, #0
   6c1ac:	adds	r2, r2, r6
   6c1b0:	strd	r0, [sp, #64]	; 0x40
   6c1b4:	adc	r3, r3, r7
   6c1b8:	adds	r0, r2, #7
   6c1bc:	ldrd	r6, [sp, #104]	; 0x68
   6c1c0:	adc	r1, r3, #0
   6c1c4:	ldrd	r2, [sp, #120]	; 0x78
   6c1c8:	ldr	lr, [sp, #68]	; 0x44
   6c1cc:	adds	r2, r2, #7
   6c1d0:	adc	r3, r3, #0
   6c1d4:	adds	r0, r0, r6
   6c1d8:	strd	r2, [sp, #120]	; 0x78
   6c1dc:	adc	r1, r1, r7
   6c1e0:	ldr	r3, [sp, #64]	; 0x40
   6c1e4:	lsr	ip, r2, #3
   6c1e8:	ldr	r7, [sp, #68]	; 0x44
   6c1ec:	lsr	lr, lr, #3
   6c1f0:	str	lr, [sp, #84]	; 0x54
   6c1f4:	mov	lr, ip
   6c1f8:	lsr	r3, r3, #3
   6c1fc:	ldr	ip, [sp, #124]	; 0x7c
   6c200:	orr	r7, r3, r7, lsl #29
   6c204:	str	r7, [sp, #80]	; 0x50
   6c208:	ldrd	r6, [sp, #80]	; 0x50
   6c20c:	lsr	r2, r0, #3
   6c210:	ldr	r3, [sp, #124]	; 0x7c
   6c214:	orr	ip, lr, ip, lsl #29
   6c218:	cmp	r7, r9
   6c21c:	cmpeq	r6, r8
   6c220:	str	ip, [sp, #72]	; 0x48
   6c224:	orr	r7, r2, r1, lsl #29
   6c228:	lsr	r2, r1, #3
   6c22c:	ldrdls	r8, [sp, #80]	; 0x50
   6c230:	lsr	r3, r3, #3
   6c234:	str	r3, [sp, #76]	; 0x4c
   6c238:	ldrd	r0, [sp, #72]	; 0x48
   6c23c:	str	r7, [sp, #96]	; 0x60
   6c240:	movls	r7, #34	; 0x22
   6c244:	str	r2, [sp, #100]	; 0x64
   6c248:	movhi	r7, #33	; 0x21
   6c24c:	cmp	r1, r9
   6c250:	cmpeq	r0, r8
   6c254:	strdcs	r8, [sp, #72]	; 0x48
   6c258:	ldrd	r8, [sp, #96]	; 0x60
   6c25c:	ldrd	r0, [sp, #72]	; 0x48
   6c260:	movcc	r7, #32
   6c264:	cmp	r9, r1
   6c268:	cmpeq	r8, r0
   6c26c:	bcs	6c884 <__read_chk@plt+0x66400>
   6c270:	cmp	fp, #0
   6c274:	moveq	fp, #34	; 0x22
   6c278:	beq	6c2ec <__read_chk@plt+0x65e68>
   6c27c:	mov	r6, #1
   6c280:	mov	r7, #34	; 0x22
   6c284:	cmp	fp, #34	; 0x22
   6c288:	bne	6c2ac <__read_chk@plt+0x65e28>
   6c28c:	mov	r0, r5
   6c290:	mov	r1, sl
   6c294:	bl	6a4dc <__read_chk@plt+0x64058>
   6c298:	subs	r3, r0, #0
   6c29c:	bne	6c854 <__read_chk@plt+0x663d0>
   6c2a0:	mov	r0, sl
   6c2a4:	mov	sl, r3
   6c2a8:	bl	6d978 <__read_chk@plt+0x674f4>
   6c2ac:	ldr	r0, [sp, #44]	; 0x2c
   6c2b0:	uxtb	r1, fp
   6c2b4:	bl	2ebdc <__read_chk@plt+0x28758>
   6c2b8:	subs	r3, r0, #0
   6c2bc:	bne	6c854 <__read_chk@plt+0x663d0>
   6c2c0:	ldr	r0, [sp, #44]	; 0x2c
   6c2c4:	mov	r1, r5
   6c2c8:	bl	2ed44 <__read_chk@plt+0x288c0>
   6c2cc:	subs	r3, r0, #0
   6c2d0:	bne	6c854 <__read_chk@plt+0x663d0>
   6c2d4:	mov	r0, r5
   6c2d8:	bl	2634c <__read_chk@plt+0x1fec8>
   6c2dc:	cmp	fp, r7
   6c2e0:	bne	6c86c <__read_chk@plt+0x663e8>
   6c2e4:	cmp	r6, #0
   6c2e8:	beq	6c2fc <__read_chk@plt+0x65e78>
   6c2ec:	mov	r0, r5
   6c2f0:	bl	2634c <__read_chk@plt+0x1fec8>
   6c2f4:	cmp	fp, #34	; 0x22
   6c2f8:	beq	6c4d4 <__read_chk@plt+0x66050>
   6c2fc:	cmp	fp, #33	; 0x21
   6c300:	bne	6c5e0 <__read_chk@plt+0x6615c>
   6c304:	ldrd	r2, [r4]
   6c308:	mov	r0, r5
   6c30c:	bl	2ea28 <__read_chk@plt+0x285a4>
   6c310:	subs	r3, r0, #0
   6c314:	bne	6c854 <__read_chk@plt+0x663d0>
   6c318:	ldrd	r2, [r4, #8]
   6c31c:	mov	r0, r5
   6c320:	bl	2ea28 <__read_chk@plt+0x285a4>
   6c324:	subs	r3, r0, #0
   6c328:	bne	6c854 <__read_chk@plt+0x663d0>
   6c32c:	ldrd	r2, [r4, #8]
   6c330:	mov	r0, r4
   6c334:	strd	r2, [sp, #64]	; 0x40
   6c338:	bl	6a554 <__read_chk@plt+0x640d0>
   6c33c:	subs	r4, r0, #0
   6c340:	bne	6c06c <__read_chk@plt+0x65be8>
   6c344:	cmp	fp, #0
   6c348:	mov	r8, sl
   6c34c:	beq	6c784 <__read_chk@plt+0x66300>
   6c350:	cmp	fp, #34	; 0x22
   6c354:	bne	6c378 <__read_chk@plt+0x65ef4>
   6c358:	mov	r1, sl
   6c35c:	mov	r0, r5
   6c360:	bl	6a4dc <__read_chk@plt+0x64058>
   6c364:	subs	sl, r0, #0
   6c368:	bne	6c5c0 <__read_chk@plt+0x6613c>
   6c36c:	mov	r0, r8
   6c370:	mov	r8, r4
   6c374:	bl	6d978 <__read_chk@plt+0x674f4>
   6c378:	uxtb	r1, fp
   6c37c:	ldr	r0, [sp, #44]	; 0x2c
   6c380:	bl	2ebdc <__read_chk@plt+0x28758>
   6c384:	subs	sl, r0, #0
   6c388:	bne	6c5c0 <__read_chk@plt+0x6613c>
   6c38c:	ldr	r0, [sp, #44]	; 0x2c
   6c390:	mov	r1, r5
   6c394:	bl	2ed44 <__read_chk@plt+0x288c0>
   6c398:	subs	sl, r0, #0
   6c39c:	bne	6c5c0 <__read_chk@plt+0x6613c>
   6c3a0:	b	6c784 <__read_chk@plt+0x66300>
   6c3a4:	mvn	r0, #1
   6c3a8:	b	6bf14 <__read_chk@plt+0x65a90>
   6c3ac:	mov	r4, r5
   6c3b0:	ldr	r9, [sp, #44]	; 0x2c
   6c3b4:	ldr	r5, [sp, #56]	; 0x38
   6c3b8:	mov	r8, #0
   6c3bc:	mov	r0, r8
   6c3c0:	bl	6d978 <__read_chk@plt+0x674f4>
   6c3c4:	mov	r0, r4
   6c3c8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6c3cc:	b	6bf00 <__read_chk@plt+0x65a7c>
   6c3d0:	ldrd	r0, [sp, #64]	; 0x40
   6c3d4:	strd	r8, [sp, #16]
   6c3d8:	ldrd	r8, [sp, #88]	; 0x58
   6c3dc:	adds	r0, r0, #72	; 0x48
   6c3e0:	adc	r1, r1, #0
   6c3e4:	adds	r0, r0, r8
   6c3e8:	adc	r1, r1, r9
   6c3ec:	strd	r0, [sp, #120]	; 0x78
   6c3f0:	ldrd	r0, [sp, #16]
   6c3f4:	cmp	r1, #0
   6c3f8:	cmpeq	r0, #72	; 0x48
   6c3fc:	ldrd	r0, [sp, #48]	; 0x30
   6c400:	movhi	r8, #72	; 0x48
   6c404:	movhi	r9, #0
   6c408:	strdhi	r8, [sp, #16]
   6c40c:	adds	r0, r0, r2
   6c410:	ldrd	r8, [sp, #104]	; 0x68
   6c414:	adc	r1, r1, r3
   6c418:	adds	r0, r0, r8
   6c41c:	adc	r1, r1, r9
   6c420:	strd	r0, [sp, #48]	; 0x30
   6c424:	ldrd	r0, [sp, #16]
   6c428:	mov	r8, r0
   6c42c:	mov	r9, r1
   6c430:	strd	r0, [sp, #104]	; 0x68
   6c434:	ldrd	r0, [sp, #48]	; 0x30
   6c438:	adds	r8, r8, r0
   6c43c:	adc	r9, r9, r1
   6c440:	strd	r8, [sp, #64]	; 0x40
   6c444:	mov	r8, #26
   6c448:	mov	r9, #0
   6c44c:	b	6c1a0 <__read_chk@plt+0x65d1c>
   6c450:	ldrd	r6, [sp, #24]
   6c454:	mov	r8, r0
   6c458:	mov	r9, r1
   6c45c:	mov	r0, #0
   6c460:	cmp	r7, #0
   6c464:	cmpeq	r6, #-2147483648	; 0x80000000
   6c468:	mov	r1, #0
   6c46c:	mov	r2, r6
   6c470:	mov	r3, r7
   6c474:	movhi	r2, #-2147483648	; 0x80000000
   6c478:	movhi	r3, #0
   6c47c:	cmp	r9, #0
   6c480:	cmpeq	r8, #-2147483648	; 0x80000000
   6c484:	strd	r0, [sp, #48]	; 0x30
   6c488:	movhi	r8, #-2147483648	; 0x80000000
   6c48c:	movhi	r9, #0
   6c490:	mov	r6, #72	; 0x48
   6c494:	mov	r7, #0
   6c498:	mov	r0, #8
   6c49c:	mov	r1, #0
   6c4a0:	strd	r6, [sp, #104]	; 0x68
   6c4a4:	strd	r0, [sp, #64]	; 0x40
   6c4a8:	b	6c138 <__read_chk@plt+0x65cb4>
   6c4ac:	bl	5d64 <__stack_chk_fail@plt>
   6c4b0:	mov	r0, #0
   6c4b4:	mov	r1, #0
   6c4b8:	mov	r6, #72	; 0x48
   6c4bc:	strd	r0, [sp, #104]	; 0x68
   6c4c0:	mov	r7, #0
   6c4c4:	mov	r0, #8
   6c4c8:	mov	r1, #0
   6c4cc:	strd	r0, [sp, #64]	; 0x40
   6c4d0:	b	6c138 <__read_chk@plt+0x65cb4>
   6c4d4:	bl	6d914 <__read_chk@plt+0x67490>
   6c4d8:	subs	sl, r0, #0
   6c4dc:	beq	6c574 <__read_chk@plt+0x660f0>
   6c4e0:	ldrd	r6, [r4]
   6c4e4:	mov	r0, r5
   6c4e8:	mov	r3, r7
   6c4ec:	mov	r2, r6
   6c4f0:	strd	r6, [sp, #112]	; 0x70
   6c4f4:	bl	2ea28 <__read_chk@plt+0x285a4>
   6c4f8:	subs	r3, r0, #0
   6c4fc:	bne	6c854 <__read_chk@plt+0x663d0>
   6c500:	ldrd	r2, [r4]
   6c504:	mvn	r0, #-2147483648	; 0x80000000
   6c508:	ldrd	r6, [sp, #112]	; 0x70
   6c50c:	mov	r1, #0
   6c510:	subs	r2, r2, r6
   6c514:	sbc	r3, r3, r7
   6c518:	cmp	r3, r1
   6c51c:	cmpeq	r2, r0
   6c520:	bhi	6c65c <__read_chk@plt+0x661d8>
   6c524:	ldrd	r8, [sp, #24]
   6c528:	orrs	r9, r8, r9
   6c52c:	beq	6c64c <__read_chk@plt+0x661c8>
   6c530:	mov	r6, #0
   6c534:	mov	r7, #0
   6c538:	ldr	fp, [sp, #112]	; 0x70
   6c53c:	ldrd	r8, [sp, #24]
   6c540:	b	6c558 <__read_chk@plt+0x660d4>
   6c544:	adds	r6, r6, #1
   6c548:	adc	r7, r7, #0
   6c54c:	cmp	r7, r9
   6c550:	cmpeq	r6, r8
   6c554:	beq	6c64c <__read_chk@plt+0x661c8>
   6c558:	ldr	r1, [r4]
   6c55c:	mov	r0, sl
   6c560:	rsb	r1, fp, r1
   6c564:	add	r1, r1, r6
   6c568:	bl	6da1c <__read_chk@plt+0x67598>
   6c56c:	cmp	r0, #0
   6c570:	beq	6c544 <__read_chk@plt+0x660c0>
   6c574:	mov	r4, r5
   6c578:	mov	r8, sl
   6c57c:	ldr	r9, [sp, #44]	; 0x2c
   6c580:	mvn	sl, #1
   6c584:	ldr	r5, [sp, #56]	; 0x38
   6c588:	b	6c3bc <__read_chk@plt+0x65f38>
   6c58c:	mov	r6, #72	; 0x48
   6c590:	mov	r7, #0
   6c594:	mov	r0, #0
   6c598:	mov	r1, #0
   6c59c:	strd	r6, [sp, #104]	; 0x68
   6c5a0:	strd	r0, [sp, #64]	; 0x40
   6c5a4:	b	6c138 <__read_chk@plt+0x65cb4>
   6c5a8:	ldr	r0, [sp, #44]	; 0x2c
   6c5ac:	mov	r1, r8
   6c5b0:	mov	r2, r8
   6c5b4:	bl	2ec40 <__read_chk@plt+0x287bc>
   6c5b8:	subs	sl, r0, #0
   6c5bc:	beq	6c018 <__read_chk@plt+0x65b94>
   6c5c0:	mov	r4, r5
   6c5c4:	ldr	r9, [sp, #44]	; 0x2c
   6c5c8:	ldr	r5, [sp, #56]	; 0x38
   6c5cc:	b	6c3bc <__read_chk@plt+0x65f38>
   6c5d0:	ldrd	r8, [r4, #8]
   6c5d4:	mov	r0, #0
   6c5d8:	mov	r1, #0
   6c5dc:	b	6c094 <__read_chk@plt+0x65c10>
   6c5e0:	cmp	fp, #34	; 0x22
   6c5e4:	beq	6c500 <__read_chk@plt+0x6607c>
   6c5e8:	ldrd	r8, [sp, #24]
   6c5ec:	orrs	r9, r8, r9
   6c5f0:	beq	6c32c <__read_chk@plt+0x65ea8>
   6c5f4:	mov	r6, #0
   6c5f8:	mov	r7, #0
   6c5fc:	ldrd	r8, [sp, #24]
   6c600:	b	6c618 <__read_chk@plt+0x66194>
   6c604:	adds	r6, r6, #1
   6c608:	adc	r7, r7, #0
   6c60c:	cmp	r7, r9
   6c610:	cmpeq	r6, r8
   6c614:	beq	6c32c <__read_chk@plt+0x65ea8>
   6c618:	ldrd	r2, [r4]
   6c61c:	mov	r0, r5
   6c620:	adds	r2, r2, r6
   6c624:	adc	r3, r3, r7
   6c628:	bl	2ea28 <__read_chk@plt+0x285a4>
   6c62c:	cmp	r0, #0
   6c630:	beq	6c604 <__read_chk@plt+0x66180>
   6c634:	mov	r4, r5
   6c638:	mov	r8, sl
   6c63c:	ldr	r9, [sp, #44]	; 0x2c
   6c640:	mov	sl, r0
   6c644:	ldr	r5, [sp, #56]	; 0x38
   6c648:	b	6c3bc <__read_chk@plt+0x65f38>
   6c64c:	mov	fp, #34	; 0x22
   6c650:	b	6c32c <__read_chk@plt+0x65ea8>
   6c654:	mov	sl, r0
   6c658:	b	6bf00 <__read_chk@plt+0x65a7c>
   6c65c:	ldr	r1, [pc, #884]	; 6c9d8 <__read_chk@plt+0x66554>
   6c660:	ldr	r0, [pc, #884]	; 6c9dc <__read_chk@plt+0x66558>
   6c664:	add	r1, pc, r1
   6c668:	add	r0, pc, r0
   6c66c:	add	r1, r1, #64	; 0x40
   6c670:	bl	4005c <__read_chk@plt+0x39bd8>
   6c674:	mov	r0, sl
   6c678:	bl	6d978 <__read_chk@plt+0x674f4>
   6c67c:	mov	r0, r5
   6c680:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6c684:	ldr	r0, [sp, #128]	; 0x80
   6c688:	mov	r1, #1
   6c68c:	bl	2ebdc <__read_chk@plt+0x28758>
   6c690:	subs	sl, r0, #0
   6c694:	bne	6c834 <__read_chk@plt+0x663b0>
   6c698:	ldr	r0, [sp, #128]	; 0x80
   6c69c:	ldr	r1, [sp, #44]	; 0x2c
   6c6a0:	bl	2ed44 <__read_chk@plt+0x288c0>
   6c6a4:	subs	sl, r0, #0
   6c6a8:	bne	6c834 <__read_chk@plt+0x663b0>
   6c6ac:	ldr	r7, [sp, #60]	; 0x3c
   6c6b0:	ldr	r7, [r7, #12]
   6c6b4:	cmp	r7, #0
   6c6b8:	str	r7, [sp, #60]	; 0x3c
   6c6bc:	bne	6bfe0 <__read_chk@plt+0x65b5c>
   6c6c0:	ldr	r9, [sp, #44]	; 0x2c
   6c6c4:	ldr	r6, [sp, #132]	; 0x84
   6c6c8:	ldr	fp, [sp, #128]	; 0x80
   6c6cc:	ldr	r4, [sp, #136]	; 0x88
   6c6d0:	ldr	r7, [sp, #140]	; 0x8c
   6c6d4:	ldr	r5, [sp, #56]	; 0x38
   6c6d8:	mov	r0, r9
   6c6dc:	mov	r8, #0
   6c6e0:	bl	2634c <__read_chk@plt+0x1fec8>
   6c6e4:	ldr	r3, [r6, #28]
   6c6e8:	b	6c6f4 <__read_chk@plt+0x66270>
   6c6ec:	mov	r8, r3
   6c6f0:	ldr	r3, [r3, #8]
   6c6f4:	cmp	r3, #0
   6c6f8:	bne	6c6ec <__read_chk@plt+0x66268>
   6c6fc:	b	6c71c <__read_chk@plt+0x66298>
   6c700:	ldm	r8, {r1, r2}
   6c704:	bl	2ec40 <__read_chk@plt+0x287bc>
   6c708:	cmp	r0, #0
   6c70c:	bne	6c654 <__read_chk@plt+0x661d0>
   6c710:	mov	r0, r8
   6c714:	bl	6a61c <__read_chk@plt+0x64198>
   6c718:	mov	r8, r0
   6c71c:	cmp	r8, #0
   6c720:	mov	r0, r9
   6c724:	bne	6c700 <__read_chk@plt+0x6627c>
   6c728:	bl	265d8 <__read_chk@plt+0x20154>
   6c72c:	cmp	r0, #0
   6c730:	bne	6c8b0 <__read_chk@plt+0x6642c>
   6c734:	mov	r0, r9
   6c738:	bl	2634c <__read_chk@plt+0x1fec8>
   6c73c:	ldr	r3, [r6, #32]
   6c740:	b	6c74c <__read_chk@plt+0x662c8>
   6c744:	mov	r8, r3
   6c748:	ldr	r3, [r3, #8]
   6c74c:	cmp	r3, #0
   6c750:	bne	6c744 <__read_chk@plt+0x662c0>
   6c754:	cmp	r8, #0
   6c758:	mov	r0, r9
   6c75c:	beq	6c8dc <__read_chk@plt+0x66458>
   6c760:	ldm	r8, {r1, r2}
   6c764:	bl	2ec40 <__read_chk@plt+0x287bc>
   6c768:	cmp	r0, #0
   6c76c:	bne	6c654 <__read_chk@plt+0x661d0>
   6c770:	mov	r0, r8
   6c774:	bl	6a61c <__read_chk@plt+0x64198>
   6c778:	mov	r8, r0
   6c77c:	b	6c754 <__read_chk@plt+0x662d0>
   6c780:	mov	r8, r4
   6c784:	mov	r0, r5
   6c788:	mov	r4, #0
   6c78c:	bl	2634c <__read_chk@plt+0x1fec8>
   6c790:	ldr	r6, [sp, #60]	; 0x3c
   6c794:	ldr	r3, [r6, #8]
   6c798:	b	6c7a4 <__read_chk@plt+0x66320>
   6c79c:	mov	r4, r3
   6c7a0:	ldr	r3, [r3, #4]
   6c7a4:	cmp	r3, #0
   6c7a8:	bne	6c79c <__read_chk@plt+0x66318>
   6c7ac:	b	6c7cc <__read_chk@plt+0x66348>
   6c7b0:	ldr	r1, [r4]
   6c7b4:	bl	2ed04 <__read_chk@plt+0x28880>
   6c7b8:	cmp	r0, #0
   6c7bc:	bne	6c840 <__read_chk@plt+0x663bc>
   6c7c0:	mov	r0, r4
   6c7c4:	bl	6a5b8 <__read_chk@plt+0x64134>
   6c7c8:	mov	r4, r0
   6c7cc:	cmp	r4, #0
   6c7d0:	mov	r0, r5
   6c7d4:	bne	6c7b0 <__read_chk@plt+0x6632c>
   6c7d8:	bl	265d8 <__read_chk@plt+0x20154>
   6c7dc:	cmp	r0, #0
   6c7e0:	bne	6c7f8 <__read_chk@plt+0x66374>
   6c7e4:	mov	r0, r8
   6c7e8:	bl	6d978 <__read_chk@plt+0x674f4>
   6c7ec:	mov	r0, r5
   6c7f0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6c7f4:	b	6c684 <__read_chk@plt+0x66200>
   6c7f8:	ldr	r0, [sp, #44]	; 0x2c
   6c7fc:	mov	r1, #35	; 0x23
   6c800:	bl	2ebdc <__read_chk@plt+0x28758>
   6c804:	subs	sl, r0, #0
   6c808:	bne	6c5c0 <__read_chk@plt+0x6613c>
   6c80c:	mov	r1, r5
   6c810:	ldr	r0, [sp, #44]	; 0x2c
   6c814:	bl	2ed44 <__read_chk@plt+0x288c0>
   6c818:	mov	sl, r0
   6c81c:	mov	r0, r8
   6c820:	bl	6d978 <__read_chk@plt+0x674f4>
   6c824:	mov	r0, r5
   6c828:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6c82c:	cmp	sl, #0
   6c830:	beq	6c684 <__read_chk@plt+0x66200>
   6c834:	ldr	r9, [sp, #44]	; 0x2c
   6c838:	ldr	r5, [sp, #56]	; 0x38
   6c83c:	b	6bf00 <__read_chk@plt+0x65a7c>
   6c840:	mov	r4, r5
   6c844:	mov	sl, r0
   6c848:	ldr	r9, [sp, #44]	; 0x2c
   6c84c:	ldr	r5, [sp, #56]	; 0x38
   6c850:	b	6c3bc <__read_chk@plt+0x65f38>
   6c854:	mov	r4, r5
   6c858:	mov	r8, sl
   6c85c:	ldr	r9, [sp, #44]	; 0x2c
   6c860:	mov	sl, r3
   6c864:	ldr	r5, [sp, #56]	; 0x38
   6c868:	b	6c3bc <__read_chk@plt+0x65f38>
   6c86c:	mov	fp, r7
   6c870:	b	6c2ec <__read_chk@plt+0x65e68>
   6c874:	ldr	r9, [sp, #44]	; 0x2c
   6c878:	mvn	sl, #1
   6c87c:	ldr	r5, [sp, #56]	; 0x38
   6c880:	b	6bf00 <__read_chk@plt+0x65a7c>
   6c884:	cmp	fp, #0
   6c888:	beq	6c86c <__read_chk@plt+0x663e8>
   6c88c:	subs	r2, fp, #33	; 0x21
   6c890:	rsbs	r3, r2, #0
   6c894:	adcs	r3, r3, r2
   6c898:	cmp	r7, fp
   6c89c:	orrne	r3, r3, #1
   6c8a0:	cmp	r3, #0
   6c8a4:	movne	r6, #0
   6c8a8:	bne	6c284 <__read_chk@plt+0x65e00>
   6c8ac:	b	6c2fc <__read_chk@plt+0x65e78>
   6c8b0:	mov	r0, fp
   6c8b4:	mov	r1, #2
   6c8b8:	bl	2ebdc <__read_chk@plt+0x28758>
   6c8bc:	subs	sl, r0, #0
   6c8c0:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c8c4:	mov	r0, fp
   6c8c8:	mov	r1, r9
   6c8cc:	bl	2ed44 <__read_chk@plt+0x288c0>
   6c8d0:	subs	sl, r0, #0
   6c8d4:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c8d8:	b	6c734 <__read_chk@plt+0x662b0>
   6c8dc:	bl	265d8 <__read_chk@plt+0x20154>
   6c8e0:	cmp	r0, #0
   6c8e4:	bne	6c9a0 <__read_chk@plt+0x6651c>
   6c8e8:	sub	r6, r4, #4
   6c8ec:	add	ip, sp, #152	; 0x98
   6c8f0:	mov	r4, #0
   6c8f4:	add	r8, sp, #148	; 0x94
   6c8f8:	str	ip, [sp, #44]	; 0x2c
   6c8fc:	b	6c990 <__read_chk@plt+0x6650c>
   6c900:	mov	r0, fp
   6c904:	mov	r1, #4
   6c908:	bl	2ebdc <__read_chk@plt+0x28758>
   6c90c:	subs	sl, r0, #0
   6c910:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c914:	ldr	r0, [r6, #4]
   6c918:	mov	r1, fp
   6c91c:	bl	28628 <__read_chk@plt+0x221a4>
   6c920:	subs	sl, r0, #0
   6c924:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c928:	ldr	ip, [r6, #4]!
   6c92c:	mov	r0, fp
   6c930:	str	ip, [sp, #36]	; 0x24
   6c934:	bl	26778 <__read_chk@plt+0x202f4>
   6c938:	mov	r3, r0
   6c93c:	mov	r0, fp
   6c940:	str	r3, [sp, #40]	; 0x28
   6c944:	bl	265d8 <__read_chk@plt+0x20154>
   6c948:	ldr	ip, [sp, #36]	; 0x24
   6c94c:	mov	r1, r8
   6c950:	str	sl, [sp, #4]
   6c954:	add	r2, sp, #152	; 0x98
   6c958:	str	sl, [sp, #8]
   6c95c:	ldr	r3, [sp, #40]	; 0x28
   6c960:	str	r0, [sp]
   6c964:	mov	r0, ip
   6c968:	bl	29cc0 <__read_chk@plt+0x2383c>
   6c96c:	subs	sl, r0, #0
   6c970:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c974:	mov	r0, fp
   6c978:	ldr	r1, [sp, #148]	; 0x94
   6c97c:	ldr	r2, [sp, #152]	; 0x98
   6c980:	bl	2ec40 <__read_chk@plt+0x287bc>
   6c984:	subs	sl, r0, #0
   6c988:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c98c:	add	r4, r4, #1
   6c990:	cmp	r4, r7
   6c994:	bne	6c900 <__read_chk@plt+0x6647c>
   6c998:	mov	sl, #0
   6c99c:	b	6bf00 <__read_chk@plt+0x65a7c>
   6c9a0:	mov	r0, fp
   6c9a4:	mov	r1, #3
   6c9a8:	bl	2ebdc <__read_chk@plt+0x28758>
   6c9ac:	subs	sl, r0, #0
   6c9b0:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c9b4:	mov	r0, fp
   6c9b8:	mov	r1, r9
   6c9bc:	bl	2ed44 <__read_chk@plt+0x288c0>
   6c9c0:	subs	sl, r0, #0
   6c9c4:	bne	6bf00 <__read_chk@plt+0x65a7c>
   6c9c8:	b	6c8e8 <__read_chk@plt+0x66464>
   6c9cc:	andeq	r4, r5, r4, ror #20
   6c9d0:	andeq	r0, r0, r8, asr #11
   6c9d4:	andeq	r2, r2, r8, ror lr
   6c9d8:	andeq	r2, r2, r0, lsl #14
   6c9dc:	ldrdeq	r2, [r2], -ip
   6c9e0:	push	{r3, r4, r5, lr}
   6c9e4:	mov	r5, r0
   6c9e8:	mov	r4, r1
   6c9ec:	bl	6abec <__read_chk@plt+0x64768>
   6c9f0:	cmp	r0, #0
   6c9f4:	popne	{r3, r4, r5, pc}
   6c9f8:	mov	r0, r4
   6c9fc:	bl	27ae8 <__read_chk@plt+0x21664>
   6ca00:	cmp	r0, #0
   6ca04:	popeq	{r3, r4, r5, pc}
   6ca08:	ldr	r1, [pc, #36]	; 6ca34 <__read_chk@plt+0x665b0>
   6ca0c:	ldr	r0, [pc, #36]	; 6ca38 <__read_chk@plt+0x665b4>
   6ca10:	add	r1, pc, r1
   6ca14:	add	r0, pc, r0
   6ca18:	add	r1, r1, #88	; 0x58
   6ca1c:	bl	40248 <__read_chk@plt+0x39dc4>
   6ca20:	ldr	r3, [r4, #32]
   6ca24:	mov	r0, r5
   6ca28:	ldr	r1, [r3, #56]	; 0x38
   6ca2c:	pop	{r3, r4, r5, lr}
   6ca30:	b	6abec <__read_chk@plt+0x64768>
   6ca34:	andeq	r2, r2, r4, asr r3
   6ca38:	andeq	r2, r2, r8, asr #8
   6ca3c:	ldr	ip, [pc, #3152]	; 6d694 <__read_chk@plt+0x67210>
   6ca40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ca44:	add	ip, pc, ip
   6ca48:	ldr	lr, [pc, #3144]	; 6d698 <__read_chk@plt+0x67214>
   6ca4c:	sub	sp, sp, #268	; 0x10c
   6ca50:	mov	r8, r1
   6ca54:	mov	r1, #0
   6ca58:	str	r3, [sp, #36]	; 0x24
   6ca5c:	mov	r3, ip
   6ca60:	str	r2, [sp, #40]	; 0x28
   6ca64:	mov	r4, r0
   6ca68:	ldr	lr, [ip, lr]
   6ca6c:	str	r1, [sp, #120]	; 0x78
   6ca70:	str	r1, [sp, #124]	; 0x7c
   6ca74:	ldr	r3, [lr]
   6ca78:	str	r1, [r8]
   6ca7c:	str	lr, [sp, #32]
   6ca80:	str	r1, [sp, #128]	; 0x80
   6ca84:	str	r3, [sp, #260]	; 0x104
   6ca88:	bl	265d8 <__read_chk@plt+0x20154>
   6ca8c:	cmp	r0, #7
   6ca90:	bls	6cbc8 <__read_chk@plt+0x66744>
   6ca94:	ldr	r5, [pc, #3072]	; 6d69c <__read_chk@plt+0x67218>
   6ca98:	mov	r0, r4
   6ca9c:	bl	26778 <__read_chk@plt+0x202f4>
   6caa0:	mov	r2, #8
   6caa4:	add	r5, pc, r5
   6caa8:	add	r1, r5, #52	; 0x34
   6caac:	bl	6298 <memcmp@plt>
   6cab0:	subs	r6, r0, #0
   6cab4:	bne	6cbc8 <__read_chk@plt+0x66744>
   6cab8:	mov	r0, r4
   6cabc:	bl	260f8 <__read_chk@plt+0x1fc74>
   6cac0:	subs	r9, r0, #0
   6cac4:	beq	6cb58 <__read_chk@plt+0x666d4>
   6cac8:	mov	r1, #8
   6cacc:	bl	26afc <__read_chk@plt+0x20678>
   6cad0:	subs	sl, r0, #0
   6cad4:	movne	r7, r6
   6cad8:	movne	r6, r7
   6cadc:	movne	fp, r7
   6cae0:	beq	6cb6c <__read_chk@plt+0x666e8>
   6cae4:	mov	r0, fp
   6cae8:	bl	6adc4 <__read_chk@plt+0x64940>
   6caec:	cmp	r7, #0
   6caf0:	subne	r5, r6, #4
   6caf4:	movne	r4, #0
   6caf8:	beq	6cb10 <__read_chk@plt+0x6668c>
   6cafc:	add	r4, r4, #1
   6cb00:	ldr	r0, [r5, #4]!
   6cb04:	bl	27e40 <__read_chk@plt+0x219bc>
   6cb08:	cmp	r4, r7
   6cb0c:	bne	6cafc <__read_chk@plt+0x66678>
   6cb10:	mov	r0, r6
   6cb14:	bl	55a8 <free@plt>
   6cb18:	ldr	r0, [sp, #128]	; 0x80
   6cb1c:	bl	55a8 <free@plt>
   6cb20:	ldr	r0, [sp, #124]	; 0x7c
   6cb24:	bl	27e40 <__read_chk@plt+0x219bc>
   6cb28:	mov	r0, r9
   6cb2c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6cb30:	ldr	r0, [sp, #120]	; 0x78
   6cb34:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6cb38:	mov	r0, sl
   6cb3c:	ldr	r1, [sp, #32]
   6cb40:	ldr	r2, [sp, #260]	; 0x104
   6cb44:	ldr	r3, [r1]
   6cb48:	cmp	r2, r3
   6cb4c:	bne	6cdcc <__read_chk@plt+0x66948>
   6cb50:	add	sp, sp, #268	; 0x10c
   6cb54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6cb58:	mov	r7, r9
   6cb5c:	mov	r6, r9
   6cb60:	mvn	sl, #1
   6cb64:	mov	fp, r9
   6cb68:	b	6cae4 <__read_chk@plt+0x66660>
   6cb6c:	bl	6ad90 <__read_chk@plt+0x6490c>
   6cb70:	subs	fp, r0, #0
   6cb74:	beq	6cbf4 <__read_chk@plt+0x66770>
   6cb78:	mov	r0, r9
   6cb7c:	add	r1, sp, #144	; 0x90
   6cb80:	bl	2e320 <__read_chk@plt+0x27e9c>
   6cb84:	subs	r5, r0, #0
   6cb88:	bne	6cbe8 <__read_chk@plt+0x66764>
   6cb8c:	ldr	r3, [sp, #144]	; 0x90
   6cb90:	cmp	r3, #1
   6cb94:	movne	r7, sl
   6cb98:	mvnne	sl, #3
   6cb9c:	movne	r6, r7
   6cba0:	bne	6cae4 <__read_chk@plt+0x66660>
   6cba4:	mov	r0, r9
   6cba8:	mov	r1, fp
   6cbac:	bl	2e224 <__read_chk@plt+0x27da0>
   6cbb0:	subs	r6, r0, #0
   6cbb4:	beq	6cc0c <__read_chk@plt+0x66788>
   6cbb8:	mov	sl, r6
   6cbbc:	mov	r7, r5
   6cbc0:	mov	r6, r5
   6cbc4:	b	6cae4 <__read_chk@plt+0x66660>
   6cbc8:	ldr	r1, [pc, #2768]	; 6d6a0 <__read_chk@plt+0x6721c>
   6cbcc:	ldr	r0, [pc, #2768]	; 6d6a4 <__read_chk@plt+0x67220>
   6cbd0:	add	r1, pc, r1
   6cbd4:	add	r0, pc, r0
   6cbd8:	add	r1, r1, #108	; 0x6c
   6cbdc:	bl	402b0 <__read_chk@plt+0x39e2c>
   6cbe0:	mvn	r0, #49	; 0x31
   6cbe4:	b	6cb3c <__read_chk@plt+0x666b8>
   6cbe8:	mov	r7, r6
   6cbec:	mov	sl, r5
   6cbf0:	b	6cae4 <__read_chk@plt+0x66660>
   6cbf4:	ldr	r0, [pc, #2732]	; 6d6a8 <__read_chk@plt+0x67224>
   6cbf8:	add	r1, r5, #108	; 0x6c
   6cbfc:	mov	r6, sl
   6cc00:	add	r0, pc, r0
   6cc04:	bl	4005c <__read_chk@plt+0x39bd8>
   6cc08:	b	6cb10 <__read_chk@plt+0x6668c>
   6cc0c:	mov	r0, r9
   6cc10:	add	r1, fp, #8
   6cc14:	bl	2e224 <__read_chk@plt+0x27da0>
   6cc18:	cmp	r0, #0
   6cc1c:	movne	r7, r6
   6cc20:	movne	sl, r0
   6cc24:	movne	r6, r7
   6cc28:	bne	6cae4 <__read_chk@plt+0x66660>
   6cc2c:	mov	r0, r9
   6cc30:	add	r1, fp, #16
   6cc34:	bl	2e224 <__read_chk@plt+0x27da0>
   6cc38:	cmp	r0, #0
   6cc3c:	movne	r7, #0
   6cc40:	movne	sl, r0
   6cc44:	movne	r6, r7
   6cc48:	bne	6cae4 <__read_chk@plt+0x66660>
   6cc4c:	mov	r1, #0
   6cc50:	mov	r0, r9
   6cc54:	mov	r2, r1
   6cc58:	bl	2e4b4 <__read_chk@plt+0x28030>
   6cc5c:	subs	r5, r0, #0
   6cc60:	movne	r7, #0
   6cc64:	movne	sl, r5
   6cc68:	movne	r6, r7
   6cc6c:	bne	6cae4 <__read_chk@plt+0x66660>
   6cc70:	mov	r0, r9
   6cc74:	add	r1, fp, #24
   6cc78:	mov	r2, r5
   6cc7c:	bl	2e644 <__read_chk@plt+0x281c0>
   6cc80:	subs	r6, r0, #0
   6cc84:	bne	6cbb8 <__read_chk@plt+0x66734>
   6cc88:	ldr	r3, [fp, #8]
   6cc8c:	add	r0, sp, #264	; 0x108
   6cc90:	str	r3, [r0, #-80]!	; 0xffffffb0
   6cc94:	str	r0, [sp, #52]	; 0x34
   6cc98:	bl	5bd8 <localtime@plt>
   6cc9c:	subs	r3, r0, #0
   6cca0:	beq	6d1e8 <__read_chk@plt+0x66d64>
   6cca4:	add	r5, sp, #264	; 0x108
   6cca8:	ldr	r2, [pc, #2556]	; 6d6ac <__read_chk@plt+0x67228>
   6ccac:	mov	r1, #64	; 0x40
   6ccb0:	strb	r6, [r5, #-68]!	; 0xffffffbc
   6ccb4:	add	r2, pc, r2
   6ccb8:	mov	r0, r5
   6ccbc:	bl	5920 <strftime@plt>
   6ccc0:	ldr	r1, [fp, #24]
   6ccc4:	ldrd	r2, [fp]
   6ccc8:	ldrb	r0, [r1]
   6cccc:	cmp	r0, #0
   6ccd0:	beq	6d1dc <__read_chk@plt+0x66d58>
   6ccd4:	ldr	r0, [pc, #2516]	; 6d6b0 <__read_chk@plt+0x6722c>
   6ccd8:	add	r0, pc, r0
   6ccdc:	stmib	sp, {r0, r1}
   6cce0:	ldr	r0, [pc, #2508]	; 6d6b4 <__read_chk@plt+0x67230>
   6cce4:	str	r5, [sp]
   6cce8:	add	r0, pc, r0
   6ccec:	bl	401e0 <__read_chk@plt+0x39d5c>
   6ccf0:	mov	r0, r4
   6ccf4:	bl	265d8 <__read_chk@plt+0x20154>
   6ccf8:	mov	r5, r0
   6ccfc:	mov	r0, r9
   6cd00:	bl	265d8 <__read_chk@plt+0x20154>
   6cd04:	cmp	r5, r0
   6cd08:	movcc	r7, #0
   6cd0c:	mvncc	sl, #0
   6cd10:	movcc	r6, r7
   6cd14:	bcc	6cae4 <__read_chk@plt+0x66660>
   6cd18:	mov	r0, r4
   6cd1c:	mov	r7, #0
   6cd20:	bl	265d8 <__read_chk@plt+0x20154>
   6cd24:	mov	r6, r7
   6cd28:	mov	r5, r7
   6cd2c:	mov	r3, r0
   6cd30:	mov	r0, r9
   6cd34:	str	r3, [sp, #28]
   6cd38:	bl	265d8 <__read_chk@plt+0x20154>
   6cd3c:	ldr	r3, [sp, #28]
   6cd40:	add	r1, sp, #118	; 0x76
   6cd44:	add	r2, sp, #132	; 0x84
   6cd48:	str	r1, [sp, #68]	; 0x44
   6cd4c:	str	r2, [sp, #44]	; 0x2c
   6cd50:	add	r1, sp, #140	; 0x8c
   6cd54:	add	r2, sp, #124	; 0x7c
   6cd58:	str	r1, [sp, #48]	; 0x30
   6cd5c:	str	r2, [sp, #72]	; 0x48
   6cd60:	rsb	r3, r0, r3
   6cd64:	str	r3, [sp, #64]	; 0x40
   6cd68:	mov	r0, r9
   6cd6c:	bl	265d8 <__read_chk@plt+0x20154>
   6cd70:	cmp	r0, #0
   6cd74:	mov	r0, r9
   6cd78:	beq	6cec0 <__read_chk@plt+0x66a3c>
   6cd7c:	add	r1, sp, #118	; 0x76
   6cd80:	bl	2e3cc <__read_chk@plt+0x27f48>
   6cd84:	cmp	r0, #0
   6cd88:	bne	6ceb8 <__read_chk@plt+0x66a34>
   6cd8c:	mov	r0, r9
   6cd90:	add	r1, sp, #132	; 0x84
   6cd94:	add	r2, sp, #140	; 0x8c
   6cd98:	bl	2e4b4 <__read_chk@plt+0x28030>
   6cd9c:	cmp	r0, #0
   6cda0:	bne	6ceb8 <__read_chk@plt+0x66a34>
   6cda4:	ldrb	r3, [sp, #118]	; 0x76
   6cda8:	cmp	r3, #4
   6cdac:	beq	6cdd0 <__read_chk@plt+0x6694c>
   6cdb0:	cmp	r5, #0
   6cdb4:	beq	6cd68 <__read_chk@plt+0x668e4>
   6cdb8:	ldr	r0, [pc, #2296]	; 6d6b8 <__read_chk@plt+0x67234>
   6cdbc:	mvn	sl, #3
   6cdc0:	add	r0, pc, r0
   6cdc4:	bl	4005c <__read_chk@plt+0x39bd8>
   6cdc8:	b	6cae4 <__read_chk@plt+0x66660>
   6cdcc:	bl	5d64 <__stack_chk_fail@plt>
   6cdd0:	ldr	r0, [sp, #132]	; 0x84
   6cdd4:	add	r2, sp, #124	; 0x7c
   6cdd8:	ldr	r1, [sp, #140]	; 0x8c
   6cddc:	bl	2be4c <__read_chk@plt+0x259c8>
   6cde0:	cmp	r0, #0
   6cde4:	bne	6cfc4 <__read_chk@plt+0x66b40>
   6cde8:	mov	r0, r4
   6cdec:	bl	265d8 <__read_chk@plt+0x20154>
   6cdf0:	mov	r5, r0
   6cdf4:	mov	r0, r9
   6cdf8:	bl	265d8 <__read_chk@plt+0x20154>
   6cdfc:	cmp	r5, r0
   6ce00:	bcc	6cecc <__read_chk@plt+0x66a48>
   6ce04:	mov	r0, r4
   6ce08:	bl	265d8 <__read_chk@plt+0x20154>
   6ce0c:	mov	r5, r0
   6ce10:	mov	r0, r9
   6ce14:	bl	265d8 <__read_chk@plt+0x20154>
   6ce18:	add	r1, sp, #132	; 0x84
   6ce1c:	add	r2, sp, #140	; 0x8c
   6ce20:	rsb	r5, r0, r5
   6ce24:	mov	r0, r9
   6ce28:	bl	2e4b4 <__read_chk@plt+0x28030>
   6ce2c:	subs	ip, r0, #0
   6ce30:	bne	6cfc4 <__read_chk@plt+0x66b40>
   6ce34:	ldr	r3, [sp, #124]	; 0x7c
   6ce38:	mov	r0, r4
   6ce3c:	ldr	r1, [sp, #132]	; 0x84
   6ce40:	ldr	r2, [sp, #140]	; 0x8c
   6ce44:	str	r3, [sp, #56]	; 0x38
   6ce48:	str	r1, [sp, #24]
   6ce4c:	str	r2, [sp, #20]
   6ce50:	str	ip, [sp, #28]
   6ce54:	bl	26778 <__read_chk@plt+0x202f4>
   6ce58:	ldr	ip, [sp, #28]
   6ce5c:	ldr	r1, [sp, #24]
   6ce60:	ldr	r2, [sp, #20]
   6ce64:	str	r5, [sp]
   6ce68:	str	ip, [sp, #4]
   6ce6c:	mov	r3, r0
   6ce70:	ldr	r0, [sp, #56]	; 0x38
   6ce74:	bl	29d78 <__read_chk@plt+0x238f4>
   6ce78:	cmp	r0, #0
   6ce7c:	bne	6ceb8 <__read_chk@plt+0x66a34>
   6ce80:	mov	r5, r0
   6ce84:	cmp	r5, r7
   6ce88:	beq	6d198 <__read_chk@plt+0x66d14>
   6ce8c:	ldr	r0, [r6, r5, lsl #2]
   6ce90:	ldr	r1, [sp, #124]	; 0x7c
   6ce94:	bl	28510 <__read_chk@plt+0x2208c>
   6ce98:	cmp	r0, #0
   6ce9c:	bne	6d184 <__read_chk@plt+0x66d00>
   6cea0:	add	r5, r5, #1
   6cea4:	b	6ce84 <__read_chk@plt+0x66a00>
   6cea8:	ldr	r7, [sp, #44]	; 0x2c
   6ceac:	mov	fp, r9
   6ceb0:	ldr	r6, [sp, #48]	; 0x30
   6ceb4:	mov	r9, sl
   6ceb8:	mov	sl, r0
   6cebc:	b	6cae4 <__read_chk@plt+0x66660>
   6cec0:	bl	265d8 <__read_chk@plt+0x20154>
   6cec4:	cmp	r0, #0
   6cec8:	beq	6ced4 <__read_chk@plt+0x66a50>
   6cecc:	mvn	sl, #0
   6ced0:	b	6cae4 <__read_chk@plt+0x66660>
   6ced4:	mov	r0, r9
   6ced8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6cedc:	mov	r0, r4
   6cee0:	bl	260f8 <__read_chk@plt+0x1fc74>
   6cee4:	subs	r9, r0, #0
   6cee8:	beq	6d620 <__read_chk@plt+0x6719c>
   6ceec:	ldr	r1, [sp, #64]	; 0x40
   6cef0:	bl	26afc <__read_chk@plt+0x20678>
   6cef4:	cmp	r0, #0
   6cef8:	bne	6ceb8 <__read_chk@plt+0x66a34>
   6cefc:	ldr	r3, [pc, #1976]	; 6d6bc <__read_chk@plt+0x67238>
   6cf00:	ldr	r0, [pc, #1976]	; 6d6c0 <__read_chk@plt+0x6723c>
   6cf04:	ldr	r1, [pc, #1976]	; 6d6c4 <__read_chk@plt+0x67240>
   6cf08:	add	r3, pc, r3
   6cf0c:	str	r7, [sp, #44]	; 0x2c
   6cf10:	mov	r7, fp
   6cf14:	str	r6, [sp, #48]	; 0x30
   6cf18:	mov	r6, r9
   6cf1c:	add	r0, pc, r0
   6cf20:	add	r1, pc, r1
   6cf24:	add	r3, r3, #128	; 0x80
   6cf28:	str	r0, [sp, #92]	; 0x5c
   6cf2c:	str	r1, [sp, #96]	; 0x60
   6cf30:	str	r3, [sp, #100]	; 0x64
   6cf34:	str	sl, [sp, #104]	; 0x68
   6cf38:	str	r8, [sp, #108]	; 0x6c
   6cf3c:	ldr	r2, [pc, #1924]	; 6d6c8 <__read_chk@plt+0x67244>
   6cf40:	mov	sl, r6
   6cf44:	mov	r9, r7
   6cf48:	add	r3, sp, #118	; 0x76
   6cf4c:	add	r2, pc, r2
   6cf50:	str	r3, [sp, #84]	; 0x54
   6cf54:	str	r2, [sp, #88]	; 0x58
   6cf58:	mov	r0, sl
   6cf5c:	bl	265d8 <__read_chk@plt+0x20154>
   6cf60:	cmp	r0, #0
   6cf64:	beq	6d204 <__read_chk@plt+0x66d80>
   6cf68:	ldr	r0, [sp, #120]	; 0x78
   6cf6c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6cf70:	mov	r0, sl
   6cf74:	add	r1, sp, #118	; 0x76
   6cf78:	mov	r3, #0
   6cf7c:	str	r3, [sp, #120]	; 0x78
   6cf80:	bl	2e3cc <__read_chk@plt+0x27f48>
   6cf84:	cmp	r0, #0
   6cf88:	bne	6cea8 <__read_chk@plt+0x66a24>
   6cf8c:	mov	r0, sl
   6cf90:	add	r1, sp, #120	; 0x78
   6cf94:	bl	2ed78 <__read_chk@plt+0x288f4>
   6cf98:	cmp	r0, #0
   6cf9c:	bne	6cea8 <__read_chk@plt+0x66a24>
   6cfa0:	ldrb	r1, [sp, #118]	; 0x76
   6cfa4:	sub	r3, r1, #1
   6cfa8:	cmp	r3, #3
   6cfac:	addls	pc, pc, r3, lsl #2
   6cfb0:	b	6d160 <__read_chk@plt+0x66cdc>
   6cfb4:	b	6d0dc <__read_chk@plt+0x66c58>
   6cfb8:	b	6d038 <__read_chk@plt+0x66bb4>
   6cfbc:	b	6d038 <__read_chk@plt+0x66bb4>
   6cfc0:	b	6cfcc <__read_chk@plt+0x66b48>
   6cfc4:	mvn	sl, #3
   6cfc8:	b	6cae4 <__read_chk@plt+0x66660>
   6cfcc:	ldr	r0, [sp, #120]	; 0x78
   6cfd0:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6cfd4:	mov	r3, #0
   6cfd8:	mov	r1, r3
   6cfdc:	mov	r0, sl
   6cfe0:	mov	r2, r3
   6cfe4:	str	r3, [sp, #120]	; 0x78
   6cfe8:	bl	2e4b4 <__read_chk@plt+0x28030>
   6cfec:	cmp	r0, #0
   6cff0:	bne	6cea8 <__read_chk@plt+0x66a24>
   6cff4:	ldr	r0, [sp, #120]	; 0x78
   6cff8:	cmp	r0, #0
   6cffc:	beq	6cf58 <__read_chk@plt+0x66ad4>
   6d000:	bl	265d8 <__read_chk@plt+0x20154>
   6d004:	mov	r6, sl
   6d008:	mov	r7, r9
   6d00c:	cmp	r0, #0
   6d010:	beq	6cf3c <__read_chk@plt+0x66ab8>
   6d014:	ldr	r0, [pc, #1712]	; 6d6cc <__read_chk@plt+0x67248>
   6d018:	mov	r9, sl
   6d01c:	mov	fp, r7
   6d020:	ldr	r6, [sp, #48]	; 0x30
   6d024:	add	r0, pc, r0
   6d028:	ldr	r7, [sp, #44]	; 0x2c
   6d02c:	mvn	sl, #3
   6d030:	bl	4005c <__read_chk@plt+0x39bd8>
   6d034:	b	6cae4 <__read_chk@plt+0x66660>
   6d038:	add	r5, sp, #128	; 0x80
   6d03c:	add	r4, sp, #136	; 0x88
   6d040:	ldr	r0, [sp, #120]	; 0x78
   6d044:	bl	265d8 <__read_chk@plt+0x20154>
   6d048:	cmp	r0, #0
   6d04c:	beq	6cff4 <__read_chk@plt+0x66b70>
   6d050:	ldr	r0, [sp, #120]	; 0x78
   6d054:	mov	r1, r5
   6d058:	mov	r2, r4
   6d05c:	bl	2e564 <__read_chk@plt+0x280e0>
   6d060:	cmp	r0, #0
   6d064:	bne	6cea8 <__read_chk@plt+0x66a24>
   6d068:	ldrb	r3, [sp, #118]	; 0x76
   6d06c:	cmp	r3, #3
   6d070:	beq	6d0a0 <__read_chk@plt+0x66c1c>
   6d074:	cmp	r3, #2
   6d078:	addeq	r0, r9, #28
   6d07c:	beq	6d084 <__read_chk@plt+0x66c00>
   6d080:	add	r0, r9, #32
   6d084:	ldr	r1, [sp, #128]	; 0x80
   6d088:	ldr	r2, [sp, #136]	; 0x88
   6d08c:	bl	6a8d4 <__read_chk@plt+0x64450>
   6d090:	cmp	r0, #0
   6d094:	bne	6cea8 <__read_chk@plt+0x66a24>
   6d098:	str	r0, [sp, #128]	; 0x80
   6d09c:	b	6d040 <__read_chk@plt+0x66bbc>
   6d0a0:	ldr	r3, [sp, #136]	; 0x88
   6d0a4:	cmp	r3, #20
   6d0a8:	beq	6d080 <__read_chk@plt+0x66bfc>
   6d0ac:	ldr	r1, [pc, #1564]	; 6d6d0 <__read_chk@plt+0x6724c>
   6d0b0:	mov	fp, r9
   6d0b4:	ldr	r0, [pc, #1560]	; 6d6d4 <__read_chk@plt+0x67250>
   6d0b8:	mov	r9, sl
   6d0bc:	add	r1, pc, r1
   6d0c0:	ldr	r7, [sp, #44]	; 0x2c
   6d0c4:	add	r0, pc, r0
   6d0c8:	add	r1, r1, #108	; 0x6c
   6d0cc:	ldr	r6, [sp, #48]	; 0x30
   6d0d0:	mvn	sl, #3
   6d0d4:	bl	4005c <__read_chk@plt+0x39bd8>
   6d0d8:	b	6cae4 <__read_chk@plt+0x66660>
   6d0dc:	mov	r3, #0
   6d0e0:	ldr	r6, [sp, #120]	; 0x78
   6d0e4:	str	r3, [sp, #156]	; 0x9c
   6d0e8:	str	r3, [sp, #160]	; 0xa0
   6d0ec:	str	r3, [sp, #164]	; 0xa4
   6d0f0:	bl	25d50 <__read_chk@plt+0x1f8cc>
   6d0f4:	cmp	r0, #0
   6d0f8:	str	r0, [sp, #156]	; 0x9c
   6d0fc:	beq	6d400 <__read_chk@plt+0x66f7c>
   6d100:	add	r7, sp, #148	; 0x94
   6d104:	add	r1, sp, #152	; 0x98
   6d108:	mov	r0, r6
   6d10c:	str	r1, [sp, #64]	; 0x40
   6d110:	add	r2, sp, #152	; 0x98
   6d114:	mov	r1, r7
   6d118:	bl	2e4b4 <__read_chk@plt+0x28030>
   6d11c:	subs	r8, r0, #0
   6d120:	beq	6d350 <__read_chk@plt+0x66ecc>
   6d124:	mov	r4, r8
   6d128:	ldr	r0, [sp, #160]	; 0xa0
   6d12c:	bl	55a8 <free@plt>
   6d130:	ldr	r0, [sp, #164]	; 0xa4
   6d134:	bl	27e40 <__read_chk@plt+0x219bc>
   6d138:	ldr	r0, [sp, #156]	; 0x9c
   6d13c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6d140:	cmp	r4, #0
   6d144:	beq	6cff4 <__read_chk@plt+0x66b70>
   6d148:	mov	fp, r9
   6d14c:	ldr	r7, [sp, #44]	; 0x2c
   6d150:	mov	r9, sl
   6d154:	ldr	r6, [sp, #48]	; 0x30
   6d158:	mov	sl, r4
   6d15c:	b	6cae4 <__read_chk@plt+0x66660>
   6d160:	ldr	r0, [pc, #1392]	; 6d6d8 <__read_chk@plt+0x67254>
   6d164:	mov	fp, r9
   6d168:	ldr	r7, [sp, #44]	; 0x2c
   6d16c:	mov	r9, sl
   6d170:	add	r0, pc, r0
   6d174:	ldr	r6, [sp, #48]	; 0x30
   6d178:	mvn	sl, #3
   6d17c:	bl	4005c <__read_chk@plt+0x39bd8>
   6d180:	b	6cae4 <__read_chk@plt+0x66660>
   6d184:	ldr	r0, [pc, #1360]	; 6d6dc <__read_chk@plt+0x67258>
   6d188:	mvn	sl, #3
   6d18c:	add	r0, pc, r0
   6d190:	bl	4005c <__read_chk@plt+0x39bd8>
   6d194:	b	6cae4 <__read_chk@plt+0x66660>
   6d198:	add	r3, r7, #1
   6d19c:	mov	r0, r6
   6d1a0:	mov	r2, #4
   6d1a4:	str	r3, [sp, #28]
   6d1a8:	mov	r1, r3
   6d1ac:	bl	7a9d4 <__read_chk@plt+0x74550>
   6d1b0:	ldr	r3, [sp, #28]
   6d1b4:	cmp	r0, #0
   6d1b8:	beq	6d620 <__read_chk@plt+0x6719c>
   6d1bc:	ldr	r2, [sp, #124]	; 0x7c
   6d1c0:	mov	r6, r0
   6d1c4:	mov	r5, #1
   6d1c8:	str	r2, [r0, r7, lsl #2]
   6d1cc:	mov	r0, #0
   6d1d0:	mov	r7, r3
   6d1d4:	str	r0, [sp, #124]	; 0x7c
   6d1d8:	b	6cd68 <__read_chk@plt+0x668e4>
   6d1dc:	ldr	r0, [pc, #1276]	; 6d6e0 <__read_chk@plt+0x6725c>
   6d1e0:	add	r0, pc, r0
   6d1e4:	b	6ccdc <__read_chk@plt+0x66858>
   6d1e8:	add	r5, sp, #196	; 0xc4
   6d1ec:	ldr	r1, [pc, #1264]	; 6d6e4 <__read_chk@plt+0x67260>
   6d1f0:	mov	r2, #64	; 0x40
   6d1f4:	add	r1, pc, r1
   6d1f8:	mov	r0, r5
   6d1fc:	bl	7ae18 <__read_chk@plt+0x74994>
   6d200:	b	6ccc0 <__read_chk@plt+0x6683c>
   6d204:	ldr	r6, [sp, #48]	; 0x30
   6d208:	mov	fp, r9
   6d20c:	ldr	r8, [sp, #108]	; 0x6c
   6d210:	mov	r9, sl
   6d214:	ldr	sl, [sp, #104]	; 0x68
   6d218:	mov	r5, r0
   6d21c:	ldr	r7, [sp, #44]	; 0x2c
   6d220:	mov	r4, r6
   6d224:	str	r6, [sp, #44]	; 0x2c
   6d228:	mov	r6, r0
   6d22c:	cmp	r6, r7
   6d230:	beq	6d264 <__read_chk@plt+0x66de0>
   6d234:	mov	r0, fp
   6d238:	ldr	r1, [r4], #4
   6d23c:	bl	6c9e0 <__read_chk@plt+0x6655c>
   6d240:	cmp	r0, #0
   6d244:	moveq	r5, #1
   6d248:	beq	6d25c <__read_chk@plt+0x66dd8>
   6d24c:	ldr	r0, [r4, #-4]
   6d250:	bl	27e40 <__read_chk@plt+0x219bc>
   6d254:	mov	r0, #0
   6d258:	str	r0, [r4, #-4]
   6d25c:	add	r6, r6, #1
   6d260:	b	6d22c <__read_chk@plt+0x66da8>
   6d264:	eor	r4, r5, #1
   6d268:	mov	r3, r5
   6d26c:	cmp	r7, #0
   6d270:	moveq	r4, #0
   6d274:	andne	r4, r4, #1
   6d278:	ldr	r6, [sp, #44]	; 0x2c
   6d27c:	cmp	r4, #0
   6d280:	bne	6d328 <__read_chk@plt+0x66ea4>
   6d284:	ldr	r1, [sp, #36]	; 0x24
   6d288:	cmp	r1, #0
   6d28c:	moveq	r3, #0
   6d290:	andne	r3, r3, #1
   6d294:	cmp	r3, #0
   6d298:	beq	6d320 <__read_chk@plt+0x66e9c>
   6d29c:	mov	r2, r8
   6d2a0:	mov	r3, r4
   6d2a4:	mov	r8, r6
   6d2a8:	ldr	r0, [sp, #36]	; 0x24
   6d2ac:	eor	r1, r3, #1
   6d2b0:	cmp	r4, r0
   6d2b4:	movcs	r1, #0
   6d2b8:	andcc	r1, r1, #1
   6d2bc:	cmp	r1, #0
   6d2c0:	beq	6d310 <__read_chk@plt+0x66e8c>
   6d2c4:	lsl	r6, r4, #2
   6d2c8:	mov	r5, #0
   6d2cc:	cmp	r5, r7
   6d2d0:	beq	6d304 <__read_chk@plt+0x66e80>
   6d2d4:	ldr	r0, [r8, r5, lsl #2]
   6d2d8:	cmp	r0, #0
   6d2dc:	beq	6d2fc <__read_chk@plt+0x66e78>
   6d2e0:	ldr	r3, [sp, #40]	; 0x28
   6d2e4:	ldr	r1, [r3, r6]
   6d2e8:	str	r2, [sp, #20]
   6d2ec:	bl	28510 <__read_chk@plt+0x2208c>
   6d2f0:	ldr	r2, [sp, #20]
   6d2f4:	cmp	r0, #0
   6d2f8:	bne	6d628 <__read_chk@plt+0x671a4>
   6d2fc:	add	r5, r5, #1
   6d300:	b	6d2cc <__read_chk@plt+0x66e48>
   6d304:	mov	r3, #0
   6d308:	add	r4, r4, #1
   6d30c:	b	6d2a8 <__read_chk@plt+0x66e24>
   6d310:	cmp	r3, #0
   6d314:	mov	r6, r8
   6d318:	mov	r8, r2
   6d31c:	beq	6d33c <__read_chk@plt+0x66eb8>
   6d320:	str	fp, [r8]
   6d324:	b	6caec <__read_chk@plt+0x66668>
   6d328:	ldr	r0, [pc, #952]	; 6d6e8 <__read_chk@plt+0x67264>
   6d32c:	mvn	sl, #50	; 0x32
   6d330:	add	r0, pc, r0
   6d334:	bl	4005c <__read_chk@plt+0x39bd8>
   6d338:	b	6cae4 <__read_chk@plt+0x66660>
   6d33c:	ldr	r0, [pc, #936]	; 6d6ec <__read_chk@plt+0x67268>
   6d340:	mvn	sl, #20
   6d344:	add	r0, pc, r0
   6d348:	bl	4005c <__read_chk@plt+0x39bd8>
   6d34c:	b	6cae4 <__read_chk@plt+0x66660>
   6d350:	mov	r1, r8
   6d354:	mov	r2, r8
   6d358:	mov	r0, r6
   6d35c:	bl	2e4b4 <__read_chk@plt+0x28030>
   6d360:	subs	r8, r0, #0
   6d364:	bne	6d124 <__read_chk@plt+0x66ca0>
   6d368:	ldr	r1, [sp, #152]	; 0x98
   6d36c:	cmp	r1, #0
   6d370:	bne	6d608 <__read_chk@plt+0x67184>
   6d374:	add	r3, sp, #119	; 0x77
   6d378:	add	r0, sp, #156	; 0x9c
   6d37c:	add	r1, sp, #168	; 0xa8
   6d380:	add	r2, sp, #160	; 0xa0
   6d384:	str	r3, [sp, #68]	; 0x44
   6d388:	str	r0, [sp, #72]	; 0x48
   6d38c:	str	r1, [sp, #76]	; 0x4c
   6d390:	str	r2, [sp, #80]	; 0x50
   6d394:	mov	r0, r6
   6d398:	bl	265d8 <__read_chk@plt+0x20154>
   6d39c:	cmp	r0, #0
   6d3a0:	beq	6d124 <__read_chk@plt+0x66ca0>
   6d3a4:	ldr	r0, [sp, #156]	; 0x9c
   6d3a8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6d3ac:	mov	r0, r6
   6d3b0:	add	r1, sp, #119	; 0x77
   6d3b4:	mov	r3, #0
   6d3b8:	str	r3, [sp, #156]	; 0x9c
   6d3bc:	bl	2e3cc <__read_chk@plt+0x27f48>
   6d3c0:	cmp	r0, #0
   6d3c4:	bne	6d5ec <__read_chk@plt+0x67168>
   6d3c8:	mov	r0, r6
   6d3cc:	add	r1, sp, #156	; 0x9c
   6d3d0:	bl	2ed78 <__read_chk@plt+0x288f4>
   6d3d4:	cmp	r0, #0
   6d3d8:	bne	6d5ec <__read_chk@plt+0x67168>
   6d3dc:	ldrb	r1, [sp, #119]	; 0x77
   6d3e0:	sub	r3, r1, #32
   6d3e4:	cmp	r3, #3
   6d3e8:	addls	pc, pc, r3, lsl #2
   6d3ec:	b	6d684 <__read_chk@plt+0x67200>
   6d3f0:	b	6d630 <__read_chk@plt+0x671ac>
   6d3f4:	b	6d5a4 <__read_chk@plt+0x67120>
   6d3f8:	b	6d468 <__read_chk@plt+0x66fe4>
   6d3fc:	b	6d418 <__read_chk@plt+0x66f94>
   6d400:	mov	fp, r9
   6d404:	ldr	r7, [sp, #44]	; 0x2c
   6d408:	mov	r9, sl
   6d40c:	ldr	r6, [sp, #48]	; 0x30
   6d410:	mvn	sl, #1
   6d414:	b	6cae4 <__read_chk@plt+0x66660>
   6d418:	ldr	r0, [sp, #156]	; 0x9c
   6d41c:	bl	265d8 <__read_chk@plt+0x20154>
   6d420:	cmp	r0, #0
   6d424:	beq	6d53c <__read_chk@plt+0x670b8>
   6d428:	ldr	r0, [sp, #156]	; 0x9c
   6d42c:	add	r1, sp, #160	; 0xa0
   6d430:	mov	r2, #0
   6d434:	bl	2e644 <__read_chk@plt+0x281c0>
   6d438:	cmp	r0, #0
   6d43c:	bne	6d5ec <__read_chk@plt+0x67168>
   6d440:	mov	r0, r9
   6d444:	ldr	r1, [sp, #164]	; 0xa4
   6d448:	ldr	r2, [sp, #160]	; 0xa0
   6d44c:	bl	6b9a0 <__read_chk@plt+0x6551c>
   6d450:	subs	r4, r0, #0
   6d454:	bne	6d67c <__read_chk@plt+0x671f8>
   6d458:	ldr	r0, [sp, #160]	; 0xa0
   6d45c:	bl	55a8 <free@plt>
   6d460:	str	r4, [sp, #160]	; 0xa0
   6d464:	b	6d418 <__read_chk@plt+0x66f94>
   6d468:	bl	6d914 <__read_chk@plt+0x67490>
   6d46c:	subs	fp, r0, #0
   6d470:	beq	6d59c <__read_chk@plt+0x67118>
   6d474:	ldr	r0, [sp, #156]	; 0x9c
   6d478:	add	r1, sp, #176	; 0xb0
   6d47c:	bl	2e224 <__read_chk@plt+0x27da0>
   6d480:	cmp	r0, #0
   6d484:	bne	6d594 <__read_chk@plt+0x67110>
   6d488:	ldr	r0, [sp, #156]	; 0x9c
   6d48c:	mov	r1, r7
   6d490:	add	r2, sp, #152	; 0x98
   6d494:	bl	2ef9c <__read_chk@plt+0x28b18>
   6d498:	cmp	r0, #0
   6d49c:	bne	6d594 <__read_chk@plt+0x67110>
   6d4a0:	mov	r0, fp
   6d4a4:	ldr	r1, [sp, #148]	; 0x94
   6d4a8:	ldr	r2, [sp, #152]	; 0x98
   6d4ac:	bl	6dc24 <__read_chk@plt+0x677a0>
   6d4b0:	cmp	r0, #0
   6d4b4:	bne	6d55c <__read_chk@plt+0x670d8>
   6d4b8:	mov	r0, fp
   6d4bc:	bl	6dac4 <__read_chk@plt+0x67640>
   6d4c0:	mov	r2, #0
   6d4c4:	mov	r4, r2
   6d4c8:	str	r2, [sp, #168]	; 0xa8
   6d4cc:	mov	r5, r2
   6d4d0:	str	r2, [sp, #172]	; 0xac
   6d4d4:	mov	r3, #0
   6d4d8:	mov	r2, r0
   6d4dc:	strd	r2, [sp, #56]	; 0x38
   6d4e0:	ldrd	r2, [sp, #56]	; 0x38
   6d4e4:	cmp	r5, r3
   6d4e8:	cmpeq	r4, r2
   6d4ec:	bcs	6d534 <__read_chk@plt+0x670b0>
   6d4f0:	orrs	r3, r4, r5
   6d4f4:	beq	6d50c <__read_chk@plt+0x67088>
   6d4f8:	ldrd	r2, [sp, #176]	; 0xb0
   6d4fc:	adds	r2, r2, r4
   6d500:	adc	r3, r3, r5
   6d504:	orrs	r0, r2, r3
   6d508:	beq	6d5f4 <__read_chk@plt+0x67170>
   6d50c:	mov	r1, r4
   6d510:	mov	r0, fp
   6d514:	bl	6d9d0 <__read_chk@plt+0x6754c>
   6d518:	cmp	r0, #0
   6d51c:	bne	6d56c <__read_chk@plt+0x670e8>
   6d520:	ldrd	r4, [sp, #168]	; 0xa8
   6d524:	adds	r4, r4, #1
   6d528:	adc	r5, r5, #0
   6d52c:	strd	r4, [sp, #168]	; 0xa8
   6d530:	b	6d4e0 <__read_chk@plt+0x6705c>
   6d534:	mov	r0, fp
   6d538:	bl	6d978 <__read_chk@plt+0x674f4>
   6d53c:	ldr	r0, [sp, #156]	; 0x9c
   6d540:	bl	265d8 <__read_chk@plt+0x20154>
   6d544:	cmp	r0, #0
   6d548:	beq	6d394 <__read_chk@plt+0x66f10>
   6d54c:	ldr	r0, [sp, #92]	; 0x5c
   6d550:	mvn	r8, #3
   6d554:	bl	4005c <__read_chk@plt+0x39bd8>
   6d558:	b	6d124 <__read_chk@plt+0x66ca0>
   6d55c:	mvn	r4, #3
   6d560:	mov	r0, fp
   6d564:	bl	6d978 <__read_chk@plt+0x674f4>
   6d568:	b	6d128 <__read_chk@plt+0x66ca4>
   6d56c:	ldrd	r4, [sp, #168]	; 0xa8
   6d570:	mov	r0, r9
   6d574:	ldrd	r2, [sp, #176]	; 0xb0
   6d578:	ldr	r1, [sp, #164]	; 0xa4
   6d57c:	adds	r2, r2, r4
   6d580:	adc	r3, r3, r5
   6d584:	strd	r2, [sp]
   6d588:	bl	6b420 <__read_chk@plt+0x64f9c>
   6d58c:	cmp	r0, #0
   6d590:	beq	6d520 <__read_chk@plt+0x6709c>
   6d594:	mov	r4, r0
   6d598:	b	6d560 <__read_chk@plt+0x670dc>
   6d59c:	mvn	r8, #1
   6d5a0:	b	6d124 <__read_chk@plt+0x66ca0>
   6d5a4:	ldr	r0, [sp, #156]	; 0x9c
   6d5a8:	add	r1, sp, #176	; 0xb0
   6d5ac:	bl	2e224 <__read_chk@plt+0x27da0>
   6d5b0:	cmp	r0, #0
   6d5b4:	bne	6d5ec <__read_chk@plt+0x67168>
   6d5b8:	ldr	r0, [sp, #156]	; 0x9c
   6d5bc:	ldr	r1, [sp, #52]	; 0x34
   6d5c0:	bl	2e224 <__read_chk@plt+0x27da0>
   6d5c4:	cmp	r0, #0
   6d5c8:	bne	6d5ec <__read_chk@plt+0x67168>
   6d5cc:	ldrd	r4, [sp, #184]	; 0xb8
   6d5d0:	mov	r0, r9
   6d5d4:	ldrd	r2, [sp, #176]	; 0xb0
   6d5d8:	ldr	r1, [sp, #164]	; 0xa4
   6d5dc:	strd	r4, [sp]
   6d5e0:	bl	6b420 <__read_chk@plt+0x64f9c>
   6d5e4:	cmp	r0, #0
   6d5e8:	beq	6d53c <__read_chk@plt+0x670b8>
   6d5ec:	mov	r8, r0
   6d5f0:	b	6d124 <__read_chk@plt+0x66ca0>
   6d5f4:	ldr	r0, [sp, #88]	; 0x58
   6d5f8:	mvn	r4, #3
   6d5fc:	ldr	r1, [sp, #100]	; 0x64
   6d600:	bl	4005c <__read_chk@plt+0x39bd8>
   6d604:	b	6d560 <__read_chk@plt+0x670dc>
   6d608:	ldr	r0, [sp, #148]	; 0x94
   6d60c:	add	r2, sp, #164	; 0xa4
   6d610:	bl	2be4c <__read_chk@plt+0x259c8>
   6d614:	cmp	r0, #0
   6d618:	bne	6d5ec <__read_chk@plt+0x67168>
   6d61c:	b	6d374 <__read_chk@plt+0x66ef0>
   6d620:	mvn	sl, #1
   6d624:	b	6cae4 <__read_chk@plt+0x66660>
   6d628:	mov	r3, #1
   6d62c:	b	6d308 <__read_chk@plt+0x66e84>
   6d630:	ldr	r0, [sp, #156]	; 0x9c
   6d634:	bl	265d8 <__read_chk@plt+0x20154>
   6d638:	cmp	r0, #0
   6d63c:	beq	6d53c <__read_chk@plt+0x670b8>
   6d640:	ldr	r0, [sp, #156]	; 0x9c
   6d644:	add	r1, sp, #168	; 0xa8
   6d648:	bl	2e224 <__read_chk@plt+0x27da0>
   6d64c:	cmp	r0, #0
   6d650:	bne	6d5ec <__read_chk@plt+0x67168>
   6d654:	ldrd	r4, [sp, #168]	; 0xa8
   6d658:	mov	r0, r9
   6d65c:	ldr	r1, [sp, #164]	; 0xa4
   6d660:	mov	r2, r4
   6d664:	mov	r3, r5
   6d668:	strd	r4, [sp]
   6d66c:	bl	6b420 <__read_chk@plt+0x64f9c>
   6d670:	cmp	r0, #0
   6d674:	beq	6d630 <__read_chk@plt+0x671ac>
   6d678:	b	6d5ec <__read_chk@plt+0x67168>
   6d67c:	mov	r8, r4
   6d680:	b	6d124 <__read_chk@plt+0x66ca0>
   6d684:	ldr	r0, [sp, #96]	; 0x60
   6d688:	mvn	r8, #3
   6d68c:	bl	4005c <__read_chk@plt+0x39bd8>
   6d690:	b	6d124 <__read_chk@plt+0x66ca0>
   6d694:			; <UNDEFINED> instruction: 0x00053eb8
   6d698:	andeq	r0, r0, r8, asr #11
   6d69c:	andeq	r2, r2, r0, asr #5
   6d6a0:	muleq	r2, r4, r1
   6d6a4:	muleq	r2, ip, r2
   6d6a8:	andeq	r2, r2, r0, lsl #5
   6d6ac:	andeq	r2, r2, ip, ror #3
   6d6b0:	andeq	ip, r1, ip, ror #31
   6d6b4:	andeq	r2, r2, r8, asr #3
   6d6b8:	andeq	r2, r2, r8, lsl r1
   6d6bc:	andeq	r1, r2, ip, asr lr
   6d6c0:	andeq	r2, r2, ip, asr r0
   6d6c4:	andeq	r2, r2, r0, lsr r0
   6d6c8:	andeq	r1, r2, ip, ror #31
   6d6cc:			; <UNDEFINED> instruction: 0x00021fb4
   6d6d0:	andeq	r1, r2, r8, lsr #25
   6d6d4:	andeq	r1, r2, r4, ror #29
   6d6d8:	andeq	r1, r2, ip, asr #28
   6d6dc:	andeq	r1, r2, r0, lsl #27
   6d6e0:	andeq	r2, r1, ip, lsr #24
   6d6e4:	andeq	r1, r2, r0, lsr #25
   6d6e8:	andeq	r1, r2, ip, asr #25
   6d6ec:	andeq	r1, r2, r0, ror #25
   6d6f0:	ldr	r3, [pc, #332]	; 6d844 <__read_chk@plt+0x673c0>
   6d6f4:	ldr	r2, [pc, #332]	; 6d848 <__read_chk@plt+0x673c4>
   6d6f8:	add	r3, pc, r3
   6d6fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6d700:	subs	r7, r0, #0
   6d704:	ldr	r4, [r3, r2]
   6d708:	sub	sp, sp, #8
   6d70c:	mov	r5, #0
   6d710:	mov	r8, r1
   6d714:	str	r5, [sp]
   6d718:	moveq	r0, r7
   6d71c:	ldr	r3, [r4]
   6d720:	str	r3, [sp, #4]
   6d724:	beq	6d7b0 <__read_chk@plt+0x6732c>
   6d728:	bl	25d50 <__read_chk@plt+0x1f8cc>
   6d72c:	subs	r6, r0, #0
   6d730:	beq	6d838 <__read_chk@plt+0x673b4>
   6d734:	mov	r0, r7
   6d738:	mov	r1, r5
   6d73c:	bl	5c44 <open64@plt>
   6d740:	cmn	r0, #1
   6d744:	mov	r9, r0
   6d748:	beq	6d788 <__read_chk@plt+0x67304>
   6d74c:	mov	r1, r6
   6d750:	bl	311d8 <__read_chk@plt+0x2ad54>
   6d754:	subs	sl, r0, #0
   6d758:	beq	6d7c8 <__read_chk@plt+0x67344>
   6d75c:	bl	6214 <__errno_location@plt>
   6d760:	ldr	r5, [r0]
   6d764:	mov	r0, r9
   6d768:	bl	5a1c <close@plt>
   6d76c:	mov	r0, r6
   6d770:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6d774:	ldr	r0, [sp]
   6d778:	bl	6adc4 <__read_chk@plt+0x64940>
   6d77c:	bl	6214 <__errno_location@plt>
   6d780:	mov	r7, r0
   6d784:	b	6d7a8 <__read_chk@plt+0x67324>
   6d788:	bl	6214 <__errno_location@plt>
   6d78c:	mvn	sl, #23
   6d790:	mov	r7, r0
   6d794:	mov	r0, r6
   6d798:	ldr	r5, [r7]
   6d79c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6d7a0:	ldr	r0, [sp]
   6d7a4:	bl	6adc4 <__read_chk@plt+0x64940>
   6d7a8:	mov	r0, sl
   6d7ac:	str	r5, [r7]
   6d7b0:	ldr	r1, [sp, #4]
   6d7b4:	ldr	r3, [r4]
   6d7b8:	cmp	r1, r3
   6d7bc:	bne	6d840 <__read_chk@plt+0x673bc>
   6d7c0:	add	sp, sp, #8
   6d7c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6d7c8:	mov	r2, sl
   6d7cc:	mov	r3, sl
   6d7d0:	mov	r0, r6
   6d7d4:	mov	r1, sp
   6d7d8:	bl	6ca3c <__read_chk@plt+0x665b8>
   6d7dc:	subs	sl, r0, #0
   6d7e0:	bne	6d764 <__read_chk@plt+0x672e0>
   6d7e4:	ldr	r1, [pc, #96]	; 6d84c <__read_chk@plt+0x673c8>
   6d7e8:	mov	r2, r7
   6d7ec:	ldr	r0, [pc, #92]	; 6d850 <__read_chk@plt+0x673cc>
   6d7f0:	add	r1, pc, r1
   6d7f4:	add	r0, pc, r0
   6d7f8:	add	r1, r1, #148	; 0x94
   6d7fc:	bl	40248 <__read_chk@plt+0x39dc4>
   6d800:	mov	r1, r8
   6d804:	ldr	r0, [sp]
   6d808:	bl	6c9e0 <__read_chk@plt+0x6655c>
   6d80c:	mov	sl, r0
   6d810:	mov	r0, r9
   6d814:	bl	5a1c <close@plt>
   6d818:	mov	r0, r6
   6d81c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   6d820:	ldr	r0, [sp]
   6d824:	bl	6adc4 <__read_chk@plt+0x64940>
   6d828:	cmp	sl, #0
   6d82c:	moveq	r0, sl
   6d830:	beq	6d7b0 <__read_chk@plt+0x6732c>
   6d834:	b	6d77c <__read_chk@plt+0x672f8>
   6d838:	mvn	r0, #1
   6d83c:	b	6d7b0 <__read_chk@plt+0x6732c>
   6d840:	bl	5d64 <__stack_chk_fail@plt>
   6d844:	andeq	r3, r5, r4, lsl #4
   6d848:	andeq	r0, r0, r8, asr #11
   6d84c:	andeq	r1, r2, r4, ror r5
   6d850:	andeq	r1, r2, r4, asr r8
   6d854:	push	{r3, r4, r5, lr}
   6d858:	mov	r4, r0
   6d85c:	ldr	r3, [r0, #4]
   6d860:	ldr	r2, [r0, #8]
   6d864:	cmp	r2, r3
   6d868:	bcs	6d8cc <__read_chk@plt+0x67448>
   6d86c:	cmp	r1, #16777216	; 0x1000000
   6d870:	bhi	6d8cc <__read_chk@plt+0x67448>
   6d874:	lsr	r5, r1, #5
   6d878:	add	r5, r5, #1
   6d87c:	cmp	r3, r5
   6d880:	bcc	6d88c <__read_chk@plt+0x67408>
   6d884:	mov	r0, #0
   6d888:	pop	{r3, r4, r5, pc}
   6d88c:	ldr	r0, [r0]
   6d890:	mov	r1, r5
   6d894:	mov	r2, #4
   6d898:	bl	7a9d4 <__read_chk@plt+0x74550>
   6d89c:	cmp	r0, #0
   6d8a0:	beq	6d8cc <__read_chk@plt+0x67448>
   6d8a4:	ldr	r3, [r4, #4]
   6d8a8:	mov	r1, #0
   6d8ac:	str	r0, [r4]
   6d8b0:	rsb	r2, r3, r5
   6d8b4:	add	r0, r0, r3, lsl #2
   6d8b8:	lsl	r2, r2, #2
   6d8bc:	bl	5944 <memset@plt>
   6d8c0:	str	r5, [r4, #4]
   6d8c4:	mov	r0, #0
   6d8c8:	pop	{r3, r4, r5, pc}
   6d8cc:	mvn	r0, #0
   6d8d0:	pop	{r3, r4, r5, pc}
   6d8d4:	ldr	r3, [r0, #8]
   6d8d8:	cmp	r3, #0
   6d8dc:	bxeq	lr
   6d8e0:	ldr	r1, [r0]
   6d8e4:	add	r2, r1, r3, lsl #2
   6d8e8:	ldr	r1, [r1, r3, lsl #2]
   6d8ec:	cmp	r1, #0
   6d8f0:	bxne	lr
   6d8f4:	sub	r3, r3, #1
   6d8f8:	str	r3, [r0, #8]
   6d8fc:	cmp	r3, #0
   6d900:	bxeq	lr
   6d904:	ldr	r1, [r2, #-4]!
   6d908:	cmp	r1, #0
   6d90c:	beq	6d8f4 <__read_chk@plt+0x67470>
   6d910:	bx	lr
   6d914:	push	{r3, r4, r5, lr}
   6d918:	mov	r0, #1
   6d91c:	mov	r1, #12
   6d920:	bl	5f80 <calloc@plt>
   6d924:	subs	r4, r0, #0
   6d928:	beq	6d960 <__read_chk@plt+0x674dc>
   6d92c:	mov	r0, #1
   6d930:	mov	r1, #4
   6d934:	bl	5f80 <calloc@plt>
   6d938:	cmp	r0, #0
   6d93c:	mov	r5, r0
   6d940:	str	r0, [r4]
   6d944:	beq	6d968 <__read_chk@plt+0x674e4>
   6d948:	mov	r2, #1
   6d94c:	mov	r3, #0
   6d950:	str	r2, [r4, #4]
   6d954:	mov	r0, r4
   6d958:	str	r3, [r4, #8]
   6d95c:	pop	{r3, r4, r5, pc}
   6d960:	mov	r0, r4
   6d964:	pop	{r3, r4, r5, pc}
   6d968:	mov	r0, r4
   6d96c:	bl	55a8 <free@plt>
   6d970:	mov	r0, r5
   6d974:	pop	{r3, r4, r5, pc}
   6d978:	push	{r4, lr}
   6d97c:	subs	r4, r0, #0
   6d980:	beq	6d9a0 <__read_chk@plt+0x6751c>
   6d984:	ldr	r0, [r4]
   6d988:	cmp	r0, #0
   6d98c:	beq	6d9a0 <__read_chk@plt+0x6751c>
   6d990:	ldr	r1, [r4, #4]
   6d994:	bl	7b7fc <__read_chk@plt+0x75378>
   6d998:	ldr	r0, [r4]
   6d99c:	bl	55a8 <free@plt>
   6d9a0:	mov	r0, r4
   6d9a4:	pop	{r4, lr}
   6d9a8:	b	55a8 <free@plt>
   6d9ac:	push	{r4, lr}
   6d9b0:	mov	r4, r0
   6d9b4:	ldm	r0, {r0, r2}
   6d9b8:	mov	r1, #0
   6d9bc:	lsl	r2, r2, #2
   6d9c0:	bl	5944 <memset@plt>
   6d9c4:	mov	r3, #0
   6d9c8:	str	r3, [r4, #8]
   6d9cc:	pop	{r4, pc}
   6d9d0:	ldr	r2, [r0, #8]
   6d9d4:	ldr	r3, [r0, #4]
   6d9d8:	cmp	r2, r3
   6d9dc:	bcs	6da0c <__read_chk@plt+0x67588>
   6d9e0:	cmp	r3, #0
   6d9e4:	beq	6da14 <__read_chk@plt+0x67590>
   6d9e8:	lsr	ip, r1, #5
   6d9ec:	cmp	r2, ip
   6d9f0:	bcc	6da0c <__read_chk@plt+0x67588>
   6d9f4:	ldr	r3, [r0]
   6d9f8:	and	r1, r1, #31
   6d9fc:	ldr	r0, [r3, ip, lsl #2]
   6da00:	lsr	r0, r0, r1
   6da04:	and	r0, r0, #1
   6da08:	bx	lr
   6da0c:	mov	r0, #0
   6da10:	bx	lr
   6da14:	mov	r0, r3
   6da18:	bx	lr
   6da1c:	push	{r3, r4, r5, lr}
   6da20:	mov	r4, r0
   6da24:	mov	r5, r1
   6da28:	bl	6d854 <__read_chk@plt+0x673d0>
   6da2c:	cmp	r0, #0
   6da30:	popne	{r3, r4, r5, pc}
   6da34:	ldr	r2, [r4, #8]
   6da38:	lsr	r3, r5, #5
   6da3c:	mov	ip, #1
   6da40:	and	r5, r5, #31
   6da44:	cmp	r3, r2
   6da48:	ldr	r2, [r4]
   6da4c:	strhi	r3, [r4, #8]
   6da50:	mov	r0, #0
   6da54:	ldr	r1, [r2, r3, lsl #2]
   6da58:	orr	r5, r1, ip, lsl r5
   6da5c:	str	r5, [r2, r3, lsl #2]
   6da60:	pop	{r3, r4, r5, pc}
   6da64:	push	{r4, r5}
   6da68:	ldr	r2, [r0, #8]
   6da6c:	ldr	ip, [r0, #4]
   6da70:	cmp	r2, ip
   6da74:	bcs	6dab4 <__read_chk@plt+0x67630>
   6da78:	cmp	r1, #16777216	; 0x1000000
   6da7c:	bhi	6dab4 <__read_chk@plt+0x67630>
   6da80:	lsr	ip, r1, #5
   6da84:	cmp	r2, ip
   6da88:	bcc	6dab4 <__read_chk@plt+0x67630>
   6da8c:	ldr	r2, [r0]
   6da90:	and	r1, r1, #31
   6da94:	mov	r5, #1
   6da98:	ldr	r4, [r2, ip, lsl #2]
   6da9c:	bic	r1, r4, r5, lsl r1
   6daa0:	str	r1, [r2, ip, lsl #2]
   6daa4:	ldr	r2, [r0, #8]
   6daa8:	ldr	r3, [r0, #4]
   6daac:	cmp	r2, r3
   6dab0:	bcc	6dabc <__read_chk@plt+0x67638>
   6dab4:	pop	{r4, r5}
   6dab8:	bx	lr
   6dabc:	pop	{r4, r5}
   6dac0:	b	6d8d4 <__read_chk@plt+0x67450>
   6dac4:	push	{r4, lr}
   6dac8:	mov	r4, r0
   6dacc:	ldr	r2, [r0, #8]
   6dad0:	ldr	r3, [r0, #4]
   6dad4:	cmp	r2, r3
   6dad8:	bcc	6dae4 <__read_chk@plt+0x67660>
   6dadc:	mov	r0, #0
   6dae0:	pop	{r4, pc}
   6dae4:	bl	6d8d4 <__read_chk@plt+0x67450>
   6dae8:	ldr	r0, [r4, #8]
   6daec:	ldr	r3, [r4, #4]
   6daf0:	cmp	r0, r3
   6daf4:	bcs	6dadc <__read_chk@plt+0x67658>
   6daf8:	cmp	r3, #0
   6dafc:	beq	6dadc <__read_chk@plt+0x67658>
   6db00:	cmp	r0, #0
   6db04:	ldr	r3, [r4]
   6db08:	beq	6db30 <__read_chk@plt+0x676ac>
   6db0c:	ldr	r3, [r3, r0, lsl #2]
   6db10:	add	r0, r0, #1
   6db14:	cmp	r3, #0
   6db18:	lsl	r0, r0, #5
   6db1c:	poplt	{r4, pc}
   6db20:	lsls	r3, r3, #1
   6db24:	sub	r0, r0, #1
   6db28:	bpl	6db20 <__read_chk@plt+0x6769c>
   6db2c:	pop	{r4, pc}
   6db30:	ldr	r2, [r3]
   6db34:	cmp	r2, #0
   6db38:	bne	6db0c <__read_chk@plt+0x67688>
   6db3c:	b	6dadc <__read_chk@plt+0x67658>
   6db40:	push	{r3, lr}
   6db44:	bl	6dac4 <__read_chk@plt+0x67640>
   6db48:	add	r0, r0, #7
   6db4c:	lsr	r0, r0, #3
   6db50:	pop	{r3, pc}
   6db54:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6db58:	mov	r9, r1
   6db5c:	mov	r4, r2
   6db60:	mov	r6, r0
   6db64:	bl	6dac4 <__read_chk@plt+0x67640>
   6db68:	add	r0, r0, #7
   6db6c:	lsr	r1, r0, #3
   6db70:	cmp	r4, r1
   6db74:	bcc	6dc1c <__read_chk@plt+0x67798>
   6db78:	ldmib	r6, {r3, ip}
   6db7c:	cmp	ip, r3
   6db80:	bcs	6dc1c <__read_chk@plt+0x67798>
   6db84:	cmp	r1, r4
   6db88:	movcc	r0, r1
   6db8c:	movcs	r0, r4
   6db90:	cmn	ip, #1
   6db94:	subne	sl, r1, #1
   6db98:	movne	r4, #0
   6db9c:	movne	r3, r4
   6dba0:	beq	6dc14 <__read_chk@plt+0x67790>
   6dba4:	cmp	r3, r0
   6dba8:	bcs	6dc04 <__read_chk@plt+0x67780>
   6dbac:	ldr	r2, [r6]
   6dbb0:	rsb	ip, r3, r1
   6dbb4:	rsb	r5, r3, sl
   6dbb8:	add	r8, r3, #4
   6dbbc:	add	ip, r9, ip
   6dbc0:	lsl	r7, r4, #2
   6dbc4:	ldr	fp, [r2, r4, lsl #2]
   6dbc8:	add	r3, r3, #1
   6dbcc:	mov	r2, #8
   6dbd0:	strb	fp, [r9, r5]
   6dbd4:	cmp	r3, r0
   6dbd8:	beq	6dc00 <__read_chk@plt+0x6777c>
   6dbdc:	ldr	r5, [r6]
   6dbe0:	add	r3, r3, #1
   6dbe4:	cmp	r3, r8
   6dbe8:	sub	ip, ip, #1
   6dbec:	ldr	r5, [r5, r7]
   6dbf0:	lsr	r5, r5, r2
   6dbf4:	add	r2, r2, #8
   6dbf8:	strb	r5, [ip, #-1]
   6dbfc:	bne	6dbd4 <__read_chk@plt+0x67750>
   6dc00:	ldr	ip, [r6, #8]
   6dc04:	add	r4, r4, #1
   6dc08:	add	r2, ip, #1
   6dc0c:	cmp	r2, r4
   6dc10:	bhi	6dba4 <__read_chk@plt+0x67720>
   6dc14:	mov	r0, #0
   6dc18:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dc1c:	mvn	r0, #0
   6dc20:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dc24:	cmp	r2, #2097152	; 0x200000
   6dc28:	push	{r3, r4, r5, r6, r7, lr}
   6dc2c:	mov	r4, r2
   6dc30:	mov	r5, r1
   6dc34:	mov	r7, r0
   6dc38:	bhi	6dccc <__read_chk@plt+0x67848>
   6dc3c:	lsl	r1, r2, #3
   6dc40:	bl	6d854 <__read_chk@plt+0x673d0>
   6dc44:	cmp	r0, #0
   6dc48:	popne	{r3, r4, r5, r6, r7, pc}
   6dc4c:	mov	r0, r7
   6dc50:	bl	6d9ac <__read_chk@plt+0x67528>
   6dc54:	cmp	r4, #0
   6dc58:	beq	6dcb8 <__read_chk@plt+0x67834>
   6dc5c:	add	ip, r4, #3
   6dc60:	add	r2, r5, r4
   6dc64:	and	r3, ip, #3
   6dc68:	mov	r1, r5
   6dc6c:	lsr	ip, ip, #2
   6dc70:	lsl	r3, r3, #3
   6dc74:	sub	ip, ip, #1
   6dc78:	str	ip, [r7, #8]
   6dc7c:	ldr	r4, [r7]
   6dc80:	cmp	r3, #0
   6dc84:	ldrb	r6, [r1], #1
   6dc88:	ldr	r5, [r4, ip, lsl #2]
   6dc8c:	orr	r5, r5, r6, lsl r3
   6dc90:	sub	r3, r3, #8
   6dc94:	str	r5, [r4, ip, lsl #2]
   6dc98:	moveq	r3, #24
   6dc9c:	subeq	ip, ip, #1
   6dca0:	cmp	r1, r2
   6dca4:	bne	6dc7c <__read_chk@plt+0x677f8>
   6dca8:	ldr	r2, [r7, #8]
   6dcac:	ldr	r3, [r7, #4]
   6dcb0:	cmp	r2, r3
   6dcb4:	bcc	6dcc0 <__read_chk@plt+0x6783c>
   6dcb8:	mov	r0, #0
   6dcbc:	pop	{r3, r4, r5, r6, r7, pc}
   6dcc0:	mov	r0, r7
   6dcc4:	bl	6d8d4 <__read_chk@plt+0x67450>
   6dcc8:	b	6dcb8 <__read_chk@plt+0x67834>
   6dccc:	mvn	r0, #0
   6dcd0:	pop	{r3, r4, r5, r6, r7, pc}
   6dcd4:	cmp	r1, #0
   6dcd8:	beq	6dd10 <__read_chk@plt+0x6788c>
   6dcdc:	ldr	ip, [pc, #52]	; 6dd18 <__read_chk@plt+0x67894>
   6dce0:	mov	r3, r0
   6dce4:	add	r1, r0, r1
   6dce8:	mov	r0, #0
   6dcec:	add	ip, pc, ip
   6dcf0:	ldrb	r2, [r3], #1
   6dcf4:	eor	r2, r2, r0
   6dcf8:	cmp	r3, r1
   6dcfc:	uxtb	r2, r2
   6dd00:	ldr	r2, [ip, r2, lsl #2]
   6dd04:	eor	r0, r2, r0, lsr #8
   6dd08:	bne	6dcf0 <__read_chk@plt+0x6786c>
   6dd0c:	bx	lr
   6dd10:	mov	r0, r1
   6dd14:	bx	lr
   6dd18:	andeq	r1, r2, r0, ror r3
   6dd1c:	ldr	r3, [pc, #244]	; 6de18 <__read_chk@plt+0x67994>
   6dd20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6dd24:	mov	r4, r1
   6dd28:	ldr	r1, [pc, #236]	; 6de1c <__read_chk@plt+0x67998>
   6dd2c:	add	r3, pc, r3
   6dd30:	add	r5, r4, r2
   6dd34:	sub	sp, sp, #36	; 0x24
   6dd38:	cmp	r4, r5
   6dd3c:	mov	r6, r0
   6dd40:	ldr	r1, [r3, r1]
   6dd44:	ldr	r3, [r1]
   6dd48:	str	r1, [sp, #4]
   6dd4c:	str	r3, [sp, #28]
   6dd50:	bcs	6de0c <__read_chk@plt+0x67988>
   6dd54:	add	sl, sp, #20
   6dd58:	add	r9, sp, #24
   6dd5c:	add	r8, sp, #12
   6dd60:	add	r7, sp, #16
   6dd64:	mov	fp, #0
   6dd68:	b	6dda0 <__read_chk@plt+0x6791c>
   6dd6c:	mov	r1, #4
   6dd70:	mov	r0, r8
   6dd74:	eor	r3, fp, #1
   6dd78:	str	r3, [sp, #12]
   6dd7c:	bl	6dcd4 <__read_chk@plt+0x67850>
   6dd80:	mov	r1, #4
   6dd84:	add	r4, r4, #8
   6dd88:	str	r0, [sp, #16]
   6dd8c:	mov	r0, r7
   6dd90:	bl	6dcd4 <__read_chk@plt+0x67850>
   6dd94:	cmp	r4, r5
   6dd98:	mov	fp, r0
   6dd9c:	bcs	6dde8 <__read_chk@plt+0x67964>
   6dda0:	mov	r0, r6
   6dda4:	mov	r1, r4
   6dda8:	mov	r2, #8
   6ddac:	bl	6298 <memcmp@plt>
   6ddb0:	cmp	r0, #0
   6ddb4:	beq	6dd6c <__read_chk@plt+0x678e8>
   6ddb8:	mov	r1, #4
   6ddbc:	mov	r0, sl
   6ddc0:	str	fp, [sp, #20]
   6ddc4:	bl	6dcd4 <__read_chk@plt+0x67850>
   6ddc8:	mov	r1, #4
   6ddcc:	add	r4, r4, #8
   6ddd0:	str	r0, [sp, #24]
   6ddd4:	mov	r0, r9
   6ddd8:	bl	6dcd4 <__read_chk@plt+0x67850>
   6dddc:	cmp	r4, r5
   6dde0:	mov	fp, r0
   6dde4:	bcc	6dda0 <__read_chk@plt+0x6791c>
   6dde8:	rsbs	r0, fp, #1
   6ddec:	movcc	r0, #0
   6ddf0:	ldr	r1, [sp, #4]
   6ddf4:	ldr	r2, [sp, #28]
   6ddf8:	ldr	r3, [r1]
   6ddfc:	cmp	r2, r3
   6de00:	bne	6de14 <__read_chk@plt+0x67990>
   6de04:	add	sp, sp, #36	; 0x24
   6de08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6de0c:	mov	r0, #1
   6de10:	b	6ddf0 <__read_chk@plt+0x6796c>
   6de14:	bl	5d64 <__stack_chk_fail@plt>
   6de18:	ldrdeq	r2, [r5], -r0
   6de1c:	andeq	r0, r0, r8, asr #11
   6de20:	mov	r3, r0
   6de24:	mov	r2, #0
   6de28:	strb	r2, [r3], #1
   6de2c:	add	r3, r3, #1
   6de30:	strb	r2, [r0, #1]
   6de34:	mov	r1, #4096	; 0x1000
   6de38:	strb	r2, [r3], #1
   6de3c:	strb	r2, [r3], #1
   6de40:	strb	r2, [r3], #1
   6de44:	strb	r2, [r3], #1
   6de48:	strb	r2, [r3], #1
   6de4c:	strb	r2, [r3]
   6de50:	str	r1, [r0, #4]
   6de54:	bx	lr
   6de58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6de5c:	cmp	r2, #262144	; 0x40000
   6de60:	sub	sp, sp, #20
   6de64:	mov	r9, r0
   6de68:	mov	r6, r1
   6de6c:	str	r2, [sp]
   6de70:	bls	6de80 <__read_chk@plt+0x679fc>
   6de74:	mov	r0, #3
   6de78:	add	sp, sp, #20
   6de7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6de80:	ldr	r3, [sp]
   6de84:	tst	r3, #7
   6de88:	bne	6de74 <__read_chk@plt+0x679f0>
   6de8c:	lsr	r3, r3, #3
   6de90:	ldr	r2, [r0, #4]
   6de94:	add	r3, r3, r3, lsl #1
   6de98:	lsr	r3, r3, #1
   6de9c:	cmp	r2, r3
   6dea0:	bcs	6e080 <__read_chk@plt+0x67bfc>
   6dea4:	mov	r4, r2
   6dea8:	lsl	r4, r4, #2
   6deac:	cmp	r4, r3
   6deb0:	bcc	6dea8 <__read_chk@plt+0x67a24>
   6deb4:	ldr	r0, [r9]
   6deb8:	cmp	r0, #0
   6debc:	beq	6e090 <__read_chk@plt+0x67c0c>
   6dec0:	cmp	r2, r4
   6dec4:	bcc	6e058 <__read_chk@plt+0x67bd4>
   6dec8:	ldr	r3, [sp]
   6decc:	cmp	r3, #56	; 0x38
   6ded0:	bhi	6dfa4 <__read_chk@plt+0x67b20>
   6ded4:	add	r7, r6, r3
   6ded8:	cmp	r6, r7
   6dedc:	movcc	r5, r6
   6dee0:	bcs	6df9c <__read_chk@plt+0x67b18>
   6dee4:	add	r5, r5, #8
   6dee8:	cmp	r5, r7
   6deec:	bcs	6df9c <__read_chk@plt+0x67b18>
   6def0:	cmp	r6, r5
   6def4:	bcs	6dee4 <__read_chk@plt+0x67a60>
   6def8:	mov	r4, r6
   6defc:	b	6df08 <__read_chk@plt+0x67a84>
   6df00:	cmp	r4, r5
   6df04:	bcs	6dee4 <__read_chk@plt+0x67a60>
   6df08:	mov	r1, r4
   6df0c:	mov	r2, #8
   6df10:	mov	r0, r5
   6df14:	add	r4, r4, r2
   6df18:	bl	6298 <memcmp@plt>
   6df1c:	cmp	r0, #0
   6df20:	bne	6df00 <__read_chk@plt+0x67a7c>
   6df24:	mov	r0, r5
   6df28:	mov	r1, r6
   6df2c:	ldr	r2, [sp]
   6df30:	bl	6dd1c <__read_chk@plt+0x67898>
   6df34:	cmp	r0, #0
   6df38:	beq	6dee4 <__read_chk@plt+0x67a60>
   6df3c:	mov	r0, #1
   6df40:	b	6de78 <__read_chk@plt+0x679f4>
   6df44:	ldr	r3, [sp, #8]
   6df48:	add	r3, r3, #1
   6df4c:	str	r3, [sp, #8]
   6df50:	cmp	r3, #32
   6df54:	bhi	6e078 <__read_chk@plt+0x67bf4>
   6df58:	mov	r0, r5
   6df5c:	mov	r1, r6
   6df60:	ldr	r2, [sp]
   6df64:	bl	6dd1c <__read_chk@plt+0x67898>
   6df68:	cmp	r0, #0
   6df6c:	bne	6df3c <__read_chk@plt+0x67ab8>
   6df70:	ldr	r2, [r9]
   6df74:	add	r2, r2, r4
   6df78:	ldr	r3, [sp, #4]
   6df7c:	add	r5, r5, #8
   6df80:	strh	r3, [r2]
   6df84:	ldr	r3, [sp, #12]
   6df88:	cmp	r5, r3
   6df8c:	ldr	r3, [sp, #4]
   6df90:	add	r3, r3, #1
   6df94:	str	r3, [sp, #4]
   6df98:	bcc	6dfe4 <__read_chk@plt+0x67b60>
   6df9c:	mov	r0, #0
   6dfa0:	b	6de78 <__read_chk@plt+0x679f4>
   6dfa4:	ldr	r2, [r9, #4]
   6dfa8:	mov	r1, #255	; 0xff
   6dfac:	ldr	r3, [sp]
   6dfb0:	ldr	r0, [r9]
   6dfb4:	lsl	r2, r2, #1
   6dfb8:	add	r3, r6, r3
   6dfbc:	str	r3, [sp, #12]
   6dfc0:	bl	5944 <memset@plt>
   6dfc4:	ldr	r3, [sp, #12]
   6dfc8:	cmp	r6, r3
   6dfcc:	bcs	6df9c <__read_chk@plt+0x67b18>
   6dfd0:	mov	r5, r6
   6dfd4:	movw	r8, #65535	; 0xffff
   6dfd8:	mov	r3, #0
   6dfdc:	str	r3, [sp, #8]
   6dfe0:	str	r3, [sp, #4]
   6dfe4:	ldrb	r3, [r5, #1]
   6dfe8:	ldrb	r0, [r5]
   6dfec:	ldrb	r1, [r5, #3]
   6dff0:	lsl	r3, r3, #16
   6dff4:	ldrb	r2, [r5, #2]
   6dff8:	orr	r3, r3, r0, lsl #24
   6dffc:	ldr	r7, [r9, #4]
   6e000:	orr	r3, r3, r1
   6e004:	ldr	fp, [r9]
   6e008:	orr	r3, r3, r2, lsl #8
   6e00c:	sub	r7, r7, #1
   6e010:	and	sl, r3, r7
   6e014:	b	6e040 <__read_chk@plt+0x67bbc>
   6e018:	mov	r1, #8
   6e01c:	add	sl, sl, #1
   6e020:	bl	7d108 <__read_chk@plt+0x76c84>
   6e024:	mov	r2, #8
   6e028:	and	sl, r7, sl
   6e02c:	add	r1, r6, r0
   6e030:	mov	r0, r5
   6e034:	bl	6298 <memcmp@plt>
   6e038:	cmp	r0, #0
   6e03c:	beq	6df44 <__read_chk@plt+0x67ac0>
   6e040:	lsl	r4, sl, #1
   6e044:	add	r2, fp, r4
   6e048:	ldrh	r0, [fp, r4]
   6e04c:	cmp	r0, r8
   6e050:	bne	6e018 <__read_chk@plt+0x67b94>
   6e054:	b	6df78 <__read_chk@plt+0x67af4>
   6e058:	mov	r1, r4
   6e05c:	mov	r2, #2
   6e060:	bl	7a9d4 <__read_chk@plt+0x74550>
   6e064:	subs	r5, r0, #0
   6e068:	strne	r5, [r9]
   6e06c:	beq	6e0ac <__read_chk@plt+0x67c28>
   6e070:	str	r4, [r9, #4]
   6e074:	b	6dec8 <__read_chk@plt+0x67a44>
   6e078:	mov	r0, #2
   6e07c:	b	6de78 <__read_chk@plt+0x679f4>
   6e080:	ldr	r3, [r0]
   6e084:	cmp	r3, #0
   6e088:	bne	6dec8 <__read_chk@plt+0x67a44>
   6e08c:	mov	r4, r2
   6e090:	mov	r0, r4
   6e094:	mov	r1, #2
   6e098:	bl	5f80 <calloc@plt>
   6e09c:	cmp	r0, #0
   6e0a0:	str	r0, [r9]
   6e0a4:	bne	6e070 <__read_chk@plt+0x67bec>
   6e0a8:	b	6de74 <__read_chk@plt+0x679f0>
   6e0ac:	ldr	r0, [r9]
   6e0b0:	bl	55a8 <free@plt>
   6e0b4:	str	r5, [r9]
   6e0b8:	b	6de74 <__read_chk@plt+0x679f0>
   6e0bc:	ldr	ip, [pc, #1276]	; 6e5c0 <__read_chk@plt+0x6813c>
   6e0c0:	mov	r3, #0
   6e0c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e0c8:	add	ip, pc, ip
   6e0cc:	ldr	lr, [pc, #1264]	; 6e5c4 <__read_chk@plt+0x68140>
   6e0d0:	sub	sp, sp, #52	; 0x34
   6e0d4:	mov	r8, r2
   6e0d8:	add	r4, sp, #48	; 0x30
   6e0dc:	mov	r2, ip
   6e0e0:	mov	sl, r0
   6e0e4:	ldr	r9, [ip, lr]
   6e0e8:	str	r1, [r4, #-12]!
   6e0ec:	mov	r0, r4
   6e0f0:	str	r3, [r8, #4]
   6e0f4:	ldr	r2, [r9]
   6e0f8:	str	r3, [r8, #8]
   6e0fc:	str	r3, [sp, #40]	; 0x28
   6e100:	str	r2, [sp, #44]	; 0x2c
   6e104:	bl	4c62c <__read_chk@plt+0x461a8>
   6e108:	cmp	r0, #0
   6e10c:	beq	6e1c8 <__read_chk@plt+0x67d44>
   6e110:	ldrb	r3, [r0]
   6e114:	cmp	r3, #0
   6e118:	beq	6e1ac <__read_chk@plt+0x67d28>
   6e11c:	cmp	r3, #35	; 0x23
   6e120:	beq	6e1c8 <__read_chk@plt+0x67d44>
   6e124:	ldr	r4, [sp, #36]	; 0x24
   6e128:	cmp	r4, #0
   6e12c:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e130:	mov	r0, r4
   6e134:	mov	r1, #32
   6e138:	bl	640c <strchr@plt>
   6e13c:	cmp	r0, #0
   6e140:	beq	6e22c <__read_chk@plt+0x67da8>
   6e144:	mov	r3, #0
   6e148:	add	r2, r0, #1
   6e14c:	str	r2, [sp, #36]	; 0x24
   6e150:	strb	r3, [r0]
   6e154:	ldr	r3, [sp, #36]	; 0x24
   6e158:	cmp	r3, #0
   6e15c:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e160:	ldrb	r3, [r4]
   6e164:	cmp	r3, #0
   6e168:	bne	6e1e4 <__read_chk@plt+0x67d60>
   6e16c:	ldr	r0, [pc, #1108]	; 6e5c8 <__read_chk@plt+0x68144>
   6e170:	mov	r1, sl
   6e174:	add	r0, pc, r0
   6e178:	bl	4005c <__read_chk@plt+0x39bd8>
   6e17c:	ldr	r0, [r8, #4]
   6e180:	cmp	r0, #0
   6e184:	beq	6e18c <__read_chk@plt+0x67d08>
   6e188:	bl	5c50 <BN_clear_free@plt>
   6e18c:	ldr	r0, [r8, #8]
   6e190:	cmp	r0, #0
   6e194:	beq	6e19c <__read_chk@plt+0x67d18>
   6e198:	bl	5c50 <BN_clear_free@plt>
   6e19c:	mov	r0, #0
   6e1a0:	str	r0, [r8, #8]
   6e1a4:	str	r0, [r8, #4]
   6e1a8:	b	6e1cc <__read_chk@plt+0x67d48>
   6e1ac:	mov	r0, r4
   6e1b0:	bl	4c62c <__read_chk@plt+0x461a8>
   6e1b4:	cmp	r0, #0
   6e1b8:	beq	6e1c8 <__read_chk@plt+0x67d44>
   6e1bc:	ldrb	r3, [r0]
   6e1c0:	cmp	r3, #0
   6e1c4:	bne	6e11c <__read_chk@plt+0x67c98>
   6e1c8:	mov	r0, #0
   6e1cc:	ldr	r2, [sp, #44]	; 0x2c
   6e1d0:	ldr	r3, [r9]
   6e1d4:	cmp	r2, r3
   6e1d8:	bne	6e2c4 <__read_chk@plt+0x67e40>
   6e1dc:	add	sp, sp, #52	; 0x34
   6e1e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e1e4:	mov	r0, r4
   6e1e8:	mov	r2, #5
   6e1ec:	mov	r3, #0
   6e1f0:	add	fp, sp, #40	; 0x28
   6e1f4:	strd	r2, [sp]
   6e1f8:	mov	r2, #0
   6e1fc:	str	fp, [sp, #8]
   6e200:	mov	r3, #0
   6e204:	bl	7ae88 <__read_chk@plt+0x74a04>
   6e208:	ldr	r4, [sp, #40]	; 0x28
   6e20c:	cmp	r4, #0
   6e210:	beq	6e234 <__read_chk@plt+0x67db0>
   6e214:	ldr	r0, [pc, #944]	; 6e5cc <__read_chk@plt+0x68148>
   6e218:	mov	r1, sl
   6e21c:	mov	r2, #2
   6e220:	add	r0, pc, r0
   6e224:	bl	4005c <__read_chk@plt+0x39bd8>
   6e228:	b	6e17c <__read_chk@plt+0x67cf8>
   6e22c:	str	r0, [sp, #36]	; 0x24
   6e230:	b	6e16c <__read_chk@plt+0x67ce8>
   6e234:	cmp	r1, #0
   6e238:	cmpeq	r0, #2
   6e23c:	bne	6e214 <__read_chk@plt+0x67d90>
   6e240:	ldr	r5, [sp, #36]	; 0x24
   6e244:	cmp	r5, #0
   6e248:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e24c:	mov	r0, r5
   6e250:	mov	r1, #32
   6e254:	bl	640c <strchr@plt>
   6e258:	cmp	r0, #0
   6e25c:	beq	6e22c <__read_chk@plt+0x67da8>
   6e260:	add	r3, r0, #1
   6e264:	str	r3, [sp, #36]	; 0x24
   6e268:	strb	r4, [r0]
   6e26c:	ldr	r3, [sp, #36]	; 0x24
   6e270:	cmp	r3, #0
   6e274:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e278:	ldrb	r3, [r5]
   6e27c:	cmp	r3, #0
   6e280:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e284:	mov	r0, r5
   6e288:	str	fp, [sp, #8]
   6e28c:	mov	r4, #31
   6e290:	mov	r5, #0
   6e294:	mov	r2, #0
   6e298:	mov	r3, #0
   6e29c:	strd	r4, [sp]
   6e2a0:	bl	7ae88 <__read_chk@plt+0x74a04>
   6e2a4:	ldr	ip, [sp, #40]	; 0x28
   6e2a8:	cmp	ip, #0
   6e2ac:	beq	6e2c8 <__read_chk@plt+0x67e44>
   6e2b0:	ldr	r0, [pc, #792]	; 6e5d0 <__read_chk@plt+0x6814c>
   6e2b4:	mov	r1, sl
   6e2b8:	add	r0, pc, r0
   6e2bc:	bl	4005c <__read_chk@plt+0x39bd8>
   6e2c0:	b	6e17c <__read_chk@plt+0x67cf8>
   6e2c4:	bl	5d64 <__stack_chk_fail@plt>
   6e2c8:	mov	r2, #1
   6e2cc:	mov	r3, #0
   6e2d0:	and	r2, r2, r0
   6e2d4:	and	r3, r3, r1
   6e2d8:	orrs	lr, r2, r3
   6e2dc:	bne	6e2b0 <__read_chk@plt+0x67e2c>
   6e2e0:	mvn	r6, #1
   6e2e4:	mvn	r7, #0
   6e2e8:	and	r4, r0, r6
   6e2ec:	and	r5, r1, r7
   6e2f0:	orrs	r1, r4, r5
   6e2f4:	beq	6e2b0 <__read_chk@plt+0x67e2c>
   6e2f8:	ldr	r4, [sp, #36]	; 0x24
   6e2fc:	cmp	r4, #0
   6e300:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e304:	mov	r0, r4
   6e308:	mov	r1, #32
   6e30c:	str	r2, [sp, #24]
   6e310:	str	r3, [sp, #20]
   6e314:	str	ip, [sp, #28]
   6e318:	bl	640c <strchr@plt>
   6e31c:	ldr	r2, [sp, #24]
   6e320:	ldr	r3, [sp, #20]
   6e324:	ldr	ip, [sp, #28]
   6e328:	cmp	r0, #0
   6e32c:	beq	6e22c <__read_chk@plt+0x67da8>
   6e330:	add	r1, r0, #1
   6e334:	str	r1, [sp, #36]	; 0x24
   6e338:	strb	ip, [r0]
   6e33c:	ldr	r1, [sp, #36]	; 0x24
   6e340:	cmp	r1, #0
   6e344:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e348:	ldrb	r1, [r4]
   6e34c:	cmp	r1, #0
   6e350:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e354:	mov	r0, r4
   6e358:	str	fp, [sp, #8]
   6e35c:	mov	r4, #1073741824	; 0x40000000
   6e360:	mov	r5, #0
   6e364:	strd	r4, [sp]
   6e368:	bl	7ae88 <__read_chk@plt+0x74a04>
   6e36c:	ldr	r3, [sp, #40]	; 0x28
   6e370:	cmp	r3, #0
   6e374:	beq	6e38c <__read_chk@plt+0x67f08>
   6e378:	ldr	r0, [pc, #596]	; 6e5d4 <__read_chk@plt+0x68150>
   6e37c:	mov	r1, sl
   6e380:	add	r0, pc, r0
   6e384:	bl	4005c <__read_chk@plt+0x39bd8>
   6e388:	b	6e17c <__read_chk@plt+0x67cf8>
   6e38c:	orrs	r3, r0, r1
   6e390:	beq	6e378 <__read_chk@plt+0x67ef4>
   6e394:	ldr	r4, [sp, #36]	; 0x24
   6e398:	cmp	r4, #0
   6e39c:	beq	6e3e0 <__read_chk@plt+0x67f5c>
   6e3a0:	mov	r0, r4
   6e3a4:	mov	r1, #32
   6e3a8:	bl	640c <strchr@plt>
   6e3ac:	cmp	r0, #0
   6e3b0:	str	r0, [sp, #36]	; 0x24
   6e3b4:	beq	6e3e0 <__read_chk@plt+0x67f5c>
   6e3b8:	mov	r3, #0
   6e3bc:	add	r2, r0, #1
   6e3c0:	str	r2, [sp, #36]	; 0x24
   6e3c4:	strb	r3, [r0]
   6e3c8:	ldr	r3, [sp, #36]	; 0x24
   6e3cc:	cmp	r3, #0
   6e3d0:	beq	6e3e0 <__read_chk@plt+0x67f5c>
   6e3d4:	ldrb	r3, [r4]
   6e3d8:	cmp	r3, #0
   6e3dc:	bne	6e3f4 <__read_chk@plt+0x67f70>
   6e3e0:	ldr	r0, [pc, #496]	; 6e5d8 <__read_chk@plt+0x68154>
   6e3e4:	mov	r1, sl
   6e3e8:	add	r0, pc, r0
   6e3ec:	bl	4005c <__read_chk@plt+0x39bd8>
   6e3f0:	b	6e17c <__read_chk@plt+0x67cf8>
   6e3f4:	mov	r0, r4
   6e3f8:	str	fp, [sp, #8]
   6e3fc:	mov	r4, #65536	; 0x10000
   6e400:	mov	r5, #0
   6e404:	mov	r2, #0
   6e408:	mov	r3, #0
   6e40c:	strd	r4, [sp]
   6e410:	bl	7ae88 <__read_chk@plt+0x74a04>
   6e414:	cmp	r0, #0
   6e418:	str	r0, [r8]
   6e41c:	beq	6e3e0 <__read_chk@plt+0x67f5c>
   6e420:	ldr	r4, [sp, #40]	; 0x28
   6e424:	cmp	r4, #0
   6e428:	bne	6e3e0 <__read_chk@plt+0x67f5c>
   6e42c:	mov	r1, #1
   6e430:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6e434:	ldr	r5, [sp, #36]	; 0x24
   6e438:	cmp	r5, #0
   6e43c:	str	r0, [r8]
   6e440:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e444:	mov	r0, r5
   6e448:	mov	r1, #32
   6e44c:	bl	640c <strchr@plt>
   6e450:	cmp	r0, #0
   6e454:	str	r0, [sp, #36]	; 0x24
   6e458:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e45c:	add	r3, r0, #1
   6e460:	str	r3, [sp, #36]	; 0x24
   6e464:	strb	r4, [r0]
   6e468:	ldr	r4, [sp, #36]	; 0x24
   6e46c:	cmp	r4, #0
   6e470:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e474:	ldrb	r3, [r5]
   6e478:	cmp	r3, #0
   6e47c:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e480:	mov	r0, r4
   6e484:	mov	r1, #32
   6e488:	bl	640c <strchr@plt>
   6e48c:	cmp	r0, #0
   6e490:	str	r0, [sp, #36]	; 0x24
   6e494:	beq	6e4b4 <__read_chk@plt+0x68030>
   6e498:	mov	r3, #0
   6e49c:	add	r2, r0, #1
   6e4a0:	str	r2, [sp, #36]	; 0x24
   6e4a4:	strb	r3, [r0]
   6e4a8:	ldr	r3, [sp, #36]	; 0x24
   6e4ac:	cmp	r3, #0
   6e4b0:	bne	6e16c <__read_chk@plt+0x67ce8>
   6e4b4:	ldrb	r3, [r4]
   6e4b8:	cmp	r3, #0
   6e4bc:	beq	6e16c <__read_chk@plt+0x67ce8>
   6e4c0:	bl	6400 <BN_new@plt>
   6e4c4:	cmp	r0, #0
   6e4c8:	str	r0, [r8, #4]
   6e4cc:	beq	6e508 <__read_chk@plt+0x68084>
   6e4d0:	bl	6400 <BN_new@plt>
   6e4d4:	cmp	r0, #0
   6e4d8:	str	r0, [r8, #8]
   6e4dc:	beq	6e508 <__read_chk@plt+0x68084>
   6e4e0:	mov	r1, r5
   6e4e4:	add	r0, r8, #4
   6e4e8:	bl	55f0 <BN_hex2bn@plt>
   6e4ec:	cmp	r0, #0
   6e4f0:	bne	6e518 <__read_chk@plt+0x68094>
   6e4f4:	ldr	r0, [pc, #224]	; 6e5dc <__read_chk@plt+0x68158>
   6e4f8:	mov	r1, sl
   6e4fc:	add	r0, pc, r0
   6e500:	bl	4005c <__read_chk@plt+0x39bd8>
   6e504:	b	6e17c <__read_chk@plt+0x67cf8>
   6e508:	ldr	r0, [pc, #208]	; 6e5e0 <__read_chk@plt+0x6815c>
   6e50c:	add	r0, pc, r0
   6e510:	bl	4005c <__read_chk@plt+0x39bd8>
   6e514:	b	6e17c <__read_chk@plt+0x67cf8>
   6e518:	mov	r1, r4
   6e51c:	add	r0, r8, #8
   6e520:	bl	55f0 <BN_hex2bn@plt>
   6e524:	cmp	r0, #0
   6e528:	bne	6e540 <__read_chk@plt+0x680bc>
   6e52c:	ldr	r0, [pc, #176]	; 6e5e4 <__read_chk@plt+0x68160>
   6e530:	mov	r1, sl
   6e534:	add	r0, pc, r0
   6e538:	bl	4005c <__read_chk@plt+0x39bd8>
   6e53c:	b	6e17c <__read_chk@plt+0x67cf8>
   6e540:	ldr	r0, [r8, #8]
   6e544:	bl	5ff8 <BN_num_bits@plt>
   6e548:	ldr	r3, [r8]
   6e54c:	cmp	r0, r3
   6e550:	beq	6e58c <__read_chk@plt+0x68108>
   6e554:	ldr	r0, [r8, #8]
   6e558:	bl	5ff8 <BN_num_bits@plt>
   6e55c:	mvn	r1, #0
   6e560:	ldr	r5, [pc, #128]	; 6e5e8 <__read_chk@plt+0x68164>
   6e564:	add	r5, pc, r5
   6e568:	mov	r4, r0
   6e56c:	ldr	r0, [r8]
   6e570:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6e574:	mov	r1, sl
   6e578:	mov	r2, r4
   6e57c:	mov	r3, r0
   6e580:	mov	r0, r5
   6e584:	bl	4005c <__read_chk@plt+0x39bd8>
   6e588:	b	6e17c <__read_chk@plt+0x67cf8>
   6e58c:	ldr	r4, [r8, #4]
   6e590:	bl	61e4 <BN_value_one@plt>
   6e594:	mov	r1, r0
   6e598:	mov	r0, r4
   6e59c:	bl	5fd4 <BN_cmp@plt>
   6e5a0:	cmp	r0, #0
   6e5a4:	movgt	r0, #1
   6e5a8:	bgt	6e1cc <__read_chk@plt+0x67d48>
   6e5ac:	ldr	r0, [pc, #56]	; 6e5ec <__read_chk@plt+0x68168>
   6e5b0:	mov	r1, sl
   6e5b4:	add	r0, pc, r0
   6e5b8:	bl	4005c <__read_chk@plt+0x39bd8>
   6e5bc:	b	6e17c <__read_chk@plt+0x67cf8>
   6e5c0:	andeq	r2, r5, r4, lsr r8
   6e5c4:	andeq	r0, r0, r8, asr #11
   6e5c8:	andeq	r1, r2, r0, lsr #7
   6e5cc:	andeq	r1, r2, r4, ror #4
   6e5d0:	andeq	r1, r2, r8, ror #3
   6e5d4:	andeq	r1, r2, r8, asr #2
   6e5d8:	andeq	r1, r2, ip, lsl #2
   6e5dc:	andeq	r1, r2, ip, asr #32
   6e5e0:	andeq	r1, r2, r0, lsr #32
   6e5e4:	andeq	r1, r2, r0, asr #32
   6e5e8:	andeq	r1, r2, r8, lsr r0
   6e5ec:	andeq	r1, r2, r0, lsr #32
   6e5f0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   6e5f4:	mov	r7, r0
   6e5f8:	mov	r0, r1
   6e5fc:	mov	r5, r1
   6e600:	bl	5ff8 <BN_num_bits@plt>
   6e604:	ldr	r4, [r5, #12]
   6e608:	cmp	r4, #0
   6e60c:	mov	r6, r0
   6e610:	bne	6e69c <__read_chk@plt+0x68218>
   6e614:	bl	61e4 <BN_value_one@plt>
   6e618:	mov	r1, r0
   6e61c:	mov	r0, r5
   6e620:	bl	5fd4 <BN_cmp@plt>
   6e624:	cmp	r0, #1
   6e628:	beq	6e640 <__read_chk@plt+0x681bc>
   6e62c:	ldr	r0, [pc, #344]	; 6e78c <__read_chk@plt+0x68308>
   6e630:	add	r0, pc, r0
   6e634:	bl	40110 <__read_chk@plt+0x39c8c>
   6e638:	mov	r0, r4
   6e63c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   6e640:	bl	6400 <BN_new@plt>
   6e644:	subs	r8, r0, #0
   6e648:	beq	6e750 <__read_chk@plt+0x682cc>
   6e64c:	ldr	r9, [r7, #8]
   6e650:	bl	61e4 <BN_value_one@plt>
   6e654:	mov	r1, r9
   6e658:	mov	r2, r0
   6e65c:	mov	r0, r8
   6e660:	bl	5a64 <BN_sub@plt>
   6e664:	cmp	r0, #0
   6e668:	beq	6e680 <__read_chk@plt+0x681fc>
   6e66c:	mov	r0, r5
   6e670:	mov	r1, r8
   6e674:	bl	5fd4 <BN_cmp@plt>
   6e678:	cmn	r0, #1
   6e67c:	beq	6e6b4 <__read_chk@plt+0x68230>
   6e680:	mov	r0, r8
   6e684:	bl	5c50 <BN_clear_free@plt>
   6e688:	ldr	r0, [pc, #256]	; 6e790 <__read_chk@plt+0x6830c>
   6e68c:	add	r0, pc, r0
   6e690:	bl	40110 <__read_chk@plt+0x39c8c>
   6e694:	mov	r0, r4
   6e698:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   6e69c:	ldr	r0, [pc, #240]	; 6e794 <__read_chk@plt+0x68310>
   6e6a0:	mov	r4, #0
   6e6a4:	add	r0, pc, r0
   6e6a8:	bl	40110 <__read_chk@plt+0x39c8c>
   6e6ac:	mov	r0, r4
   6e6b0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   6e6b4:	mov	r0, r8
   6e6b8:	bl	5c50 <BN_clear_free@plt>
   6e6bc:	cmp	r6, #0
   6e6c0:	blt	6e768 <__read_chk@plt+0x682e4>
   6e6c4:	mov	r9, r4
   6e6c8:	mov	r8, r4
   6e6cc:	mov	r1, r8
   6e6d0:	mov	r0, r5
   6e6d4:	bl	63e8 <BN_is_bit_set@plt>
   6e6d8:	mov	r1, #1
   6e6dc:	cmp	r0, #0
   6e6e0:	mov	r0, r9
   6e6e4:	beq	6e6f0 <__read_chk@plt+0x6826c>
   6e6e8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6e6ec:	mov	r9, r0
   6e6f0:	mov	r0, r8
   6e6f4:	mov	r1, #1
   6e6f8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6e6fc:	cmp	r6, r0
   6e700:	mov	r8, r0
   6e704:	bge	6e6cc <__read_chk@plt+0x68248>
   6e708:	ldr	r0, [r7, #8]
   6e70c:	bl	5ff8 <BN_num_bits@plt>
   6e710:	mov	r1, r9
   6e714:	mov	r2, r0
   6e718:	ldr	r0, [pc, #120]	; 6e798 <__read_chk@plt+0x68314>
   6e71c:	add	r0, pc, r0
   6e720:	bl	40248 <__read_chk@plt+0x39dc4>
   6e724:	cmp	r9, #3
   6e728:	movgt	r4, #1
   6e72c:	bgt	6e638 <__read_chk@plt+0x681b4>
   6e730:	ldr	r0, [r7, #8]
   6e734:	bl	5ff8 <BN_num_bits@plt>
   6e738:	mov	r1, r9
   6e73c:	mov	r2, r0
   6e740:	ldr	r0, [pc, #84]	; 6e79c <__read_chk@plt+0x68318>
   6e744:	add	r0, pc, r0
   6e748:	bl	40110 <__read_chk@plt+0x39c8c>
   6e74c:	b	6e638 <__read_chk@plt+0x681b4>
   6e750:	ldr	r0, [pc, #72]	; 6e7a0 <__read_chk@plt+0x6831c>
   6e754:	ldr	r1, [pc, #72]	; 6e7a4 <__read_chk@plt+0x68320>
   6e758:	add	r0, pc, r0
   6e75c:	add	r1, pc, r1
   6e760:	bl	4005c <__read_chk@plt+0x39bd8>
   6e764:	b	6e638 <__read_chk@plt+0x681b4>
   6e768:	ldr	r0, [r7, #8]
   6e76c:	mov	r9, r4
   6e770:	bl	5ff8 <BN_num_bits@plt>
   6e774:	mov	r1, r4
   6e778:	mov	r2, r0
   6e77c:	ldr	r0, [pc, #36]	; 6e7a8 <__read_chk@plt+0x68324>
   6e780:	add	r0, pc, r0
   6e784:	bl	40248 <__read_chk@plt+0x39dc4>
   6e788:	b	6e730 <__read_chk@plt+0x682ac>
   6e78c:	andeq	r0, r2, r8, ror #31
   6e790:	andeq	r0, r2, r0, asr #31
   6e794:	andeq	r0, r2, r0, asr pc
   6e798:	andeq	r0, r2, r0, asr pc
   6e79c:	andeq	r0, r2, r8, lsr pc
   6e7a0:	andeq	r0, r2, r0, ror #29
   6e7a4:	andeq	r0, r2, r0, lsl #26
   6e7a8:	andeq	r0, r2, ip, ror #29
   6e7ac:	push	{r3, r4, r5, r6, r7, lr}
   6e7b0:	subs	r6, r1, #0
   6e7b4:	mov	r4, r0
   6e7b8:	blt	6e840 <__read_chk@plt+0x683bc>
   6e7bc:	ldr	r0, [r0, #8]
   6e7c0:	cmp	r0, #0
   6e7c4:	beq	6e840 <__read_chk@plt+0x683bc>
   6e7c8:	bl	5ff8 <BN_num_bits@plt>
   6e7cc:	subs	r7, r0, #0
   6e7d0:	ble	6e840 <__read_chk@plt+0x683bc>
   6e7d4:	cmn	r6, #-1073741823	; 0xc0000001
   6e7d8:	bgt	6e840 <__read_chk@plt+0x683bc>
   6e7dc:	mov	r0, r6
   6e7e0:	mov	r1, #2
   6e7e4:	bl	7d108 <__read_chk@plt+0x76c84>
   6e7e8:	cmp	r7, r0
   6e7ec:	mov	r5, r0
   6e7f0:	blt	6e840 <__read_chk@plt+0x683bc>
   6e7f4:	mvn	r1, #0
   6e7f8:	mov	r0, r7
   6e7fc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6e800:	cmp	r6, #255	; 0xff
   6e804:	movle	r5, #512	; 0x200
   6e808:	cmp	r5, r0
   6e80c:	strle	r5, [r4, #16]
   6e810:	strgt	r0, [r4, #16]
   6e814:	mov	r0, r4
   6e818:	bl	553c <DH_generate_key@plt>
   6e81c:	cmp	r0, #0
   6e820:	beq	6e848 <__read_chk@plt+0x683c4>
   6e824:	mov	r0, r4
   6e828:	ldr	r1, [r4, #20]
   6e82c:	bl	6e5f0 <__read_chk@plt+0x6816c>
   6e830:	cmp	r0, #0
   6e834:	beq	6e848 <__read_chk@plt+0x683c4>
   6e838:	mov	r0, #0
   6e83c:	pop	{r3, r4, r5, r6, r7, pc}
   6e840:	mvn	r0, #9
   6e844:	pop	{r3, r4, r5, r6, r7, pc}
   6e848:	ldr	r0, [r4, #24]
   6e84c:	bl	5c50 <BN_clear_free@plt>
   6e850:	mvn	r0, #21
   6e854:	pop	{r3, r4, r5, r6, r7, pc}
   6e858:	push	{r4, r5, r6, lr}
   6e85c:	mov	r6, r0
   6e860:	mov	r5, r1
   6e864:	bl	5758 <DH_new@plt>
   6e868:	subs	r4, r0, #0
   6e86c:	beq	6e8a8 <__read_chk@plt+0x68424>
   6e870:	mov	r1, r5
   6e874:	add	r0, r4, #8
   6e878:	bl	55f0 <BN_hex2bn@plt>
   6e87c:	cmp	r0, #0
   6e880:	beq	6e8a0 <__read_chk@plt+0x6841c>
   6e884:	mov	r1, r6
   6e888:	add	r0, r4, #12
   6e88c:	bl	55f0 <BN_hex2bn@plt>
   6e890:	cmp	r0, #0
   6e894:	beq	6e8a0 <__read_chk@plt+0x6841c>
   6e898:	mov	r0, r4
   6e89c:	pop	{r4, r5, r6, pc}
   6e8a0:	mov	r0, r4
   6e8a4:	bl	58f0 <DH_free@plt>
   6e8a8:	mov	r0, #0
   6e8ac:	pop	{r4, r5, r6, pc}
   6e8b0:	push	{r3, r4, r5, lr}
   6e8b4:	mov	r4, r0
   6e8b8:	mov	r5, r1
   6e8bc:	bl	5758 <DH_new@plt>
   6e8c0:	cmp	r0, #0
   6e8c4:	strne	r5, [r0, #8]
   6e8c8:	strne	r4, [r0, #12]
   6e8cc:	pop	{r3, r4, r5, pc}
   6e8d0:	ldr	r0, [pc, #12]	; 6e8e4 <__read_chk@plt+0x68460>
   6e8d4:	ldr	r1, [pc, #12]	; 6e8e8 <__read_chk@plt+0x68464>
   6e8d8:	add	r0, pc, r0
   6e8dc:	add	r1, pc, r1
   6e8e0:	b	6e858 <__read_chk@plt+0x683d4>
   6e8e4:	andeq	pc, r1, r8, ror #31
   6e8e8:	andeq	r0, r2, r0, asr #27
   6e8ec:	ldr	r0, [pc, #12]	; 6e900 <__read_chk@plt+0x6847c>
   6e8f0:	ldr	r1, [pc, #12]	; 6e904 <__read_chk@plt+0x68480>
   6e8f4:	add	r0, pc, r0
   6e8f8:	add	r1, pc, r1
   6e8fc:	b	6e858 <__read_chk@plt+0x683d4>
   6e900:	andeq	pc, r1, ip, asr #31
   6e904:	andeq	r0, r2, r8, lsr #29
   6e908:	ldr	r0, [pc, #12]	; 6e91c <__read_chk@plt+0x68498>
   6e90c:	ldr	r1, [pc, #12]	; 6e920 <__read_chk@plt+0x6849c>
   6e910:	add	r0, pc, r0
   6e914:	add	r1, pc, r1
   6e918:	b	6e858 <__read_chk@plt+0x683d4>
   6e91c:			; <UNDEFINED> instruction: 0x0001ffb0
   6e920:	muleq	r2, r0, r0
   6e924:	ldr	r0, [pc, #12]	; 6e938 <__read_chk@plt+0x684b4>
   6e928:	ldr	r1, [pc, #12]	; 6e93c <__read_chk@plt+0x684b8>
   6e92c:	add	r0, pc, r0
   6e930:	add	r1, pc, r1
   6e934:	b	6e858 <__read_chk@plt+0x683d4>
   6e938:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   6e93c:	andeq	r1, r2, r8, ror r4
   6e940:	ldr	r1, [pc, #152]	; 6e9e0 <__read_chk@plt+0x6855c>
   6e944:	mov	r2, r0
   6e948:	push	{r4, lr}
   6e94c:	mov	r4, r0
   6e950:	ldr	r0, [pc, #140]	; 6e9e4 <__read_chk@plt+0x68560>
   6e954:	add	r1, pc, r1
   6e958:	add	r1, r1, #16
   6e95c:	add	r0, pc, r0
   6e960:	bl	402b0 <__read_chk@plt+0x39e2c>
   6e964:	cmp	r4, #3072	; 0xc00
   6e968:	blt	6e9bc <__read_chk@plt+0x68538>
   6e96c:	cmp	r4, #6144	; 0x1800
   6e970:	blt	6e998 <__read_chk@plt+0x68514>
   6e974:	ldr	r0, [pc, #108]	; 6e9e8 <__read_chk@plt+0x68564>
   6e978:	add	r0, pc, r0
   6e97c:	bl	402b0 <__read_chk@plt+0x39e2c>
   6e980:	ldr	r0, [pc, #100]	; 6e9ec <__read_chk@plt+0x68568>
   6e984:	ldr	r1, [pc, #100]	; 6e9f0 <__read_chk@plt+0x6856c>
   6e988:	add	r0, pc, r0
   6e98c:	add	r1, pc, r1
   6e990:	pop	{r4, lr}
   6e994:	b	6e858 <__read_chk@plt+0x683d4>
   6e998:	ldr	r0, [pc, #84]	; 6e9f4 <__read_chk@plt+0x68570>
   6e99c:	add	r0, pc, r0
   6e9a0:	bl	402b0 <__read_chk@plt+0x39e2c>
   6e9a4:	ldr	r0, [pc, #76]	; 6e9f8 <__read_chk@plt+0x68574>
   6e9a8:	ldr	r1, [pc, #76]	; 6e9fc <__read_chk@plt+0x68578>
   6e9ac:	add	r0, pc, r0
   6e9b0:	add	r1, pc, r1
   6e9b4:	pop	{r4, lr}
   6e9b8:	b	6e858 <__read_chk@plt+0x683d4>
   6e9bc:	ldr	r0, [pc, #60]	; 6ea00 <__read_chk@plt+0x6857c>
   6e9c0:	add	r0, pc, r0
   6e9c4:	bl	402b0 <__read_chk@plt+0x39e2c>
   6e9c8:	ldr	r0, [pc, #52]	; 6ea04 <__read_chk@plt+0x68580>
   6e9cc:	ldr	r1, [pc, #52]	; 6ea08 <__read_chk@plt+0x68584>
   6e9d0:	add	r0, pc, r0
   6e9d4:	add	r1, pc, r1
   6e9d8:	pop	{r4, lr}
   6e9dc:	b	6e858 <__read_chk@plt+0x683d4>
   6e9e0:	andeq	r0, r2, r8, lsl #22
   6e9e4:	andeq	r1, r2, r0, asr ip
   6e9e8:	andeq	r1, r2, r0, lsl #25
   6e9ec:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   6e9f0:	andeq	r1, r2, ip, lsl r4
   6e9f4:	andeq	r1, r2, r4, asr #24
   6e9f8:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   6e9fc:	strdeq	r0, [r2], -r4
   6ea00:	andeq	r1, r2, r8, lsl #24
   6ea04:	strdeq	pc, [r1], -r0
   6ea08:	andeq	r0, r2, ip, asr #27
   6ea0c:	ldr	r3, [pc, #764]	; 6ed10 <__read_chk@plt+0x6888c>
   6ea10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ea14:	mov	fp, r0
   6ea18:	ldr	r0, [pc, #756]	; 6ed14 <__read_chk@plt+0x68890>
   6ea1c:	add	r3, pc, r3
   6ea20:	sub	sp, sp, #4096	; 0x1000
   6ea24:	mov	r9, r2
   6ea28:	sub	sp, sp, #44	; 0x2c
   6ea2c:	ldr	r4, [pc, #740]	; 6ed18 <__read_chk@plt+0x68894>
   6ea30:	ldr	r0, [r3, r0]
   6ea34:	mov	r7, r1
   6ea38:	add	r4, pc, r4
   6ea3c:	ldr	r1, [pc, #728]	; 6ed1c <__read_chk@plt+0x68898>
   6ea40:	str	r0, [sp, #16]
   6ea44:	add	r1, pc, r1
   6ea48:	ldr	r2, [sp, #16]
   6ea4c:	mov	r0, r4
   6ea50:	ldr	r3, [r2]
   6ea54:	add	r2, sp, #8192	; 0x2000
   6ea58:	str	r3, [r2, #-4060]	; 0xfffff024
   6ea5c:	bl	628c <fopen64@plt>
   6ea60:	subs	r6, r0, #0
   6ea64:	beq	6ece0 <__read_chk@plt+0x6885c>
   6ea68:	movw	sl, #61424	; 0xeff0
   6ea6c:	add	r8, sp, #24
   6ea70:	add	r4, sp, #36	; 0x24
   6ea74:	movt	sl, #65535	; 0xffff
   6ea78:	mov	r5, #0
   6ea7c:	add	r3, sp, #40	; 0x28
   6ea80:	str	r5, [sp, #8]
   6ea84:	str	r3, [sp, #20]
   6ea88:	str	r5, [sp, #12]
   6ea8c:	mov	r0, r4
   6ea90:	mov	r1, #4096	; 0x1000
   6ea94:	mov	r2, r6
   6ea98:	bl	5fbc <fgets@plt>
   6ea9c:	cmp	r0, #0
   6eaa0:	beq	6eb38 <__read_chk@plt+0x686b4>
   6eaa4:	mov	r0, r5
   6eaa8:	mov	r1, #1
   6eaac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6eab0:	mov	r1, r4
   6eab4:	mov	r2, r8
   6eab8:	mov	r5, r0
   6eabc:	bl	6e0bc <__read_chk@plt+0x67c38>
   6eac0:	cmp	r0, #0
   6eac4:	beq	6ea8c <__read_chk@plt+0x68608>
   6eac8:	ldr	r0, [r8, #4]
   6eacc:	bl	5c50 <BN_clear_free@plt>
   6ead0:	ldr	r0, [r8, #8]
   6ead4:	bl	5c50 <BN_clear_free@plt>
   6ead8:	add	r1, sp, #4096	; 0x1000
   6eadc:	add	r1, r1, #40	; 0x28
   6eae0:	ldr	r3, [r1, sl]
   6eae4:	cmp	r9, r3
   6eae8:	blt	6ea8c <__read_chk@plt+0x68608>
   6eaec:	cmp	r3, fp
   6eaf0:	blt	6ea8c <__read_chk@plt+0x68608>
   6eaf4:	cmp	r3, r7
   6eaf8:	ble	6eb18 <__read_chk@plt+0x68694>
   6eafc:	ldr	r2, [sp, #12]
   6eb00:	cmp	r2, r3
   6eb04:	ble	6eb18 <__read_chk@plt+0x68694>
   6eb08:	mov	r1, #1
   6eb0c:	str	r1, [sp, #8]
   6eb10:	str	r3, [sp, #12]
   6eb14:	b	6ea8c <__read_chk@plt+0x68608>
   6eb18:	ldr	r1, [sp, #12]
   6eb1c:	cmp	r1, r3
   6eb20:	bge	6ebe4 <__read_chk@plt+0x68760>
   6eb24:	cmp	r1, r7
   6eb28:	bge	6ebe4 <__read_chk@plt+0x68760>
   6eb2c:	mov	r2, #1
   6eb30:	str	r2, [sp, #8]
   6eb34:	b	6eb10 <__read_chk@plt+0x6868c>
   6eb38:	mov	r3, r0
   6eb3c:	mov	r0, r6
   6eb40:	str	r3, [sp, #4]
   6eb44:	bl	5cbc <rewind@plt>
   6eb48:	ldr	r1, [sp, #8]
   6eb4c:	ldr	r3, [sp, #4]
   6eb50:	cmp	r1, #0
   6eb54:	beq	6ec90 <__read_chk@plt+0x6880c>
   6eb58:	ldr	r0, [sp, #8]
   6eb5c:	mov	r7, r3
   6eb60:	bl	746c8 <__read_chk@plt+0x6e244>
   6eb64:	movw	sl, #61424	; 0xeff0
   6eb68:	add	r5, sp, #24
   6eb6c:	movt	sl, #65535	; 0xffff
   6eb70:	str	r0, [sp, #8]
   6eb74:	mov	r0, r4
   6eb78:	mov	r1, #4096	; 0x1000
   6eb7c:	mov	r2, r6
   6eb80:	bl	5fbc <fgets@plt>
   6eb84:	cmp	r0, #0
   6eb88:	beq	6ec2c <__read_chk@plt+0x687a8>
   6eb8c:	mov	r0, r7
   6eb90:	mov	r1, r4
   6eb94:	mov	r2, r5
   6eb98:	mov	r8, r5
   6eb9c:	bl	6e0bc <__read_chk@plt+0x67c38>
   6eba0:	cmp	r0, #0
   6eba4:	beq	6eb74 <__read_chk@plt+0x686f0>
   6eba8:	add	r1, sp, #4096	; 0x1000
   6ebac:	add	r1, r1, #40	; 0x28
   6ebb0:	ldr	r3, [r1, sl]
   6ebb4:	cmp	r9, r3
   6ebb8:	blt	6ebd0 <__read_chk@plt+0x6874c>
   6ebbc:	cmp	fp, r3
   6ebc0:	bgt	6ebd0 <__read_chk@plt+0x6874c>
   6ebc4:	ldr	r2, [sp, #12]
   6ebc8:	cmp	r2, r3
   6ebcc:	beq	6ec0c <__read_chk@plt+0x68788>
   6ebd0:	ldr	r0, [r5, #4]
   6ebd4:	bl	5c50 <BN_clear_free@plt>
   6ebd8:	ldr	r0, [r5, #8]
   6ebdc:	bl	5c50 <BN_clear_free@plt>
   6ebe0:	b	6eb74 <__read_chk@plt+0x686f0>
   6ebe4:	ldr	r2, [sp, #12]
   6ebe8:	cmp	r2, r3
   6ebec:	bne	6ea8c <__read_chk@plt+0x68608>
   6ebf0:	ldr	r0, [sp, #8]
   6ebf4:	mov	r1, #1
   6ebf8:	str	r3, [sp, #4]
   6ebfc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6ec00:	ldr	r3, [sp, #4]
   6ec04:	str	r0, [sp, #8]
   6ec08:	b	6eb10 <__read_chk@plt+0x6868c>
   6ec0c:	ldr	r3, [sp, #8]
   6ec10:	cmp	r3, r7
   6ec14:	beq	6ecb8 <__read_chk@plt+0x68834>
   6ec18:	mov	r0, r7
   6ec1c:	mov	r1, #1
   6ec20:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6ec24:	mov	r7, r0
   6ec28:	b	6ebd0 <__read_chk@plt+0x6874c>
   6ec2c:	mov	r0, r6
   6ec30:	bl	6100 <fclose@plt>
   6ec34:	ldr	r0, [sp, #8]
   6ec38:	mov	r1, #1
   6ec3c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   6ec40:	cmp	r7, r0
   6ec44:	addeq	r8, sp, #24
   6ec48:	beq	6ecc0 <__read_chk@plt+0x6883c>
   6ec4c:	ldr	r0, [pc, #204]	; 6ed20 <__read_chk@plt+0x6889c>
   6ec50:	ldr	r2, [pc, #204]	; 6ed24 <__read_chk@plt+0x688a0>
   6ec54:	add	r0, pc, r0
   6ec58:	ldr	r1, [sp, #8]
   6ec5c:	add	r2, pc, r2
   6ec60:	bl	40110 <__read_chk@plt+0x39c8c>
   6ec64:	mov	r0, r9
   6ec68:	bl	6e940 <__read_chk@plt+0x684bc>
   6ec6c:	add	r1, sp, #8192	; 0x2000
   6ec70:	ldr	r2, [r1, #-4060]	; 0xfffff024
   6ec74:	ldr	r1, [sp, #16]
   6ec78:	ldr	r3, [r1]
   6ec7c:	cmp	r2, r3
   6ec80:	bne	6ed0c <__read_chk@plt+0x68888>
   6ec84:	add	sp, sp, #4096	; 0x1000
   6ec88:	add	sp, sp, #44	; 0x2c
   6ec8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6ec90:	mov	r0, r6
   6ec94:	bl	6100 <fclose@plt>
   6ec98:	ldr	r0, [pc, #136]	; 6ed28 <__read_chk@plt+0x688a4>
   6ec9c:	ldr	r1, [pc, #136]	; 6ed2c <__read_chk@plt+0x688a8>
   6eca0:	add	r0, pc, r0
   6eca4:	add	r1, pc, r1
   6eca8:	bl	40110 <__read_chk@plt+0x39c8c>
   6ecac:	mov	r0, r9
   6ecb0:	bl	6e940 <__read_chk@plt+0x684bc>
   6ecb4:	b	6ec6c <__read_chk@plt+0x687e8>
   6ecb8:	mov	r0, r6
   6ecbc:	bl	6100 <fclose@plt>
   6ecc0:	ldmib	r8, {r4, r5}
   6ecc4:	bl	5758 <DH_new@plt>
   6ecc8:	subs	r3, r0, #0
   6eccc:	strne	r5, [r3, #8]
   6ecd0:	strne	r4, [r3, #12]
   6ecd4:	movne	r0, r3
   6ecd8:	moveq	r0, r3
   6ecdc:	b	6ec6c <__read_chk@plt+0x687e8>
   6ece0:	bl	6214 <__errno_location@plt>
   6ece4:	ldr	r0, [r0]
   6ece8:	bl	5740 <strerror@plt>
   6ecec:	mov	r1, r4
   6ecf0:	mov	r2, r0
   6ecf4:	ldr	r0, [pc, #52]	; 6ed30 <__read_chk@plt+0x688ac>
   6ecf8:	add	r0, pc, r0
   6ecfc:	bl	40110 <__read_chk@plt+0x39c8c>
   6ed00:	mov	r0, r9
   6ed04:	bl	6e940 <__read_chk@plt+0x684bc>
   6ed08:	b	6ec6c <__read_chk@plt+0x687e8>
   6ed0c:	bl	5d64 <__stack_chk_fail@plt>
   6ed10:	andeq	r1, r5, r0, ror #29
   6ed14:	andeq	r0, r0, r8, asr #11
   6ed18:	ldrdeq	r1, [r2], -r8
   6ed1c:	andeq	r8, r1, r4, ror sp
   6ed20:	andeq	r1, r2, r8, lsr #20
   6ed24:			; <UNDEFINED> instruction: 0x000219b4
   6ed28:			; <UNDEFINED> instruction: 0x000219b8
   6ed2c:	andeq	r1, r2, ip, ror #18
   6ed30:	andeq	r1, r2, r8, lsr #18
   6ed34:	cmp	r0, #112	; 0x70
   6ed38:	ble	6ed5c <__read_chk@plt+0x688d8>
   6ed3c:	cmp	r0, #128	; 0x80
   6ed40:	ble	6ed54 <__read_chk@plt+0x688d0>
   6ed44:	cmp	r0, #192	; 0xc0
   6ed48:	movgt	r0, #8192	; 0x2000
   6ed4c:	movle	r0, #7680	; 0x1e00
   6ed50:	bx	lr
   6ed54:	mov	r0, #3072	; 0xc00
   6ed58:	bx	lr
   6ed5c:	mov	r0, #2048	; 0x800
   6ed60:	bx	lr
   6ed64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6ed68:	sub	sp, sp, #172	; 0xac
   6ed6c:	ldrb	r5, [r3, #14]
   6ed70:	cmp	r2, #15
   6ed74:	ldrb	r6, [r3, #6]
   6ed78:	str	r0, [sp, #48]	; 0x30
   6ed7c:	ldrb	r4, [r3, #10]
   6ed80:	lsl	ip, r5, #16
   6ed84:	ldrb	r0, [r3, #5]
   6ed88:	lsl	r6, r6, #16
   6ed8c:	ldrb	r9, [r3, #9]
   6ed90:	ldrb	r8, [r3, #13]
   6ed94:	lsl	r4, r4, #16
   6ed98:	ldrb	r5, [r3, #2]
   6ed9c:	orr	r6, r6, r0, lsl #8
   6eda0:	ldrb	r0, [r3, #1]
   6eda4:	orr	r4, r4, r9, lsl #8
   6eda8:	ldrb	r9, [r3, #4]
   6edac:	orr	ip, ip, r8, lsl #8
   6edb0:	lsl	r5, r5, #16
   6edb4:	ldrb	r8, [r3, #7]
   6edb8:	ldrb	sl, [r3, #8]
   6edbc:	orr	r6, r6, r9
   6edc0:	orr	r5, r5, r0, lsl #8
   6edc4:	ldrb	r9, [r3, #11]
   6edc8:	ldrb	r0, [r3, #12]
   6edcc:	orr	r6, r6, r8, lsl #24
   6edd0:	ldr	r7, [pc, #2024]	; 6f5c0 <__read_chk@plt+0x6913c>
   6edd4:	orr	r4, r4, sl
   6edd8:	ldrb	r8, [r3]
   6eddc:	orr	ip, ip, r0
   6ede0:	ldrb	r0, [r3, #3]
   6ede4:	orr	r4, r4, r9, lsl #24
   6ede8:	add	r7, pc, r7
   6edec:	ldr	r9, [pc, #2000]	; 6f5c4 <__read_chk@plt+0x69140>
   6edf0:	orr	r5, r5, r8
   6edf4:	ldrb	sl, [r3, #15]
   6edf8:	orr	r5, r5, r0, lsl #24
   6edfc:	mov	r0, r7
   6ee00:	ldr	r7, [r0, r9]
   6ee04:	lsl	r8, r4, #12
   6ee08:	orr	ip, ip, sl, lsl #24
   6ee0c:	lsl	sl, r6, #6
   6ee10:	orr	r6, r8, r6, lsr #20
   6ee14:	orr	sl, sl, r5, lsr #26
   6ee18:	str	r7, [sp, #96]	; 0x60
   6ee1c:	lsl	r7, ip, #18
   6ee20:	ldr	r8, [sp, #96]	; 0x60
   6ee24:	orr	r4, r7, r4, lsr #14
   6ee28:	ubfx	ip, ip, #8, #20
   6ee2c:	str	ip, [sp, #52]	; 0x34
   6ee30:	bic	r7, r4, #-67108864	; 0xfc000000
   6ee34:	bic	r5, r5, #-67108864	; 0xfc000000
   6ee38:	ldr	r4, [r8]
   6ee3c:	bic	r6, r6, #-67108864	; 0xfc000000
   6ee40:	bic	sl, sl, #-67108864	; 0xfc000000
   6ee44:	str	r5, [sp, #64]	; 0x40
   6ee48:	ldr	r5, [sp, #52]	; 0x34
   6ee4c:	bic	r6, r6, #16128	; 0x3f00
   6ee50:	bic	r7, r7, #1032192	; 0xfc000
   6ee54:	bic	sl, sl, #252	; 0xfc
   6ee58:	mov	ip, r1
   6ee5c:	add	r9, r6, r6, lsl #2
   6ee60:	add	fp, r7, r7, lsl #2
   6ee64:	add	r1, sl, sl, lsl #2
   6ee68:	add	r5, r5, r5, lsl #2
   6ee6c:	str	r6, [sp, #16]
   6ee70:	str	r7, [sp, #32]
   6ee74:	mov	r8, #0
   6ee78:	str	r9, [sp, #120]	; 0x78
   6ee7c:	str	fp, [sp, #100]	; 0x64
   6ee80:	str	r1, [sp, #124]	; 0x7c
   6ee84:	str	r5, [sp, #76]	; 0x4c
   6ee88:	str	r4, [sp, #164]	; 0xa4
   6ee8c:	bls	6f1bc <__read_chk@plt+0x68d38>
   6ee90:	mov	r1, ip
   6ee94:	mov	fp, r8
   6ee98:	str	r8, [sp, #8]
   6ee9c:	str	r8, [sp, #28]
   6eea0:	str	r8, [sp, #72]	; 0x48
   6eea4:	ldrb	r4, [r1, #6]
   6eea8:	add	ip, ip, #16
   6eeac:	ldrb	r0, [r1, #5]
   6eeb0:	sub	r2, r2, #16
   6eeb4:	ldrb	r9, [r1, #10]
   6eeb8:	ldrb	r5, [r1, #9]
   6eebc:	lsl	r4, r4, #16
   6eec0:	orr	r4, r4, r0, lsl #8
   6eec4:	ldrb	r0, [r1, #4]
   6eec8:	ldrb	r6, [r1, #14]
   6eecc:	lsl	r9, r9, #16
   6eed0:	ldrb	r7, [r1, #13]
   6eed4:	orr	r4, r4, r0
   6eed8:	orr	r9, r9, r5, lsl #8
   6eedc:	ldrb	r0, [r1, #7]
   6eee0:	ldrb	r5, [r1, #8]
   6eee4:	lsl	r6, r6, #16
   6eee8:	orr	r6, r6, r7, lsl #8
   6eeec:	ldrb	r7, [r1, #2]
   6eef0:	orr	r9, r9, r5
   6eef4:	ldrb	r5, [r1, #12]
   6eef8:	orr	r4, r4, r0, lsl #24
   6eefc:	ldrb	r0, [r1, #11]
   6ef00:	orr	r6, r6, r5
   6ef04:	ldrb	r5, [r1, #15]
   6ef08:	lsl	r7, r7, #16
   6ef0c:	str	r7, [sp, #40]	; 0x28
   6ef10:	orr	r9, r9, r0, lsl #24
   6ef14:	ldrb	r0, [r1, #1]
   6ef18:	orr	r6, r6, r5, lsl #24
   6ef1c:	ldr	r5, [sp, #40]	; 0x28
   6ef20:	mov	r7, #0
   6ef24:	str	r7, [sp, #56]	; 0x38
   6ef28:	orr	r7, r5, r0, lsl #8
   6ef2c:	ldrb	r0, [r1]
   6ef30:	ldrb	r5, [r1, #3]
   6ef34:	str	r9, [sp, #84]	; 0x54
   6ef38:	orr	r7, r7, r0
   6ef3c:	mov	r0, #0
   6ef40:	str	r0, [sp, #80]	; 0x50
   6ef44:	str	r0, [sp, #88]	; 0x58
   6ef48:	orr	r7, r7, r5, lsl #24
   6ef4c:	ldrd	r0, [sp, #80]	; 0x50
   6ef50:	str	r6, [sp, #92]	; 0x5c
   6ef54:	lsr	r6, r6, #8
   6ef58:	orr	r0, r0, r4
   6ef5c:	str	r4, [sp, #60]	; 0x3c
   6ef60:	ldrd	r4, [sp, #88]	; 0x58
   6ef64:	orr	r6, r6, #16777216	; 0x1000000
   6ef68:	add	r6, r6, r8
   6ef6c:	ldr	r8, [sp, #8]
   6ef70:	orr	r4, r4, r9
   6ef74:	lsr	r9, r0, #20
   6ef78:	orr	r9, r9, r1, lsl #12
   6ef7c:	ldrd	r0, [sp, #56]	; 0x38
   6ef80:	lsr	r4, r4, #14
   6ef84:	bic	r9, r9, #-67108864	; 0xfc000000
   6ef88:	orr	r0, r0, r7
   6ef8c:	bic	r7, r7, #-67108864	; 0xfc000000
   6ef90:	str	r7, [sp, #40]	; 0x28
   6ef94:	orr	r4, r4, r5, lsl #18
   6ef98:	ldr	r7, [sp, #28]
   6ef9c:	lsr	r5, r0, #26
   6efa0:	orr	r5, r5, r1, lsl #6
   6efa4:	ldr	r1, [sp, #72]	; 0x48
   6efa8:	add	r9, r9, r7
   6efac:	str	r9, [sp, #24]
   6efb0:	ldr	r9, [sp, #40]	; 0x28
   6efb4:	bic	r0, r4, #-67108864	; 0xfc000000
   6efb8:	bic	r5, r5, #-67108864	; 0xfc000000
   6efbc:	add	r0, r0, r8
   6efc0:	add	fp, r9, fp
   6efc4:	str	r0, [sp, #28]
   6efc8:	add	r0, r5, r1
   6efcc:	str	r6, [sp, #68]	; 0x44
   6efd0:	ldr	r9, [sp, #16]
   6efd4:	ldr	r4, [sp, #64]	; 0x40
   6efd8:	ldr	r1, [sp, #76]	; 0x4c
   6efdc:	umull	r8, r9, fp, r9
   6efe0:	umull	r6, r7, fp, r4
   6efe4:	umull	r4, r5, fp, sl
   6efe8:	strd	r8, [sp]
   6efec:	ldr	r8, [sp, #64]	; 0x40
   6eff0:	umlal	r6, r7, r1, r0
   6eff4:	ldr	r1, [sp, #120]	; 0x78
   6eff8:	umlal	r4, r5, r8, r0
   6effc:	ldrd	r8, [sp]
   6f000:	umlal	r8, r9, sl, r0
   6f004:	strd	r8, [sp]
   6f008:	ldr	r9, [sp, #28]
   6f00c:	umlal	r6, r7, r1, r9
   6f010:	ldr	r9, [sp, #32]
   6f014:	ldr	r1, [sp, #28]
   6f018:	umull	r8, r9, fp, r9
   6f01c:	strd	r8, [sp, #8]
   6f020:	ldr	r8, [sp, #100]	; 0x64
   6f024:	ldr	r9, [sp, #52]	; 0x34
   6f028:	umlal	r4, r5, r8, r1
   6f02c:	ldr	r1, [sp, #100]	; 0x64
   6f030:	umull	r8, r9, fp, r9
   6f034:	ldr	fp, [sp, #24]
   6f038:	umlal	r6, r7, r1, fp
   6f03c:	strd	r8, [sp, #40]	; 0x28
   6f040:	ldr	fp, [sp, #16]
   6f044:	ldrd	r8, [sp, #8]
   6f048:	ldr	r1, [sp, #76]	; 0x4c
   6f04c:	umlal	r8, r9, fp, r0
   6f050:	ldr	fp, [sp, #28]
   6f054:	strd	r8, [sp, #8]
   6f058:	ldrd	r8, [sp]
   6f05c:	umlal	r8, r9, r1, fp
   6f060:	ldr	fp, [sp, #32]
   6f064:	strd	r8, [sp]
   6f068:	ldrd	r8, [sp, #40]	; 0x28
   6f06c:	umlal	r8, r9, fp, r0
   6f070:	ldr	r0, [sp, #24]
   6f074:	umlal	r4, r5, r1, r0
   6f078:	strd	r8, [sp, #40]	; 0x28
   6f07c:	ldr	r1, [sp, #68]	; 0x44
   6f080:	ldr	r8, [sp, #124]	; 0x7c
   6f084:	ldr	r9, [sp, #64]	; 0x40
   6f088:	umlal	r6, r7, r8, r1
   6f08c:	ldr	r8, [sp, #28]
   6f090:	ldrd	r0, [sp, #8]
   6f094:	umlal	r0, r1, r9, r8
   6f098:	lsr	fp, r6, #26
   6f09c:	strd	r0, [sp, #8]
   6f0a0:	ldrd	r0, [sp]
   6f0a4:	ldr	r8, [sp, #24]
   6f0a8:	umlal	r0, r1, r9, r8
   6f0ac:	ldr	r8, [sp, #28]
   6f0b0:	orr	r9, fp, r7, lsl #6
   6f0b4:	ldr	fp, [sp, #68]	; 0x44
   6f0b8:	str	r9, [sp, #112]	; 0x70
   6f0bc:	strd	r0, [sp]
   6f0c0:	ldrd	r0, [sp, #40]	; 0x28
   6f0c4:	umlal	r0, r1, sl, r8
   6f0c8:	ldrd	r8, [sp, #8]
   6f0cc:	strd	r0, [sp, #40]	; 0x28
   6f0d0:	lsr	r1, r7, #26
   6f0d4:	ldr	r0, [sp, #120]	; 0x78
   6f0d8:	bic	r7, r6, #-67108864	; 0xfc000000
   6f0dc:	str	r1, [sp, #116]	; 0x74
   6f0e0:	ldr	r6, [sp, #68]	; 0x44
   6f0e4:	umlal	r4, r5, r0, fp
   6f0e8:	ldr	fp, [sp, #24]
   6f0ec:	ldrd	r0, [sp]
   6f0f0:	umlal	r8, r9, sl, fp
   6f0f4:	strd	r8, [sp, #8]
   6f0f8:	ldrd	r8, [sp, #112]	; 0x70
   6f0fc:	adds	r4, r4, r8
   6f100:	ldr	r8, [sp, #68]	; 0x44
   6f104:	adc	r5, r5, r9
   6f108:	ldr	r9, [sp, #100]	; 0x64
   6f10c:	umlal	r0, r1, r9, r8
   6f110:	ldr	r8, [sp, #16]
   6f114:	bic	r9, r4, #-67108864	; 0xfc000000
   6f118:	str	r9, [sp, #72]	; 0x48
   6f11c:	strd	r0, [sp]
   6f120:	ldrd	r0, [sp, #40]	; 0x28
   6f124:	umlal	r0, r1, r8, fp
   6f128:	lsr	r8, r4, #26
   6f12c:	orr	r8, r8, r5, lsl #6
   6f130:	ldrd	r4, [sp, #8]
   6f134:	strd	r0, [sp, #40]	; 0x28
   6f138:	ldrd	r0, [sp]
   6f13c:	adds	r0, r0, r8
   6f140:	ldr	r8, [sp, #76]	; 0x4c
   6f144:	adc	r1, r1, #0
   6f148:	bic	r9, r0, #-67108864	; 0xfc000000
   6f14c:	str	r9, [sp, #28]
   6f150:	umlal	r4, r5, r8, r6
   6f154:	ldr	r8, [sp, #64]	; 0x40
   6f158:	strd	r4, [sp, #8]
   6f15c:	lsr	r4, r0, #26
   6f160:	orr	r4, r4, r1, lsl #6
   6f164:	ldrd	r0, [sp, #8]
   6f168:	adds	r0, r0, r4
   6f16c:	ldrd	r4, [sp, #40]	; 0x28
   6f170:	adc	r1, r1, #0
   6f174:	bic	r9, r0, #-67108864	; 0xfc000000
   6f178:	str	r9, [sp, #8]
   6f17c:	umlal	r4, r5, r8, r6
   6f180:	strd	r4, [sp, #40]	; 0x28
   6f184:	lsr	r4, r0, #26
   6f188:	orr	r4, r4, r1, lsl #6
   6f18c:	ldrd	r0, [sp, #40]	; 0x28
   6f190:	adds	r0, r0, r4
   6f194:	adc	r1, r1, #0
   6f198:	lsr	fp, r0, #26
   6f19c:	cmp	r2, #15
   6f1a0:	bic	r8, r0, #-67108864	; 0xfc000000
   6f1a4:	orr	fp, fp, r1, lsl #6
   6f1a8:	add	fp, fp, fp, lsl #2
   6f1ac:	add	fp, fp, r7
   6f1b0:	bls	6f1cc <__read_chk@plt+0x68d48>
   6f1b4:	mov	r1, ip
   6f1b8:	b	6eea4 <__read_chk@plt+0x68a20>
   6f1bc:	mov	fp, r8
   6f1c0:	str	r8, [sp, #8]
   6f1c4:	str	r8, [sp, #28]
   6f1c8:	str	r8, [sp, #72]	; 0x48
   6f1cc:	cmp	r2, #0
   6f1d0:	beq	6f344 <__read_chk@plt+0x68ec0>
   6f1d4:	add	r4, sp, #148	; 0x94
   6f1d8:	mov	r1, #0
   6f1dc:	ldrb	r0, [ip, r1]
   6f1e0:	strb	r0, [r4, r1]
   6f1e4:	add	r1, r1, #1
   6f1e8:	cmp	r1, r2
   6f1ec:	bne	6f1dc <__read_chk@plt+0x68d58>
   6f1f0:	add	r2, r1, #1
   6f1f4:	add	r5, sp, #168	; 0xa8
   6f1f8:	cmp	r2, #15
   6f1fc:	add	r2, r5, r1
   6f200:	mov	r0, #1
   6f204:	addls	r1, r4, r1
   6f208:	strb	r0, [r2, #-20]	; 0xffffffec
   6f20c:	addls	r0, sp, #163	; 0xa3
   6f210:	movls	r2, #0
   6f214:	bhi	6f224 <__read_chk@plt+0x68da0>
   6f218:	strb	r2, [r1, #1]!
   6f21c:	cmp	r1, r0
   6f220:	bne	6f218 <__read_chk@plt+0x68d94>
   6f224:	ldrb	r1, [sp, #154]	; 0x9a
   6f228:	ldrb	r4, [sp, #153]	; 0x99
   6f22c:	ldrb	r2, [sp, #158]	; 0x9e
   6f230:	lsl	r1, r1, #16
   6f234:	ldrb	r0, [sp, #162]	; 0xa2
   6f238:	orr	r4, r1, r4, lsl #8
   6f23c:	ldrb	r1, [sp, #152]	; 0x98
   6f240:	ldrb	r7, [sp, #157]	; 0x9d
   6f244:	lsl	r2, r2, #16
   6f248:	orr	r1, r4, r1
   6f24c:	ldrb	r4, [sp, #155]	; 0x9b
   6f250:	ldrb	r6, [sp, #161]	; 0xa1
   6f254:	lsl	r0, r0, #16
   6f258:	orr	r7, r2, r7, lsl #8
   6f25c:	ldrb	r5, [sp, #160]	; 0xa0
   6f260:	orr	r1, r1, r4, lsl #24
   6f264:	ldrb	r2, [sp, #156]	; 0x9c
   6f268:	ldrb	r4, [sp, #159]	; 0x9f
   6f26c:	orr	r6, r0, r6, lsl #8
   6f270:	orr	r5, r6, r5
   6f274:	orr	r2, r7, r2
   6f278:	ldrb	r0, [sp, #150]	; 0x96
   6f27c:	mov	r7, #0
   6f280:	ldrb	r6, [sp, #163]	; 0xa3
   6f284:	orr	r2, r2, r4, lsl #24
   6f288:	ldrb	r4, [sp, #149]	; 0x95
   6f28c:	mov	r9, r7
   6f290:	lsl	r0, r0, #16
   6f294:	str	r2, [sp, #132]	; 0x84
   6f298:	orr	r6, r5, r6, lsl #24
   6f29c:	ldrb	r5, [sp, #148]	; 0x94
   6f2a0:	orr	r0, r0, r4, lsl #8
   6f2a4:	str	r7, [sp, #128]	; 0x80
   6f2a8:	orr	r0, r0, r5
   6f2ac:	ldrd	r4, [sp, #128]	; 0x80
   6f2b0:	str	r7, [sp, #104]	; 0x68
   6f2b4:	ldrb	r7, [sp, #151]	; 0x97
   6f2b8:	orr	r4, r4, r1
   6f2bc:	strd	r4, [sp, #40]	; 0x28
   6f2c0:	str	r6, [sp, #140]	; 0x8c
   6f2c4:	add	r6, r8, r6, lsr #8
   6f2c8:	ldr	r8, [sp, #40]	; 0x28
   6f2cc:	orr	r4, r0, r7, lsl #24
   6f2d0:	ldr	r0, [sp, #44]	; 0x2c
   6f2d4:	str	r9, [sp, #136]	; 0x88
   6f2d8:	str	r1, [sp, #108]	; 0x6c
   6f2dc:	lsr	r9, r8, #20
   6f2e0:	orr	r9, r9, r0, lsl #12
   6f2e4:	str	r6, [sp, #68]	; 0x44
   6f2e8:	ldrd	r0, [sp, #104]	; 0x68
   6f2ec:	bic	r9, r9, #-67108864	; 0xfc000000
   6f2f0:	ldrd	r6, [sp, #136]	; 0x88
   6f2f4:	orr	r0, r0, r4
   6f2f8:	bic	r4, r4, #-67108864	; 0xfc000000
   6f2fc:	orr	r6, r6, r2
   6f300:	ldr	r2, [sp, #28]
   6f304:	lsr	r5, r0, #26
   6f308:	add	fp, fp, r4
   6f30c:	add	r9, r2, r9
   6f310:	lsr	r2, r6, #14
   6f314:	orr	r2, r2, r7, lsl #18
   6f318:	orr	r5, r5, r1, lsl #6
   6f31c:	ldr	r6, [sp, #8]
   6f320:	bic	r2, r2, #-67108864	; 0xfc000000
   6f324:	ldr	r7, [sp, #72]	; 0x48
   6f328:	bic	r5, r5, #-67108864	; 0xfc000000
   6f32c:	add	r2, r6, r2
   6f330:	str	r9, [sp, #24]
   6f334:	str	r2, [sp, #28]
   6f338:	add	r0, r7, r5
   6f33c:	mov	r2, #0
   6f340:	b	6efd0 <__read_chk@plt+0x68b4c>
   6f344:	ldr	r9, [sp, #72]	; 0x48
   6f348:	ldr	ip, [sp, #28]
   6f34c:	add	r0, r9, fp, lsr #26
   6f350:	ldr	r1, [sp, #8]
   6f354:	bic	sl, r0, #-67108864	; 0xfc000000
   6f358:	bic	fp, fp, #-67108864	; 0xfc000000
   6f35c:	add	r0, ip, r0, lsr #26
   6f360:	ldrb	r6, [r3, #18]
   6f364:	bic	ip, r0, #-67108864	; 0xfc000000
   6f368:	str	r2, [sp, #36]	; 0x24
   6f36c:	add	r0, r1, r0, lsr #26
   6f370:	bic	r4, r0, #-67108864	; 0xfc000000
   6f374:	str	r4, [sp, #16]
   6f378:	add	r8, r8, r0, lsr #26
   6f37c:	lsl	r6, r6, #16
   6f380:	bic	r5, r8, #-67108864	; 0xfc000000
   6f384:	str	r5, [sp, #52]	; 0x34
   6f388:	lsr	r8, r8, #26
   6f38c:	add	r0, r5, #-67108864	; 0xfc000000
   6f390:	add	r8, r8, r8, lsl #2
   6f394:	add	fp, r8, fp
   6f398:	ldr	r8, [sp, #16]
   6f39c:	bic	r4, fp, #-67108864	; 0xfc000000
   6f3a0:	add	r1, r4, #5
   6f3a4:	add	r5, sl, fp, lsr #26
   6f3a8:	bic	sl, r1, #-67108864	; 0xfc000000
   6f3ac:	add	r1, r5, r1, lsr #26
   6f3b0:	bic	fp, r1, #-67108864	; 0xfc000000
   6f3b4:	add	r1, ip, r1, lsr #26
   6f3b8:	bic	r7, r1, #-67108864	; 0xfc000000
   6f3bc:	add	r1, r8, r1, lsr #26
   6f3c0:	ldrb	r8, [r3, #17]
   6f3c4:	bic	r9, r1, #-67108864	; 0xfc000000
   6f3c8:	add	r0, r0, r1, lsr #26
   6f3cc:	str	r0, [sp, #56]	; 0x38
   6f3d0:	orr	r8, r6, r8, lsl #8
   6f3d4:	ldrb	r6, [r3, #22]
   6f3d8:	lsr	r1, r0, #31
   6f3dc:	ldrb	r0, [r3, #16]
   6f3e0:	sub	r1, r1, #1
   6f3e4:	and	fp, fp, r1
   6f3e8:	and	sl, sl, r1
   6f3ec:	orr	r8, r8, r0
   6f3f0:	mvn	r0, r1
   6f3f4:	and	r4, r0, r4
   6f3f8:	and	r5, r0, r5
   6f3fc:	orr	r5, r5, fp
   6f400:	orr	sl, r4, sl
   6f404:	ldrb	r4, [r3, #21]
   6f408:	and	r7, r7, r1
   6f40c:	and	r9, r9, r1
   6f410:	and	ip, r0, ip
   6f414:	str	r9, [sp, #32]
   6f418:	orr	sl, sl, r5, lsl #26
   6f41c:	ldrb	r9, [r3, #19]
   6f420:	orr	ip, ip, r7
   6f424:	str	sl, [sp, #28]
   6f428:	lsl	r6, r6, #16
   6f42c:	ldrb	r7, [r3, #20]
   6f430:	orr	r4, r6, r4, lsl #8
   6f434:	ldr	sl, [sp, #16]
   6f438:	orr	r8, r8, r9, lsl #24
   6f43c:	ldrb	fp, [r3, #23]
   6f440:	orr	r4, r4, r7
   6f444:	ldr	r6, [sp, #32]
   6f448:	and	r9, r0, sl
   6f44c:	ldrb	r7, [r3, #26]
   6f450:	lsr	r5, r5, #6
   6f454:	orr	r5, r5, ip, lsl #20
   6f458:	orr	fp, r4, fp, lsl #24
   6f45c:	str	r5, [sp, #8]
   6f460:	orr	r5, r9, r6
   6f464:	ldr	r4, [sp, #28]
   6f468:	lsl	r7, r7, #16
   6f46c:	ldrb	r6, [r3, #25]
   6f470:	lsr	ip, ip, #12
   6f474:	adds	sl, r8, r4
   6f478:	ldrb	r8, [r3, #24]
   6f47c:	str	fp, [sp, #40]	; 0x28
   6f480:	mov	r9, #0
   6f484:	orr	r6, r7, r6, lsl #8
   6f488:	adc	fp, r9, #0
   6f48c:	orr	r6, r6, r8
   6f490:	ldrb	r8, [r3, #27]
   6f494:	strd	sl, [sp, #16]
   6f498:	mov	r7, #0
   6f49c:	str	fp, [sp, #32]
   6f4a0:	orr	fp, ip, r5, lsl #14
   6f4a4:	ldr	ip, [sp, #52]	; 0x34
   6f4a8:	orr	r8, r6, r8, lsl #24
   6f4ac:	ldr	sl, [sp, #56]	; 0x38
   6f4b0:	ldr	r6, [sp, #40]	; 0x28
   6f4b4:	and	r0, r0, ip
   6f4b8:	lsr	ip, r5, #18
   6f4bc:	mov	r5, r7
   6f4c0:	ldr	r7, [sp, #8]
   6f4c4:	and	r9, r1, sl
   6f4c8:	ldrb	r1, [r3, #30]
   6f4cc:	orr	r0, r0, r9
   6f4d0:	adds	r4, r6, r7
   6f4d4:	ldrb	sl, [r3, #29]
   6f4d8:	ldrd	r6, [sp, #32]
   6f4dc:	adc	r5, r5, #0
   6f4e0:	ldrb	r9, [r3, #28]
   6f4e4:	lsl	r1, r1, #16
   6f4e8:	adds	r4, r4, r6
   6f4ec:	orr	sl, r1, sl, lsl #8
   6f4f0:	adc	r5, r5, r7
   6f4f4:	adds	r8, r8, fp
   6f4f8:	orr	sl, sl, r9
   6f4fc:	mov	r9, #0
   6f500:	adc	r9, r9, #0
   6f504:	adds	r6, r5, r8
   6f508:	adc	r7, r2, r9
   6f50c:	ldrb	r8, [sp, #16]
   6f510:	ldr	r9, [sp, #48]	; 0x30
   6f514:	orr	r0, ip, r0, lsl #8
   6f518:	ldrb	r3, [r3, #31]
   6f51c:	strb	r8, [r9]
   6f520:	ldr	ip, [sp, #16]
   6f524:	orr	sl, sl, r3, lsl #24
   6f528:	adds	sl, sl, r0
   6f52c:	ldr	r0, [sp, #48]	; 0x30
   6f530:	adds	r8, r7, sl
   6f534:	lsr	r3, ip, #8
   6f538:	lsr	r1, ip, #16
   6f53c:	strb	r3, [r9, #1]
   6f540:	lsr	r3, ip, #24
   6f544:	ldr	ip, [sp, #96]	; 0x60
   6f548:	strb	r1, [r9, #2]
   6f54c:	strb	r3, [r9, #3]
   6f550:	lsr	r3, r6, #8
   6f554:	ldr	r1, [sp, #164]	; 0xa4
   6f558:	ldr	r2, [ip]
   6f55c:	strb	r6, [r0, #8]
   6f560:	cmp	r1, r2
   6f564:	strb	r4, [r0, #4]
   6f568:	lsr	r2, r8, #16
   6f56c:	lsr	r1, r8, #8
   6f570:	strb	r8, [r0, #12]
   6f574:	lsr	r8, r8, #24
   6f578:	strb	r2, [r0, #14]
   6f57c:	lsr	r2, r4, #8
   6f580:	strb	r3, [r0, #9]
   6f584:	lsr	r3, r6, #16
   6f588:	strb	r1, [r0, #13]
   6f58c:	lsr	r6, r6, #24
   6f590:	strb	r3, [r0, #10]
   6f594:	lsr	r3, r4, #16
   6f598:	strb	r8, [r0, #15]
   6f59c:	lsr	r4, r4, #24
   6f5a0:	strb	r6, [r0, #11]
   6f5a4:	strb	r2, [r0, #5]
   6f5a8:	strb	r3, [r0, #6]
   6f5ac:	strb	r4, [r0, #7]
   6f5b0:	bne	6f5bc <__read_chk@plt+0x69138>
   6f5b4:	add	sp, sp, #172	; 0xac
   6f5b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f5bc:	bl	5d64 <__stack_chk_fail@plt>
   6f5c0:	andeq	r1, r5, r4, lsl fp
   6f5c4:	andeq	r0, r0, r8, asr #11
   6f5c8:	push	{r4, r5}
   6f5cc:	cmp	r2, #256	; 0x100
   6f5d0:	ldrb	r3, [r1, #2]
   6f5d4:	ldrb	r4, [r1, #1]
   6f5d8:	ldrb	ip, [r1]
   6f5dc:	ldrb	r2, [r1, #3]
   6f5e0:	lsl	r3, r3, #16
   6f5e4:	orr	r3, r3, r4, lsl #8
   6f5e8:	orr	r3, r3, ip
   6f5ec:	orr	r3, r3, r2, lsl #24
   6f5f0:	str	r3, [r0, #16]
   6f5f4:	ldrb	r3, [r1, #6]
   6f5f8:	ldrb	r4, [r1, #5]
   6f5fc:	ldrb	ip, [r1, #4]
   6f600:	ldrb	r2, [r1, #7]
   6f604:	lsl	r3, r3, #16
   6f608:	orr	r3, r3, r4, lsl #8
   6f60c:	orr	r3, r3, ip
   6f610:	orr	r3, r3, r2, lsl #24
   6f614:	str	r3, [r0, #20]
   6f618:	ldrb	r3, [r1, #10]
   6f61c:	ldrb	r4, [r1, #9]
   6f620:	ldrb	ip, [r1, #8]
   6f624:	ldrb	r2, [r1, #11]
   6f628:	lsl	r3, r3, #16
   6f62c:	orr	r3, r3, r4, lsl #8
   6f630:	orr	r3, r3, ip
   6f634:	orr	r3, r3, r2, lsl #24
   6f638:	str	r3, [r0, #24]
   6f63c:	ldrb	r3, [r1, #14]
   6f640:	ldrb	r4, [r1, #13]
   6f644:	ldrb	ip, [r1, #12]
   6f648:	ldrb	r2, [r1, #15]
   6f64c:	lsl	r3, r3, #16
   6f650:	orr	r3, r3, r4, lsl #8
   6f654:	orr	r3, r3, ip
   6f658:	orr	r3, r3, r2, lsl #24
   6f65c:	str	r3, [r0, #28]
   6f660:	beq	6f798 <__read_chk@plt+0x69314>
   6f664:	ldr	r3, [pc, #316]	; 6f7a8 <__read_chk@plt+0x69324>
   6f668:	add	r3, pc, r3
   6f66c:	add	r3, r3, #16
   6f670:	ldrb	r2, [r1, #2]
   6f674:	ldrb	r5, [r1, #1]
   6f678:	ldrb	r4, [r1]
   6f67c:	ldrb	ip, [r1, #3]
   6f680:	lsl	r2, r2, #16
   6f684:	orr	r2, r2, r5, lsl #8
   6f688:	orr	r2, r2, r4
   6f68c:	orr	r2, r2, ip, lsl #24
   6f690:	str	r2, [r0, #32]
   6f694:	ldrb	r2, [r1, #6]
   6f698:	ldrb	r5, [r1, #5]
   6f69c:	ldrb	r4, [r1, #4]
   6f6a0:	ldrb	ip, [r1, #7]
   6f6a4:	lsl	r2, r2, #16
   6f6a8:	orr	r2, r2, r5, lsl #8
   6f6ac:	orr	r2, r2, r4
   6f6b0:	orr	r2, r2, ip, lsl #24
   6f6b4:	str	r2, [r0, #36]	; 0x24
   6f6b8:	ldrb	r2, [r1, #10]
   6f6bc:	ldrb	r5, [r1, #9]
   6f6c0:	ldrb	r4, [r1, #8]
   6f6c4:	ldrb	ip, [r1, #11]
   6f6c8:	lsl	r2, r2, #16
   6f6cc:	orr	r2, r2, r5, lsl #8
   6f6d0:	orr	r2, r2, r4
   6f6d4:	orr	r2, r2, ip, lsl #24
   6f6d8:	str	r2, [r0, #40]	; 0x28
   6f6dc:	ldrb	r2, [r1, #14]
   6f6e0:	ldrb	r4, [r1, #13]
   6f6e4:	ldrb	ip, [r1, #12]
   6f6e8:	lsl	r2, r2, #16
   6f6ec:	ldrb	r1, [r1, #15]
   6f6f0:	orr	r2, r2, r4, lsl #8
   6f6f4:	orr	r2, r2, ip
   6f6f8:	orr	r2, r2, r1, lsl #24
   6f6fc:	str	r2, [r0, #44]	; 0x2c
   6f700:	ldrb	r2, [r3, #2]
   6f704:	ldrb	r4, [r3, #1]
   6f708:	ldrb	ip, [r3]
   6f70c:	ldrb	r1, [r3, #3]
   6f710:	lsl	r2, r2, #16
   6f714:	orr	r2, r2, r4, lsl #8
   6f718:	orr	r2, r2, ip
   6f71c:	orr	r2, r2, r1, lsl #24
   6f720:	str	r2, [r0]
   6f724:	ldrb	r2, [r3, #6]
   6f728:	ldrb	r4, [r3, #5]
   6f72c:	ldrb	ip, [r3, #4]
   6f730:	ldrb	r1, [r3, #7]
   6f734:	lsl	r2, r2, #16
   6f738:	orr	r2, r2, r4, lsl #8
   6f73c:	orr	r2, r2, ip
   6f740:	orr	r2, r2, r1, lsl #24
   6f744:	str	r2, [r0, #4]
   6f748:	ldrb	r2, [r3, #10]
   6f74c:	ldrb	r4, [r3, #9]
   6f750:	ldrb	ip, [r3, #8]
   6f754:	ldrb	r1, [r3, #11]
   6f758:	lsl	r2, r2, #16
   6f75c:	orr	r2, r2, r4, lsl #8
   6f760:	orr	r2, r2, ip
   6f764:	orr	r2, r2, r1, lsl #24
   6f768:	str	r2, [r0, #8]
   6f76c:	ldrb	ip, [r3, #14]
   6f770:	ldrb	r4, [r3, #13]
   6f774:	ldrb	r1, [r3, #12]
   6f778:	ldrb	r2, [r3, #15]
   6f77c:	lsl	ip, ip, #16
   6f780:	orr	r3, ip, r4, lsl #8
   6f784:	orr	r3, r3, r1
   6f788:	orr	r3, r3, r2, lsl #24
   6f78c:	str	r3, [r0, #12]
   6f790:	pop	{r4, r5}
   6f794:	bx	lr
   6f798:	ldr	r3, [pc, #12]	; 6f7ac <__read_chk@plt+0x69328>
   6f79c:	add	r1, r1, #16
   6f7a0:	add	r3, pc, r3
   6f7a4:	b	6f670 <__read_chk@plt+0x691ec>
   6f7a8:	andeq	r1, r2, r4, asr #32
   6f7ac:	andeq	r0, r2, ip, lsl #30
   6f7b0:	cmp	r2, #0
   6f7b4:	push	{r4, r5}
   6f7b8:	streq	r2, [r0, #48]	; 0x30
   6f7bc:	beq	6f804 <__read_chk@plt+0x69380>
   6f7c0:	ldrb	r3, [r2, #2]
   6f7c4:	ldrb	r5, [r2, #1]
   6f7c8:	ldrb	r4, [r2]
   6f7cc:	ldrb	ip, [r2, #3]
   6f7d0:	lsl	r3, r3, #16
   6f7d4:	orr	r3, r3, r5, lsl #8
   6f7d8:	orr	r3, r3, r4
   6f7dc:	orr	r3, r3, ip, lsl #24
   6f7e0:	str	r3, [r0, #48]	; 0x30
   6f7e4:	ldrb	r4, [r2, #6]
   6f7e8:	ldrb	r5, [r2, #5]
   6f7ec:	ldrb	ip, [r2, #4]
   6f7f0:	ldrb	r3, [r2, #7]
   6f7f4:	lsl	r4, r4, #16
   6f7f8:	orr	r2, r4, r5, lsl #8
   6f7fc:	orr	r2, r2, ip
   6f800:	orr	r2, r2, r3, lsl #24
   6f804:	str	r2, [r0, #52]	; 0x34
   6f808:	ldrb	r3, [r1, #2]
   6f80c:	ldrb	r4, [r1, #1]
   6f810:	ldrb	ip, [r1]
   6f814:	ldrb	r2, [r1, #3]
   6f818:	lsl	r3, r3, #16
   6f81c:	orr	r3, r3, r4, lsl #8
   6f820:	orr	r3, r3, ip
   6f824:	orr	r3, r3, r2, lsl #24
   6f828:	str	r3, [r0, #56]	; 0x38
   6f82c:	ldrb	r3, [r1, #6]
   6f830:	ldrb	r4, [r1, #5]
   6f834:	ldrb	ip, [r1, #4]
   6f838:	ldrb	r2, [r1, #7]
   6f83c:	lsl	r3, r3, #16
   6f840:	orr	r3, r3, r4, lsl #8
   6f844:	orr	r3, r3, ip
   6f848:	orr	r3, r3, r2, lsl #24
   6f84c:	str	r3, [r0, #60]	; 0x3c
   6f850:	pop	{r4, r5}
   6f854:	bx	lr
   6f858:	ldr	ip, [pc, #3028]	; 70434 <__read_chk@plt+0x69fb0>
   6f85c:	cmp	r3, #0
   6f860:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f864:	add	ip, pc, ip
   6f868:	ldr	r4, [pc, #3016]	; 70438 <__read_chk@plt+0x69fb4>
   6f86c:	sub	sp, sp, #260	; 0x104
   6f870:	str	r3, [sp, #176]	; 0xb0
   6f874:	mov	r3, ip
   6f878:	str	r0, [sp, #168]	; 0xa8
   6f87c:	str	r1, [sp, #36]	; 0x24
   6f880:	str	r2, [sp, #68]	; 0x44
   6f884:	ldr	r4, [ip, r4]
   6f888:	ldr	r3, [r4]
   6f88c:	str	r4, [sp, #172]	; 0xac
   6f890:	str	r3, [sp, #252]	; 0xfc
   6f894:	beq	703d0 <__read_chk@plt+0x69f4c>
   6f898:	ldr	r2, [sp, #168]	; 0xa8
   6f89c:	add	r1, sp, #188	; 0xbc
   6f8a0:	ldr	r4, [sp, #168]	; 0xa8
   6f8a4:	ldr	r5, [sp, #168]	; 0xa8
   6f8a8:	ldr	r6, [sp, #168]	; 0xa8
   6f8ac:	ldr	r7, [sp, #168]	; 0xa8
   6f8b0:	ldr	r8, [sp, #168]	; 0xa8
   6f8b4:	ldr	r9, [sp, #168]	; 0xa8
   6f8b8:	ldr	sl, [sp, #168]	; 0xa8
   6f8bc:	ldr	fp, [sp, #168]	; 0xa8
   6f8c0:	ldr	ip, [sp, #168]	; 0xa8
   6f8c4:	ldr	r0, [r0, #48]	; 0x30
   6f8c8:	ldr	r2, [r2]
   6f8cc:	ldr	r3, [sp, #176]	; 0xb0
   6f8d0:	ldr	r4, [r4, #4]
   6f8d4:	ldr	r5, [r5, #8]
   6f8d8:	ldr	r6, [r6, #12]
   6f8dc:	ldr	r7, [r7, #16]
   6f8e0:	ldr	r8, [r8, #20]
   6f8e4:	ldr	r9, [r9, #24]
   6f8e8:	ldr	sl, [sl, #28]
   6f8ec:	ldr	fp, [fp, #32]
   6f8f0:	ldr	ip, [ip, #36]	; 0x24
   6f8f4:	str	r0, [sp, #180]	; 0xb4
   6f8f8:	str	r1, [sp, #60]	; 0x3c
   6f8fc:	str	r2, [sp, #72]	; 0x48
   6f900:	str	r3, [sp, #52]	; 0x34
   6f904:	mov	r3, #0
   6f908:	str	r4, [sp, #76]	; 0x4c
   6f90c:	str	r5, [sp, #80]	; 0x50
   6f910:	str	r0, [sp, #48]	; 0x30
   6f914:	str	r6, [sp, #84]	; 0x54
   6f918:	str	r7, [sp, #88]	; 0x58
   6f91c:	str	r8, [sp, #92]	; 0x5c
   6f920:	str	r9, [sp, #96]	; 0x60
   6f924:	str	sl, [sp, #100]	; 0x64
   6f928:	str	fp, [sp, #104]	; 0x68
   6f92c:	str	ip, [sp, #108]	; 0x6c
   6f930:	ldr	r0, [sp, #168]	; 0xa8
   6f934:	ldr	r1, [sp, #168]	; 0xa8
   6f938:	ldr	r2, [sp, #168]	; 0xa8
   6f93c:	ldr	r4, [sp, #168]	; 0xa8
   6f940:	ldr	r5, [sp, #168]	; 0xa8
   6f944:	ldr	r0, [r0, #40]	; 0x28
   6f948:	ldr	r1, [r1, #44]	; 0x2c
   6f94c:	ldr	r2, [r2, #52]	; 0x34
   6f950:	ldr	r4, [r4, #56]	; 0x38
   6f954:	ldr	r5, [r5, #60]	; 0x3c
   6f958:	str	r0, [sp, #112]	; 0x70
   6f95c:	str	r1, [sp, #116]	; 0x74
   6f960:	str	r2, [sp, #64]	; 0x40
   6f964:	str	r4, [sp, #120]	; 0x78
   6f968:	str	r5, [sp, #124]	; 0x7c
   6f96c:	ldr	r6, [sp, #52]	; 0x34
   6f970:	cmp	r6, #63	; 0x3f
   6f974:	bhi	70424 <__read_chk@plt+0x69fa0>
   6f978:	ldr	r0, [sp, #36]	; 0x24
   6f97c:	add	ip, sp, #188	; 0xbc
   6f980:	mov	r3, #0
   6f984:	mov	r1, r6
   6f988:	ldrb	r2, [r0, r3]
   6f98c:	strb	r2, [ip, r3]
   6f990:	add	r3, r3, #1
   6f994:	cmp	r1, r3
   6f998:	bhi	6f988 <__read_chk@plt+0x69504>
   6f99c:	add	r8, sp, #188	; 0xbc
   6f9a0:	str	r8, [sp, #36]	; 0x24
   6f9a4:	str	r8, [sp, #40]	; 0x28
   6f9a8:	add	r0, sp, #108	; 0x6c
   6f9ac:	ldr	sl, [sp, #124]	; 0x7c
   6f9b0:	ldr	fp, [sp, #100]	; 0x64
   6f9b4:	ldm	r0, {r0, r1, r2}
   6f9b8:	ldr	r3, [sp, #96]	; 0x60
   6f9bc:	ldr	r4, [sp, #92]	; 0x5c
   6f9c0:	str	sl, [sp, #156]	; 0x9c
   6f9c4:	str	fp, [sp, #28]
   6f9c8:	str	r3, [sp, #24]
   6f9cc:	str	r4, [sp, #20]
   6f9d0:	mov	r4, #10
   6f9d4:	ldr	r8, [sp, #84]	; 0x54
   6f9d8:	str	r4, [sp, #44]	; 0x2c
   6f9dc:	str	r1, [sp, #12]
   6f9e0:	str	r2, [sp, #56]	; 0x38
   6f9e4:	str	r0, [sp, #8]
   6f9e8:	ldr	r5, [sp, #120]	; 0x78
   6f9ec:	ldr	r6, [sp, #64]	; 0x40
   6f9f0:	ldr	r7, [sp, #48]	; 0x30
   6f9f4:	ldr	ip, [sp, #104]	; 0x68
   6f9f8:	ldr	r3, [sp, #88]	; 0x58
   6f9fc:	ldr	r9, [sp, #80]	; 0x50
   6fa00:	ldr	sl, [sp, #76]	; 0x4c
   6fa04:	ldr	fp, [sp, #72]	; 0x48
   6fa08:	ldr	r4, [sp, #156]	; 0x9c
   6fa0c:	ldr	r1, [sp, #24]
   6fa10:	ldr	r2, [sp, #28]
   6fa14:	ldr	r0, [sp, #20]
   6fa18:	str	r8, [sp, #16]
   6fa1c:	add	fp, fp, r3
   6fa20:	add	sl, sl, r0
   6fa24:	eor	r7, r7, fp
   6fa28:	add	r9, r9, r1
   6fa2c:	ldr	r8, [sp, #16]
   6fa30:	eor	r6, r6, sl
   6fa34:	ror	r7, r7, #16
   6fa38:	str	r9, [sp, #28]
   6fa3c:	eor	r5, r5, r9
   6fa40:	add	r9, ip, r7
   6fa44:	ldr	ip, [sp, #8]
   6fa48:	add	r8, r8, r2
   6fa4c:	ror	r6, r6, #16
   6fa50:	str	r8, [sp, #32]
   6fa54:	eor	r4, r4, r8
   6fa58:	add	r8, ip, r6
   6fa5c:	ldr	ip, [sp, #12]
   6fa60:	ror	r5, r5, #16
   6fa64:	ror	r4, r4, #16
   6fa68:	eor	r3, r9, r3
   6fa6c:	add	ip, ip, r5
   6fa70:	str	ip, [sp, #24]
   6fa74:	ldr	ip, [sp, #56]	; 0x38
   6fa78:	eor	r0, r8, r0
   6fa7c:	ror	r3, r3, #20
   6fa80:	str	r3, [sp, #56]	; 0x38
   6fa84:	add	ip, ip, r4
   6fa88:	str	ip, [sp, #128]	; 0x80
   6fa8c:	ldr	ip, [sp, #24]
   6fa90:	ror	r0, r0, #20
   6fa94:	add	fp, r3, fp
   6fa98:	add	sl, r0, sl
   6fa9c:	eor	r1, ip, r1
   6faa0:	ldr	ip, [sp, #128]	; 0x80
   6faa4:	str	sl, [sp, #20]
   6faa8:	eor	r7, fp, r7
   6faac:	eor	r2, ip, r2
   6fab0:	ldr	sl, [sp, #32]
   6fab4:	ldr	r3, [sp, #28]
   6fab8:	ror	r1, r1, #20
   6fabc:	str	fp, [sp, #132]	; 0x84
   6fac0:	ror	r2, r2, #20
   6fac4:	ldr	fp, [sp, #20]
   6fac8:	add	r3, r1, r3
   6facc:	add	ip, r2, sl
   6fad0:	eor	r5, r3, r5
   6fad4:	eor	r6, fp, r6
   6fad8:	eor	r4, ip, r4
   6fadc:	str	r3, [sp, #28]
   6fae0:	ror	r7, r7, #24
   6fae4:	ldr	r3, [sp, #24]
   6fae8:	add	r9, r7, r9
   6faec:	ldr	fp, [sp, #128]	; 0x80
   6faf0:	ror	r6, r6, #24
   6faf4:	str	r9, [sp, #12]
   6faf8:	ror	r5, r5, #24
   6fafc:	ror	r4, r4, #24
   6fb00:	add	sl, r6, r8
   6fb04:	add	r9, r5, r3
   6fb08:	add	r8, r4, fp
   6fb0c:	ldr	r3, [sp, #12]
   6fb10:	eor	r0, sl, r0
   6fb14:	ldr	fp, [sp, #56]	; 0x38
   6fb18:	eor	r1, r9, r1
   6fb1c:	ror	r0, r0, #25
   6fb20:	eor	r2, r8, r2
   6fb24:	eor	r3, r3, fp
   6fb28:	ldr	fp, [sp, #132]	; 0x84
   6fb2c:	ror	r1, r1, #25
   6fb30:	ror	r2, r2, #25
   6fb34:	add	fp, r0, fp
   6fb38:	str	fp, [sp, #56]	; 0x38
   6fb3c:	ldr	fp, [sp, #20]
   6fb40:	ror	r3, r3, #25
   6fb44:	add	ip, r3, ip
   6fb48:	add	fp, r1, fp
   6fb4c:	str	fp, [sp, #8]
   6fb50:	ldr	fp, [sp, #28]
   6fb54:	eor	r5, ip, r5
   6fb58:	add	fp, r2, fp
   6fb5c:	str	fp, [sp, #24]
   6fb60:	ldr	fp, [sp, #8]
   6fb64:	ror	r5, r5, #16
   6fb68:	add	sl, r5, sl
   6fb6c:	str	sl, [sp, #32]
   6fb70:	eor	r7, fp, r7
   6fb74:	ldr	fp, [sp, #56]	; 0x38
   6fb78:	eor	r3, sl, r3
   6fb7c:	eor	r4, fp, r4
   6fb80:	ldr	fp, [sp, #24]
   6fb84:	ror	r3, r3, #20
   6fb88:	ror	r7, r7, #16
   6fb8c:	eor	r6, fp, r6
   6fb90:	ror	r4, r4, #16
   6fb94:	add	r9, r4, r9
   6fb98:	str	r9, [sp, #20]
   6fb9c:	ldr	r9, [sp, #12]
   6fba0:	ror	r6, r6, #16
   6fba4:	add	r8, r7, r8
   6fba8:	add	ip, r3, ip
   6fbac:	add	r9, r6, r9
   6fbb0:	str	r9, [sp, #28]
   6fbb4:	ldr	sl, [sp, #20]
   6fbb8:	eor	r2, r9, r2
   6fbbc:	str	ip, [sp, #16]
   6fbc0:	eor	r1, r8, r1
   6fbc4:	eor	r0, sl, r0
   6fbc8:	ldr	ip, [sp, #56]	; 0x38
   6fbcc:	ror	r2, r2, #20
   6fbd0:	str	r2, [sp, #132]	; 0x84
   6fbd4:	ror	r0, r0, #20
   6fbd8:	ldr	r2, [sp, #8]
   6fbdc:	add	fp, r0, ip
   6fbe0:	str	r3, [sp, #128]	; 0x80
   6fbe4:	ldr	ip, [sp, #24]
   6fbe8:	ror	r1, r1, #20
   6fbec:	ldr	r3, [sp, #132]	; 0x84
   6fbf0:	add	sl, r1, r2
   6fbf4:	ldr	r2, [sp, #16]
   6fbf8:	eor	r4, fp, r4
   6fbfc:	add	r9, r3, ip
   6fc00:	ldr	ip, [sp, #20]
   6fc04:	eor	r6, r9, r6
   6fc08:	eor	r5, r2, r5
   6fc0c:	ldr	r2, [sp, #28]
   6fc10:	eor	r7, sl, r7
   6fc14:	ror	r4, r4, #24
   6fc18:	ror	r6, r6, #24
   6fc1c:	ldr	r3, [sp, #32]
   6fc20:	add	ip, r4, ip
   6fc24:	ror	r5, r5, #24
   6fc28:	str	ip, [sp, #12]
   6fc2c:	add	ip, r6, r2
   6fc30:	ldr	r2, [sp, #128]	; 0x80
   6fc34:	add	r3, r5, r3
   6fc38:	ror	r7, r7, #24
   6fc3c:	add	r8, r7, r8
   6fc40:	str	r3, [sp, #8]
   6fc44:	str	r8, [sp, #56]	; 0x38
   6fc48:	eor	r8, r3, r2
   6fc4c:	ldr	r3, [sp, #12]
   6fc50:	ldr	r2, [sp, #56]	; 0x38
   6fc54:	eor	r0, r3, r0
   6fc58:	ldr	r3, [sp, #132]	; 0x84
   6fc5c:	eor	r1, r2, r1
   6fc60:	ldr	r2, [sp, #44]	; 0x2c
   6fc64:	eor	r3, ip, r3
   6fc68:	str	r3, [sp, #24]
   6fc6c:	ror	r3, r8, #25
   6fc70:	ldr	r8, [sp, #24]
   6fc74:	subs	r2, r2, #1
   6fc78:	ror	r0, r0, #25
   6fc7c:	str	r2, [sp, #44]	; 0x2c
   6fc80:	ror	r1, r1, #25
   6fc84:	ror	r2, r8, #25
   6fc88:	bne	6fa1c <__read_chk@plt+0x69598>
   6fc8c:	str	r4, [sp, #156]	; 0x9c
   6fc90:	ldr	r4, [sp, #36]	; 0x24
   6fc94:	ldr	r8, [sp, #16]
   6fc98:	str	r0, [sp, #20]
   6fc9c:	ldrb	r4, [r4, #2]
   6fca0:	ldr	r0, [sp, #8]
   6fca4:	str	r1, [sp, #24]
   6fca8:	str	r4, [sp, #16]
   6fcac:	ldr	r4, [sp, #48]	; 0x30
   6fcb0:	ldr	r1, [sp, #12]
   6fcb4:	add	r7, r7, r4
   6fcb8:	str	r7, [sp, #144]	; 0x90
   6fcbc:	ldr	r7, [sp, #36]	; 0x24
   6fcc0:	adds	r4, r4, #1
   6fcc4:	str	r4, [sp, #48]	; 0x30
   6fcc8:	ldr	r4, [sp, #36]	; 0x24
   6fccc:	ldrb	r7, [r7, #6]
   6fcd0:	str	r2, [sp, #28]
   6fcd4:	ldrb	r4, [r4, #1]
   6fcd8:	str	r7, [sp, #8]
   6fcdc:	ldr	r7, [sp, #72]	; 0x48
   6fce0:	str	r4, [sp, #12]
   6fce4:	add	fp, fp, r7
   6fce8:	str	fp, [sp, #4]
   6fcec:	ldr	fp, [sp, #36]	; 0x24
   6fcf0:	ldr	r4, [sp, #16]
   6fcf4:	ldr	r2, [sp, #56]	; 0x38
   6fcf8:	ldrb	fp, [fp, #10]
   6fcfc:	lsl	r4, r4, #16
   6fd00:	str	r4, [sp, #16]
   6fd04:	ldr	r4, [sp, #36]	; 0x24
   6fd08:	str	fp, [sp, #44]	; 0x2c
   6fd0c:	ldr	fp, [sp, #8]
   6fd10:	ldrb	r7, [r4, #14]
   6fd14:	ldr	r4, [sp, #16]
   6fd18:	lsl	fp, fp, #16
   6fd1c:	str	fp, [sp, #8]
   6fd20:	ldr	fp, [sp, #12]
   6fd24:	lsl	r7, r7, #16
   6fd28:	orr	r4, r4, fp, lsl #8
   6fd2c:	str	r4, [sp, #12]
   6fd30:	ldr	r4, [sp, #36]	; 0x24
   6fd34:	ldr	fp, [sp, #44]	; 0x2c
   6fd38:	str	r7, [sp, #56]	; 0x38
   6fd3c:	ldrb	r4, [r4]
   6fd40:	lsl	fp, fp, #16
   6fd44:	str	fp, [sp, #44]	; 0x2c
   6fd48:	ldr	fp, [sp, #12]
   6fd4c:	str	r4, [sp, #16]
   6fd50:	ldr	r4, [sp, #36]	; 0x24
   6fd54:	ldrb	r4, [r4, #18]
   6fd58:	str	r4, [sp, #32]
   6fd5c:	ldr	r4, [sp, #16]
   6fd60:	orr	r7, fp, r4
   6fd64:	ldr	r4, [sp, #36]	; 0x24
   6fd68:	ldrb	fp, [r4, #3]
   6fd6c:	ldr	r4, [sp, #76]	; 0x4c
   6fd70:	add	sl, sl, r4
   6fd74:	ldr	r4, [sp, #32]
   6fd78:	lsl	r4, r4, #16
   6fd7c:	str	r4, [sp, #160]	; 0xa0
   6fd80:	ldr	r4, [sp, #36]	; 0x24
   6fd84:	ldrb	r4, [r4, #22]
   6fd88:	str	r4, [sp, #16]
   6fd8c:	ldr	r4, [sp, #80]	; 0x50
   6fd90:	add	r9, r9, r4
   6fd94:	ldr	r4, [sp, #84]	; 0x54
   6fd98:	add	r8, r8, r4
   6fd9c:	ldr	r4, [sp, #88]	; 0x58
   6fda0:	add	r3, r3, r4
   6fda4:	ldr	r4, [sp, #92]	; 0x5c
   6fda8:	str	r3, [sp, #32]
   6fdac:	ldr	r3, [sp, #20]
   6fdb0:	add	r3, r3, r4
   6fdb4:	str	r3, [sp, #20]
   6fdb8:	ldr	r3, [sp, #16]
   6fdbc:	ldr	r4, [sp, #24]
   6fdc0:	lsl	r3, r3, #16
   6fdc4:	str	r3, [sp, #164]	; 0xa4
   6fdc8:	ldr	r3, [sp, #96]	; 0x60
   6fdcc:	add	r4, r4, r3
   6fdd0:	ldr	r3, [sp, #100]	; 0x64
   6fdd4:	str	r4, [sp, #24]
   6fdd8:	ldr	r4, [sp, #28]
   6fddc:	add	r4, r4, r3
   6fde0:	str	r4, [sp, #28]
   6fde4:	ldr	r4, [sp, #104]	; 0x68
   6fde8:	ldr	r3, [sp, #120]	; 0x78
   6fdec:	add	ip, ip, r4
   6fdf0:	str	ip, [sp, #128]	; 0x80
   6fdf4:	ldr	ip, [sp, #108]	; 0x6c
   6fdf8:	add	r5, r5, r3
   6fdfc:	ldr	r4, [sp, #156]	; 0x9c
   6fe00:	add	r0, r0, ip
   6fe04:	str	r0, [sp, #132]	; 0x84
   6fe08:	ldr	r0, [sp, #112]	; 0x70
   6fe0c:	str	r5, [sp, #152]	; 0x98
   6fe10:	add	r1, r1, r0
   6fe14:	str	r1, [sp, #136]	; 0x88
   6fe18:	ldr	r1, [sp, #116]	; 0x74
   6fe1c:	ldr	r5, [sp, #124]	; 0x7c
   6fe20:	add	r2, r2, r1
   6fe24:	str	r2, [sp, #140]	; 0x8c
   6fe28:	ldr	r2, [sp, #64]	; 0x40
   6fe2c:	orr	r1, r7, fp, lsl #24
   6fe30:	ldr	r7, [sp, #4]
   6fe34:	add	r4, r4, r5
   6fe38:	add	r6, r6, r2
   6fe3c:	str	r6, [sp, #148]	; 0x94
   6fe40:	ldr	r6, [sp, #36]	; 0x24
   6fe44:	eor	r1, r7, r1
   6fe48:	str	r1, [sp, #12]
   6fe4c:	ldr	fp, [sp, #8]
   6fe50:	ldrb	r3, [r6, #26]
   6fe54:	ldrb	r1, [r6, #5]
   6fe58:	ldrb	r2, [r6, #4]
   6fe5c:	lsl	ip, r3, #16
   6fe60:	ldrb	r3, [r6, #30]
   6fe64:	orr	r1, fp, r1, lsl #8
   6fe68:	str	r4, [sp, #156]	; 0x9c
   6fe6c:	orr	r2, r1, r2
   6fe70:	ldrb	r1, [r6, #7]
   6fe74:	lsl	r4, r3, #16
   6fe78:	ldrb	r3, [r6, #34]	; 0x22
   6fe7c:	ldr	r0, [sp, #44]	; 0x2c
   6fe80:	orr	r2, r2, r1, lsl #24
   6fe84:	ldrb	r1, [r6, #8]
   6fe88:	lsl	r5, r3, #16
   6fe8c:	ldrb	r3, [r6, #38]	; 0x26
   6fe90:	eor	r2, sl, r2
   6fe94:	str	r2, [sp, #16]
   6fe98:	ldrb	r2, [r6, #9]
   6fe9c:	lsl	r6, r3, #16
   6fea0:	ldr	r3, [sp, #36]	; 0x24
   6fea4:	orr	r2, r0, r2, lsl #8
   6fea8:	orr	r2, r2, r1
   6feac:	ldrb	r1, [r3, #11]
   6feb0:	ldrb	r3, [r3, #42]	; 0x2a
   6feb4:	orr	r2, r2, r1, lsl #24
   6feb8:	eor	r2, r9, r2
   6febc:	str	r2, [sp, #8]
   6fec0:	ldr	r7, [sp, #36]	; 0x24
   6fec4:	lsl	sl, r3, #16
   6fec8:	ldr	r9, [sp, #56]	; 0x38
   6fecc:	ldr	r0, [sp, #160]	; 0xa0
   6fed0:	ldrb	r2, [r7, #13]
   6fed4:	ldrb	r3, [r7, #12]
   6fed8:	ldrb	r1, [r7, #15]
   6fedc:	orr	r2, r9, r2, lsl #8
   6fee0:	ldr	r9, [sp, #24]
   6fee4:	orr	r2, r2, r3
   6fee8:	ldrb	r3, [r7, #46]	; 0x2e
   6feec:	orr	r2, r2, r1, lsl #24
   6fef0:	ldrb	r1, [r7, #19]
   6fef4:	eor	r2, r8, r2
   6fef8:	str	r2, [sp, #44]	; 0x2c
   6fefc:	ldrb	r2, [r7, #17]
   6ff00:	lsl	fp, r3, #16
   6ff04:	ldrb	r3, [r7, #16]
   6ff08:	ldr	r8, [sp, #36]	; 0x24
   6ff0c:	orr	r2, r0, r2, lsl #8
   6ff10:	orr	r2, r2, r3
   6ff14:	ldrb	r3, [r7, #50]	; 0x32
   6ff18:	orr	r2, r2, r1, lsl #24
   6ff1c:	ldr	r1, [sp, #32]
   6ff20:	eor	r0, r1, r2
   6ff24:	ldrb	r2, [r7, #21]
   6ff28:	lsl	r3, r3, #16
   6ff2c:	str	r3, [sp, #56]	; 0x38
   6ff30:	ldr	r3, [sp, #164]	; 0xa4
   6ff34:	ldrb	r1, [r7, #23]
   6ff38:	orr	r2, r3, r2, lsl #8
   6ff3c:	ldrb	r3, [r7, #20]
   6ff40:	orr	r2, r2, r3
   6ff44:	ldrb	r3, [r7, #54]	; 0x36
   6ff48:	orr	r1, r2, r1, lsl #24
   6ff4c:	ldrb	r2, [r8, #27]
   6ff50:	ldr	r7, [sp, #20]
   6ff54:	lsl	r3, r3, #16
   6ff58:	str	r3, [sp, #32]
   6ff5c:	ldrb	r3, [r8, #25]
   6ff60:	eor	r1, r7, r1
   6ff64:	ldrb	r7, [r8, #58]	; 0x3a
   6ff68:	orr	ip, ip, r3, lsl #8
   6ff6c:	ldrb	r3, [r8, #24]
   6ff70:	lsl	r7, r7, #16
   6ff74:	str	r7, [sp, #160]	; 0xa0
   6ff78:	orr	r3, ip, r3
   6ff7c:	ldrb	ip, [r8, #29]
   6ff80:	orr	r2, r3, r2, lsl #24
   6ff84:	ldrb	r3, [r8, #28]
   6ff88:	eor	r2, r9, r2
   6ff8c:	ldr	r7, [sp, #132]	; 0x84
   6ff90:	orr	ip, r4, ip, lsl #8
   6ff94:	ldrb	r4, [r8, #31]
   6ff98:	orr	r3, ip, r3
   6ff9c:	ldrb	ip, [r8, #62]	; 0x3e
   6ffa0:	orr	r3, r3, r4, lsl #24
   6ffa4:	ldrb	r4, [r8, #33]	; 0x21
   6ffa8:	lsl	ip, ip, #16
   6ffac:	str	ip, [sp, #20]
   6ffb0:	ldr	ip, [sp, #28]
   6ffb4:	orr	r4, r5, r4, lsl #8
   6ffb8:	ldr	r5, [sp, #36]	; 0x24
   6ffbc:	eor	r3, ip, r3
   6ffc0:	ldrb	ip, [r8, #32]
   6ffc4:	ldrb	r8, [r8, #35]	; 0x23
   6ffc8:	orr	ip, r4, ip
   6ffcc:	ldrb	r4, [r5, #37]	; 0x25
   6ffd0:	ldrb	r9, [r5, #39]	; 0x27
   6ffd4:	orr	r8, ip, r8, lsl #24
   6ffd8:	ldrb	ip, [r5, #36]	; 0x24
   6ffdc:	orr	r4, r6, r4, lsl #8
   6ffe0:	ldr	r6, [sp, #128]	; 0x80
   6ffe4:	orr	ip, r4, ip
   6ffe8:	ldrb	r4, [r5, #41]	; 0x29
   6ffec:	orr	r9, ip, r9, lsl #24
   6fff0:	ldrb	ip, [r5, #40]	; 0x28
   6fff4:	eor	r8, r6, r8
   6fff8:	eor	r9, r7, r9
   6fffc:	orr	r4, sl, r4, lsl #8
   70000:	ldrb	sl, [r5, #43]	; 0x2b
   70004:	orr	ip, r4, ip
   70008:	ldrb	r4, [r5, #45]	; 0x2d
   7000c:	ldrb	r5, [r5, #49]	; 0x31
   70010:	ldr	r6, [sp, #36]	; 0x24
   70014:	orr	sl, ip, sl, lsl #24
   70018:	ldr	r7, [sp, #56]	; 0x38
   7001c:	orr	r4, fp, r4, lsl #8
   70020:	ldr	fp, [sp, #136]	; 0x88
   70024:	orr	r5, r7, r5, lsl #8
   70028:	ldr	r7, [sp, #36]	; 0x24
   7002c:	ldrb	ip, [r6, #44]	; 0x2c
   70030:	eor	sl, fp, sl
   70034:	ldrb	r6, [r6, #47]	; 0x2f
   70038:	orr	ip, r4, ip
   7003c:	ldrb	r4, [r7, #53]	; 0x35
   70040:	ldr	fp, [sp, #32]
   70044:	orr	ip, ip, r6, lsl #24
   70048:	orr	r4, fp, r4, lsl #8
   7004c:	str	r4, [sp, #24]
   70050:	ldr	r4, [sp, #140]	; 0x8c
   70054:	ldrb	r6, [r7, #57]	; 0x39
   70058:	eor	fp, r4, ip
   7005c:	ldr	r4, [sp, #36]	; 0x24
   70060:	ldrb	ip, [r7, #48]	; 0x30
   70064:	ldr	r7, [sp, #160]	; 0xa0
   70068:	orr	ip, r5, ip
   7006c:	ldrb	r5, [r4, #51]	; 0x33
   70070:	orr	r6, r7, r6, lsl #8
   70074:	ldrb	r7, [r4, #61]	; 0x3d
   70078:	orr	r5, ip, r5, lsl #24
   7007c:	ldr	ip, [sp, #20]
   70080:	orr	r7, ip, r7, lsl #8
   70084:	ldrb	ip, [r4, #52]	; 0x34
   70088:	ldr	r4, [sp, #144]	; 0x90
   7008c:	str	r7, [sp, #28]
   70090:	ldr	r7, [sp, #36]	; 0x24
   70094:	eor	r5, r4, r5
   70098:	ldr	r4, [sp, #24]
   7009c:	str	r5, [sp, #20]
   700a0:	orr	ip, r4, ip
   700a4:	ldrb	r5, [r7, #55]	; 0x37
   700a8:	ldrb	r4, [r7, #56]	; 0x38
   700ac:	orr	r4, r6, r4
   700b0:	ldr	r6, [sp, #148]	; 0x94
   700b4:	orr	ip, ip, r5, lsl #24
   700b8:	ldrb	r5, [r7, #59]	; 0x3b
   700bc:	eor	ip, r6, ip
   700c0:	ldrb	r6, [r7, #60]	; 0x3c
   700c4:	str	ip, [sp, #24]
   700c8:	ldrb	ip, [r7, #63]	; 0x3f
   700cc:	orr	r4, r4, r5, lsl #24
   700d0:	ldr	r7, [sp, #28]
   700d4:	ldr	r5, [sp, #152]	; 0x98
   700d8:	orr	r6, r7, r6
   700dc:	orr	ip, r6, ip, lsl #24
   700e0:	ldr	r6, [sp, #156]	; 0x9c
   700e4:	eor	r7, r5, r4
   700e8:	ldr	r5, [sp, #12]
   700ec:	eor	ip, r6, ip
   700f0:	ldr	r6, [sp, #40]	; 0x28
   700f4:	str	ip, [sp, #28]
   700f8:	ldreq	ip, [sp, #64]	; 0x40
   700fc:	ldr	r4, [sp, #52]	; 0x34
   70100:	addeq	ip, ip, #1
   70104:	strb	r5, [r6]
   70108:	streq	ip, [sp, #64]	; 0x40
   7010c:	cmp	r4, #64	; 0x40
   70110:	ldr	ip, [sp, #16]
   70114:	lsr	r4, r5, #8
   70118:	ldr	r5, [sp, #8]
   7011c:	strb	ip, [r6, #4]
   70120:	strb	r5, [r6, #8]
   70124:	ldr	r6, [sp, #12]
   70128:	ldr	r5, [sp, #44]	; 0x2c
   7012c:	lsr	ip, r6, #16
   70130:	ldr	r6, [sp, #40]	; 0x28
   70134:	strb	r5, [r6, #12]
   70138:	ldr	r6, [sp, #12]
   7013c:	lsr	r5, r6, #24
   70140:	ldr	r6, [sp, #40]	; 0x28
   70144:	strb	r0, [r6, #16]
   70148:	strb	r1, [r6, #20]
   7014c:	strb	r2, [r6, #24]
   70150:	strb	r3, [r6, #28]
   70154:	strb	r8, [r6, #32]
   70158:	strb	r4, [r6, #1]
   7015c:	ldr	r6, [sp, #16]
   70160:	lsr	r4, r6, #8
   70164:	ldr	r6, [sp, #40]	; 0x28
   70168:	strb	ip, [r6, #2]
   7016c:	ldr	r6, [sp, #16]
   70170:	lsr	ip, r6, #16
   70174:	ldr	r6, [sp, #40]	; 0x28
   70178:	strb	r5, [r6, #3]
   7017c:	ldr	r6, [sp, #16]
   70180:	lsr	r5, r6, #24
   70184:	ldr	r6, [sp, #40]	; 0x28
   70188:	strb	r4, [r6, #5]
   7018c:	ldr	r6, [sp, #8]
   70190:	lsr	r4, r6, #8
   70194:	ldr	r6, [sp, #40]	; 0x28
   70198:	strb	ip, [r6, #6]
   7019c:	ldr	r6, [sp, #8]
   701a0:	lsr	ip, r6, #16
   701a4:	ldr	r6, [sp, #40]	; 0x28
   701a8:	strb	r5, [r6, #7]
   701ac:	ldr	r6, [sp, #8]
   701b0:	lsr	r5, r6, #24
   701b4:	ldr	r6, [sp, #40]	; 0x28
   701b8:	strb	r4, [r6, #9]
   701bc:	ldr	r6, [sp, #44]	; 0x2c
   701c0:	lsr	r4, r6, #8
   701c4:	ldr	r6, [sp, #40]	; 0x28
   701c8:	strb	ip, [r6, #10]
   701cc:	ldr	r6, [sp, #44]	; 0x2c
   701d0:	lsr	ip, r6, #16
   701d4:	ldr	r6, [sp, #40]	; 0x28
   701d8:	strb	r5, [r6, #11]
   701dc:	ldr	r6, [sp, #44]	; 0x2c
   701e0:	lsr	r5, r6, #24
   701e4:	ldr	r6, [sp, #40]	; 0x28
   701e8:	strb	r4, [r6, #13]
   701ec:	lsr	r4, r0, #8
   701f0:	strb	ip, [r6, #14]
   701f4:	lsr	ip, r0, #16
   701f8:	lsr	r0, r0, #24
   701fc:	strb	r0, [r6, #19]
   70200:	lsr	r0, r2, #8
   70204:	strb	r0, [r6, #25]
   70208:	lsr	r0, r3, #8
   7020c:	strb	r0, [r6, #29]
   70210:	ldr	r0, [sp, #40]	; 0x28
   70214:	strb	r5, [r6, #15]
   70218:	lsr	r5, r9, #8
   7021c:	strb	r4, [r6, #17]
   70220:	lsr	r4, r1, #8
   70224:	strb	ip, [r6, #18]
   70228:	lsr	ip, r1, #16
   7022c:	strb	r4, [r6, #21]
   70230:	lsr	r1, r1, #24
   70234:	strb	ip, [r6, #22]
   70238:	lsr	r4, r9, #16
   7023c:	strb	r1, [r6, #23]
   70240:	lsr	ip, r2, #16
   70244:	lsr	r1, r3, #16
   70248:	strb	ip, [r6, #26]
   7024c:	strb	r1, [r6, #30]
   70250:	lsr	ip, r8, #16
   70254:	ldr	r1, [sp, #20]
   70258:	lsr	r2, r2, #24
   7025c:	str	ip, [sp, #12]
   70260:	lsr	r3, r3, #24
   70264:	strb	r2, [r6, #27]
   70268:	lsr	ip, r9, #24
   7026c:	strb	r3, [r6, #31]
   70270:	lsr	r2, r8, #8
   70274:	strb	r9, [r0, #36]	; 0x24
   70278:	lsr	r6, r8, #24
   7027c:	strb	r2, [r0, #33]	; 0x21
   70280:	ldr	r8, [sp, #40]	; 0x28
   70284:	ldr	r2, [sp, #40]	; 0x28
   70288:	ldr	r3, [sp, #24]
   7028c:	ldr	r9, [sp, #28]
   70290:	strb	sl, [r0, #40]	; 0x28
   70294:	strb	fp, [r0, #44]	; 0x2c
   70298:	lsr	r0, sl, #8
   7029c:	strb	r1, [r2, #48]	; 0x30
   702a0:	lsr	r1, sl, #16
   702a4:	strb	r3, [r2, #52]	; 0x34
   702a8:	lsr	r2, sl, #24
   702ac:	strb	r9, [r8, #60]	; 0x3c
   702b0:	lsr	r3, fp, #8
   702b4:	ldr	r9, [sp, #40]	; 0x28
   702b8:	ldr	sl, [sp, #12]
   702bc:	strb	r7, [r8, #56]	; 0x38
   702c0:	lsr	r8, fp, #16
   702c4:	strb	sl, [r9, #34]	; 0x22
   702c8:	lsr	sl, fp, #24
   702cc:	strb	r4, [r9, #38]	; 0x26
   702d0:	ldr	r4, [sp, #40]	; 0x28
   702d4:	strb	r6, [r9, #35]	; 0x23
   702d8:	strb	r5, [r9, #37]	; 0x25
   702dc:	ldr	fp, [sp, #20]
   702e0:	strb	ip, [r4, #39]	; 0x27
   702e4:	strb	r0, [r4, #41]	; 0x29
   702e8:	strb	r1, [r4, #42]	; 0x2a
   702ec:	lsr	r6, fp, #8
   702f0:	strb	r2, [r4, #43]	; 0x2b
   702f4:	lsr	r2, r7, #8
   702f8:	strb	r3, [r4, #45]	; 0x2d
   702fc:	lsr	r3, r7, #16
   70300:	strb	r8, [r4, #46]	; 0x2e
   70304:	lsr	r4, r7, #24
   70308:	ldr	r7, [sp, #40]	; 0x28
   7030c:	lsr	r5, fp, #16
   70310:	ldr	r8, [sp, #28]
   70314:	lsr	r9, fp, #24
   70318:	ldr	fp, [sp, #24]
   7031c:	strb	sl, [r7, #47]	; 0x2f
   70320:	ldr	sl, [sp, #40]	; 0x28
   70324:	lsr	r7, r8, #8
   70328:	lsr	ip, fp, #8
   7032c:	lsr	r0, fp, #16
   70330:	lsr	r1, fp, #24
   70334:	strb	r6, [sl, #49]	; 0x31
   70338:	lsr	r6, r8, #16
   7033c:	strb	r5, [sl, #50]	; 0x32
   70340:	lsr	r5, r8, #24
   70344:	strb	r9, [sl, #51]	; 0x33
   70348:	strb	ip, [sl, #53]	; 0x35
   7034c:	strb	r0, [sl, #54]	; 0x36
   70350:	strb	r1, [sl, #55]	; 0x37
   70354:	strb	r2, [sl, #57]	; 0x39
   70358:	strb	r3, [sl, #58]	; 0x3a
   7035c:	strb	r4, [sl, #59]	; 0x3b
   70360:	strb	r7, [sl, #61]	; 0x3d
   70364:	strb	r6, [sl, #62]	; 0x3e
   70368:	strb	r5, [sl, #63]	; 0x3f
   7036c:	bls	7039c <__read_chk@plt+0x69f18>
   70370:	ldr	r5, [sp, #52]	; 0x34
   70374:	ldr	r6, [sp, #36]	; 0x24
   70378:	ldr	r7, [sp, #40]	; 0x28
   7037c:	sub	r5, r5, #64	; 0x40
   70380:	ldr	r3, [sp, #68]	; 0x44
   70384:	add	r6, r6, #64	; 0x40
   70388:	add	r7, r7, #64	; 0x40
   7038c:	str	r5, [sp, #52]	; 0x34
   70390:	str	r6, [sp, #36]	; 0x24
   70394:	str	r7, [sp, #68]	; 0x44
   70398:	b	6f96c <__read_chk@plt+0x694e8>
   7039c:	ldr	fp, [sp, #176]	; 0xb0
   703a0:	ldr	ip, [sp, #180]	; 0xb4
   703a4:	sub	r1, fp, #1
   703a8:	add	r0, ip, #1
   703ac:	lsr	r1, r1, #6
   703b0:	add	r0, r0, r1
   703b4:	sub	r1, fp, r1, lsl #6
   703b8:	cmp	r1, #64	; 0x40
   703bc:	bne	703ec <__read_chk@plt+0x69f68>
   703c0:	ldr	r3, [sp, #168]	; 0xa8
   703c4:	ldr	r4, [sp, #64]	; 0x40
   703c8:	str	r0, [r3, #48]	; 0x30
   703cc:	str	r4, [r3, #52]	; 0x34
   703d0:	ldr	r8, [sp, #172]	; 0xac
   703d4:	ldr	r2, [sp, #252]	; 0xfc
   703d8:	ldr	r3, [r8]
   703dc:	cmp	r2, r3
   703e0:	bne	70420 <__read_chk@plt+0x69f9c>
   703e4:	add	sp, sp, #260	; 0x104
   703e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   703ec:	ldr	ip, [sp, #40]	; 0x28
   703f0:	mov	r3, #0
   703f4:	ldr	r4, [sp, #68]	; 0x44
   703f8:	ldrb	r2, [ip, r3]
   703fc:	strb	r2, [r4, r3]
   70400:	add	r3, r3, #1
   70404:	cmp	r3, r1
   70408:	bcc	703f8 <__read_chk@plt+0x69f74>
   7040c:	ldr	r3, [sp, #168]	; 0xa8
   70410:	ldr	r4, [sp, #64]	; 0x40
   70414:	str	r0, [r3, #48]	; 0x30
   70418:	str	r4, [r3, #52]	; 0x34
   7041c:	b	703d0 <__read_chk@plt+0x69f4c>
   70420:	bl	5d64 <__stack_chk_fail@plt>
   70424:	ldr	r7, [sp, #68]	; 0x44
   70428:	str	r3, [sp, #68]	; 0x44
   7042c:	str	r7, [sp, #40]	; 0x28
   70430:	b	6f9a8 <__read_chk@plt+0x69524>
   70434:	muleq	r5, r8, r0
   70438:	andeq	r0, r0, r8, asr #11
   7043c:	push	{r4, r5, r6, r7, lr}
   70440:	sub	sp, sp, #44	; 0x2c
   70444:	ldr	r5, [pc, #152]	; 704e4 <__read_chk@plt+0x6a060>
   70448:	add	r7, sp, #3
   7044c:	ldr	r4, [pc, #148]	; 704e8 <__read_chk@plt+0x6a064>
   70450:	mov	r3, #0
   70454:	add	r5, pc, r5
   70458:	ldr	r2, [pc, #140]	; 704ec <__read_chk@plt+0x6a068>
   7045c:	mov	ip, r7
   70460:	mov	r1, r3
   70464:	ldr	r4, [r5, r4]
   70468:	add	r2, pc, r2
   7046c:	ldr	r5, [r4]
   70470:	str	r5, [sp, #36]	; 0x24
   70474:	ldr	r6, [r3, r2]
   70478:	ldr	r5, [r0, r3]
   7047c:	add	r3, r3, #4
   70480:	add	r1, r1, r6
   70484:	cmp	r3, #128	; 0x80
   70488:	rsb	r1, r1, r5
   7048c:	strb	r1, [ip, #1]!
   70490:	lsr	r1, r1, #31
   70494:	bne	70474 <__read_chk@plt+0x69ff0>
   70498:	sub	r5, r1, #1
   7049c:	add	ip, sp, #35	; 0x23
   704a0:	mov	r2, r0
   704a4:	mov	r3, r7
   704a8:	ldr	r1, [r2]
   704ac:	ldrb	r0, [r3, #1]!
   704b0:	eor	r0, r1, r0
   704b4:	cmp	r3, ip
   704b8:	and	r0, r0, r5
   704bc:	eor	r1, r0, r1
   704c0:	str	r1, [r2], #4
   704c4:	bne	704a8 <__read_chk@plt+0x6a024>
   704c8:	ldr	r2, [sp, #36]	; 0x24
   704cc:	ldr	r3, [r4]
   704d0:	cmp	r2, r3
   704d4:	bne	704e0 <__read_chk@plt+0x6a05c>
   704d8:	add	sp, sp, #44	; 0x2c
   704dc:	pop	{r4, r5, r6, r7, pc}
   704e0:	bl	5d64 <__stack_chk_fail@plt>
   704e4:	andeq	r0, r5, r8, lsr #9
   704e8:	andeq	r0, r0, r8, asr #11
   704ec:	andeq	r0, r2, r4, ror #4
   704f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   704f4:	sub	sp, sp, #548	; 0x224
   704f8:	ldr	r5, [pc, #508]	; 706fc <__read_chk@plt+0x6a278>
   704fc:	add	ip, sp, #272	; 0x110
   70500:	ldr	lr, [pc, #504]	; 70700 <__read_chk@plt+0x6a27c>
   70504:	mov	sl, r0
   70508:	add	r5, pc, r5
   7050c:	add	r4, sp, #276	; 0x114
   70510:	add	r2, sp, #536	; 0x218
   70514:	mov	r6, r1
   70518:	ldr	lr, [r5, lr]
   7051c:	mov	r0, r5
   70520:	mov	r3, ip
   70524:	mov	r1, #0
   70528:	ldr	r0, [lr]
   7052c:	str	lr, [sp, #4]
   70530:	str	r0, [sp, #540]	; 0x21c
   70534:	str	r1, [r3, #4]!
   70538:	cmp	r3, r2
   7053c:	bne	70534 <__read_chk@plt+0x6a0b0>
   70540:	add	r8, sp, #144	; 0x90
   70544:	add	r3, sp, #140	; 0x8c
   70548:	mov	r2, #0
   7054c:	str	r2, [r3, #4]!
   70550:	cmp	r3, ip
   70554:	bne	7054c <__read_chk@plt+0x6a0c8>
   70558:	ldr	r7, [pc, #420]	; 70704 <__read_chk@plt+0x6a280>
   7055c:	mov	r0, #0
   70560:	add	r7, pc, r7
   70564:	add	ip, r0, #33	; 0x21
   70568:	lsl	r9, r0, #2
   7056c:	mov	r3, r0
   70570:	mov	r1, r6
   70574:	mov	r2, #0
   70578:	cmp	r3, #30
   7057c:	ble	70598 <__read_chk@plt+0x6a114>
   70580:	add	fp, r7, #128	; 0x80
   70584:	ldr	r5, [r4, r2]
   70588:	ldr	lr, [r1, #124]	; 0x7c
   7058c:	ldr	fp, [r9, fp]
   70590:	mla	lr, fp, lr, r5
   70594:	str	lr, [r4, r2]
   70598:	add	r3, r3, #1
   7059c:	add	r2, r2, #4
   705a0:	cmp	r3, ip
   705a4:	add	r1, r1, #4
   705a8:	bne	70578 <__read_chk@plt+0x6a0f4>
   705ac:	mov	r1, #1
   705b0:	add	r4, r4, #4
   705b4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   705b8:	cmp	r0, #33	; 0x21
   705bc:	bne	70564 <__read_chk@plt+0x6a0e0>
   705c0:	ldr	r0, [sp, #400]	; 0x190
   705c4:	add	r9, sp, #12
   705c8:	ldr	r2, [sp, #404]	; 0x194
   705cc:	mov	r3, #0
   705d0:	ldr	r1, [sp, #408]	; 0x198
   705d4:	add	r2, r2, r0, lsr #8
   705d8:	str	r2, [sp, #404]	; 0x194
   705dc:	add	r2, r1, r2, lsr #8
   705e0:	str	r2, [sp, #408]	; 0x198
   705e4:	ldr	r2, [r6, r3]
   705e8:	str	r2, [r9, r3]
   705ec:	add	r3, r3, #4
   705f0:	cmp	r3, #132	; 0x84
   705f4:	bne	705e4 <__read_chk@plt+0x6a160>
   705f8:	ldr	r7, [pc, #264]	; 70708 <__read_chk@plt+0x6a284>
   705fc:	add	r6, sp, #408	; 0x198
   70600:	mov	r4, r8
   70604:	mov	r0, #0
   70608:	add	r7, pc, r7
   7060c:	mov	r5, sl
   70610:	add	ip, r0, #33	; 0x21
   70614:	lsl	fp, r0, #2
   70618:	mov	r3, r0
   7061c:	mov	r1, r6
   70620:	mov	r2, #0
   70624:	str	r0, [sp]
   70628:	cmp	r3, #32
   7062c:	add	r3, r3, #1
   70630:	add	r1, r1, #4
   70634:	ldrle	r0, [r1, #-4]
   70638:	ldrle	lr, [r4, r2]
   7063c:	ldrle	sl, [fp, r7]
   70640:	mlale	r0, sl, r0, lr
   70644:	strle	r0, [r4, r2]
   70648:	cmp	ip, r3
   7064c:	add	r2, r2, #4
   70650:	bne	70628 <__read_chk@plt+0x6a1a4>
   70654:	ldr	r0, [sp]
   70658:	mov	r1, #1
   7065c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   70660:	add	r4, r4, #4
   70664:	cmp	r0, #32
   70668:	bne	70610 <__read_chk@plt+0x6a18c>
   7066c:	mov	sl, r5
   70670:	mov	r2, r8
   70674:	mov	r3, #0
   70678:	ldr	r0, [r8, r3]
   7067c:	ldr	r1, [r2, #4]
   70680:	add	r1, r1, r0, lsr #8
   70684:	str	r1, [r2, #4]!
   70688:	ldrb	r1, [r8, r3]
   7068c:	str	r1, [r8, r3]
   70690:	add	r3, r3, #4
   70694:	cmp	r3, #128	; 0x80
   70698:	bne	70678 <__read_chk@plt+0x6a1f4>
   7069c:	mov	r3, #0
   706a0:	mov	r2, r3
   706a4:	ldr	r1, [r9, r3]
   706a8:	ldr	r0, [r8, r3]
   706ac:	rsb	r2, r2, r1
   706b0:	rsb	r1, r0, r2
   706b4:	lsr	r2, r1, #31
   706b8:	add	r1, r1, r2, lsl #8
   706bc:	str	r1, [sl, r3]
   706c0:	add	r3, r3, #4
   706c4:	cmp	r3, #128	; 0x80
   706c8:	bne	706a4 <__read_chk@plt+0x6a220>
   706cc:	mov	r0, sl
   706d0:	bl	7043c <__read_chk@plt+0x69fb8>
   706d4:	ldr	r0, [sp, #4]
   706d8:	ldr	r2, [sp, #540]	; 0x21c
   706dc:	ldr	r3, [r0]
   706e0:	cmp	r2, r3
   706e4:	bne	706f8 <__read_chk@plt+0x6a274>
   706e8:	mov	r0, sl
   706ec:	add	sp, sp, #548	; 0x224
   706f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   706f4:	b	7043c <__read_chk@plt+0x69fb8>
   706f8:	bl	5d64 <__stack_chk_fail@plt>
   706fc:	strdeq	r0, [r5], -r4
   70700:	andeq	r0, r0, r8, asr #11
   70704:	andeq	r0, r2, ip, ror #2
   70708:	andeq	r0, r2, r4, asr #1
   7070c:	ldr	ip, [pc, #108]	; 70780 <__read_chk@plt+0x6a2fc>
   70710:	sub	r2, r1, #1
   70714:	push	{r4, lr}
   70718:	add	ip, pc, ip
   7071c:	ldr	r4, [pc, #96]	; 70784 <__read_chk@plt+0x6a300>
   70720:	sub	sp, sp, #264	; 0x108
   70724:	add	r1, sp, #4
   70728:	add	lr, sp, #128	; 0x80
   7072c:	mov	r3, sp
   70730:	ldr	r4, [ip, r4]
   70734:	ldr	ip, [r4]
   70738:	str	ip, [sp, #260]	; 0x104
   7073c:	ldrb	ip, [r2, #1]!
   70740:	str	ip, [r3, #4]!
   70744:	cmp	r3, lr
   70748:	bne	7073c <__read_chk@plt+0x6a2b8>
   7074c:	add	ip, r1, #252	; 0xfc
   70750:	mov	r2, #0
   70754:	str	r2, [r3, #4]!
   70758:	cmp	r3, ip
   7075c:	bne	70754 <__read_chk@plt+0x6a2d0>
   70760:	bl	704f0 <__read_chk@plt+0x6a06c>
   70764:	ldr	r2, [sp, #260]	; 0x104
   70768:	ldr	r3, [r4]
   7076c:	cmp	r2, r3
   70770:	bne	7077c <__read_chk@plt+0x6a2f8>
   70774:	add	sp, sp, #264	; 0x108
   70778:	pop	{r4, pc}
   7077c:	bl	5d64 <__stack_chk_fail@plt>
   70780:	andeq	r0, r5, r4, ror #3
   70784:	andeq	r0, r0, r8, asr #11
   70788:	push	{r3, r4, r5, lr}
   7078c:	sub	r4, r0, #4
   70790:	mov	r5, r1
   70794:	mov	r0, #0
   70798:	ldrb	r3, [r5, r0]
   7079c:	mov	r1, #1
   707a0:	str	r3, [r4, #4]!
   707a4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   707a8:	cmp	r0, #16
   707ac:	bne	70798 <__read_chk@plt+0x6a314>
   707b0:	pop	{r3, r4, r5, pc}
   707b4:	ldr	r2, [pc, #88]	; 70814 <__read_chk@plt+0x6a390>
   707b8:	sub	r1, r1, #1
   707bc:	push	{r4, lr}
   707c0:	add	r2, pc, r2
   707c4:	ldr	lr, [pc, #76]	; 70818 <__read_chk@plt+0x6a394>
   707c8:	sub	sp, sp, #264	; 0x108
   707cc:	add	ip, sp, #256	; 0x100
   707d0:	mov	r3, sp
   707d4:	ldr	r4, [r2, lr]
   707d8:	ldr	r2, [r4]
   707dc:	str	r2, [sp, #260]	; 0x104
   707e0:	ldrb	r2, [r1, #1]!
   707e4:	str	r2, [r3, #4]!
   707e8:	cmp	r3, ip
   707ec:	bne	707e0 <__read_chk@plt+0x6a35c>
   707f0:	add	r1, sp, #4
   707f4:	bl	704f0 <__read_chk@plt+0x6a06c>
   707f8:	ldr	r2, [sp, #260]	; 0x104
   707fc:	ldr	r3, [r4]
   70800:	cmp	r2, r3
   70804:	bne	70810 <__read_chk@plt+0x6a38c>
   70808:	add	sp, sp, #264	; 0x108
   7080c:	pop	{r4, pc}
   70810:	bl	5d64 <__stack_chk_fail@plt>
   70814:	andeq	r0, r5, ip, lsr r1
   70818:	andeq	r0, r0, r8, asr #11
   7081c:	mov	r3, #0
   70820:	ldr	r2, [r1, r3]
   70824:	str	r2, [r0, r3]
   70828:	add	r3, r3, #4
   7082c:	cmp	r3, #64	; 0x40
   70830:	bne	70820 <__read_chk@plt+0x6a39c>
   70834:	mov	r3, #16
   70838:	mov	r2, #0
   7083c:	subs	r3, r3, #1
   70840:	str	r2, [r0, #64]	; 0x40
   70844:	add	r0, r0, #4
   70848:	bne	7083c <__read_chk@plt+0x6a3b8>
   7084c:	bx	lr
   70850:	push	{r3, r4, r5, lr}
   70854:	sub	r4, r1, #4
   70858:	mov	r5, r0
   7085c:	mov	r3, #0
   70860:	ldr	r2, [r4, #4]!
   70864:	mov	r0, r3
   70868:	mov	r1, #1
   7086c:	strb	r2, [r5, r3]
   70870:	bl	7cfd8 <__read_chk@plt+0x76b54>
   70874:	cmp	r0, #32
   70878:	mov	r3, r0
   7087c:	bne	70860 <__read_chk@plt+0x6a3dc>
   70880:	pop	{r3, r4, r5, pc}
   70884:	mov	r3, #0
   70888:	b	70894 <__read_chk@plt+0x6a410>
   7088c:	cmp	r3, #128	; 0x80
   70890:	beq	708ac <__read_chk@plt+0x6a428>
   70894:	ldr	r2, [r0, r3]
   70898:	add	r3, r3, #4
   7089c:	cmp	r2, #0
   708a0:	beq	7088c <__read_chk@plt+0x6a408>
   708a4:	mov	r0, #0
   708a8:	bx	lr
   708ac:	mov	r0, #1
   708b0:	bx	lr
   708b4:	push	{r4, lr}
   708b8:	mov	r4, r0
   708bc:	mov	r0, #31
   708c0:	ldr	r3, [r4, #124]	; 0x7c
   708c4:	mvn	r1, #0
   708c8:	sub	r4, r4, #4
   708cc:	cmp	r3, #0
   708d0:	bne	708e8 <__read_chk@plt+0x6a464>
   708d4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   708d8:	cmp	r0, #15
   708dc:	bne	708c0 <__read_chk@plt+0x6a43c>
   708e0:	mov	r0, #1
   708e4:	pop	{r4, pc}
   708e8:	mov	r0, #0
   708ec:	pop	{r4, pc}
   708f0:	push	{r3, r4, r5, lr}
   708f4:	add	r4, r1, #128	; 0x80
   708f8:	add	r5, r0, #128	; 0x80
   708fc:	mov	r0, #31
   70900:	ldr	r2, [r5, #-4]!
   70904:	mvn	r1, #0
   70908:	ldr	r3, [r4, #-4]!
   7090c:	cmp	r2, r3
   70910:	bcc	7092c <__read_chk@plt+0x6a4a8>
   70914:	bhi	70924 <__read_chk@plt+0x6a4a0>
   70918:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7091c:	cmn	r0, #1
   70920:	bne	70900 <__read_chk@plt+0x6a47c>
   70924:	mov	r0, #0
   70928:	pop	{r3, r4, r5, pc}
   7092c:	mov	r0, #1
   70930:	pop	{r3, r4, r5, pc}
   70934:	mov	r3, #0
   70938:	push	{r4}		; (str r4, [sp, #-4]!)
   7093c:	ldr	r4, [r2, r3]
   70940:	ldr	ip, [r1, r3]
   70944:	add	ip, r4, ip
   70948:	str	ip, [r0, r3]
   7094c:	add	r3, r3, #4
   70950:	cmp	r3, #128	; 0x80
   70954:	bne	7093c <__read_chk@plt+0x6a4b8>
   70958:	mov	r2, r0
   7095c:	mov	r3, #0
   70960:	ldr	ip, [r0, r3]
   70964:	ldr	r1, [r2, #4]
   70968:	add	r1, r1, ip, lsr #8
   7096c:	str	r1, [r2, #4]!
   70970:	ldrb	r1, [r0, r3]
   70974:	str	r1, [r0, r3]
   70978:	add	r3, r3, #4
   7097c:	cmp	r3, #124	; 0x7c
   70980:	bne	70960 <__read_chk@plt+0x6a4dc>
   70984:	pop	{r4}		; (ldr r4, [sp], #4)
   70988:	b	7043c <__read_chk@plt+0x69fb8>
   7098c:	mov	r3, #0
   70990:	push	{r4, r5}
   70994:	mov	r4, r3
   70998:	ldr	r5, [r1, r3]
   7099c:	ldr	ip, [r2, r3]
   709a0:	rsb	ip, ip, r5
   709a4:	rsb	ip, r4, ip
   709a8:	ubfx	r4, ip, #8, #1
   709ac:	uxtb	ip, ip
   709b0:	str	ip, [r0, r3]
   709b4:	add	r3, r3, #4
   709b8:	cmp	r3, #128	; 0x80
   709bc:	bne	70998 <__read_chk@plt+0x6a514>
   709c0:	pop	{r4, r5}
   709c4:	bx	lr
   709c8:	push	{r4, r5, r6, r7, r8, lr}
   709cc:	sub	sp, sp, #264	; 0x108
   709d0:	ldr	r4, [pc, #184]	; 70a90 <__read_chk@plt+0x6a60c>
   709d4:	add	r7, sp, #4
   709d8:	ldr	lr, [pc, #180]	; 70a94 <__read_chk@plt+0x6a610>
   709dc:	add	ip, sp, #256	; 0x100
   709e0:	add	r4, pc, r4
   709e4:	mov	r3, sp
   709e8:	ldr	r6, [r4, lr]
   709ec:	mov	lr, #0
   709f0:	ldr	r4, [r6]
   709f4:	str	r4, [sp, #260]	; 0x104
   709f8:	str	lr, [r3, #4]!
   709fc:	cmp	r3, ip
   70a00:	bne	709f8 <__read_chk@plt+0x6a574>
   70a04:	sub	r1, r1, #4
   70a08:	add	r8, r7, #128	; 0x80
   70a0c:	mov	ip, r7
   70a10:	ldr	r5, [r1, #4]!
   70a14:	mov	r3, #0
   70a18:	ldr	lr, [ip, r3]
   70a1c:	ldr	r4, [r2, r3]
   70a20:	mla	lr, r4, r5, lr
   70a24:	str	lr, [ip, r3]
   70a28:	add	r3, r3, #4
   70a2c:	cmp	r3, #128	; 0x80
   70a30:	bne	70a18 <__read_chk@plt+0x6a594>
   70a34:	add	ip, ip, #4
   70a38:	cmp	ip, r8
   70a3c:	bne	70a10 <__read_chk@plt+0x6a58c>
   70a40:	mov	r2, r7
   70a44:	mov	r3, #0
   70a48:	ldr	ip, [r7, r3]
   70a4c:	ldr	r1, [r2, #4]
   70a50:	add	r1, r1, ip, lsr #8
   70a54:	str	r1, [r2, #4]!
   70a58:	ldrb	r1, [r7, r3]
   70a5c:	str	r1, [r7, r3]
   70a60:	add	r3, r3, #4
   70a64:	cmp	r3, #252	; 0xfc
   70a68:	bne	70a48 <__read_chk@plt+0x6a5c4>
   70a6c:	mov	r1, r7
   70a70:	bl	704f0 <__read_chk@plt+0x6a06c>
   70a74:	ldr	r2, [sp, #260]	; 0x104
   70a78:	ldr	r3, [r6]
   70a7c:	cmp	r2, r3
   70a80:	bne	70a8c <__read_chk@plt+0x6a608>
   70a84:	add	sp, sp, #264	; 0x108
   70a88:	pop	{r4, r5, r6, r7, r8, pc}
   70a8c:	bl	5d64 <__stack_chk_fail@plt>
   70a90:	andeq	pc, r4, ip, lsl pc	; <UNPREDICTABLE>
   70a94:	andeq	r0, r0, r8, asr #11
   70a98:	ldr	ip, [pc, #112]	; 70b10 <__read_chk@plt+0x6a68c>
   70a9c:	mov	r3, #0
   70aa0:	push	{r4, lr}
   70aa4:	add	ip, pc, ip
   70aa8:	ldr	r4, [pc, #100]	; 70b14 <__read_chk@plt+0x6a690>
   70aac:	sub	sp, sp, #136	; 0x88
   70ab0:	add	lr, sp, #4
   70ab4:	ldr	r4, [ip, r4]
   70ab8:	ldr	ip, [r4]
   70abc:	str	ip, [sp, #132]	; 0x84
   70ac0:	ldr	ip, [r2, r3]
   70ac4:	str	ip, [lr, r3]
   70ac8:	add	r3, r3, #4
   70acc:	cmp	r3, #64	; 0x40
   70ad0:	bne	70ac0 <__read_chk@plt+0x6a63c>
   70ad4:	add	r3, sp, #64	; 0x40
   70ad8:	add	ip, sp, #128	; 0x80
   70adc:	mov	r2, #0
   70ae0:	str	r2, [r3, #4]!
   70ae4:	cmp	r3, ip
   70ae8:	bne	70ae0 <__read_chk@plt+0x6a65c>
   70aec:	mov	r2, lr
   70af0:	bl	709c8 <__read_chk@plt+0x6a544>
   70af4:	ldr	r2, [sp, #132]	; 0x84
   70af8:	ldr	r3, [r4]
   70afc:	cmp	r2, r3
   70b00:	bne	70b0c <__read_chk@plt+0x6a688>
   70b04:	add	sp, sp, #136	; 0x88
   70b08:	pop	{r4, pc}
   70b0c:	bl	5d64 <__stack_chk_fail@plt>
   70b10:	andeq	pc, r4, r8, asr lr	; <UNPREDICTABLE>
   70b14:	andeq	r0, r0, r8, asr #11
   70b18:	push	{r4, r5, r6, lr}
   70b1c:	mov	r3, r0
   70b20:	mov	r4, r0
   70b24:	mov	r2, r1
   70b28:	mov	r0, #0
   70b2c:	ldr	ip, [r1, r0]
   70b30:	add	r2, r2, #12
   70b34:	add	r3, r3, #8
   70b38:	and	ip, ip, #7
   70b3c:	strb	ip, [r3, #-8]
   70b40:	ldr	ip, [r1, r0]
   70b44:	ubfx	ip, ip, #3, #3
   70b48:	strb	ip, [r3, #-7]
   70b4c:	ldr	ip, [r1, r0]
   70b50:	add	r0, r0, #12
   70b54:	cmp	r0, #120	; 0x78
   70b58:	ubfx	ip, ip, #6, #3
   70b5c:	strb	ip, [r3, #-6]
   70b60:	ldr	lr, [r2, #-8]
   70b64:	lsl	lr, lr, #2
   70b68:	and	lr, lr, #7
   70b6c:	eor	ip, ip, lr
   70b70:	strb	ip, [r3, #-6]
   70b74:	ldr	ip, [r2, #-8]
   70b78:	ubfx	ip, ip, #1, #3
   70b7c:	strb	ip, [r3, #-5]
   70b80:	ldr	ip, [r2, #-8]
   70b84:	ubfx	ip, ip, #4, #3
   70b88:	strb	ip, [r3, #-4]
   70b8c:	ldr	ip, [r2, #-8]
   70b90:	ubfx	ip, ip, #7, #3
   70b94:	strb	ip, [r3, #-3]
   70b98:	ldr	lr, [r2, #-4]
   70b9c:	lsl	lr, lr, #1
   70ba0:	and	lr, lr, #7
   70ba4:	eor	ip, ip, lr
   70ba8:	strb	ip, [r3, #-3]
   70bac:	ldr	ip, [r2, #-4]
   70bb0:	ubfx	ip, ip, #2, #3
   70bb4:	strb	ip, [r3, #-2]
   70bb8:	ldr	ip, [r2, #-4]
   70bbc:	ubfx	ip, ip, #5, #3
   70bc0:	strb	ip, [r3, #-1]
   70bc4:	bne	70b2c <__read_chk@plt+0x6a6a8>
   70bc8:	ldr	r2, [r1, #120]	; 0x78
   70bcc:	mov	r3, #0
   70bd0:	mov	r5, r3
   70bd4:	mov	r6, r4
   70bd8:	and	r2, r2, #7
   70bdc:	strb	r2, [r4, #80]	; 0x50
   70be0:	ldr	r2, [r1, #120]	; 0x78
   70be4:	ubfx	r2, r2, #3, #3
   70be8:	strb	r2, [r4, #81]	; 0x51
   70bec:	ldr	r2, [r1, #120]	; 0x78
   70bf0:	ubfx	r2, r2, #6, #3
   70bf4:	strb	r2, [r4, #82]	; 0x52
   70bf8:	ldr	r0, [r1, #124]	; 0x7c
   70bfc:	lsl	r0, r0, #2
   70c00:	and	r0, r0, #7
   70c04:	eor	r2, r2, r0
   70c08:	strb	r2, [r4, #82]	; 0x52
   70c0c:	ldr	r2, [r1, #124]	; 0x7c
   70c10:	ubfx	r2, r2, #1, #3
   70c14:	strb	r2, [r4, #83]	; 0x53
   70c18:	ldr	r2, [r1, #124]	; 0x7c
   70c1c:	ubfx	r2, r2, #4, #3
   70c20:	strb	r2, [r4, #84]	; 0x54
   70c24:	ldrb	r2, [r4, r3]
   70c28:	mov	r0, r3
   70c2c:	mov	r1, #1
   70c30:	add	r5, r5, r2
   70c34:	uxtb	r5, r5
   70c38:	strb	r5, [r4, r3]
   70c3c:	ldrb	r2, [r6, #1]
   70c40:	sbfx	r5, r5, #3, #5
   70c44:	add	r5, r5, r2
   70c48:	strb	r5, [r6, #1]!
   70c4c:	ldrb	r2, [r4, r3]
   70c50:	and	r2, r2, #7
   70c54:	lsr	r5, r2, #2
   70c58:	sub	r2, r2, r5, lsl #3
   70c5c:	strb	r2, [r4, r3]
   70c60:	bl	7cfd8 <__read_chk@plt+0x76b54>
   70c64:	cmp	r0, #84	; 0x54
   70c68:	mov	r3, r0
   70c6c:	bne	70c24 <__read_chk@plt+0x6a7a0>
   70c70:	ldrb	r3, [r4, #84]	; 0x54
   70c74:	add	r5, r5, r3
   70c78:	strb	r5, [r4, #84]	; 0x54
   70c7c:	pop	{r4, r5, r6, pc}
   70c80:	push	{r4, r5, r6, lr}
   70c84:	mov	r3, r0
   70c88:	mov	r4, r0
   70c8c:	mov	r2, r1
   70c90:	mov	r0, #0
   70c94:	ldr	ip, [r1, r0]
   70c98:	add	r2, r2, #20
   70c9c:	add	r3, r3, #8
   70ca0:	and	ip, ip, #31
   70ca4:	strb	ip, [r3, #-8]
   70ca8:	ldr	ip, [r1, r0]
   70cac:	add	r0, r0, #20
   70cb0:	cmp	r0, #120	; 0x78
   70cb4:	ubfx	ip, ip, #5, #5
   70cb8:	strb	ip, [r3, #-7]
   70cbc:	ldr	lr, [r2, #-16]
   70cc0:	lsl	lr, lr, #3
   70cc4:	and	lr, lr, #31
   70cc8:	eor	ip, ip, lr
   70ccc:	strb	ip, [r3, #-7]
   70cd0:	ldr	ip, [r2, #-16]
   70cd4:	ubfx	ip, ip, #2, #5
   70cd8:	strb	ip, [r3, #-6]
   70cdc:	ldr	ip, [r2, #-16]
   70ce0:	ubfx	ip, ip, #7, #5
   70ce4:	strb	ip, [r3, #-5]
   70ce8:	ldr	lr, [r2, #-12]
   70cec:	lsl	lr, lr, #1
   70cf0:	and	lr, lr, #31
   70cf4:	eor	ip, ip, lr
   70cf8:	strb	ip, [r3, #-5]
   70cfc:	ldr	ip, [r2, #-12]
   70d00:	ubfx	ip, ip, #4, #5
   70d04:	strb	ip, [r3, #-4]
   70d08:	ldr	lr, [r2, #-8]
   70d0c:	lsl	lr, lr, #4
   70d10:	and	lr, lr, #31
   70d14:	eor	ip, ip, lr
   70d18:	strb	ip, [r3, #-4]
   70d1c:	ldr	ip, [r2, #-8]
   70d20:	ubfx	ip, ip, #1, #5
   70d24:	strb	ip, [r3, #-3]
   70d28:	ldr	ip, [r2, #-8]
   70d2c:	ubfx	ip, ip, #6, #5
   70d30:	strb	ip, [r3, #-2]
   70d34:	ldr	lr, [r2, #-4]
   70d38:	lsl	lr, lr, #2
   70d3c:	and	lr, lr, #31
   70d40:	eor	ip, ip, lr
   70d44:	strb	ip, [r3, #-2]
   70d48:	ldr	ip, [r2, #-4]
   70d4c:	ubfx	ip, ip, #3, #5
   70d50:	strb	ip, [r3, #-1]
   70d54:	bne	70c94 <__read_chk@plt+0x6a810>
   70d58:	ldr	r2, [r1, #120]	; 0x78
   70d5c:	mov	r3, #0
   70d60:	mov	r5, r3
   70d64:	mov	r6, r4
   70d68:	and	r2, r2, #31
   70d6c:	strb	r2, [r4, #48]	; 0x30
   70d70:	ldr	r2, [r1, #120]	; 0x78
   70d74:	ubfx	r2, r2, #5, #5
   70d78:	strb	r2, [r4, #49]	; 0x31
   70d7c:	ldr	r0, [r1, #124]	; 0x7c
   70d80:	lsl	r0, r0, #3
   70d84:	and	r0, r0, #31
   70d88:	eor	r2, r2, r0
   70d8c:	strb	r2, [r4, #49]	; 0x31
   70d90:	ldr	r2, [r1, #124]	; 0x7c
   70d94:	ubfx	r2, r2, #2, #5
   70d98:	strb	r2, [r4, #50]	; 0x32
   70d9c:	ldrb	r2, [r4, r3]
   70da0:	mov	r0, r3
   70da4:	mov	r1, #1
   70da8:	add	r5, r5, r2
   70dac:	uxtb	r5, r5
   70db0:	strb	r5, [r4, r3]
   70db4:	ldrb	r2, [r6, #1]
   70db8:	sbfx	r5, r5, #5, #3
   70dbc:	add	r5, r5, r2
   70dc0:	strb	r5, [r6, #1]!
   70dc4:	ldrb	r2, [r4, r3]
   70dc8:	and	r2, r2, #31
   70dcc:	lsr	r5, r2, #4
   70dd0:	sub	r2, r2, r5, lsl #5
   70dd4:	strb	r2, [r4, r3]
   70dd8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   70ddc:	cmp	r0, #50	; 0x32
   70de0:	mov	r3, r0
   70de4:	bne	70d9c <__read_chk@plt+0x6a918>
   70de8:	ldrb	r3, [r4, #50]	; 0x32
   70dec:	add	r5, r5, r3
   70df0:	strb	r5, [r4, #50]	; 0x32
   70df4:	pop	{r4, r5, r6, pc}
   70df8:	mov	ip, r0
   70dfc:	mov	r3, #0
   70e00:	push	{r4, r5}
   70e04:	add	ip, ip, #4
   70e08:	ldr	r5, [r2, r3]
   70e0c:	ldr	r4, [r1, r3]
   70e10:	and	r5, r5, #3
   70e14:	and	r4, r4, #3
   70e18:	orr	r4, r4, r5, lsl #2
   70e1c:	strb	r4, [r0, r3]
   70e20:	ldr	r5, [r1, r3]
   70e24:	ldr	r4, [r2, r3]
   70e28:	ubfx	r5, r5, #2, #2
   70e2c:	and	r4, r4, #12
   70e30:	eor	r4, r5, r4
   70e34:	strb	r4, [ip, #-3]
   70e38:	ldr	r5, [r2, r3]
   70e3c:	ldr	r4, [r1, r3]
   70e40:	ubfx	r5, r5, #4, #2
   70e44:	ubfx	r4, r4, #4, #2
   70e48:	orr	r4, r4, r5, lsl #2
   70e4c:	strb	r4, [ip, #-2]
   70e50:	ldr	r5, [r2, r3]
   70e54:	ldr	r4, [r1, r3]
   70e58:	add	r3, r3, #4
   70e5c:	ubfx	r5, r5, #6, #2
   70e60:	cmp	r3, #124	; 0x7c
   70e64:	ubfx	r4, r4, #6, #2
   70e68:	orr	r4, r4, r5, lsl #2
   70e6c:	strb	r4, [ip, #-1]
   70e70:	bne	70e04 <__read_chk@plt+0x6a980>
   70e74:	ldr	ip, [r2, #124]	; 0x7c
   70e78:	ldr	r3, [r1, #124]	; 0x7c
   70e7c:	and	ip, ip, #3
   70e80:	and	r3, r3, #3
   70e84:	orr	r3, r3, ip, lsl #2
   70e88:	strb	r3, [r0, #124]	; 0x7c
   70e8c:	ldr	r3, [r2, #124]	; 0x7c
   70e90:	ldr	ip, [r1, #124]	; 0x7c
   70e94:	and	r3, r3, #12
   70e98:	ubfx	ip, ip, #2, #2
   70e9c:	eor	r3, ip, r3
   70ea0:	strb	r3, [r0, #125]	; 0x7d
   70ea4:	ldr	r2, [r2, #124]	; 0x7c
   70ea8:	ldr	r3, [r1, #124]	; 0x7c
   70eac:	ubfx	r2, r2, #4, #2
   70eb0:	ubfx	r3, r3, #4, #2
   70eb4:	orr	r3, r3, r2, lsl #2
   70eb8:	strb	r3, [r0, #126]	; 0x7e
   70ebc:	pop	{r4, r5}
   70ec0:	bx	lr
   70ec4:	push	{r3, r4, r5, r6, r7, lr}
   70ec8:	add	r7, r1, #384	; 0x180
   70ecc:	add	r6, r1, #128	; 0x80
   70ed0:	mov	r5, r0
   70ed4:	mov	r2, r7
   70ed8:	mov	r4, r1
   70edc:	bl	72138 <__read_chk@plt+0x6bcb4>
   70ee0:	add	r1, r4, #256	; 0x100
   70ee4:	mov	r2, r6
   70ee8:	add	r0, r5, #128	; 0x80
   70eec:	bl	72138 <__read_chk@plt+0x6bcb4>
   70ef0:	mov	r1, r6
   70ef4:	mov	r2, r7
   70ef8:	add	r0, r5, #256	; 0x100
   70efc:	pop	{r3, r4, r5, r6, r7, lr}
   70f00:	b	72138 <__read_chk@plt+0x6bcb4>
   70f04:	push	{r3, r4, r5, lr}
   70f08:	mov	r5, r1
   70f0c:	mov	r4, r0
   70f10:	bl	70ec4 <__read_chk@plt+0x6aa40>
   70f14:	mov	r1, r5
   70f18:	add	r0, r4, #384	; 0x180
   70f1c:	add	r2, r5, #256	; 0x100
   70f20:	pop	{r3, r4, r5, lr}
   70f24:	b	72138 <__read_chk@plt+0x6bcb4>
   70f28:	ldr	r3, [pc, #320]	; 71070 <__read_chk@plt+0x6abec>
   70f2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70f30:	mov	r8, r1
   70f34:	ldr	r1, [pc, #312]	; 71074 <__read_chk@plt+0x6abf0>
   70f38:	add	r3, pc, r3
   70f3c:	sub	sp, sp, #652	; 0x28c
   70f40:	add	r6, r8, #128	; 0x80
   70f44:	add	r5, sp, #4
   70f48:	add	r7, sp, #516	; 0x204
   70f4c:	ldr	sl, [r3, r1]
   70f50:	add	fp, r2, #128	; 0x80
   70f54:	mov	r4, r2
   70f58:	mov	r9, r0
   70f5c:	mov	r1, r6
   70f60:	mov	r2, r8
   70f64:	ldr	r3, [sl]
   70f68:	mov	r0, r5
   70f6c:	str	r3, [sp, #644]	; 0x284
   70f70:	bl	72010 <__read_chk@plt+0x6bb8c>
   70f74:	mov	r2, r4
   70f78:	mov	r0, r7
   70f7c:	mov	r1, fp
   70f80:	bl	72010 <__read_chk@plt+0x6bb8c>
   70f84:	mov	r2, r7
   70f88:	mov	r0, r5
   70f8c:	mov	r1, r5
   70f90:	bl	72138 <__read_chk@plt+0x6bcb4>
   70f94:	mov	r2, r6
   70f98:	add	r6, sp, #132	; 0x84
   70f9c:	mov	r1, r8
   70fa0:	mov	r0, r6
   70fa4:	bl	71fe4 <__read_chk@plt+0x6bb60>
   70fa8:	mov	r0, r7
   70fac:	mov	r1, r4
   70fb0:	mov	r2, fp
   70fb4:	bl	71fe4 <__read_chk@plt+0x6bb60>
   70fb8:	mov	r2, r7
   70fbc:	add	r7, sp, #260	; 0x104
   70fc0:	mov	r0, r6
   70fc4:	mov	r1, r6
   70fc8:	bl	72138 <__read_chk@plt+0x6bcb4>
   70fcc:	add	r2, r4, #384	; 0x180
   70fd0:	add	r1, r8, #384	; 0x180
   70fd4:	mov	r0, r7
   70fd8:	bl	72138 <__read_chk@plt+0x6bcb4>
   70fdc:	ldr	r2, [pc, #148]	; 71078 <__read_chk@plt+0x6abf4>
   70fe0:	mov	r0, r7
   70fe4:	mov	r1, r7
   70fe8:	add	r2, pc, r2
   70fec:	bl	72138 <__read_chk@plt+0x6bcb4>
   70ff0:	add	r2, r4, #256	; 0x100
   70ff4:	add	r4, sp, #388	; 0x184
   70ff8:	add	r1, r8, #256	; 0x100
   70ffc:	mov	r0, r4
   71000:	bl	72138 <__read_chk@plt+0x6bcb4>
   71004:	mov	r0, r4
   71008:	mov	r1, r4
   7100c:	mov	r2, r4
   71010:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71014:	mov	r0, r9
   71018:	mov	r1, r6
   7101c:	mov	r2, r5
   71020:	bl	72010 <__read_chk@plt+0x6bb8c>
   71024:	add	r0, r9, #384	; 0x180
   71028:	mov	r1, r4
   7102c:	mov	r2, r7
   71030:	bl	72010 <__read_chk@plt+0x6bb8c>
   71034:	mov	r1, r4
   71038:	mov	r2, r7
   7103c:	add	r0, r9, #128	; 0x80
   71040:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71044:	mov	r2, r5
   71048:	add	r0, r9, #256	; 0x100
   7104c:	mov	r1, r6
   71050:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71054:	ldr	r2, [sp, #644]	; 0x284
   71058:	ldr	r3, [sl]
   7105c:	cmp	r2, r3
   71060:	bne	7106c <__read_chk@plt+0x6abe8>
   71064:	add	sp, sp, #652	; 0x28c
   71068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7106c:	bl	5d64 <__stack_chk_fail@plt>
   71070:	andeq	pc, r4, r4, asr #19
   71074:	andeq	r0, r0, r8, asr #11
   71078:	andeq	pc, r1, r8, ror #15
   7107c:	ldr	r2, [pc, #260]	; 71188 <__read_chk@plt+0x6ad04>
   71080:	ldr	ip, [pc, #260]	; 7118c <__read_chk@plt+0x6ad08>
   71084:	add	r2, pc, r2
   71088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7108c:	sub	sp, sp, #532	; 0x214
   71090:	ldr	ip, [r2, ip]
   71094:	add	r8, sp, #12
   71098:	add	r6, sp, #140	; 0x8c
   7109c:	add	fp, r1, #128	; 0x80
   710a0:	mov	r4, r0
   710a4:	add	r5, sp, #268	; 0x10c
   710a8:	ldr	r2, [ip]
   710ac:	mov	r0, r8
   710b0:	str	ip, [sp, #4]
   710b4:	mov	r9, r1
   710b8:	add	r7, sp, #396	; 0x18c
   710bc:	add	sl, r4, #128	; 0x80
   710c0:	str	r2, [sp, #524]	; 0x20c
   710c4:	bl	72268 <__read_chk@plt+0x6bde4>
   710c8:	mov	r1, fp
   710cc:	mov	r0, r6
   710d0:	bl	72268 <__read_chk@plt+0x6bde4>
   710d4:	add	r1, r9, #256	; 0x100
   710d8:	mov	r0, r5
   710dc:	bl	72268 <__read_chk@plt+0x6bde4>
   710e0:	mov	r2, r5
   710e4:	mov	r0, r5
   710e8:	mov	r1, r5
   710ec:	bl	71fe4 <__read_chk@plt+0x6bb60>
   710f0:	mov	r1, r8
   710f4:	mov	r0, r7
   710f8:	bl	720b8 <__read_chk@plt+0x6bc34>
   710fc:	mov	r2, fp
   71100:	mov	r0, r4
   71104:	mov	r1, r9
   71108:	bl	71fe4 <__read_chk@plt+0x6bb60>
   7110c:	mov	r0, r4
   71110:	mov	r1, r4
   71114:	bl	72268 <__read_chk@plt+0x6bde4>
   71118:	mov	r0, r4
   7111c:	mov	r1, r4
   71120:	mov	r2, r8
   71124:	bl	72010 <__read_chk@plt+0x6bb8c>
   71128:	mov	r0, r4
   7112c:	mov	r1, r4
   71130:	mov	r2, r6
   71134:	bl	72010 <__read_chk@plt+0x6bb8c>
   71138:	mov	r0, sl
   7113c:	mov	r1, r7
   71140:	mov	r2, r6
   71144:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71148:	mov	r1, sl
   7114c:	mov	r2, r5
   71150:	add	r0, r4, #384	; 0x180
   71154:	bl	72010 <__read_chk@plt+0x6bb8c>
   71158:	mov	r1, r7
   7115c:	mov	r2, r6
   71160:	add	r0, r4, #256	; 0x100
   71164:	bl	72010 <__read_chk@plt+0x6bb8c>
   71168:	ldr	r1, [sp, #4]
   7116c:	ldr	r2, [sp, #524]	; 0x20c
   71170:	ldr	r3, [r1]
   71174:	cmp	r2, r3
   71178:	bne	71184 <__read_chk@plt+0x6ad00>
   7117c:	add	sp, sp, #532	; 0x214
   71180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71184:	bl	5d64 <__stack_chk_fail@plt>
   71188:	andeq	pc, r4, r8, ror r8	; <UNPREDICTABLE>
   7118c:	andeq	r0, r0, r8, asr #11
   71190:	push	{r4, r5, r6, lr}
   71194:	mov	r4, r2
   71198:	mov	r6, r0
   7119c:	mov	r5, r1
   711a0:	bl	71ef8 <__read_chk@plt+0x6ba74>
   711a4:	add	r0, r6, #128	; 0x80
   711a8:	add	r1, r5, #128	; 0x80
   711ac:	mov	r2, r4
   711b0:	pop	{r4, r5, r6, lr}
   711b4:	b	71ef8 <__read_chk@plt+0x6ba74>
   711b8:	ldr	ip, [pc, #304]	; 712f0 <__read_chk@plt+0x6ae6c>
   711bc:	ldr	r1, [pc, #304]	; 712f4 <__read_chk@plt+0x6ae70>
   711c0:	add	ip, pc, ip
   711c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   711c8:	sub	sp, sp, #148	; 0x94
   711cc:	ldr	r1, [ip, r1]
   711d0:	lsl	r4, r2, #2
   711d4:	ldrsb	r8, [sp, #184]	; 0xb8
   711d8:	adds	r4, r4, r2
   711dc:	ldr	r9, [pc, #276]	; 712f8 <__read_chk@plt+0x6ae74>
   711e0:	mov	r2, #256	; 0x100
   711e4:	str	r1, [sp, #4]
   711e8:	mov	r7, r0
   711ec:	ldr	r3, [sp, #4]
   711f0:	add	r9, pc, r9
   711f4:	uxtb	r6, r8
   711f8:	add	r1, r9, r4, lsl #8
   711fc:	add	r1, r1, #128	; 0x80
   71200:	add	r9, r9, #128	; 0x80
   71204:	ldr	ip, [r3]
   71208:	str	ip, [sp, #140]	; 0x8c
   7120c:	bl	6010 <memcpy@plt>
   71210:	eor	r2, r6, #1
   71214:	mvn	ip, r6
   71218:	sub	r2, r2, #1
   7121c:	uxtb	ip, ip
   71220:	sub	ip, ip, #1
   71224:	adds	sl, r4, #1
   71228:	lsr	r2, r2, #31
   7122c:	add	r1, r9, sl, lsl #8
   71230:	orr	r2, r2, ip, lsr #31
   71234:	mov	r0, r7
   71238:	bl	71190 <__read_chk@plt+0x6ad0c>
   7123c:	eor	r2, r6, #2
   71240:	sub	r2, r2, #1
   71244:	eor	ip, r6, #254	; 0xfe
   71248:	sub	ip, ip, #1
   7124c:	adds	sl, r4, #2
   71250:	lsr	r2, r2, #31
   71254:	add	r1, r9, sl, lsl #8
   71258:	orr	r2, r2, ip, lsr #31
   7125c:	mov	r0, r7
   71260:	bl	71190 <__read_chk@plt+0x6ad0c>
   71264:	eor	r2, r6, #3
   71268:	sub	r2, r2, #1
   7126c:	eor	ip, r6, #253	; 0xfd
   71270:	sub	ip, ip, #1
   71274:	adds	sl, r4, #3
   71278:	lsr	r2, r2, #31
   7127c:	mov	r0, r7
   71280:	orr	r2, r2, ip, lsr #31
   71284:	add	r1, r9, sl, lsl #8
   71288:	bl	71190 <__read_chk@plt+0x6ad0c>
   7128c:	eor	r3, r6, #252	; 0xfc
   71290:	adds	r4, r4, #4
   71294:	sub	r2, r3, #1
   71298:	add	r1, r9, r4, lsl #8
   7129c:	add	r4, sp, #12
   712a0:	lsr	r2, r2, #31
   712a4:	mov	r0, r7
   712a8:	bl	71190 <__read_chk@plt+0x6ad0c>
   712ac:	mov	r1, r7
   712b0:	mov	r0, r4
   712b4:	bl	720b8 <__read_chk@plt+0x6bc34>
   712b8:	sxtb	r2, r8
   712bc:	mov	r1, r4
   712c0:	mov	r0, r7
   712c4:	asr	r3, r2, #31
   712c8:	lsr	r2, r3, #31
   712cc:	bl	71ef8 <__read_chk@plt+0x6ba74>
   712d0:	ldr	r1, [sp, #4]
   712d4:	ldr	r2, [sp, #140]	; 0x8c
   712d8:	ldr	r3, [r1]
   712dc:	cmp	r2, r3
   712e0:	bne	712ec <__read_chk@plt+0x6ae68>
   712e4:	add	sp, sp, #148	; 0x94
   712e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   712ec:	bl	5d64 <__stack_chk_fail@plt>
   712f0:	andeq	pc, r4, ip, lsr r7	; <UNPREDICTABLE>
   712f4:	andeq	r0, r0, r8, asr #11
   712f8:	andeq	pc, r1, r0, ror #11
   712fc:	ldr	r3, [pc, #548]	; 71528 <__read_chk@plt+0x6b0a4>
   71300:	ldr	r2, [pc, #548]	; 7152c <__read_chk@plt+0x6b0a8>
   71304:	add	r3, pc, r3
   71308:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7130c:	add	r7, r0, #256	; 0x100
   71310:	ldr	r2, [r3, r2]
   71314:	sub	sp, sp, #916	; 0x394
   71318:	mov	fp, r1
   7131c:	mov	r5, r0
   71320:	add	r8, r0, #128	; 0x80
   71324:	mov	r0, r7
   71328:	ldr	r3, [r2]
   7132c:	add	r6, sp, #268	; 0x10c
   71330:	str	r2, [sp]
   71334:	add	r4, sp, #396	; 0x18c
   71338:	ldr	sl, [pc, #496]	; 71530 <__read_chk@plt+0x6b0ac>
   7133c:	add	r9, sp, #524	; 0x20c
   71340:	str	r3, [sp, #908]	; 0x38c
   71344:	bl	71f94 <__read_chk@plt+0x6bb10>
   71348:	ldrb	r3, [fp, #31]
   7134c:	mov	r1, fp
   71350:	mov	r0, r8
   71354:	add	sl, pc, sl
   71358:	add	fp, sp, #652	; 0x28c
   7135c:	lsr	r3, r3, #7
   71360:	str	r3, [sp, #4]
   71364:	bl	71d08 <__read_chk@plt+0x6b884>
   71368:	mov	r1, r8
   7136c:	mov	r0, r6
   71370:	bl	72268 <__read_chk@plt+0x6bde4>
   71374:	add	r2, sl, #2528	; 0x9e0
   71378:	add	r2, r2, #8
   7137c:	mov	r1, r6
   71380:	mov	r0, r4
   71384:	bl	72138 <__read_chk@plt+0x6bcb4>
   71388:	mov	r2, r7
   7138c:	mov	r0, r6
   71390:	mov	r1, r6
   71394:	bl	72010 <__read_chk@plt+0x6bb8c>
   71398:	mov	r2, r4
   7139c:	mov	r1, r7
   713a0:	mov	r0, r4
   713a4:	bl	71fe4 <__read_chk@plt+0x6bb60>
   713a8:	mov	r0, r9
   713ac:	mov	r1, r4
   713b0:	add	r7, sp, #140	; 0x8c
   713b4:	bl	72268 <__read_chk@plt+0x6bde4>
   713b8:	mov	r1, r9
   713bc:	mov	r0, fp
   713c0:	bl	72268 <__read_chk@plt+0x6bde4>
   713c4:	mov	r2, r9
   713c8:	add	r9, sp, #780	; 0x30c
   713cc:	mov	r1, fp
   713d0:	mov	r0, r9
   713d4:	bl	72138 <__read_chk@plt+0x6bcb4>
   713d8:	mov	r1, r9
   713dc:	add	r9, sp, #12
   713e0:	mov	r2, r6
   713e4:	mov	r0, r9
   713e8:	bl	72138 <__read_chk@plt+0x6bcb4>
   713ec:	mov	r2, r4
   713f0:	mov	r0, r9
   713f4:	mov	r1, r9
   713f8:	bl	72138 <__read_chk@plt+0x6bcb4>
   713fc:	mov	r0, r9
   71400:	mov	r1, r9
   71404:	bl	72650 <__read_chk@plt+0x6c1cc>
   71408:	mov	r0, r9
   7140c:	mov	r1, r9
   71410:	mov	r2, r6
   71414:	bl	72138 <__read_chk@plt+0x6bcb4>
   71418:	mov	r0, r9
   7141c:	mov	r1, r9
   71420:	mov	r2, r4
   71424:	bl	72138 <__read_chk@plt+0x6bcb4>
   71428:	mov	r0, r9
   7142c:	mov	r1, r9
   71430:	mov	r2, r4
   71434:	bl	72138 <__read_chk@plt+0x6bcb4>
   71438:	mov	r2, r4
   7143c:	mov	r0, r5
   71440:	mov	r1, r9
   71444:	bl	72138 <__read_chk@plt+0x6bcb4>
   71448:	mov	r1, r5
   7144c:	mov	r0, r7
   71450:	bl	72268 <__read_chk@plt+0x6bde4>
   71454:	mov	r0, r7
   71458:	mov	r1, r7
   7145c:	mov	r2, r4
   71460:	bl	72138 <__read_chk@plt+0x6bcb4>
   71464:	mov	r0, r7
   71468:	mov	r1, r6
   7146c:	bl	71e44 <__read_chk@plt+0x6b9c0>
   71470:	cmp	r0, #0
   71474:	beq	71504 <__read_chk@plt+0x6b080>
   71478:	mov	r0, r7
   7147c:	mov	r1, r5
   71480:	bl	72268 <__read_chk@plt+0x6bde4>
   71484:	mov	r0, r7
   71488:	mov	r1, r7
   7148c:	mov	r2, r4
   71490:	bl	72138 <__read_chk@plt+0x6bcb4>
   71494:	mov	r0, r7
   71498:	mov	r1, r6
   7149c:	bl	71e44 <__read_chk@plt+0x6b9c0>
   714a0:	cmp	r0, #0
   714a4:	beq	7151c <__read_chk@plt+0x6b098>
   714a8:	mov	r0, r5
   714ac:	bl	71f30 <__read_chk@plt+0x6baac>
   714b0:	ldr	r1, [sp, #4]
   714b4:	mov	r4, r0
   714b8:	mov	r0, #1
   714bc:	bl	7d06c <__read_chk@plt+0x76be8>
   714c0:	cmp	r4, r0
   714c4:	beq	714d4 <__read_chk@plt+0x6b050>
   714c8:	mov	r0, r5
   714cc:	mov	r1, r5
   714d0:	bl	720b8 <__read_chk@plt+0x6bc34>
   714d4:	add	r0, r5, #384	; 0x180
   714d8:	mov	r2, r8
   714dc:	mov	r1, r5
   714e0:	bl	72138 <__read_chk@plt+0x6bcb4>
   714e4:	mov	r0, #0
   714e8:	ldr	r1, [sp]
   714ec:	ldr	r2, [sp, #908]	; 0x38c
   714f0:	ldr	r3, [r1]
   714f4:	cmp	r2, r3
   714f8:	bne	71524 <__read_chk@plt+0x6b0a0>
   714fc:	add	sp, sp, #916	; 0x394
   71500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71504:	add	r2, sl, #2656	; 0xa60
   71508:	mov	r0, r5
   7150c:	add	r2, r2, #8
   71510:	mov	r1, r5
   71514:	bl	72138 <__read_chk@plt+0x6bcb4>
   71518:	b	71478 <__read_chk@plt+0x6aff4>
   7151c:	mvn	r0, #0
   71520:	b	714e8 <__read_chk@plt+0x6b064>
   71524:	bl	5d64 <__stack_chk_fail@plt>
   71528:	strdeq	pc, [r4], -r8
   7152c:	andeq	r0, r0, r8, asr #11
   71530:	andeq	r9, r3, r4, lsl r4
   71534:	ldr	r3, [pc, #148]	; 715d0 <__read_chk@plt+0x6b14c>
   71538:	ldr	r2, [pc, #148]	; 715d4 <__read_chk@plt+0x6b150>
   7153c:	add	r3, pc, r3
   71540:	push	{r4, r5, r6, r7, r8, lr}
   71544:	sub	sp, sp, #392	; 0x188
   71548:	ldr	r7, [r3, r2]
   7154c:	add	r5, sp, #260	; 0x104
   71550:	add	r8, sp, #4
   71554:	mov	r4, r0
   71558:	mov	r6, r1
   7155c:	mov	r0, r5
   71560:	ldr	r3, [r7]
   71564:	add	r1, r1, #256	; 0x100
   71568:	str	r3, [sp, #388]	; 0x184
   7156c:	bl	72270 <__read_chk@plt+0x6bdec>
   71570:	mov	r2, r5
   71574:	mov	r1, r6
   71578:	mov	r0, r8
   7157c:	bl	72138 <__read_chk@plt+0x6bcb4>
   71580:	mov	r2, r5
   71584:	add	r5, sp, #132	; 0x84
   71588:	add	r1, r6, #128	; 0x80
   7158c:	mov	r0, r5
   71590:	bl	72138 <__read_chk@plt+0x6bcb4>
   71594:	mov	r1, r5
   71598:	mov	r0, r4
   7159c:	bl	71d44 <__read_chk@plt+0x6b8c0>
   715a0:	mov	r0, r8
   715a4:	ldrb	r5, [r4, #31]
   715a8:	bl	71f30 <__read_chk@plt+0x6baac>
   715ac:	ldr	r2, [sp, #388]	; 0x184
   715b0:	ldr	r3, [r7]
   715b4:	cmp	r2, r3
   715b8:	eor	r0, r5, r0, lsl #7
   715bc:	strb	r0, [r4, #31]
   715c0:	bne	715cc <__read_chk@plt+0x6b148>
   715c4:	add	sp, sp, #392	; 0x188
   715c8:	pop	{r4, r5, r6, r7, r8, pc}
   715cc:	bl	5d64 <__stack_chk_fail@plt>
   715d0:	andeq	pc, r4, r0, asr #7
   715d4:	andeq	r0, r0, r8, asr #11
   715d8:	push	{r3, r4, r5, lr}
   715dc:	mov	r4, r0
   715e0:	bl	71dbc <__read_chk@plt+0x6b938>
   715e4:	add	r1, r4, #256	; 0x100
   715e8:	mov	r5, r0
   715ec:	add	r0, r4, #128	; 0x80
   715f0:	bl	71e44 <__read_chk@plt+0x6b9c0>
   715f4:	cmp	r0, #0
   715f8:	popeq	{r3, r4, r5, pc}
   715fc:	adds	r0, r5, #0
   71600:	movne	r0, #1
   71604:	pop	{r3, r4, r5, pc}
   71608:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7160c:	sub	sp, sp, #8832	; 0x2280
   71610:	ldr	r7, [pc, #772]	; 7191c <__read_chk@plt+0x6b498>
   71614:	sub	sp, sp, #44	; 0x2c
   71618:	ldr	lr, [pc, #768]	; 71920 <__read_chk@plt+0x6b49c>
   7161c:	mov	r6, r1
   71620:	add	r7, pc, r7
   71624:	add	r1, sp, #8192	; 0x2000
   71628:	add	r4, sp, #552	; 0x228
   7162c:	mov	ip, r2
   71630:	ldr	lr, [r7, lr]
   71634:	add	r8, sp, #548	; 0x224
   71638:	mov	r2, r7
   7163c:	mov	r7, r3
   71640:	ldr	r3, [r1, #720]	; 0x2d0
   71644:	add	r2, r4, #1020	; 0x3fc
   71648:	str	r2, [sp, #12]
   7164c:	add	r1, r8, #1536	; 0x600
   71650:	ldr	r2, [lr]
   71654:	mov	r5, r0
   71658:	str	r1, [sp, #16]
   7165c:	add	r1, r8, #2560	; 0xa00
   71660:	str	r1, [sp, #24]
   71664:	add	r1, r8, #4096	; 0x1000
   71668:	str	r1, [sp, #20]
   7166c:	add	r1, sp, #8192	; 0x2000
   71670:	mov	r0, r8
   71674:	str	lr, [sp, #28]
   71678:	str	r2, [r1, #676]	; 0x2a4
   7167c:	add	r9, r4, #508	; 0x1fc
   71680:	stmib	sp, {r3, ip}
   71684:	bl	71fc8 <__read_chk@plt+0x6bb44>
   71688:	add	r0, r4, #124	; 0x7c
   7168c:	add	sl, r8, #2048	; 0x800
   71690:	bl	71f94 <__read_chk@plt+0x6bb10>
   71694:	add	r0, r4, #252	; 0xfc
   71698:	bl	71f94 <__read_chk@plt+0x6bb10>
   7169c:	add	r0, r4, #380	; 0x17c
   716a0:	add	r4, sp, #36	; 0x24
   716a4:	bl	71fc8 <__read_chk@plt+0x6bb44>
   716a8:	mov	r2, #512	; 0x200
   716ac:	mov	r1, r6
   716b0:	mov	r0, r9
   716b4:	add	fp, r8, #6144	; 0x1800
   716b8:	bl	6010 <memcpy@plt>
   716bc:	mov	r1, r6
   716c0:	mov	r0, r4
   716c4:	add	r6, sp, #8832	; 0x2280
   716c8:	bl	7107c <__read_chk@plt+0x6abf8>
   716cc:	ldr	r0, [sp, #12]
   716d0:	mov	r1, r4
   716d4:	add	r6, r6, #33	; 0x21
   716d8:	bl	70f04 <__read_chk@plt+0x6aa80>
   716dc:	ldr	r2, [sp, #12]
   716e0:	mov	r0, r4
   716e4:	mov	r1, r9
   716e8:	bl	70f28 <__read_chk@plt+0x6aaa4>
   716ec:	ldr	r0, [sp, #16]
   716f0:	mov	r1, r4
   716f4:	bl	70f04 <__read_chk@plt+0x6aa80>
   716f8:	mov	r1, r7
   716fc:	mov	r0, sl
   71700:	mov	r2, #512	; 0x200
   71704:	bl	6010 <memcpy@plt>
   71708:	mov	r2, sl
   7170c:	mov	r0, r4
   71710:	mov	r1, r9
   71714:	bl	70f28 <__read_chk@plt+0x6aaa4>
   71718:	ldr	r0, [sp, #24]
   7171c:	mov	r1, r4
   71720:	bl	70f04 <__read_chk@plt+0x6aa80>
   71724:	mov	r2, sl
   71728:	mov	r0, r4
   7172c:	ldr	r1, [sp, #12]
   71730:	bl	70f28 <__read_chk@plt+0x6aaa4>
   71734:	add	r0, r8, #3072	; 0xc00
   71738:	mov	r1, r4
   7173c:	bl	70f04 <__read_chk@plt+0x6aa80>
   71740:	mov	r2, sl
   71744:	mov	r0, r4
   71748:	ldr	r1, [sp, #16]
   7174c:	bl	70f28 <__read_chk@plt+0x6aaa4>
   71750:	add	r0, r8, #3584	; 0xe00
   71754:	mov	r1, r4
   71758:	bl	70f04 <__read_chk@plt+0x6aa80>
   7175c:	mov	r0, r4
   71760:	mov	r1, r7
   71764:	add	r7, sp, #8704	; 0x2200
   71768:	bl	7107c <__read_chk@plt+0x6abf8>
   7176c:	ldr	r0, [sp, #20]
   71770:	mov	r1, r4
   71774:	add	r7, r7, #35	; 0x23
   71778:	bl	70f04 <__read_chk@plt+0x6aa80>
   7177c:	ldr	r2, [sp, #20]
   71780:	mov	r0, r4
   71784:	mov	r1, r9
   71788:	bl	70f28 <__read_chk@plt+0x6aaa4>
   7178c:	add	r0, r8, #4608	; 0x1200
   71790:	mov	r1, r4
   71794:	bl	70f04 <__read_chk@plt+0x6aa80>
   71798:	mov	r0, r4
   7179c:	ldr	r1, [sp, #24]
   717a0:	bl	7107c <__read_chk@plt+0x6abf8>
   717a4:	add	r0, r8, #5120	; 0x1400
   717a8:	mov	r1, r4
   717ac:	bl	70f04 <__read_chk@plt+0x6aa80>
   717b0:	ldr	r2, [sp, #20]
   717b4:	mov	r0, r4
   717b8:	ldr	r1, [sp, #16]
   717bc:	bl	70f28 <__read_chk@plt+0x6aaa4>
   717c0:	add	r0, r8, #5632	; 0x1600
   717c4:	mov	r1, r4
   717c8:	bl	70f04 <__read_chk@plt+0x6aa80>
   717cc:	ldr	r2, [sp, #20]
   717d0:	mov	r0, r4
   717d4:	mov	r1, sl
   717d8:	bl	70f28 <__read_chk@plt+0x6aaa4>
   717dc:	mov	r0, fp
   717e0:	mov	r1, r4
   717e4:	bl	70f04 <__read_chk@plt+0x6aa80>
   717e8:	mov	r2, fp
   717ec:	mov	r0, r4
   717f0:	mov	r1, r9
   717f4:	bl	70f28 <__read_chk@plt+0x6aaa4>
   717f8:	add	r0, r8, #6656	; 0x1a00
   717fc:	mov	r1, r4
   71800:	bl	70f04 <__read_chk@plt+0x6aa80>
   71804:	mov	r2, fp
   71808:	mov	r0, r4
   7180c:	ldr	r1, [sp, #12]
   71810:	bl	70f28 <__read_chk@plt+0x6aaa4>
   71814:	add	r0, r8, #7168	; 0x1c00
   71818:	mov	r1, r4
   7181c:	bl	70f04 <__read_chk@plt+0x6aa80>
   71820:	mov	r2, fp
   71824:	mov	r0, r4
   71828:	ldr	r1, [sp, #16]
   7182c:	bl	70f28 <__read_chk@plt+0x6aaa4>
   71830:	add	r0, r8, #7680	; 0x1e00
   71834:	mov	r1, r4
   71838:	bl	70f04 <__read_chk@plt+0x6aa80>
   7183c:	ldr	r3, [sp, #4]
   71840:	ldr	ip, [sp, #8]
   71844:	add	r0, sp, #8704	; 0x2200
   71848:	add	r0, r0, #36	; 0x24
   7184c:	mov	r2, r3
   71850:	mov	r1, ip
   71854:	bl	70df8 <__read_chk@plt+0x6a974>
   71858:	add	r2, sp, #8192	; 0x2000
   7185c:	add	r3, sp, #8832	; 0x2280
   71860:	mov	r0, r5
   71864:	ldrb	r2, [r2, #674]	; 0x2a2
   71868:	add	r3, r3, #40	; 0x28
   7186c:	uxtb	r1, r2
   71870:	mov	r2, #512	; 0x200
   71874:	add	r1, r3, r1, lsl #9
   71878:	sub	r1, r1, #8320	; 0x2080
   7187c:	sub	r1, r1, #4
   71880:	bl	6010 <memcpy@plt>
   71884:	b	7189c <__read_chk@plt+0x6b418>
   71888:	cmp	r6, r7
   7188c:	mov	r0, r5
   71890:	mov	r1, r4
   71894:	beq	718f0 <__read_chk@plt+0x6b46c>
   71898:	bl	70ec4 <__read_chk@plt+0x6aa40>
   7189c:	mov	r0, r4
   718a0:	mov	r1, r5
   718a4:	bl	7107c <__read_chk@plt+0x6abf8>
   718a8:	mov	r0, r5
   718ac:	mov	r1, r4
   718b0:	bl	70ec4 <__read_chk@plt+0x6aa40>
   718b4:	mov	r0, r4
   718b8:	mov	r1, r5
   718bc:	bl	7107c <__read_chk@plt+0x6abf8>
   718c0:	ldrb	r3, [r6], #-1
   718c4:	cmp	r3, #0
   718c8:	beq	71888 <__read_chk@plt+0x6b404>
   718cc:	mov	r0, r5
   718d0:	mov	r1, r4
   718d4:	bl	70f04 <__read_chk@plt+0x6aa80>
   718d8:	ldrb	r2, [r6, #1]
   718dc:	mov	r0, r4
   718e0:	mov	r1, r5
   718e4:	add	r2, r8, r2, lsl #9
   718e8:	bl	70f28 <__read_chk@plt+0x6aaa4>
   718ec:	b	71888 <__read_chk@plt+0x6b404>
   718f0:	bl	70f04 <__read_chk@plt+0x6aa80>
   718f4:	add	r1, sp, #8192	; 0x2000
   718f8:	ldr	r2, [r1, #676]	; 0x2a4
   718fc:	ldr	r1, [sp, #28]
   71900:	ldr	r3, [r1]
   71904:	cmp	r2, r3
   71908:	bne	71918 <__read_chk@plt+0x6b494>
   7190c:	add	sp, sp, #8832	; 0x2280
   71910:	add	sp, sp, #44	; 0x2c
   71914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71918:	bl	5d64 <__stack_chk_fail@plt>
   7191c:	ldrdeq	pc, [r4], -ip
   71920:	andeq	r0, r0, r8, asr #11
   71924:	ldr	r3, [pc, #708]	; 71bf0 <__read_chk@plt+0x6b76c>
   71928:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7192c:	sub	sp, sp, #1840	; 0x730
   71930:	ldr	r2, [pc, #700]	; 71bf4 <__read_chk@plt+0x6b770>
   71934:	sub	sp, sp, #4
   71938:	add	r3, pc, r3
   7193c:	mov	r8, r0
   71940:	add	sl, r8, #384	; 0x180
   71944:	str	sl, [sp, #52]	; 0x34
   71948:	ldr	r2, [r3, r2]
   7194c:	add	ip, sp, #1824	; 0x720
   71950:	add	ip, ip, #8
   71954:	str	ip, [sp, #68]	; 0x44
   71958:	add	r4, sp, #1744	; 0x6d0
   7195c:	ldr	sl, [pc, #660]	; 71bf8 <__read_chk@plt+0x6b774>
   71960:	str	r2, [sp, #76]	; 0x4c
   71964:	add	r4, r4, #4
   71968:	ldr	ip, [sp, #76]	; 0x4c
   7196c:	mov	r2, #1
   71970:	mov	r3, #0
   71974:	strd	r2, [sp, #16]
   71978:	add	sl, pc, sl
   7197c:	str	sl, [sp, #72]	; 0x48
   71980:	ldr	r3, [ip]
   71984:	add	sl, sp, #1360	; 0x550
   71988:	mov	r0, r4
   7198c:	add	sl, sl, #4
   71990:	str	sl, [sp, #56]	; 0x38
   71994:	add	sl, sp, #1616	; 0x650
   71998:	add	ip, sp, #340	; 0x154
   7199c:	add	sl, sl, #4
   719a0:	str	ip, [sp, #64]	; 0x40
   719a4:	add	fp, r8, #256	; 0x100
   719a8:	str	sl, [sp, #44]	; 0x2c
   719ac:	add	sl, sp, #468	; 0x1d4
   719b0:	str	r3, [sp, #1836]	; 0x72c
   719b4:	add	r9, r8, #128	; 0x80
   719b8:	str	sl, [sp, #60]	; 0x3c
   719bc:	bl	70b18 <__read_chk@plt+0x6a694>
   719c0:	ldrb	ip, [sp, #1748]	; 0x6d4
   719c4:	mov	r0, r8
   719c8:	mov	r2, #0
   719cc:	mov	r3, #0
   719d0:	add	sl, sp, #852	; 0x354
   719d4:	str	sl, [sp, #32]
   719d8:	sxtb	r1, ip
   719dc:	add	ip, sp, #1232	; 0x4d0
   719e0:	str	r1, [sp]
   719e4:	add	ip, ip, #4
   719e8:	str	ip, [sp, #36]	; 0x24
   719ec:	mov	ip, r4
   719f0:	str	ip, [sp, #12]
   719f4:	bl	711b8 <__read_chk@plt+0x6ad34>
   719f8:	mov	r0, fp
   719fc:	add	r7, sp, #1488	; 0x5d0
   71a00:	bl	71f94 <__read_chk@plt+0x6bb10>
   71a04:	mov	r1, r8
   71a08:	mov	r2, r9
   71a0c:	ldr	r0, [sp, #52]	; 0x34
   71a10:	bl	72138 <__read_chk@plt+0x6bcb4>
   71a14:	ldr	ip, [sp, #12]
   71a18:	add	r7, r7, #4
   71a1c:	add	r6, sp, #84	; 0x54
   71a20:	add	r5, sp, #212	; 0xd4
   71a24:	add	r4, sp, #596	; 0x254
   71a28:	add	r2, sp, #1104	; 0x450
   71a2c:	str	r8, [sp, #48]	; 0x30
   71a30:	mov	r8, fp
   71a34:	add	sl, sp, #724	; 0x2d4
   71a38:	add	r1, sp, #980	; 0x3d4
   71a3c:	add	r2, r2, #4
   71a40:	str	r1, [sp, #40]	; 0x28
   71a44:	str	r2, [sp, #28]
   71a48:	str	sl, [sp, #8]
   71a4c:	ldrsb	r1, [ip, #1]!
   71a50:	mov	r0, r7
   71a54:	ldrd	r2, [sp, #16]
   71a58:	str	r1, [sp]
   71a5c:	adds	sl, r2, #1
   71a60:	adc	fp, r3, #0
   71a64:	str	ip, [sp, #12]
   71a68:	strd	sl, [sp, #16]
   71a6c:	bl	711b8 <__read_chk@plt+0x6ad34>
   71a70:	add	r0, sp, #1360	; 0x550
   71a74:	add	r2, sp, #1616	; 0x650
   71a78:	add	r0, r0, #4
   71a7c:	mov	r1, r7
   71a80:	add	r2, r2, #4
   71a84:	bl	72138 <__read_chk@plt+0x6bcb4>
   71a88:	mov	r0, r6
   71a8c:	mov	r1, r9
   71a90:	ldr	r2, [sp, #48]	; 0x30
   71a94:	bl	72010 <__read_chk@plt+0x6bb8c>
   71a98:	mov	r0, r5
   71a9c:	mov	r1, r9
   71aa0:	ldr	r2, [sp, #48]	; 0x30
   71aa4:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71aa8:	add	r1, sp, #1616	; 0x650
   71aac:	add	r0, sp, #340	; 0x154
   71ab0:	add	r1, r1, #4
   71ab4:	mov	r2, r7
   71ab8:	bl	72010 <__read_chk@plt+0x6bb8c>
   71abc:	add	r1, sp, #1616	; 0x650
   71ac0:	add	r0, sp, #468	; 0x1d4
   71ac4:	add	r1, r1, #4
   71ac8:	mov	r2, r7
   71acc:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71ad0:	mov	r0, r6
   71ad4:	mov	r1, r6
   71ad8:	add	r2, sp, #340	; 0x154
   71adc:	bl	72138 <__read_chk@plt+0x6bcb4>
   71ae0:	mov	r0, r5
   71ae4:	mov	r1, r5
   71ae8:	add	r2, sp, #468	; 0x1d4
   71aec:	bl	72138 <__read_chk@plt+0x6bcb4>
   71af0:	add	r0, sp, #852	; 0x354
   71af4:	mov	r1, r5
   71af8:	mov	r2, r6
   71afc:	bl	72010 <__read_chk@plt+0x6bb8c>
   71b00:	add	r0, sp, #1232	; 0x4d0
   71b04:	add	r0, r0, #4
   71b08:	mov	r1, r5
   71b0c:	mov	r2, r6
   71b10:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71b14:	add	r2, sp, #1360	; 0x550
   71b18:	mov	r0, r4
   71b1c:	ldr	r1, [sp, #52]	; 0x34
   71b20:	add	r2, r2, #4
   71b24:	bl	72138 <__read_chk@plt+0x6bcb4>
   71b28:	mov	r0, r4
   71b2c:	mov	r1, r4
   71b30:	ldr	r2, [sp, #72]	; 0x48
   71b34:	bl	72138 <__read_chk@plt+0x6bcb4>
   71b38:	ldr	r0, [sp, #8]
   71b3c:	mov	r1, r8
   71b40:	mov	r2, r8
   71b44:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71b48:	add	r0, sp, #980	; 0x3d4
   71b4c:	ldr	r1, [sp, #8]
   71b50:	mov	r2, r4
   71b54:	bl	72010 <__read_chk@plt+0x6bb8c>
   71b58:	add	r0, sp, #1104	; 0x450
   71b5c:	add	r0, r0, #4
   71b60:	ldr	r1, [sp, #8]
   71b64:	mov	r2, r4
   71b68:	bl	71fe4 <__read_chk@plt+0x6bb60>
   71b6c:	ldr	r0, [sp, #48]	; 0x30
   71b70:	add	r1, sp, #852	; 0x354
   71b74:	add	r2, sp, #980	; 0x3d4
   71b78:	bl	72138 <__read_chk@plt+0x6bcb4>
   71b7c:	add	r1, sp, #1232	; 0x4d0
   71b80:	add	r2, sp, #1104	; 0x450
   71b84:	mov	r0, r9
   71b88:	add	r1, r1, #4
   71b8c:	add	r2, r2, #4
   71b90:	bl	72138 <__read_chk@plt+0x6bcb4>
   71b94:	add	r1, sp, #1104	; 0x450
   71b98:	mov	r0, r8
   71b9c:	add	r1, r1, #4
   71ba0:	add	r2, sp, #980	; 0x3d4
   71ba4:	bl	72138 <__read_chk@plt+0x6bcb4>
   71ba8:	add	r2, sp, #1232	; 0x4d0
   71bac:	ldr	r0, [sp, #52]	; 0x34
   71bb0:	add	r1, sp, #852	; 0x354
   71bb4:	add	r2, r2, #4
   71bb8:	bl	72138 <__read_chk@plt+0x6bcb4>
   71bbc:	ldr	ip, [sp, #12]
   71bc0:	ldr	fp, [sp, #68]	; 0x44
   71bc4:	cmp	ip, fp
   71bc8:	bne	71a4c <__read_chk@plt+0x6b5c8>
   71bcc:	ldr	ip, [sp, #76]	; 0x4c
   71bd0:	ldr	r2, [sp, #1836]	; 0x72c
   71bd4:	ldr	r3, [ip]
   71bd8:	cmp	r2, r3
   71bdc:	bne	71bec <__read_chk@plt+0x6b768>
   71be0:	add	sp, sp, #1840	; 0x730
   71be4:	add	sp, sp, #4
   71be8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   71bec:	bl	5d64 <__stack_chk_fail@plt>
   71bf0:	andeq	lr, r4, r4, asr #31
   71bf4:	andeq	r0, r0, r8, asr #11
   71bf8:	andeq	lr, r1, r8, asr lr
   71bfc:	push	{r4, r5}
   71c00:	mov	r4, #4
   71c04:	ldr	r1, [r0, #124]	; 0x7c
   71c08:	mov	r2, r0
   71c0c:	ldr	ip, [r0]
   71c10:	mov	r3, #0
   71c14:	and	r5, r1, #127	; 0x7f
   71c18:	str	r5, [r0, #124]	; 0x7c
   71c1c:	lsr	r1, r1, #7
   71c20:	add	ip, r1, ip
   71c24:	add	ip, ip, r1, lsl #4
   71c28:	add	r1, ip, r1, lsl #1
   71c2c:	str	r1, [r0]
   71c30:	b	71c38 <__read_chk@plt+0x6b7b4>
   71c34:	ldr	r1, [r2, #4]!
   71c38:	ldr	ip, [r2, #4]
   71c3c:	add	r1, ip, r1, lsr #8
   71c40:	str	r1, [r2, #4]
   71c44:	ldrb	r1, [r0, r3]
   71c48:	str	r1, [r0, r3]
   71c4c:	add	r3, r3, #4
   71c50:	cmp	r3, #124	; 0x7c
   71c54:	bne	71c34 <__read_chk@plt+0x6b7b0>
   71c58:	subs	r4, r4, #1
   71c5c:	bne	71c04 <__read_chk@plt+0x6b780>
   71c60:	pop	{r4, r5}
   71c64:	bx	lr
   71c68:	push	{r4, r5, r6, r7, r8, lr}
   71c6c:	mov	r6, r0
   71c70:	mov	r4, r6
   71c74:	mov	r0, #30
   71c78:	ldr	r7, [r4, #124]!	; 0x7c
   71c7c:	eor	r5, r7, #127	; 0x7f
   71c80:	sub	r5, r5, #1
   71c84:	lsr	r5, r5, #31
   71c88:	ldr	r3, [r4, #-4]!
   71c8c:	mvn	r1, #0
   71c90:	eor	r3, r3, #255	; 0xff
   71c94:	add	r3, r3, r1
   71c98:	and	r5, r5, r3, lsr #31
   71c9c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   71ca0:	cmp	r0, #0
   71ca4:	bne	71c88 <__read_chk@plt+0x6b804>
   71ca8:	ldr	r3, [r6]
   71cac:	add	r4, r6, #120	; 0x78
   71cb0:	mov	r0, #30
   71cb4:	sub	r3, r3, #237	; 0xed
   71cb8:	cmp	r3, #0
   71cbc:	movlt	r5, #0
   71cc0:	andge	r5, r5, #1
   71cc4:	rsb	r5, r5, #0
   71cc8:	and	r3, r5, #127	; 0x7f
   71ccc:	uxtb	r8, r5
   71cd0:	rsb	r7, r3, r7
   71cd4:	str	r7, [r6, #124]	; 0x7c
   71cd8:	ldr	r3, [r4]
   71cdc:	mvn	r1, #0
   71ce0:	rsb	r3, r8, r3
   71ce4:	str	r3, [r4], #-4
   71ce8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   71cec:	cmp	r0, #0
   71cf0:	bne	71cd8 <__read_chk@plt+0x6b854>
   71cf4:	ldr	r3, [r6]
   71cf8:	and	r5, r5, #237	; 0xed
   71cfc:	rsb	r5, r5, r3
   71d00:	str	r5, [r6]
   71d04:	pop	{r4, r5, r6, r7, r8, pc}
   71d08:	push	{r4, r5, r6, lr}
   71d0c:	mov	r6, r0
   71d10:	sub	r4, r0, #4
   71d14:	mov	r5, r1
   71d18:	mov	r0, #0
   71d1c:	ldrb	r3, [r5, r0]
   71d20:	mov	r1, #1
   71d24:	str	r3, [r4, #4]!
   71d28:	bl	7cfd8 <__read_chk@plt+0x76b54>
   71d2c:	cmp	r0, #32
   71d30:	bne	71d1c <__read_chk@plt+0x6b898>
   71d34:	ldr	r3, [r6, #124]	; 0x7c
   71d38:	and	r3, r3, #127	; 0x7f
   71d3c:	str	r3, [r6, #124]	; 0x7c
   71d40:	pop	{r4, r5, r6, pc}
   71d44:	ldr	ip, [pc, #104]	; 71db4 <__read_chk@plt+0x6b930>
   71d48:	mov	r2, #128	; 0x80
   71d4c:	push	{r4, r5, lr}
   71d50:	add	ip, pc, ip
   71d54:	ldr	lr, [pc, #92]	; 71db8 <__read_chk@plt+0x6b934>
   71d58:	sub	sp, sp, #140	; 0x8c
   71d5c:	add	r3, sp, #4
   71d60:	mov	r5, r0
   71d64:	ldr	r4, [ip, lr]
   71d68:	mov	r0, r3
   71d6c:	ldr	ip, [r4]
   71d70:	str	ip, [sp, #132]	; 0x84
   71d74:	bl	6010 <memcpy@plt>
   71d78:	bl	71c68 <__read_chk@plt+0x6b7e4>
   71d7c:	sub	r0, r5, #1
   71d80:	add	r1, sp, #128	; 0x80
   71d84:	mov	r3, sp
   71d88:	ldr	r2, [r3, #4]!
   71d8c:	cmp	r3, r1
   71d90:	strb	r2, [r0, #1]!
   71d94:	bne	71d88 <__read_chk@plt+0x6b904>
   71d98:	ldr	r2, [sp, #132]	; 0x84
   71d9c:	ldr	r3, [r4]
   71da0:	cmp	r2, r3
   71da4:	bne	71db0 <__read_chk@plt+0x6b92c>
   71da8:	add	sp, sp, #140	; 0x8c
   71dac:	pop	{r4, r5, pc}
   71db0:	bl	5d64 <__stack_chk_fail@plt>
   71db4:	andeq	lr, r4, ip, lsr #23
   71db8:	andeq	r0, r0, r8, asr #11
   71dbc:	ldr	r3, [pc, #120]	; 71e3c <__read_chk@plt+0x6b9b8>
   71dc0:	mov	r1, r0
   71dc4:	ldr	ip, [pc, #116]	; 71e40 <__read_chk@plt+0x6b9bc>
   71dc8:	mov	r2, #128	; 0x80
   71dcc:	add	r3, pc, r3
   71dd0:	push	{r4, r5, lr}
   71dd4:	sub	sp, sp, #140	; 0x8c
   71dd8:	ldr	r5, [r3, ip]
   71ddc:	add	r4, sp, #4
   71de0:	mov	r0, r4
   71de4:	ldr	r3, [r5]
   71de8:	str	r3, [sp, #132]	; 0x84
   71dec:	bl	6010 <memcpy@plt>
   71df0:	mov	r0, r4
   71df4:	bl	71c68 <__read_chk@plt+0x6b7e4>
   71df8:	ldr	r0, [sp, #4]
   71dfc:	add	r1, sp, #128	; 0x80
   71e00:	mov	r3, r4
   71e04:	sub	r0, r0, #1
   71e08:	lsr	r0, r0, #31
   71e0c:	ldr	r2, [r3, #4]!
   71e10:	sub	r2, r2, #1
   71e14:	cmp	r3, r1
   71e18:	and	r0, r0, r2, lsr #31
   71e1c:	bne	71e0c <__read_chk@plt+0x6b988>
   71e20:	ldr	r2, [sp, #132]	; 0x84
   71e24:	ldr	r3, [r5]
   71e28:	cmp	r2, r3
   71e2c:	bne	71e38 <__read_chk@plt+0x6b9b4>
   71e30:	add	sp, sp, #140	; 0x8c
   71e34:	pop	{r4, r5, pc}
   71e38:	bl	5d64 <__stack_chk_fail@plt>
   71e3c:	andeq	lr, r4, r0, lsr fp
   71e40:	andeq	r0, r0, r8, asr #11
   71e44:	ldr	r3, [pc, #164]	; 71ef0 <__read_chk@plt+0x6ba6c>
   71e48:	mov	ip, r0
   71e4c:	ldr	r2, [pc, #160]	; 71ef4 <__read_chk@plt+0x6ba70>
   71e50:	add	r3, pc, r3
   71e54:	push	{r4, r5, r6, r7, lr}
   71e58:	sub	sp, sp, #268	; 0x10c
   71e5c:	ldr	r6, [r3, r2]
   71e60:	add	r5, sp, #4
   71e64:	add	r4, sp, #132	; 0x84
   71e68:	mov	r7, r1
   71e6c:	mov	r2, #128	; 0x80
   71e70:	mov	r1, ip
   71e74:	ldr	r3, [r6]
   71e78:	mov	r0, r5
   71e7c:	str	r3, [sp, #260]	; 0x104
   71e80:	bl	6010 <memcpy@plt>
   71e84:	mov	r1, r7
   71e88:	mov	r2, #128	; 0x80
   71e8c:	mov	r0, r4
   71e90:	bl	6010 <memcpy@plt>
   71e94:	mov	r0, r5
   71e98:	bl	71c68 <__read_chk@plt+0x6b7e4>
   71e9c:	mov	r0, r4
   71ea0:	bl	71c68 <__read_chk@plt+0x6b7e4>
   71ea4:	mov	r3, #0
   71ea8:	b	71eb8 <__read_chk@plt+0x6ba34>
   71eac:	add	r3, r3, #4
   71eb0:	cmp	r3, #128	; 0x80
   71eb4:	beq	71ee4 <__read_chk@plt+0x6ba60>
   71eb8:	ldr	r1, [r5, r3]
   71ebc:	ldr	r2, [r4, r3]
   71ec0:	cmp	r1, r2
   71ec4:	beq	71eac <__read_chk@plt+0x6ba28>
   71ec8:	mov	r0, #0
   71ecc:	ldr	r2, [sp, #260]	; 0x104
   71ed0:	ldr	r3, [r6]
   71ed4:	cmp	r2, r3
   71ed8:	bne	71eec <__read_chk@plt+0x6ba68>
   71edc:	add	sp, sp, #268	; 0x10c
   71ee0:	pop	{r4, r5, r6, r7, pc}
   71ee4:	mov	r0, #1
   71ee8:	b	71ecc <__read_chk@plt+0x6ba48>
   71eec:	bl	5d64 <__stack_chk_fail@plt>
   71ef0:	andeq	lr, r4, ip, lsr #21
   71ef4:	andeq	r0, r0, r8, asr #11
   71ef8:	rsb	r2, r2, #0
   71efc:	mov	r3, #0
   71f00:	push	{r4}		; (str r4, [sp, #-4]!)
   71f04:	ldr	ip, [r0, r3]
   71f08:	ldr	r4, [r1, r3]
   71f0c:	eor	r4, ip, r4
   71f10:	and	r4, r4, r2
   71f14:	eor	ip, r4, ip
   71f18:	str	ip, [r0, r3]
   71f1c:	add	r3, r3, #4
   71f20:	cmp	r3, #128	; 0x80
   71f24:	bne	71f04 <__read_chk@plt+0x6ba80>
   71f28:	pop	{r4}		; (ldr r4, [sp], #4)
   71f2c:	bx	lr
   71f30:	ldr	ip, [pc, #84]	; 71f8c <__read_chk@plt+0x6bb08>
   71f34:	mov	r1, r0
   71f38:	push	{r4, lr}
   71f3c:	add	ip, pc, ip
   71f40:	ldr	lr, [pc, #72]	; 71f90 <__read_chk@plt+0x6bb0c>
   71f44:	sub	sp, sp, #136	; 0x88
   71f48:	add	r3, sp, #4
   71f4c:	mov	r2, #128	; 0x80
   71f50:	ldr	r4, [ip, lr]
   71f54:	mov	r0, r3
   71f58:	ldr	ip, [r4]
   71f5c:	str	ip, [sp, #132]	; 0x84
   71f60:	bl	6010 <memcpy@plt>
   71f64:	bl	71c68 <__read_chk@plt+0x6b7e4>
   71f68:	ldr	r2, [sp, #132]	; 0x84
   71f6c:	ldr	r3, [r4]
   71f70:	ldr	r0, [sp, #4]
   71f74:	cmp	r2, r3
   71f78:	and	r0, r0, #1
   71f7c:	bne	71f88 <__read_chk@plt+0x6bb04>
   71f80:	add	sp, sp, #136	; 0x88
   71f84:	pop	{r4, pc}
   71f88:	bl	5d64 <__stack_chk_fail@plt>
   71f8c:	andeq	lr, r4, r0, asr #19
   71f90:	andeq	r0, r0, r8, asr #11
   71f94:	mov	r2, #1
   71f98:	push	{r3, r4, r5, lr}
   71f9c:	mov	r3, r0
   71fa0:	mov	r4, r0
   71fa4:	mov	r5, #0
   71fa8:	mov	r0, r2
   71fac:	str	r2, [r3]
   71fb0:	str	r5, [r4, #4]!
   71fb4:	mov	r1, #1
   71fb8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   71fbc:	cmp	r0, #32
   71fc0:	bne	71fb0 <__read_chk@plt+0x6bb2c>
   71fc4:	pop	{r3, r4, r5, pc}
   71fc8:	mov	r3, #0
   71fcc:	mov	r2, r3
   71fd0:	str	r2, [r0, r3]
   71fd4:	add	r3, r3, #4
   71fd8:	cmp	r3, #128	; 0x80
   71fdc:	bne	71fd0 <__read_chk@plt+0x6bb4c>
   71fe0:	bx	lr
   71fe4:	mov	r3, #0
   71fe8:	push	{r4}		; (str r4, [sp, #-4]!)
   71fec:	ldr	r4, [r2, r3]
   71ff0:	ldr	ip, [r1, r3]
   71ff4:	add	ip, r4, ip
   71ff8:	str	ip, [r0, r3]
   71ffc:	add	r3, r3, #4
   72000:	cmp	r3, #128	; 0x80
   72004:	bne	71fec <__read_chk@plt+0x6bb68>
   72008:	pop	{r4}		; (ldr r4, [sp], #4)
   7200c:	b	71bfc <__read_chk@plt+0x6b778>
   72010:	push	{r4, r5, r6, r7, r8, r9, lr}
   72014:	sub	sp, sp, #140	; 0x8c
   72018:	ldr	r7, [pc, #144]	; 720b0 <__read_chk@plt+0x6bc2c>
   7201c:	add	r4, sp, #4
   72020:	ldr	ip, [pc, #140]	; 720b4 <__read_chk@plt+0x6bc30>
   72024:	add	r6, sp, #124	; 0x7c
   72028:	add	r7, pc, r7
   7202c:	ldr	r3, [r1]
   72030:	ldr	r8, [r1, #124]	; 0x7c
   72034:	ldr	r5, [r7, ip]
   72038:	add	r3, r3, #472	; 0x1d8
   7203c:	mov	ip, r4
   72040:	add	r3, r3, #2
   72044:	add	r8, r8, #254	; 0xfe
   72048:	str	r3, [sp, #4]
   7204c:	ldr	r9, [r5]
   72050:	str	r8, [sp, #128]	; 0x80
   72054:	str	r9, [sp, #132]	; 0x84
   72058:	ldr	r3, [r1, #4]!
   7205c:	add	r3, r3, #508	; 0x1fc
   72060:	add	r3, r3, #2
   72064:	str	r3, [ip, #4]!
   72068:	cmp	ip, r6
   7206c:	bne	72058 <__read_chk@plt+0x6bbd4>
   72070:	mov	r3, #0
   72074:	ldr	r1, [r2, r3]
   72078:	ldr	ip, [r4, r3]
   7207c:	rsb	r1, r1, ip
   72080:	str	r1, [r0, r3]
   72084:	add	r3, r3, #4
   72088:	cmp	r3, #128	; 0x80
   7208c:	bne	72074 <__read_chk@plt+0x6bbf0>
   72090:	ldr	r2, [sp, #132]	; 0x84
   72094:	ldr	r3, [r5]
   72098:	cmp	r2, r3
   7209c:	bne	720ac <__read_chk@plt+0x6bc28>
   720a0:	add	sp, sp, #140	; 0x8c
   720a4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   720a8:	b	71bfc <__read_chk@plt+0x6b778>
   720ac:	bl	5d64 <__stack_chk_fail@plt>
   720b0:	ldrdeq	lr, [r4], -r4
   720b4:	andeq	r0, r0, r8, asr #11
   720b8:	ldr	ip, [pc, #112]	; 72130 <__read_chk@plt+0x6bcac>
   720bc:	mov	r3, #0
   720c0:	push	{r4, lr}
   720c4:	add	ip, pc, ip
   720c8:	ldr	lr, [pc, #100]	; 72134 <__read_chk@plt+0x6bcb0>
   720cc:	sub	sp, sp, #136	; 0x88
   720d0:	add	r2, sp, #4
   720d4:	ldr	r4, [ip, lr]
   720d8:	ldr	ip, [r4]
   720dc:	str	ip, [sp, #132]	; 0x84
   720e0:	ldr	ip, [r1, r3]
   720e4:	str	ip, [r2, r3]
   720e8:	add	r3, r3, #4
   720ec:	cmp	r3, #128	; 0x80
   720f0:	bne	720e0 <__read_chk@plt+0x6bc5c>
   720f4:	mov	r3, #0
   720f8:	mov	r1, r3
   720fc:	str	r1, [r0, r3]
   72100:	add	r3, r3, #4
   72104:	cmp	r3, #128	; 0x80
   72108:	bne	720fc <__read_chk@plt+0x6bc78>
   7210c:	mov	r1, r0
   72110:	bl	72010 <__read_chk@plt+0x6bb8c>
   72114:	ldr	r2, [sp, #132]	; 0x84
   72118:	ldr	r3, [r4]
   7211c:	cmp	r2, r3
   72120:	bne	7212c <__read_chk@plt+0x6bca8>
   72124:	add	sp, sp, #136	; 0x88
   72128:	pop	{r4, pc}
   7212c:	bl	5d64 <__stack_chk_fail@plt>
   72130:	andeq	lr, r4, r8, lsr r8
   72134:	andeq	r0, r0, r8, asr #11
   72138:	push	{r4, r5, r6, r7, r8, r9, lr}
   7213c:	sub	sp, sp, #260	; 0x104
   72140:	ldr	r5, [pc, #280]	; 72260 <__read_chk@plt+0x6bddc>
   72144:	sub	r3, sp, #4
   72148:	ldr	r4, [pc, #276]	; 72264 <__read_chk@plt+0x6bde0>
   7214c:	add	ip, sp, #248	; 0xf8
   72150:	add	r5, pc, r5
   72154:	mov	r6, sp
   72158:	ldr	r7, [r5, r4]
   7215c:	mov	r4, #0
   72160:	ldr	r5, [r7]
   72164:	str	r5, [sp, #252]	; 0xfc
   72168:	str	r4, [r3, #4]!
   7216c:	cmp	r3, ip
   72170:	bne	72168 <__read_chk@plt+0x6bce4>
   72174:	add	r9, r6, #128	; 0x80
   72178:	sub	r8, r1, #4
   7217c:	mov	r1, r6
   72180:	ldr	r5, [r8, #4]!
   72184:	mov	r3, #0
   72188:	ldr	ip, [r1, r3]
   7218c:	ldr	r4, [r2, r3]
   72190:	mla	ip, r4, r5, ip
   72194:	str	ip, [r1, r3]
   72198:	add	r3, r3, #4
   7219c:	cmp	r3, #128	; 0x80
   721a0:	bne	72188 <__read_chk@plt+0x6bd04>
   721a4:	add	r1, r1, #4
   721a8:	cmp	r1, r9
   721ac:	bne	72180 <__read_chk@plt+0x6bcfc>
   721b0:	add	r1, sp, #124	; 0x7c
   721b4:	mov	r3, #0
   721b8:	ldr	r2, [r1, #4]!
   721bc:	ldr	ip, [r6, r3]
   721c0:	lsl	r4, r2, #5
   721c4:	add	r4, r4, r2, lsl #2
   721c8:	add	r2, r4, r2, lsl #1
   721cc:	add	r2, r2, ip
   721d0:	str	r2, [r0, r3]
   721d4:	add	r3, r3, #4
   721d8:	cmp	r3, #124	; 0x7c
   721dc:	bne	721b8 <__read_chk@plt+0x6bd34>
   721e0:	ldr	r1, [sp, #124]	; 0x7c
   721e4:	mov	r4, #2
   721e8:	ldr	r5, [r0]
   721ec:	lsr	ip, r1, #7
   721f0:	mov	r2, r0
   721f4:	and	r1, r1, #127	; 0x7f
   721f8:	add	r5, ip, r5
   721fc:	mov	r3, #0
   72200:	add	r5, r5, ip, lsl #4
   72204:	str	r1, [r0, #124]	; 0x7c
   72208:	add	ip, r5, ip, lsl #1
   7220c:	str	ip, [r0]
   72210:	b	72218 <__read_chk@plt+0x6bd94>
   72214:	ldr	ip, [r2, #4]!
   72218:	ldr	r1, [r2, #4]
   7221c:	add	r1, r1, ip, lsr #8
   72220:	str	r1, [r2, #4]
   72224:	ldrb	r1, [r0, r3]
   72228:	str	r1, [r0, r3]
   7222c:	add	r3, r3, #4
   72230:	cmp	r3, #124	; 0x7c
   72234:	bne	72214 <__read_chk@plt+0x6bd90>
   72238:	subs	r4, r4, #1
   7223c:	ldrne	r1, [r0, #124]	; 0x7c
   72240:	bne	721e8 <__read_chk@plt+0x6bd64>
   72244:	ldr	r2, [sp, #252]	; 0xfc
   72248:	ldr	r3, [r7]
   7224c:	cmp	r2, r3
   72250:	bne	7225c <__read_chk@plt+0x6bdd8>
   72254:	add	sp, sp, #260	; 0x104
   72258:	pop	{r4, r5, r6, r7, r8, r9, pc}
   7225c:	bl	5d64 <__stack_chk_fail@plt>
   72260:	andeq	lr, r4, ip, lsr #15
   72264:	andeq	r0, r0, r8, asr #11
   72268:	mov	r2, r1
   7226c:	b	72138 <__read_chk@plt+0x6bcb4>
   72270:	ldr	r3, [pc, #976]	; 72648 <__read_chk@plt+0x6c1c4>
   72274:	mov	r2, r1
   72278:	ldr	ip, [pc, #972]	; 7264c <__read_chk@plt+0x6c1c8>
   7227c:	add	r3, pc, r3
   72280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72284:	sub	sp, sp, #1296	; 0x510
   72288:	ldr	ip, [r3, ip]
   7228c:	sub	sp, sp, #4
   72290:	add	r7, sp, #12
   72294:	add	r5, sp, #1152	; 0x480
   72298:	add	r5, r5, #12
   7229c:	add	r4, sp, #1024	; 0x400
   722a0:	ldr	r3, [ip]
   722a4:	add	r4, r4, #12
   722a8:	mov	sl, r0
   722ac:	mov	r0, r7
   722b0:	str	ip, [sp, #4]
   722b4:	mov	r8, r1
   722b8:	str	r3, [sp, #1292]	; 0x50c
   722bc:	bl	72138 <__read_chk@plt+0x6bcb4>
   722c0:	mov	r1, r7
   722c4:	mov	r2, r7
   722c8:	mov	r0, r5
   722cc:	add	r9, sp, #140	; 0x8c
   722d0:	bl	72138 <__read_chk@plt+0x6bcb4>
   722d4:	mov	r1, r5
   722d8:	mov	r2, r5
   722dc:	mov	r0, r4
   722e0:	bl	72138 <__read_chk@plt+0x6bcb4>
   722e4:	mov	r2, r8
   722e8:	add	r8, sp, #268	; 0x10c
   722ec:	mov	r1, r4
   722f0:	mov	r0, r9
   722f4:	add	fp, sp, #524	; 0x20c
   722f8:	bl	72138 <__read_chk@plt+0x6bcb4>
   722fc:	mov	r2, r7
   72300:	mov	r1, r9
   72304:	add	r7, sp, #396	; 0x18c
   72308:	mov	r0, r8
   7230c:	mov	r6, #4
   72310:	bl	72138 <__read_chk@plt+0x6bcb4>
   72314:	mov	r0, r4
   72318:	mov	r1, r8
   7231c:	mov	r2, r8
   72320:	bl	72138 <__read_chk@plt+0x6bcb4>
   72324:	mov	r2, r9
   72328:	mov	r1, r4
   7232c:	mov	r0, r7
   72330:	bl	72138 <__read_chk@plt+0x6bcb4>
   72334:	mov	r0, r4
   72338:	mov	r1, r7
   7233c:	mov	r2, r7
   72340:	bl	72138 <__read_chk@plt+0x6bcb4>
   72344:	mov	r0, r5
   72348:	mov	r1, r4
   7234c:	mov	r2, r4
   72350:	bl	72138 <__read_chk@plt+0x6bcb4>
   72354:	mov	r0, r4
   72358:	mov	r1, r5
   7235c:	mov	r2, r5
   72360:	bl	72138 <__read_chk@plt+0x6bcb4>
   72364:	mov	r0, r5
   72368:	mov	r1, r4
   7236c:	mov	r2, r4
   72370:	bl	72138 <__read_chk@plt+0x6bcb4>
   72374:	mov	r0, r4
   72378:	mov	r1, r5
   7237c:	mov	r2, r5
   72380:	bl	72138 <__read_chk@plt+0x6bcb4>
   72384:	mov	r2, r7
   72388:	mov	r1, r4
   7238c:	mov	r0, fp
   72390:	bl	72138 <__read_chk@plt+0x6bcb4>
   72394:	mov	r0, r4
   72398:	mov	r1, fp
   7239c:	mov	r2, fp
   723a0:	bl	72138 <__read_chk@plt+0x6bcb4>
   723a4:	mov	r0, r5
   723a8:	mov	r1, r4
   723ac:	mov	r2, r4
   723b0:	bl	72138 <__read_chk@plt+0x6bcb4>
   723b4:	mov	r0, r4
   723b8:	mov	r1, r5
   723bc:	mov	r2, r5
   723c0:	bl	72138 <__read_chk@plt+0x6bcb4>
   723c4:	mov	r0, r5
   723c8:	mov	r1, r4
   723cc:	mov	r2, r4
   723d0:	bl	72138 <__read_chk@plt+0x6bcb4>
   723d4:	subs	r6, r6, #1
   723d8:	bne	723b4 <__read_chk@plt+0x6bf30>
   723dc:	add	r7, sp, #652	; 0x28c
   723e0:	mov	r1, r5
   723e4:	mov	r2, fp
   723e8:	mov	r6, #9
   723ec:	mov	r0, r7
   723f0:	bl	72138 <__read_chk@plt+0x6bcb4>
   723f4:	mov	r0, r4
   723f8:	mov	r1, r7
   723fc:	mov	r2, r7
   72400:	bl	72138 <__read_chk@plt+0x6bcb4>
   72404:	mov	r0, r5
   72408:	mov	r1, r4
   7240c:	mov	r2, r4
   72410:	bl	72138 <__read_chk@plt+0x6bcb4>
   72414:	mov	r0, r4
   72418:	mov	r1, r5
   7241c:	mov	r2, r5
   72420:	bl	72138 <__read_chk@plt+0x6bcb4>
   72424:	mov	r0, r5
   72428:	mov	r1, r4
   7242c:	mov	r2, r4
   72430:	bl	72138 <__read_chk@plt+0x6bcb4>
   72434:	subs	r6, r6, #1
   72438:	bne	72414 <__read_chk@plt+0x6bf90>
   7243c:	mov	r2, r7
   72440:	mov	r0, r4
   72444:	mov	r1, r5
   72448:	mov	r6, #4
   7244c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72450:	mov	r0, r5
   72454:	mov	r1, r4
   72458:	mov	r2, r4
   7245c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72460:	mov	r0, r4
   72464:	mov	r1, r5
   72468:	mov	r2, r5
   7246c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72470:	mov	r0, r5
   72474:	mov	r1, r4
   72478:	mov	r2, r4
   7247c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72480:	mov	r0, r4
   72484:	mov	r1, r5
   72488:	mov	r2, r5
   7248c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72490:	subs	r6, r6, #1
   72494:	bne	72470 <__read_chk@plt+0x6bfec>
   72498:	add	r7, sp, #780	; 0x30c
   7249c:	mov	r2, fp
   724a0:	mov	r1, r4
   724a4:	mov	r6, #24
   724a8:	mov	r0, r7
   724ac:	bl	72138 <__read_chk@plt+0x6bcb4>
   724b0:	mov	r0, r4
   724b4:	mov	r1, r7
   724b8:	mov	r2, r7
   724bc:	bl	72138 <__read_chk@plt+0x6bcb4>
   724c0:	mov	r0, r5
   724c4:	mov	r1, r4
   724c8:	mov	r2, r4
   724cc:	bl	72138 <__read_chk@plt+0x6bcb4>
   724d0:	mov	r0, r4
   724d4:	mov	r1, r5
   724d8:	mov	r2, r5
   724dc:	bl	72138 <__read_chk@plt+0x6bcb4>
   724e0:	mov	r0, r5
   724e4:	mov	r1, r4
   724e8:	mov	r2, r4
   724ec:	bl	72138 <__read_chk@plt+0x6bcb4>
   724f0:	subs	r6, r6, #1
   724f4:	bne	724d0 <__read_chk@plt+0x6c04c>
   724f8:	add	fp, sp, #908	; 0x38c
   724fc:	mov	r1, r5
   72500:	mov	r2, r7
   72504:	mov	r6, #49	; 0x31
   72508:	mov	r0, fp
   7250c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72510:	mov	r0, r5
   72514:	mov	r1, fp
   72518:	mov	r2, fp
   7251c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72520:	mov	r0, r4
   72524:	mov	r1, r5
   72528:	mov	r2, r5
   7252c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72530:	mov	r0, r5
   72534:	mov	r1, r4
   72538:	mov	r2, r4
   7253c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72540:	mov	r0, r4
   72544:	mov	r1, r5
   72548:	mov	r2, r5
   7254c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72550:	subs	r6, r6, #1
   72554:	bne	72530 <__read_chk@plt+0x6c0ac>
   72558:	mov	r2, fp
   7255c:	mov	r0, r5
   72560:	mov	r1, r4
   72564:	mov	r6, #24
   72568:	bl	72138 <__read_chk@plt+0x6bcb4>
   7256c:	mov	r0, r4
   72570:	mov	r1, r5
   72574:	mov	r2, r5
   72578:	bl	72138 <__read_chk@plt+0x6bcb4>
   7257c:	mov	r0, r5
   72580:	mov	r1, r4
   72584:	mov	r2, r4
   72588:	bl	72138 <__read_chk@plt+0x6bcb4>
   7258c:	mov	r0, r4
   72590:	mov	r1, r5
   72594:	mov	r2, r5
   72598:	bl	72138 <__read_chk@plt+0x6bcb4>
   7259c:	mov	r0, r5
   725a0:	mov	r1, r4
   725a4:	mov	r2, r4
   725a8:	bl	72138 <__read_chk@plt+0x6bcb4>
   725ac:	subs	r6, r6, #1
   725b0:	bne	7258c <__read_chk@plt+0x6c108>
   725b4:	mov	r2, r7
   725b8:	mov	r0, r4
   725bc:	mov	r1, r5
   725c0:	bl	72138 <__read_chk@plt+0x6bcb4>
   725c4:	mov	r0, r5
   725c8:	mov	r1, r4
   725cc:	mov	r2, r4
   725d0:	bl	72138 <__read_chk@plt+0x6bcb4>
   725d4:	mov	r0, r4
   725d8:	mov	r1, r5
   725dc:	mov	r2, r5
   725e0:	bl	72138 <__read_chk@plt+0x6bcb4>
   725e4:	mov	r0, r5
   725e8:	mov	r1, r4
   725ec:	mov	r2, r4
   725f0:	bl	72138 <__read_chk@plt+0x6bcb4>
   725f4:	mov	r0, r4
   725f8:	mov	r1, r5
   725fc:	mov	r2, r5
   72600:	bl	72138 <__read_chk@plt+0x6bcb4>
   72604:	mov	r0, r5
   72608:	mov	r1, r4
   7260c:	mov	r2, r4
   72610:	bl	72138 <__read_chk@plt+0x6bcb4>
   72614:	mov	r2, r8
   72618:	mov	r0, sl
   7261c:	mov	r1, r5
   72620:	bl	72138 <__read_chk@plt+0x6bcb4>
   72624:	ldr	ip, [sp, #4]
   72628:	ldr	r2, [sp, #1292]	; 0x50c
   7262c:	ldr	r3, [ip]
   72630:	cmp	r2, r3
   72634:	bne	72644 <__read_chk@plt+0x6c1c0>
   72638:	add	sp, sp, #1296	; 0x510
   7263c:	add	sp, sp, #4
   72640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72644:	bl	5d64 <__stack_chk_fail@plt>
   72648:	andeq	lr, r4, r0, lsl #13
   7264c:	andeq	r0, r0, r8, asr #11
   72650:	ldr	r3, [pc, #684]	; 72904 <__read_chk@plt+0x6c480>
   72654:	mov	r2, r1
   72658:	ldr	ip, [pc, #680]	; 72908 <__read_chk@plt+0x6c484>
   7265c:	add	r3, pc, r3
   72660:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   72664:	sub	sp, sp, #1152	; 0x480
   72668:	ldr	r7, [r3, ip]
   7266c:	sub	sp, sp, #12
   72670:	add	sl, sp, #4
   72674:	add	r4, sp, #1024	; 0x400
   72678:	add	r4, r4, #4
   7267c:	mov	r8, r0
   72680:	ldr	r3, [r7]
   72684:	mov	r0, sl
   72688:	mov	r6, r1
   7268c:	add	fp, sp, #132	; 0x84
   72690:	add	r9, sp, #388	; 0x184
   72694:	mov	r5, #4
   72698:	str	r3, [sp, #1156]	; 0x484
   7269c:	bl	72138 <__read_chk@plt+0x6bcb4>
   726a0:	mov	r1, sl
   726a4:	mov	r2, sl
   726a8:	mov	r0, r4
   726ac:	bl	72138 <__read_chk@plt+0x6bcb4>
   726b0:	mov	r0, r4
   726b4:	mov	r1, r4
   726b8:	mov	r2, r4
   726bc:	bl	72138 <__read_chk@plt+0x6bcb4>
   726c0:	mov	r1, r4
   726c4:	mov	r2, r6
   726c8:	mov	r0, fp
   726cc:	bl	72138 <__read_chk@plt+0x6bcb4>
   726d0:	mov	r2, sl
   726d4:	add	sl, sp, #260	; 0x104
   726d8:	mov	r1, fp
   726dc:	mov	r0, sl
   726e0:	bl	72138 <__read_chk@plt+0x6bcb4>
   726e4:	mov	r0, r4
   726e8:	mov	r1, sl
   726ec:	mov	r2, sl
   726f0:	bl	72138 <__read_chk@plt+0x6bcb4>
   726f4:	mov	r2, fp
   726f8:	mov	r1, r4
   726fc:	mov	r0, r9
   72700:	bl	72138 <__read_chk@plt+0x6bcb4>
   72704:	mov	r0, r4
   72708:	mov	r1, r9
   7270c:	mov	r2, r9
   72710:	bl	72138 <__read_chk@plt+0x6bcb4>
   72714:	mov	r0, r4
   72718:	mov	r1, r4
   7271c:	mov	r2, r4
   72720:	bl	72138 <__read_chk@plt+0x6bcb4>
   72724:	subs	r5, r5, #1
   72728:	bne	72714 <__read_chk@plt+0x6c290>
   7272c:	add	sl, sp, #516	; 0x204
   72730:	mov	r2, r9
   72734:	mov	r1, r4
   72738:	mov	r5, #9
   7273c:	mov	r0, sl
   72740:	bl	72138 <__read_chk@plt+0x6bcb4>
   72744:	mov	r0, r4
   72748:	mov	r1, sl
   7274c:	mov	r2, sl
   72750:	bl	72138 <__read_chk@plt+0x6bcb4>
   72754:	mov	r0, r4
   72758:	mov	r1, r4
   7275c:	mov	r2, r4
   72760:	bl	72138 <__read_chk@plt+0x6bcb4>
   72764:	subs	r5, r5, #1
   72768:	bne	72754 <__read_chk@plt+0x6c2d0>
   7276c:	add	r9, sp, #644	; 0x284
   72770:	mov	r1, r4
   72774:	mov	r2, sl
   72778:	mov	r5, #19
   7277c:	mov	r0, r9
   72780:	bl	72138 <__read_chk@plt+0x6bcb4>
   72784:	mov	r0, r4
   72788:	mov	r1, r9
   7278c:	mov	r2, r9
   72790:	bl	72138 <__read_chk@plt+0x6bcb4>
   72794:	mov	r0, r4
   72798:	mov	r1, r4
   7279c:	mov	r2, r4
   727a0:	bl	72138 <__read_chk@plt+0x6bcb4>
   727a4:	subs	r5, r5, #1
   727a8:	bne	72794 <__read_chk@plt+0x6c310>
   727ac:	mov	r2, r9
   727b0:	mov	r0, r4
   727b4:	mov	r1, r4
   727b8:	mov	r5, #9
   727bc:	bl	72138 <__read_chk@plt+0x6bcb4>
   727c0:	mov	r0, r4
   727c4:	mov	r1, r4
   727c8:	mov	r2, r4
   727cc:	bl	72138 <__read_chk@plt+0x6bcb4>
   727d0:	mov	r0, r4
   727d4:	mov	r1, r4
   727d8:	mov	r2, r4
   727dc:	bl	72138 <__read_chk@plt+0x6bcb4>
   727e0:	subs	r5, r5, #1
   727e4:	bne	727d0 <__read_chk@plt+0x6c34c>
   727e8:	add	r9, sp, #772	; 0x304
   727ec:	mov	r2, sl
   727f0:	mov	r1, r4
   727f4:	mov	r5, #49	; 0x31
   727f8:	mov	r0, r9
   727fc:	bl	72138 <__read_chk@plt+0x6bcb4>
   72800:	mov	r0, r4
   72804:	mov	r1, r9
   72808:	mov	r2, r9
   7280c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72810:	mov	r0, r4
   72814:	mov	r1, r4
   72818:	mov	r2, r4
   7281c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72820:	subs	r5, r5, #1
   72824:	bne	72810 <__read_chk@plt+0x6c38c>
   72828:	add	sl, sp, #900	; 0x384
   7282c:	mov	r1, r4
   72830:	mov	r2, r9
   72834:	mov	r5, #99	; 0x63
   72838:	mov	r0, sl
   7283c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72840:	mov	r0, r4
   72844:	mov	r1, sl
   72848:	mov	r2, sl
   7284c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72850:	mov	r0, r4
   72854:	mov	r1, r4
   72858:	mov	r2, r4
   7285c:	bl	72138 <__read_chk@plt+0x6bcb4>
   72860:	subs	r5, r5, #1
   72864:	bne	72850 <__read_chk@plt+0x6c3cc>
   72868:	mov	r2, sl
   7286c:	mov	r0, r4
   72870:	mov	r1, r4
   72874:	mov	r5, #49	; 0x31
   72878:	bl	72138 <__read_chk@plt+0x6bcb4>
   7287c:	mov	r0, r4
   72880:	mov	r1, r4
   72884:	mov	r2, r4
   72888:	bl	72138 <__read_chk@plt+0x6bcb4>
   7288c:	mov	r0, r4
   72890:	mov	r1, r4
   72894:	mov	r2, r4
   72898:	bl	72138 <__read_chk@plt+0x6bcb4>
   7289c:	subs	r5, r5, #1
   728a0:	bne	7288c <__read_chk@plt+0x6c408>
   728a4:	mov	r2, r9
   728a8:	mov	r0, r4
   728ac:	mov	r1, r4
   728b0:	bl	72138 <__read_chk@plt+0x6bcb4>
   728b4:	mov	r0, r4
   728b8:	mov	r1, r4
   728bc:	mov	r2, r4
   728c0:	bl	72138 <__read_chk@plt+0x6bcb4>
   728c4:	mov	r0, r4
   728c8:	mov	r1, r4
   728cc:	mov	r2, r4
   728d0:	bl	72138 <__read_chk@plt+0x6bcb4>
   728d4:	mov	r2, r6
   728d8:	mov	r0, r8
   728dc:	mov	r1, r4
   728e0:	bl	72138 <__read_chk@plt+0x6bcb4>
   728e4:	ldr	r2, [sp, #1156]	; 0x484
   728e8:	ldr	r3, [r7]
   728ec:	cmp	r2, r3
   728f0:	bne	72900 <__read_chk@plt+0x6c47c>
   728f4:	add	sp, sp, #1152	; 0x480
   728f8:	add	sp, sp, #12
   728fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   72900:	bl	5d64 <__stack_chk_fail@plt>
   72904:	andeq	lr, r4, r0, lsr #5
   72908:	andeq	r0, r0, r8, asr #11
   7290c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   72910:	mov	r9, r1
   72914:	ldr	r5, [sp, #72]	; 0x48
   72918:	mov	r6, r2
   7291c:	mov	r7, r3
   72920:	mov	r8, r0
   72924:	ldr	r4, [r5]
   72928:	bl	56acc <__read_chk@plt+0x50648>
   7292c:	cmp	r4, r0
   72930:	bcc	72a90 <__read_chk@plt+0x6c60c>
   72934:	bl	25d50 <__read_chk@plt+0x1f8cc>
   72938:	subs	r4, r0, #0
   7293c:	beq	72a98 <__read_chk@plt+0x6c614>
   72940:	mov	r1, r6
   72944:	bl	2ed04 <__read_chk@plt+0x28880>
   72948:	subs	ip, r0, #0
   7294c:	bne	72964 <__read_chk@plt+0x6c4e0>
   72950:	mov	r1, r7
   72954:	mov	r0, r4
   72958:	bl	2ed04 <__read_chk@plt+0x28880>
   7295c:	subs	ip, r0, #0
   72960:	beq	72978 <__read_chk@plt+0x6c4f4>
   72964:	mov	r0, r4
   72968:	mov	r6, ip
   7296c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   72970:	mov	r0, r6
   72974:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   72978:	ldr	r3, [sp, #36]	; 0x24
   7297c:	mov	r0, r4
   72980:	add	r1, r3, #1
   72984:	bl	2eadc <__read_chk@plt+0x28658>
   72988:	subs	ip, r0, #0
   7298c:	bne	72964 <__read_chk@plt+0x6c4e0>
   72990:	mov	r0, r4
   72994:	mov	r1, #20
   72998:	bl	2ebdc <__read_chk@plt+0x28758>
   7299c:	subs	ip, r0, #0
   729a0:	bne	72964 <__read_chk@plt+0x6c4e0>
   729a4:	mov	r0, r4
   729a8:	ldr	r1, [sp, #32]
   729ac:	ldr	r2, [sp, #36]	; 0x24
   729b0:	bl	2e828 <__read_chk@plt+0x283a4>
   729b4:	subs	ip, r0, #0
   729b8:	bne	72964 <__read_chk@plt+0x6c4e0>
   729bc:	ldr	r3, [sp, #44]	; 0x2c
   729c0:	mov	r0, r4
   729c4:	add	r1, r3, #1
   729c8:	bl	2eadc <__read_chk@plt+0x28658>
   729cc:	subs	ip, r0, #0
   729d0:	bne	72964 <__read_chk@plt+0x6c4e0>
   729d4:	mov	r0, r4
   729d8:	mov	r1, #20
   729dc:	bl	2ebdc <__read_chk@plt+0x28758>
   729e0:	subs	ip, r0, #0
   729e4:	bne	72964 <__read_chk@plt+0x6c4e0>
   729e8:	mov	r0, r4
   729ec:	ldr	r1, [sp, #40]	; 0x28
   729f0:	ldr	r2, [sp, #44]	; 0x2c
   729f4:	bl	2e828 <__read_chk@plt+0x283a4>
   729f8:	subs	ip, r0, #0
   729fc:	bne	72964 <__read_chk@plt+0x6c4e0>
   72a00:	mov	r0, r4
   72a04:	ldr	r1, [sp, #48]	; 0x30
   72a08:	ldr	r2, [sp, #52]	; 0x34
   72a0c:	bl	2ec40 <__read_chk@plt+0x287bc>
   72a10:	subs	ip, r0, #0
   72a14:	bne	72964 <__read_chk@plt+0x6c4e0>
   72a18:	mov	r0, r4
   72a1c:	ldr	r1, [sp, #56]	; 0x38
   72a20:	mov	r2, r9
   72a24:	bl	2fafc <__read_chk@plt+0x29678>
   72a28:	subs	ip, r0, #0
   72a2c:	bne	72964 <__read_chk@plt+0x6c4e0>
   72a30:	mov	r2, r9
   72a34:	mov	r0, r4
   72a38:	ldr	r1, [sp, #60]	; 0x3c
   72a3c:	bl	2fafc <__read_chk@plt+0x29678>
   72a40:	subs	ip, r0, #0
   72a44:	bne	72964 <__read_chk@plt+0x6c4e0>
   72a48:	mov	r0, r4
   72a4c:	ldr	r1, [sp, #64]	; 0x40
   72a50:	bl	2f8cc <__read_chk@plt+0x29448>
   72a54:	subs	ip, r0, #0
   72a58:	bne	72964 <__read_chk@plt+0x6c4e0>
   72a5c:	mov	r0, r8
   72a60:	mov	r1, r4
   72a64:	ldr	r2, [sp, #68]	; 0x44
   72a68:	ldr	r3, [r5]
   72a6c:	bl	56dfc <__read_chk@plt+0x50978>
   72a70:	subs	r6, r0, #0
   72a74:	mov	r0, r4
   72a78:	bne	72aa0 <__read_chk@plt+0x6c61c>
   72a7c:	bl	25fe8 <__read_chk@plt+0x1fb64>
   72a80:	mov	r0, r8
   72a84:	bl	56acc <__read_chk@plt+0x50648>
   72a88:	str	r0, [r5]
   72a8c:	b	72970 <__read_chk@plt+0x6c4ec>
   72a90:	mvn	r6, #9
   72a94:	b	72970 <__read_chk@plt+0x6c4ec>
   72a98:	mvn	r6, #1
   72a9c:	b	72970 <__read_chk@plt+0x6c4ec>
   72aa0:	mvn	r6, #21
   72aa4:	bl	25fe8 <__read_chk@plt+0x1fb64>
   72aa8:	b	72970 <__read_chk@plt+0x6c4ec>
   72aac:	push	{r3, r4, r5, lr}
   72ab0:	mov	r5, r1
   72ab4:	mov	r1, #32
   72ab8:	mov	r4, r0
   72abc:	bl	74550 <__read_chk@plt+0x6e0cc>
   72ac0:	ldr	r2, [pc, #16]	; 72ad8 <__read_chk@plt+0x6c654>
   72ac4:	mov	r0, r5
   72ac8:	mov	r1, r4
   72acc:	add	r2, pc, r2
   72ad0:	pop	{r3, r4, r5, lr}
   72ad4:	b	73038 <__read_chk@plt+0x6cbb4>
   72ad8:	andeq	r8, r3, r4, lsl #19
   72adc:	ldr	r3, [pc, #172]	; 72b90 <__read_chk@plt+0x6c70c>
   72ae0:	ldr	ip, [pc, #172]	; 72b94 <__read_chk@plt+0x6c710>
   72ae4:	add	r3, pc, r3
   72ae8:	push	{r4, r5, r6, r7, r8, lr}
   72aec:	sub	sp, sp, #40	; 0x28
   72af0:	ldr	r5, [r3, ip]
   72af4:	add	r4, sp, #4
   72af8:	mov	r6, r1
   72afc:	mov	r8, r0
   72b00:	mov	r1, #32
   72b04:	mov	r0, r4
   72b08:	ldr	r3, [r5]
   72b0c:	mov	r7, r2
   72b10:	str	r3, [sp, #36]	; 0x24
   72b14:	bl	7b7fc <__read_chk@plt+0x75378>
   72b18:	mov	r0, r6
   72b1c:	mov	r1, r4
   72b20:	mov	r2, #32
   72b24:	bl	7b00c <__read_chk@plt+0x74b88>
   72b28:	cmp	r0, #0
   72b2c:	beq	72b84 <__read_chk@plt+0x6c700>
   72b30:	mov	r2, r6
   72b34:	mov	r1, r8
   72b38:	mov	r0, r4
   72b3c:	bl	73038 <__read_chk@plt+0x6cbb4>
   72b40:	mov	r0, r7
   72b44:	bl	2634c <__read_chk@plt+0x1fec8>
   72b48:	mov	r1, r4
   72b4c:	mov	r2, #32
   72b50:	mov	r0, r7
   72b54:	bl	2ee54 <__read_chk@plt+0x289d0>
   72b58:	mov	r1, #32
   72b5c:	mov	r6, r0
   72b60:	mov	r0, r4
   72b64:	bl	7b7fc <__read_chk@plt+0x75378>
   72b68:	mov	r0, r6
   72b6c:	ldr	r2, [sp, #36]	; 0x24
   72b70:	ldr	r3, [r5]
   72b74:	cmp	r2, r3
   72b78:	bne	72b8c <__read_chk@plt+0x6c708>
   72b7c:	add	sp, sp, #40	; 0x28
   72b80:	pop	{r4, r5, r6, r7, r8, pc}
   72b84:	mvn	r0, #19
   72b88:	b	72b6c <__read_chk@plt+0x6c6e8>
   72b8c:	bl	5d64 <__stack_chk_fail@plt>
   72b90:	andeq	sp, r4, r8, lsl lr
   72b94:	andeq	r0, r0, r8, asr #11
   72b98:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   72b9c:	mov	r6, r1
   72ba0:	ldr	r5, [sp, #72]	; 0x48
   72ba4:	mov	r7, r2
   72ba8:	mov	r9, r3
   72bac:	mov	r8, r0
   72bb0:	ldr	r4, [r5]
   72bb4:	bl	56acc <__read_chk@plt+0x50648>
   72bb8:	cmp	r4, r0
   72bbc:	bcc	72d20 <__read_chk@plt+0x6c89c>
   72bc0:	bl	25d50 <__read_chk@plt+0x1f8cc>
   72bc4:	subs	r4, r0, #0
   72bc8:	beq	72d28 <__read_chk@plt+0x6c8a4>
   72bcc:	mov	r1, r6
   72bd0:	bl	2ed04 <__read_chk@plt+0x28880>
   72bd4:	subs	ip, r0, #0
   72bd8:	blt	72d0c <__read_chk@plt+0x6c888>
   72bdc:	mov	r1, r7
   72be0:	mov	r0, r4
   72be4:	bl	2ed04 <__read_chk@plt+0x28880>
   72be8:	subs	ip, r0, #0
   72bec:	blt	72d0c <__read_chk@plt+0x6c888>
   72bf0:	ldr	r3, [sp, #32]
   72bf4:	mov	r0, r4
   72bf8:	add	r1, r3, #1
   72bfc:	bl	2eadc <__read_chk@plt+0x28658>
   72c00:	subs	ip, r0, #0
   72c04:	blt	72d0c <__read_chk@plt+0x6c888>
   72c08:	mov	r0, r4
   72c0c:	mov	r1, #20
   72c10:	bl	2ebdc <__read_chk@plt+0x28758>
   72c14:	subs	ip, r0, #0
   72c18:	blt	72d0c <__read_chk@plt+0x6c888>
   72c1c:	mov	r1, r9
   72c20:	mov	r0, r4
   72c24:	ldr	r2, [sp, #32]
   72c28:	bl	2e828 <__read_chk@plt+0x283a4>
   72c2c:	subs	ip, r0, #0
   72c30:	blt	72d0c <__read_chk@plt+0x6c888>
   72c34:	ldr	r3, [sp, #40]	; 0x28
   72c38:	mov	r0, r4
   72c3c:	add	r1, r3, #1
   72c40:	bl	2eadc <__read_chk@plt+0x28658>
   72c44:	subs	ip, r0, #0
   72c48:	blt	72d0c <__read_chk@plt+0x6c888>
   72c4c:	mov	r0, r4
   72c50:	mov	r1, #20
   72c54:	bl	2ebdc <__read_chk@plt+0x28758>
   72c58:	subs	ip, r0, #0
   72c5c:	blt	72d0c <__read_chk@plt+0x6c888>
   72c60:	mov	r0, r4
   72c64:	ldr	r1, [sp, #36]	; 0x24
   72c68:	ldr	r2, [sp, #40]	; 0x28
   72c6c:	bl	2e828 <__read_chk@plt+0x283a4>
   72c70:	subs	ip, r0, #0
   72c74:	blt	72d0c <__read_chk@plt+0x6c888>
   72c78:	mov	r0, r4
   72c7c:	ldr	r1, [sp, #44]	; 0x2c
   72c80:	ldr	r2, [sp, #48]	; 0x30
   72c84:	bl	2ec40 <__read_chk@plt+0x287bc>
   72c88:	subs	ip, r0, #0
   72c8c:	blt	72d0c <__read_chk@plt+0x6c888>
   72c90:	mov	r0, r4
   72c94:	ldr	r1, [sp, #52]	; 0x34
   72c98:	mov	r2, #32
   72c9c:	bl	2ec40 <__read_chk@plt+0x287bc>
   72ca0:	subs	ip, r0, #0
   72ca4:	blt	72d0c <__read_chk@plt+0x6c888>
   72ca8:	mov	r0, r4
   72cac:	ldr	r1, [sp, #56]	; 0x38
   72cb0:	mov	r2, #32
   72cb4:	bl	2ec40 <__read_chk@plt+0x287bc>
   72cb8:	subs	ip, r0, #0
   72cbc:	blt	72d0c <__read_chk@plt+0x6c888>
   72cc0:	ldr	r1, [sp, #60]	; 0x3c
   72cc4:	mov	r0, r4
   72cc8:	ldr	r2, [sp, #64]	; 0x40
   72ccc:	bl	2e828 <__read_chk@plt+0x283a4>
   72cd0:	subs	ip, r0, #0
   72cd4:	blt	72d0c <__read_chk@plt+0x6c888>
   72cd8:	mov	r0, r8
   72cdc:	mov	r1, r4
   72ce0:	ldr	r2, [sp, #68]	; 0x44
   72ce4:	ldr	r3, [r5]
   72ce8:	bl	56dfc <__read_chk@plt+0x50978>
   72cec:	subs	r6, r0, #0
   72cf0:	mov	r0, r4
   72cf4:	bne	72d30 <__read_chk@plt+0x6c8ac>
   72cf8:	bl	25fe8 <__read_chk@plt+0x1fb64>
   72cfc:	mov	r0, r8
   72d00:	bl	56acc <__read_chk@plt+0x50648>
   72d04:	str	r0, [r5]
   72d08:	b	72d18 <__read_chk@plt+0x6c894>
   72d0c:	mov	r0, r4
   72d10:	mov	r6, ip
   72d14:	bl	25fe8 <__read_chk@plt+0x1fb64>
   72d18:	mov	r0, r6
   72d1c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   72d20:	mvn	r6, #9
   72d24:	b	72d18 <__read_chk@plt+0x6c894>
   72d28:	mvn	r6, #1
   72d2c:	b	72d18 <__read_chk@plt+0x6c894>
   72d30:	mvn	r6, #21
   72d34:	bl	25fe8 <__read_chk@plt+0x1fb64>
   72d38:	b	72d18 <__read_chk@plt+0x6c894>
   72d3c:	mov	r3, #0
   72d40:	mov	ip, r3
   72d44:	push	{r4, r5}
   72d48:	ldr	r5, [r2, r3]
   72d4c:	ldr	r4, [r1, r3]
   72d50:	add	r4, r5, r4
   72d54:	add	ip, r4, ip
   72d58:	uxtb	r4, ip
   72d5c:	str	r4, [r0, r3]
   72d60:	add	r3, r3, #4
   72d64:	lsr	ip, ip, #8
   72d68:	cmp	r3, #124	; 0x7c
   72d6c:	bne	72d48 <__read_chk@plt+0x6c8c4>
   72d70:	ldr	r1, [r1, #124]	; 0x7c
   72d74:	ldr	r3, [r2, #124]	; 0x7c
   72d78:	add	r3, r1, r3
   72d7c:	add	ip, r3, ip
   72d80:	str	ip, [r0, #124]	; 0x7c
   72d84:	pop	{r4, r5}
   72d88:	bx	lr
   72d8c:	mov	r3, #0
   72d90:	mov	ip, #218	; 0xda
   72d94:	push	{r4, r5}
   72d98:	ldr	r4, [r1, r3]
   72d9c:	ldr	r5, [r2, r3]
   72da0:	add	r4, r4, #65280	; 0xff00
   72da4:	rsb	r4, r5, r4
   72da8:	add	ip, r4, ip
   72dac:	uxtb	r4, ip
   72db0:	str	r4, [r0, r3]
   72db4:	add	r3, r3, #4
   72db8:	lsr	ip, ip, #8
   72dbc:	cmp	r3, #124	; 0x7c
   72dc0:	bne	72d98 <__read_chk@plt+0x6c914>
   72dc4:	ldr	r1, [r1, #124]	; 0x7c
   72dc8:	ldr	r3, [r2, #124]	; 0x7c
   72dcc:	rsb	r3, r3, r1
   72dd0:	add	ip, r3, ip
   72dd4:	str	ip, [r0, #124]	; 0x7c
   72dd8:	pop	{r4, r5}
   72ddc:	bx	lr
   72de0:	add	r1, r0, #124	; 0x7c
   72de4:	mov	r3, r0
   72de8:	mov	r2, #0
   72dec:	ldr	ip, [r3]
   72df0:	add	r2, r2, ip
   72df4:	uxtb	ip, r2
   72df8:	str	ip, [r3], #4
   72dfc:	cmp	r3, r1
   72e00:	lsr	r2, r2, #8
   72e04:	bne	72dec <__read_chk@plt+0x6c968>
   72e08:	ldr	ip, [r0, #124]	; 0x7c
   72e0c:	mov	r3, r0
   72e10:	add	r2, r2, ip
   72e14:	and	ip, r2, #127	; 0x7f
   72e18:	str	ip, [r0, #124]	; 0x7c
   72e1c:	lsr	r2, r2, #7
   72e20:	add	ip, r2, r2, lsl #3
   72e24:	add	r2, r2, ip, lsl #1
   72e28:	ldr	ip, [r3]
   72e2c:	add	r2, r2, ip
   72e30:	uxtb	ip, r2
   72e34:	str	ip, [r3], #4
   72e38:	cmp	r3, r1
   72e3c:	lsr	r2, r2, #8
   72e40:	bne	72e28 <__read_chk@plt+0x6c9a4>
   72e44:	ldr	r3, [r0, #124]	; 0x7c
   72e48:	add	r2, r3, r2
   72e4c:	str	r2, [r0, #124]	; 0x7c
   72e50:	bx	lr
   72e54:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   72e58:	mov	r7, #0
   72e5c:	sub	sp, sp, #8
   72e60:	sub	r9, r1, #4
   72e64:	add	r8, r2, #4
   72e68:	mov	r5, r7
   72e6c:	mov	r6, #38	; 0x26
   72e70:	str	r1, [sp, #4]
   72e74:	mov	r3, #0
   72e78:	add	ip, r8, r7
   72e7c:	mov	r4, r9
   72e80:	mov	r1, r3
   72e84:	add	r1, r1, #1
   72e88:	ldr	sl, [ip, #-4]!
   72e8c:	ldr	fp, [r4, #4]!
   72e90:	cmp	r1, r5
   72e94:	mla	r3, fp, sl, r3
   72e98:	bls	72e84 <__read_chk@plt+0x6ca00>
   72e9c:	add	r5, r5, #1
   72ea0:	cmp	r5, #32
   72ea4:	beq	72ed0 <__read_chk@plt+0x6ca4c>
   72ea8:	ldr	r4, [sp, #4]
   72eac:	add	r1, r2, #124	; 0x7c
   72eb0:	add	fp, r2, r7
   72eb4:	add	ip, r4, r7
   72eb8:	ldr	sl, [r1], #-4
   72ebc:	ldr	r4, [ip, #4]!
   72ec0:	cmp	fp, r1
   72ec4:	mul	r4, sl, r4
   72ec8:	mla	r3, r6, r4, r3
   72ecc:	bne	72eb8 <__read_chk@plt+0x6ca34>
   72ed0:	str	r3, [r0, r7]
   72ed4:	add	r7, r7, #4
   72ed8:	cmp	r7, #128	; 0x80
   72edc:	bne	72e74 <__read_chk@plt+0x6c9f0>
   72ee0:	add	sp, sp, #8
   72ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   72ee8:	b	72de0 <__read_chk@plt+0x6c95c>
   72eec:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   72ef0:	sub	sp, sp, #8
   72ef4:	mov	sl, r1
   72ef8:	mov	fp, #32
   72efc:	mov	r9, #1
   72f00:	mov	r7, #0
   72f04:	mov	r8, #38	; 0x26
   72f08:	sub	r2, r0, #4
   72f0c:	str	r0, [sp, #4]
   72f10:	str	r2, [sp]
   72f14:	cmp	r7, #0
   72f18:	beq	72fe8 <__read_chk@plt+0x6cb64>
   72f1c:	mov	r3, #0
   72f20:	sub	ip, r1, #4
   72f24:	mov	r2, r3
   72f28:	mov	r0, r7
   72f2c:	add	r2, r2, #1
   72f30:	ldr	r4, [r1, r0, lsl #2]
   72f34:	ldr	r5, [ip, #4]!
   72f38:	rsb	r0, r2, r7
   72f3c:	cmp	r0, r2
   72f40:	mla	r3, r5, r4, r3
   72f44:	bhi	72f2c <__read_chk@plt+0x6caa8>
   72f48:	cmp	r9, #30
   72f4c:	bhi	72f88 <__read_chk@plt+0x6cb04>
   72f50:	sub	r2, fp, #1
   72f54:	mov	r4, sl
   72f58:	rsb	r2, r9, r2
   72f5c:	mov	r0, r9
   72f60:	mov	ip, #31
   72f64:	ldr	r5, [r4, #4]!
   72f68:	add	r0, r0, #1
   72f6c:	ldr	r6, [r1, ip, lsl #2]
   72f70:	cmp	r0, r2
   72f74:	mov	ip, r2
   72f78:	sub	r2, r2, #1
   72f7c:	mul	r5, r8, r5
   72f80:	mla	r3, r6, r5, r3
   72f84:	bcc	72f64 <__read_chk@plt+0x6cae0>
   72f88:	tst	r7, #1
   72f8c:	lsl	r3, r3, #1
   72f90:	bne	72fb4 <__read_chk@plt+0x6cb30>
   72f94:	lsr	r2, r7, #1
   72f98:	add	ip, r1, r2, lsl #2
   72f9c:	ldr	r0, [r1, r2, lsl #2]
   72fa0:	ldr	r2, [ip, #64]	; 0x40
   72fa4:	mul	r0, r0, r0
   72fa8:	mul	r2, r2, r2
   72fac:	mla	r2, r8, r2, r0
   72fb0:	add	r3, r3, r2
   72fb4:	ldr	r2, [sp]
   72fb8:	add	r7, r7, #1
   72fbc:	cmp	r7, #32
   72fc0:	add	r9, r9, #1
   72fc4:	add	sl, sl, #4
   72fc8:	add	fp, fp, #1
   72fcc:	str	r3, [r2, #4]!
   72fd0:	str	r2, [sp]
   72fd4:	bne	72f14 <__read_chk@plt+0x6ca90>
   72fd8:	ldr	r0, [sp, #4]
   72fdc:	add	sp, sp, #8
   72fe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   72fe4:	b	72de0 <__read_chk@plt+0x6c95c>
   72fe8:	mov	r3, r7
   72fec:	b	72f50 <__read_chk@plt+0x6cacc>
   72ff0:	push	{r4, r5, r6}
   72ff4:	mov	ip, #0
   72ff8:	ldr	r6, [sp, #12]
   72ffc:	sub	r6, r6, #1
   73000:	ldr	r5, [r3, ip]
   73004:	ldr	r4, [r2, ip]
   73008:	eor	r4, r5, r4
   7300c:	and	r4, r4, r6
   73010:	eor	r5, r4, r5
   73014:	str	r5, [r0, ip]
   73018:	ldr	r5, [r2, ip]
   7301c:	eor	r4, r4, r5
   73020:	str	r4, [r1, ip]
   73024:	add	ip, ip, #4
   73028:	cmp	ip, #256	; 0x100
   7302c:	bne	73000 <__read_chk@plt+0x6cb7c>
   73030:	pop	{r4, r5, r6}
   73034:	bx	lr
   73038:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7303c:	sub	sp, sp, #3856	; 0xf10
   73040:	ldr	r4, [pc, #2124]	; 73894 <__read_chk@plt+0x6d410>
   73044:	sub	sp, sp, #4
   73048:	ldr	lr, [pc, #2120]	; 73898 <__read_chk@plt+0x6d414>
   7304c:	add	ip, sp, #3808	; 0xee0
   73050:	add	r4, pc, r4
   73054:	str	r0, [sp, #100]	; 0x64
   73058:	add	ip, ip, #12
   7305c:	mov	r3, #0
   73060:	ldr	lr, [r4, lr]
   73064:	mov	r0, r4
   73068:	ldr	r0, [lr]
   7306c:	str	lr, [sp, #96]	; 0x60
   73070:	str	r0, [sp, #3852]	; 0xf0c
   73074:	ldrb	r0, [r1, r3]
   73078:	strb	r0, [ip, r3]
   7307c:	add	r3, r3, #1
   73080:	cmp	r3, #32
   73084:	bne	73074 <__read_chk@plt+0x6cbf0>
   73088:	add	r3, sp, #3424	; 0xd60
   7308c:	ldrb	r1, [sp, #3851]	; 0xf0b
   73090:	add	r3, r3, #12
   73094:	add	r0, sp, #3552	; 0xde0
   73098:	str	r3, [sp, #80]	; 0x50
   7309c:	add	r3, sp, #3424	; 0xd60
   730a0:	ldrb	ip, [sp, #3820]	; 0xeec
   730a4:	sub	r2, r2, #1
   730a8:	add	r3, r3, #8
   730ac:	add	r0, r0, #8
   730b0:	and	r1, r1, #127	; 0x7f
   730b4:	bic	ip, ip, #7
   730b8:	orr	r1, r1, #64	; 0x40
   730bc:	strb	ip, [sp, #3820]	; 0xeec
   730c0:	strb	r1, [sp, #3851]	; 0xf0b
   730c4:	ldrb	r1, [r2, #1]!
   730c8:	str	r1, [r3, #4]!
   730cc:	cmp	r3, r0
   730d0:	bne	730c4 <__read_chk@plt+0x6cc40>
   730d4:	add	lr, sp, #620	; 0x26c
   730d8:	add	r0, sp, #3424	; 0xd60
   730dc:	add	r1, sp, #624	; 0x270
   730e0:	add	r0, r0, #12
   730e4:	mov	r3, #0
   730e8:	mov	ip, lr
   730ec:	str	lr, [sp, #48]	; 0x30
   730f0:	ldr	r2, [r0, r3]
   730f4:	str	r2, [ip, r3]
   730f8:	add	r3, r3, #4
   730fc:	cmp	r3, #128	; 0x80
   73100:	bne	730f0 <__read_chk@plt+0x6cc6c>
   73104:	add	r3, r1, #124	; 0x7c
   73108:	add	r1, r1, #248	; 0xf8
   7310c:	mov	r2, #0
   73110:	mov	r0, #1
   73114:	str	r0, [sp, #748]	; 0x2ec
   73118:	str	r2, [r3, #4]!
   7311c:	cmp	r3, r1
   73120:	bne	73118 <__read_chk@plt+0x6cc94>
   73124:	add	r2, sp, #880	; 0x370
   73128:	add	r3, sp, #876	; 0x36c
   7312c:	add	r2, r2, #248	; 0xf8
   73130:	str	r3, [sp, #32]
   73134:	mov	r3, #1
   73138:	str	r3, [sp, #876]	; 0x36c
   7313c:	add	r3, sp, #876	; 0x36c
   73140:	mov	r1, #0
   73144:	str	r1, [r3, #4]!
   73148:	cmp	r3, r2
   7314c:	bne	73144 <__read_chk@plt+0x6ccc0>
   73150:	add	r3, sp, #1136	; 0x470
   73154:	add	lr, sp, #1120	; 0x460
   73158:	add	r3, r3, #124	; 0x7c
   7315c:	str	r3, [sp, #68]	; 0x44
   73160:	add	r3, sp, #1392	; 0x570
   73164:	add	r9, sp, #2656	; 0xa60
   73168:	add	r3, r3, #124	; 0x7c
   7316c:	str	r3, [sp, #72]	; 0x48
   73170:	add	r3, sp, #2160	; 0x870
   73174:	add	r7, sp, #2912	; 0xb60
   73178:	add	r3, r3, #124	; 0x7c
   7317c:	str	r3, [sp, #28]
   73180:	add	r3, sp, #2416	; 0x970
   73184:	add	lr, lr, #12
   73188:	add	r3, r3, #124	; 0x7c
   7318c:	movw	r6, #56129	; 0xdb41
   73190:	str	r3, [sp, #76]	; 0x4c
   73194:	add	r1, sp, #1376	; 0x560
   73198:	add	r3, sp, #2672	; 0xa70
   7319c:	str	lr, [sp, #20]
   731a0:	add	r2, sp, #2144	; 0x860
   731a4:	add	lr, sp, #3040	; 0xbe0
   731a8:	add	r8, sp, #3168	; 0xc60
   731ac:	mov	fp, #254	; 0xfe
   731b0:	movt	r6, #1
   731b4:	add	r9, r9, #12
   731b8:	add	r7, r7, #12
   731bc:	add	r5, sp, #236	; 0xec
   731c0:	add	r4, sp, #364	; 0x16c
   731c4:	add	r1, r1, #12
   731c8:	add	r2, r2, #12
   731cc:	add	lr, lr, #12
   731d0:	add	r8, r8, #12
   731d4:	add	sl, r3, #124	; 0x7c
   731d8:	str	r1, [sp, #12]
   731dc:	add	r3, sp, #2400	; 0x960
   731e0:	str	r2, [sp, #16]
   731e4:	add	r1, sp, #3296	; 0xce0
   731e8:	add	r2, sp, #108	; 0x6c
   731ec:	str	lr, [sp, #24]
   731f0:	str	r2, [sp, #60]	; 0x3c
   731f4:	add	lr, sp, #492	; 0x1ec
   731f8:	add	r2, sp, #1632	; 0x660
   731fc:	str	lr, [sp, #56]	; 0x38
   73200:	str	r8, [sp, #52]	; 0x34
   73204:	add	lr, sp, #1888	; 0x760
   73208:	mov	r8, fp
   7320c:	add	r3, r3, #12
   73210:	add	r1, r1, #12
   73214:	str	r3, [sp, #40]	; 0x28
   73218:	str	r1, [sp, #64]	; 0x40
   7321c:	add	r3, sp, #368	; 0x170
   73220:	add	r1, sp, #1648	; 0x670
   73224:	str	r3, [sp, #92]	; 0x5c
   73228:	add	r2, r2, #12
   7322c:	add	r3, sp, #1904	; 0x770
   73230:	add	lr, lr, #12
   73234:	str	r1, [sp, #84]	; 0x54
   73238:	str	r2, [sp, #44]	; 0x2c
   7323c:	str	r3, [sp, #88]	; 0x58
   73240:	str	lr, [sp, #36]	; 0x24
   73244:	add	r2, sp, #3856	; 0xf10
   73248:	and	lr, r8, #7
   7324c:	add	r3, r2, r8, asr #3
   73250:	add	r0, sp, #1120	; 0x460
   73254:	add	r1, sp, #1376	; 0x560
   73258:	add	r0, r0, #12
   7325c:	ldrb	fp, [r3, #-36]	; 0xffffffdc
   73260:	add	r1, r1, #12
   73264:	add	r3, sp, #620	; 0x26c
   73268:	add	r2, sp, #876	; 0x36c
   7326c:	asr	fp, fp, lr
   73270:	and	fp, fp, #1
   73274:	str	fp, [sp]
   73278:	bl	72ff0 <__read_chk@plt+0x6cb6c>
   7327c:	add	r0, sp, #2144	; 0x860
   73280:	add	r1, sp, #1120	; 0x460
   73284:	add	r0, r0, #12
   73288:	add	r1, r1, #12
   7328c:	ldr	r2, [sp, #68]	; 0x44
   73290:	bl	72d3c <__read_chk@plt+0x6c8b8>
   73294:	add	r1, sp, #1120	; 0x460
   73298:	ldr	r0, [sp, #28]
   7329c:	add	r1, r1, #12
   732a0:	ldr	r2, [sp, #68]	; 0x44
   732a4:	bl	72d8c <__read_chk@plt+0x6c908>
   732a8:	add	r0, sp, #2400	; 0x960
   732ac:	add	r1, sp, #1376	; 0x560
   732b0:	add	r0, r0, #12
   732b4:	add	r1, r1, #12
   732b8:	ldr	r2, [sp, #72]	; 0x48
   732bc:	bl	72d3c <__read_chk@plt+0x6c8b8>
   732c0:	add	r1, sp, #1376	; 0x560
   732c4:	ldr	r2, [sp, #72]	; 0x48
   732c8:	add	r1, r1, #12
   732cc:	ldr	r0, [sp, #76]	; 0x4c
   732d0:	bl	72d8c <__read_chk@plt+0x6c908>
   732d4:	add	r1, sp, #2144	; 0x860
   732d8:	mov	r0, r9
   732dc:	add	r1, r1, #12
   732e0:	bl	72eec <__read_chk@plt+0x6ca68>
   732e4:	mov	r0, sl
   732e8:	ldr	r1, [sp, #28]
   732ec:	bl	72eec <__read_chk@plt+0x6ca68>
   732f0:	add	r1, sp, #2400	; 0x960
   732f4:	mov	r0, r7
   732f8:	add	r1, r1, #12
   732fc:	ldr	r2, [sp, #28]
   73300:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73304:	add	r0, sp, #3040	; 0xbe0
   73308:	add	r2, sp, #2144	; 0x860
   7330c:	add	r0, r0, #12
   73310:	ldr	r1, [sp, #76]	; 0x4c
   73314:	add	r2, r2, #12
   73318:	bl	72e54 <__read_chk@plt+0x6c9d0>
   7331c:	add	r2, sp, #3040	; 0xbe0
   73320:	ldr	r0, [sp, #52]	; 0x34
   73324:	mov	r1, r7
   73328:	add	r2, r2, #12
   7332c:	bl	72d3c <__read_chk@plt+0x6c8b8>
   73330:	add	r0, sp, #3296	; 0xce0
   73334:	add	r2, sp, #3040	; 0xbe0
   73338:	add	r0, r0, #12
   7333c:	add	r2, r2, #12
   73340:	mov	r1, r7
   73344:	bl	72d8c <__read_chk@plt+0x6c908>
   73348:	add	r1, sp, #3296	; 0xce0
   7334c:	add	r0, sp, #108	; 0x6c
   73350:	add	r1, r1, #12
   73354:	bl	72eec <__read_chk@plt+0x6ca68>
   73358:	mov	r2, sl
   7335c:	mov	r0, r5
   73360:	mov	r1, r9
   73364:	bl	72d8c <__read_chk@plt+0x6c908>
   73368:	mov	r3, #0
   7336c:	mov	r2, r3
   73370:	ldr	r0, [r5, r3]
   73374:	movw	r1, #56129	; 0xdb41
   73378:	movt	r1, #1
   7337c:	mla	r2, r6, r0, r2
   73380:	uxtb	r0, r2
   73384:	str	r0, [r4, r3]
   73388:	add	r3, r3, #4
   7338c:	lsr	r2, r2, #8
   73390:	cmp	r3, #124	; 0x7c
   73394:	bne	73370 <__read_chk@plt+0x6ceec>
   73398:	ldr	lr, [sp, #360]	; 0x168
   7339c:	add	r0, sp, #488	; 0x1e8
   733a0:	mov	r3, r4
   733a4:	mla	r2, r1, lr, r2
   733a8:	and	r1, r2, #127	; 0x7f
   733ac:	str	r1, [sp, #488]	; 0x1e8
   733b0:	lsr	r2, r2, #7
   733b4:	add	lr, r2, r2, lsl #3
   733b8:	add	lr, r2, lr, lsl #1
   733bc:	ldr	r2, [r3]
   733c0:	add	lr, lr, r2
   733c4:	uxtb	r2, lr
   733c8:	str	r2, [r3], #4
   733cc:	cmp	r3, r0
   733d0:	lsr	lr, lr, #8
   733d4:	bne	733bc <__read_chk@plt+0x6cf38>
   733d8:	ldr	r3, [sp, #488]	; 0x1e8
   733dc:	add	r0, sp, #492	; 0x1ec
   733e0:	mov	r1, r4
   733e4:	mov	r2, r9
   733e8:	add	lr, r3, lr
   733ec:	str	lr, [sp, #488]	; 0x1e8
   733f0:	bl	72d3c <__read_chk@plt+0x6c8b8>
   733f4:	add	r0, sp, #1632	; 0x660
   733f8:	add	r0, r0, #12
   733fc:	mov	r1, r9
   73400:	mov	r2, sl
   73404:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73408:	add	lr, sp, #1648	; 0x670
   7340c:	add	r0, lr, #124	; 0x7c
   73410:	add	r2, sp, #492	; 0x1ec
   73414:	mov	r1, r5
   73418:	bl	72e54 <__read_chk@plt+0x6c9d0>
   7341c:	add	r0, sp, #1888	; 0x760
   73420:	add	r0, r0, #12
   73424:	ldr	r1, [sp, #52]	; 0x34
   73428:	bl	72eec <__read_chk@plt+0x6ca68>
   7342c:	add	r1, sp, #1904	; 0x770
   73430:	add	r2, sp, #3424	; 0xd60
   73434:	add	r0, r1, #124	; 0x7c
   73438:	add	r2, r2, #12
   7343c:	add	r1, sp, #108	; 0x6c
   73440:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73444:	add	r2, sp, #1632	; 0x660
   73448:	add	r3, sp, #1888	; 0x760
   7344c:	add	r0, sp, #876	; 0x36c
   73450:	add	r1, sp, #620	; 0x26c
   73454:	add	r2, r2, #12
   73458:	add	r3, r3, #12
   7345c:	str	fp, [sp]
   73460:	bl	72ff0 <__read_chk@plt+0x6cb6c>
   73464:	mov	r0, r8
   73468:	mvn	r1, #0
   7346c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   73470:	cmn	r0, #1
   73474:	mov	r8, r0
   73478:	bne	73244 <__read_chk@plt+0x6cdc0>
   7347c:	add	r1, sp, #3424	; 0xd60
   73480:	ldr	r8, [sp, #52]	; 0x34
   73484:	add	r1, r1, #12
   73488:	add	r0, sp, #876	; 0x36c
   7348c:	mov	r3, #0
   73490:	ldr	r2, [r0, r3]
   73494:	str	r2, [r1, r3]
   73498:	add	r3, r3, #4
   7349c:	cmp	r3, #256	; 0x100
   734a0:	bne	73490 <__read_chk@plt+0x6d00c>
   734a4:	add	r5, sp, #3552	; 0xde0
   734a8:	add	r0, sp, #876	; 0x36c
   734ac:	add	r5, r5, #12
   734b0:	mov	r4, #4
   734b4:	mov	r1, r5
   734b8:	bl	72eec <__read_chk@plt+0x6ca68>
   734bc:	mov	r0, r8
   734c0:	add	r1, sp, #876	; 0x36c
   734c4:	bl	72eec <__read_chk@plt+0x6ca68>
   734c8:	mov	r0, r7
   734cc:	mov	r1, r8
   734d0:	bl	72eec <__read_chk@plt+0x6ca68>
   734d4:	add	r0, sp, #1120	; 0x460
   734d8:	add	r0, r0, #12
   734dc:	mov	r1, r7
   734e0:	mov	r2, r5
   734e4:	bl	72e54 <__read_chk@plt+0x6c9d0>
   734e8:	add	r0, sp, #1376	; 0x560
   734ec:	add	r1, sp, #1120	; 0x460
   734f0:	add	r2, sp, #876	; 0x36c
   734f4:	add	r0, r0, #12
   734f8:	add	r1, r1, #12
   734fc:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73500:	add	r1, sp, #1376	; 0x560
   73504:	mov	r0, r7
   73508:	add	r1, r1, #12
   7350c:	bl	72eec <__read_chk@plt+0x6ca68>
   73510:	add	r0, sp, #1632	; 0x660
   73514:	add	r2, sp, #1120	; 0x460
   73518:	add	r0, r0, #12
   7351c:	add	r2, r2, #12
   73520:	mov	r1, r7
   73524:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73528:	add	r1, sp, #1632	; 0x660
   7352c:	mov	r0, r7
   73530:	add	r1, r1, #12
   73534:	bl	72eec <__read_chk@plt+0x6ca68>
   73538:	mov	r0, r8
   7353c:	mov	r1, r7
   73540:	bl	72eec <__read_chk@plt+0x6ca68>
   73544:	mov	r0, r7
   73548:	mov	r1, r8
   7354c:	bl	72eec <__read_chk@plt+0x6ca68>
   73550:	mov	r0, r8
   73554:	mov	r1, r7
   73558:	bl	72eec <__read_chk@plt+0x6ca68>
   7355c:	mov	r0, r7
   73560:	mov	r1, r8
   73564:	bl	72eec <__read_chk@plt+0x6ca68>
   73568:	add	r0, sp, #1888	; 0x760
   7356c:	add	r2, sp, #1632	; 0x660
   73570:	add	r0, r0, #12
   73574:	mov	r1, r7
   73578:	add	r2, r2, #12
   7357c:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73580:	add	r1, sp, #1888	; 0x760
   73584:	mov	r0, r7
   73588:	add	r1, r1, #12
   7358c:	bl	72eec <__read_chk@plt+0x6ca68>
   73590:	mov	r0, r8
   73594:	mov	r1, r7
   73598:	bl	72eec <__read_chk@plt+0x6ca68>
   7359c:	mov	r0, r7
   735a0:	mov	r1, r8
   735a4:	bl	72eec <__read_chk@plt+0x6ca68>
   735a8:	mov	r0, r8
   735ac:	mov	r1, r7
   735b0:	bl	72eec <__read_chk@plt+0x6ca68>
   735b4:	subs	r4, r4, #1
   735b8:	bne	7359c <__read_chk@plt+0x6d118>
   735bc:	add	r0, sp, #2144	; 0x860
   735c0:	add	r2, sp, #1888	; 0x760
   735c4:	add	r0, r0, #12
   735c8:	mov	r1, r8
   735cc:	add	r2, r2, #12
   735d0:	mov	r4, #9
   735d4:	bl	72e54 <__read_chk@plt+0x6c9d0>
   735d8:	add	r1, sp, #2144	; 0x860
   735dc:	mov	r0, r7
   735e0:	add	r1, r1, #12
   735e4:	bl	72eec <__read_chk@plt+0x6ca68>
   735e8:	mov	r0, r8
   735ec:	mov	r1, r7
   735f0:	bl	72eec <__read_chk@plt+0x6ca68>
   735f4:	mov	r0, r7
   735f8:	mov	r1, r8
   735fc:	bl	72eec <__read_chk@plt+0x6ca68>
   73600:	mov	r0, r8
   73604:	mov	r1, r7
   73608:	bl	72eec <__read_chk@plt+0x6ca68>
   7360c:	subs	r4, r4, #1
   73610:	bne	735f4 <__read_chk@plt+0x6d170>
   73614:	add	r2, sp, #2144	; 0x860
   73618:	mov	r0, r7
   7361c:	add	r2, r2, #12
   73620:	mov	r1, r8
   73624:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73628:	mov	r0, r8
   7362c:	mov	r1, r7
   73630:	mov	r4, #4
   73634:	bl	72eec <__read_chk@plt+0x6ca68>
   73638:	mov	r0, r7
   7363c:	mov	r1, r8
   73640:	bl	72eec <__read_chk@plt+0x6ca68>
   73644:	mov	r0, r8
   73648:	mov	r1, r7
   7364c:	bl	72eec <__read_chk@plt+0x6ca68>
   73650:	mov	r0, r7
   73654:	mov	r1, r8
   73658:	bl	72eec <__read_chk@plt+0x6ca68>
   7365c:	subs	r4, r4, #1
   73660:	bne	73644 <__read_chk@plt+0x6d1c0>
   73664:	add	r2, sp, #1888	; 0x760
   73668:	add	r0, sp, #2400	; 0x960
   7366c:	add	r2, r2, #12
   73670:	add	r0, r0, #12
   73674:	mov	r1, r7
   73678:	mov	r4, #24
   7367c:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73680:	add	r1, sp, #2400	; 0x960
   73684:	mov	r0, r7
   73688:	add	r1, r1, #12
   7368c:	bl	72eec <__read_chk@plt+0x6ca68>
   73690:	mov	r0, r8
   73694:	mov	r1, r7
   73698:	bl	72eec <__read_chk@plt+0x6ca68>
   7369c:	mov	r0, r7
   736a0:	mov	r1, r8
   736a4:	bl	72eec <__read_chk@plt+0x6ca68>
   736a8:	mov	r0, r8
   736ac:	mov	r1, r7
   736b0:	bl	72eec <__read_chk@plt+0x6ca68>
   736b4:	subs	r4, r4, #1
   736b8:	bne	7369c <__read_chk@plt+0x6d218>
   736bc:	add	r2, sp, #2400	; 0x960
   736c0:	mov	r0, r9
   736c4:	mov	r1, r8
   736c8:	add	r2, r2, #12
   736cc:	bl	72e54 <__read_chk@plt+0x6c9d0>
   736d0:	mov	r0, r8
   736d4:	mov	r1, r9
   736d8:	mov	r4, #49	; 0x31
   736dc:	bl	72eec <__read_chk@plt+0x6ca68>
   736e0:	mov	r0, r7
   736e4:	mov	r1, r8
   736e8:	bl	72eec <__read_chk@plt+0x6ca68>
   736ec:	mov	r0, r8
   736f0:	mov	r1, r7
   736f4:	bl	72eec <__read_chk@plt+0x6ca68>
   736f8:	mov	r0, r7
   736fc:	mov	r1, r8
   73700:	bl	72eec <__read_chk@plt+0x6ca68>
   73704:	subs	r4, r4, #1
   73708:	bne	736ec <__read_chk@plt+0x6d268>
   7370c:	mov	r2, r9
   73710:	mov	r0, r8
   73714:	mov	r1, r7
   73718:	mov	r4, #24
   7371c:	bl	72e54 <__read_chk@plt+0x6c9d0>
   73720:	mov	r0, r7
   73724:	mov	r1, r8
   73728:	bl	72eec <__read_chk@plt+0x6ca68>
   7372c:	mov	r0, r8
   73730:	mov	r1, r7
   73734:	bl	72eec <__read_chk@plt+0x6ca68>
   73738:	mov	r0, r7
   7373c:	mov	r1, r8
   73740:	bl	72eec <__read_chk@plt+0x6ca68>
   73744:	mov	r0, r8
   73748:	mov	r1, r7
   7374c:	bl	72eec <__read_chk@plt+0x6ca68>
   73750:	subs	r4, r4, #1
   73754:	bne	73738 <__read_chk@plt+0x6d2b4>
   73758:	add	r2, sp, #2400	; 0x960
   7375c:	mov	r0, r7
   73760:	add	r2, r2, #12
   73764:	mov	r1, r8
   73768:	bl	72e54 <__read_chk@plt+0x6c9d0>
   7376c:	mov	r0, r8
   73770:	mov	r1, r7
   73774:	add	r4, sp, #3680	; 0xe60
   73778:	bl	72eec <__read_chk@plt+0x6ca68>
   7377c:	mov	r0, r7
   73780:	mov	r1, r8
   73784:	add	r4, r4, #12
   73788:	bl	72eec <__read_chk@plt+0x6ca68>
   7378c:	mov	r0, r8
   73790:	mov	r1, r7
   73794:	add	r6, sp, #3808	; 0xee0
   73798:	bl	72eec <__read_chk@plt+0x6ca68>
   7379c:	mov	r0, r7
   737a0:	mov	r1, r8
   737a4:	add	r6, r6, #8
   737a8:	bl	72eec <__read_chk@plt+0x6ca68>
   737ac:	mov	r0, r8
   737b0:	mov	r1, r7
   737b4:	add	r7, sp, #3680	; 0xe60
   737b8:	bl	72eec <__read_chk@plt+0x6ca68>
   737bc:	add	r2, sp, #1376	; 0x560
   737c0:	mov	r1, r8
   737c4:	mov	r0, r5
   737c8:	add	r2, r2, #12
   737cc:	add	r8, sp, #3168	; 0xc60
   737d0:	bl	72e54 <__read_chk@plt+0x6c9d0>
   737d4:	add	r7, r7, #8
   737d8:	add	r8, r8, #8
   737dc:	add	r1, sp, #3424	; 0xd60
   737e0:	mov	r2, r5
   737e4:	add	r1, r1, #12
   737e8:	mov	r0, r4
   737ec:	bl	72e54 <__read_chk@plt+0x6c9d0>
   737f0:	mov	r3, r7
   737f4:	mov	r2, r8
   737f8:	ldr	r1, [r3, #4]!
   737fc:	cmp	r3, r6
   73800:	str	r1, [r2, #4]!
   73804:	bne	737f8 <__read_chk@plt+0x6d374>
   73808:	ldr	r2, [pc, #140]	; 7389c <__read_chk@plt+0x6d418>
   7380c:	mov	r0, r4
   73810:	mov	r1, r4
   73814:	add	r2, pc, r2
   73818:	bl	72d3c <__read_chk@plt+0x6c8b8>
   7381c:	ldr	ip, [sp, #3816]	; 0xee8
   73820:	add	r0, sp, #3296	; 0xce0
   73824:	mov	r2, r8
   73828:	add	r0, r0, #8
   7382c:	sbfx	ip, ip, #7, #1
   73830:	ldr	r3, [r4]
   73834:	ldr	r1, [r2, #4]!
   73838:	eor	r1, r3, r1
   7383c:	cmp	r2, r0
   73840:	and	r1, r1, ip
   73844:	eor	r3, r1, r3
   73848:	str	r3, [r4], #4
   7384c:	bne	73830 <__read_chk@plt+0x6d3ac>
   73850:	ldr	r3, [sp, #100]	; 0x64
   73854:	sub	r2, r3, #1
   73858:	mov	r3, r7
   7385c:	ldr	r1, [r3, #4]!
   73860:	cmp	r3, r6
   73864:	strb	r1, [r2, #1]!
   73868:	bne	7385c <__read_chk@plt+0x6d3d8>
   7386c:	ldr	r1, [sp, #96]	; 0x60
   73870:	mov	r0, #0
   73874:	ldr	r2, [sp, #3852]	; 0xf0c
   73878:	ldr	r3, [r1]
   7387c:	cmp	r2, r3
   73880:	bne	73890 <__read_chk@plt+0x6d40c>
   73884:	add	sp, sp, #3856	; 0xf10
   73888:	add	sp, sp, #4
   7388c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73890:	bl	5d64 <__stack_chk_fail@plt>
   73894:	andeq	sp, r4, ip, lsr #17
   73898:	andeq	r0, r0, r8, asr #11
   7389c:	andeq	r7, r3, ip, asr ip
   738a0:	ldr	r2, [pc, #1796]	; 73fac <__read_chk@plt+0x6db28>
   738a4:	mov	r0, #1024	; 0x400
   738a8:	ldr	r1, [pc, #1792]	; 73fb0 <__read_chk@plt+0x6db2c>
   738ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   738b0:	add	r2, pc, r2
   738b4:	sub	sp, sp, #204	; 0xcc
   738b8:	ldr	r3, [pc, #1780]	; 73fb4 <__read_chk@plt+0x6db30>
   738bc:	str	r0, [sp, #56]	; 0x38
   738c0:	add	r3, pc, r3
   738c4:	ldr	r1, [r2, r1]
   738c8:	ldr	r2, [r3, #1024]	; 0x400
   738cc:	ldr	r6, [r3, #1028]	; 0x404
   738d0:	str	r1, [sp, #124]	; 0x7c
   738d4:	ldr	r4, [sp, #124]	; 0x7c
   738d8:	ldr	r1, [r3, #1072]	; 0x430
   738dc:	str	r2, [sp, #64]	; 0x40
   738e0:	ldr	r2, [r4]
   738e4:	ldr	r7, [r3, #1032]	; 0x408
   738e8:	ldr	r8, [r3, #1036]	; 0x40c
   738ec:	ldr	r9, [r3, #1040]	; 0x410
   738f0:	ldr	sl, [r3, #1044]	; 0x414
   738f4:	ldr	fp, [r3, #1048]	; 0x418
   738f8:	ldr	ip, [r3, #1052]	; 0x41c
   738fc:	ldr	r0, [r3, #1056]	; 0x420
   73900:	str	r1, [sp, #120]	; 0x78
   73904:	str	r1, [sp, #52]	; 0x34
   73908:	str	r2, [sp, #196]	; 0xc4
   7390c:	ldr	r1, [r3, #1060]	; 0x424
   73910:	ldr	r2, [r3, #1064]	; 0x428
   73914:	ldr	r4, [r3, #1068]	; 0x42c
   73918:	str	r3, [sp, #44]	; 0x2c
   7391c:	str	r6, [sp, #68]	; 0x44
   73920:	str	r7, [sp, #72]	; 0x48
   73924:	str	r8, [sp, #76]	; 0x4c
   73928:	str	r9, [sp, #80]	; 0x50
   7392c:	str	sl, [sp, #84]	; 0x54
   73930:	str	fp, [sp, #88]	; 0x58
   73934:	str	ip, [sp, #92]	; 0x5c
   73938:	str	r0, [sp, #96]	; 0x60
   7393c:	str	r1, [sp, #100]	; 0x64
   73940:	str	r2, [sp, #104]	; 0x68
   73944:	str	r4, [sp, #108]	; 0x6c
   73948:	ldr	r6, [r3, #1076]	; 0x434
   7394c:	ldr	r7, [r3, #1080]	; 0x438
   73950:	ldr	r3, [r3, #1084]	; 0x43c
   73954:	str	r6, [sp, #60]	; 0x3c
   73958:	str	r7, [sp, #112]	; 0x70
   7395c:	str	r3, [sp, #116]	; 0x74
   73960:	ldr	r9, [sp, #116]	; 0x74
   73964:	mov	r4, #10
   73968:	ldr	sl, [sp, #92]	; 0x5c
   7396c:	ldr	fp, [sp, #88]	; 0x58
   73970:	ldr	ip, [sp, #84]	; 0x54
   73974:	ldr	r2, [sp, #108]	; 0x6c
   73978:	ldr	r1, [sp, #104]	; 0x68
   7397c:	ldr	r0, [sp, #100]	; 0x64
   73980:	str	r9, [sp, #12]
   73984:	str	sl, [sp, #28]
   73988:	str	fp, [sp, #24]
   7398c:	str	ip, [sp, #20]
   73990:	ldr	r8, [sp, #76]	; 0x4c
   73994:	str	r4, [sp, #48]	; 0x30
   73998:	str	r1, [sp, #32]
   7399c:	str	r2, [sp]
   739a0:	str	r0, [sp, #16]
   739a4:	ldr	r5, [sp, #112]	; 0x70
   739a8:	ldr	r9, [sp, #72]	; 0x48
   739ac:	ldr	r6, [sp, #60]	; 0x3c
   739b0:	ldr	sl, [sp, #68]	; 0x44
   739b4:	ldr	ip, [sp, #96]	; 0x60
   739b8:	ldr	r7, [sp, #52]	; 0x34
   739bc:	ldr	r3, [sp, #80]	; 0x50
   739c0:	ldr	fp, [sp, #64]	; 0x40
   739c4:	ldr	r4, [sp, #12]
   739c8:	ldr	r1, [sp, #24]
   739cc:	ldr	r2, [sp, #28]
   739d0:	ldr	r0, [sp, #20]
   739d4:	str	r8, [sp, #36]	; 0x24
   739d8:	add	fp, fp, r3
   739dc:	add	sl, sl, r0
   739e0:	eor	r7, r7, fp
   739e4:	add	r9, r9, r1
   739e8:	ldr	r8, [sp, #36]	; 0x24
   739ec:	eor	r6, r6, sl
   739f0:	ror	r7, r7, #16
   739f4:	str	r9, [sp, #24]
   739f8:	eor	r5, r5, r9
   739fc:	add	r9, ip, r7
   73a00:	ldr	ip, [sp, #16]
   73a04:	add	r8, r8, r2
   73a08:	ror	r6, r6, #16
   73a0c:	str	r8, [sp, #28]
   73a10:	eor	r4, r4, r8
   73a14:	add	r8, ip, r6
   73a18:	ldr	ip, [sp, #32]
   73a1c:	ror	r5, r5, #16
   73a20:	ror	r4, r4, #16
   73a24:	eor	r3, r9, r3
   73a28:	add	ip, ip, r5
   73a2c:	str	ip, [sp, #40]	; 0x28
   73a30:	ldr	ip, [sp]
   73a34:	eor	r0, r8, r0
   73a38:	ror	r3, r3, #20
   73a3c:	str	r3, [sp, #12]
   73a40:	add	ip, ip, r4
   73a44:	str	ip, [sp, #8]
   73a48:	ldr	ip, [sp, #40]	; 0x28
   73a4c:	ror	r0, r0, #20
   73a50:	add	fp, r3, fp
   73a54:	add	sl, r0, sl
   73a58:	eor	r1, ip, r1
   73a5c:	ldr	ip, [sp, #8]
   73a60:	str	sl, [sp, #20]
   73a64:	eor	r7, fp, r7
   73a68:	eor	r2, ip, r2
   73a6c:	ldr	sl, [sp, #28]
   73a70:	ldr	r3, [sp, #24]
   73a74:	ror	r1, r1, #20
   73a78:	str	fp, [sp, #4]
   73a7c:	ror	r2, r2, #20
   73a80:	ldr	fp, [sp, #20]
   73a84:	add	r3, r1, r3
   73a88:	add	ip, r2, sl
   73a8c:	eor	r5, r3, r5
   73a90:	eor	r6, fp, r6
   73a94:	eor	r4, ip, r4
   73a98:	str	r3, [sp, #24]
   73a9c:	ror	r7, r7, #24
   73aa0:	ldr	r3, [sp, #40]	; 0x28
   73aa4:	add	r9, r7, r9
   73aa8:	ldr	fp, [sp, #8]
   73aac:	ror	r6, r6, #24
   73ab0:	str	r9, [sp, #32]
   73ab4:	ror	r5, r5, #24
   73ab8:	ror	r4, r4, #24
   73abc:	add	sl, r6, r8
   73ac0:	add	r9, r5, r3
   73ac4:	add	r8, r4, fp
   73ac8:	ldr	r3, [sp, #32]
   73acc:	eor	r0, sl, r0
   73ad0:	ldr	fp, [sp, #12]
   73ad4:	eor	r1, r9, r1
   73ad8:	ror	r0, r0, #25
   73adc:	eor	r2, r8, r2
   73ae0:	eor	r3, r3, fp
   73ae4:	ldr	fp, [sp, #4]
   73ae8:	ror	r1, r1, #25
   73aec:	ror	r2, r2, #25
   73af0:	add	fp, r0, fp
   73af4:	str	fp, [sp, #12]
   73af8:	ldr	fp, [sp, #20]
   73afc:	ror	r3, r3, #25
   73b00:	add	ip, r3, ip
   73b04:	add	fp, r1, fp
   73b08:	str	fp, [sp, #16]
   73b0c:	ldr	fp, [sp, #24]
   73b10:	eor	r5, ip, r5
   73b14:	add	fp, r2, fp
   73b18:	str	fp, [sp, #40]	; 0x28
   73b1c:	ldr	fp, [sp, #16]
   73b20:	ror	r5, r5, #16
   73b24:	add	sl, r5, sl
   73b28:	str	sl, [sp, #28]
   73b2c:	eor	r7, fp, r7
   73b30:	ldr	fp, [sp, #12]
   73b34:	eor	r3, sl, r3
   73b38:	eor	r4, fp, r4
   73b3c:	ldr	fp, [sp, #40]	; 0x28
   73b40:	ror	r3, r3, #20
   73b44:	ror	r7, r7, #16
   73b48:	eor	r6, fp, r6
   73b4c:	ror	r4, r4, #16
   73b50:	add	r9, r4, r9
   73b54:	str	r9, [sp, #20]
   73b58:	ldr	r9, [sp, #32]
   73b5c:	ror	r6, r6, #16
   73b60:	add	r8, r7, r8
   73b64:	add	ip, r3, ip
   73b68:	add	r9, r6, r9
   73b6c:	str	r9, [sp, #24]
   73b70:	ldr	sl, [sp, #20]
   73b74:	eor	r2, r9, r2
   73b78:	str	ip, [sp, #36]	; 0x24
   73b7c:	eor	r1, r8, r1
   73b80:	eor	r0, sl, r0
   73b84:	ldr	ip, [sp, #12]
   73b88:	ror	r2, r2, #20
   73b8c:	str	r2, [sp, #4]
   73b90:	ror	r0, r0, #20
   73b94:	ldr	r2, [sp, #16]
   73b98:	add	fp, r0, ip
   73b9c:	str	r3, [sp, #8]
   73ba0:	ldr	ip, [sp, #40]	; 0x28
   73ba4:	ror	r1, r1, #20
   73ba8:	ldr	r3, [sp, #4]
   73bac:	add	sl, r1, r2
   73bb0:	ldr	r2, [sp, #36]	; 0x24
   73bb4:	eor	r4, fp, r4
   73bb8:	add	r9, r3, ip
   73bbc:	ldr	ip, [sp, #20]
   73bc0:	eor	r6, r9, r6
   73bc4:	eor	r5, r2, r5
   73bc8:	ldr	r2, [sp, #24]
   73bcc:	eor	r7, sl, r7
   73bd0:	ror	r4, r4, #24
   73bd4:	ror	r6, r6, #24
   73bd8:	ldr	r3, [sp, #28]
   73bdc:	add	ip, r4, ip
   73be0:	ror	r5, r5, #24
   73be4:	str	ip, [sp, #32]
   73be8:	add	ip, r6, r2
   73bec:	ldr	r2, [sp, #8]
   73bf0:	add	r3, r5, r3
   73bf4:	ror	r7, r7, #24
   73bf8:	add	r8, r7, r8
   73bfc:	str	r3, [sp, #16]
   73c00:	str	r8, [sp]
   73c04:	eor	r8, r3, r2
   73c08:	ldr	r3, [sp, #32]
   73c0c:	ldr	r2, [sp]
   73c10:	eor	r0, r3, r0
   73c14:	ldr	r3, [sp, #4]
   73c18:	eor	r1, r2, r1
   73c1c:	ldr	r2, [sp, #48]	; 0x30
   73c20:	eor	r3, ip, r3
   73c24:	str	r3, [sp, #24]
   73c28:	ror	r3, r8, #25
   73c2c:	ldr	r8, [sp, #24]
   73c30:	subs	r2, r2, #1
   73c34:	ror	r0, r0, #25
   73c38:	str	r2, [sp, #48]	; 0x30
   73c3c:	ror	r1, r1, #25
   73c40:	ror	r2, r8, #25
   73c44:	bne	739d8 <__read_chk@plt+0x6d554>
   73c48:	str	r4, [sp, #12]
   73c4c:	ldr	r4, [sp, #52]	; 0x34
   73c50:	ldr	r8, [sp, #36]	; 0x24
   73c54:	add	r7, r7, r4
   73c58:	str	r7, [sp, #40]	; 0x28
   73c5c:	ldr	r7, [sp, #64]	; 0x40
   73c60:	adds	r4, r4, #1
   73c64:	str	r4, [sp, #52]	; 0x34
   73c68:	add	fp, fp, r7
   73c6c:	ldr	r4, [sp, #68]	; 0x44
   73c70:	ldr	r7, [sp, #72]	; 0x48
   73c74:	add	sl, sl, r4
   73c78:	ldr	r4, [sp, #76]	; 0x4c
   73c7c:	add	r9, r9, r7
   73c80:	ldr	r7, [sp, #80]	; 0x50
   73c84:	str	r0, [sp, #20]
   73c88:	add	r8, r8, r4
   73c8c:	add	r3, r3, r7
   73c90:	ldr	r4, [sp, #20]
   73c94:	ldr	r7, [sp, #84]	; 0x54
   73c98:	str	r1, [sp, #24]
   73c9c:	add	r4, r4, r7
   73ca0:	ldr	r1, [sp, #32]
   73ca4:	ldr	r7, [sp, #88]	; 0x58
   73ca8:	str	r4, [sp, #32]
   73cac:	ldr	r4, [sp, #24]
   73cb0:	str	r2, [sp, #28]
   73cb4:	add	r4, r4, r7
   73cb8:	ldr	r7, [sp, #92]	; 0x5c
   73cbc:	str	r4, [sp, #36]	; 0x24
   73cc0:	ldr	r4, [sp, #28]
   73cc4:	ldr	r0, [sp, #16]
   73cc8:	add	r4, r4, r7
   73ccc:	str	r4, [sp, #16]
   73cd0:	ldr	r4, [sp, #96]	; 0x60
   73cd4:	ldr	r2, [sp]
   73cd8:	add	ip, ip, r4
   73cdc:	ldr	r4, [sp, #100]	; 0x64
   73ce0:	add	r7, r0, r4
   73ce4:	ldr	r0, [sp, #104]	; 0x68
   73ce8:	ldr	r4, [sp, #112]	; 0x70
   73cec:	add	r1, r1, r0
   73cf0:	str	r1, [sp, #48]	; 0x30
   73cf4:	ldr	r1, [sp, #108]	; 0x6c
   73cf8:	ldr	r0, [sp, #12]
   73cfc:	add	r2, r2, r1
   73d00:	str	r2, [sp, #20]
   73d04:	ldr	r2, [sp, #60]	; 0x3c
   73d08:	ldr	r1, [sp, #116]	; 0x74
   73d0c:	add	r6, r6, r2
   73d10:	addeq	r2, r2, #1
   73d14:	add	r0, r0, r1
   73d18:	str	r6, [sp, #24]
   73d1c:	str	r0, [sp, #28]
   73d20:	add	r6, r5, r4
   73d24:	streq	r2, [sp, #60]	; 0x3c
   73d28:	lsr	r5, fp, #8
   73d2c:	ldr	r2, [sp, #56]	; 0x38
   73d30:	ldr	r0, [sp, #44]	; 0x2c
   73d34:	ldr	r4, [sp, #44]	; 0x2c
   73d38:	cmp	r2, #64	; 0x40
   73d3c:	ldr	r1, [sp, #32]
   73d40:	ldr	r2, [sp, #36]	; 0x24
   73d44:	strb	fp, [r4]
   73d48:	strb	sl, [r4, #4]
   73d4c:	strb	r9, [r4, #8]
   73d50:	lsr	r4, fp, #16
   73d54:	strb	r1, [r0, #20]
   73d58:	lsr	fp, fp, #24
   73d5c:	strb	r2, [r0, #24]
   73d60:	ldr	r1, [sp, #16]
   73d64:	ldr	r2, [sp, #32]
   73d68:	strb	r8, [r0, #12]
   73d6c:	strb	r3, [r0, #16]
   73d70:	strb	r1, [r0, #28]
   73d74:	strb	ip, [r0, #32]
   73d78:	strb	r5, [r0, #1]
   73d7c:	lsr	r5, sl, #8
   73d80:	strb	r4, [r0, #2]
   73d84:	lsr	r4, sl, #16
   73d88:	strb	fp, [r0, #3]
   73d8c:	lsr	sl, sl, #24
   73d90:	strb	r5, [r0, #5]
   73d94:	lsr	r5, r9, #8
   73d98:	strb	r4, [r0, #6]
   73d9c:	lsr	r4, r9, #16
   73da0:	strb	sl, [r0, #7]
   73da4:	lsr	r9, r9, #24
   73da8:	strb	r5, [r0, #9]
   73dac:	lsr	r5, r8, #8
   73db0:	strb	r4, [r0, #10]
   73db4:	lsr	r4, r8, #16
   73db8:	strb	r9, [r0, #11]
   73dbc:	lsr	r8, r8, #24
   73dc0:	strb	r5, [r0, #13]
   73dc4:	lsr	r5, r3, #8
   73dc8:	strb	r4, [r0, #14]
   73dcc:	lsr	r4, r3, #16
   73dd0:	strb	r8, [r0, #15]
   73dd4:	lsr	r3, r3, #24
   73dd8:	ldr	r8, [sp, #36]	; 0x24
   73ddc:	strb	r5, [r0, #17]
   73de0:	lsr	r5, r2, #8
   73de4:	strb	r4, [r0, #18]
   73de8:	lsr	r4, r2, #16
   73dec:	strb	r3, [r0, #19]
   73df0:	lsr	r1, r8, #24
   73df4:	strb	r5, [r0, #21]
   73df8:	lsr	r3, r8, #8
   73dfc:	strb	r4, [r0, #22]
   73e00:	lsr	r2, r2, #24
   73e04:	ldr	sl, [sp, #44]	; 0x2c
   73e08:	lsr	r4, r8, #16
   73e0c:	ldr	r9, [sp, #16]
   73e10:	lsr	r5, r7, #8
   73e14:	strb	r2, [r0, #23]
   73e18:	strb	r3, [r0, #25]
   73e1c:	strb	r4, [r0, #26]
   73e20:	lsr	r3, r9, #8
   73e24:	strb	r1, [r0, #27]
   73e28:	lsr	r0, r9, #24
   73e2c:	ldr	fp, [sp, #48]	; 0x30
   73e30:	lsr	r2, r9, #16
   73e34:	strb	r0, [sl, #31]
   73e38:	lsr	r9, ip, #16
   73e3c:	ldr	r0, [sp, #20]
   73e40:	lsr	r4, r7, #16
   73e44:	ldr	r1, [sp, #40]	; 0x28
   73e48:	lsr	r8, fp, #24
   73e4c:	strb	fp, [sl, #40]	; 0x28
   73e50:	strb	r0, [sl, #44]	; 0x2c
   73e54:	lsr	r0, fp, #8
   73e58:	strb	r1, [sl, #48]	; 0x30
   73e5c:	lsr	r1, fp, #16
   73e60:	ldr	fp, [sp, #28]
   73e64:	strb	r3, [sl, #29]
   73e68:	lsr	r3, ip, #8
   73e6c:	strb	r2, [sl, #30]
   73e70:	lsr	ip, ip, #24
   73e74:	strb	r3, [sl, #33]	; 0x21
   73e78:	ldr	r2, [sp, #24]
   73e7c:	ldr	r3, [sp, #20]
   73e80:	strb	fp, [sl, #60]	; 0x3c
   73e84:	ldr	fp, [sp, #44]	; 0x2c
   73e88:	strb	r7, [sl, #36]	; 0x24
   73e8c:	lsr	r7, r7, #24
   73e90:	strb	r2, [sl, #52]	; 0x34
   73e94:	lsr	r2, r3, #8
   73e98:	strb	r6, [sl, #56]	; 0x38
   73e9c:	mov	sl, r3
   73ea0:	strb	r9, [fp, #34]	; 0x22
   73ea4:	lsr	r9, sl, #24
   73ea8:	ldr	sl, [sp, #40]	; 0x28
   73eac:	lsr	r3, r3, #16
   73eb0:	strb	ip, [fp, #35]	; 0x23
   73eb4:	strb	r5, [fp, #37]	; 0x25
   73eb8:	strb	r4, [fp, #38]	; 0x26
   73ebc:	lsr	ip, sl, #8
   73ec0:	strb	r7, [fp, #39]	; 0x27
   73ec4:	lsr	r5, sl, #16
   73ec8:	ldr	fp, [sp, #24]
   73ecc:	lsr	r4, sl, #24
   73ed0:	ldr	sl, [sp, #44]	; 0x2c
   73ed4:	lsr	r7, fp, #8
   73ed8:	strb	r0, [sl, #41]	; 0x29
   73edc:	lsr	r0, fp, #16
   73ee0:	strb	r1, [sl, #42]	; 0x2a
   73ee4:	lsr	r1, fp, #24
   73ee8:	ldr	fp, [sp, #28]
   73eec:	strb	r8, [sl, #43]	; 0x2b
   73ef0:	lsr	r8, r6, #8
   73ef4:	strb	r2, [sl, #45]	; 0x2d
   73ef8:	lsr	r2, r6, #16
   73efc:	strb	r3, [sl, #46]	; 0x2e
   73f00:	lsr	r3, r6, #24
   73f04:	strb	ip, [sl, #49]	; 0x31
   73f08:	lsr	r6, fp, #8
   73f0c:	lsr	ip, fp, #16
   73f10:	strb	r5, [sl, #50]	; 0x32
   73f14:	strb	r9, [sl, #47]	; 0x2f
   73f18:	lsr	r5, fp, #24
   73f1c:	strb	r4, [sl, #51]	; 0x33
   73f20:	strb	r7, [sl, #53]	; 0x35
   73f24:	strb	r0, [sl, #54]	; 0x36
   73f28:	strb	r1, [sl, #55]	; 0x37
   73f2c:	strb	r8, [sl, #57]	; 0x39
   73f30:	strb	r2, [sl, #58]	; 0x3a
   73f34:	strb	r3, [sl, #59]	; 0x3b
   73f38:	strb	r6, [sl, #61]	; 0x3d
   73f3c:	strb	ip, [sl, #62]	; 0x3e
   73f40:	strb	r5, [sl, #63]	; 0x3f
   73f44:	beq	73f70 <__read_chk@plt+0x6daec>
   73f48:	ldr	r6, [sp, #56]	; 0x38
   73f4c:	ldr	r7, [sp, #44]	; 0x2c
   73f50:	sub	r6, r6, #64	; 0x40
   73f54:	str	r6, [sp, #56]	; 0x38
   73f58:	cmp	r6, #63	; 0x3f
   73f5c:	add	r7, r7, #64	; 0x40
   73f60:	addls	r8, sp, #132	; 0x84
   73f64:	str	r7, [sp, #44]	; 0x2c
   73f68:	strls	r8, [sp, #44]	; 0x2c
   73f6c:	b	73960 <__read_chk@plt+0x6d4dc>
   73f70:	ldr	r3, [sp, #124]	; 0x7c
   73f74:	ldr	r0, [sp, #196]	; 0xc4
   73f78:	ldr	r4, [sp, #60]	; 0x3c
   73f7c:	ldr	r1, [r3]
   73f80:	ldr	r3, [pc, #48]	; 73fb8 <__read_chk@plt+0x6db34>
   73f84:	ldr	ip, [sp, #120]	; 0x78
   73f88:	cmp	r0, r1
   73f8c:	add	r3, pc, r3
   73f90:	add	r2, ip, #16
   73f94:	str	r4, [r3, #1076]	; 0x434
   73f98:	str	r2, [r3, #1072]	; 0x430
   73f9c:	bne	73fa8 <__read_chk@plt+0x6db24>
   73fa0:	add	sp, sp, #204	; 0xcc
   73fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   73fa8:	bl	5d64 <__stack_chk_fail@plt>
   73fac:	andeq	sp, r4, ip, asr #32
   73fb0:	andeq	r0, r0, r8, asr #11
   73fb4:	andeq	lr, r4, r4, ror #7
   73fb8:	andeq	sp, r4, r8, lsl sp
   73fbc:	ldr	r3, [pc, #96]	; 74024 <__read_chk@plt+0x6dba0>
   73fc0:	mov	r2, #0
   73fc4:	push	{r4}		; (str r4, [sp, #-4]!)
   73fc8:	add	r3, pc, r3
   73fcc:	str	r2, [r3, #1072]	; 0x430
   73fd0:	str	r2, [r3, #1076]	; 0x434
   73fd4:	ldrb	r2, [r0, #2]
   73fd8:	ldrb	r4, [r0, #1]
   73fdc:	ldrb	ip, [r0]
   73fe0:	ldrb	r1, [r0, #3]
   73fe4:	lsl	r2, r2, #16
   73fe8:	orr	r2, r2, r4, lsl #8
   73fec:	orr	r2, r2, ip
   73ff0:	orr	r2, r2, r1, lsl #24
   73ff4:	str	r2, [r3, #1080]	; 0x438
   73ff8:	ldrb	r2, [r0, #6]
   73ffc:	ldrb	r4, [r0, #5]
   74000:	ldrb	ip, [r0, #4]
   74004:	ldrb	r1, [r0, #7]
   74008:	lsl	r2, r2, #16
   7400c:	orr	r2, r2, r4, lsl #8
   74010:	orr	r2, r2, ip
   74014:	orr	r2, r2, r1, lsl #24
   74018:	str	r2, [r3, #1084]	; 0x43c
   7401c:	pop	{r4}		; (ldr r4, [sp], #4)
   74020:	bx	lr
   74024:	ldrdeq	sp, [r4], -ip
   74028:	push	{r4, r5, r6, r7, r8}
   7402c:	movw	ip, #25710	; 0x646e
   74030:	ldrb	r2, [r0, #2]
   74034:	movw	r4, #30821	; 0x7865
   74038:	ldrb	r6, [r0, #1]
   7403c:	movt	r4, #24944	; 0x6170
   74040:	ldr	r3, [pc, #324]	; 7418c <__read_chk@plt+0x6dd08>
   74044:	movt	ip, #13088	; 0x3320
   74048:	ldrb	r1, [r0]
   7404c:	lsl	r2, r2, #16
   74050:	ldrb	r5, [r0, #3]
   74054:	add	r3, pc, r3
   74058:	orr	r2, r2, r6, lsl #8
   7405c:	orr	r2, r2, r1
   74060:	movw	r1, #11570	; 0x2d32
   74064:	orr	r2, r2, r5, lsl #24
   74068:	str	r2, [r3, #1040]	; 0x410
   7406c:	ldrb	r5, [r0, #6]
   74070:	movt	r1, #31074	; 0x7962
   74074:	ldrb	r8, [r0, #5]
   74078:	movw	r2, #25972	; 0x6574
   7407c:	ldrb	r7, [r0, #4]
   74080:	movt	r2, #27424	; 0x6b20
   74084:	ldrb	r6, [r0, #7]
   74088:	lsl	r5, r5, #16
   7408c:	orr	r5, r5, r8, lsl #8
   74090:	orr	r5, r5, r7
   74094:	orr	r5, r5, r6, lsl #24
   74098:	str	r5, [r3, #1044]	; 0x414
   7409c:	ldrb	r5, [r0, #10]
   740a0:	ldrb	r8, [r0, #9]
   740a4:	ldrb	r7, [r0, #8]
   740a8:	ldrb	r6, [r0, #11]
   740ac:	lsl	r5, r5, #16
   740b0:	orr	r5, r5, r8, lsl #8
   740b4:	orr	r5, r5, r7
   740b8:	orr	r5, r5, r6, lsl #24
   740bc:	str	r5, [r3, #1048]	; 0x418
   740c0:	ldrb	r5, [r0, #14]
   740c4:	ldrb	r8, [r0, #13]
   740c8:	ldrb	r7, [r0, #12]
   740cc:	ldrb	r6, [r0, #15]
   740d0:	lsl	r5, r5, #16
   740d4:	orr	r5, r5, r8, lsl #8
   740d8:	orr	r5, r5, r7
   740dc:	orr	r5, r5, r6, lsl #24
   740e0:	str	r5, [r3, #1052]	; 0x41c
   740e4:	ldrb	r5, [r0, #18]
   740e8:	ldrb	r8, [r0, #17]
   740ec:	ldrb	r7, [r0, #16]
   740f0:	ldrb	r6, [r0, #19]
   740f4:	lsl	r5, r5, #16
   740f8:	orr	r5, r5, r8, lsl #8
   740fc:	orr	r5, r5, r7
   74100:	orr	r5, r5, r6, lsl #24
   74104:	str	r5, [r3, #1056]	; 0x420
   74108:	ldrb	r5, [r0, #22]
   7410c:	ldrb	r8, [r0, #21]
   74110:	ldrb	r7, [r0, #20]
   74114:	ldrb	r6, [r0, #23]
   74118:	lsl	r5, r5, #16
   7411c:	orr	r5, r5, r8, lsl #8
   74120:	orr	r5, r5, r7
   74124:	orr	r5, r5, r6, lsl #24
   74128:	str	r5, [r3, #1060]	; 0x424
   7412c:	ldrb	r5, [r0, #26]
   74130:	ldrb	r8, [r0, #25]
   74134:	ldrb	r7, [r0, #24]
   74138:	ldrb	r6, [r0, #27]
   7413c:	lsl	r5, r5, #16
   74140:	orr	r5, r5, r8, lsl #8
   74144:	orr	r5, r5, r7
   74148:	orr	r5, r5, r6, lsl #24
   7414c:	str	r5, [r3, #1064]	; 0x428
   74150:	ldrb	r7, [r0, #30]
   74154:	ldrb	r8, [r0, #29]
   74158:	ldrb	r6, [r0, #28]
   7415c:	ldrb	r5, [r0, #31]
   74160:	lsl	r7, r7, #16
   74164:	orr	r0, r7, r8, lsl #8
   74168:	str	r4, [r3, #1024]	; 0x400
   7416c:	orr	r0, r0, r6
   74170:	str	ip, [r3, #1028]	; 0x404
   74174:	orr	r0, r0, r5, lsl #24
   74178:	str	r1, [r3, #1032]	; 0x408
   7417c:	str	r0, [r3, #1068]	; 0x42c
   74180:	str	r2, [r3, #1036]	; 0x40c
   74184:	pop	{r4, r5, r6, r7, r8}
   74188:	bx	lr
   7418c:	andeq	sp, r4, r0, asr ip
   74190:	ldr	r3, [pc, #324]	; 742dc <__read_chk@plt+0x6de58>
   74194:	mov	r1, #40	; 0x28
   74198:	ldr	r2, [pc, #320]	; 742e0 <__read_chk@plt+0x6de5c>
   7419c:	add	r3, pc, r3
   741a0:	push	{r4, r5, r6, lr}
   741a4:	sub	sp, sp, #48	; 0x30
   741a8:	ldr	r5, [r3, r2]
   741ac:	add	r4, sp, #4
   741b0:	mov	r0, r4
   741b4:	ldr	r3, [r5]
   741b8:	str	r3, [sp, #44]	; 0x2c
   741bc:	bl	5f2c <RAND_bytes@plt>
   741c0:	cmp	r0, #0
   741c4:	ble	742c4 <__read_chk@plt+0x6de40>
   741c8:	ldr	r6, [pc, #276]	; 742e4 <__read_chk@plt+0x6de60>
   741cc:	add	r6, pc, r6
   741d0:	ldr	r3, [r6, #1088]	; 0x440
   741d4:	cmp	r3, #0
   741d8:	beq	742a8 <__read_chk@plt+0x6de24>
   741dc:	bl	738a0 <__read_chk@plt+0x6d41c>
   741e0:	add	r2, sp, #3
   741e4:	add	lr, r6, #40	; 0x28
   741e8:	mov	r3, r6
   741ec:	ldrb	ip, [r3]
   741f0:	ldrb	r1, [r2, #1]!
   741f4:	eor	r1, ip, r1
   741f8:	strb	r1, [r3], #1
   741fc:	cmp	r3, lr
   74200:	bne	741ec <__read_chk@plt+0x6dd68>
   74204:	ldr	r6, [pc, #220]	; 742e8 <__read_chk@plt+0x6de64>
   74208:	add	r6, pc, r6
   7420c:	mov	r0, r6
   74210:	bl	74028 <__read_chk@plt+0x6dba4>
   74214:	add	r0, r6, #32
   74218:	bl	73fbc <__read_chk@plt+0x6db38>
   7421c:	mov	r3, r6
   74220:	mov	r2, #0
   74224:	str	r2, [r3], #4
   74228:	add	r3, r3, #4
   7422c:	str	r2, [r6, #4]
   74230:	mov	r1, #984	; 0x3d8
   74234:	str	r1, [r6, #1092]	; 0x444
   74238:	str	r2, [r3], #4
   7423c:	str	r2, [r3], #4
   74240:	str	r2, [r3], #4
   74244:	str	r2, [r3], #4
   74248:	str	r2, [r3], #4
   7424c:	str	r2, [r3]
   74250:	str	r2, [r6, #32]
   74254:	str	r2, [r6, #36]	; 0x24
   74258:	ldr	r6, [pc, #140]	; 742ec <__read_chk@plt+0x6de68>
   7425c:	mov	r0, r4
   74260:	mov	r1, #40	; 0x28
   74264:	add	r6, pc, r6
   74268:	bl	7b7fc <__read_chk@plt+0x75378>
   7426c:	mov	r3, #0
   74270:	mov	r2, #1024	; 0x400
   74274:	mov	r1, r3
   74278:	mov	r0, r6
   7427c:	str	r3, [r6, #1092]	; 0x444
   74280:	bl	5944 <memset@plt>
   74284:	ldr	r1, [sp, #44]	; 0x2c
   74288:	mov	r3, #27136	; 0x6a00
   7428c:	ldr	r2, [r5]
   74290:	movt	r3, #24
   74294:	str	r3, [r6, #1096]	; 0x448
   74298:	cmp	r1, r2
   7429c:	bne	742d8 <__read_chk@plt+0x6de54>
   742a0:	add	sp, sp, #48	; 0x30
   742a4:	pop	{r4, r5, r6, pc}
   742a8:	mov	r0, r4
   742ac:	mov	r3, #1
   742b0:	str	r3, [r6, #1088]	; 0x440
   742b4:	bl	74028 <__read_chk@plt+0x6dba4>
   742b8:	add	r0, sp, #36	; 0x24
   742bc:	bl	73fbc <__read_chk@plt+0x6db38>
   742c0:	b	74258 <__read_chk@plt+0x6ddd4>
   742c4:	bl	5e84 <ERR_get_error@plt>
   742c8:	mov	r1, r0
   742cc:	ldr	r0, [pc, #28]	; 742f0 <__read_chk@plt+0x6de6c>
   742d0:	add	r0, pc, r0
   742d4:	bl	3dae8 <__read_chk@plt+0x37664>
   742d8:	bl	5d64 <__stack_chk_fail@plt>
   742dc:	andeq	ip, r4, r0, ror #14
   742e0:	andeq	r0, r0, r8, asr #11
   742e4:	ldrdeq	sp, [r4], -r8
   742e8:	muleq	r4, ip, sl
   742ec:	andeq	sp, r4, r0, asr #20
   742f0:	andeq	r7, r3, r0, lsr #4
   742f4:	b	74190 <__read_chk@plt+0x6dd0c>
   742f8:	ldr	r3, [pc, #260]	; 74404 <__read_chk@plt+0x6df80>
   742fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74300:	add	r3, pc, r3
   74304:	sub	sp, sp, #12
   74308:	mov	fp, r0
   7430c:	ldr	r3, [r3, #1088]	; 0x440
   74310:	mov	r5, r1
   74314:	cmp	r3, #0
   74318:	beq	743fc <__read_chk@plt+0x6df78>
   7431c:	cmp	r5, #0
   74320:	ble	743f4 <__read_chk@plt+0x6df70>
   74324:	ldr	r4, [pc, #220]	; 74408 <__read_chk@plt+0x6df84>
   74328:	add	r4, pc, r4
   7432c:	add	sl, r4, #4
   74330:	add	r9, sl, #4
   74334:	add	r8, r9, #4
   74338:	add	r6, r8, #8
   7433c:	add	r3, r8, #4
   74340:	str	r3, [sp, #4]
   74344:	bl	738a0 <__read_chk@plt+0x6d41c>
   74348:	cmp	r5, #40	; 0x28
   7434c:	movlt	r7, r5
   74350:	movge	r7, #40	; 0x28
   74354:	cmp	fp, #0
   74358:	beq	74390 <__read_chk@plt+0x6df0c>
   7435c:	ldr	r2, [pc, #168]	; 7440c <__read_chk@plt+0x6df88>
   74360:	cmp	r7, #40	; 0x28
   74364:	movcc	lr, r7
   74368:	movcs	lr, #40	; 0x28
   7436c:	mov	r3, #0
   74370:	add	r2, pc, r2
   74374:	ldrb	r0, [fp, r3]
   74378:	add	r3, r3, #1
   7437c:	ldrb	ip, [r2]
   74380:	cmp	lr, r3
   74384:	eor	ip, ip, r0
   74388:	strb	ip, [r2], #1
   7438c:	bhi	74374 <__read_chk@plt+0x6def0>
   74390:	mov	r0, r4
   74394:	add	fp, fp, r7
   74398:	bl	74028 <__read_chk@plt+0x6dba4>
   7439c:	add	r0, r4, #32
   743a0:	bl	73fbc <__read_chk@plt+0x6db38>
   743a4:	ldr	lr, [sp, #4]
   743a8:	mov	r2, r6
   743ac:	mov	r3, #0
   743b0:	mov	r0, r5
   743b4:	str	r3, [r4]
   743b8:	mov	ip, #984	; 0x3d8
   743bc:	str	r3, [sl]
   743c0:	mov	r1, r7
   743c4:	str	r3, [r9]
   743c8:	str	ip, [r4, #1092]	; 0x444
   743cc:	str	r3, [r8]
   743d0:	str	r3, [lr]
   743d4:	str	r3, [r2], #4
   743d8:	str	r3, [r6, #4]
   743dc:	str	r3, [r2, #4]
   743e0:	str	r3, [r4, #32]
   743e4:	str	r3, [r4, #36]	; 0x24
   743e8:	bl	7d06c <__read_chk@plt+0x76be8>
   743ec:	subs	r5, r0, #0
   743f0:	bgt	74344 <__read_chk@plt+0x6dec0>
   743f4:	add	sp, sp, #12
   743f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   743fc:	bl	74190 <__read_chk@plt+0x6dd0c>
   74400:	b	7431c <__read_chk@plt+0x6de98>
   74404:	andeq	sp, r4, r4, lsr #19
   74408:	andeq	sp, r4, ip, ror r9
   7440c:	andeq	sp, r4, r4, lsr r9
   74410:	ldr	r3, [pc, #288]	; 74538 <__read_chk@plt+0x6e0b4>
   74414:	ldr	r2, [pc, #288]	; 7453c <__read_chk@plt+0x6e0b8>
   74418:	add	r3, pc, r3
   7441c:	push	{r4, r5, r6, r7, lr}
   74420:	sub	sp, sp, #12
   74424:	ldr	r5, [r3, r2]
   74428:	ldr	r3, [r5]
   7442c:	str	r3, [sp, #4]
   74430:	bl	5458 <getpid@plt>
   74434:	ldr	r3, [pc, #260]	; 74540 <__read_chk@plt+0x6e0bc>
   74438:	add	r3, pc, r3
   7443c:	ldr	r2, [r3, #1096]	; 0x448
   74440:	cmp	r2, #4
   74444:	bls	74468 <__read_chk@plt+0x6dfe4>
   74448:	ldr	r1, [r3, #1088]	; 0x440
   7444c:	cmp	r1, #0
   74450:	beq	74468 <__read_chk@plt+0x6dfe4>
   74454:	ldr	r1, [r3, #1100]	; 0x44c
   74458:	cmp	r0, r1
   7445c:	subeq	r2, r2, #4
   74460:	streq	r2, [r3, #1096]	; 0x448
   74464:	beq	74478 <__read_chk@plt+0x6dff4>
   74468:	ldr	r3, [pc, #212]	; 74544 <__read_chk@plt+0x6e0c0>
   7446c:	add	r3, pc, r3
   74470:	str	r0, [r3, #1100]	; 0x44c
   74474:	bl	74190 <__read_chk@plt+0x6dd0c>
   74478:	ldr	r4, [pc, #200]	; 74548 <__read_chk@plt+0x6e0c4>
   7447c:	add	r4, pc, r4
   74480:	ldr	r3, [r4, #1092]	; 0x444
   74484:	cmp	r3, #3
   74488:	rsbhi	r6, r3, #1024	; 0x400
   7448c:	subhi	r7, r3, #4
   74490:	bhi	744e4 <__read_chk@plt+0x6e060>
   74494:	bl	738a0 <__read_chk@plt+0x6d41c>
   74498:	mov	r0, r4
   7449c:	bl	74028 <__read_chk@plt+0x6dba4>
   744a0:	add	r0, r4, #32
   744a4:	bl	73fbc <__read_chk@plt+0x6db38>
   744a8:	mov	r3, r4
   744ac:	mov	r2, #0
   744b0:	str	r2, [r3], #4
   744b4:	add	r3, r3, #4
   744b8:	mov	r7, #980	; 0x3d4
   744bc:	mov	r6, #40	; 0x28
   744c0:	str	r2, [r4, #4]
   744c4:	str	r2, [r3], #4
   744c8:	str	r2, [r3], #4
   744cc:	str	r2, [r3], #4
   744d0:	str	r2, [r3], #4
   744d4:	str	r2, [r3], #4
   744d8:	str	r2, [r3]
   744dc:	str	r2, [r4, #32]
   744e0:	str	r2, [r4, #36]	; 0x24
   744e4:	ldr	r1, [pc, #96]	; 7454c <__read_chk@plt+0x6e0c8>
   744e8:	mov	r2, #0
   744ec:	ldr	r4, [sp, #4]
   744f0:	add	r1, pc, r1
   744f4:	ldr	r0, [r5]
   744f8:	add	ip, r1, r6
   744fc:	cmp	r4, r0
   74500:	str	r7, [r1, #1092]	; 0x444
   74504:	mov	r3, ip
   74508:	ldr	r0, [r3], #1
   7450c:	strb	r2, [r1, r6]
   74510:	add	r3, r3, #1
   74514:	strb	r2, [ip, #1]
   74518:	str	r0, [sp]
   7451c:	strb	r2, [r3], #1
   74520:	ldr	r0, [sp]
   74524:	strb	r2, [r3]
   74528:	bne	74534 <__read_chk@plt+0x6e0b0>
   7452c:	add	sp, sp, #12
   74530:	pop	{r4, r5, r6, r7, pc}
   74534:	bl	5d64 <__stack_chk_fail@plt>
   74538:	andeq	ip, r4, r4, ror #9
   7453c:	andeq	r0, r0, r8, asr #11
   74540:	andeq	sp, r4, ip, ror #16
   74544:	andeq	sp, r4, r8, lsr r8
   74548:	andeq	sp, r4, r8, lsr #16
   7454c:			; <UNDEFINED> instruction: 0x0004d7b4
   74550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74554:	sub	sp, sp, #20
   74558:	mov	r6, r1
   7455c:	mov	r8, r0
   74560:	bl	5458 <getpid@plt>
   74564:	ldr	r3, [pc, #332]	; 746b8 <__read_chk@plt+0x6e234>
   74568:	add	r3, pc, r3
   7456c:	ldr	r2, [r3, #1096]	; 0x448
   74570:	cmp	r6, r2
   74574:	bcs	74590 <__read_chk@plt+0x6e10c>
   74578:	ldr	r1, [r3, #1088]	; 0x440
   7457c:	cmp	r1, #0
   74580:	beq	74590 <__read_chk@plt+0x6e10c>
   74584:	ldr	r1, [r3, #1100]	; 0x44c
   74588:	cmp	r0, r1
   7458c:	beq	746ac <__read_chk@plt+0x6e228>
   74590:	ldr	r3, [pc, #292]	; 746bc <__read_chk@plt+0x6e238>
   74594:	add	r3, pc, r3
   74598:	str	r0, [r3, #1100]	; 0x44c
   7459c:	bl	74190 <__read_chk@plt+0x6dd0c>
   745a0:	cmp	r6, #0
   745a4:	beq	746a4 <__read_chk@plt+0x6e220>
   745a8:	ldr	r7, [pc, #272]	; 746c0 <__read_chk@plt+0x6e23c>
   745ac:	add	r7, pc, r7
   745b0:	add	r3, r7, #4
   745b4:	str	r3, [sp]
   745b8:	add	r3, r7, #8
   745bc:	str	r3, [sp, #4]
   745c0:	add	r3, r3, #4
   745c4:	str	r3, [sp, #8]
   745c8:	add	r3, r3, #4
   745cc:	str	r3, [sp, #12]
   745d0:	add	r9, r3, #4
   745d4:	b	7463c <__read_chk@plt+0x6e1b8>
   745d8:	bl	738a0 <__read_chk@plt+0x6d41c>
   745dc:	mov	r0, r7
   745e0:	bl	74028 <__read_chk@plt+0x6dba4>
   745e4:	add	r0, r7, #32
   745e8:	bl	73fbc <__read_chk@plt+0x6db38>
   745ec:	ldr	r0, [sp]
   745f0:	mov	r3, #0
   745f4:	str	r3, [r7]
   745f8:	cmp	r6, #0
   745fc:	mov	r2, r9
   74600:	str	r3, [r0]
   74604:	mov	r1, #984	; 0x3d8
   74608:	ldr	r0, [sp, #4]
   7460c:	str	r1, [r7, #1092]	; 0x444
   74610:	str	r3, [r0]
   74614:	ldr	r0, [sp, #8]
   74618:	str	r3, [r0]
   7461c:	ldr	r0, [sp, #12]
   74620:	str	r3, [r0]
   74624:	str	r3, [r2], #4
   74628:	str	r3, [r9, #4]
   7462c:	str	r3, [r2, #4]
   74630:	str	r3, [r7, #32]
   74634:	str	r3, [r7, #36]	; 0x24
   74638:	beq	746a4 <__read_chk@plt+0x6e220>
   7463c:	ldr	r5, [pc, #128]	; 746c4 <__read_chk@plt+0x6e240>
   74640:	add	r5, pc, r5
   74644:	ldr	r4, [r5, #1092]	; 0x444
   74648:	cmp	r4, #0
   7464c:	beq	745d8 <__read_chk@plt+0x6e154>
   74650:	rsb	ip, r4, #1024	; 0x400
   74654:	cmp	r6, r4
   74658:	movcc	sl, r6
   7465c:	movcs	sl, r4
   74660:	add	fp, r5, ip
   74664:	mov	r0, r8
   74668:	mov	r2, sl
   7466c:	rsb	r4, sl, r4
   74670:	mov	r1, fp
   74674:	rsb	r6, sl, r6
   74678:	bl	6010 <memcpy@plt>
   7467c:	mov	r0, fp
   74680:	mov	r2, sl
   74684:	mov	r1, #0
   74688:	bl	5944 <memset@plt>
   7468c:	cmp	r4, #0
   74690:	add	r8, r8, sl
   74694:	str	r4, [r5, #1092]	; 0x444
   74698:	beq	745d8 <__read_chk@plt+0x6e154>
   7469c:	cmp	r6, #0
   746a0:	bne	7463c <__read_chk@plt+0x6e1b8>
   746a4:	add	sp, sp, #20
   746a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   746ac:	rsb	r2, r6, r2
   746b0:	str	r2, [r3, #1096]	; 0x448
   746b4:	b	745a0 <__read_chk@plt+0x6e11c>
   746b8:	andeq	sp, r4, ip, lsr r7
   746bc:	andeq	sp, r4, r0, lsl r7
   746c0:	strdeq	sp, [r4], -r8
   746c4:	andeq	sp, r4, r4, ror #12
   746c8:	ldr	r3, [pc, #372]	; 74844 <__read_chk@plt+0x6e3c0>
   746cc:	cmp	r0, #1
   746d0:	ldr	r2, [pc, #368]	; 74848 <__read_chk@plt+0x6e3c4>
   746d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   746d8:	add	r3, pc, r3
   746dc:	sub	sp, sp, #20
   746e0:	str	r0, [sp]
   746e4:	movls	r0, #0
   746e8:	ldr	r2, [r3, r2]
   746ec:	ldr	r3, [r2]
   746f0:	str	r2, [sp, #4]
   746f4:	str	r3, [sp, #12]
   746f8:	bls	74824 <__read_chk@plt+0x6e3a0>
   746fc:	mov	r2, r0
   74700:	rsb	r0, r0, #0
   74704:	mov	r1, r2
   74708:	ldr	r4, [pc, #316]	; 7484c <__read_chk@plt+0x6e3c8>
   7470c:	bl	7c92c <__read_chk@plt+0x764a8>
   74710:	add	r6, sp, #8
   74714:	add	r4, pc, r4
   74718:	add	fp, r4, #4
   7471c:	add	sl, fp, #4
   74720:	add	r9, sl, #4
   74724:	add	r8, r9, #4
   74728:	add	r7, r8, #4
   7472c:	mov	r5, r1
   74730:	bl	5458 <getpid@plt>
   74734:	ldr	r3, [pc, #276]	; 74850 <__read_chk@plt+0x6e3cc>
   74738:	add	r3, pc, r3
   7473c:	ldr	r2, [r3, #1096]	; 0x448
   74740:	cmp	r2, #4
   74744:	bls	74768 <__read_chk@plt+0x6e2e4>
   74748:	ldr	r1, [r3, #1088]	; 0x440
   7474c:	cmp	r1, #0
   74750:	beq	74768 <__read_chk@plt+0x6e2e4>
   74754:	ldr	r1, [r3, #1100]	; 0x44c
   74758:	cmp	r0, r1
   7475c:	subeq	r2, r2, #4
   74760:	streq	r2, [r3, #1096]	; 0x448
   74764:	beq	74778 <__read_chk@plt+0x6e2f4>
   74768:	ldr	r3, [pc, #228]	; 74854 <__read_chk@plt+0x6e3d0>
   7476c:	add	r3, pc, r3
   74770:	str	r0, [r3, #1100]	; 0x44c
   74774:	bl	74190 <__read_chk@plt+0x6dd0c>
   74778:	ldr	r3, [r4, #1092]	; 0x444
   7477c:	cmp	r3, #3
   74780:	rsbhi	ip, r3, #1024	; 0x400
   74784:	subhi	r0, r3, #4
   74788:	bhi	747d8 <__read_chk@plt+0x6e354>
   7478c:	bl	738a0 <__read_chk@plt+0x6d41c>
   74790:	mov	r0, r4
   74794:	bl	74028 <__read_chk@plt+0x6dba4>
   74798:	add	r0, r4, #32
   7479c:	bl	73fbc <__read_chk@plt+0x6db38>
   747a0:	mov	r2, r7
   747a4:	mov	r0, #980	; 0x3d4
   747a8:	mov	ip, #40	; 0x28
   747ac:	mov	r3, #0
   747b0:	str	r3, [r4]
   747b4:	str	r3, [fp]
   747b8:	str	r3, [sl]
   747bc:	str	r3, [r9]
   747c0:	str	r3, [r8]
   747c4:	str	r3, [r2], #4
   747c8:	str	r3, [r7, #4]
   747cc:	str	r3, [r2, #4]
   747d0:	str	r3, [r4, #32]
   747d4:	str	r3, [r4, #36]	; 0x24
   747d8:	ldr	r1, [pc, #120]	; 74858 <__read_chk@plt+0x6e3d4>
   747dc:	mov	r2, #0
   747e0:	add	r1, pc, r1
   747e4:	add	lr, r1, ip
   747e8:	str	r0, [r1, #1092]	; 0x444
   747ec:	mov	r3, lr
   747f0:	ldr	r0, [r3], #1
   747f4:	strb	r2, [r1, ip]
   747f8:	add	r3, r3, #1
   747fc:	strb	r2, [lr, #1]
   74800:	str	r0, [r6]
   74804:	ldr	r0, [sp, #8]
   74808:	strb	r2, [r3], #1
   7480c:	cmp	r5, r0
   74810:	strb	r2, [r3]
   74814:	bhi	74730 <__read_chk@plt+0x6e2ac>
   74818:	ldr	r1, [sp]
   7481c:	bl	7c92c <__read_chk@plt+0x764a8>
   74820:	mov	r0, r1
   74824:	ldr	r1, [sp, #4]
   74828:	ldr	r2, [sp, #12]
   7482c:	ldr	r3, [r1]
   74830:	cmp	r2, r3
   74834:	bne	74840 <__read_chk@plt+0x6e3bc>
   74838:	add	sp, sp, #20
   7483c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74840:	bl	5d64 <__stack_chk_fail@plt>
   74844:	andeq	ip, r4, r4, lsr #4
   74848:	andeq	r0, r0, r8, asr #11
   7484c:	muleq	r4, r0, r5
   74850:	andeq	sp, r4, ip, ror #10
   74854:	andeq	sp, r4, r8, lsr r5
   74858:	andeq	sp, r4, r4, asr #9
   7485c:	ldr	r3, [pc, #376]	; 749dc <__read_chk@plt+0x6e558>
   74860:	ldr	r2, [pc, #376]	; 749e0 <__read_chk@plt+0x6e55c>
   74864:	add	r3, pc, r3
   74868:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7486c:	sub	sp, sp, #4096	; 0x1000
   74870:	ldr	sl, [r3, r2]
   74874:	sub	sp, sp, #16
   74878:	add	r2, sp, #8192	; 0x2000
   7487c:	mov	r4, r0
   74880:	add	r5, sp, #12
   74884:	add	r9, sp, #16
   74888:	ldr	r3, [sl]
   7488c:	str	r3, [r2, #-4084]	; 0xfffff00c
   74890:	bl	5458 <getpid@plt>
   74894:	ldr	ip, [pc, #328]	; 749e4 <__read_chk@plt+0x6e560>
   74898:	mov	r1, #4096	; 0x1000
   7489c:	mov	r3, r1
   748a0:	mov	r2, #1
   748a4:	add	ip, pc, ip
   748a8:	str	ip, [sp]
   748ac:	str	r0, [sp, #4]
   748b0:	mov	r0, r5
   748b4:	bl	60b8 <__snprintf_chk@plt>
   748b8:	sub	r0, r0, #1
   748bc:	cmp	r0, #4096	; 0x1000
   748c0:	bcs	74998 <__read_chk@plt+0x6e514>
   748c4:	mov	r0, r5
   748c8:	bl	5980 <opendir@plt>
   748cc:	subs	r7, r0, #0
   748d0:	beq	74998 <__read_chk@plt+0x6e514>
   748d4:	movw	r8, #61432	; 0xeff8
   748d8:	sub	r9, r9, #8
   748dc:	movt	r8, #65535	; 0xffff
   748e0:	mov	r0, r7
   748e4:	bl	5878 <readdir64@plt>
   748e8:	cmp	r0, #0
   748ec:	beq	74970 <__read_chk@plt+0x6e4ec>
   748f0:	add	r5, r0, #19
   748f4:	mov	r2, #10
   748f8:	mov	r1, r9
   748fc:	mov	r0, r5
   74900:	bl	559c <strtol@plt>
   74904:	add	r2, sp, #4096	; 0x1000
   74908:	add	r2, r2, #16
   7490c:	ldr	r3, [r2, r8]
   74910:	cmp	r5, r3
   74914:	mov	r6, r0
   74918:	beq	748e0 <__read_chk@plt+0x6e45c>
   7491c:	ldrb	r3, [r3]
   74920:	cmp	r3, #0
   74924:	bne	748e0 <__read_chk@plt+0x6e45c>
   74928:	mvn	r3, r0
   7492c:	cmn	r0, #-2147483647	; 0x80000001
   74930:	lsr	r3, r3, #31
   74934:	moveq	r3, #0
   74938:	cmp	r3, #0
   7493c:	beq	748e0 <__read_chk@plt+0x6e45c>
   74940:	cmp	r0, r4
   74944:	blt	748e0 <__read_chk@plt+0x6e45c>
   74948:	mov	r0, r7
   7494c:	bl	5494 <dirfd@plt>
   74950:	cmp	r0, r6
   74954:	beq	748e0 <__read_chk@plt+0x6e45c>
   74958:	mov	r0, r6
   7495c:	bl	5a1c <close@plt>
   74960:	mov	r0, r7
   74964:	bl	5878 <readdir64@plt>
   74968:	cmp	r0, #0
   7496c:	bne	748f0 <__read_chk@plt+0x6e46c>
   74970:	mov	r0, r7
   74974:	bl	56f8 <closedir@plt>
   74978:	add	r3, sp, #8192	; 0x2000
   7497c:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   74980:	ldr	r3, [sl]
   74984:	cmp	r2, r3
   74988:	bne	749d8 <__read_chk@plt+0x6e554>
   7498c:	add	sp, sp, #4096	; 0x1000
   74990:	add	sp, sp, #16
   74994:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   74998:	mov	r0, #4
   7499c:	bl	5f74 <sysconf@plt>
   749a0:	cmp	r0, #0
   749a4:	movge	r5, r0
   749a8:	movlt	r5, #256	; 0x100
   749ac:	cmp	r5, r4
   749b0:	ble	74978 <__read_chk@plt+0x6e4f4>
   749b4:	mov	r0, r4
   749b8:	bl	5a1c <close@plt>
   749bc:	mov	r0, r4
   749c0:	mov	r1, #1
   749c4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   749c8:	cmp	r5, r0
   749cc:	mov	r4, r0
   749d0:	bgt	749b4 <__read_chk@plt+0x6e530>
   749d4:	b	74978 <__read_chk@plt+0x6e4f4>
   749d8:	bl	5d64 <__stack_chk_fail@plt>
   749dc:	muleq	r4, r8, r0
   749e0:	andeq	r0, r0, r8, asr #11
   749e4:	andeq	r6, r3, r8, ror ip
   749e8:	ldr	ip, [pc, #120]	; 74a68 <__read_chk@plt+0x6e5e4>
   749ec:	push	{r4, r5, r6, lr}
   749f0:	add	ip, pc, ip
   749f4:	ldr	lr, [pc, #112]	; 74a6c <__read_chk@plt+0x6e5e8>
   749f8:	sub	sp, sp, #32
   749fc:	add	r3, sp, #16
   74a00:	mov	r6, r1
   74a04:	mov	r5, r2
   74a08:	mov	r1, #1
   74a0c:	ldr	r4, [ip, lr]
   74a10:	mov	ip, #12
   74a14:	add	lr, sp, ip
   74a18:	str	ip, [sp, #12]
   74a1c:	str	lr, [sp]
   74a20:	mov	r2, #17
   74a24:	ldr	ip, [r4]
   74a28:	str	ip, [sp, #28]
   74a2c:	bl	5530 <getsockopt@plt>
   74a30:	cmp	r0, #0
   74a34:	ldrge	r2, [sp, #20]
   74a38:	movge	r0, #0
   74a3c:	ldrge	r3, [sp, #24]
   74a40:	mvnlt	r0, #0
   74a44:	strge	r2, [r6]
   74a48:	strge	r3, [r5]
   74a4c:	ldr	r2, [sp, #28]
   74a50:	ldr	r3, [r4]
   74a54:	cmp	r2, r3
   74a58:	bne	74a64 <__read_chk@plt+0x6e5e0>
   74a5c:	add	sp, sp, #32
   74a60:	pop	{r4, r5, r6, pc}
   74a64:	bl	5d64 <__stack_chk_fail@plt>
   74a68:	andeq	fp, r4, ip, lsl #30
   74a6c:	andeq	r0, r0, r8, asr #11
   74a70:	push	{r3, lr}
   74a74:	ldr	r3, [pc, #44]	; 74aa8 <__read_chk@plt+0x6e624>
   74a78:	ldr	r2, [pc, #44]	; 74aac <__read_chk@plt+0x6e628>
   74a7c:	add	r3, pc, r3
   74a80:	ldr	r3, [r3, r2]
   74a84:	ldr	r0, [r3]
   74a88:	bl	5a10 <__strdup@plt>
   74a8c:	cmp	r0, #0
   74a90:	popne	{r3, pc}
   74a94:	ldr	r0, [pc, #20]	; 74ab0 <__read_chk@plt+0x6e62c>
   74a98:	add	r0, pc, r0
   74a9c:	bl	57f4 <perror@plt>
   74aa0:	mov	r0, #1
   74aa4:	bl	5728 <exit@plt>
   74aa8:	andeq	fp, r4, r0, lsl #29
   74aac:	ldrdeq	r0, [r0], -r4
   74ab0:	muleq	r3, r4, sl
   74ab4:	mov	r0, #0
   74ab8:	bx	lr
   74abc:	ldr	r3, [pc, #176]	; 74b74 <__read_chk@plt+0x6e6f0>
   74ac0:	ldr	ip, [pc, #176]	; 74b78 <__read_chk@plt+0x6e6f4>
   74ac4:	add	r3, pc, r3
   74ac8:	push	{r4, r5, r6, r7, lr}
   74acc:	sub	sp, sp, #292	; 0x124
   74ad0:	ldr	r4, [r3, ip]
   74ad4:	mov	r5, r1
   74ad8:	add	r2, sp, #144	; 0x90
   74adc:	mov	r1, #0
   74ae0:	mov	r6, r0
   74ae4:	ldr	r3, [r4]
   74ae8:	str	r3, [sp, #284]	; 0x11c
   74aec:	bl	5f68 <sigaction@plt>
   74af0:	cmn	r0, #1
   74af4:	beq	74b68 <__read_chk@plt+0x6e6e4>
   74af8:	ldr	r0, [sp, #144]	; 0x90
   74afc:	cmp	r0, r5
   74b00:	beq	74b50 <__read_chk@plt+0x6e6cc>
   74b04:	add	r7, sp, #4
   74b08:	mov	r1, #0
   74b0c:	mov	r2, #140	; 0x8c
   74b10:	mov	r0, r7
   74b14:	bl	5944 <memset@plt>
   74b18:	add	r0, sp, #8
   74b1c:	bl	62ec <sigemptyset@plt>
   74b20:	cmp	r6, #14
   74b24:	mov	r0, r6
   74b28:	mov	r1, r7
   74b2c:	mov	r2, #0
   74b30:	movne	r3, #0
   74b34:	moveq	r3, #536870912	; 0x20000000
   74b38:	str	r5, [sp, #4]
   74b3c:	str	r3, [sp, #136]	; 0x88
   74b40:	bl	5f68 <sigaction@plt>
   74b44:	cmn	r0, #1
   74b48:	beq	74b68 <__read_chk@plt+0x6e6e4>
   74b4c:	ldr	r0, [sp, #144]	; 0x90
   74b50:	ldr	r2, [sp, #284]	; 0x11c
   74b54:	ldr	r3, [r4]
   74b58:	cmp	r2, r3
   74b5c:	bne	74b70 <__read_chk@plt+0x6e6ec>
   74b60:	add	sp, sp, #292	; 0x124
   74b64:	pop	{r4, r5, r6, r7, pc}
   74b68:	mvn	r0, #0
   74b6c:	b	74b50 <__read_chk@plt+0x6e6cc>
   74b70:	bl	5d64 <__stack_chk_fail@plt>
   74b74:	andeq	fp, r4, r8, lsr lr
   74b78:	andeq	r0, r0, r8, asr #11
   74b7c:	mov	r0, #0
   74b80:	bx	lr
   74b84:	cmp	r0, r1
   74b88:	beq	74bdc <__read_chk@plt+0x6e758>
   74b8c:	cmp	r0, #268435470	; 0x1000000e
   74b90:	ble	74bc0 <__read_chk@plt+0x6e73c>
   74b94:	eor	r3, r0, r1
   74b98:	bic	r3, r3, #1044480	; 0xff000
   74b9c:	bic	r3, r3, #4080	; 0xff0
   74ba0:	cmp	r3, #0
   74ba4:	bne	74bd4 <__read_chk@plt+0x6e750>
   74ba8:	ubfx	r0, r0, #12, #8
   74bac:	ubfx	r1, r1, #12, #8
   74bb0:	cmp	r0, r1
   74bb4:	movgt	r0, #0
   74bb8:	movle	r0, #1
   74bbc:	bx	lr
   74bc0:	eor	r0, r0, r1
   74bc4:	bics	r3, r0, #4080	; 0xff0
   74bc8:	movne	r0, #0
   74bcc:	moveq	r0, #1
   74bd0:	bx	lr
   74bd4:	mov	r0, #0
   74bd8:	bx	lr
   74bdc:	mov	r0, #1
   74be0:	bx	lr
   74be4:	push	{r3, lr}
   74be8:	bl	5518 <OPENSSL_add_all_algorithms_noconf@plt>
   74bec:	bl	616c <ENGINE_load_builtin_engines@plt>
   74bf0:	bl	56e0 <ENGINE_register_all_complete@plt>
   74bf4:	mov	r0, #0
   74bf8:	pop	{r3, lr}
   74bfc:	b	5e30 <OPENSSL_config@plt>
   74c00:	cmp	r0, #0
   74c04:	add	r3, r0, #31
   74c08:	asr	r2, r0, #31
   74c0c:	movge	r3, r0
   74c10:	lsr	r2, r2, #27
   74c14:	asr	r3, r3, #5
   74c18:	add	r0, r0, r2
   74c1c:	push	{r4}		; (str r4, [sp, #-4]!)
   74c20:	and	r0, r0, #31
   74c24:	ldr	ip, [r1, r3, lsl #2]
   74c28:	mov	r4, #1
   74c2c:	rsb	r2, r2, r0
   74c30:	orr	r2, ip, r4, lsl r2
   74c34:	str	r2, [r1, r3, lsl #2]
   74c38:	pop	{r4}		; (ldr r4, [sp], #4)
   74c3c:	bx	lr
   74c40:	cmp	r0, #0
   74c44:	add	r2, r0, #31
   74c48:	asr	r3, r0, #31
   74c4c:	movge	r2, r0
   74c50:	asr	r2, r2, #5
   74c54:	lsr	r3, r3, #27
   74c58:	add	r0, r0, r3
   74c5c:	ldr	r2, [r1, r2, lsl #2]
   74c60:	and	r0, r0, #31
   74c64:	rsb	r3, r3, r0
   74c68:	asr	r0, r2, r3
   74c6c:	and	r0, r0, #1
   74c70:	bx	lr
   74c74:	cmp	r1, #2
   74c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   74c7c:	bls	74df4 <__read_chk@plt+0x6e970>
   74c80:	ldrb	r4, [r0, #1]
   74c84:	cmp	r3, #3
   74c88:	ldrb	r7, [r0]
   74c8c:	sub	r1, r1, #3
   74c90:	ldrb	r8, [r0, #2]
   74c94:	and	r5, r4, #15
   74c98:	and	r6, r7, #3
   74c9c:	lsr	r9, r4, #4
   74ca0:	lsr	r7, r7, #2
   74ca4:	add	r4, r0, #3
   74ca8:	lsr	ip, r8, #6
   74cac:	add	r9, r9, r6, lsl #4
   74cb0:	add	ip, ip, r5, lsl #2
   74cb4:	and	r8, r8, #63	; 0x3f
   74cb8:	bls	74de8 <__read_chk@plt+0x6e964>
   74cbc:	ldr	r5, [pc, #312]	; 74dfc <__read_chk@plt+0x6e978>
   74cc0:	mov	r6, #4
   74cc4:	mov	sl, #0
   74cc8:	add	r5, pc, r5
   74ccc:	b	74d10 <__read_chk@plt+0x6e88c>
   74cd0:	ldrb	ip, [r4]
   74cd4:	cmp	r7, r3
   74cd8:	ldrb	r9, [r4, #1]
   74cdc:	mov	r6, r7
   74ce0:	ldrb	r0, [r4, #2]
   74ce4:	and	fp, ip, #3
   74ce8:	and	r8, r9, #15
   74cec:	lsr	r7, ip, #2
   74cf0:	lsr	r9, r9, #4
   74cf4:	sub	r1, r1, #3
   74cf8:	lsr	ip, r0, #6
   74cfc:	add	r9, r9, fp, lsl #4
   74d00:	add	ip, ip, r8, lsl #2
   74d04:	add	r4, r4, #3
   74d08:	and	r8, r0, #63	; 0x3f
   74d0c:	bhi	74de8 <__read_chk@plt+0x6e964>
   74d10:	ldrb	r0, [r5, r7]
   74d14:	cmp	r1, #2
   74d18:	ldrb	fp, [r5, r9]
   74d1c:	add	r7, r6, #4
   74d20:	ldrb	r9, [r5, ip]
   74d24:	mov	ip, r2
   74d28:	ldrb	r8, [r5, r8]
   74d2c:	strb	r0, [ip, sl]!
   74d30:	mov	sl, r6
   74d34:	strb	fp, [ip, #1]
   74d38:	mov	r0, r4
   74d3c:	strb	r9, [ip, #2]
   74d40:	strb	r8, [ip, #3]
   74d44:	bhi	74cd0 <__read_chk@plt+0x6e84c>
   74d48:	cmp	r1, #0
   74d4c:	beq	74dcc <__read_chk@plt+0x6e948>
   74d50:	cmp	r1, #2
   74d54:	ldrb	ip, [r0]
   74d58:	add	r4, r6, #4
   74d5c:	ldrbeq	r0, [r0, #1]
   74d60:	movne	r5, #0
   74d64:	movne	r0, r5
   74d68:	and	r7, ip, #3
   74d6c:	andeq	r5, r0, #15
   74d70:	lsr	ip, ip, #2
   74d74:	lsreq	r0, r0, #4
   74d78:	lsleq	r5, r5, #2
   74d7c:	cmp	r3, r4
   74d80:	add	r7, r0, r7, lsl #4
   74d84:	bcc	74de8 <__read_chk@plt+0x6e964>
   74d88:	ldr	r0, [pc, #112]	; 74e00 <__read_chk@plt+0x6e97c>
   74d8c:	cmp	r1, #1
   74d90:	mov	r1, r2
   74d94:	add	r8, r6, #2
   74d98:	add	r0, pc, r0
   74d9c:	ldrb	r9, [r0, ip]
   74da0:	ldrb	ip, [r0, r7]
   74da4:	moveq	r0, #61	; 0x3d
   74da8:	ldrbne	r0, [r0, r5]
   74dac:	strb	r9, [r1, r6]!
   74db0:	strb	ip, [r1, #1]
   74db4:	addeq	r1, r6, #3
   74db8:	addne	r1, r6, #3
   74dbc:	mov	r6, r4
   74dc0:	strb	r0, [r2, r8]
   74dc4:	mov	r0, #61	; 0x3d
   74dc8:	strb	r0, [r2, r1]
   74dcc:	cmp	r6, r3
   74dd0:	bcs	74de8 <__read_chk@plt+0x6e964>
   74dd4:	mov	r0, r6
   74dd8:	mov	r3, #0
   74ddc:	strb	r3, [r2, r6]
   74de0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   74de4:	bx	lr
   74de8:	mvn	r0, #0
   74dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   74df0:	bx	lr
   74df4:	mov	r6, #0
   74df8:	b	74d48 <__read_chk@plt+0x6e8c4>
   74dfc:	andeq	r6, r3, ip, ror #16
   74e00:	muleq	r3, ip, r7
   74e04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   74e08:	sub	sp, sp, #20
   74e0c:	ldr	r3, [pc, #580]	; 75058 <__read_chk@plt+0x6ebd4>
   74e10:	mov	r9, r0
   74e14:	mov	fp, r9
   74e18:	ldr	r7, [pc, #572]	; 7505c <__read_chk@plt+0x6ebd8>
   74e1c:	add	r3, pc, r3
   74e20:	str	r3, [sp]
   74e24:	ldr	r3, [pc, #564]	; 75060 <__read_chk@plt+0x6ebdc>
   74e28:	mov	r4, #0
   74e2c:	ldrb	sl, [fp], #1
   74e30:	mov	r6, r1
   74e34:	add	r3, pc, r3
   74e38:	str	r3, [sp, #4]
   74e3c:	ldr	r3, [pc, #544]	; 75064 <__read_chk@plt+0x6ebe0>
   74e40:	cmp	sl, #0
   74e44:	mov	r8, r2
   74e48:	mov	r5, r4
   74e4c:	add	r3, pc, r3
   74e50:	str	r3, [sp, #8]
   74e54:	ldr	r3, [pc, #524]	; 75068 <__read_chk@plt+0x6ebe4>
   74e58:	add	r7, pc, r7
   74e5c:	add	r3, pc, r3
   74e60:	str	r3, [sp, #12]
   74e64:	beq	74ef8 <__read_chk@plt+0x6ea74>
   74e68:	bl	5f20 <__ctype_b_loc@plt>
   74e6c:	lsl	r2, sl, #1
   74e70:	ldr	r0, [r0]
   74e74:	ldrh	r2, [r0, r2]
   74e78:	tst	r2, #8192	; 0x2000
   74e7c:	bne	74ee4 <__read_chk@plt+0x6ea60>
   74e80:	cmp	sl, #61	; 0x3d
   74e84:	beq	74ff8 <__read_chk@plt+0x6eb74>
   74e88:	mov	r1, sl
   74e8c:	mov	r0, r7
   74e90:	bl	640c <strchr@plt>
   74e94:	cmp	r0, #0
   74e98:	beq	74fe4 <__read_chk@plt+0x6eb60>
   74e9c:	cmp	r4, #3
   74ea0:	addls	pc, pc, r4, lsl #2
   74ea4:	b	74ee4 <__read_chk@plt+0x6ea60>
   74ea8:	b	74f4c <__read_chk@plt+0x6eac8>
   74eac:	b	74f0c <__read_chk@plt+0x6ea88>
   74eb0:	b	74f74 <__read_chk@plt+0x6eaf0>
   74eb4:	b	74eb8 <__read_chk@plt+0x6ea34>
   74eb8:	cmp	r6, #0
   74ebc:	beq	74edc <__read_chk@plt+0x6ea58>
   74ec0:	cmp	r5, r8
   74ec4:	bcs	74fe4 <__read_chk@plt+0x6eb60>
   74ec8:	ldr	r1, [sp]
   74ecc:	bl	7d06c <__read_chk@plt+0x76be8>
   74ed0:	ldrb	r2, [r6, r5]
   74ed4:	orr	r0, r0, r2
   74ed8:	strb	r0, [r6, r5]
   74edc:	add	r5, r5, #1
   74ee0:	mov	r4, #0
   74ee4:	mov	r9, fp
   74ee8:	mov	fp, r9
   74eec:	ldrb	sl, [fp], #1
   74ef0:	cmp	sl, #0
   74ef4:	bne	74e68 <__read_chk@plt+0x6e9e4>
   74ef8:	cmp	r4, #0
   74efc:	bne	74fe4 <__read_chk@plt+0x6eb60>
   74f00:	mov	r0, r5
   74f04:	add	sp, sp, #20
   74f08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74f0c:	cmp	r6, #0
   74f10:	addeq	r5, r5, #1
   74f14:	beq	74f44 <__read_chk@plt+0x6eac0>
   74f18:	add	r4, r5, #1
   74f1c:	cmp	r8, r4
   74f20:	bls	74fe4 <__read_chk@plt+0x6eb60>
   74f24:	ldr	r1, [sp, #8]
   74f28:	bl	7d06c <__read_chk@plt+0x76be8>
   74f2c:	ldrb	r1, [r6, r5]
   74f30:	lsl	r2, r0, #4
   74f34:	orr	r0, r1, r0, asr #4
   74f38:	strb	r0, [r6, r5]
   74f3c:	mov	r5, r4
   74f40:	strb	r2, [r6, r4]
   74f44:	mov	r4, #2
   74f48:	b	74ee4 <__read_chk@plt+0x6ea60>
   74f4c:	cmp	r6, #0
   74f50:	beq	74ff0 <__read_chk@plt+0x6eb6c>
   74f54:	cmp	r5, r8
   74f58:	bcs	74fe4 <__read_chk@plt+0x6eb60>
   74f5c:	ldr	r1, [sp, #12]
   74f60:	mov	r4, #1
   74f64:	bl	7d06c <__read_chk@plt+0x76be8>
   74f68:	lsl	r0, r0, #2
   74f6c:	strb	r0, [r6, r5]
   74f70:	b	74ee4 <__read_chk@plt+0x6ea60>
   74f74:	cmp	r6, #0
   74f78:	addeq	r5, r5, #1
   74f7c:	beq	74fac <__read_chk@plt+0x6eb28>
   74f80:	add	r4, r5, #1
   74f84:	cmp	r8, r4
   74f88:	bls	74fe4 <__read_chk@plt+0x6eb60>
   74f8c:	ldr	r1, [sp, #4]
   74f90:	bl	7d06c <__read_chk@plt+0x76be8>
   74f94:	ldrb	r1, [r6, r5]
   74f98:	lsl	r2, r0, #6
   74f9c:	orr	r0, r1, r0, asr #2
   74fa0:	strb	r0, [r6, r5]
   74fa4:	mov	r5, r4
   74fa8:	strb	r2, [r6, r4]
   74fac:	mov	r4, #3
   74fb0:	b	74ee4 <__read_chk@plt+0x6ea60>
   74fb4:	lsl	r3, r3, #1
   74fb8:	ldrh	r3, [r0, r3]
   74fbc:	tst	r3, #8192	; 0x2000
   74fc0:	beq	74fe4 <__read_chk@plt+0x6eb60>
   74fc4:	ldrb	r3, [r2], #1
   74fc8:	cmp	r3, #0
   74fcc:	bne	74fb4 <__read_chk@plt+0x6eb30>
   74fd0:	cmp	r6, #0
   74fd4:	beq	74f00 <__read_chk@plt+0x6ea7c>
   74fd8:	ldrb	r3, [r6, r5]
   74fdc:	cmp	r3, #0
   74fe0:	beq	74f00 <__read_chk@plt+0x6ea7c>
   74fe4:	mvn	r0, #0
   74fe8:	add	sp, sp, #20
   74fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   74ff0:	mov	r4, #1
   74ff4:	b	74ee4 <__read_chk@plt+0x6ea60>
   74ff8:	add	r2, r9, #2
   74ffc:	ldrb	r3, [r9, #1]
   75000:	cmp	r4, #3
   75004:	addls	pc, pc, r4, lsl #2
   75008:	b	74f00 <__read_chk@plt+0x6ea7c>
   7500c:	b	74fe4 <__read_chk@plt+0x6eb60>
   75010:	b	74fe4 <__read_chk@plt+0x6eb60>
   75014:	b	7501c <__read_chk@plt+0x6eb98>
   75018:	b	74fc8 <__read_chk@plt+0x6eb44>
   7501c:	cmp	r3, #0
   75020:	bne	75034 <__read_chk@plt+0x6ebb0>
   75024:	b	74fe4 <__read_chk@plt+0x6eb60>
   75028:	ldrb	r3, [r2], #1
   7502c:	cmp	r3, #0
   75030:	beq	74fe4 <__read_chk@plt+0x6eb60>
   75034:	lsl	r1, r3, #1
   75038:	ldrh	r1, [r0, r1]
   7503c:	tst	r1, #8192	; 0x2000
   75040:	bne	75028 <__read_chk@plt+0x6eba4>
   75044:	cmp	r3, #61	; 0x3d
   75048:	bne	74fe4 <__read_chk@plt+0x6eb60>
   7504c:	ldrb	r3, [r2]
   75050:	add	r2, r2, #1
   75054:	b	74fc8 <__read_chk@plt+0x6eb44>
   75058:	andeq	r6, r3, r8, lsl r7
   7505c:	ldrdeq	r6, [r3], -ip
   75060:	andeq	r6, r3, r0, lsl #14
   75064:	andeq	r6, r3, r8, ror #13
   75068:	ldrdeq	r6, [r3], -r8
   7506c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75070:	sub	sp, sp, #4224	; 0x1080
   75074:	ldr	lr, [pc, #372]	; 751f0 <__read_chk@plt+0x6ed6c>
   75078:	sub	sp, sp, #36	; 0x24
   7507c:	mov	r6, r0
   75080:	mov	r9, r1
   75084:	add	lr, pc, lr
   75088:	mov	sl, r2
   7508c:	ldr	r5, [pc, #352]	; 751f4 <__read_chk@plt+0x6ed70>
   75090:	add	r7, sp, #4160	; 0x1040
   75094:	ldm	lr!, {r0, r1, r2, r3}
   75098:	add	r7, r7, #60	; 0x3c
   7509c:	ldr	r8, [pc, #340]	; 751f8 <__read_chk@plt+0x6ed74>
   750a0:	add	r5, pc, r5
   750a4:	mov	ip, r7
   750a8:	add	r4, sp, #52	; 0x34
   750ac:	mov	fp, #64	; 0x40
   750b0:	ldr	r8, [r5, r8]
   750b4:	mov	r5, fp
   750b8:	stmia	ip!, {r0, r1, r2, r3}
   750bc:	ldm	lr, {r0, r1, r2, r3}
   750c0:	ldr	lr, [r8]
   750c4:	str	r8, [sp, #12]
   750c8:	stm	ip, {r0, r1, r2, r3}
   750cc:	add	r1, sp, #8192	; 0x2000
   750d0:	mov	r0, r4
   750d4:	str	lr, [r1, #-3940]	; 0xfffff09c
   750d8:	bl	75ff8 <__read_chk@plt+0x6fb74>
   750dc:	mov	r0, r4
   750e0:	mov	r1, r9
   750e4:	mov	r3, r6
   750e8:	str	fp, [sp]
   750ec:	mov	r2, fp
   750f0:	bl	76190 <__read_chk@plt+0x6fd0c>
   750f4:	mov	r0, r4
   750f8:	mov	r1, r9
   750fc:	mov	r2, #64	; 0x40
   75100:	bl	76060 <__read_chk@plt+0x6fbdc>
   75104:	mov	r0, r4
   75108:	mov	r1, r6
   7510c:	mov	r2, #64	; 0x40
   75110:	bl	76060 <__read_chk@plt+0x6fbdc>
   75114:	subs	r5, r5, #1
   75118:	bne	750f4 <__read_chk@plt+0x6ec70>
   7511c:	add	r9, sp, #16
   75120:	add	r3, sp, #4224	; 0x1080
   75124:	movw	r2, #61298	; 0xef72
   75128:	add	r3, r3, #32
   7512c:	movt	r2, #65535	; 0xffff
   75130:	add	r6, sp, #48	; 0x30
   75134:	add	fp, sp, #18
   75138:	mov	r8, r9
   7513c:	strh	r5, [r3, r2]
   75140:	mov	r0, r7
   75144:	mov	r1, #32
   75148:	mov	r2, fp
   7514c:	bl	76014 <__read_chk@plt+0x6fb90>
   75150:	str	r0, [r8, #4]!
   75154:	cmp	r8, r6
   75158:	bne	75140 <__read_chk@plt+0x6ecbc>
   7515c:	add	fp, sp, #20
   75160:	mov	r5, #64	; 0x40
   75164:	mov	r0, r4
   75168:	mov	r1, fp
   7516c:	mov	r2, #4
   75170:	bl	76428 <__read_chk@plt+0x6ffa4>
   75174:	subs	r5, r5, #1
   75178:	bne	75164 <__read_chk@plt+0x6ece0>
   7517c:	ldr	r3, [r9, #4]!
   75180:	cmp	r9, r6
   75184:	lsr	r2, r3, #24
   75188:	lsr	r1, r3, #16
   7518c:	strb	r2, [sl, #3]
   75190:	lsr	r2, r3, #8
   75194:	strb	r1, [sl, #2]
   75198:	strb	r2, [sl, #1]
   7519c:	strb	r3, [sl], #4
   751a0:	bne	7517c <__read_chk@plt+0x6ecf8>
   751a4:	mov	r0, r7
   751a8:	mov	r1, #32
   751ac:	bl	7b7fc <__read_chk@plt+0x75378>
   751b0:	add	r8, sp, #8192	; 0x2000
   751b4:	mov	r0, fp
   751b8:	mov	r1, #32
   751bc:	bl	7b7fc <__read_chk@plt+0x75378>
   751c0:	mov	r0, r4
   751c4:	movw	r1, #4168	; 0x1048
   751c8:	bl	7b7fc <__read_chk@plt+0x75378>
   751cc:	ldr	r2, [r8, #-3940]	; 0xfffff09c
   751d0:	ldr	r8, [sp, #12]
   751d4:	ldr	r3, [r8]
   751d8:	cmp	r2, r3
   751dc:	bne	751ec <__read_chk@plt+0x6ed68>
   751e0:	add	sp, sp, #4224	; 0x1080
   751e4:	add	sp, sp, #36	; 0x24
   751e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   751ec:	bl	5d64 <__stack_chk_fail@plt>
   751f0:	strdeq	r6, [r3], -r4
   751f4:	andeq	fp, r4, ip, asr r8
   751f8:	andeq	r0, r0, r8, asr #11
   751fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   75200:	sub	sp, sp, #252	; 0xfc
   75204:	ldr	r5, [pc, #716]	; 754d8 <__read_chk@plt+0x6f054>
   75208:	mov	r4, r1
   7520c:	str	r0, [sp, #4]
   75210:	mov	ip, r3
   75214:	ldr	r0, [pc, #704]	; 754dc <__read_chk@plt+0x6f058>
   75218:	add	r5, pc, r5
   7521c:	ldr	r1, [sp, #288]	; 0x120
   75220:	mov	r8, r2
   75224:	ldr	sl, [sp, #296]	; 0x128
   75228:	mov	r3, r5
   7522c:	str	r1, [sp, #36]	; 0x24
   75230:	cmp	sl, #0
   75234:	ldr	r0, [r5, r0]
   75238:	ldr	r3, [r0]
   7523c:	str	r0, [sp, #40]	; 0x28
   75240:	str	r3, [sp, #244]	; 0xf4
   75244:	beq	754cc <__read_chk@plt+0x6f048>
   75248:	sub	r3, ip, #1
   7524c:	cmp	r4, #0
   75250:	cmpne	r3, #1048576	; 0x100000
   75254:	movcc	r2, #0
   75258:	movcs	r2, #1
   7525c:	str	r2, [sp, #8]
   75260:	bcs	754cc <__read_chk@plt+0x6f048>
   75264:	ldr	r3, [sp, #292]	; 0x124
   75268:	sub	r7, r3, #1
   7526c:	cmp	r7, #1024	; 0x400
   75270:	bcs	754cc <__read_chk@plt+0x6f048>
   75274:	add	r0, ip, #4
   75278:	str	r0, [sp, #16]
   7527c:	ldr	r1, [sp, #16]
   75280:	mov	r0, #1
   75284:	str	ip, [sp]
   75288:	bl	5f80 <calloc@plt>
   7528c:	ldr	ip, [sp]
   75290:	cmp	r0, #0
   75294:	str	r0, [sp, #12]
   75298:	beq	754cc <__read_chk@plt+0x6f048>
   7529c:	ldr	r1, [sp, #292]	; 0x124
   752a0:	add	r2, r0, ip
   752a4:	str	r2, [sp, #20]
   752a8:	add	r9, sp, #116	; 0x74
   752ac:	add	fp, r1, #31
   752b0:	add	r6, sp, #180	; 0xb4
   752b4:	add	r5, sp, #84	; 0x54
   752b8:	lsr	fp, fp, #5
   752bc:	add	r0, fp, r7
   752c0:	sub	r3, fp, #1
   752c4:	mov	r1, fp
   752c8:	str	r3, [sp, #44]	; 0x2c
   752cc:	bl	7c740 <__read_chk@plt+0x762bc>
   752d0:	ldr	ip, [sp]
   752d4:	mov	r1, r8
   752d8:	mov	r2, ip
   752dc:	mov	r7, r0
   752e0:	ldr	r0, [sp, #12]
   752e4:	bl	6010 <memcpy@plt>
   752e8:	mov	r2, r4
   752ec:	ldr	r1, [sp, #4]
   752f0:	mov	r0, r9
   752f4:	ldr	r3, [sp, #8]
   752f8:	add	r4, sp, #52	; 0x34
   752fc:	bl	5780c <__read_chk@plt+0x51388>
   75300:	ldr	ip, [sp]
   75304:	ldr	r1, [sp, #292]	; 0x124
   75308:	ldr	r0, [sp, #12]
   7530c:	add	r2, ip, #1
   75310:	add	r3, ip, #2
   75314:	add	ip, ip, #3
   75318:	add	r2, r0, r2
   7531c:	add	r3, r0, r3
   75320:	str	r2, [sp, #24]
   75324:	add	ip, r0, ip
   75328:	mov	r2, #1
   7532c:	str	r3, [sp, #28]
   75330:	str	ip, [sp, #32]
   75334:	str	r1, [sp, #8]
   75338:	str	r2, [sp, #4]
   7533c:	ldr	r0, [sp, #4]
   75340:	ldr	r1, [sp, #20]
   75344:	lsr	r3, r0, #24
   75348:	lsr	r2, r0, #16
   7534c:	strb	r3, [r1]
   75350:	lsr	r3, r0, #8
   75354:	ldr	r1, [sp, #28]
   75358:	ldr	r0, [sp, #24]
   7535c:	strb	r2, [r0]
   75360:	mov	r0, r6
   75364:	strb	r3, [r1]
   75368:	ldr	r2, [sp, #4]
   7536c:	ldr	r3, [sp, #32]
   75370:	ldr	r1, [sp, #12]
   75374:	strb	r2, [r3]
   75378:	mov	r3, #0
   7537c:	ldr	r2, [sp, #16]
   75380:	bl	5780c <__read_chk@plt+0x51388>
   75384:	mov	r0, r9
   75388:	mov	r1, r6
   7538c:	mov	r2, r5
   75390:	bl	7506c <__read_chk@plt+0x6ebe8>
   75394:	mov	lr, r5
   75398:	ldm	lr!, {r0, r1, r2, r3}
   7539c:	mov	ip, r4
   753a0:	cmp	sl, #1
   753a4:	movhi	r8, #1
   753a8:	stmia	ip!, {r0, r1, r2, r3}
   753ac:	ldm	lr, {r0, r1, r2, r3}
   753b0:	stm	ip, {r0, r1, r2, r3}
   753b4:	bls	75408 <__read_chk@plt+0x6ef84>
   753b8:	mov	r3, #0
   753bc:	mov	r1, r5
   753c0:	mov	r2, #32
   753c4:	mov	r0, r6
   753c8:	bl	5780c <__read_chk@plt+0x51388>
   753cc:	mov	r0, r9
   753d0:	mov	r1, r6
   753d4:	mov	r2, r5
   753d8:	bl	7506c <__read_chk@plt+0x6ebe8>
   753dc:	mov	r3, #0
   753e0:	ldrb	r2, [r4, r3]
   753e4:	ldrb	r1, [r5, r3]
   753e8:	eor	r2, r1, r2
   753ec:	strb	r2, [r4, r3]
   753f0:	add	r3, r3, #1
   753f4:	cmp	r3, #32
   753f8:	bne	753e0 <__read_chk@plt+0x6ef5c>
   753fc:	add	r8, r8, #1
   75400:	cmp	r8, sl
   75404:	bne	753b8 <__read_chk@plt+0x6ef34>
   75408:	ldr	r0, [sp, #8]
   7540c:	cmp	r7, r0
   75410:	movcs	r7, r0
   75414:	cmp	r7, #0
   75418:	moveq	r3, r7
   7541c:	beq	75474 <__read_chk@plt+0x6eff0>
   75420:	ldr	r2, [sp, #4]
   75424:	ldr	r3, [sp, #292]	; 0x124
   75428:	sub	r1, r2, #1
   7542c:	cmp	r3, r1
   75430:	bls	754c4 <__read_chk@plt+0x6f040>
   75434:	ldr	r0, [sp, #44]	; 0x2c
   75438:	mov	r3, #0
   7543c:	ldr	ip, [sp, #36]	; 0x24
   75440:	add	r2, r0, r2
   75444:	ldr	lr, [sp, #292]	; 0x124
   75448:	b	75460 <__read_chk@plt+0x6efdc>
   7544c:	cmp	lr, r2
   75450:	add	r0, r2, fp
   75454:	bls	75474 <__read_chk@plt+0x6eff0>
   75458:	mov	r1, r2
   7545c:	mov	r2, r0
   75460:	ldrb	r0, [r4, r3]
   75464:	add	r3, r3, #1
   75468:	cmp	r3, r7
   7546c:	strb	r0, [ip, r1]
   75470:	bne	7544c <__read_chk@plt+0x6efc8>
   75474:	ldr	r1, [sp, #8]
   75478:	ldr	r2, [sp, #4]
   7547c:	subs	r1, r1, r3
   75480:	str	r1, [sp, #8]
   75484:	add	r2, r2, #1
   75488:	str	r2, [sp, #4]
   7548c:	bne	7533c <__read_chk@plt+0x6eeb8>
   75490:	mov	r0, r4
   75494:	mov	r1, #32
   75498:	bl	7b7fc <__read_chk@plt+0x75378>
   7549c:	ldr	r0, [sp, #12]
   754a0:	bl	55a8 <free@plt>
   754a4:	ldr	r0, [sp, #8]
   754a8:	ldr	r1, [sp, #40]	; 0x28
   754ac:	ldr	r2, [sp, #244]	; 0xf4
   754b0:	ldr	r3, [r1]
   754b4:	cmp	r2, r3
   754b8:	bne	754d4 <__read_chk@plt+0x6f050>
   754bc:	add	sp, sp, #252	; 0xfc
   754c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   754c4:	mov	r3, #0
   754c8:	b	75474 <__read_chk@plt+0x6eff0>
   754cc:	mvn	r0, #0
   754d0:	b	754a8 <__read_chk@plt+0x6f024>
   754d4:	bl	5d64 <__stack_chk_fail@plt>
   754d8:	andeq	fp, r4, r4, ror #13
   754dc:	andeq	r0, r0, r8, asr #11
   754e0:	ldr	r2, [pc, #360]	; 75650 <__read_chk@plt+0x6f1cc>
   754e4:	ldr	r3, [pc, #360]	; 75654 <__read_chk@plt+0x6f1d0>
   754e8:	add	r2, pc, r2
   754ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   754f0:	subs	r6, r1, #0
   754f4:	ldr	r9, [r2, r3]
   754f8:	sub	sp, sp, #136	; 0x88
   754fc:	mov	r4, #128	; 0x80
   75500:	mov	r8, r0
   75504:	str	r4, [sp]
   75508:	mov	r0, r2
   7550c:	ldr	r3, [r9]
   75510:	ldrhne	r4, [r6]
   75514:	str	r3, [sp, #132]	; 0x84
   75518:	beq	75600 <__read_chk@plt+0x6f17c>
   7551c:	cmp	r4, #2
   75520:	addeq	r7, r6, #2
   75524:	moveq	r3, #16
   75528:	streq	r3, [sp]
   7552c:	beq	75544 <__read_chk@plt+0x6f0c0>
   75530:	cmp	r4, #10
   75534:	bne	755ec <__read_chk@plt+0x6f168>
   75538:	add	r7, r6, #2
   7553c:	mov	r3, #28
   75540:	str	r3, [sp]
   75544:	strh	r4, [r6]
   75548:	ldrh	r3, [r7]
   7554c:	lsl	r4, r3, #8
   75550:	orr	r3, r4, r3, lsr #8
   75554:	uxth	r4, r3
   75558:	cmp	r4, #0
   7555c:	beq	755d8 <__read_chk@plt+0x6f154>
   75560:	mov	r5, #424	; 0x1a8
   75564:	b	75580 <__read_chk@plt+0x6f0fc>
   75568:	add	r4, r4, #1
   7556c:	uxth	r4, r4
   75570:	cmp	r4, #1024	; 0x400
   75574:	movcs	r4, #600	; 0x258
   75578:	subs	r5, r5, #1
   7557c:	beq	755bc <__read_chk@plt+0x6f138>
   75580:	lsl	r3, r4, #8
   75584:	mov	r0, r8
   75588:	orr	r3, r3, r4, lsr #8
   7558c:	mov	r1, r6
   75590:	strh	r3, [r7]
   75594:	ldr	r2, [sp]
   75598:	bl	5c74 <bind@plt>
   7559c:	subs	sl, r0, #0
   755a0:	beq	755bc <__read_chk@plt+0x6f138>
   755a4:	bge	75568 <__read_chk@plt+0x6f0e4>
   755a8:	bl	6214 <__errno_location@plt>
   755ac:	ldr	r3, [r0]
   755b0:	cmp	r3, #22
   755b4:	cmpne	r3, #98	; 0x62
   755b8:	beq	75568 <__read_chk@plt+0x6f0e4>
   755bc:	ldr	r2, [sp, #132]	; 0x84
   755c0:	mov	r0, sl
   755c4:	ldr	r3, [r9]
   755c8:	cmp	r2, r3
   755cc:	bne	7564c <__read_chk@plt+0x6f1c8>
   755d0:	add	sp, sp, #136	; 0x88
   755d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   755d8:	mov	r0, #424	; 0x1a8
   755dc:	bl	746c8 <__read_chk@plt+0x6e244>
   755e0:	add	r0, r0, #600	; 0x258
   755e4:	uxth	r4, r0
   755e8:	b	75560 <__read_chk@plt+0x6f0dc>
   755ec:	bl	6214 <__errno_location@plt>
   755f0:	mvn	sl, #0
   755f4:	mov	r3, #96	; 0x60
   755f8:	str	r3, [r0]
   755fc:	b	755bc <__read_chk@plt+0x6f138>
   75600:	add	r5, sp, #4
   75604:	mov	r2, r4
   75608:	mov	r0, r5
   7560c:	bl	5944 <memset@plt>
   75610:	mov	r0, r8
   75614:	mov	r1, r5
   75618:	mov	r2, sp
   7561c:	bl	6340 <getsockname@plt>
   75620:	cmn	r0, #1
   75624:	mov	sl, r0
   75628:	beq	755bc <__read_chk@plt+0x6f138>
   7562c:	mov	r1, r6
   75630:	mov	r3, r4
   75634:	mov	r0, r5
   75638:	ldr	r2, [sp]
   7563c:	mov	r6, r5
   75640:	ldrh	r4, [sp, #4]
   75644:	bl	60e8 <__memset_chk@plt>
   75648:	b	7551c <__read_chk@plt+0x6f098>
   7564c:	bl	5d64 <__stack_chk_fail@plt>
   75650:	andeq	fp, r4, r4, lsl r4
   75654:	andeq	r0, r0, r8, asr #11
   75658:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   7565c:	mov	r3, #4096	; 0x1000
   75660:	sub	sp, sp, #8
   75664:	ldr	r3, [r0, r3]
   75668:	ldr	r5, [r1]
   7566c:	str	r2, [sp]
   75670:	movw	r2, #4100	; 0x1004
   75674:	eor	r5, r5, r3
   75678:	ldr	sl, [sp]
   7567c:	ubfx	r7, r5, #16, #8
   75680:	ldr	r6, [r0, r2]
   75684:	lsr	ip, r5, #24
   75688:	ubfx	r2, r5, #8, #8
   7568c:	add	r7, r7, #256	; 0x100
   75690:	ldr	r4, [sl]
   75694:	add	r2, r2, #512	; 0x200
   75698:	uxtb	r3, r5
   7569c:	ldr	r7, [r0, r7, lsl #2]
   756a0:	add	r3, r3, #768	; 0x300
   756a4:	ldr	ip, [r0, ip, lsl #2]
   756a8:	eor	r6, r6, r4
   756ac:	ldr	r4, [r0, r2, lsl #2]
   756b0:	movw	r2, #4104	; 0x1008
   756b4:	ldr	r3, [r0, r3, lsl #2]
   756b8:	add	ip, r7, ip
   756bc:	eor	ip, ip, r4
   756c0:	ldr	r2, [r0, r2]
   756c4:	add	ip, ip, r3
   756c8:	movw	r3, #4108	; 0x100c
   756cc:	eor	r6, r6, ip
   756d0:	eor	r5, r5, r2
   756d4:	ubfx	ip, r6, #16, #8
   756d8:	ubfx	r4, r6, #8, #8
   756dc:	add	ip, ip, #256	; 0x100
   756e0:	lsr	r2, r6, #24
   756e4:	add	r4, r4, #512	; 0x200
   756e8:	uxtb	r7, r6
   756ec:	ldr	r9, [r0, ip, lsl #2]
   756f0:	add	r7, r7, #768	; 0x300
   756f4:	ldr	r2, [r0, r2, lsl #2]
   756f8:	movw	ip, #4112	; 0x1010
   756fc:	ldr	r8, [r0, r4, lsl #2]
   75700:	movw	r4, #4116	; 0x1014
   75704:	ldr	r7, [r0, r7, lsl #2]
   75708:	add	r2, r9, r2
   7570c:	eor	r2, r2, r8
   75710:	ldr	r3, [r0, r3]
   75714:	add	r2, r2, r7
   75718:	ldr	r7, [r0, ip]
   7571c:	eor	r5, r5, r2
   75720:	eor	r6, r6, r3
   75724:	ubfx	r8, r5, #16, #8
   75728:	ubfx	r2, r5, #8, #8
   7572c:	lsr	r3, r5, #24
   75730:	add	r8, r8, #256	; 0x100
   75734:	add	r2, r2, #512	; 0x200
   75738:	uxtb	ip, r5
   7573c:	ldr	r8, [r0, r8, lsl #2]
   75740:	add	ip, ip, #768	; 0x300
   75744:	ldr	r3, [r0, r3, lsl #2]
   75748:	eor	r5, r5, r7
   7574c:	ldr	r7, [r0, r2, lsl #2]
   75750:	movw	r2, #4120	; 0x1018
   75754:	ldr	ip, [r0, ip, lsl #2]
   75758:	add	r3, r8, r3
   7575c:	eor	r3, r3, r7
   75760:	ldr	r9, [r0, r2]
   75764:	add	r3, r3, ip
   75768:	ldr	r7, [r0, r4]
   7576c:	eor	r6, r6, r3
   75770:	add	r4, r4, #8
   75774:	ubfx	r3, r6, #16, #8
   75778:	ubfx	r2, r6, #8, #8
   7577c:	lsr	r8, r6, #24
   75780:	add	r3, r3, #256	; 0x100
   75784:	add	r2, r2, #512	; 0x200
   75788:	uxtb	ip, r6
   7578c:	ldr	r8, [r0, r8, lsl #2]
   75790:	add	ip, ip, #768	; 0x300
   75794:	ldr	r3, [r0, r3, lsl #2]
   75798:	eor	r6, r6, r7
   7579c:	ldr	r7, [r0, r2, lsl #2]
   757a0:	movw	r2, #4128	; 0x1020
   757a4:	ldr	ip, [r0, ip, lsl #2]
   757a8:	add	r3, r3, r8
   757ac:	eor	r3, r3, r7
   757b0:	ldr	fp, [r0, r4]
   757b4:	add	r3, r3, ip
   757b8:	ldr	r4, [r0, r2]
   757bc:	eor	r5, r5, r3
   757c0:	add	r2, r2, #4
   757c4:	ubfx	r8, r5, #16, #8
   757c8:	ubfx	r3, r5, #8, #8
   757cc:	lsr	r7, r5, #24
   757d0:	add	r8, r8, #256	; 0x100
   757d4:	add	r3, r3, #512	; 0x200
   757d8:	uxtb	ip, r5
   757dc:	ldr	r8, [r0, r8, lsl #2]
   757e0:	add	ip, ip, #768	; 0x300
   757e4:	ldr	r7, [r0, r7, lsl #2]
   757e8:	eor	r5, r5, r9
   757ec:	ldr	sl, [r0, r3, lsl #2]
   757f0:	movw	r9, #4136	; 0x1028
   757f4:	ldr	r3, [r0, ip, lsl #2]
   757f8:	add	r7, r8, r7
   757fc:	eor	sl, r7, sl
   75800:	ldr	ip, [r0, r2]
   75804:	add	r3, sl, r3
   75808:	ldr	r2, [r0, r9]
   7580c:	eor	r3, r6, r3
   75810:	movw	r6, #4140	; 0x102c
   75814:	ubfx	r9, r3, #16, #8
   75818:	ubfx	sl, r3, #8, #8
   7581c:	lsr	r8, r3, #24
   75820:	add	r9, r9, #256	; 0x100
   75824:	uxtb	r7, r3
   75828:	add	sl, sl, #512	; 0x200
   7582c:	ldr	r9, [r0, r9, lsl #2]
   75830:	add	r7, r7, #768	; 0x300
   75834:	ldr	r8, [r0, r8, lsl #2]
   75838:	eor	r3, r3, fp
   7583c:	ldr	sl, [r0, sl, lsl #2]
   75840:	ldr	r7, [r0, r7, lsl #2]
   75844:	add	r8, r9, r8
   75848:	eor	r8, r8, sl
   7584c:	ldr	r6, [r0, r6]
   75850:	add	r8, r8, r7
   75854:	movw	r7, #4144	; 0x1030
   75858:	eor	r5, r5, r8
   7585c:	ldr	fp, [r0, r7]
   75860:	ubfx	r9, r5, #16, #8
   75864:	ubfx	sl, r5, #8, #8
   75868:	lsr	r8, r5, #24
   7586c:	add	r9, r9, #256	; 0x100
   75870:	add	sl, sl, #512	; 0x200
   75874:	uxtb	r7, r5
   75878:	ldr	r9, [r0, r9, lsl #2]
   7587c:	eor	r4, r5, r4
   75880:	ldr	r8, [r0, r8, lsl #2]
   75884:	add	r7, r7, #768	; 0x300
   75888:	ldr	r5, [r0, sl, lsl #2]
   7588c:	add	r8, r9, r8
   75890:	ldr	r7, [r0, r7, lsl #2]
   75894:	eor	r8, r8, r5
   75898:	movw	r5, #4148	; 0x1034
   7589c:	ldr	r5, [r0, r5]
   758a0:	add	r8, r8, r7
   758a4:	eor	r3, r3, r8
   758a8:	movw	r7, #4152	; 0x1038
   758ac:	ubfx	r9, r3, #8, #8
   758b0:	eor	ip, r3, ip
   758b4:	str	r5, [sp, #4]
   758b8:	ubfx	r5, r3, #16, #8
   758bc:	add	r5, r5, #256	; 0x100
   758c0:	lsr	r8, r3, #24
   758c4:	add	r9, r9, #512	; 0x200
   758c8:	uxtb	r3, r3
   758cc:	ldr	sl, [r0, r5, lsl #2]
   758d0:	add	r3, r3, #768	; 0x300
   758d4:	ldr	r8, [r0, r8, lsl #2]
   758d8:	ldr	r9, [r0, r9, lsl #2]
   758dc:	ldr	r3, [r0, r3, lsl #2]
   758e0:	add	sl, sl, r8
   758e4:	eor	sl, sl, r9
   758e8:	ldr	r7, [r0, r7]
   758ec:	add	r5, sl, r3
   758f0:	movw	r8, #4156	; 0x103c
   758f4:	eor	r5, r4, r5
   758f8:	ldr	r8, [r0, r8]
   758fc:	ubfx	r9, r5, #16, #8
   75900:	ubfx	sl, r5, #8, #8
   75904:	lsr	r3, r5, #24
   75908:	add	r9, r9, #256	; 0x100
   7590c:	eor	r2, r5, r2
   75910:	add	sl, sl, #512	; 0x200
   75914:	uxtb	r5, r5
   75918:	ldr	r3, [r0, r3, lsl #2]
   7591c:	ldr	r9, [r0, r9, lsl #2]
   75920:	add	r5, r5, #768	; 0x300
   75924:	ldr	r4, [r0, sl, lsl #2]
   75928:	mov	sl, #4160	; 0x1040
   7592c:	ldr	r5, [r0, r5, lsl #2]
   75930:	add	r9, r9, r3
   75934:	eor	r3, r9, r4
   75938:	ldr	r4, [r0, sl]
   7593c:	add	r3, r3, r5
   75940:	add	sl, sl, #4
   75944:	eor	ip, ip, r3
   75948:	ubfx	r5, ip, #16, #8
   7594c:	ubfx	r9, ip, #8, #8
   75950:	lsr	r3, ip, #24
   75954:	add	r5, r5, #256	; 0x100
   75958:	eor	r6, ip, r6
   7595c:	add	r9, r9, #512	; 0x200
   75960:	uxtb	ip, ip
   75964:	ldr	r3, [r0, r3, lsl #2]
   75968:	ldr	r5, [r0, r5, lsl #2]
   7596c:	add	ip, ip, #768	; 0x300
   75970:	ldr	r9, [r0, r9, lsl #2]
   75974:	ldr	ip, [r0, ip, lsl #2]
   75978:	add	r5, r5, r3
   7597c:	eor	r9, r5, r9
   75980:	ldr	r3, [r0, sl]
   75984:	add	r9, r9, ip
   75988:	ldr	sl, [sp, #4]
   7598c:	eor	r2, r2, r9
   75990:	ubfx	r5, r2, #16, #8
   75994:	ubfx	r9, r2, #8, #8
   75998:	lsr	ip, r2, #24
   7599c:	add	r5, r5, #256	; 0x100
   759a0:	eor	fp, r2, fp
   759a4:	add	r9, r9, #512	; 0x200
   759a8:	uxtb	r2, r2
   759ac:	ldr	ip, [r0, ip, lsl #2]
   759b0:	ldr	r5, [r0, r5, lsl #2]
   759b4:	add	r2, r2, #768	; 0x300
   759b8:	ldr	r9, [r0, r9, lsl #2]
   759bc:	ldr	r2, [r0, r2, lsl #2]
   759c0:	add	r5, r5, ip
   759c4:	eor	r9, r5, r9
   759c8:	add	r9, r9, r2
   759cc:	eor	r6, r6, r9
   759d0:	ubfx	r5, r6, #16, #8
   759d4:	ubfx	r9, r6, #8, #8
   759d8:	lsr	ip, r6, #24
   759dc:	add	r5, r5, #256	; 0x100
   759e0:	uxtb	r2, r6
   759e4:	add	r9, r9, #512	; 0x200
   759e8:	ldr	r5, [r0, r5, lsl #2]
   759ec:	add	r2, r2, #768	; 0x300
   759f0:	ldr	ip, [r0, ip, lsl #2]
   759f4:	eor	r6, r6, sl
   759f8:	ldr	r9, [r0, r9, lsl #2]
   759fc:	ldr	r2, [r0, r2, lsl #2]
   75a00:	add	ip, r5, ip
   75a04:	eor	ip, ip, r9
   75a08:	add	ip, ip, r2
   75a0c:	eor	fp, fp, ip
   75a10:	ubfx	r5, fp, #16, #8
   75a14:	ubfx	r9, fp, #8, #8
   75a18:	lsr	ip, fp, #24
   75a1c:	add	r5, r5, #256	; 0x100
   75a20:	add	r9, r9, #512	; 0x200
   75a24:	uxtb	r2, fp
   75a28:	ldr	r5, [r0, r5, lsl #2]
   75a2c:	add	r2, r2, #768	; 0x300
   75a30:	ldr	ip, [r0, ip, lsl #2]
   75a34:	eor	fp, fp, r7
   75a38:	ldr	r7, [r0, r9, lsl #2]
   75a3c:	ldr	r2, [r0, r2, lsl #2]
   75a40:	add	ip, r5, ip
   75a44:	eor	ip, ip, r7
   75a48:	add	ip, ip, r2
   75a4c:	eor	r6, r6, ip
   75a50:	ubfx	r7, r6, #16, #8
   75a54:	ubfx	ip, r6, #8, #8
   75a58:	lsr	r5, r6, #24
   75a5c:	add	r7, r7, #256	; 0x100
   75a60:	uxtb	r2, r6
   75a64:	add	ip, ip, #512	; 0x200
   75a68:	ldr	r5, [r0, r5, lsl #2]
   75a6c:	add	r2, r2, #768	; 0x300
   75a70:	ldr	r7, [r0, r7, lsl #2]
   75a74:	eor	r8, r6, r8
   75a78:	ldr	ip, [r0, ip, lsl #2]
   75a7c:	ldr	r2, [r0, r2, lsl #2]
   75a80:	add	r7, r7, r5
   75a84:	eor	r7, r7, ip
   75a88:	add	r7, r7, r2
   75a8c:	eor	r7, fp, r7
   75a90:	ubfx	r5, r7, #16, #8
   75a94:	ubfx	r6, r7, #8, #8
   75a98:	lsr	r2, r7, #24
   75a9c:	add	r5, r5, #256	; 0x100
   75aa0:	add	r6, r6, #512	; 0x200
   75aa4:	uxtb	ip, r7
   75aa8:	ldr	r5, [r0, r5, lsl #2]
   75aac:	add	ip, ip, #768	; 0x300
   75ab0:	ldr	r2, [r0, r2, lsl #2]
   75ab4:	eor	r7, r7, r4
   75ab8:	ldr	r4, [r0, r6, lsl #2]
   75abc:	ldr	ip, [r0, ip, lsl #2]
   75ac0:	add	r2, r5, r2
   75ac4:	eor	r2, r2, r4
   75ac8:	add	r2, r2, ip
   75acc:	eor	r8, r8, r2
   75ad0:	ubfx	r5, r8, #16, #8
   75ad4:	ubfx	ip, r8, #8, #8
   75ad8:	lsr	r4, r8, #24
   75adc:	add	r5, r5, #256	; 0x100
   75ae0:	add	ip, ip, #512	; 0x200
   75ae4:	uxtb	r2, r8
   75ae8:	ldr	r5, [r0, r5, lsl #2]
   75aec:	add	r2, r2, #768	; 0x300
   75af0:	ldr	r4, [r0, r4, lsl #2]
   75af4:	eor	r8, r8, r3
   75af8:	ldr	ip, [r0, ip, lsl #2]
   75afc:	add	r3, r5, r4
   75b00:	ldr	r2, [r0, r2, lsl #2]
   75b04:	eor	r3, r3, ip
   75b08:	str	r8, [r1]
   75b0c:	ldr	ip, [sp]
   75b10:	add	r3, r3, r2
   75b14:	eor	r7, r7, r3
   75b18:	str	r7, [ip]
   75b1c:	add	sp, sp, #8
   75b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   75b24:	bx	lr
   75b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   75b2c:	movw	r3, #4164	; 0x1044
   75b30:	sub	sp, sp, #8
   75b34:	ldr	r3, [r0, r3]
   75b38:	ldr	r5, [r1]
   75b3c:	str	r2, [sp]
   75b40:	mov	r2, #4160	; 0x1040
   75b44:	eor	r5, r5, r3
   75b48:	ldr	sl, [sp]
   75b4c:	ubfx	r7, r5, #16, #8
   75b50:	ldr	r6, [r0, r2]
   75b54:	lsr	ip, r5, #24
   75b58:	ubfx	r2, r5, #8, #8
   75b5c:	add	r7, r7, #256	; 0x100
   75b60:	ldr	r4, [sl]
   75b64:	add	r2, r2, #512	; 0x200
   75b68:	uxtb	r3, r5
   75b6c:	ldr	r7, [r0, r7, lsl #2]
   75b70:	add	r3, r3, #768	; 0x300
   75b74:	ldr	ip, [r0, ip, lsl #2]
   75b78:	eor	r6, r6, r4
   75b7c:	ldr	r4, [r0, r2, lsl #2]
   75b80:	movw	r2, #4156	; 0x103c
   75b84:	ldr	r3, [r0, r3, lsl #2]
   75b88:	add	ip, r7, ip
   75b8c:	eor	ip, ip, r4
   75b90:	ldr	r2, [r0, r2]
   75b94:	add	ip, ip, r3
   75b98:	movw	r3, #4152	; 0x1038
   75b9c:	eor	r6, r6, ip
   75ba0:	eor	r5, r5, r2
   75ba4:	ubfx	ip, r6, #16, #8
   75ba8:	ubfx	r4, r6, #8, #8
   75bac:	add	ip, ip, #256	; 0x100
   75bb0:	lsr	r2, r6, #24
   75bb4:	add	r4, r4, #512	; 0x200
   75bb8:	uxtb	r7, r6
   75bbc:	ldr	r9, [r0, ip, lsl #2]
   75bc0:	add	r7, r7, #768	; 0x300
   75bc4:	ldr	r2, [r0, r2, lsl #2]
   75bc8:	movw	ip, #4148	; 0x1034
   75bcc:	ldr	r8, [r0, r4, lsl #2]
   75bd0:	movw	r4, #4144	; 0x1030
   75bd4:	ldr	r7, [r0, r7, lsl #2]
   75bd8:	add	r2, r9, r2
   75bdc:	eor	r2, r2, r8
   75be0:	ldr	r3, [r0, r3]
   75be4:	add	r2, r2, r7
   75be8:	ldr	r7, [r0, ip]
   75bec:	eor	r5, r5, r2
   75bf0:	eor	r6, r6, r3
   75bf4:	ubfx	r8, r5, #16, #8
   75bf8:	ubfx	r2, r5, #8, #8
   75bfc:	lsr	r3, r5, #24
   75c00:	add	r8, r8, #256	; 0x100
   75c04:	add	r2, r2, #512	; 0x200
   75c08:	uxtb	ip, r5
   75c0c:	ldr	r8, [r0, r8, lsl #2]
   75c10:	add	ip, ip, #768	; 0x300
   75c14:	ldr	r3, [r0, r3, lsl #2]
   75c18:	eor	r5, r5, r7
   75c1c:	ldr	r7, [r0, r2, lsl #2]
   75c20:	movw	r2, #4140	; 0x102c
   75c24:	ldr	ip, [r0, ip, lsl #2]
   75c28:	add	r3, r8, r3
   75c2c:	eor	r3, r3, r7
   75c30:	ldr	r9, [r0, r2]
   75c34:	add	r3, r3, ip
   75c38:	ldr	r7, [r0, r4]
   75c3c:	eor	r6, r6, r3
   75c40:	movw	r4, #4136	; 0x1028
   75c44:	ubfx	r3, r6, #16, #8
   75c48:	ubfx	r2, r6, #8, #8
   75c4c:	lsr	r8, r6, #24
   75c50:	add	r3, r3, #256	; 0x100
   75c54:	add	r2, r2, #512	; 0x200
   75c58:	uxtb	ip, r6
   75c5c:	ldr	r8, [r0, r8, lsl #2]
   75c60:	add	ip, ip, #768	; 0x300
   75c64:	ldr	r3, [r0, r3, lsl #2]
   75c68:	eor	r6, r6, r7
   75c6c:	ldr	r7, [r0, r2, lsl #2]
   75c70:	movw	r2, #4132	; 0x1024
   75c74:	ldr	ip, [r0, ip, lsl #2]
   75c78:	add	r3, r3, r8
   75c7c:	eor	r3, r3, r7
   75c80:	ldr	fp, [r0, r4]
   75c84:	add	r3, r3, ip
   75c88:	ldr	r4, [r0, r2]
   75c8c:	eor	r5, r5, r3
   75c90:	movw	r2, #4128	; 0x1020
   75c94:	ubfx	r8, r5, #16, #8
   75c98:	ubfx	r3, r5, #8, #8
   75c9c:	lsr	r7, r5, #24
   75ca0:	add	r8, r8, #256	; 0x100
   75ca4:	add	r3, r3, #512	; 0x200
   75ca8:	uxtb	ip, r5
   75cac:	ldr	r8, [r0, r8, lsl #2]
   75cb0:	add	ip, ip, #768	; 0x300
   75cb4:	ldr	r7, [r0, r7, lsl #2]
   75cb8:	eor	r5, r5, r9
   75cbc:	ldr	sl, [r0, r3, lsl #2]
   75cc0:	movw	r9, #4124	; 0x101c
   75cc4:	ldr	r3, [r0, ip, lsl #2]
   75cc8:	add	r7, r8, r7
   75ccc:	eor	sl, r7, sl
   75cd0:	ldr	ip, [r0, r2]
   75cd4:	add	r3, sl, r3
   75cd8:	ldr	r2, [r0, r9]
   75cdc:	eor	r3, r6, r3
   75ce0:	movw	r6, #4120	; 0x1018
   75ce4:	ubfx	r9, r3, #16, #8
   75ce8:	ubfx	sl, r3, #8, #8
   75cec:	lsr	r8, r3, #24
   75cf0:	add	r9, r9, #256	; 0x100
   75cf4:	uxtb	r7, r3
   75cf8:	add	sl, sl, #512	; 0x200
   75cfc:	ldr	r9, [r0, r9, lsl #2]
   75d00:	add	r7, r7, #768	; 0x300
   75d04:	ldr	r8, [r0, r8, lsl #2]
   75d08:	eor	r3, r3, fp
   75d0c:	ldr	sl, [r0, sl, lsl #2]
   75d10:	ldr	r7, [r0, r7, lsl #2]
   75d14:	add	r8, r9, r8
   75d18:	eor	r8, r8, sl
   75d1c:	ldr	r6, [r0, r6]
   75d20:	add	r8, r8, r7
   75d24:	movw	r7, #4116	; 0x1014
   75d28:	eor	r5, r5, r8
   75d2c:	ldr	fp, [r0, r7]
   75d30:	ubfx	r9, r5, #16, #8
   75d34:	ubfx	sl, r5, #8, #8
   75d38:	lsr	r8, r5, #24
   75d3c:	add	r9, r9, #256	; 0x100
   75d40:	add	sl, sl, #512	; 0x200
   75d44:	uxtb	r7, r5
   75d48:	ldr	r9, [r0, r9, lsl #2]
   75d4c:	eor	r4, r5, r4
   75d50:	ldr	r8, [r0, r8, lsl #2]
   75d54:	add	r7, r7, #768	; 0x300
   75d58:	ldr	r5, [r0, sl, lsl #2]
   75d5c:	add	r8, r9, r8
   75d60:	ldr	r7, [r0, r7, lsl #2]
   75d64:	eor	r8, r8, r5
   75d68:	movw	r5, #4112	; 0x1010
   75d6c:	ldr	r5, [r0, r5]
   75d70:	add	r8, r8, r7
   75d74:	eor	r3, r3, r8
   75d78:	movw	r7, #4108	; 0x100c
   75d7c:	ubfx	r9, r3, #8, #8
   75d80:	eor	ip, r3, ip
   75d84:	str	r5, [sp, #4]
   75d88:	ubfx	r5, r3, #16, #8
   75d8c:	add	r5, r5, #256	; 0x100
   75d90:	lsr	r8, r3, #24
   75d94:	add	r9, r9, #512	; 0x200
   75d98:	uxtb	r3, r3
   75d9c:	ldr	sl, [r0, r5, lsl #2]
   75da0:	add	r3, r3, #768	; 0x300
   75da4:	ldr	r8, [r0, r8, lsl #2]
   75da8:	ldr	r9, [r0, r9, lsl #2]
   75dac:	ldr	r3, [r0, r3, lsl #2]
   75db0:	add	sl, sl, r8
   75db4:	eor	sl, sl, r9
   75db8:	ldr	r7, [r0, r7]
   75dbc:	add	r5, sl, r3
   75dc0:	movw	r8, #4104	; 0x1008
   75dc4:	eor	r5, r4, r5
   75dc8:	ldr	r8, [r0, r8]
   75dcc:	ubfx	r9, r5, #16, #8
   75dd0:	ubfx	sl, r5, #8, #8
   75dd4:	lsr	r3, r5, #24
   75dd8:	add	r9, r9, #256	; 0x100
   75ddc:	eor	r2, r5, r2
   75de0:	add	sl, sl, #512	; 0x200
   75de4:	uxtb	r5, r5
   75de8:	ldr	r3, [r0, r3, lsl #2]
   75dec:	ldr	r9, [r0, r9, lsl #2]
   75df0:	add	r5, r5, #768	; 0x300
   75df4:	ldr	r4, [r0, sl, lsl #2]
   75df8:	movw	sl, #4100	; 0x1004
   75dfc:	ldr	r5, [r0, r5, lsl #2]
   75e00:	add	r9, r9, r3
   75e04:	eor	r3, r9, r4
   75e08:	ldr	r4, [r0, sl]
   75e0c:	add	r3, r3, r5
   75e10:	mov	sl, #4096	; 0x1000
   75e14:	eor	ip, ip, r3
   75e18:	ubfx	r5, ip, #16, #8
   75e1c:	ubfx	r9, ip, #8, #8
   75e20:	lsr	r3, ip, #24
   75e24:	add	r5, r5, #256	; 0x100
   75e28:	eor	r6, ip, r6
   75e2c:	add	r9, r9, #512	; 0x200
   75e30:	uxtb	ip, ip
   75e34:	ldr	r3, [r0, r3, lsl #2]
   75e38:	ldr	r5, [r0, r5, lsl #2]
   75e3c:	add	ip, ip, #768	; 0x300
   75e40:	ldr	r9, [r0, r9, lsl #2]
   75e44:	ldr	ip, [r0, ip, lsl #2]
   75e48:	add	r5, r5, r3
   75e4c:	eor	r9, r5, r9
   75e50:	ldr	r3, [r0, sl]
   75e54:	add	r9, r9, ip
   75e58:	ldr	sl, [sp, #4]
   75e5c:	eor	r2, r2, r9
   75e60:	ubfx	r5, r2, #16, #8
   75e64:	ubfx	r9, r2, #8, #8
   75e68:	lsr	ip, r2, #24
   75e6c:	add	r5, r5, #256	; 0x100
   75e70:	eor	fp, r2, fp
   75e74:	add	r9, r9, #512	; 0x200
   75e78:	uxtb	r2, r2
   75e7c:	ldr	ip, [r0, ip, lsl #2]
   75e80:	ldr	r5, [r0, r5, lsl #2]
   75e84:	add	r2, r2, #768	; 0x300
   75e88:	ldr	r9, [r0, r9, lsl #2]
   75e8c:	ldr	r2, [r0, r2, lsl #2]
   75e90:	add	r5, r5, ip
   75e94:	eor	r9, r5, r9
   75e98:	add	r9, r9, r2
   75e9c:	eor	r6, r6, r9
   75ea0:	ubfx	r5, r6, #16, #8
   75ea4:	ubfx	r9, r6, #8, #8
   75ea8:	lsr	ip, r6, #24
   75eac:	add	r5, r5, #256	; 0x100
   75eb0:	uxtb	r2, r6
   75eb4:	add	r9, r9, #512	; 0x200
   75eb8:	ldr	r5, [r0, r5, lsl #2]
   75ebc:	add	r2, r2, #768	; 0x300
   75ec0:	ldr	ip, [r0, ip, lsl #2]
   75ec4:	eor	r6, r6, sl
   75ec8:	ldr	r9, [r0, r9, lsl #2]
   75ecc:	ldr	r2, [r0, r2, lsl #2]
   75ed0:	add	ip, r5, ip
   75ed4:	eor	ip, ip, r9
   75ed8:	add	ip, ip, r2
   75edc:	eor	fp, fp, ip
   75ee0:	ubfx	r5, fp, #16, #8
   75ee4:	ubfx	r9, fp, #8, #8
   75ee8:	lsr	ip, fp, #24
   75eec:	add	r5, r5, #256	; 0x100
   75ef0:	add	r9, r9, #512	; 0x200
   75ef4:	uxtb	r2, fp
   75ef8:	ldr	r5, [r0, r5, lsl #2]
   75efc:	add	r2, r2, #768	; 0x300
   75f00:	ldr	ip, [r0, ip, lsl #2]
   75f04:	eor	fp, fp, r7
   75f08:	ldr	r7, [r0, r9, lsl #2]
   75f0c:	ldr	r2, [r0, r2, lsl #2]
   75f10:	add	ip, r5, ip
   75f14:	eor	ip, ip, r7
   75f18:	add	ip, ip, r2
   75f1c:	eor	r6, r6, ip
   75f20:	ubfx	r7, r6, #16, #8
   75f24:	ubfx	ip, r6, #8, #8
   75f28:	lsr	r5, r6, #24
   75f2c:	add	r7, r7, #256	; 0x100
   75f30:	uxtb	r2, r6
   75f34:	add	ip, ip, #512	; 0x200
   75f38:	ldr	r5, [r0, r5, lsl #2]
   75f3c:	add	r2, r2, #768	; 0x300
   75f40:	ldr	r7, [r0, r7, lsl #2]
   75f44:	eor	r8, r6, r8
   75f48:	ldr	ip, [r0, ip, lsl #2]
   75f4c:	ldr	r2, [r0, r2, lsl #2]
   75f50:	add	r7, r7, r5
   75f54:	eor	r7, r7, ip
   75f58:	add	r7, r7, r2
   75f5c:	eor	r7, fp, r7
   75f60:	ubfx	r5, r7, #16, #8
   75f64:	ubfx	r6, r7, #8, #8
   75f68:	lsr	r2, r7, #24
   75f6c:	add	r5, r5, #256	; 0x100
   75f70:	add	r6, r6, #512	; 0x200
   75f74:	uxtb	ip, r7
   75f78:	ldr	r5, [r0, r5, lsl #2]
   75f7c:	add	ip, ip, #768	; 0x300
   75f80:	ldr	r2, [r0, r2, lsl #2]
   75f84:	eor	r7, r7, r4
   75f88:	ldr	r4, [r0, r6, lsl #2]
   75f8c:	ldr	ip, [r0, ip, lsl #2]
   75f90:	add	r2, r5, r2
   75f94:	eor	r2, r2, r4
   75f98:	add	r2, r2, ip
   75f9c:	eor	r8, r8, r2
   75fa0:	ubfx	r5, r8, #16, #8
   75fa4:	ubfx	ip, r8, #8, #8
   75fa8:	lsr	r4, r8, #24
   75fac:	add	r5, r5, #256	; 0x100
   75fb0:	add	ip, ip, #512	; 0x200
   75fb4:	uxtb	r2, r8
   75fb8:	ldr	r5, [r0, r5, lsl #2]
   75fbc:	add	r2, r2, #768	; 0x300
   75fc0:	ldr	r4, [r0, r4, lsl #2]
   75fc4:	eor	r8, r8, r3
   75fc8:	ldr	ip, [r0, ip, lsl #2]
   75fcc:	add	r3, r5, r4
   75fd0:	ldr	r2, [r0, r2, lsl #2]
   75fd4:	eor	r3, r3, ip
   75fd8:	str	r8, [r1]
   75fdc:	ldr	ip, [sp]
   75fe0:	add	r3, r3, r2
   75fe4:	eor	r7, r7, r3
   75fe8:	str	r7, [ip]
   75fec:	add	sp, sp, #8
   75ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   75ff4:	bx	lr
   75ff8:	ldr	r1, [pc, #16]	; 76010 <__read_chk@plt+0x6fb8c>
   75ffc:	movw	r2, #4168	; 0x1048
   76000:	push	{r3, lr}
   76004:	add	r1, pc, r1
   76008:	bl	6010 <memcpy@plt>
   7600c:	pop	{r3, pc}
   76010:	muleq	r3, r8, r5
   76014:	ldrh	r3, [r2]
   76018:	push	{r4, r5, r6}
   7601c:	mov	r6, r0
   76020:	mov	r4, #4
   76024:	mov	r0, #0
   76028:	cmp	r1, r3
   7602c:	add	r5, r3, #1
   76030:	mov	ip, r3
   76034:	sub	r4, r4, #1
   76038:	movls	ip, #0
   7603c:	uxth	r3, r5
   76040:	ldrb	ip, [r6, ip]
   76044:	movls	r3, #1
   76048:	ands	r4, r4, #255	; 0xff
   7604c:	orr	r0, ip, r0, lsl #8
   76050:	bne	76028 <__read_chk@plt+0x6fba4>
   76054:	strh	r3, [r2]
   76058:	pop	{r4, r5, r6}
   7605c:	bx	lr
   76060:	ldr	r3, [pc, #288]	; 76188 <__read_chk@plt+0x6fd04>
   76064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76068:	mov	r6, r0
   7606c:	ldr	r0, [pc, #280]	; 7618c <__read_chk@plt+0x6fd08>
   76070:	add	r3, pc, r3
   76074:	add	sl, r6, #4096	; 0x1000
   76078:	sub	sp, sp, #20
   7607c:	mov	r4, #18
   76080:	ldr	fp, [r3, r0]
   76084:	mov	r5, sl
   76088:	mov	r0, #0
   7608c:	ldr	r3, [fp]
   76090:	str	r3, [sp, #12]
   76094:	mov	r3, #4
   76098:	mov	ip, #0
   7609c:	cmp	r2, r0
   760a0:	sub	r3, r3, #1
   760a4:	movhi	lr, r0
   760a8:	addhi	r0, lr, #1
   760ac:	movls	lr, #0
   760b0:	movls	r0, #1
   760b4:	uxthhi	r0, r0
   760b8:	ldrb	lr, [r1, lr]
   760bc:	ands	r3, r3, #255	; 0xff
   760c0:	orr	ip, lr, ip, lsl #8
   760c4:	bne	7609c <__read_chk@plt+0x6fc18>
   760c8:	sub	r4, r4, #1
   760cc:	ldr	r3, [r5]
   760d0:	uxth	r4, r4
   760d4:	eor	ip, ip, r3
   760d8:	cmp	r4, #0
   760dc:	str	ip, [r5], #4
   760e0:	bne	76094 <__read_chk@plt+0x6fc10>
   760e4:	add	r9, r6, #4160	; 0x1040
   760e8:	add	r7, sp, #4
   760ec:	add	r9, r9, #8
   760f0:	add	r8, sp, #8
   760f4:	mov	r5, sl
   760f8:	str	r4, [sp, #4]
   760fc:	str	r4, [sp, #8]
   76100:	mov	r2, r8
   76104:	mov	r0, r6
   76108:	mov	r1, r7
   7610c:	bl	75658 <__read_chk@plt+0x6f1d4>
   76110:	ldmib	sp, {r2, r3}
   76114:	stm	r5, {r2, r3}
   76118:	add	r5, r5, #8
   7611c:	cmp	r5, r9
   76120:	bne	76100 <__read_chk@plt+0x6fc7c>
   76124:	mov	r9, r6
   76128:	mov	r4, r9
   7612c:	mov	r5, #128	; 0x80
   76130:	sub	r5, r5, #1
   76134:	mov	r2, r8
   76138:	mov	r0, r6
   7613c:	mov	r1, r7
   76140:	bl	75658 <__read_chk@plt+0x6f1d4>
   76144:	uxth	r5, r5
   76148:	ldr	r2, [sp, #4]
   7614c:	cmp	r5, #0
   76150:	ldr	r3, [sp, #8]
   76154:	stm	r4, {r2, r3}
   76158:	add	r4, r4, #8
   7615c:	bne	76130 <__read_chk@plt+0x6fcac>
   76160:	add	r9, r9, #1024	; 0x400
   76164:	cmp	r9, sl
   76168:	bne	76128 <__read_chk@plt+0x6fca4>
   7616c:	ldr	r2, [sp, #12]
   76170:	ldr	r3, [fp]
   76174:	cmp	r2, r3
   76178:	bne	76184 <__read_chk@plt+0x6fd00>
   7617c:	add	sp, sp, #20
   76180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76184:	bl	5d64 <__stack_chk_fail@plt>
   76188:	andeq	sl, r4, ip, lsl #17
   7618c:	andeq	r0, r0, r8, asr #11
   76190:	ldr	ip, [pc, #592]	; 763e8 <__read_chk@plt+0x6ff64>
   76194:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76198:	mov	r7, r0
   7619c:	ldr	r0, [pc, #584]	; 763ec <__read_chk@plt+0x6ff68>
   761a0:	sub	sp, sp, #36	; 0x24
   761a4:	add	ip, pc, ip
   761a8:	add	lr, r7, #4096	; 0x1000
   761ac:	str	lr, [sp, #4]
   761b0:	mov	r6, r2
   761b4:	ldr	r0, [ip, r0]
   761b8:	mov	r2, ip
   761bc:	ldrh	r4, [sp, #72]	; 0x48
   761c0:	mov	r5, r1
   761c4:	mov	r8, lr
   761c8:	mov	ip, #18
   761cc:	ldr	r2, [r0]
   761d0:	mov	r1, #0
   761d4:	str	r0, [sp, #12]
   761d8:	str	r2, [sp, #28]
   761dc:	mov	r2, #4
   761e0:	mov	r0, #0
   761e4:	cmp	r4, r1
   761e8:	sub	r2, r2, #1
   761ec:	movhi	lr, r1
   761f0:	addhi	r1, lr, #1
   761f4:	movls	lr, #0
   761f8:	movls	r1, #1
   761fc:	uxthhi	r1, r1
   76200:	ldrb	lr, [r3, lr]
   76204:	ands	r2, r2, #255	; 0xff
   76208:	orr	r0, lr, r0, lsl #8
   7620c:	bne	761e4 <__read_chk@plt+0x6fd60>
   76210:	sub	ip, ip, #1
   76214:	ldr	r2, [r8]
   76218:	uxth	ip, ip
   7621c:	eor	r0, r0, r2
   76220:	cmp	ip, #0
   76224:	str	r0, [r8], #4
   76228:	bne	761dc <__read_chk@plt+0x6fd58>
   7622c:	add	sl, r7, #4160	; 0x1040
   76230:	ldr	fp, [sp, #4]
   76234:	add	sl, sl, #8
   76238:	add	r9, sp, #20
   7623c:	add	r8, sp, #24
   76240:	mov	r0, ip
   76244:	mov	r4, ip
   76248:	mov	r3, #4
   7624c:	mov	r1, #0
   76250:	cmp	r6, r4
   76254:	sub	r3, r3, #1
   76258:	movhi	r2, r4
   7625c:	addhi	r4, r2, #1
   76260:	movls	r2, #0
   76264:	movls	r4, #1
   76268:	uxthhi	r4, r4
   7626c:	ldrb	r2, [r5, r2]
   76270:	ands	r3, r3, #255	; 0xff
   76274:	orr	r1, r2, r1, lsl #8
   76278:	bne	76250 <__read_chk@plt+0x6fdcc>
   7627c:	mov	lr, r3
   76280:	mov	r3, #4
   76284:	eor	r1, r1, r0
   76288:	str	r1, [sp, #20]
   7628c:	cmp	r6, r4
   76290:	sub	r3, r3, #1
   76294:	movhi	r2, r4
   76298:	addhi	r4, r2, #1
   7629c:	movls	r2, #0
   762a0:	movls	r4, #1
   762a4:	uxthhi	r4, r4
   762a8:	ldrb	r2, [r5, r2]
   762ac:	ands	r3, r3, #255	; 0xff
   762b0:	orr	lr, r2, lr, lsl #8
   762b4:	bne	7628c <__read_chk@plt+0x6fe08>
   762b8:	mov	r0, r7
   762bc:	mov	r1, r9
   762c0:	mov	r2, r8
   762c4:	eor	ip, lr, ip
   762c8:	str	ip, [sp, #24]
   762cc:	bl	75658 <__read_chk@plt+0x6f1d4>
   762d0:	ldr	r0, [sp, #20]
   762d4:	ldr	ip, [sp, #24]
   762d8:	stm	fp, {r0, ip}
   762dc:	add	fp, fp, #8
   762e0:	cmp	fp, sl
   762e4:	bne	76248 <__read_chk@plt+0x6fdc4>
   762e8:	ldr	r3, [sp, #4]
   762ec:	mov	r1, r0
   762f0:	add	r3, r3, #4
   762f4:	str	r3, [sp, #8]
   762f8:	add	r3, r7, #4
   762fc:	str	r3, [sp, #4]
   76300:	ldr	fp, [sp, #4]
   76304:	mov	sl, #128	; 0x80
   76308:	mov	r3, #4
   7630c:	mov	r0, #0
   76310:	cmp	r6, r4
   76314:	sub	r3, r3, #1
   76318:	movhi	r2, r4
   7631c:	addhi	r4, r2, #1
   76320:	movls	r2, #0
   76324:	movls	r4, #1
   76328:	uxthhi	r4, r4
   7632c:	ldrb	r2, [r5, r2]
   76330:	ands	r3, r3, #255	; 0xff
   76334:	orr	r0, r2, r0, lsl #8
   76338:	bne	76310 <__read_chk@plt+0x6fe8c>
   7633c:	mov	r2, r3
   76340:	mov	r3, #4
   76344:	eor	r0, r0, r1
   76348:	str	r0, [sp, #20]
   7634c:	cmp	r6, r4
   76350:	sub	r3, r3, #1
   76354:	movhi	r1, r4
   76358:	addhi	r4, r1, #1
   7635c:	movls	r1, #0
   76360:	movls	r4, #1
   76364:	uxthhi	r4, r4
   76368:	ldrb	r1, [r5, r1]
   7636c:	ands	r3, r3, #255	; 0xff
   76370:	orr	r2, r1, r2, lsl #8
   76374:	bne	7634c <__read_chk@plt+0x6fec8>
   76378:	sub	sl, sl, #1
   7637c:	eor	ip, r2, ip
   76380:	mov	r1, r9
   76384:	mov	r0, r7
   76388:	mov	r2, r8
   7638c:	str	ip, [sp, #24]
   76390:	uxth	sl, sl
   76394:	bl	75658 <__read_chk@plt+0x6f1d4>
   76398:	ldr	r1, [sp, #20]
   7639c:	cmp	sl, #0
   763a0:	ldr	ip, [sp, #24]
   763a4:	str	r1, [fp, #-4]
   763a8:	str	ip, [fp], #8
   763ac:	bne	76308 <__read_chk@plt+0x6fe84>
   763b0:	ldr	r3, [sp, #4]
   763b4:	ldr	r0, [sp, #8]
   763b8:	add	r3, r3, #1024	; 0x400
   763bc:	str	r3, [sp, #4]
   763c0:	cmp	r3, r0
   763c4:	bne	76300 <__read_chk@plt+0x6fe7c>
   763c8:	ldr	r1, [sp, #12]
   763cc:	ldr	r2, [sp, #28]
   763d0:	ldr	r3, [r1]
   763d4:	cmp	r2, r3
   763d8:	bne	763e4 <__read_chk@plt+0x6ff60>
   763dc:	add	sp, sp, #36	; 0x24
   763e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   763e4:	bl	5d64 <__stack_chk_fail@plt>
   763e8:	andeq	sl, r4, r8, asr r7
   763ec:	andeq	r0, r0, r8, asr #11
   763f0:	push	{r4, r5, lr}
   763f4:	mov	r5, r1
   763f8:	ldr	r1, [pc, #36]	; 76424 <__read_chk@plt+0x6ffa0>
   763fc:	mov	r4, r2
   76400:	sub	sp, sp, #12
   76404:	movw	r2, #4168	; 0x1048
   76408:	add	r1, pc, r1
   7640c:	bl	6010 <memcpy@plt>
   76410:	mov	r1, r5
   76414:	mov	r2, r4
   76418:	add	sp, sp, #12
   7641c:	pop	{r4, r5, lr}
   76420:	b	76060 <__read_chk@plt+0x6fbdc>
   76424:	muleq	r3, r4, r1
   76428:	cmp	r2, #0
   7642c:	push	{r4, r5, r6, lr}
   76430:	mov	r5, r0
   76434:	mov	r4, r1
   76438:	popeq	{r4, r5, r6, pc}
   7643c:	sub	r6, r2, #1
   76440:	uxth	r6, r6
   76444:	add	r6, r6, #1
   76448:	add	r6, r1, r6, lsl #3
   7644c:	mov	r1, r4
   76450:	add	r2, r4, #4
   76454:	mov	r0, r5
   76458:	add	r4, r4, #8
   7645c:	bl	75658 <__read_chk@plt+0x6f1d4>
   76460:	cmp	r4, r6
   76464:	bne	7644c <__read_chk@plt+0x6ffc8>
   76468:	pop	{r4, r5, r6, pc}
   7646c:	cmp	r2, #0
   76470:	push	{r4, r5, r6, lr}
   76474:	mov	r5, r0
   76478:	mov	r4, r1
   7647c:	popeq	{r4, r5, r6, pc}
   76480:	sub	r6, r2, #1
   76484:	uxth	r6, r6
   76488:	add	r6, r6, #1
   7648c:	add	r6, r1, r6, lsl #3
   76490:	mov	r1, r4
   76494:	add	r2, r4, #4
   76498:	mov	r0, r5
   7649c:	add	r4, r4, #8
   764a0:	bl	75b28 <__read_chk@plt+0x6f6a4>
   764a4:	cmp	r4, r6
   764a8:	bne	76490 <__read_chk@plt+0x7000c>
   764ac:	pop	{r4, r5, r6, pc}
   764b0:	ldr	r3, [pc, #260]	; 765bc <__read_chk@plt+0x70138>
   764b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   764b8:	subs	r7, r2, #0
   764bc:	ldr	r2, [pc, #252]	; 765c0 <__read_chk@plt+0x7013c>
   764c0:	sub	sp, sp, #28
   764c4:	add	r3, pc, r3
   764c8:	mov	r6, r1
   764cc:	str	r0, [sp]
   764d0:	ldr	r2, [r3, r2]
   764d4:	ldr	r3, [r2]
   764d8:	str	r2, [sp, #4]
   764dc:	str	r3, [sp, #20]
   764e0:	beq	7659c <__read_chk@plt+0x70118>
   764e4:	add	r9, sp, #12
   764e8:	add	r8, sp, #16
   764ec:	mov	r4, r1
   764f0:	mov	r5, #0
   764f4:	ldrb	ip, [r4, #1]
   764f8:	mov	r1, r9
   764fc:	ldrb	r3, [r6, r5]
   76500:	mov	r2, r8
   76504:	ldrb	fp, [r4, #5]
   76508:	add	r4, r4, #8
   7650c:	ldrb	sl, [r4, #-4]
   76510:	lsl	ip, ip, #16
   76514:	orr	ip, ip, r3, lsl #24
   76518:	ldrb	r3, [r4, #-5]
   7651c:	lsl	fp, fp, #16
   76520:	ldrb	lr, [r4, #-6]
   76524:	orr	fp, fp, sl, lsl #24
   76528:	orr	ip, ip, r3
   7652c:	ldrb	sl, [r4, #-1]
   76530:	ldrb	r3, [r4, #-2]
   76534:	orr	ip, ip, lr, lsl #8
   76538:	ldr	r0, [sp]
   7653c:	orr	sl, fp, sl
   76540:	str	ip, [sp, #12]
   76544:	orr	r3, sl, r3, lsl #8
   76548:	str	r3, [sp, #16]
   7654c:	bl	75658 <__read_chk@plt+0x6f1d4>
   76550:	ldr	r2, [sp, #12]
   76554:	ldr	r3, [sp, #16]
   76558:	lsr	r1, r2, #24
   7655c:	strb	r1, [r6, r5]
   76560:	add	r5, r5, #8
   76564:	lsr	r1, r2, #16
   76568:	cmp	r7, r5
   7656c:	strb	r2, [r4, #-5]
   76570:	strb	r1, [r4, #-7]
   76574:	lsr	r2, r2, #8
   76578:	lsr	r1, r3, #24
   7657c:	strb	r2, [r4, #-6]
   76580:	strb	r3, [r4, #-1]
   76584:	lsr	r2, r3, #16
   76588:	strb	r1, [r4, #-4]
   7658c:	lsr	r3, r3, #8
   76590:	strb	r2, [r4, #-3]
   76594:	strb	r3, [r4, #-2]
   76598:	bhi	764f4 <__read_chk@plt+0x70070>
   7659c:	ldr	r1, [sp, #4]
   765a0:	ldr	r2, [sp, #20]
   765a4:	ldr	r3, [r1]
   765a8:	cmp	r2, r3
   765ac:	bne	765b8 <__read_chk@plt+0x70134>
   765b0:	add	sp, sp, #28
   765b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   765b8:	bl	5d64 <__stack_chk_fail@plt>
   765bc:	andeq	sl, r4, r8, lsr r4
   765c0:	andeq	r0, r0, r8, asr #11
   765c4:	ldr	r3, [pc, #260]	; 766d0 <__read_chk@plt+0x7024c>
   765c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   765cc:	subs	r7, r2, #0
   765d0:	ldr	r2, [pc, #252]	; 766d4 <__read_chk@plt+0x70250>
   765d4:	sub	sp, sp, #28
   765d8:	add	r3, pc, r3
   765dc:	mov	r6, r1
   765e0:	str	r0, [sp]
   765e4:	ldr	r2, [r3, r2]
   765e8:	ldr	r3, [r2]
   765ec:	str	r2, [sp, #4]
   765f0:	str	r3, [sp, #20]
   765f4:	beq	766b0 <__read_chk@plt+0x7022c>
   765f8:	add	r9, sp, #12
   765fc:	add	r8, sp, #16
   76600:	mov	r4, r1
   76604:	mov	r5, #0
   76608:	ldrb	ip, [r4, #1]
   7660c:	mov	r1, r9
   76610:	ldrb	r3, [r6, r5]
   76614:	mov	r2, r8
   76618:	ldrb	fp, [r4, #5]
   7661c:	add	r4, r4, #8
   76620:	ldrb	sl, [r4, #-4]
   76624:	lsl	ip, ip, #16
   76628:	orr	ip, ip, r3, lsl #24
   7662c:	ldrb	r3, [r4, #-5]
   76630:	lsl	fp, fp, #16
   76634:	ldrb	lr, [r4, #-6]
   76638:	orr	fp, fp, sl, lsl #24
   7663c:	orr	ip, ip, r3
   76640:	ldrb	sl, [r4, #-1]
   76644:	ldrb	r3, [r4, #-2]
   76648:	orr	ip, ip, lr, lsl #8
   7664c:	ldr	r0, [sp]
   76650:	orr	sl, fp, sl
   76654:	str	ip, [sp, #12]
   76658:	orr	r3, sl, r3, lsl #8
   7665c:	str	r3, [sp, #16]
   76660:	bl	75b28 <__read_chk@plt+0x6f6a4>
   76664:	ldr	r2, [sp, #12]
   76668:	ldr	r3, [sp, #16]
   7666c:	lsr	r1, r2, #24
   76670:	strb	r1, [r6, r5]
   76674:	add	r5, r5, #8
   76678:	lsr	r1, r2, #16
   7667c:	cmp	r7, r5
   76680:	strb	r2, [r4, #-5]
   76684:	strb	r1, [r4, #-7]
   76688:	lsr	r2, r2, #8
   7668c:	lsr	r1, r3, #24
   76690:	strb	r2, [r4, #-6]
   76694:	strb	r3, [r4, #-1]
   76698:	lsr	r2, r3, #16
   7669c:	strb	r1, [r4, #-4]
   766a0:	lsr	r3, r3, #8
   766a4:	strb	r2, [r4, #-3]
   766a8:	strb	r3, [r4, #-2]
   766ac:	bhi	76608 <__read_chk@plt+0x70184>
   766b0:	ldr	r1, [sp, #4]
   766b4:	ldr	r2, [sp, #20]
   766b8:	ldr	r3, [r1]
   766bc:	cmp	r2, r3
   766c0:	bne	766cc <__read_chk@plt+0x70248>
   766c4:	add	sp, sp, #28
   766c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   766cc:	bl	5d64 <__stack_chk_fail@plt>
   766d0:	andeq	sl, r4, r4, lsr #6
   766d4:	andeq	r0, r0, r8, asr #11
   766d8:	ldr	ip, [pc, #308]	; 76814 <__read_chk@plt+0x70390>
   766dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   766e0:	add	ip, pc, ip
   766e4:	ldr	r4, [pc, #300]	; 76818 <__read_chk@plt+0x70394>
   766e8:	sub	sp, sp, #28
   766ec:	subs	r7, r3, #0
   766f0:	mov	r3, ip
   766f4:	str	r0, [sp]
   766f8:	mov	r6, r2
   766fc:	ldr	r4, [ip, r4]
   76700:	addne	r5, r2, #8
   76704:	addne	r9, sp, #12
   76708:	addne	r8, sp, #16
   7670c:	ldr	r3, [r4]
   76710:	str	r4, [sp, #4]
   76714:	movne	r4, r2
   76718:	str	r3, [sp, #20]
   7671c:	beq	767f4 <__read_chk@plt+0x70370>
   76720:	mov	r3, #0
   76724:	ldrb	r0, [r1, r3]
   76728:	ldrb	r2, [r4, r3]
   7672c:	eor	r2, r0, r2
   76730:	strb	r2, [r4, r3]
   76734:	add	r3, r3, #1
   76738:	cmp	r3, #8
   7673c:	bne	76724 <__read_chk@plt+0x702a0>
   76740:	ldrb	ip, [r4, #2]
   76744:	mov	r1, r9
   76748:	ldrb	r3, [r4, #1]
   7674c:	mov	r2, r8
   76750:	ldrb	fp, [r4, #5]
   76754:	add	r5, r5, #8
   76758:	ldrb	sl, [r4, #4]
   7675c:	lsl	ip, ip, #8
   76760:	orr	ip, ip, r3, lsl #16
   76764:	ldrb	r3, [r4, #3]
   76768:	lsl	fp, fp, #16
   7676c:	ldrb	lr, [r5, #-16]
   76770:	orr	fp, fp, sl, lsl #24
   76774:	orr	ip, ip, r3
   76778:	ldrb	sl, [r4, #7]
   7677c:	ldrb	r3, [r4, #6]
   76780:	orr	ip, ip, lr, lsl #24
   76784:	ldr	r0, [sp]
   76788:	orr	sl, fp, sl
   7678c:	str	ip, [sp, #12]
   76790:	orr	r3, sl, r3, lsl #8
   76794:	str	r3, [sp, #16]
   76798:	bl	75658 <__read_chk@plt+0x6f1d4>
   7679c:	add	r0, r4, #8
   767a0:	ldr	r2, [sp, #12]
   767a4:	rsb	r1, r6, r0
   767a8:	ldr	r3, [sp, #16]
   767ac:	cmp	r7, r1
   767b0:	lsr	ip, r2, #24
   767b4:	lsr	r1, r2, #16
   767b8:	strb	ip, [r5, #-16]
   767bc:	lsr	ip, r2, #8
   767c0:	strb	r2, [r4, #3]
   767c4:	lsr	r2, r3, #16
   767c8:	strb	r1, [r4, #1]
   767cc:	lsr	r1, r3, #24
   767d0:	strb	r3, [r4, #7]
   767d4:	lsr	r3, r3, #8
   767d8:	strb	ip, [r4, #2]
   767dc:	strb	r1, [r4, #4]
   767e0:	strb	r2, [r4, #5]
   767e4:	strb	r3, [r4, #6]
   767e8:	movhi	r1, r4
   767ec:	movhi	r4, r0
   767f0:	bhi	76720 <__read_chk@plt+0x7029c>
   767f4:	ldr	r1, [sp, #4]
   767f8:	ldr	r2, [sp, #20]
   767fc:	ldr	r3, [r1]
   76800:	cmp	r2, r3
   76804:	bne	76810 <__read_chk@plt+0x7038c>
   76808:	add	sp, sp, #28
   7680c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76810:	bl	5d64 <__stack_chk_fail@plt>
   76814:	andeq	sl, r4, ip, lsl r2
   76818:	andeq	r0, r0, r8, asr #11
   7681c:	ldr	ip, [pc, #544]	; 76a44 <__read_chk@plt+0x705c0>
   76820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76824:	add	ip, pc, ip
   76828:	ldr	lr, [pc, #536]	; 76a48 <__read_chk@plt+0x705c4>
   7682c:	sub	sp, sp, #36	; 0x24
   76830:	sub	r4, r3, #16
   76834:	sub	r7, r3, #8
   76838:	str	r4, [sp, #8]
   7683c:	cmp	r7, #7
   76840:	ldr	lr, [ip, lr]
   76844:	add	r7, r2, r7
   76848:	add	r5, r2, r4
   7684c:	mov	sl, r0
   76850:	str	r1, [sp, #12]
   76854:	mov	r0, ip
   76858:	ldr	r2, [lr]
   7685c:	addls	r9, sp, #20
   76860:	str	lr, [sp, #4]
   76864:	addls	r8, sp, #24
   76868:	str	r2, [sp, #28]
   7686c:	bls	76968 <__read_chk@plt+0x704e4>
   76870:	rsb	fp, r7, r3
   76874:	sub	r6, r7, #8
   76878:	add	r9, sp, #20
   7687c:	add	r8, sp, #24
   76880:	mov	r4, r7
   76884:	ldrb	r1, [r4, #2]
   76888:	mov	r0, sl
   7688c:	ldrb	r2, [r4, #1]
   76890:	ldrb	r3, [r4, #5]
   76894:	ldrb	ip, [r4, #4]
   76898:	lsl	r1, r1, #8
   7689c:	orr	r1, r1, r2, lsl #16
   768a0:	ldrb	r2, [r4, #3]
   768a4:	lsl	r3, r3, #16
   768a8:	ldrb	lr, [r4, #7]
   768ac:	orr	r3, r3, ip, lsl #24
   768b0:	orr	r1, r1, r2
   768b4:	ldrb	ip, [r6, #8]
   768b8:	orr	r3, r3, lr
   768bc:	ldrb	r2, [r4, #6]
   768c0:	orr	r1, r1, ip, lsl #24
   768c4:	str	r1, [sp, #20]
   768c8:	orr	r3, r3, r2, lsl #8
   768cc:	mov	r1, r9
   768d0:	mov	r2, r8
   768d4:	str	r3, [sp, #24]
   768d8:	bl	75b28 <__read_chk@plt+0x6f6a4>
   768dc:	ldr	r1, [sp, #20]
   768e0:	ldr	r2, [sp, #24]
   768e4:	mov	r3, #0
   768e8:	lsr	r0, r1, #24
   768ec:	strb	r0, [r6, #8]
   768f0:	lsr	r0, r1, #16
   768f4:	strb	r1, [r4, #3]
   768f8:	strb	r0, [r4, #1]
   768fc:	lsr	r1, r1, #8
   76900:	lsr	r0, r2, #24
   76904:	strb	r2, [r4, #7]
   76908:	strb	r1, [r4, #2]
   7690c:	lsr	r1, r2, #16
   76910:	strb	r0, [r4, #4]
   76914:	lsr	r2, r2, #8
   76918:	strb	r1, [r4, #5]
   7691c:	strb	r2, [r4, #6]
   76920:	ldrb	r1, [r5, r3]
   76924:	ldrb	r2, [r4, r3]
   76928:	eor	r2, r1, r2
   7692c:	strb	r2, [r4, r3]
   76930:	add	r3, r3, #1
   76934:	cmp	r3, #8
   76938:	bne	76920 <__read_chk@plt+0x7049c>
   7693c:	sub	r6, r6, #8
   76940:	sub	r5, r5, #8
   76944:	add	r3, fp, r6
   76948:	sub	r4, r4, #8
   7694c:	cmp	r3, #7
   76950:	bhi	76884 <__read_chk@plt+0x70400>
   76954:	ldr	r4, [sp, #8]
   76958:	bic	r3, r4, #7
   7695c:	eor	r3, r3, #7
   76960:	mvn	r3, r3
   76964:	add	r7, r7, r3
   76968:	ldrb	r3, [r7, #1]
   7696c:	mov	r0, sl
   76970:	ldrb	ip, [r7, #5]
   76974:	mov	r1, r9
   76978:	ldrb	r6, [r7]
   7697c:	mov	r2, r8
   76980:	ldrb	r5, [r7, #4]
   76984:	lsl	r3, r3, #16
   76988:	lsl	ip, ip, #16
   7698c:	ldrb	lr, [r7, #3]
   76990:	ldrb	r4, [r7, #2]
   76994:	orr	r6, r3, r6, lsl #24
   76998:	orr	r5, ip, r5, lsl #24
   7699c:	ldrb	r3, [r7, #7]
   769a0:	ldrb	ip, [r7, #6]
   769a4:	orr	lr, r6, lr
   769a8:	orr	r3, r5, r3
   769ac:	orr	lr, lr, r4, lsl #8
   769b0:	str	lr, [sp, #20]
   769b4:	orr	r3, r3, ip, lsl #8
   769b8:	str	r3, [sp, #24]
   769bc:	bl	75b28 <__read_chk@plt+0x6f6a4>
   769c0:	ldr	r1, [sp, #20]
   769c4:	ldr	r2, [sp, #24]
   769c8:	mov	r3, #0
   769cc:	lsr	r0, r1, #16
   769d0:	strb	r0, [r7, #1]
   769d4:	lsr	r0, r2, #24
   769d8:	strb	r0, [r7, #4]
   769dc:	ldr	r0, [sp, #12]
   769e0:	lsr	ip, r1, #24
   769e4:	strb	r1, [r7, #3]
   769e8:	lsr	r1, r1, #8
   769ec:	strb	r2, [r7, #7]
   769f0:	strb	r1, [r7, #2]
   769f4:	lsr	r1, r2, #16
   769f8:	strb	ip, [r7]
   769fc:	lsr	r2, r2, #8
   76a00:	strb	r1, [r7, #5]
   76a04:	strb	r2, [r7, #6]
   76a08:	ldrb	r1, [r0, r3]
   76a0c:	ldrb	r2, [r7, r3]
   76a10:	eor	r2, r1, r2
   76a14:	strb	r2, [r7, r3]
   76a18:	add	r3, r3, #1
   76a1c:	cmp	r3, #8
   76a20:	bne	76a08 <__read_chk@plt+0x70584>
   76a24:	ldr	r4, [sp, #4]
   76a28:	ldr	r2, [sp, #28]
   76a2c:	ldr	r3, [r4]
   76a30:	cmp	r2, r3
   76a34:	bne	76a40 <__read_chk@plt+0x705bc>
   76a38:	add	sp, sp, #36	; 0x24
   76a3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76a40:	bl	5d64 <__stack_chk_fail@plt>
   76a44:	ldrdeq	sl, [r4], -r8
   76a48:	andeq	r0, r0, r8, asr #11
   76a4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76a50:	sub	sp, sp, #20
   76a54:	ldrb	r6, [r0]
   76a58:	mov	r7, r0
   76a5c:	str	r1, [sp, #12]
   76a60:	tst	r6, #128	; 0x80
   76a64:	bne	76aa8 <__read_chk@plt+0x70624>
   76a68:	bl	5f20 <__ctype_b_loc@plt>
   76a6c:	mov	r3, r7
   76a70:	ldr	r0, [r0]
   76a74:	b	76a88 <__read_chk@plt+0x70604>
   76a78:	ldrb	r6, [r3, #1]
   76a7c:	mov	r3, r2
   76a80:	tst	r6, #128	; 0x80
   76a84:	bne	76aa8 <__read_chk@plt+0x70624>
   76a88:	lsl	r6, r6, #1
   76a8c:	add	r2, r3, #1
   76a90:	ldrh	r1, [r0, r6]
   76a94:	mov	r7, r2
   76a98:	tst	r1, #8192	; 0x2000
   76a9c:	bne	76a78 <__read_chk@plt+0x705f4>
   76aa0:	ldrb	r6, [r3]
   76aa4:	mov	r7, r3
   76aa8:	mov	r4, #0
   76aac:	subs	r1, r6, #45	; 0x2d
   76ab0:	rsbs	r3, r1, #0
   76ab4:	adcs	r3, r3, r1
   76ab8:	subs	r0, r6, #43	; 0x2b
   76abc:	rsbs	r2, r0, #0
   76ac0:	adcs	r2, r2, r0
   76ac4:	orrs	r1, r2, r3
   76ac8:	beq	76b1c <__read_chk@plt+0x70698>
   76acc:	cmp	r3, #0
   76ad0:	bne	76af4 <__read_chk@plt+0x70670>
   76ad4:	cmp	r2, #0
   76ad8:	beq	76aac <__read_chk@plt+0x70628>
   76adc:	cmp	r4, #0
   76ae0:	mov	r4, #1
   76ae4:	bne	76b00 <__read_chk@plt+0x7067c>
   76ae8:	ldrb	r6, [r7, #1]
   76aec:	add	r7, r7, #1
   76af0:	b	76aac <__read_chk@plt+0x70628>
   76af4:	cmp	r4, #0
   76af8:	mvn	r4, #0
   76afc:	beq	76ae8 <__read_chk@plt+0x70664>
   76b00:	bl	6214 <__errno_location@plt>
   76b04:	mvn	r6, #0
   76b08:	mov	r3, #22
   76b0c:	str	r3, [r0]
   76b10:	mov	r0, r6
   76b14:	add	sp, sp, #20
   76b18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76b1c:	bics	r8, r6, #127	; 0x7f
   76b20:	bne	76c18 <__read_chk@plt+0x70794>
   76b24:	bl	5f20 <__ctype_b_loc@plt>
   76b28:	mov	r2, #0
   76b2c:	mov	r3, #0
   76b30:	strd	r2, [sp]
   76b34:	mov	r5, r8
   76b38:	ldr	sl, [sp]
   76b3c:	ldr	r9, [sp, #4]
   76b40:	ldr	fp, [r0]
   76b44:	b	76b70 <__read_chk@plt+0x706ec>
   76b48:	cmp	r6, #46	; 0x2e
   76b4c:	bne	76c30 <__read_chk@plt+0x707ac>
   76b50:	cmp	r8, #0
   76b54:	bne	76b00 <__read_chk@plt+0x7067c>
   76b58:	mov	r8, #1
   76b5c:	ldrb	r6, [r7, #1]
   76b60:	add	r3, r7, #1
   76b64:	tst	r6, #128	; 0x80
   76b68:	mov	r7, r3
   76b6c:	bne	76c30 <__read_chk@plt+0x707ac>
   76b70:	lsl	r3, r6, #1
   76b74:	ldrh	r3, [fp, r3]
   76b78:	tst	r3, #2048	; 0x800
   76b7c:	beq	76b48 <__read_chk@plt+0x706c4>
   76b80:	cmp	r6, #46	; 0x2e
   76b84:	beq	76b50 <__read_chk@plt+0x706cc>
   76b88:	mov	r0, r6
   76b8c:	mvn	r1, #47	; 0x2f
   76b90:	bl	7cfd8 <__read_chk@plt+0x76b54>
   76b94:	cmp	r8, #0
   76b98:	mov	r6, r0
   76b9c:	beq	76bd8 <__read_chk@plt+0x70754>
   76ba0:	cmp	r8, #19
   76ba4:	bhi	76b5c <__read_chk@plt+0x706d8>
   76ba8:	ldrd	r0, [sp]
   76bac:	mov	r2, #10
   76bb0:	mov	r3, #0
   76bb4:	add	r8, r8, #1
   76bb8:	bl	7d11c <__read_chk@plt+0x76c98>
   76bbc:	mov	r2, r0
   76bc0:	mov	r3, r1
   76bc4:	mov	r0, r6
   76bc8:	mov	r1, #0
   76bcc:	bl	7d018 <__read_chk@plt+0x76b94>
   76bd0:	strd	r0, [sp]
   76bd4:	b	76b5c <__read_chk@plt+0x706d8>
   76bd8:	add	r5, r5, #1
   76bdc:	cmp	r5, #20
   76be0:	bhi	76ce0 <__read_chk@plt+0x7085c>
   76be4:	mov	r0, sl
   76be8:	mov	r1, r9
   76bec:	mov	r2, #10
   76bf0:	mov	r3, #0
   76bf4:	bl	7d11c <__read_chk@plt+0x76c98>
   76bf8:	mov	r2, r0
   76bfc:	mov	r3, r1
   76c00:	mov	r0, r6
   76c04:	mov	r1, r8
   76c08:	bl	7d018 <__read_chk@plt+0x76b94>
   76c0c:	mov	sl, r0
   76c10:	mov	r9, r1
   76c14:	b	76b5c <__read_chk@plt+0x706d8>
   76c18:	mov	r2, #0
   76c1c:	mov	r3, #0
   76c20:	strd	r2, [sp]
   76c24:	mov	r8, r1
   76c28:	ldr	sl, [sp]
   76c2c:	ldr	r9, [sp, #4]
   76c30:	cmp	r4, #0
   76c34:	beq	76c6c <__read_chk@plt+0x707e8>
   76c38:	asr	r5, r4, #31
   76c3c:	mov	r0, sl
   76c40:	mov	r1, r9
   76c44:	mov	r2, r4
   76c48:	mov	r3, r5
   76c4c:	bl	7d11c <__read_chk@plt+0x76c98>
   76c50:	mov	r2, r4
   76c54:	mov	r3, r5
   76c58:	mov	sl, r0
   76c5c:	mov	r9, r1
   76c60:	ldrd	r0, [sp]
   76c64:	bl	7d11c <__read_chk@plt+0x76c98>
   76c68:	strd	r0, [sp]
   76c6c:	cmp	r6, #0
   76c70:	beq	76cc8 <__read_chk@plt+0x70844>
   76c74:	ldr	r4, [pc, #388]	; 76e00 <__read_chk@plt+0x7097c>
   76c78:	mov	r5, #0
   76c7c:	add	r4, pc, r4
   76c80:	ldrb	fp, [r5, r4]
   76c84:	cmp	r6, fp
   76c88:	beq	76cfc <__read_chk@plt+0x70878>
   76c8c:	bl	6328 <__ctype_tolower_loc@plt>
   76c90:	ldr	r3, [r0]
   76c94:	ldr	r3, [r3, fp, lsl #2]
   76c98:	cmp	r6, r3
   76c9c:	beq	76cfc <__read_chk@plt+0x70878>
   76ca0:	add	r5, r5, #1
   76ca4:	cmp	r5, #7
   76ca8:	bne	76c80 <__read_chk@plt+0x707fc>
   76cac:	bl	6214 <__errno_location@plt>
   76cb0:	mvn	r6, #0
   76cb4:	mov	r3, #34	; 0x22
   76cb8:	str	r3, [r0]
   76cbc:	mov	r0, r6
   76cc0:	add	sp, sp, #20
   76cc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76cc8:	ldr	r3, [sp, #12]
   76ccc:	mov	r0, r6
   76cd0:	str	sl, [r3]
   76cd4:	str	r9, [r3, #4]
   76cd8:	add	sp, sp, #20
   76cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76ce0:	bl	6214 <__errno_location@plt>
   76ce4:	mvn	r6, #0
   76ce8:	mov	r3, #34	; 0x22
   76cec:	str	r3, [r0]
   76cf0:	mov	r0, r6
   76cf4:	add	sp, sp, #20
   76cf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76cfc:	bl	5f20 <__ctype_b_loc@plt>
   76d00:	ldrb	r3, [r7, #1]
   76d04:	lsl	r3, r3, #1
   76d08:	ldr	r2, [r0]
   76d0c:	ldrh	r3, [r2, r3]
   76d10:	tst	r3, #8
   76d14:	bne	76b00 <__read_chk@plt+0x7067c>
   76d18:	ldr	r3, [pc, #228]	; 76e04 <__read_chk@plt+0x70980>
   76d1c:	mov	r0, sl
   76d20:	mov	r1, r9
   76d24:	add	r3, pc, r3
   76d28:	add	r5, r3, r5, lsl #3
   76d2c:	ldrd	r6, [r5, #8]
   76d30:	mov	r2, r6
   76d34:	mov	r3, r7
   76d38:	bl	7d11c <__read_chk@plt+0x76c98>
   76d3c:	mov	r2, r6
   76d40:	mov	r3, r7
   76d44:	mov	sl, r0
   76d48:	mov	fp, r1
   76d4c:	mvn	r0, #0
   76d50:	mvn	r1, #-2147483648	; 0x80000000
   76d54:	bl	7cf44 <__read_chk@plt+0x76ac0>
   76d58:	ldrd	r2, [sp]
   76d5c:	mov	r4, r0
   76d60:	mov	r5, r1
   76d64:	cmp	r2, r4
   76d68:	sbcs	r3, r3, r5
   76d6c:	blt	76d94 <__read_chk@plt+0x70910>
   76d70:	ldrd	r0, [sp]
   76d74:	mov	r2, #10
   76d78:	mov	r3, #0
   76d7c:	sub	r8, r8, #1
   76d80:	bl	7cf44 <__read_chk@plt+0x76ac0>
   76d84:	cmp	r0, r4
   76d88:	sbcs	r2, r1, r5
   76d8c:	strd	r0, [sp]
   76d90:	bge	76d70 <__read_chk@plt+0x708ec>
   76d94:	mov	r2, r6
   76d98:	mov	r3, r7
   76d9c:	ldrd	r0, [sp]
   76da0:	bl	7d11c <__read_chk@plt+0x76c98>
   76da4:	cmp	r8, #1
   76da8:	mov	r2, r0
   76dac:	mov	r3, r1
   76db0:	bls	76de4 <__read_chk@plt+0x70960>
   76db4:	sub	r8, r8, #1
   76db8:	mov	r4, #0
   76dbc:	mov	r0, r2
   76dc0:	mov	r1, r3
   76dc4:	mov	r2, #10
   76dc8:	mov	r3, #0
   76dcc:	bl	7cf44 <__read_chk@plt+0x76ac0>
   76dd0:	add	r4, r4, #1
   76dd4:	cmp	r8, r4
   76dd8:	mov	r2, r0
   76ddc:	mov	r3, r1
   76de0:	bne	76dbc <__read_chk@plt+0x70938>
   76de4:	mov	r0, sl
   76de8:	mov	r1, fp
   76dec:	bl	7d018 <__read_chk@plt+0x76b94>
   76df0:	ldr	r3, [sp, #12]
   76df4:	mov	r6, #0
   76df8:	strd	r0, [r3]
   76dfc:	b	76b10 <__read_chk@plt+0x7068c>
   76e00:	andeq	r5, r3, ip, ror #18
   76e04:	andeq	r5, r3, r4, asr #17
   76e08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   76e0c:	asr	r4, r1, #31
   76e10:	sub	sp, sp, #44	; 0x2c
   76e14:	mov	r6, r0
   76e18:	mov	r3, r4
   76e1c:	mov	r7, r1
   76e20:	mov	sl, r2
   76e24:	eor	r0, r4, r0
   76e28:	eor	r1, r4, r1
   76e2c:	mov	r2, r4
   76e30:	bl	7d0ac <__read_chk@plt+0x76c28>
   76e34:	cmp	r0, #0
   76e38:	sbcs	r3, r1, #0
   76e3c:	blt	770a0 <__read_chk@plt+0x70c1c>
   76e40:	ldr	ip, [pc, #620]	; 770b4 <__read_chk@plt+0x70c30>
   76e44:	lsr	r2, r0, #10
   76e48:	orr	r2, r2, r1, lsl #22
   76e4c:	asr	r3, r1, #10
   76e50:	add	ip, pc, ip
   76e54:	mov	r8, #0
   76e58:	ldrd	r4, [ip, #8]!
   76e5c:	cmp	r2, r4
   76e60:	sbcs	lr, r3, r5
   76e64:	blt	76f2c <__read_chk@plt+0x70aa8>
   76e68:	add	r8, r8, #1
   76e6c:	cmp	r8, #7
   76e70:	bne	76e58 <__read_chk@plt+0x709d4>
   76e74:	mov	r9, #0
   76e78:	mov	r4, #0
   76e7c:	mov	r5, #0
   76e80:	orrs	lr, r6, r7
   76e84:	beq	7700c <__read_chk@plt+0x70b88>
   76e88:	adds	r2, r6, #99	; 0x63
   76e8c:	adc	r3, r7, #0
   76e90:	cmp	r3, #0
   76e94:	cmpeq	r2, #198	; 0xc6
   76e98:	movls	r8, #0
   76e9c:	movhi	r8, #1
   76ea0:	cmp	r9, #0
   76ea4:	orreq	r8, r8, #1
   76ea8:	cmp	r8, #0
   76eac:	beq	77030 <__read_chk@plt+0x70bac>
   76eb0:	cmp	r4, #5
   76eb4:	sbcs	r3, r5, #0
   76eb8:	blt	76ee8 <__read_chk@plt+0x70a64>
   76ebc:	cmp	r6, #0
   76ec0:	sbcs	lr, r7, #0
   76ec4:	mov	r0, r6
   76ec8:	mov	r1, r7
   76ecc:	movge	r2, #1
   76ed0:	movge	r3, #0
   76ed4:	mvnlt	r2, #0
   76ed8:	mvnlt	r3, #0
   76edc:	bl	7d018 <__read_chk@plt+0x76b94>
   76ee0:	mov	r6, r0
   76ee4:	mov	r7, r1
   76ee8:	ldr	r3, [pc, #456]	; 770b8 <__read_chk@plt+0x70c34>
   76eec:	mov	r0, sl
   76ef0:	ldr	lr, [pc, #452]	; 770bc <__read_chk@plt+0x70c38>
   76ef4:	mov	r1, #7
   76ef8:	add	r3, pc, r3
   76efc:	strd	r6, [sp, #8]
   76f00:	add	lr, pc, lr
   76f04:	mov	r2, #1
   76f08:	ldrb	ip, [r3, r9]
   76f0c:	mvn	r3, #0
   76f10:	str	lr, [sp]
   76f14:	str	ip, [sp, #16]
   76f18:	bl	60b8 <__snprintf_chk@plt>
   76f1c:	mov	r3, #0
   76f20:	mov	r0, r3
   76f24:	add	sp, sp, #44	; 0x2c
   76f28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   76f2c:	ldr	fp, [pc, #396]	; 770c0 <__read_chk@plt+0x70c3c>
   76f30:	cmp	r8, #0
   76f34:	add	fp, pc, fp
   76f38:	add	r3, fp, r8, lsl #2
   76f3c:	ldr	r9, [r3, #64]	; 0x40
   76f40:	beq	77078 <__read_chk@plt+0x70bf4>
   76f44:	mov	r2, r4
   76f48:	mov	r3, r5
   76f4c:	bl	7cf44 <__read_chk@plt+0x76ac0>
   76f50:	mov	r0, r6
   76f54:	mov	r1, r7
   76f58:	lsl	r8, r8, #3
   76f5c:	strd	r2, [sp, #32]
   76f60:	mov	r2, r4
   76f64:	mov	r3, r5
   76f68:	movw	r4, #1023	; 0x3ff
   76f6c:	bl	7cf44 <__read_chk@plt+0x76ac0>
   76f70:	ldrd	r2, [r8, fp]
   76f74:	mov	r5, #0
   76f78:	mov	r6, r0
   76f7c:	mov	r7, r1
   76f80:	ldrd	r0, [sp, #32]
   76f84:	bl	7cf44 <__read_chk@plt+0x76ac0>
   76f88:	mov	r2, #10
   76f8c:	mov	r3, #0
   76f90:	bl	7d11c <__read_chk@plt+0x76c98>
   76f94:	mov	r2, #512	; 0x200
   76f98:	mov	r3, #0
   76f9c:	bl	7d018 <__read_chk@plt+0x76b94>
   76fa0:	asr	r2, r1, #31
   76fa4:	asr	r3, r2, #31
   76fa8:	and	r2, r2, r4
   76fac:	and	r3, r3, r5
   76fb0:	adds	r0, r0, r2
   76fb4:	adc	r1, r1, r3
   76fb8:	lsr	r3, r0, #10
   76fbc:	orr	r4, r3, r1, lsl #22
   76fc0:	asr	r5, r1, #10
   76fc4:	cmp	r5, #0
   76fc8:	cmpeq	r4, #10
   76fcc:	bne	76e80 <__read_chk@plt+0x709fc>
   76fd0:	cmp	r6, #0
   76fd4:	sbcs	r3, r7, #0
   76fd8:	mov	r0, r6
   76fdc:	mov	r1, r7
   76fe0:	mov	r4, #0
   76fe4:	movge	r2, #1
   76fe8:	movge	r3, #0
   76fec:	mvnlt	r2, #0
   76ff0:	mvnlt	r3, #0
   76ff4:	bl	7d018 <__read_chk@plt+0x76b94>
   76ff8:	mov	r5, #0
   76ffc:	mov	r6, r0
   77000:	mov	r7, r1
   77004:	orrs	lr, r6, r7
   77008:	bne	76e88 <__read_chk@plt+0x70a04>
   7700c:	ldr	r1, [pc, #176]	; 770c4 <__read_chk@plt+0x70c40>
   77010:	mov	r0, sl
   77014:	mov	r2, #7
   77018:	add	r1, pc, r1
   7701c:	bl	7ae18 <__read_chk@plt+0x74994>
   77020:	mov	r3, #0
   77024:	mov	r0, r3
   77028:	add	sp, sp, #44	; 0x2c
   7702c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77030:	ldr	r3, [pc, #144]	; 770c8 <__read_chk@plt+0x70c44>
   77034:	mov	r0, sl
   77038:	ldr	lr, [pc, #140]	; 770cc <__read_chk@plt+0x70c48>
   7703c:	mov	r1, #7
   77040:	add	r3, pc, r3
   77044:	strd	r6, [sp, #8]
   77048:	add	lr, pc, lr
   7704c:	mov	r2, #1
   77050:	ldrb	ip, [r3, r9]
   77054:	mvn	r3, #0
   77058:	strd	r4, [sp, #16]
   7705c:	str	lr, [sp]
   77060:	str	ip, [sp, #24]
   77064:	bl	60b8 <__snprintf_chk@plt>
   77068:	mov	r3, r8
   7706c:	mov	r0, r3
   77070:	add	sp, sp, #44	; 0x2c
   77074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77078:	mov	r0, r6
   7707c:	mov	r1, r7
   77080:	mov	r2, r4
   77084:	mov	r3, r5
   77088:	bl	7cf44 <__read_chk@plt+0x76ac0>
   7708c:	mov	r4, #0
   77090:	mov	r5, #0
   77094:	mov	r6, r0
   77098:	mov	r7, r1
   7709c:	b	76e80 <__read_chk@plt+0x709fc>
   770a0:	bl	6214 <__errno_location@plt>
   770a4:	mov	r2, #34	; 0x22
   770a8:	mvn	r3, #0
   770ac:	str	r2, [r0]
   770b0:	b	76f20 <__read_chk@plt+0x70a9c>
   770b4:	muleq	r3, r8, r7
   770b8:	strdeq	r5, [r3], -r0
   770bc:	andeq	r5, r3, r8, asr #14
   770c0:			; <UNDEFINED> instruction: 0x000356b4
   770c4:	andeq	r5, r3, ip, lsr #12
   770c8:	andeq	r5, r3, r8, lsr #11
   770cc:	andeq	r5, r3, r8, lsl #12
   770d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   770d4:	mov	r6, r0
   770d8:	sub	sp, sp, #20
   770dc:	mov	r9, r1
   770e0:	mov	r0, r1
   770e4:	mov	r1, r6
   770e8:	mov	r7, r2
   770ec:	mov	r5, r3
   770f0:	bl	7d06c <__read_chk@plt+0x76be8>
   770f4:	mov	r1, r9
   770f8:	str	r0, [sp]
   770fc:	mov	r0, r7
   77100:	bl	7d06c <__read_chk@plt+0x76be8>
   77104:	str	r0, [sp, #4]
   77108:	ldm	sp, {r0, r1}
   7710c:	bl	7cb6c <__read_chk@plt+0x766e8>
   77110:	subs	r4, r1, #0
   77114:	beq	771fc <__read_chk@plt+0x70d78>
   77118:	ldr	r0, [sp, #4]
   7711c:	b	77124 <__read_chk@plt+0x70ca0>
   77120:	mov	r4, r1
   77124:	mov	r1, r4
   77128:	bl	7cb6c <__read_chk@plt+0x766e8>
   7712c:	mov	r0, r4
   77130:	cmp	r1, #0
   77134:	bne	77120 <__read_chk@plt+0x70c9c>
   77138:	mov	r0, r7
   7713c:	mov	r1, r6
   77140:	bl	7d06c <__read_chk@plt+0x76be8>
   77144:	mov	r1, r4
   77148:	bl	7c94c <__read_chk@plt+0x764c8>
   7714c:	cmp	r4, #0
   77150:	mov	r7, r0
   77154:	ble	771f4 <__read_chk@plt+0x70d70>
   77158:	add	r8, r5, r9, lsl #2
   7715c:	mov	r6, #0
   77160:	add	r4, r4, r9
   77164:	str	r9, [sp, #8]
   77168:	str	r4, [sp, #12]
   7716c:	cmp	r7, #0
   77170:	ldr	sl, [sp, #8]
   77174:	ldrgt	r4, [r8, r6]
   77178:	movgt	fp, #0
   7717c:	bgt	771b4 <__read_chk@plt+0x70d30>
   77180:	b	771d8 <__read_chk@plt+0x70d54>
   77184:	bl	7d06c <__read_chk@plt+0x76be8>
   77188:	mov	sl, r0
   7718c:	ldr	ip, [r5, sl, lsl #2]
   77190:	mov	r0, fp
   77194:	str	r4, [r5, sl, lsl #2]
   77198:	mov	r1, #1
   7719c:	str	ip, [r8, r6]
   771a0:	mov	r4, ip
   771a4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   771a8:	cmp	r0, r7
   771ac:	mov	fp, r0
   771b0:	beq	771d8 <__read_chk@plt+0x70d54>
   771b4:	cmp	r9, sl
   771b8:	mov	r0, sl
   771bc:	ldr	r1, [sp]
   771c0:	ble	77184 <__read_chk@plt+0x70d00>
   771c4:	mov	r0, sl
   771c8:	ldr	r1, [sp, #4]
   771cc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   771d0:	mov	sl, r0
   771d4:	b	7718c <__read_chk@plt+0x70d08>
   771d8:	ldr	r2, [sp, #8]
   771dc:	add	r6, r6, #4
   771e0:	ldr	r3, [sp, #12]
   771e4:	add	r2, r2, #1
   771e8:	str	r2, [sp, #8]
   771ec:	cmp	r2, r3
   771f0:	bne	7716c <__read_chk@plt+0x70ce8>
   771f4:	add	sp, sp, #20
   771f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   771fc:	ldr	r4, [sp, #4]
   77200:	b	77138 <__read_chk@plt+0x70cb4>
   77204:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77208:	sub	sp, sp, #28
   7720c:	ldr	r4, [pc, #904]	; 7759c <__read_chk@plt+0x71118>
   77210:	mov	sl, r2
   77214:	str	r0, [sp, #20]
   77218:	mov	r9, r3
   7721c:	add	r4, pc, r4
   77220:	ldr	r0, [pc, #888]	; 775a0 <__read_chk@plt+0x7111c>
   77224:	str	r1, [sp, #16]
   77228:	mov	r1, #1
   7722c:	ldr	ip, [r4]
   77230:	add	r0, pc, r0
   77234:	ldr	r7, [r0]
   77238:	mov	r0, ip
   7723c:	str	ip, [sp, #8]
   77240:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77244:	mov	r1, #61	; 0x3d
   77248:	str	r0, [sp, #12]
   7724c:	mov	r0, r7
   77250:	ldr	r3, [sp, #12]
   77254:	str	r3, [r4]
   77258:	bl	640c <strchr@plt>
   7725c:	subs	ip, r0, #0
   77260:	str	ip, [sp, #4]
   77264:	beq	7743c <__read_chk@plt+0x70fb8>
   77268:	mov	r1, r7
   7726c:	add	ip, ip, #1
   77270:	str	ip, [sp, #4]
   77274:	bl	7d06c <__read_chk@plt+0x76be8>
   77278:	mov	r5, r0
   7727c:	ldr	fp, [sl]
   77280:	cmp	fp, #0
   77284:	beq	7739c <__read_chk@plt+0x70f18>
   77288:	mov	r6, sl
   7728c:	mov	r4, #0
   77290:	mvn	r8, #0
   77294:	mov	r0, r7
   77298:	mov	r1, fp
   7729c:	mov	r2, r5
   772a0:	bl	5680 <strncmp@plt>
   772a4:	cmp	r0, #0
   772a8:	mov	r0, fp
   772ac:	bne	772e4 <__read_chk@plt+0x70e60>
   772b0:	bl	6088 <strlen@plt>
   772b4:	cmp	r5, r0
   772b8:	beq	773f8 <__read_chk@plt+0x70f74>
   772bc:	subs	r2, r5, #1
   772c0:	rsbs	r3, r2, #0
   772c4:	adcs	r3, r3, r2
   772c8:	cmp	r9, #0
   772cc:	moveq	r3, #0
   772d0:	cmp	r3, #0
   772d4:	bne	772e4 <__read_chk@plt+0x70e60>
   772d8:	cmn	r8, #1
   772dc:	mov	r8, r4
   772e0:	bne	7744c <__read_chk@plt+0x70fc8>
   772e4:	mov	r0, r4
   772e8:	mov	r1, #1
   772ec:	bl	7cfd8 <__read_chk@plt+0x76b54>
   772f0:	ldr	fp, [r6, #16]!
   772f4:	cmp	fp, #0
   772f8:	mov	r4, r0
   772fc:	bne	77294 <__read_chk@plt+0x70e10>
   77300:	cmn	r8, #1
   77304:	beq	7739c <__read_chk@plt+0x70f18>
   77308:	add	r8, sl, r8, lsl #4
   7730c:	ldr	r3, [r8, #4]
   77310:	cmp	r3, #0
   77314:	beq	77344 <__read_chk@plt+0x70ec0>
   77318:	sub	r2, r3, #1
   7731c:	cmp	r2, #1
   77320:	bls	77488 <__read_chk@plt+0x71004>
   77324:	ldr	r3, [r8, #8]
   77328:	cmp	r3, #0
   7732c:	ldrne	r2, [r8, #12]
   77330:	movne	r0, #0
   77334:	ldreq	r0, [r8, #12]
   77338:	strne	r2, [r3]
   7733c:	add	sp, sp, #28
   77340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77344:	ldr	r3, [sp, #4]
   77348:	cmp	r3, #0
   7734c:	beq	77324 <__read_chk@plt+0x70ea0>
   77350:	ldr	r3, [pc, #588]	; 775a4 <__read_chk@plt+0x71120>
   77354:	add	r3, pc, r3
   77358:	ldr	r3, [r3, #4]
   7735c:	cmp	r3, #0
   77360:	bne	77410 <__read_chk@plt+0x70f8c>
   77364:	ldr	r3, [r8, #8]
   77368:	cmp	r3, #0
   7736c:	beq	7755c <__read_chk@plt+0x710d8>
   77370:	ldr	r3, [pc, #560]	; 775a8 <__read_chk@plt+0x71124>
   77374:	mov	r2, #0
   77378:	add	r3, pc, r3
   7737c:	str	r2, [r3, #8]
   77380:	ldr	ip, [sp, #16]
   77384:	ldrb	r3, [ip]
   77388:	cmp	r3, #58	; 0x3a
   7738c:	beq	77554 <__read_chk@plt+0x710d0>
   77390:	mov	r0, #63	; 0x3f
   77394:	add	sp, sp, #28
   77398:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7739c:	cmp	r9, #0
   773a0:	bne	77570 <__read_chk@plt+0x710ec>
   773a4:	ldr	r3, [pc, #512]	; 775ac <__read_chk@plt+0x71128>
   773a8:	add	r3, pc, r3
   773ac:	ldr	r3, [r3, #4]
   773b0:	cmp	r3, #0
   773b4:	beq	773dc <__read_chk@plt+0x70f58>
   773b8:	ldr	ip, [sp, #16]
   773bc:	ldrb	r3, [ip]
   773c0:	cmp	r3, #58	; 0x3a
   773c4:	beq	773dc <__read_chk@plt+0x70f58>
   773c8:	ldr	r0, [pc, #480]	; 775b0 <__read_chk@plt+0x7112c>
   773cc:	mov	r1, r7
   773d0:	add	r0, pc, r0
   773d4:	add	r0, r0, #104	; 0x68
   773d8:	bl	40110 <__read_chk@plt+0x39c8c>
   773dc:	ldr	r3, [pc, #464]	; 775b4 <__read_chk@plt+0x71130>
   773e0:	mov	r2, #0
   773e4:	mov	r0, #63	; 0x3f
   773e8:	add	r3, pc, r3
   773ec:	str	r2, [r3, #8]
   773f0:	add	sp, sp, #28
   773f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   773f8:	mov	r8, r4
   773fc:	add	r8, sl, r8, lsl #4
   77400:	ldr	r3, [r8, #4]
   77404:	cmp	r3, #0
   77408:	bne	77318 <__read_chk@plt+0x70e94>
   7740c:	b	77344 <__read_chk@plt+0x70ec0>
   77410:	ldr	ip, [sp, #16]
   77414:	ldrb	r3, [ip]
   77418:	cmp	r3, #58	; 0x3a
   7741c:	beq	77364 <__read_chk@plt+0x70ee0>
   77420:	ldr	r0, [pc, #400]	; 775b8 <__read_chk@plt+0x71134>
   77424:	mov	r1, r5
   77428:	mov	r2, r7
   7742c:	add	r0, pc, r0
   77430:	add	r0, r0, #28
   77434:	bl	40110 <__read_chk@plt+0x39c8c>
   77438:	b	77364 <__read_chk@plt+0x70ee0>
   7743c:	mov	r0, r7
   77440:	bl	6088 <strlen@plt>
   77444:	mov	r5, r0
   77448:	b	7727c <__read_chk@plt+0x70df8>
   7744c:	ldr	r3, [pc, #360]	; 775bc <__read_chk@plt+0x71138>
   77450:	add	r3, pc, r3
   77454:	ldr	r3, [r3, #4]
   77458:	cmp	r3, #0
   7745c:	beq	773dc <__read_chk@plt+0x70f58>
   77460:	ldr	ip, [sp, #16]
   77464:	ldrb	r3, [ip]
   77468:	cmp	r3, #58	; 0x3a
   7746c:	beq	773dc <__read_chk@plt+0x70f58>
   77470:	ldr	r0, [pc, #328]	; 775c0 <__read_chk@plt+0x7113c>
   77474:	mov	r1, r5
   77478:	mov	r2, r7
   7747c:	add	r0, pc, r0
   77480:	bl	40110 <__read_chk@plt+0x39c8c>
   77484:	b	773dc <__read_chk@plt+0x70f58>
   77488:	ldr	ip, [sp, #4]
   7748c:	cmp	ip, #0
   77490:	ldrne	r3, [pc, #300]	; 775c4 <__read_chk@plt+0x71140>
   77494:	addne	r3, pc, r3
   77498:	strne	ip, [r3]
   7749c:	bne	77324 <__read_chk@plt+0x70ea0>
   774a0:	cmp	r3, #1
   774a4:	bne	77324 <__read_chk@plt+0x70ea0>
   774a8:	mov	r1, #2
   774ac:	ldr	r0, [sp, #8]
   774b0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   774b4:	ldr	r3, [pc, #268]	; 775c8 <__read_chk@plt+0x71144>
   774b8:	ldr	ip, [sp, #12]
   774bc:	add	r3, pc, r3
   774c0:	ldr	r1, [pc, #260]	; 775cc <__read_chk@plt+0x71148>
   774c4:	add	r1, pc, r1
   774c8:	str	r0, [r3]
   774cc:	ldr	r0, [sp, #20]
   774d0:	ldr	r2, [r0, ip, lsl #2]
   774d4:	cmp	r2, #0
   774d8:	str	r2, [r1]
   774dc:	bne	77324 <__read_chk@plt+0x70ea0>
   774e0:	ldr	r3, [r3, #4]
   774e4:	cmp	r3, #0
   774e8:	beq	77510 <__read_chk@plt+0x7108c>
   774ec:	ldr	ip, [sp, #16]
   774f0:	ldrb	r3, [ip]
   774f4:	cmp	r3, #58	; 0x3a
   774f8:	beq	77510 <__read_chk@plt+0x7108c>
   774fc:	ldr	r0, [pc, #204]	; 775d0 <__read_chk@plt+0x7114c>
   77500:	mov	r1, r7
   77504:	add	r0, pc, r0
   77508:	add	r0, r0, #68	; 0x44
   7750c:	bl	40110 <__read_chk@plt+0x39c8c>
   77510:	ldr	r3, [r8, #8]
   77514:	cmp	r3, #0
   77518:	beq	77588 <__read_chk@plt+0x71104>
   7751c:	ldr	r3, [pc, #176]	; 775d4 <__read_chk@plt+0x71150>
   77520:	mov	r2, #0
   77524:	add	r3, pc, r3
   77528:	str	r2, [r3, #8]
   7752c:	ldr	r4, [pc, #164]	; 775d8 <__read_chk@plt+0x71154>
   77530:	mvn	r1, #0
   77534:	add	r4, pc, r4
   77538:	ldr	r0, [r4]
   7753c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77540:	ldr	ip, [sp, #16]
   77544:	str	r0, [r4]
   77548:	ldrb	r3, [ip]
   7754c:	cmp	r3, #58	; 0x3a
   77550:	bne	77390 <__read_chk@plt+0x70f0c>
   77554:	mov	r0, #58	; 0x3a
   77558:	b	7733c <__read_chk@plt+0x70eb8>
   7755c:	ldr	r3, [pc, #120]	; 775dc <__read_chk@plt+0x71158>
   77560:	ldr	r2, [r8, #12]
   77564:	add	r3, pc, r3
   77568:	str	r2, [r3, #8]
   7756c:	b	77380 <__read_chk@plt+0x70efc>
   77570:	ldr	r3, [pc, #104]	; 775e0 <__read_chk@plt+0x7115c>
   77574:	mvn	r0, #0
   77578:	ldr	ip, [sp, #8]
   7757c:	add	r3, pc, r3
   77580:	str	ip, [r3]
   77584:	b	7733c <__read_chk@plt+0x70eb8>
   77588:	ldr	r3, [pc, #84]	; 775e4 <__read_chk@plt+0x71160>
   7758c:	ldr	r2, [r8, #12]
   77590:	add	r3, pc, r3
   77594:	str	r2, [r3, #8]
   77598:	b	7752c <__read_chk@plt+0x710a8>
   7759c:	andeq	r9, r4, ip, ror #29
   775a0:	strdeq	r9, [r4], -r0
   775a4:			; <UNDEFINED> instruction: 0x00049db4
   775a8:	muleq	r4, r0, sp
   775ac:	andeq	r9, r4, r0, ror #26
   775b0:	muleq	r3, r0, r2
   775b4:	andeq	r9, r4, r0, lsr #26
   775b8:	andeq	r5, r3, r4, lsr r2
   775bc:			; <UNDEFINED> instruction: 0x00049cb8
   775c0:	andeq	r5, r3, r4, ror #3
   775c4:	andeq	ip, r4, r0, asr #26
   775c8:	andeq	r9, r4, ip, asr #24
   775cc:	andeq	ip, r4, r0, lsl sp
   775d0:	andeq	r5, r3, ip, asr r1
   775d4:	andeq	r9, r4, r4, ror #23
   775d8:	ldrdeq	r9, [r4], -r4
   775dc:	andeq	r9, r4, r4, lsr #23
   775e0:	andeq	r9, r4, ip, lsl #23
   775e4:	andeq	r9, r4, r8, ror fp
   775e8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   775ec:	subs	r7, r2, #0
   775f0:	mov	r9, r0
   775f4:	mov	r8, r1
   775f8:	beq	776e0 <__read_chk@plt+0x7125c>
   775fc:	ldr	r3, [pc, #1284]	; 77b08 <__read_chk@plt+0x71684>
   77600:	add	r3, pc, r3
   77604:	ldr	r2, [r3]
   77608:	cmp	r2, #0
   7760c:	beq	77748 <__read_chk@plt+0x712c4>
   77610:	ldr	r3, [pc, #1268]	; 77b0c <__read_chk@plt+0x71688>
   77614:	add	r3, pc, r3
   77618:	ldr	r3, [r3, #12]
   7761c:	cmn	r3, #1
   77620:	beq	776ec <__read_chk@plt+0x71268>
   77624:	ldr	r3, [pc, #1252]	; 77b10 <__read_chk@plt+0x7168c>
   77628:	add	r3, pc, r3
   7762c:	ldr	r3, [r3]
   77630:	cmp	r3, #0
   77634:	moveq	r2, r3
   77638:	bne	776ec <__read_chk@plt+0x71268>
   7763c:	ldrb	r3, [r7]
   77640:	cmp	r3, #45	; 0x2d
   77644:	beq	77724 <__read_chk@plt+0x712a0>
   77648:	cmp	r3, #43	; 0x2b
   7764c:	mov	sl, #0
   77650:	beq	77728 <__read_chk@plt+0x712a4>
   77654:	ldr	r3, [pc, #1208]	; 77b14 <__read_chk@plt+0x71690>
   77658:	cmp	r2, #0
   7765c:	mov	r2, #0
   77660:	add	r3, pc, r3
   77664:	str	r2, [r3]
   77668:	bne	77730 <__read_chk@plt+0x712ac>
   7766c:	ldr	r3, [pc, #1188]	; 77b18 <__read_chk@plt+0x71694>
   77670:	add	r3, pc, r3
   77674:	ldr	r3, [r3]
   77678:	ldrb	r6, [r3]
   7767c:	cmp	r6, #0
   77680:	bne	777f0 <__read_chk@plt+0x7136c>
   77684:	ldr	r4, [pc, #1168]	; 77b1c <__read_chk@plt+0x71698>
   77688:	mov	r6, #0
   7768c:	ldr	ip, [pc, #1164]	; 77b20 <__read_chk@plt+0x7169c>
   77690:	add	r4, pc, r4
   77694:	add	ip, pc, ip
   77698:	ldr	r5, [r4]
   7769c:	str	r6, [ip]
   776a0:	cmp	r9, r5
   776a4:	ble	77864 <__read_chk@plt+0x713e0>
   776a8:	ldr	r4, [r8, r5, lsl #2]
   776ac:	ldr	r3, [pc, #1136]	; 77b24 <__read_chk@plt+0x716a0>
   776b0:	ldrb	r1, [r4]
   776b4:	add	r3, pc, r3
   776b8:	cmp	r1, #45	; 0x2d
   776bc:	str	r4, [r3]
   776c0:	beq	77794 <__read_chk@plt+0x71310>
   776c4:	ldr	r3, [pc, #1116]	; 77b28 <__read_chk@plt+0x716a4>
   776c8:	cmp	sl, #0
   776cc:	ldr	r2, [pc, #1112]	; 77b2c <__read_chk@plt+0x716a8>
   776d0:	add	r3, pc, r3
   776d4:	add	r2, pc, r2
   776d8:	str	r2, [r3]
   776dc:	bne	77760 <__read_chk@plt+0x712dc>
   776e0:	mvn	r3, #0
   776e4:	mov	r0, r3
   776e8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   776ec:	ldr	r0, [pc, #1084]	; 77b30 <__read_chk@plt+0x716ac>
   776f0:	add	r0, pc, r0
   776f4:	bl	6388 <getenv@plt>
   776f8:	ldr	r3, [pc, #1076]	; 77b34 <__read_chk@plt+0x716b0>
   776fc:	ldr	r2, [pc, #1076]	; 77b38 <__read_chk@plt+0x716b4>
   77700:	add	r3, pc, r3
   77704:	add	r2, pc, r2
   77708:	ldr	r2, [r2]
   7770c:	adds	r0, r0, #0
   77710:	movne	r0, #1
   77714:	str	r0, [r3, #12]
   77718:	ldrb	r3, [r7]
   7771c:	cmp	r3, #45	; 0x2d
   77720:	bne	77648 <__read_chk@plt+0x711c4>
   77724:	mov	sl, #2
   77728:	add	r7, r7, #1
   7772c:	b	77654 <__read_chk@plt+0x711d0>
   77730:	ldr	r3, [pc, #1028]	; 77b3c <__read_chk@plt+0x716b8>
   77734:	mvn	r2, #0
   77738:	add	r3, pc, r3
   7773c:	str	r2, [r3, #16]
   77740:	str	r2, [r3, #20]
   77744:	b	77684 <__read_chk@plt+0x71200>
   77748:	ldr	r1, [pc, #1008]	; 77b40 <__read_chk@plt+0x716bc>
   7774c:	mov	r2, #1
   77750:	str	r2, [r3]
   77754:	add	r1, pc, r1
   77758:	str	r2, [r1]
   7775c:	b	77610 <__read_chk@plt+0x7118c>
   77760:	mov	r0, r5
   77764:	mov	r1, #1
   77768:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7776c:	ldr	r1, [pc, #976]	; 77b44 <__read_chk@plt+0x716c0>
   77770:	ldr	r2, [pc, #976]	; 77b48 <__read_chk@plt+0x716c4>
   77774:	mov	r3, #1
   77778:	add	r1, pc, r1
   7777c:	add	r2, pc, r2
   77780:	str	r0, [r1]
   77784:	mov	r0, r3
   77788:	ldr	r1, [r8, r5, lsl #2]
   7778c:	str	r1, [r2]
   77790:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77794:	ldrb	r6, [r4, #1]
   77798:	cmp	r6, #0
   7779c:	bne	777b0 <__read_chk@plt+0x7132c>
   777a0:	mov	r0, r7
   777a4:	bl	640c <strchr@plt>
   777a8:	cmp	r0, #0
   777ac:	beq	776c4 <__read_chk@plt+0x71240>
   777b0:	ldr	r3, [pc, #916]	; 77b4c <__read_chk@plt+0x716c8>
   777b4:	add	r3, pc, r3
   777b8:	ldr	sl, [r3, #20]
   777bc:	cmn	sl, #1
   777c0:	beq	777d0 <__read_chk@plt+0x7134c>
   777c4:	ldr	r2, [r3, #16]
   777c8:	cmn	r2, #1
   777cc:	streq	r5, [r3, #16]
   777d0:	cmp	r6, #0
   777d4:	beq	77954 <__read_chk@plt+0x714d0>
   777d8:	ldr	fp, [pc, #880]	; 77b50 <__read_chk@plt+0x716cc>
   777dc:	cmp	r6, #45	; 0x2d
   777e0:	add	r3, r4, #1
   777e4:	add	fp, pc, fp
   777e8:	str	r3, [fp]
   777ec:	beq	779ec <__read_chk@plt+0x71568>
   777f0:	mov	r4, r3
   777f4:	ldr	r3, [pc, #856]	; 77b54 <__read_chk@plt+0x716d0>
   777f8:	cmp	r6, #58	; 0x3a
   777fc:	add	r5, r4, #1
   77800:	add	r3, pc, r3
   77804:	str	r5, [r3]
   77808:	beq	778e4 <__read_chk@plt+0x71460>
   7780c:	cmp	r6, #45	; 0x2d
   77810:	beq	77968 <__read_chk@plt+0x714e4>
   77814:	mov	r0, r7
   77818:	mov	r1, r6
   7781c:	bl	640c <strchr@plt>
   77820:	cmp	r0, #0
   77824:	beq	778e4 <__read_chk@plt+0x71460>
   77828:	ldrb	r3, [r0, #1]
   7782c:	cmp	r3, #58	; 0x3a
   77830:	ldrb	r3, [r5]
   77834:	beq	7799c <__read_chk@plt+0x71518>
   77838:	cmp	r3, #0
   7783c:	movne	r3, r6
   77840:	bne	776e4 <__read_chk@plt+0x71260>
   77844:	ldr	r4, [pc, #780]	; 77b58 <__read_chk@plt+0x716d4>
   77848:	mov	r1, #1
   7784c:	add	r4, pc, r4
   77850:	ldr	r0, [r4]
   77854:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77858:	mov	r3, r6
   7785c:	str	r0, [r4]
   77860:	b	776e4 <__read_chk@plt+0x71260>
   77864:	ldr	r6, [r4, #16]
   77868:	ldr	r3, [pc, #748]	; 77b5c <__read_chk@plt+0x716d8>
   7786c:	ldr	r2, [pc, #748]	; 77b60 <__read_chk@plt+0x716dc>
   77870:	cmn	r6, #1
   77874:	add	r3, pc, r3
   77878:	add	r2, pc, r2
   7787c:	str	r2, [r3]
   77880:	beq	778d4 <__read_chk@plt+0x71450>
   77884:	ldr	r7, [r4, #20]
   77888:	mov	r2, r5
   7788c:	mov	r3, r8
   77890:	mov	r1, r6
   77894:	mov	r0, r7
   77898:	bl	770d0 <__read_chk@plt+0x70c4c>
   7789c:	mov	r1, r6
   778a0:	mov	r0, r7
   778a4:	bl	7d06c <__read_chk@plt+0x76be8>
   778a8:	ldr	r1, [r4]
   778ac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   778b0:	str	r0, [r4]
   778b4:	ldr	r1, [pc, #680]	; 77b64 <__read_chk@plt+0x716e0>
   778b8:	mvn	r2, #0
   778bc:	mov	r3, r2
   778c0:	add	r1, pc, r1
   778c4:	mov	r0, r3
   778c8:	str	r2, [r1, #16]
   778cc:	str	r2, [r1, #20]
   778d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   778d4:	ldr	r3, [r4, #20]
   778d8:	cmn	r3, #1
   778dc:	strne	r3, [r4]
   778e0:	b	778b4 <__read_chk@plt+0x71430>
   778e4:	ldrb	r3, [r4, #1]
   778e8:	cmp	r3, #0
   778ec:	bne	77908 <__read_chk@plt+0x71484>
   778f0:	ldr	r4, [pc, #624]	; 77b68 <__read_chk@plt+0x716e4>
   778f4:	mov	r1, #1
   778f8:	add	r4, pc, r4
   778fc:	ldr	r0, [r4]
   77900:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77904:	str	r0, [r4]
   77908:	ldr	r3, [pc, #604]	; 77b6c <__read_chk@plt+0x716e8>
   7790c:	add	r3, pc, r3
   77910:	ldr	r3, [r3, #4]
   77914:	cmp	r3, #0
   77918:	beq	7793c <__read_chk@plt+0x714b8>
   7791c:	ldrb	r3, [r7]
   77920:	cmp	r3, #58	; 0x3a
   77924:	beq	7793c <__read_chk@plt+0x714b8>
   77928:	ldr	r0, [pc, #576]	; 77b70 <__read_chk@plt+0x716ec>
   7792c:	mov	r1, r6
   77930:	add	r0, pc, r0
   77934:	add	r0, r0, #128	; 0x80
   77938:	bl	40110 <__read_chk@plt+0x39c8c>
   7793c:	ldr	r2, [pc, #560]	; 77b74 <__read_chk@plt+0x716f0>
   77940:	mov	r3, #63	; 0x3f
   77944:	mov	r0, r3
   77948:	add	r2, pc, r2
   7794c:	str	r6, [r2, #8]
   77950:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77954:	ldr	r3, [pc, #540]	; 77b78 <__read_chk@plt+0x716f4>
   77958:	mov	r6, #45	; 0x2d
   7795c:	add	r5, r4, #1
   77960:	add	r3, pc, r3
   77964:	str	r5, [r3]
   77968:	ldrb	r3, [r4, #1]
   7796c:	cmp	r3, #0
   77970:	beq	77984 <__read_chk@plt+0x71500>
   77974:	ldrb	r3, [r5]
   77978:	cmp	r3, #0
   7797c:	bne	77908 <__read_chk@plt+0x71484>
   77980:	b	776e0 <__read_chk@plt+0x7125c>
   77984:	mov	r0, r7
   77988:	mov	r1, r6
   7798c:	bl	640c <strchr@plt>
   77990:	cmp	r0, #0
   77994:	bne	77828 <__read_chk@plt+0x713a4>
   77998:	b	77974 <__read_chk@plt+0x714f0>
   7799c:	cmp	r3, #0
   779a0:	beq	77a5c <__read_chk@plt+0x715d8>
   779a4:	ldr	r3, [pc, #464]	; 77b7c <__read_chk@plt+0x716f8>
   779a8:	ldr	r2, [pc, #464]	; 77b80 <__read_chk@plt+0x716fc>
   779ac:	add	r3, pc, r3
   779b0:	add	r2, pc, r2
   779b4:	ldr	r0, [r3]
   779b8:	str	r5, [r2]
   779bc:	ldr	r3, [pc, #448]	; 77b84 <__read_chk@plt+0x71700>
   779c0:	mov	r1, #1
   779c4:	ldr	r2, [pc, #444]	; 77b88 <__read_chk@plt+0x71704>
   779c8:	add	r3, pc, r3
   779cc:	ldr	r4, [pc, #440]	; 77b8c <__read_chk@plt+0x71708>
   779d0:	add	r2, pc, r2
   779d4:	str	r2, [r3]
   779d8:	add	r4, pc, r4
   779dc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   779e0:	mov	r3, r6
   779e4:	str	r0, [r4]
   779e8:	b	776e4 <__read_chk@plt+0x71260>
   779ec:	ldrb	r2, [r4, #2]
   779f0:	cmp	r2, #0
   779f4:	movne	r4, r3
   779f8:	bne	77954 <__read_chk@plt+0x714d0>
   779fc:	mov	r0, r5
   77a00:	mov	r1, #1
   77a04:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77a08:	ldr	r4, [pc, #384]	; 77b90 <__read_chk@plt+0x7170c>
   77a0c:	ldr	r3, [pc, #384]	; 77b94 <__read_chk@plt+0x71710>
   77a10:	add	r4, pc, r4
   77a14:	add	r3, pc, r3
   77a18:	str	r3, [fp]
   77a1c:	ldr	r5, [r4, #16]
   77a20:	cmn	r5, #1
   77a24:	mov	r2, r0
   77a28:	str	r0, [r4]
   77a2c:	beq	778b4 <__read_chk@plt+0x71430>
   77a30:	mov	r3, r8
   77a34:	mov	r0, sl
   77a38:	mov	r1, r5
   77a3c:	bl	770d0 <__read_chk@plt+0x70c4c>
   77a40:	mov	r1, r5
   77a44:	mov	r0, sl
   77a48:	bl	7d06c <__read_chk@plt+0x76be8>
   77a4c:	ldr	r1, [r4]
   77a50:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77a54:	str	r0, [r4]
   77a58:	b	778b4 <__read_chk@plt+0x71430>
   77a5c:	ldrb	r3, [r0, #2]
   77a60:	cmp	r3, #58	; 0x3a
   77a64:	beq	77afc <__read_chk@plt+0x71678>
   77a68:	ldr	r4, [pc, #296]	; 77b98 <__read_chk@plt+0x71714>
   77a6c:	mov	r1, #1
   77a70:	add	r4, pc, r4
   77a74:	ldr	r0, [r4]
   77a78:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77a7c:	cmp	r9, r0
   77a80:	str	r0, [r4]
   77a84:	bgt	77ae8 <__read_chk@plt+0x71664>
   77a88:	ldr	r1, [r4, #4]
   77a8c:	ldr	r3, [pc, #264]	; 77b9c <__read_chk@plt+0x71718>
   77a90:	ldr	r2, [pc, #264]	; 77ba0 <__read_chk@plt+0x7171c>
   77a94:	cmp	r1, #0
   77a98:	add	r3, pc, r3
   77a9c:	add	r2, pc, r2
   77aa0:	str	r2, [r3]
   77aa4:	beq	77ac8 <__read_chk@plt+0x71644>
   77aa8:	ldrb	r3, [r7]
   77aac:	cmp	r3, #58	; 0x3a
   77ab0:	beq	77ac8 <__read_chk@plt+0x71644>
   77ab4:	ldr	r0, [pc, #232]	; 77ba4 <__read_chk@plt+0x71720>
   77ab8:	mov	r1, r6
   77abc:	add	r0, pc, r0
   77ac0:	add	r0, r0, #152	; 0x98
   77ac4:	bl	40110 <__read_chk@plt+0x39c8c>
   77ac8:	ldr	r3, [pc, #216]	; 77ba8 <__read_chk@plt+0x71724>
   77acc:	add	r3, pc, r3
   77ad0:	str	r6, [r3, #8]
   77ad4:	ldrb	r3, [r7]
   77ad8:	cmp	r3, #58	; 0x3a
   77adc:	movne	r3, #63	; 0x3f
   77ae0:	moveq	r3, #58	; 0x3a
   77ae4:	b	776e4 <__read_chk@plt+0x71260>
   77ae8:	ldr	r3, [pc, #188]	; 77bac <__read_chk@plt+0x71728>
   77aec:	ldr	r2, [r8, r0, lsl #2]
   77af0:	add	r3, pc, r3
   77af4:	str	r2, [r3]
   77af8:	b	779bc <__read_chk@plt+0x71538>
   77afc:	ldr	r3, [pc, #172]	; 77bb0 <__read_chk@plt+0x7172c>
   77b00:	ldr	r0, [pc, r3]
   77b04:	b	779bc <__read_chk@plt+0x71538>
   77b08:	andeq	r9, r4, r8, lsl #22
   77b0c:	strdeq	r9, [r4], -r4
   77b10:	andeq	ip, r4, r8, lsr #23
   77b14:	andeq	ip, r4, r4, ror fp
   77b18:			; <UNDEFINED> instruction: 0x00049ab0
   77b1c:	andeq	r9, r4, r8, ror sl
   77b20:	andeq	ip, r4, ip, lsr fp
   77b24:	andeq	r9, r4, ip, ror #20
   77b28:	andeq	r9, r4, r0, asr sl
   77b2c:	andeq	r8, r0, r8, lsr r7
   77b30:	andeq	r5, r3, ip, lsr #32
   77b34:	andeq	r9, r4, r8, lsl #20
   77b38:	andeq	ip, r4, ip, asr #21
   77b3c:	ldrdeq	r9, [r4], -r0
   77b40:	andeq	ip, r4, ip, ror sl
   77b44:	muleq	r4, r0, r9
   77b48:	andeq	ip, r4, r8, asr sl
   77b4c:	andeq	r9, r4, r4, asr r9
   77b50:	andeq	r9, r4, ip, lsr r9
   77b54:	andeq	r9, r4, r0, lsr #18
   77b58:			; <UNDEFINED> instruction: 0x000498bc
   77b5c:	andeq	r9, r4, ip, lsr #17
   77b60:	muleq	r0, r4, r5
   77b64:	andeq	r9, r4, r8, asr #16
   77b68:	andeq	r9, r4, r0, lsl r8
   77b6c:	strdeq	r9, [r4], -ip
   77b70:	andeq	r4, r3, r0, lsr sp
   77b74:	andeq	r9, r4, r0, asr #15
   77b78:	andeq	r9, r4, r0, asr #15
   77b7c:	andeq	r9, r4, ip, asr r7
   77b80:	andeq	ip, r4, r4, lsr #16
   77b84:	andeq	r9, r4, r8, asr r7
   77b88:	andeq	r8, r0, ip, lsr r4
   77b8c:	andeq	r9, r4, r0, lsr r7
   77b90:	strdeq	r9, [r4], -r8
   77b94:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   77b98:	muleq	r4, r8, r6
   77b9c:	andeq	r9, r4, r8, lsl #13
   77ba0:	andeq	r8, r0, r0, ror r3
   77ba4:	andeq	r4, r3, r4, lsr #23
   77ba8:	andeq	r9, r4, ip, lsr r6
   77bac:	andeq	ip, r4, r4, ror #13
   77bb0:	andeq	r9, r4, r8, lsl #12
   77bb4:	push	{r4, lr}
   77bb8:	subs	r4, r0, #0
   77bbc:	popeq	{r4, pc}
   77bc0:	ldr	r0, [r4]
   77bc4:	cmp	r0, #0
   77bc8:	beq	77bd0 <__read_chk@plt+0x7174c>
   77bcc:	bl	55a8 <free@plt>
   77bd0:	ldr	r0, [r4, #8]
   77bd4:	bl	77bb4 <__read_chk@plt+0x71730>
   77bd8:	mov	r0, r4
   77bdc:	pop	{r4, lr}
   77be0:	b	55a8 <free@plt>
   77be4:	push	{r4, lr}
   77be8:	subs	r4, r0, #0
   77bec:	popeq	{r4, pc}
   77bf0:	ldr	r0, [r4]
   77bf4:	cmp	r0, #0
   77bf8:	beq	77c00 <__read_chk@plt+0x7177c>
   77bfc:	bl	55a8 <free@plt>
   77c00:	ldr	r0, [r4, #12]
   77c04:	cmp	r0, #0
   77c08:	beq	77c10 <__read_chk@plt+0x7178c>
   77c0c:	bl	55a8 <free@plt>
   77c10:	ldr	r0, [r4, #16]
   77c14:	bl	77be4 <__read_chk@plt+0x71760>
   77c18:	mov	r0, r4
   77c1c:	pop	{r4, lr}
   77c20:	b	55a8 <free@plt>
   77c24:	push	{r4, lr}
   77c28:	subs	r4, r0, #0
   77c2c:	popeq	{r4, pc}
   77c30:	ldr	r0, [r4, #12]
   77c34:	bl	77bb4 <__read_chk@plt+0x71730>
   77c38:	ldr	r0, [r4, #16]
   77c3c:	bl	77be4 <__read_chk@plt+0x71760>
   77c40:	ldr	r0, [r4, #20]
   77c44:	bl	77be4 <__read_chk@plt+0x71760>
   77c48:	ldr	r0, [r4, #24]
   77c4c:	bl	77be4 <__read_chk@plt+0x71760>
   77c50:	mov	r0, r4
   77c54:	pop	{r4, lr}
   77c58:	b	55a8 <free@plt>
   77c5c:	ldr	ip, [pc, #460]	; 77e30 <__read_chk@plt+0x719ac>
   77c60:	cmp	r3, #0
   77c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77c68:	sub	sp, sp, #1056	; 0x420
   77c6c:	ldr	r5, [pc, #448]	; 77e34 <__read_chk@plt+0x719b0>
   77c70:	sub	sp, sp, #4
   77c74:	add	ip, pc, ip
   77c78:	mov	r9, r0
   77c7c:	str	r3, [sp, #16]
   77c80:	mov	r4, r2
   77c84:	ldr	r5, [ip, r5]
   77c88:	mov	r3, ip
   77c8c:	ldr	r3, [r5]
   77c90:	str	r5, [sp, #20]
   77c94:	str	r3, [sp, #1052]	; 0x41c
   77c98:	ble	77e24 <__read_chk@plt+0x719a0>
   77c9c:	mov	sl, #0
   77ca0:	add	fp, r0, r1
   77ca4:	add	r8, sp, #24
   77ca8:	mov	r6, sl
   77cac:	mov	r7, #1
   77cb0:	b	77da8 <__read_chk@plt+0x71924>
   77cb4:	cmp	r6, #0
   77cb8:	movw	r3, #1025	; 0x401
   77cbc:	mov	r0, r9
   77cc0:	mov	r1, fp
   77cc4:	moveq	r6, r5
   77cc8:	cmp	sl, #0
   77ccc:	strne	r5, [sl, #16]
   77cd0:	ldr	r2, [r4]
   77cd4:	str	r3, [sp]
   77cd8:	mov	r3, r8
   77cdc:	bl	6274 <__dn_expand@plt>
   77ce0:	subs	sl, r0, #0
   77ce4:	blt	77dbc <__read_chk@plt+0x71938>
   77ce8:	mov	r0, r8
   77cec:	bl	5a10 <__strdup@plt>
   77cf0:	cmp	r0, #0
   77cf4:	str	r0, [r5]
   77cf8:	beq	77de8 <__read_chk@plt+0x71964>
   77cfc:	ldr	r0, [r4]
   77d00:	add	r0, r0, sl
   77d04:	str	r0, [r4]
   77d08:	bl	5ac4 <_getshort@plt>
   77d0c:	strh	r0, [r5, #4]
   77d10:	ldr	r0, [r4]
   77d14:	add	r0, r0, #2
   77d18:	str	r0, [r4]
   77d1c:	bl	5ac4 <_getshort@plt>
   77d20:	strh	r0, [r5, #6]
   77d24:	ldr	r0, [r4]
   77d28:	add	r0, r0, #2
   77d2c:	str	r0, [r4]
   77d30:	bl	56c8 <_getlong@plt>
   77d34:	strh	r0, [r5, #8]
   77d38:	ldr	r0, [r4]
   77d3c:	add	r0, r0, #4
   77d40:	str	r0, [r4]
   77d44:	bl	5ac4 <_getshort@plt>
   77d48:	strh	r0, [r5, #10]
   77d4c:	mov	sl, r0
   77d50:	ldr	r2, [r4]
   77d54:	add	r2, r2, #2
   77d58:	str	r2, [r4]
   77d5c:	bl	6070 <malloc@plt>
   77d60:	cmp	r0, #0
   77d64:	mov	r2, r0
   77d68:	str	r0, [r5, #12]
   77d6c:	beq	77e04 <__read_chk@plt+0x71980>
   77d70:	ldr	r1, [r4]
   77d74:	mov	r2, sl
   77d78:	bl	6010 <memcpy@plt>
   77d7c:	ldr	r2, [r4]
   77d80:	mov	r0, r7
   77d84:	mov	r1, #1
   77d88:	add	r3, r2, sl
   77d8c:	str	r3, [r4]
   77d90:	bl	7cfd8 <__read_chk@plt+0x76b54>
   77d94:	ldr	r2, [sp, #16]
   77d98:	cmp	r2, r0
   77d9c:	mov	r7, r0
   77da0:	blt	77e1c <__read_chk@plt+0x71998>
   77da4:	mov	sl, r5
   77da8:	mov	r0, #1
   77dac:	mov	r1, #20
   77db0:	bl	5f80 <calloc@plt>
   77db4:	subs	r5, r0, #0
   77db8:	bne	77cb4 <__read_chk@plt+0x71830>
   77dbc:	mov	r0, r6
   77dc0:	bl	77be4 <__read_chk@plt+0x71760>
   77dc4:	mov	r0, #0
   77dc8:	ldr	r2, [sp, #20]
   77dcc:	ldr	r1, [sp, #1052]	; 0x41c
   77dd0:	ldr	r3, [r2]
   77dd4:	cmp	r1, r3
   77dd8:	bne	77e2c <__read_chk@plt+0x719a8>
   77ddc:	add	sp, sp, #1056	; 0x420
   77de0:	add	sp, sp, #4
   77de4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77de8:	mov	r3, r0
   77dec:	mov	r0, r6
   77df0:	str	r3, [sp, #12]
   77df4:	bl	77be4 <__read_chk@plt+0x71760>
   77df8:	ldr	r3, [sp, #12]
   77dfc:	mov	r0, r3
   77e00:	b	77dc8 <__read_chk@plt+0x71944>
   77e04:	mov	r0, r6
   77e08:	str	r2, [sp, #12]
   77e0c:	bl	77be4 <__read_chk@plt+0x71760>
   77e10:	ldr	r2, [sp, #12]
   77e14:	mov	r0, r2
   77e18:	b	77dc8 <__read_chk@plt+0x71944>
   77e1c:	mov	r0, r6
   77e20:	b	77dc8 <__read_chk@plt+0x71944>
   77e24:	mov	r0, #0
   77e28:	b	77dc8 <__read_chk@plt+0x71944>
   77e2c:	bl	5d64 <__stack_chk_fail@plt>
   77e30:	andeq	r8, r4, r8, lsl #25
   77e34:	andeq	r0, r0, r8, asr #11
   77e38:	push	{r3, r4, r5, lr}
   77e3c:	subs	r4, r0, #0
   77e40:	popeq	{r3, r4, r5, pc}
   77e44:	ldr	r3, [r4, #28]
   77e48:	cmp	r3, #0
   77e4c:	beq	77ea4 <__read_chk@plt+0x71a20>
   77e50:	ldr	r2, [r4, #16]
   77e54:	cmp	r2, #0
   77e58:	beq	77e9c <__read_chk@plt+0x71a18>
   77e5c:	ldr	r0, [r3, #4]
   77e60:	cmp	r0, #0
   77e64:	beq	77e9c <__read_chk@plt+0x71a18>
   77e68:	mov	r5, #0
   77e6c:	b	77e80 <__read_chk@plt+0x719fc>
   77e70:	add	r2, r3, r5, lsl #3
   77e74:	ldr	r0, [r2, #4]
   77e78:	cmp	r0, #0
   77e7c:	beq	77e9c <__read_chk@plt+0x71a18>
   77e80:	add	r5, r5, #1
   77e84:	bl	55a8 <free@plt>
   77e88:	ldr	r3, [r4, #16]
   77e8c:	uxth	r5, r5
   77e90:	cmp	r5, r3
   77e94:	ldr	r3, [r4, #28]
   77e98:	bcc	77e70 <__read_chk@plt+0x719ec>
   77e9c:	mov	r0, r3
   77ea0:	bl	55a8 <free@plt>
   77ea4:	ldr	r3, [r4, #32]
   77ea8:	cmp	r3, #0
   77eac:	beq	77f04 <__read_chk@plt+0x71a80>
   77eb0:	ldr	r2, [r4, #20]
   77eb4:	cmp	r2, #0
   77eb8:	beq	77efc <__read_chk@plt+0x71a78>
   77ebc:	ldr	r0, [r3, #4]
   77ec0:	cmp	r0, #0
   77ec4:	beq	77efc <__read_chk@plt+0x71a78>
   77ec8:	mov	r5, #0
   77ecc:	b	77ee0 <__read_chk@plt+0x71a5c>
   77ed0:	add	r2, r3, r5, lsl #3
   77ed4:	ldr	r0, [r2, #4]
   77ed8:	cmp	r0, #0
   77edc:	beq	77efc <__read_chk@plt+0x71a78>
   77ee0:	add	r5, r5, #1
   77ee4:	bl	55a8 <free@plt>
   77ee8:	ldr	r3, [r4, #20]
   77eec:	uxth	r5, r5
   77ef0:	cmp	r5, r3
   77ef4:	ldr	r3, [r4, #32]
   77ef8:	bcc	77ed0 <__read_chk@plt+0x71a4c>
   77efc:	mov	r0, r3
   77f00:	bl	55a8 <free@plt>
   77f04:	ldr	r0, [r4, #24]
   77f08:	cmp	r0, #0
   77f0c:	beq	77f14 <__read_chk@plt+0x71a90>
   77f10:	bl	55a8 <free@plt>
   77f14:	mov	r0, r4
   77f18:	pop	{r3, r4, r5, lr}
   77f1c:	b	55a8 <free@plt>
   77f20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   77f24:	sub	sp, sp, #66560	; 0x10400
   77f28:	sub	sp, sp, #60	; 0x3c
   77f2c:	mov	r5, r1
   77f30:	add	r1, sp, #65536	; 0x10000
   77f34:	ldr	ip, [pc, #1432]	; 784d4 <__read_chk@plt+0x72050>
   77f38:	mov	r6, r0
   77f3c:	ldr	r0, [pc, #1428]	; 784d8 <__read_chk@plt+0x72054>
   77f40:	ldr	r1, [r1, #1120]	; 0x460
   77f44:	add	ip, pc, ip
   77f48:	mov	r7, r3
   77f4c:	mov	r4, r2
   77f50:	add	r2, sp, #65536	; 0x10000
   77f54:	str	r1, [sp, #16]
   77f58:	ldr	r0, [ip, r0]
   77f5c:	ldr	r3, [r0]
   77f60:	str	r0, [sp, #12]
   77f64:	str	r3, [r2, #1076]	; 0x434
   77f68:	bl	5608 <__res_state@plt>
   77f6c:	cmp	r4, #65536	; 0x10000
   77f70:	cmpcc	r5, #65536	; 0x10000
   77f74:	mov	r8, r0
   77f78:	bcs	77f88 <__read_chk@plt+0x71b04>
   77f7c:	cmp	r4, #255	; 0xff
   77f80:	cmpne	r5, #255	; 0xff
   77f84:	bne	77fb0 <__read_chk@plt+0x71b2c>
   77f88:	mov	r0, #3
   77f8c:	ldr	r1, [sp, #12]
   77f90:	add	r3, sp, #65536	; 0x10000
   77f94:	ldr	r2, [r3, #1076]	; 0x434
   77f98:	ldr	r3, [r1]
   77f9c:	cmp	r2, r3
   77fa0:	bne	784d0 <__read_chk@plt+0x7204c>
   77fa4:	add	sp, sp, #66560	; 0x10400
   77fa8:	add	sp, sp, #60	; 0x3c
   77fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   77fb0:	cmp	r7, #0
   77fb4:	bne	77f88 <__read_chk@plt+0x71b04>
   77fb8:	ldr	r3, [r0, #8]
   77fbc:	tst	r3, #1
   77fc0:	beq	78358 <__read_chk@plt+0x71ed4>
   77fc4:	add	r7, sp, #1072	; 0x430
   77fc8:	tst	r3, #1048576	; 0x100000
   77fcc:	add	r7, r7, #8
   77fd0:	orrne	r3, r3, #8388608	; 0x800000
   77fd4:	sub	sl, r7, #4
   77fd8:	strne	r3, [r8, #8]
   77fdc:	movw	ip, #65535	; 0xffff
   77fe0:	mov	r0, r6
   77fe4:	mov	r1, r5
   77fe8:	mov	r2, r4
   77fec:	mov	r3, sl
   77ff0:	str	ip, [sp]
   77ff4:	bl	631c <__res_query@plt>
   77ff8:	cmp	r0, #0
   77ffc:	str	r0, [sp, #32]
   78000:	blt	78254 <__read_chk@plt+0x71dd0>
   78004:	mov	r0, #1
   78008:	mov	r1, #28
   7800c:	bl	5f80 <calloc@plt>
   78010:	subs	r6, r0, #0
   78014:	beq	781d4 <__read_chk@plt+0x71d50>
   78018:	ldm	sl, {r0, r1, r2}
   7801c:	add	r3, sp, #66560	; 0x10400
   78020:	add	r3, r3, #56	; 0x38
   78024:	movw	r4, #64500	; 0xfbf4
   78028:	movt	r4, #65534	; 0xfffe
   7802c:	add	r7, r7, #8
   78030:	stm	r6, {r0, r1, r2}
   78034:	ldrh	r0, [r6, #4]
   78038:	ldrh	r1, [r6, #6]
   7803c:	ldrh	r2, [r6, #8]
   78040:	lsl	ip, r0, #8
   78044:	str	r7, [r3, r4]
   78048:	orr	r0, ip, r0, lsr #8
   7804c:	lsl	lr, r1, #8
   78050:	ldrh	r3, [r6, #10]
   78054:	orr	r1, lr, r1, lsr #8
   78058:	uxth	r0, r0
   7805c:	str	r0, [sp, #20]
   78060:	ldr	lr, [sp, #20]
   78064:	lsl	ip, r2, #8
   78068:	lsl	r0, r3, #8
   7806c:	orr	r2, ip, r2, lsr #8
   78070:	cmp	lr, #0
   78074:	orr	r3, r0, r3, lsr #8
   78078:	strh	lr, [r6, #4]
   7807c:	strh	r1, [r6, #6]
   78080:	strh	r2, [r6, #8]
   78084:	strh	r3, [r6, #10]
   78088:	beq	781cc <__read_chk@plt+0x71d48>
   7808c:	ldr	r2, [sp, #32]
   78090:	mov	fp, #0
   78094:	add	r1, sp, #56	; 0x38
   78098:	add	r9, sp, #48	; 0x30
   7809c:	add	r2, sl, r2
   780a0:	str	r1, [sp, #24]
   780a4:	str	r2, [sp, #28]
   780a8:	mov	r7, fp
   780ac:	mov	r8, #1
   780b0:	str	r6, [sp, #36]	; 0x24
   780b4:	b	780bc <__read_chk@plt+0x71c38>
   780b8:	mov	fp, r5
   780bc:	mov	r0, #1
   780c0:	mov	r1, #12
   780c4:	bl	5f80 <calloc@plt>
   780c8:	subs	r5, r0, #0
   780cc:	beq	78330 <__read_chk@plt+0x71eac>
   780d0:	add	r3, sp, #66560	; 0x10400
   780d4:	cmp	r7, #0
   780d8:	add	r3, r3, #56	; 0x38
   780dc:	mov	r0, sl
   780e0:	moveq	r7, r5
   780e4:	ldr	r1, [sp, #28]
   780e8:	cmp	fp, #0
   780ec:	ldr	r2, [r3, r4]
   780f0:	strne	r5, [fp, #8]
   780f4:	movw	r3, #1025	; 0x401
   780f8:	str	r3, [sp]
   780fc:	mov	r3, r9
   78100:	bl	6274 <__dn_expand@plt>
   78104:	add	fp, sp, #56	; 0x38
   78108:	subs	r6, r0, #0
   7810c:	blt	78330 <__read_chk@plt+0x71eac>
   78110:	mov	r0, r9
   78114:	bl	5a10 <__strdup@plt>
   78118:	cmp	r0, #0
   7811c:	str	r0, [r5]
   78120:	beq	78330 <__read_chk@plt+0x71eac>
   78124:	add	lr, sp, #66560	; 0x10400
   78128:	add	lr, lr, #56	; 0x38
   7812c:	ldr	r0, [lr, r4]
   78130:	add	r0, r0, r6
   78134:	str	r0, [lr, r4]
   78138:	bl	5ac4 <_getshort@plt>
   7813c:	add	r1, sp, #66560	; 0x10400
   78140:	add	r1, r1, #56	; 0x38
   78144:	ldr	r3, [r1, r4]
   78148:	add	r3, r3, #2
   7814c:	str	r3, [r1, r4]
   78150:	strh	r0, [r5, #4]
   78154:	mov	r0, r3
   78158:	bl	5ac4 <_getshort@plt>
   7815c:	add	r2, sp, #66560	; 0x10400
   78160:	add	r2, r2, #56	; 0x38
   78164:	mov	r1, #1
   78168:	ldr	r3, [r2, r4]
   7816c:	add	r3, r3, #2
   78170:	str	r3, [r2, r4]
   78174:	strh	r0, [r5, #6]
   78178:	mov	r0, r8
   7817c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78180:	ldr	r3, [sp, #20]
   78184:	cmp	r3, r0
   78188:	mov	r8, r0
   7818c:	bge	780b8 <__read_chk@plt+0x71c34>
   78190:	ldr	r6, [sp, #36]	; 0x24
   78194:	mov	r4, fp
   78198:	str	r7, [r6, #12]
   7819c:	sub	r4, r4, #12
   781a0:	ldrh	r3, [r6, #6]
   781a4:	mov	r0, sl
   781a8:	ldr	r1, [sp, #32]
   781ac:	mov	r2, r4
   781b0:	bl	77c5c <__read_chk@plt+0x717d8>
   781b4:	ldrh	r3, [r6, #6]
   781b8:	cmp	r3, #0
   781bc:	str	r0, [r6, #16]
   781c0:	beq	781dc <__read_chk@plt+0x71d58>
   781c4:	cmp	r0, #0
   781c8:	bne	781dc <__read_chk@plt+0x71d58>
   781cc:	mov	r0, r6
   781d0:	bl	77c24 <__read_chk@plt+0x717a0>
   781d4:	mov	r0, #2
   781d8:	b	77f8c <__read_chk@plt+0x71b08>
   781dc:	ldrh	r3, [r6, #8]
   781e0:	mov	r0, sl
   781e4:	ldr	r1, [sp, #32]
   781e8:	mov	r2, r4
   781ec:	bl	77c5c <__read_chk@plt+0x717d8>
   781f0:	ldrh	r3, [r6, #8]
   781f4:	cmp	r3, #0
   781f8:	str	r0, [r6, #20]
   781fc:	beq	78208 <__read_chk@plt+0x71d84>
   78200:	cmp	r0, #0
   78204:	beq	781cc <__read_chk@plt+0x71d48>
   78208:	ldrh	r3, [r6, #10]
   7820c:	mov	r0, sl
   78210:	ldr	r1, [sp, #32]
   78214:	mov	r2, r4
   78218:	bl	77c5c <__read_chk@plt+0x717d8>
   7821c:	ldrh	r3, [r6, #10]
   78220:	cmp	r3, #0
   78224:	str	r0, [r6, #24]
   78228:	beq	78234 <__read_chk@plt+0x71db0>
   7822c:	cmp	r0, #0
   78230:	beq	781cc <__read_chk@plt+0x71d48>
   78234:	ldrh	r4, [r6, #4]
   78238:	cmp	r4, #1
   7823c:	movne	r4, #2
   78240:	beq	78278 <__read_chk@plt+0x71df4>
   78244:	mov	r0, r6
   78248:	bl	77c24 <__read_chk@plt+0x717a0>
   7824c:	mov	r0, r4
   78250:	b	77f8c <__read_chk@plt+0x71b08>
   78254:	bl	5ddc <__h_errno_location@plt>
   78258:	ldr	r0, [r0]
   7825c:	cmp	r0, #1
   78260:	moveq	r0, #4
   78264:	beq	77f8c <__read_chk@plt+0x71b08>
   78268:	cmp	r0, #4
   7826c:	moveq	r0, #5
   78270:	movne	r0, #2
   78274:	b	77f8c <__read_chk@plt+0x71b08>
   78278:	mov	r0, r4
   7827c:	mov	r1, #36	; 0x24
   78280:	bl	5f80 <calloc@plt>
   78284:	subs	r8, r0, #0
   78288:	beq	78244 <__read_chk@plt+0x71dc0>
   7828c:	ldr	r2, [r6, #12]
   78290:	ldr	r3, [r6, #16]
   78294:	ldrb	ip, [r6, #3]
   78298:	ldrh	r0, [r2, #6]
   7829c:	tst	ip, #32
   782a0:	ldrh	r1, [r6, #6]
   782a4:	str	r0, [r8, #4]
   782a8:	ldrh	r2, [r2, #4]
   782ac:	str	r2, [r8, #8]
   782b0:	ldrh	r2, [r3, #8]
   782b4:	str	r1, [r8, #16]
   782b8:	str	r2, [r8, #12]
   782bc:	ldrne	r2, [r8]
   782c0:	orrne	r2, r2, #1
   782c4:	strne	r2, [r8]
   782c8:	ldr	r0, [r3]
   782cc:	bl	5a10 <__strdup@plt>
   782d0:	cmp	r0, #0
   782d4:	str	r0, [r8, #24]
   782d8:	beq	78488 <__read_chk@plt+0x72004>
   782dc:	ldr	r4, [r6, #16]
   782e0:	ldrh	r9, [r8, #4]
   782e4:	cmp	r4, #0
   782e8:	ldrh	r7, [r8, #8]
   782ec:	beq	78498 <__read_chk@plt+0x72014>
   782f0:	mov	sl, #0
   782f4:	mov	r5, r4
   782f8:	mov	r0, sl
   782fc:	b	7830c <__read_chk@plt+0x71e88>
   78300:	ldr	r5, [r5, #16]
   78304:	cmp	r5, #0
   78308:	beq	7836c <__read_chk@plt+0x71ee8>
   7830c:	ldrh	r3, [r5, #6]
   78310:	cmp	r3, r9
   78314:	bne	78300 <__read_chk@plt+0x71e7c>
   78318:	ldrh	r3, [r5, #4]
   7831c:	cmp	r3, r7
   78320:	bne	78300 <__read_chk@plt+0x71e7c>
   78324:	mov	r1, #1
   78328:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7832c:	b	78300 <__read_chk@plt+0x71e7c>
   78330:	ldr	r6, [sp, #36]	; 0x24
   78334:	mov	r0, r7
   78338:	bl	77bb4 <__read_chk@plt+0x71730>
   7833c:	mov	r2, #0
   78340:	ldrh	r3, [r6, #4]
   78344:	str	r2, [r6, #12]
   78348:	cmp	r3, r2
   7834c:	addeq	r4, sp, #56	; 0x38
   78350:	bne	781cc <__read_chk@plt+0x71d48>
   78354:	b	7819c <__read_chk@plt+0x71d18>
   78358:	bl	5950 <__res_init@plt>
   7835c:	cmn	r0, #1
   78360:	beq	781d4 <__read_chk@plt+0x71d50>
   78364:	ldr	r3, [r8, #8]
   78368:	b	77fc4 <__read_chk@plt+0x71b40>
   7836c:	mov	sl, r0
   78370:	str	r0, [r8, #16]
   78374:	mov	r7, r4
   78378:	mov	r0, r5
   7837c:	b	7838c <__read_chk@plt+0x71f08>
   78380:	ldr	r7, [r7, #16]
   78384:	cmp	r7, #0
   78388:	beq	783b0 <__read_chk@plt+0x71f2c>
   7838c:	ldrh	r3, [r7, #6]
   78390:	cmp	r3, r9
   78394:	bne	78380 <__read_chk@plt+0x71efc>
   78398:	ldrh	r3, [r7, #4]
   7839c:	cmp	r3, #46	; 0x2e
   783a0:	bne	78380 <__read_chk@plt+0x71efc>
   783a4:	mov	r1, #1
   783a8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   783ac:	b	78380 <__read_chk@plt+0x71efc>
   783b0:	str	r0, [r8, #20]
   783b4:	mov	r5, r0
   783b8:	mov	r1, #8
   783bc:	mov	r0, sl
   783c0:	bl	5f80 <calloc@plt>
   783c4:	cmp	r0, #0
   783c8:	str	r0, [r8, #28]
   783cc:	beq	78488 <__read_chk@plt+0x72004>
   783d0:	cmp	r5, #0
   783d4:	bne	78470 <__read_chk@plt+0x71fec>
   783d8:	mov	r5, #0
   783dc:	mov	r7, r5
   783e0:	b	783f0 <__read_chk@plt+0x71f6c>
   783e4:	ldr	r4, [r4, #16]
   783e8:	cmp	r4, #0
   783ec:	beq	784b8 <__read_chk@plt+0x72034>
   783f0:	ldrh	r2, [r4, #6]
   783f4:	ldr	r3, [r8, #4]
   783f8:	cmp	r2, r3
   783fc:	bne	783e4 <__read_chk@plt+0x71f60>
   78400:	ldrh	r3, [r4, #4]
   78404:	ldr	r2, [r8, #8]
   78408:	cmp	r3, r2
   7840c:	movne	r9, #0
   78410:	beq	78450 <__read_chk@plt+0x71fcc>
   78414:	cmp	r3, #46	; 0x2e
   78418:	beq	78460 <__read_chk@plt+0x71fdc>
   7841c:	cmp	r9, #0
   78420:	beq	783e4 <__read_chk@plt+0x71f60>
   78424:	ldrh	r3, [r4, #10]
   78428:	str	r3, [r9]
   7842c:	ldrh	r0, [r4, #10]
   78430:	bl	6070 <malloc@plt>
   78434:	cmp	r0, #0
   78438:	str	r0, [r9, #4]
   7843c:	beq	78488 <__read_chk@plt+0x72004>
   78440:	ldr	r1, [r4, #12]
   78444:	ldrh	r2, [r4, #10]
   78448:	bl	6010 <memcpy@plt>
   7844c:	b	783e4 <__read_chk@plt+0x71f60>
   78450:	ldr	r9, [r8, #28]
   78454:	add	r9, r9, r7, lsl #3
   78458:	add	r7, r7, #1
   7845c:	b	78414 <__read_chk@plt+0x71f90>
   78460:	ldr	r9, [r8, #32]
   78464:	add	r9, r9, r5, lsl #3
   78468:	add	r5, r5, #1
   7846c:	b	7841c <__read_chk@plt+0x71f98>
   78470:	mov	r0, r5
   78474:	mov	r1, #8
   78478:	bl	5f80 <calloc@plt>
   7847c:	cmp	r0, #0
   78480:	str	r0, [r8, #32]
   78484:	bne	783d8 <__read_chk@plt+0x71f54>
   78488:	mov	r0, r8
   7848c:	mov	r4, #1
   78490:	bl	77e38 <__read_chk@plt+0x719b4>
   78494:	b	78244 <__read_chk@plt+0x71dc0>
   78498:	str	r4, [r8, #16]
   7849c:	mov	r0, r4
   784a0:	str	r4, [r8, #20]
   784a4:	mov	r1, #8
   784a8:	bl	5f80 <calloc@plt>
   784ac:	cmp	r0, #0
   784b0:	str	r0, [r8, #28]
   784b4:	beq	78488 <__read_chk@plt+0x72004>
   784b8:	mov	r0, r6
   784bc:	bl	77c24 <__read_chk@plt+0x717a0>
   784c0:	ldr	r1, [sp, #16]
   784c4:	mov	r0, #0
   784c8:	str	r8, [r1]
   784cc:	b	77f8c <__read_chk@plt+0x71b08>
   784d0:	bl	5d64 <__stack_chk_fail@plt>
   784d4:			; <UNDEFINED> instruction: 0x000489b8
   784d8:	andeq	r0, r0, r8, asr #11
   784dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   784e0:	subs	fp, r3, #0
   784e4:	sub	sp, sp, #28
   784e8:	mov	ip, r0
   784ec:	beq	78714 <__read_chk@plt+0x72290>
   784f0:	cmp	r1, r2
   784f4:	bcs	78704 <__read_chk@plt+0x72280>
   784f8:	ldr	r3, [pc, #540]	; 7871c <__read_chk@plt+0x72298>
   784fc:	add	r8, r0, #2
   78500:	movw	sl, #32861	; 0x805d
   78504:	mov	r4, r1
   78508:	add	r3, pc, r3
   7850c:	str	fp, [sp, #16]
   78510:	str	r3, [sp, #20]
   78514:	ldrh	r3, [r4]
   78518:	movw	r1, #32831	; 0x803f
   7851c:	sub	r5, r8, #2
   78520:	add	r0, r4, #2
   78524:	cmp	r3, r1
   78528:	beq	78568 <__read_chk@plt+0x720e4>
   7852c:	add	r1, r1, #28
   78530:	cmp	r3, r1
   78534:	beq	78618 <__read_chk@plt+0x72194>
   78538:	movw	r1, #32810	; 0x802a
   7853c:	cmp	r3, r1
   78540:	beq	78584 <__read_chk@plt+0x72100>
   78544:	ldrh	r1, [r8, #-2]
   78548:	mov	ip, r8
   7854c:	cmp	r1, r3
   78550:	bne	78578 <__read_chk@plt+0x720f4>
   78554:	cmp	r2, r0
   78558:	add	r8, r8, #2
   7855c:	bls	78704 <__read_chk@plt+0x72280>
   78560:	mov	r4, r0
   78564:	b	78514 <__read_chk@plt+0x72090>
   78568:	ldrh	r3, [r8, #-2]
   7856c:	mov	ip, r8
   78570:	cmp	r3, #0
   78574:	bne	78554 <__read_chk@plt+0x720d0>
   78578:	mov	r0, #0
   7857c:	add	sp, sp, #28
   78580:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78584:	cmp	r2, r0
   78588:	mov	r1, r4
   7858c:	mov	r6, r2
   78590:	mov	r4, r0
   78594:	ldr	fp, [sp, #16]
   78598:	bls	785cc <__read_chk@plt+0x72148>
   7859c:	ldrh	r1, [r1, #2]
   785a0:	cmp	r1, r3
   785a4:	bne	785cc <__read_chk@plt+0x72148>
   785a8:	add	r3, r0, #2
   785ac:	b	785bc <__read_chk@plt+0x72138>
   785b0:	ldrh	r2, [r4]
   785b4:	cmp	r2, r1
   785b8:	bne	785cc <__read_chk@plt+0x72148>
   785bc:	cmp	r6, r3
   785c0:	mov	r4, r3
   785c4:	add	r3, r3, #2
   785c8:	bhi	785b0 <__read_chk@plt+0x7212c>
   785cc:	cmp	r4, r6
   785d0:	bne	785e4 <__read_chk@plt+0x72160>
   785d4:	b	7860c <__read_chk@plt+0x72188>
   785d8:	ldrh	r3, [r5], #2
   785dc:	cmp	r3, #0
   785e0:	beq	78578 <__read_chk@plt+0x720f4>
   785e4:	mvn	r1, #0
   785e8:	mov	r0, fp
   785ec:	bl	7cfd8 <__read_chk@plt+0x76b54>
   785f0:	mov	r1, r4
   785f4:	mov	r2, r6
   785f8:	mov	r3, r0
   785fc:	mov	r0, r5
   78600:	bl	784dc <__read_chk@plt+0x72058>
   78604:	cmp	r0, #0
   78608:	beq	785d8 <__read_chk@plt+0x72154>
   7860c:	mov	r0, #1
   78610:	add	sp, sp, #28
   78614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78618:	ldrh	r9, [r8, #-2]
   7861c:	mov	ip, r8
   78620:	cmp	r9, #0
   78624:	beq	78578 <__read_chk@plt+0x720f4>
   78628:	ldrh	r5, [r4, #2]
   7862c:	movw	r3, #32801	; 0x8021
   78630:	mov	fp, #0
   78634:	movw	r6, #32826	; 0x803a
   78638:	subs	r3, r5, r3
   7863c:	rsbs	r1, r3, #0
   78640:	adcs	r1, r1, r3
   78644:	cmp	r1, #0
   78648:	addne	r7, r4, #4
   7864c:	ldrhne	r5, [r4, #4]
   78650:	moveq	r7, r0
   78654:	movw	r4, #32813	; 0x802d
   78658:	cmp	r5, sl
   7865c:	add	r0, r7, #2
   78660:	beq	78694 <__read_chk@plt+0x72210>
   78664:	cmp	r5, r6
   78668:	beq	786c0 <__read_chk@plt+0x7223c>
   7866c:	ldrh	r3, [r0]
   78670:	cmp	r3, r4
   78674:	beq	786a0 <__read_chk@plt+0x7221c>
   78678:	cmp	r5, r9
   7867c:	mov	r5, r3
   78680:	mov	r7, r0
   78684:	add	r0, r7, #2
   78688:	moveq	fp, #1
   7868c:	cmp	r5, sl
   78690:	bne	78664 <__read_chk@plt+0x721e0>
   78694:	cmp	fp, r1
   78698:	bne	78554 <__read_chk@plt+0x720d0>
   7869c:	b	78578 <__read_chk@plt+0x720f4>
   786a0:	cmp	r5, r9
   786a4:	bhi	786b4 <__read_chk@plt+0x72230>
   786a8:	ldrh	r3, [r0, #2]
   786ac:	cmp	r3, r9
   786b0:	movcs	fp, #1
   786b4:	add	r7, r0, #4
   786b8:	ldrh	r5, [r0, #4]
   786bc:	b	78658 <__read_chk@plt+0x721d4>
   786c0:	ldrh	r3, [r7, #2]
   786c4:	cmp	r3, #11
   786c8:	bls	786d4 <__read_chk@plt+0x72250>
   786cc:	add	r0, r7, #4
   786d0:	b	7866c <__read_chk@plt+0x721e8>
   786d4:	ldr	r0, [sp, #20]
   786d8:	add	r3, r0, r3, lsl #3
   786dc:	mov	r0, r9
   786e0:	ldr	r3, [r3, #4]
   786e4:	str	r1, [sp, #12]
   786e8:	stmib	sp, {r2, ip}
   786ec:	blx	r3
   786f0:	ldmib	sp, {r2, ip}
   786f4:	ldr	r1, [sp, #12]
   786f8:	cmp	r0, #0
   786fc:	movne	fp, #1
   78700:	b	786cc <__read_chk@plt+0x72248>
   78704:	ldrh	r0, [ip]
   78708:	rsbs	r0, r0, #1
   7870c:	movcc	r0, #0
   78710:	b	78610 <__read_chk@plt+0x7218c>
   78714:	mvn	r0, #0
   78718:	b	78610 <__read_chk@plt+0x7218c>
   7871c:	andeq	r8, r4, ip, lsl ip
   78720:	ldr	r0, [r0]
   78724:	ldr	r1, [r1]
   78728:	b	61d8 <strcmp@plt>
   7872c:	ldr	r0, [r0]
   78730:	ldr	r1, [r1]
   78734:	b	61d8 <strcmp@plt>
   78738:	push	{r4, r6, r7, r8, r9, lr}
   7873c:	sub	sp, sp, #4096	; 0x1000
   78740:	ldr	r4, [pc, #172]	; 787f4 <__read_chk@plt+0x72370>
   78744:	sub	sp, sp, #8
   78748:	ldr	r7, [pc, #168]	; 787f8 <__read_chk@plt+0x72374>
   7874c:	mov	r9, r1
   78750:	add	r4, pc, r4
   78754:	add	r8, sp, #4
   78758:	add	r6, r8, #4080	; 0xff0
   7875c:	sub	r0, r0, #2
   78760:	ldr	r7, [r4, r7]
   78764:	add	r4, sp, #8192	; 0x2000
   78768:	add	ip, sp, #3
   7876c:	add	r6, r6, #15
   78770:	ldr	r1, [r7]
   78774:	str	r1, [r4, #-4092]	; 0xfffff004
   78778:	b	78784 <__read_chk@plt+0x72300>
   7877c:	cmp	ip, r6
   78780:	beq	787e8 <__read_chk@plt+0x72364>
   78784:	ldrh	r4, [r0, #2]!
   78788:	uxtb	r4, r4
   7878c:	strb	r4, [ip, #1]!
   78790:	cmp	r4, #0
   78794:	bne	7877c <__read_chk@plt+0x722f8>
   78798:	ldr	r2, [r2]
   7879c:	tst	r2, #64	; 0x40
   787a0:	bne	787d4 <__read_chk@plt+0x72350>
   787a4:	mov	r1, r8
   787a8:	mov	r2, r9
   787ac:	mov	r0, #3
   787b0:	bl	6250 <__lxstat64@plt>
   787b4:	add	r3, sp, #8192	; 0x2000
   787b8:	ldr	r2, [r3, #-4092]	; 0xfffff004
   787bc:	ldr	r3, [r7]
   787c0:	cmp	r2, r3
   787c4:	bne	787f0 <__read_chk@plt+0x7236c>
   787c8:	add	sp, sp, #4096	; 0x1000
   787cc:	add	sp, sp, #8
   787d0:	pop	{r4, r6, r7, r8, r9, pc}
   787d4:	ldr	r3, [r3]
   787d8:	mov	r0, r8
   787dc:	mov	r1, r9
   787e0:	blx	r3
   787e4:	b	787b4 <__read_chk@plt+0x72330>
   787e8:	mvn	r0, #0
   787ec:	b	787b4 <__read_chk@plt+0x72330>
   787f0:	bl	5d64 <__stack_chk_fail@plt>
   787f4:	andeq	r8, r4, ip, lsr #3
   787f8:	andeq	r0, r0, r8, asr #11
   787fc:	push	{r4, r6, r7, r8, r9, lr}
   78800:	sub	sp, sp, #4096	; 0x1000
   78804:	ldr	r4, [pc, #172]	; 788b8 <__read_chk@plt+0x72434>
   78808:	sub	sp, sp, #8
   7880c:	ldr	r7, [pc, #168]	; 788bc <__read_chk@plt+0x72438>
   78810:	mov	r9, r1
   78814:	add	r4, pc, r4
   78818:	add	r8, sp, #4
   7881c:	add	r6, r8, #4080	; 0xff0
   78820:	sub	r0, r0, #2
   78824:	ldr	r7, [r4, r7]
   78828:	add	r4, sp, #8192	; 0x2000
   7882c:	add	ip, sp, #3
   78830:	add	r6, r6, #15
   78834:	ldr	r1, [r7]
   78838:	str	r1, [r4, #-4092]	; 0xfffff004
   7883c:	b	78848 <__read_chk@plt+0x723c4>
   78840:	cmp	ip, r6
   78844:	beq	788ac <__read_chk@plt+0x72428>
   78848:	ldrh	r4, [r0, #2]!
   7884c:	uxtb	r4, r4
   78850:	strb	r4, [ip, #1]!
   78854:	cmp	r4, #0
   78858:	bne	78840 <__read_chk@plt+0x723bc>
   7885c:	ldr	r2, [r2]
   78860:	tst	r2, #64	; 0x40
   78864:	bne	78898 <__read_chk@plt+0x72414>
   78868:	mov	r1, r8
   7886c:	mov	r2, r9
   78870:	mov	r0, #3
   78874:	bl	562c <__xstat64@plt>
   78878:	add	r3, sp, #8192	; 0x2000
   7887c:	ldr	r2, [r3, #-4092]	; 0xfffff004
   78880:	ldr	r3, [r7]
   78884:	cmp	r2, r3
   78888:	bne	788b4 <__read_chk@plt+0x72430>
   7888c:	add	sp, sp, #4096	; 0x1000
   78890:	add	sp, sp, #8
   78894:	pop	{r4, r6, r7, r8, r9, pc}
   78898:	ldr	r3, [r3]
   7889c:	mov	r0, r8
   788a0:	mov	r1, r9
   788a4:	blx	r3
   788a8:	b	78878 <__read_chk@plt+0x723f4>
   788ac:	mvn	r0, #0
   788b0:	b	78878 <__read_chk@plt+0x723f4>
   788b4:	bl	5d64 <__stack_chk_fail@plt>
   788b8:	andeq	r8, r4, r8, ror #1
   788bc:	andeq	r0, r0, r8, asr #11
   788c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   788c4:	mov	r4, r2
   788c8:	ldr	r6, [r1, #8]
   788cc:	sub	sp, sp, #20
   788d0:	mov	r7, r1
   788d4:	mov	fp, r0
   788d8:	cmn	r6, #-2147483647	; 0x80000001
   788dc:	mov	r5, r3
   788e0:	ldr	r9, [r1]
   788e4:	ldreq	r4, [r1, #16]
   788e8:	beq	789a8 <__read_chk@plt+0x72524>
   788ec:	mov	r1, #2
   788f0:	mov	r0, r9
   788f4:	bl	7cfd8 <__read_chk@plt+0x76b54>
   788f8:	mov	r1, r6
   788fc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78900:	cmn	r9, #-2147483647	; 0x80000001
   78904:	mov	r8, r0
   78908:	beq	78914 <__read_chk@plt+0x72490>
   7890c:	cmn	r0, #-1073741822	; 0xc0000002
   78910:	bls	789f8 <__read_chk@plt+0x72574>
   78914:	sub	r8, r8, #2
   78918:	ldr	r4, [r7, #16]
   7891c:	cmp	r8, r6
   78920:	lslgt	r5, r6, #2
   78924:	bgt	7898c <__read_chk@plt+0x72508>
   78928:	b	789a8 <__read_chk@plt+0x72524>
   7892c:	ldr	r0, [r4, r5]
   78930:	cmp	r0, #0
   78934:	beq	78970 <__read_chk@plt+0x724ec>
   78938:	bl	55a8 <free@plt>
   7893c:	ldr	r3, [r7, #12]
   78940:	ldr	r4, [r7, #16]
   78944:	tst	r3, #16384	; 0x4000
   78948:	beq	78970 <__read_chk@plt+0x724ec>
   7894c:	cmp	r4, #0
   78950:	beq	789a0 <__read_chk@plt+0x7251c>
   78954:	ldr	r3, [r4, r5]
   78958:	cmp	r3, #0
   7895c:	beq	78970 <__read_chk@plt+0x724ec>
   78960:	ldr	r3, [r7, #20]
   78964:	ldr	r0, [r3, r5]
   78968:	bl	55a8 <free@plt>
   7896c:	ldr	r4, [r7, #16]
   78970:	mov	r0, r6
   78974:	mov	r1, #1
   78978:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7897c:	add	r5, r5, #4
   78980:	cmp	r0, r8
   78984:	mov	r6, r0
   78988:	bge	789a8 <__read_chk@plt+0x72524>
   7898c:	cmp	r4, #0
   78990:	bne	7892c <__read_chk@plt+0x724a8>
   78994:	ldr	r3, [r7, #12]
   78998:	tst	r3, #16384	; 0x4000
   7899c:	beq	78970 <__read_chk@plt+0x724ec>
   789a0:	mov	r4, #0
   789a4:	b	78970 <__read_chk@plt+0x724ec>
   789a8:	cmp	r4, #0
   789ac:	beq	789c0 <__read_chk@plt+0x7253c>
   789b0:	mov	r0, r4
   789b4:	bl	55a8 <free@plt>
   789b8:	mov	r3, #0
   789bc:	str	r3, [r7, #16]
   789c0:	ldr	r0, [r7, #20]
   789c4:	cmp	r0, #0
   789c8:	beq	789ec <__read_chk@plt+0x72568>
   789cc:	bl	55a8 <free@plt>
   789d0:	mvn	r0, #0
   789d4:	mov	r3, #0
   789d8:	str	r3, [r7, #20]
   789dc:	add	sp, sp, #20
   789e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   789e4:	bl	6214 <__errno_location@plt>
   789e8:	str	r8, [r0]
   789ec:	mvn	r0, #0
   789f0:	add	sp, sp, #20
   789f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   789f8:	lsl	r9, r0, #2
   789fc:	ldr	r0, [r7, #16]
   78a00:	mov	r1, r9
   78a04:	bl	5c20 <realloc@plt>
   78a08:	subs	r6, r0, #0
   78a0c:	beq	78bb8 <__read_chk@plt+0x72734>
   78a10:	ldr	sl, [r7, #16]
   78a14:	cmp	sl, #0
   78a18:	beq	78bc0 <__read_chk@plt+0x7273c>
   78a1c:	ldr	r3, [r7, #12]
   78a20:	str	r6, [r7, #16]
   78a24:	tst	r3, #16384	; 0x4000
   78a28:	bne	78b00 <__read_chk@plt+0x7267c>
   78a2c:	mov	r0, fp
   78a30:	ldrh	r3, [r0], #2
   78a34:	cmp	r3, #0
   78a38:	bne	78a30 <__read_chk@plt+0x725ac>
   78a3c:	mov	r1, fp
   78a40:	bl	7d06c <__read_chk@plt+0x76be8>
   78a44:	ldr	r3, [r4]
   78a48:	asr	r8, r0, #1
   78a4c:	add	r3, r3, r8
   78a50:	str	r3, [r4]
   78a54:	mov	r0, r8
   78a58:	bl	6070 <malloc@plt>
   78a5c:	subs	r5, r0, #0
   78a60:	beq	78abc <__read_chk@plt+0x72638>
   78a64:	add	r1, r5, r8
   78a68:	mov	r3, r5
   78a6c:	b	78a84 <__read_chk@plt+0x72600>
   78a70:	ldrh	r2, [fp], #2
   78a74:	uxtb	r2, r2
   78a78:	strb	r2, [r3], #1
   78a7c:	cmp	r2, #0
   78a80:	beq	78a9c <__read_chk@plt+0x72618>
   78a84:	cmp	r3, r1
   78a88:	bne	78a70 <__read_chk@plt+0x725ec>
   78a8c:	mov	r0, r5
   78a90:	bl	55a8 <free@plt>
   78a94:	mvn	r0, #0
   78a98:	b	789dc <__read_chk@plt+0x72558>
   78a9c:	ldr	r8, [r7]
   78aa0:	mov	r1, #1
   78aa4:	ldr	sl, [r7, #8]
   78aa8:	mov	r0, r8
   78aac:	add	r8, sl, r8
   78ab0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78ab4:	str	r0, [r7]
   78ab8:	str	r5, [r6, r8, lsl #2]
   78abc:	ldr	r2, [r7, #8]
   78ac0:	mov	r8, #0
   78ac4:	ldr	r3, [r7]
   78ac8:	add	r3, r2, r3
   78acc:	str	r8, [r6, r3, lsl #2]
   78ad0:	ldr	r3, [r7, #12]
   78ad4:	tst	r3, #8192	; 0x2000
   78ad8:	beq	78aec <__read_chk@plt+0x72668>
   78adc:	ldr	r3, [r4]
   78ae0:	add	r9, r9, r3
   78ae4:	cmp	r9, #65536	; 0x10000
   78ae8:	bhi	789e4 <__read_chk@plt+0x72560>
   78aec:	rsbs	r0, r5, #1
   78af0:	movcc	r0, #0
   78af4:	bl	7d258 <__read_chk@plt+0x76dd4>
   78af8:	add	sp, sp, #20
   78afc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78b00:	ldr	r0, [r7, #20]
   78b04:	mov	r1, r9
   78b08:	bl	5c20 <realloc@plt>
   78b0c:	subs	ip, r0, #0
   78b10:	beq	78bb8 <__read_chk@plt+0x72734>
   78b14:	ldr	sl, [r7, #20]
   78b18:	cmp	sl, #0
   78b1c:	beq	78c20 <__read_chk@plt+0x7279c>
   78b20:	cmp	r5, #0
   78b24:	str	ip, [r7, #20]
   78b28:	beq	78c0c <__read_chk@plt+0x72788>
   78b2c:	ldr	r3, [r4]
   78b30:	add	r3, r3, #104	; 0x68
   78b34:	str	r3, [r4]
   78b38:	ldr	r2, [r7, #12]
   78b3c:	tst	r2, #8192	; 0x2000
   78b40:	beq	78b4c <__read_chk@plt+0x726c8>
   78b44:	cmp	r3, #65536	; 0x10000
   78b48:	bcs	78c68 <__read_chk@plt+0x727e4>
   78b4c:	ldr	r0, [r7, #8]
   78b50:	ldr	r1, [r7]
   78b54:	str	ip, [sp, #4]
   78b58:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78b5c:	mov	r8, r0
   78b60:	mov	r0, #104	; 0x68
   78b64:	bl	6070 <malloc@plt>
   78b68:	ldr	ip, [sp, #4]
   78b6c:	cmp	r0, #0
   78b70:	str	r0, [ip, r8, lsl #2]
   78b74:	beq	789ec <__read_chk@plt+0x72568>
   78b78:	ldr	r0, [r7, #8]
   78b7c:	mov	r1, r5
   78b80:	ldr	r3, [r7]
   78b84:	mov	r2, #104	; 0x68
   78b88:	add	r3, r0, r3
   78b8c:	ldr	r0, [ip, r3, lsl #2]
   78b90:	str	ip, [sp, #4]
   78b94:	bl	6010 <memcpy@plt>
   78b98:	ldr	ip, [sp, #4]
   78b9c:	ldr	r1, [r7, #8]
   78ba0:	mov	r2, #0
   78ba4:	ldr	r3, [r7]
   78ba8:	add	r3, r1, r3
   78bac:	add	r3, r3, #1
   78bb0:	str	r2, [ip, r3, lsl #2]
   78bb4:	b	78a2c <__read_chk@plt+0x725a8>
   78bb8:	ldr	r6, [r7, #8]
   78bbc:	b	78914 <__read_chk@plt+0x72490>
   78bc0:	ldr	r2, [r7, #8]
   78bc4:	cmp	r2, #0
   78bc8:	str	r2, [sp, #8]
   78bcc:	ble	78a1c <__read_chk@plt+0x72598>
   78bd0:	mov	r0, r2
   78bd4:	mvn	r1, #0
   78bd8:	add	r6, r6, r2, lsl #2
   78bdc:	str	r6, [sp, #12]
   78be0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78be4:	ldr	r6, [sp, #12]
   78be8:	str	sl, [r6, #-4]!
   78bec:	mvn	r1, #0
   78bf0:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78bf4:	cmn	r0, #1
   78bf8:	bne	78be8 <__read_chk@plt+0x72764>
   78bfc:	ldr	r3, [sp, #12]
   78c00:	ldr	r2, [sp, #8]
   78c04:	sub	r6, r3, r2, lsl #2
   78c08:	b	78a1c <__read_chk@plt+0x72598>
   78c0c:	ldr	r2, [r7, #8]
   78c10:	ldr	r3, [r7]
   78c14:	add	r3, r2, r3
   78c18:	str	r5, [ip, r3, lsl #2]
   78c1c:	b	78b9c <__read_chk@plt+0x72718>
   78c20:	ldr	r8, [r7, #8]
   78c24:	cmp	r8, #0
   78c28:	ble	78b20 <__read_chk@plt+0x7269c>
   78c2c:	mov	r0, r8
   78c30:	mvn	r1, #0
   78c34:	add	ip, ip, r8, lsl #2
   78c38:	str	ip, [sp, #8]
   78c3c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78c40:	ldr	sl, [sp, #8]
   78c44:	mov	r3, #0
   78c48:	mvn	r1, #0
   78c4c:	str	r3, [sl, #-4]!
   78c50:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78c54:	cmn	r0, #1
   78c58:	bne	78c44 <__read_chk@plt+0x727c0>
   78c5c:	ldr	r2, [sp, #8]
   78c60:	sub	ip, r2, r8, lsl #2
   78c64:	b	78b20 <__read_chk@plt+0x7269c>
   78c68:	bl	6214 <__errno_location@plt>
   78c6c:	mov	r2, #0
   78c70:	mov	r3, r0
   78c74:	mvn	r0, #0
   78c78:	str	r2, [r3]
   78c7c:	b	789dc <__read_chk@plt+0x72558>
   78c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78c84:	sub	sp, sp, #148	; 0x94
   78c88:	ldr	ip, [pc, #612]	; 78ef4 <__read_chk@plt+0x72a70>
   78c8c:	mov	r6, r2
   78c90:	ldr	r4, [pc, #608]	; 78ef8 <__read_chk@plt+0x72a74>
   78c94:	mov	r9, r0
   78c98:	ldr	r2, [sp, #188]	; 0xbc
   78c9c:	add	ip, pc, ip
   78ca0:	ldr	r0, [sp, #184]	; 0xb8
   78ca4:	mov	r7, r3
   78ca8:	mov	r3, ip
   78cac:	ldr	r8, [sp, #192]	; 0xc0
   78cb0:	str	r2, [sp, #28]
   78cb4:	mov	r2, #47	; 0x2f
   78cb8:	ldr	r4, [ip, r4]
   78cbc:	ldr	sl, [sp, #196]	; 0xc4
   78cc0:	str	r4, [sp, #24]
   78cc4:	ldr	ip, [sp, #24]
   78cc8:	ldrh	r4, [r0]
   78ccc:	ldr	r3, [ip]
   78cd0:	str	r3, [sp, #140]	; 0x8c
   78cd4:	cmp	r4, #0
   78cd8:	beq	78de0 <__read_chk@plt+0x7295c>
   78cdc:	cmp	r4, #47	; 0x2f
   78ce0:	moveq	ip, r6
   78ce4:	moveq	r3, r0
   78ce8:	beq	78d54 <__read_chk@plt+0x728d0>
   78cec:	add	r5, r0, #2
   78cf0:	mov	ip, r6
   78cf4:	mov	fp, #0
   78cf8:	b	78d14 <__read_chk@plt+0x72890>
   78cfc:	strh	r4, [ip, #-2]
   78d00:	mov	r3, r5
   78d04:	ldrh	r4, [r5], #2
   78d08:	cmp	r4, #47	; 0x2f
   78d0c:	cmpne	r4, #0
   78d10:	beq	78d4c <__read_chk@plt+0x728c8>
   78d14:	tst	r4, #32768	; 0x8000
   78d18:	add	ip, ip, #2
   78d1c:	movne	fp, #1
   78d20:	cmp	r7, ip
   78d24:	bcs	78cfc <__read_chk@plt+0x72878>
   78d28:	mov	r3, #1
   78d2c:	ldr	ip, [sp, #24]
   78d30:	mov	r0, r3
   78d34:	ldr	r2, [sp, #140]	; 0x8c
   78d38:	ldr	r3, [ip]
   78d3c:	cmp	r2, r3
   78d40:	bne	78ed4 <__read_chk@plt+0x72a50>
   78d44:	add	sp, sp, #148	; 0x94
   78d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78d4c:	cmp	fp, #0
   78d50:	bne	78da4 <__read_chk@plt+0x72920>
   78d54:	ldrh	r4, [r3]
   78d58:	cmp	r4, #47	; 0x2f
   78d5c:	bne	78dd4 <__read_chk@plt+0x72950>
   78d60:	add	r6, ip, #2
   78d64:	cmp	r7, r6
   78d68:	bcc	78d28 <__read_chk@plt+0x728a4>
   78d6c:	add	r5, r3, #2
   78d70:	b	78d7c <__read_chk@plt+0x728f8>
   78d74:	mov	ip, r6
   78d78:	mov	r6, r3
   78d7c:	strh	r2, [ip]
   78d80:	mov	r0, r5
   78d84:	ldrh	r4, [r5]
   78d88:	add	r5, r5, #2
   78d8c:	cmp	r4, #47	; 0x2f
   78d90:	bne	78cd4 <__read_chk@plt+0x72850>
   78d94:	add	r3, r6, #2
   78d98:	cmp	r7, r3
   78d9c:	bcs	78d74 <__read_chk@plt+0x728f0>
   78da0:	b	78d28 <__read_chk@plt+0x728a4>
   78da4:	ldr	r2, [sp, #28]
   78da8:	str	r0, [sp]
   78dac:	mov	r0, r9
   78db0:	str	r3, [sp, #4]
   78db4:	mov	r3, r7
   78db8:	str	r2, [sp, #8]
   78dbc:	mov	r2, r6
   78dc0:	str	r8, [sp, #12]
   78dc4:	str	sl, [sp, #16]
   78dc8:	bl	78efc <__read_chk@plt+0x72a78>
   78dcc:	mov	r3, r0
   78dd0:	b	78d2c <__read_chk@plt+0x728a8>
   78dd4:	mov	r0, r3
   78dd8:	mov	r6, ip
   78ddc:	b	78cd4 <__read_chk@plt+0x72850>
   78de0:	add	fp, r8, #12
   78de4:	add	r5, sp, #32
   78de8:	add	r3, r8, #40	; 0x28
   78dec:	strh	r4, [r6]
   78df0:	mov	r0, r9
   78df4:	mov	r2, fp
   78df8:	mov	r1, r5
   78dfc:	bl	78738 <__read_chk@plt+0x722b4>
   78e00:	cmp	r0, #0
   78e04:	movne	r3, r4
   78e08:	bne	78d2c <__read_chk@plt+0x728a8>
   78e0c:	ldr	r3, [r8, #12]
   78e10:	tst	r3, #8192	; 0x2000
   78e14:	beq	78e30 <__read_chk@plt+0x729ac>
   78e18:	ldr	r3, [sl, #4]
   78e1c:	cmp	r3, #127	; 0x7f
   78e20:	add	r3, r3, #1
   78e24:	str	r3, [sl, #4]
   78e28:	bhi	78ed8 <__read_chk@plt+0x72a54>
   78e2c:	ldr	r3, [r8, #12]
   78e30:	tst	r3, #8
   78e34:	beq	78e5c <__read_chk@plt+0x729d8>
   78e38:	ldrh	r3, [r6, #-2]
   78e3c:	cmp	r3, #47	; 0x2f
   78e40:	beq	78e5c <__read_chk@plt+0x729d8>
   78e44:	ldr	r3, [sp, #48]	; 0x30
   78e48:	and	r3, r3, #61440	; 0xf000
   78e4c:	cmp	r3, #16384	; 0x4000
   78e50:	beq	78eb4 <__read_chk@plt+0x72a30>
   78e54:	cmp	r3, #40960	; 0xa000
   78e58:	beq	78e88 <__read_chk@plt+0x72a04>
   78e5c:	ldr	r0, [r8, #4]
   78e60:	mov	r1, #1
   78e64:	bl	7cfd8 <__read_chk@plt+0x76b54>
   78e68:	mov	r3, r5
   78e6c:	mov	r1, r8
   78e70:	mov	r2, sl
   78e74:	str	r0, [r8, #4]
   78e78:	mov	r0, r9
   78e7c:	bl	788c0 <__read_chk@plt+0x7243c>
   78e80:	mov	r3, r0
   78e84:	b	78d2c <__read_chk@plt+0x728a8>
   78e88:	mov	r2, fp
   78e8c:	mov	r0, r9
   78e90:	mov	r1, r5
   78e94:	add	r3, r8, #44	; 0x2c
   78e98:	bl	787fc <__read_chk@plt+0x72378>
   78e9c:	cmp	r0, #0
   78ea0:	bne	78e5c <__read_chk@plt+0x729d8>
   78ea4:	ldr	r3, [sp, #48]	; 0x30
   78ea8:	and	r3, r3, #61440	; 0xf000
   78eac:	cmp	r3, #16384	; 0x4000
   78eb0:	bne	78e5c <__read_chk@plt+0x729d8>
   78eb4:	add	r3, r6, #2
   78eb8:	cmp	r7, r3
   78ebc:	bcc	78d28 <__read_chk@plt+0x728a4>
   78ec0:	mov	r2, #47	; 0x2f
   78ec4:	mov	r3, #0
   78ec8:	strh	r2, [r6]
   78ecc:	strh	r3, [r6, #2]
   78ed0:	b	78e5c <__read_chk@plt+0x729d8>
   78ed4:	bl	5d64 <__stack_chk_fail@plt>
   78ed8:	bl	6214 <__errno_location@plt>
   78edc:	mov	r2, #47	; 0x2f
   78ee0:	mvn	r3, #0
   78ee4:	str	r4, [r0]
   78ee8:	strh	r4, [r6, #2]
   78eec:	strh	r2, [r6]
   78ef0:	b	78d2c <__read_chk@plt+0x728a8>
   78ef4:	andeq	r7, r4, r0, ror #24
   78ef8:	andeq	r0, r0, r8, asr #11
   78efc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   78f00:	mov	r5, r2
   78f04:	ldr	r4, [pc, #824]	; 79244 <__read_chk@plt+0x72dc0>
   78f08:	sub	sp, sp, #4096	; 0x1000
   78f0c:	ldr	r2, [pc, #820]	; 79248 <__read_chk@plt+0x72dc4>
   78f10:	sub	sp, sp, #60	; 0x3c
   78f14:	add	r4, pc, r4
   78f18:	cmp	r5, r3
   78f1c:	str	r0, [sp, #28]
   78f20:	mov	sl, r3
   78f24:	str	r1, [sp, #36]	; 0x24
   78f28:	add	r1, sp, #8192	; 0x2000
   78f2c:	ldr	r2, [r4, r2]
   78f30:	movhi	r0, #1
   78f34:	ldr	r3, [r1, #-3992]	; 0xfffff068
   78f38:	ldr	r8, [r1, #-4000]	; 0xfffff060
   78f3c:	str	r2, [sp, #32]
   78f40:	ldr	r2, [r1, #-3996]	; 0xfffff064
   78f44:	ldr	r1, [sp, #32]
   78f48:	str	r3, [sp, #40]	; 0x28
   78f4c:	str	r2, [sp, #24]
   78f50:	add	r2, sp, #8192	; 0x2000
   78f54:	ldr	r3, [r1]
   78f58:	ldr	r6, [r2, #-3988]	; 0xfffff06c
   78f5c:	ldr	r7, [r2, #-3984]	; 0xfffff070
   78f60:	str	r3, [r2, #-4044]	; 0xfffff034
   78f64:	bls	78f8c <__read_chk@plt+0x72b08>
   78f68:	ldr	r1, [sp, #32]
   78f6c:	add	r3, sp, #8192	; 0x2000
   78f70:	ldr	r2, [r3, #-4044]	; 0xfffff034
   78f74:	ldr	r3, [r1]
   78f78:	cmp	r2, r3
   78f7c:	bne	79240 <__read_chk@plt+0x72dbc>
   78f80:	add	sp, sp, #4096	; 0x1000
   78f84:	add	sp, sp, #60	; 0x3c
   78f88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   78f8c:	mov	r9, #0
   78f90:	strh	r9, [r5]
   78f94:	bl	6214 <__errno_location@plt>
   78f98:	ldr	r1, [sp, #28]
   78f9c:	add	fp, sp, #56	; 0x38
   78fa0:	str	r9, [r0]
   78fa4:	ldrh	r3, [r1]
   78fa8:	str	r0, [sp, #44]	; 0x2c
   78fac:	cmp	r3, r9
   78fb0:	beq	7918c <__read_chk@plt+0x72d08>
   78fb4:	ldr	r2, [sp, #28]
   78fb8:	sub	r1, fp, #5
   78fbc:	add	r0, r2, #8128	; 0x1fc0
   78fc0:	add	r0, r0, #62	; 0x3e
   78fc4:	b	78fd4 <__read_chk@plt+0x72b50>
   78fc8:	cmp	r2, r0
   78fcc:	beq	791c8 <__read_chk@plt+0x72d44>
   78fd0:	ldrh	r3, [r2, #2]!
   78fd4:	uxtb	r3, r3
   78fd8:	strb	r3, [r1, #1]!
   78fdc:	cmp	r3, #0
   78fe0:	bne	78fc8 <__read_chk@plt+0x72b44>
   78fe4:	add	r9, sp, #52	; 0x34
   78fe8:	ldr	r3, [r6, #12]
   78fec:	mov	r0, r9
   78ff0:	tst	r3, #64	; 0x40
   78ff4:	bne	7917c <__read_chk@plt+0x72cf8>
   78ff8:	bl	5980 <opendir@plt>
   78ffc:	mov	r9, r0
   79000:	cmp	r9, #0
   79004:	beq	791c8 <__read_chk@plt+0x72d44>
   79008:	ldr	r3, [r6, #12]
   7900c:	tst	r3, #64	; 0x40
   79010:	bne	790c4 <__read_chk@plt+0x72c40>
   79014:	ldr	r3, [pc, #560]	; 7924c <__read_chk@plt+0x72dc8>
   79018:	ldr	fp, [r4, r3]
   7901c:	mov	r0, r9
   79020:	blx	fp
   79024:	cmp	r0, #0
   79028:	beq	790d8 <__read_chk@plt+0x72c54>
   7902c:	ldr	r3, [r6, #12]
   79030:	tst	r3, #8192	; 0x2000
   79034:	beq	7904c <__read_chk@plt+0x72bc8>
   79038:	ldr	r3, [r7, #8]
   7903c:	cmp	r3, #16384	; 0x4000
   79040:	add	r3, r3, #1
   79044:	str	r3, [r7, #8]
   79048:	bcs	791a8 <__read_chk@plt+0x72d24>
   7904c:	ldrb	r2, [r0, #19]
   79050:	cmp	r2, #46	; 0x2e
   79054:	beq	79160 <__read_chk@plt+0x72cdc>
   79058:	cmp	r5, sl
   7905c:	bcs	79174 <__read_chk@plt+0x72cf0>
   79060:	cmp	r2, #0
   79064:	add	r3, r0, #20
   79068:	strh	r2, [r5]
   7906c:	add	r4, r5, #2
   79070:	bne	79088 <__read_chk@plt+0x72c04>
   79074:	b	79100 <__read_chk@plt+0x72c7c>
   79078:	ldrb	r2, [r3], #1
   7907c:	cmp	r2, #0
   79080:	strh	r2, [r4], #2
   79084:	beq	79100 <__read_chk@plt+0x72c7c>
   79088:	cmp	sl, r4
   7908c:	bhi	79078 <__read_chk@plt+0x72bf4>
   79090:	mov	r2, #1
   79094:	mov	r3, #0
   79098:	strh	r3, [r4]
   7909c:	ldr	r3, [r6, #12]
   790a0:	tst	r3, #64	; 0x40
   790a4:	beq	790e8 <__read_chk@plt+0x72c64>
   790a8:	ldr	r3, [r6, #28]
   790ac:	mov	r0, r9
   790b0:	str	r2, [sp, #20]
   790b4:	blx	r3
   790b8:	ldr	r2, [sp, #20]
   790bc:	mov	r0, r2
   790c0:	b	78f68 <__read_chk@plt+0x72ae4>
   790c4:	ldr	fp, [r6, #32]
   790c8:	mov	r0, r9
   790cc:	blx	fp
   790d0:	cmp	r0, #0
   790d4:	bne	7902c <__read_chk@plt+0x72ba8>
   790d8:	ldr	r3, [r6, #12]
   790dc:	mov	r2, r0
   790e0:	tst	r3, #64	; 0x40
   790e4:	bne	790a8 <__read_chk@plt+0x72c24>
   790e8:	mov	r0, r9
   790ec:	str	r2, [sp, #20]
   790f0:	bl	56f8 <closedir@plt>
   790f4:	ldr	r2, [sp, #20]
   790f8:	mov	r0, r2
   790fc:	b	78f68 <__read_chk@plt+0x72ae4>
   79100:	cmp	r4, sl
   79104:	bcs	79090 <__read_chk@plt+0x72c0c>
   79108:	mov	r0, r5
   7910c:	mov	r1, r8
   79110:	ldr	r2, [sp, #24]
   79114:	mov	r3, #64	; 0x40
   79118:	bl	784dc <__read_chk@plt+0x72058>
   7911c:	cmp	r0, #0
   79120:	strheq	r0, [r5]
   79124:	beq	7901c <__read_chk@plt+0x72b98>
   79128:	ldr	r3, [sp, #24]
   7912c:	sub	r2, r4, #2
   79130:	ldr	r1, [sp, #40]	; 0x28
   79134:	ldr	r0, [sp, #28]
   79138:	str	r3, [sp]
   7913c:	mov	r3, sl
   79140:	str	r1, [sp, #4]
   79144:	str	r6, [sp, #8]
   79148:	ldr	r1, [sp, #36]	; 0x24
   7914c:	str	r7, [sp, #12]
   79150:	bl	78c80 <__read_chk@plt+0x727fc>
   79154:	cmp	r0, #0
   79158:	beq	7901c <__read_chk@plt+0x72b98>
   7915c:	b	790d8 <__read_chk@plt+0x72c54>
   79160:	ldrh	r3, [r8]
   79164:	cmp	r3, #46	; 0x2e
   79168:	bne	7901c <__read_chk@plt+0x72b98>
   7916c:	cmp	r5, sl
   79170:	bcc	79060 <__read_chk@plt+0x72bdc>
   79174:	mov	r4, r5
   79178:	b	79090 <__read_chk@plt+0x72c0c>
   7917c:	ldr	r3, [r6, #36]	; 0x24
   79180:	blx	r3
   79184:	mov	r9, r0
   79188:	b	79000 <__read_chk@plt+0x72b7c>
   7918c:	sub	r9, fp, #4
   79190:	ldr	r1, [pc, #184]	; 79250 <__read_chk@plt+0x72dcc>
   79194:	mov	r2, #4096	; 0x1000
   79198:	add	r1, pc, r1
   7919c:	mov	r0, r9
   791a0:	bl	7ae18 <__read_chk@plt+0x74994>
   791a4:	b	78fe8 <__read_chk@plt+0x72b64>
   791a8:	ldr	r2, [sp, #44]	; 0x2c
   791ac:	mov	r3, #0
   791b0:	mov	r1, #47	; 0x2f
   791b4:	str	r3, [r2]
   791b8:	mvn	r2, #0
   791bc:	strh	r3, [r5, #2]
   791c0:	strh	r1, [r5]
   791c4:	b	7909c <__read_chk@plt+0x72c18>
   791c8:	ldr	ip, [r6, #24]
   791cc:	cmp	ip, #0
   791d0:	beq	79238 <__read_chk@plt+0x72db4>
   791d4:	sub	r9, fp, #4
   791d8:	ldr	r3, [sp, #28]
   791dc:	add	r1, r9, #4080	; 0xff0
   791e0:	sub	fp, fp, #5
   791e4:	sub	r2, r3, #2
   791e8:	add	r1, r1, #15
   791ec:	b	791f8 <__read_chk@plt+0x72d74>
   791f0:	cmp	fp, r1
   791f4:	beq	79230 <__read_chk@plt+0x72dac>
   791f8:	ldrh	r3, [r2, #2]!
   791fc:	uxtb	r3, r3
   79200:	strb	r3, [fp, #1]!
   79204:	cmp	r3, #0
   79208:	bne	791f0 <__read_chk@plt+0x72d6c>
   7920c:	ldr	r2, [sp, #44]	; 0x2c
   79210:	mov	r0, r9
   79214:	ldr	r1, [r2]
   79218:	blx	ip
   7921c:	cmp	r0, #0
   79220:	bne	79230 <__read_chk@plt+0x72dac>
   79224:	ldr	r0, [r6, #12]
   79228:	ands	r0, r0, #4
   7922c:	beq	78f68 <__read_chk@plt+0x72ae4>
   79230:	mvn	r0, #1
   79234:	b	78f68 <__read_chk@plt+0x72ae4>
   79238:	mov	r0, ip
   7923c:	b	78f68 <__read_chk@plt+0x72ae4>
   79240:	bl	5d64 <__stack_chk_fail@plt>
   79244:	andeq	r7, r4, r8, ror #19
   79248:	andeq	r0, r0, r8, asr #11
   7924c:	strdeq	r0, [r0], -ip
   79250:	andeq	r7, r0, r4, ror r8
   79254:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79258:	sub	sp, sp, #16384	; 0x4000
   7925c:	sub	sp, sp, #108	; 0x6c
   79260:	ldr	ip, [pc, #2040]	; 79a60 <__read_chk@plt+0x735dc>
   79264:	str	r0, [sp, #32]
   79268:	add	ip, pc, ip
   7926c:	ldr	r0, [pc, #2032]	; 79a64 <__read_chk@plt+0x735e0>
   79270:	str	r1, [sp, #20]
   79274:	ldr	r1, [sp, #32]
   79278:	str	r2, [sp, #64]	; 0x40
   7927c:	mov	r2, ip
   79280:	ldr	r0, [ip, r0]
   79284:	ldrh	r3, [r1]
   79288:	add	r1, sp, #16384	; 0x4000
   7928c:	ldr	r2, [r0]
   79290:	cmp	r3, #126	; 0x7e
   79294:	str	r0, [sp, #68]	; 0x44
   79298:	str	r2, [r1, #100]	; 0x64
   7929c:	beq	79764 <__read_chk@plt+0x732e0>
   792a0:	ldr	r5, [sp, #32]
   792a4:	add	r2, sp, #100	; 0x64
   792a8:	str	r2, [sp, #24]
   792ac:	ldr	r2, [sp, #20]
   792b0:	movw	r1, #32831	; 0x803f
   792b4:	movt	r1, #65535	; 0xffff
   792b8:	str	r1, [sp, #72]	; 0x48
   792bc:	ldr	r2, [r2]
   792c0:	str	r2, [sp, #36]	; 0x24
   792c4:	ldr	r1, [sp, #36]	; 0x24
   792c8:	ldr	r2, [pc, #1944]	; 79a68 <__read_chk@plt+0x735e4>
   792cc:	add	r2, pc, r2
   792d0:	str	r1, [sp, #40]	; 0x28
   792d4:	movw	r1, #32859	; 0x805b
   792d8:	movt	r1, #65535	; 0xffff
   792dc:	str	r1, [sp, #76]	; 0x4c
   792e0:	ldr	r1, [pc, #1924]	; 79a6c <__read_chk@plt+0x735e8>
   792e4:	ldr	r2, [r2]
   792e8:	add	r1, pc, r1
   792ec:	str	r1, [sp, #44]	; 0x2c
   792f0:	ldr	r1, [pc, #1912]	; 79a70 <__read_chk@plt+0x735ec>
   792f4:	str	r2, [sp, #28]
   792f8:	movw	r2, #32826	; 0x803a
   792fc:	add	r1, pc, r1
   79300:	movt	r2, #65535	; 0xffff
   79304:	str	r1, [sp, #80]	; 0x50
   79308:	str	r2, [sp, #56]	; 0x38
   7930c:	movw	r2, #32813	; 0x802d
   79310:	movt	r2, #65535	; 0xffff
   79314:	str	r2, [sp, #48]	; 0x30
   79318:	movw	r2, #32861	; 0x805d
   7931c:	movt	r2, #65535	; 0xffff
   79320:	str	r2, [sp, #84]	; 0x54
   79324:	movw	r2, #32801	; 0x8021
   79328:	movt	r2, #65535	; 0xffff
   7932c:	str	r2, [sp, #88]	; 0x58
   79330:	movw	r2, #32810	; 0x802a
   79334:	movt	r2, #65535	; 0xffff
   79338:	str	r2, [sp, #92]	; 0x5c
   7933c:	ldr	r2, [sp, #24]
   79340:	b	79368 <__read_chk@plt+0x72ee4>
   79344:	cmp	r3, #91	; 0x5b
   79348:	beq	793e4 <__read_chk@plt+0x72f60>
   7934c:	cmp	r3, #42	; 0x2a
   79350:	beq	793a4 <__read_chk@plt+0x72f20>
   79354:	uxtb	r3, r3
   79358:	add	r2, r2, #2
   7935c:	strh	r3, [r2, #-2]
   79360:	mov	r5, r0
   79364:	ldrh	r3, [r5]
   79368:	cmp	r3, #0
   7936c:	add	r0, r5, #2
   79370:	beq	79630 <__read_chk@plt+0x731ac>
   79374:	cmp	r3, #63	; 0x3f
   79378:	bne	79344 <__read_chk@plt+0x72ec0>
   7937c:	ldr	r1, [sp, #20]
   79380:	mov	r5, r0
   79384:	add	r2, r2, #2
   79388:	ldr	r3, [r1, #12]
   7938c:	ldr	r1, [sp, #72]	; 0x48
   79390:	orr	r3, r3, #256	; 0x100
   79394:	strh	r1, [r2, #-2]
   79398:	ldr	r1, [sp, #20]
   7939c:	str	r3, [r1, #12]
   793a0:	b	79364 <__read_chk@plt+0x72ee0>
   793a4:	ldr	r1, [sp, #20]
   793a8:	ldr	r3, [sp, #24]
   793ac:	cmp	r2, r3
   793b0:	ldr	r3, [r1, #12]
   793b4:	orr	r3, r3, #256	; 0x100
   793b8:	str	r3, [r1, #12]
   793bc:	beq	793d0 <__read_chk@plt+0x72f4c>
   793c0:	ldrh	r3, [r2, #-2]
   793c4:	movw	r1, #32810	; 0x802a
   793c8:	cmp	r3, r1
   793cc:	beq	79628 <__read_chk@plt+0x731a4>
   793d0:	ldr	r3, [sp, #92]	; 0x5c
   793d4:	mov	r5, r0
   793d8:	add	r2, r2, #2
   793dc:	strh	r3, [r2, #-2]
   793e0:	b	79364 <__read_chk@plt+0x72ee0>
   793e4:	ldrh	ip, [r5, #2]
   793e8:	cmp	ip, #33	; 0x21
   793ec:	addeq	r0, r5, #4
   793f0:	ldrheq	r3, [r5, #4]
   793f4:	movne	r3, ip
   793f8:	cmp	r3, #0
   793fc:	beq	79610 <__read_chk@plt+0x7318c>
   79400:	mov	r1, r0
   79404:	b	79410 <__read_chk@plt+0x72f8c>
   79408:	cmp	r3, #0
   7940c:	beq	79610 <__read_chk@plt+0x7318c>
   79410:	ldrh	r3, [r1, #2]!
   79414:	cmp	r3, #93	; 0x5d
   79418:	bne	79408 <__read_chk@plt+0x72f84>
   7941c:	ldr	r3, [sp, #76]	; 0x4c
   79420:	cmp	ip, #33	; 0x21
   79424:	add	r8, r2, #2
   79428:	strh	r3, [r2]
   7942c:	ldreq	r3, [sp, #88]	; 0x58
   79430:	addeq	r8, r2, #4
   79434:	strheq	r3, [r2, #2]
   79438:	ldr	r2, [sp, #20]
   7943c:	add	r5, r0, #2
   79440:	ldrh	r3, [r0]
   79444:	ldr	r2, [r2, #12]
   79448:	str	r2, [sp, #60]	; 0x3c
   7944c:	and	r2, r2, #16
   79450:	str	r2, [sp, #52]	; 0x34
   79454:	b	79480 <__read_chk@plt+0x72ffc>
   79458:	uxtb	r3, r3
   7945c:	strh	r3, [r8]
   79460:	add	r2, r8, #2
   79464:	ldrh	r3, [r5]
   79468:	cmp	r3, #45	; 0x2d
   7946c:	beq	7956c <__read_chk@plt+0x730e8>
   79470:	cmp	r3, #93	; 0x5d
   79474:	add	r5, r5, #2
   79478:	beq	795a0 <__read_chk@plt+0x7311c>
   7947c:	mov	r8, r2
   79480:	cmp	r3, #91	; 0x5b
   79484:	bne	79458 <__read_chk@plt+0x72fd4>
   79488:	ldrh	r2, [r5]
   7948c:	cmp	r2, #58	; 0x3a
   79490:	bne	7945c <__read_chk@plt+0x72fd8>
   79494:	add	r1, r5, #2
   79498:	mov	r3, r1
   7949c:	b	794a8 <__read_chk@plt+0x73024>
   794a0:	cmp	r2, #0
   794a4:	beq	794c4 <__read_chk@plt+0x73040>
   794a8:	mov	r0, r3
   794ac:	ldrh	r2, [r3], #2
   794b0:	cmp	r2, #58	; 0x3a
   794b4:	bne	794a0 <__read_chk@plt+0x7301c>
   794b8:	ldrh	r3, [r0, #2]
   794bc:	cmp	r3, #93	; 0x5d
   794c0:	beq	794cc <__read_chk@plt+0x73048>
   794c4:	mov	r3, #91	; 0x5b
   794c8:	b	7945c <__read_chk@plt+0x72fd8>
   794cc:	bl	7d06c <__read_chk@plt+0x76be8>
   794d0:	ldr	r3, [sp, #28]
   794d4:	cmp	r3, #0
   794d8:	asr	fp, r0, #1
   794dc:	beq	79534 <__read_chk@plt+0x730b0>
   794e0:	ldr	sl, [sp, #44]	; 0x2c
   794e4:	ldr	r4, [sp, #28]
   794e8:	add	r9, r4, fp
   794ec:	mov	r7, r5
   794f0:	b	79514 <__read_chk@plt+0x73090>
   794f4:	ldrh	r6, [r7, #2]!
   794f8:	ldrb	r1, [r4], #1
   794fc:	mov	r0, r6
   79500:	bl	7d06c <__read_chk@plt+0x76be8>
   79504:	cmp	r0, #0
   79508:	bne	79528 <__read_chk@plt+0x730a4>
   7950c:	cmp	r6, #0
   79510:	beq	7951c <__read_chk@plt+0x73098>
   79514:	cmp	r4, r9
   79518:	bne	794f4 <__read_chk@plt+0x73070>
   7951c:	ldrb	r3, [r9]
   79520:	cmp	r3, #0
   79524:	beq	795c0 <__read_chk@plt+0x7313c>
   79528:	ldr	r4, [sl, #8]!
   7952c:	cmp	r4, #0
   79530:	bne	794e8 <__read_chk@plt+0x73064>
   79534:	ldr	r2, [sp, #52]	; 0x34
   79538:	cmp	r2, #0
   7953c:	bne	794c4 <__read_chk@plt+0x73040>
   79540:	mvn	r4, #2
   79544:	add	r1, sp, #16384	; 0x4000
   79548:	mov	r0, r4
   7954c:	ldr	r2, [r1, #100]	; 0x64
   79550:	ldr	r1, [sp, #68]	; 0x44
   79554:	ldr	r3, [r1]
   79558:	cmp	r2, r3
   7955c:	bne	798d8 <__read_chk@plt+0x73454>
   79560:	add	sp, sp, #16384	; 0x4000
   79564:	add	sp, sp, #108	; 0x6c
   79568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7956c:	ldrh	r1, [r5, #2]
   79570:	cmp	r1, #93	; 0x5d
   79574:	beq	79608 <__read_chk@plt+0x73184>
   79578:	ldr	r2, [sp, #48]	; 0x30
   7957c:	uxtb	r1, r1
   79580:	strh	r1, [r8, #4]
   79584:	add	r5, r5, #4
   79588:	strh	r2, [r8, #2]
   7958c:	add	r2, r8, #6
   79590:	ldrh	r3, [r5]
   79594:	add	r5, r5, #2
   79598:	cmp	r3, #93	; 0x5d
   7959c:	bne	7947c <__read_chk@plt+0x72ff8>
   795a0:	ldr	r1, [sp, #60]	; 0x3c
   795a4:	add	r2, r2, #2
   795a8:	orr	r3, r1, #256	; 0x100
   795ac:	ldr	r1, [sp, #84]	; 0x54
   795b0:	strh	r1, [r2, #-2]
   795b4:	ldr	r1, [sp, #20]
   795b8:	str	r3, [r1, #12]
   795bc:	b	79364 <__read_chk@plt+0x72ee0>
   795c0:	ldr	r2, [sp, #56]	; 0x38
   795c4:	mov	r0, sl
   795c8:	ldr	r1, [sp, #80]	; 0x50
   795cc:	add	r8, r8, #4
   795d0:	strh	r2, [r8, #-4]
   795d4:	bl	7d06c <__read_chk@plt+0x76be8>
   795d8:	add	r2, fp, #3
   795dc:	add	r2, r5, r2, lsl #1
   795e0:	add	r5, r2, #2
   795e4:	asr	r0, r0, #3
   795e8:	strh	r0, [r8, #-2]
   795ec:	ldrh	r3, [r2]
   795f0:	cmp	r3, #91	; 0x5b
   795f4:	bne	79754 <__read_chk@plt+0x732d0>
   795f8:	ldrh	r2, [r2, #2]
   795fc:	cmp	r2, #58	; 0x3a
   79600:	beq	79494 <__read_chk@plt+0x73010>
   79604:	b	79458 <__read_chk@plt+0x72fd4>
   79608:	add	r5, r5, #2
   7960c:	b	7947c <__read_chk@plt+0x72ff8>
   79610:	cmp	ip, #33	; 0x21
   79614:	mov	r3, #91	; 0x5b
   79618:	add	r2, r2, #2
   7961c:	strh	r3, [r2, #-2]
   79620:	subeq	r5, r0, #2
   79624:	beq	79364 <__read_chk@plt+0x72ee0>
   79628:	mov	r5, r0
   7962c:	b	79364 <__read_chk@plt+0x72ee0>
   79630:	strh	r3, [r2]
   79634:	add	r2, sp, #16384	; 0x4000
   79638:	movw	r1, #49148	; 0xbffc
   7963c:	add	r2, r2, #104	; 0x68
   79640:	movt	r1, #65535	; 0xffff
   79644:	ldrh	r1, [r2, r1]
   79648:	uxth	r3, r1
   7964c:	cmp	r3, #0
   79650:	bne	7983c <__read_chk@plt+0x733b8>
   79654:	ldr	r3, [sp, #36]	; 0x24
   79658:	ldr	r1, [sp, #40]	; 0x28
   7965c:	cmp	r3, r1
   79660:	beq	798a0 <__read_chk@plt+0x7341c>
   79664:	ldr	r1, [sp, #20]
   79668:	ldr	r3, [r1, #12]
   7966c:	ands	r4, r3, #32
   79670:	movne	r4, #0
   79674:	bne	79544 <__read_chk@plt+0x730c0>
   79678:	tst	r3, #16384	; 0x4000
   7967c:	beq	799b4 <__read_chk@plt+0x73530>
   79680:	ldr	r1, [sp, #40]	; 0x28
   79684:	ldr	r0, [sp, #36]	; 0x24
   79688:	bl	7d06c <__read_chk@plt+0x76be8>
   7968c:	ldr	r2, [sp, #20]
   79690:	ldr	r1, [r2, #8]
   79694:	mov	r5, r0
   79698:	ldr	r0, [sp, #40]	; 0x28
   7969c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   796a0:	mov	r1, #8
   796a4:	mov	r8, r0
   796a8:	mov	r0, r5
   796ac:	bl	5f80 <calloc@plt>
   796b0:	subs	r6, r0, #0
   796b4:	beq	79a38 <__read_chk@plt+0x735b4>
   796b8:	cmp	r5, #0
   796bc:	ble	79a40 <__read_chk@plt+0x735bc>
   796c0:	lsl	r8, r8, #2
   796c4:	ldr	r0, [sp, #20]
   796c8:	lsl	r7, r5, #3
   796cc:	mov	r1, r4
   796d0:	mov	r2, r8
   796d4:	ldr	ip, [r0, #16]
   796d8:	mov	r3, r6
   796dc:	ldr	ip, [ip, r2]
   796e0:	str	ip, [r3, r1]!
   796e4:	add	r1, r1, #8
   796e8:	ldr	ip, [r0, #20]
   796ec:	cmp	r1, r7
   796f0:	ldr	ip, [ip, r2]
   796f4:	add	r2, r2, #4
   796f8:	str	ip, [r3, #4]
   796fc:	bne	796d4 <__read_chk@plt+0x73250>
   79700:	ldr	r3, [pc, #876]	; 79a74 <__read_chk@plt+0x735f0>
   79704:	mov	r0, r6
   79708:	mov	r2, #8
   7970c:	mov	r1, r5
   79710:	add	r3, pc, r3
   79714:	bl	5638 <qsort@plt>
   79718:	ldr	r0, [sp, #20]
   7971c:	mov	r3, r8
   79720:	mov	r2, #0
   79724:	mov	r1, r6
   79728:	ldr	ip, [r0, #16]
   7972c:	ldr	lr, [r1, r2]!
   79730:	add	r2, r2, #8
   79734:	cmp	r2, r7
   79738:	str	lr, [ip, r3]
   7973c:	ldr	ip, [r1, #4]
   79740:	ldr	r1, [r0, #20]
   79744:	str	ip, [r1, r3]
   79748:	add	r3, r3, #4
   7974c:	bne	79724 <__read_chk@plt+0x732a0>
   79750:	b	79a54 <__read_chk@plt+0x735d0>
   79754:	cmp	r3, #93	; 0x5d
   79758:	bne	79458 <__read_chk@plt+0x72fd4>
   7975c:	mov	r2, r8
   79760:	b	795a0 <__read_chk@plt+0x7311c>
   79764:	ldr	r1, [sp, #20]
   79768:	ldr	r2, [r1, #12]
   7976c:	tst	r2, #2048	; 0x800
   79770:	beq	79a28 <__read_chk@plt+0x735a4>
   79774:	ldr	r2, [sp, #32]
   79778:	add	r4, sp, #104	; 0x68
   7977c:	add	r5, r2, #2
   79780:	ldrh	r3, [r2, #2]
   79784:	cmp	r3, #0
   79788:	beq	79a18 <__read_chk@plt+0x73594>
   7978c:	cmp	r3, #47	; 0x2f
   79790:	beq	79a08 <__read_chk@plt+0x73584>
   79794:	add	ip, r2, #4
   79798:	sub	r2, r4, #4
   7979c:	str	r2, [sp, #24]
   797a0:	sub	r2, r4, #3
   797a4:	ldr	r1, [sp, #24]
   797a8:	add	r0, r1, #8128	; 0x1fc0
   797ac:	add	r0, r0, #62	; 0x3e
   797b0:	b	797cc <__read_chk@plt+0x73348>
   797b4:	ldrh	r3, [ip], #2
   797b8:	cmp	r3, #0
   797bc:	beq	797e0 <__read_chk@plt+0x7335c>
   797c0:	cmp	r3, #47	; 0x2f
   797c4:	add	r2, r2, #1
   797c8:	beq	797e0 <__read_chk@plt+0x7335c>
   797cc:	cmp	r2, r0
   797d0:	strb	r3, [r2, #-1]
   797d4:	mov	r1, r2
   797d8:	mov	r5, ip
   797dc:	bne	797b4 <__read_chk@plt+0x73330>
   797e0:	mov	r2, #0
   797e4:	strb	r2, [r1]
   797e8:	add	r1, sp, #16384	; 0x4000
   797ec:	movw	r3, #49148	; 0xbffc
   797f0:	add	r1, r1, #104	; 0x68
   797f4:	movt	r3, #65535	; 0xffff
   797f8:	ldrb	r3, [r1, r3]
   797fc:	uxtb	r3, r3
   79800:	cmp	r3, r2
   79804:	bne	798dc <__read_chk@plt+0x73458>
   79808:	bl	5f38 <getuid@plt>
   7980c:	mov	r6, r0
   79810:	bl	604c <geteuid@plt>
   79814:	cmp	r6, r0
   79818:	beq	799f0 <__read_chk@plt+0x7356c>
   7981c:	bl	5f38 <getuid@plt>
   79820:	bl	5830 <getpwuid@plt>
   79824:	cmp	r0, #0
   79828:	bne	798ec <__read_chk@plt+0x73468>
   7982c:	ldr	r2, [sp, #32]
   79830:	ldrh	r3, [r2]
   79834:	mov	r5, r2
   79838:	b	792ac <__read_chk@plt+0x72e28>
   7983c:	ldr	r2, [sp, #24]
   79840:	add	r0, sp, #8256	; 0x2040
   79844:	add	r1, sp, #16384	; 0x4000
   79848:	add	r0, r0, #36	; 0x24
   7984c:	add	r3, r2, #8128	; 0x1fc0
   79850:	add	r1, r1, #98	; 0x62
   79854:	str	r2, [sp]
   79858:	add	r3, r3, #62	; 0x3e
   7985c:	ldr	r2, [sp, #20]
   79860:	str	r3, [sp, #4]
   79864:	ldr	r3, [sp, #64]	; 0x40
   79868:	str	r2, [sp, #8]
   7986c:	mov	r2, r0
   79870:	str	r3, [sp, #12]
   79874:	mov	r3, r1
   79878:	bl	78c80 <__read_chk@plt+0x727fc>
   7987c:	subs	r4, r0, #0
   79880:	bne	79544 <__read_chk@plt+0x730c0>
   79884:	ldr	r2, [sp, #20]
   79888:	ldr	r1, [sp, #40]	; 0x28
   7988c:	ldr	r2, [r2]
   79890:	str	r2, [sp, #36]	; 0x24
   79894:	ldr	r3, [sp, #36]	; 0x24
   79898:	cmp	r3, r1
   7989c:	bne	79664 <__read_chk@plt+0x731e0>
   798a0:	ldr	r2, [sp, #20]
   798a4:	ldr	r3, [r2, #12]
   798a8:	tst	r3, #16
   798ac:	bne	798bc <__read_chk@plt+0x73438>
   798b0:	and	r3, r3, #768	; 0x300
   798b4:	cmp	r3, #512	; 0x200
   798b8:	bne	79540 <__read_chk@plt+0x730bc>
   798bc:	ldr	r0, [sp, #32]
   798c0:	mov	r3, #0
   798c4:	ldr	r1, [sp, #20]
   798c8:	ldr	r2, [sp, #64]	; 0x40
   798cc:	bl	788c0 <__read_chk@plt+0x7243c>
   798d0:	mov	r4, r0
   798d4:	b	79544 <__read_chk@plt+0x730c0>
   798d8:	bl	5d64 <__stack_chk_fail@plt>
   798dc:	ldr	r0, [sp, #24]
   798e0:	bl	53ec <getpwnam@plt>
   798e4:	cmp	r0, #0
   798e8:	beq	7999c <__read_chk@plt+0x73518>
   798ec:	ldr	r0, [r0, #20]
   798f0:	ldrb	r2, [r0]
   798f4:	ldr	r3, [sp, #24]
   798f8:	cmp	r2, #0
   798fc:	beq	79958 <__read_chk@plt+0x734d4>
   79900:	add	r1, r3, #8128	; 0x1fc0
   79904:	sub	r4, r4, #2
   79908:	add	r1, r1, #62	; 0x3e
   7990c:	b	79920 <__read_chk@plt+0x7349c>
   79910:	ldrb	r2, [r0, #1]!
   79914:	add	r4, r4, #2
   79918:	cmp	r2, #0
   7991c:	beq	79958 <__read_chk@plt+0x734d4>
   79920:	cmp	r4, r1
   79924:	strh	r2, [r4, #-2]
   79928:	mov	r3, r4
   7992c:	bcc	79910 <__read_chk@plt+0x7348c>
   79930:	mov	r1, #0
   79934:	strh	r1, [r3]
   79938:	add	r1, sp, #16384	; 0x4000
   7993c:	movw	r2, #49148	; 0xbffc
   79940:	add	r1, r1, #104	; 0x68
   79944:	movt	r2, #65535	; 0xffff
   79948:	ldr	r5, [sp, #24]
   7994c:	ldrh	r2, [r1, r2]
   79950:	uxth	r3, r2
   79954:	b	792ac <__read_chk@plt+0x72e28>
   79958:	ldrh	r2, [r5]
   7995c:	add	r1, r3, #2
   79960:	cmp	r2, #0
   79964:	strh	r2, [r3]
   79968:	beq	799ac <__read_chk@plt+0x73528>
   7996c:	ldr	r3, [sp, #24]
   79970:	add	r2, r3, #8128	; 0x1fc0
   79974:	mov	r3, r1
   79978:	add	r2, r2, #62	; 0x3e
   7997c:	b	79990 <__read_chk@plt+0x7350c>
   79980:	ldrh	r1, [r5, #2]!
   79984:	cmp	r1, #0
   79988:	strh	r1, [r3], #2
   7998c:	beq	79930 <__read_chk@plt+0x734ac>
   79990:	cmp	r3, r2
   79994:	bcc	79980 <__read_chk@plt+0x734fc>
   79998:	b	79930 <__read_chk@plt+0x734ac>
   7999c:	ldr	r1, [sp, #32]
   799a0:	ldrh	r3, [r1]
   799a4:	mov	r5, r1
   799a8:	b	792ac <__read_chk@plt+0x72e28>
   799ac:	mov	r3, r1
   799b0:	b	79930 <__read_chk@plt+0x734ac>
   799b4:	ldr	r3, [sp, #20]
   799b8:	ldr	r1, [sp, #40]	; 0x28
   799bc:	ldr	r0, [sp, #36]	; 0x24
   799c0:	ldr	r5, [r3, #8]
   799c4:	ldr	r3, [r3, #16]
   799c8:	add	r5, r1, r5
   799cc:	add	r5, r3, r5, lsl #2
   799d0:	bl	7d06c <__read_chk@plt+0x76be8>
   799d4:	ldr	r3, [pc, #156]	; 79a78 <__read_chk@plt+0x735f4>
   799d8:	mov	r2, #4
   799dc:	add	r3, pc, r3
   799e0:	mov	r1, r0
   799e4:	mov	r0, r5
   799e8:	bl	5638 <qsort@plt>
   799ec:	b	79544 <__read_chk@plt+0x730c0>
   799f0:	ldr	r0, [pc, #132]	; 79a7c <__read_chk@plt+0x735f8>
   799f4:	add	r0, pc, r0
   799f8:	bl	6388 <getenv@plt>
   799fc:	cmp	r0, #0
   79a00:	bne	798f0 <__read_chk@plt+0x7346c>
   79a04:	b	7981c <__read_chk@plt+0x73398>
   79a08:	sub	r3, r4, #4
   79a0c:	str	r3, [sp, #24]
   79a10:	mov	r1, r3
   79a14:	b	797e0 <__read_chk@plt+0x7335c>
   79a18:	sub	r2, r4, #4
   79a1c:	str	r2, [sp, #24]
   79a20:	mov	r1, r2
   79a24:	b	797e0 <__read_chk@plt+0x7335c>
   79a28:	add	r2, sp, #100	; 0x64
   79a2c:	ldr	r5, [sp, #32]
   79a30:	str	r2, [sp, #24]
   79a34:	b	792ac <__read_chk@plt+0x72e28>
   79a38:	mvn	r4, #0
   79a3c:	b	79544 <__read_chk@plt+0x730c0>
   79a40:	ldr	r3, [pc, #56]	; 79a80 <__read_chk@plt+0x735fc>
   79a44:	mov	r1, r5
   79a48:	mov	r2, #8
   79a4c:	add	r3, pc, r3
   79a50:	bl	5638 <qsort@plt>
   79a54:	mov	r0, r6
   79a58:	bl	55a8 <free@plt>
   79a5c:	b	79544 <__read_chk@plt+0x730c0>
   79a60:	muleq	r4, r4, r6
   79a64:	andeq	r0, r0, r8, asr #11
   79a68:	andeq	r7, r4, r8, asr lr
   79a6c:	andeq	r7, r4, ip, lsr lr
   79a70:	andeq	r7, r4, r8, lsr #28
   79a74:			; <UNDEFINED> instruction: 0xfffff014
   79a78:			; <UNDEFINED> instruction: 0xffffed3c
   79a7c:	andeq	r2, r3, r8, lsr sp
   79a80:			; <UNDEFINED> instruction: 0xffffecd8
   79a84:	push	{r5, r6}
   79a88:	mov	r3, r2
   79a8c:	ldrh	ip, [r0]
   79a90:	mov	r5, r0
   79a94:	mov	r6, r1
   79a98:	cmp	ip, #123	; 0x7b
   79a9c:	beq	79acc <__read_chk@plt+0x73648>
   79aa0:	mov	r0, r5
   79aa4:	b	79ab4 <__read_chk@plt+0x73630>
   79aa8:	cmp	ip, #0
   79aac:	beq	79ae4 <__read_chk@plt+0x73660>
   79ab0:	ldrh	ip, [r0, #2]!
   79ab4:	cmp	ip, #123	; 0x7b
   79ab8:	bne	79aa8 <__read_chk@plt+0x73624>
   79abc:	mov	r1, r5
   79ac0:	mov	r2, r6
   79ac4:	pop	{r5, r6}
   79ac8:	b	79af8 <__read_chk@plt+0x73674>
   79acc:	ldrh	r2, [r0, #2]
   79ad0:	cmp	r2, #125	; 0x7d
   79ad4:	bne	79aa0 <__read_chk@plt+0x7361c>
   79ad8:	ldrh	r2, [r0, #4]
   79adc:	cmp	r2, #0
   79ae0:	bne	79aa0 <__read_chk@plt+0x7361c>
   79ae4:	mov	r0, r5
   79ae8:	mov	r1, r6
   79aec:	mov	r2, r3
   79af0:	pop	{r5, r6}
   79af4:	b	79254 <__read_chk@plt+0x72dd0>
   79af8:	ldr	ip, [pc, #744]	; 79de8 <__read_chk@plt+0x73964>
   79afc:	cmp	r1, r0
   79b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   79b04:	add	ip, pc, ip
   79b08:	ldr	r4, [pc, #732]	; 79dec <__read_chk@plt+0x73968>
   79b0c:	sub	sp, sp, #8192	; 0x2000
   79b10:	sub	sp, sp, #20
   79b14:	mov	r7, r3
   79b18:	mov	r3, ip
   79b1c:	mov	r8, r2
   79b20:	ldr	r4, [ip, r4]
   79b24:	add	r2, sp, #8192	; 0x2000
   79b28:	add	r6, sp, #16
   79b2c:	ldr	r3, [r4]
   79b30:	str	r4, [sp, #4]
   79b34:	str	r3, [r2, #12]
   79b38:	beq	79dd8 <__read_chk@plt+0x73954>
   79b3c:	sub	r2, r6, #6
   79b40:	mov	r3, r1
   79b44:	ldrh	ip, [r3], #2
   79b48:	cmp	r0, r3
   79b4c:	strh	ip, [r2, #2]!
   79b50:	bne	79b44 <__read_chk@plt+0x736c0>
   79b54:	add	r1, r1, #2
   79b58:	sub	r6, r6, #4
   79b5c:	rsb	r5, r1, r0
   79b60:	bic	r5, r5, #1
   79b64:	add	r5, r5, #2
   79b68:	add	r5, r6, r5
   79b6c:	ldrh	r9, [r0, #2]
   79b70:	mov	r3, #0
   79b74:	add	fp, r0, #2
   79b78:	strh	r3, [r5]
   79b7c:	cmp	r9, r3
   79b80:	beq	79c00 <__read_chk@plt+0x7377c>
   79b84:	mov	sl, r3
   79b88:	mov	r2, r9
   79b8c:	mov	r4, fp
   79b90:	b	79bb0 <__read_chk@plt+0x7372c>
   79b94:	cmp	r2, #123	; 0x7b
   79b98:	beq	79c34 <__read_chk@plt+0x737b0>
   79b9c:	cmp	r2, #125	; 0x7d
   79ba0:	beq	79c4c <__read_chk@plt+0x737c8>
   79ba4:	ldrh	r2, [r4, #2]!
   79ba8:	cmp	r2, #0
   79bac:	beq	79c00 <__read_chk@plt+0x7377c>
   79bb0:	cmp	r2, #91	; 0x5b
   79bb4:	bne	79b94 <__read_chk@plt+0x73710>
   79bb8:	ldrh	r2, [r4, #2]
   79bbc:	add	r1, r4, #2
   79bc0:	cmp	r2, #0
   79bc4:	cmpne	r2, #93	; 0x5d
   79bc8:	beq	79c68 <__read_chk@plt+0x737e4>
   79bcc:	add	r4, r4, #4
   79bd0:	mov	r0, r4
   79bd4:	ldrh	ip, [r4], #2
   79bd8:	cmp	ip, #0
   79bdc:	cmpne	ip, #93	; 0x5d
   79be0:	bne	79bd0 <__read_chk@plt+0x7374c>
   79be4:	cmp	ip, #0
   79be8:	moveq	r4, r1
   79bec:	beq	79ba8 <__read_chk@plt+0x73724>
   79bf0:	mov	r4, r0
   79bf4:	ldrh	r2, [r4, #2]!
   79bf8:	cmp	r2, #0
   79bfc:	bne	79bb0 <__read_chk@plt+0x7372c>
   79c00:	mov	r0, r6
   79c04:	mov	r1, r8
   79c08:	mov	r2, r7
   79c0c:	bl	79254 <__read_chk@plt+0x72dd0>
   79c10:	ldr	r1, [sp, #4]
   79c14:	add	r3, sp, #8192	; 0x2000
   79c18:	ldr	r2, [r3, #12]
   79c1c:	ldr	r3, [r1]
   79c20:	cmp	r2, r3
   79c24:	bne	79de4 <__read_chk@plt+0x73960>
   79c28:	add	sp, sp, #8192	; 0x2000
   79c2c:	add	sp, sp, #20
   79c30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   79c34:	mov	r0, sl
   79c38:	mov	r1, #1
   79c3c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   79c40:	ldrh	r2, [r4, #2]!
   79c44:	mov	sl, r0
   79c48:	b	79ba8 <__read_chk@plt+0x73724>
   79c4c:	cmp	sl, #0
   79c50:	beq	79c74 <__read_chk@plt+0x737f0>
   79c54:	mov	r0, sl
   79c58:	mvn	r1, #0
   79c5c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   79c60:	mov	sl, r0
   79c64:	b	79ba4 <__read_chk@plt+0x73720>
   79c68:	mov	ip, r2
   79c6c:	mov	r0, r1
   79c70:	b	79be4 <__read_chk@plt+0x73760>
   79c74:	cmp	r4, fp
   79c78:	bcc	79cec <__read_chk@plt+0x73868>
   79c7c:	mov	r2, r9
   79c80:	mov	r9, fp
   79c84:	b	79cc4 <__read_chk@plt+0x73840>
   79c88:	cmp	r2, #123	; 0x7b
   79c8c:	beq	79da4 <__read_chk@plt+0x73920>
   79c90:	cmp	r2, #125	; 0x7d
   79c94:	bne	79ce0 <__read_chk@plt+0x7385c>
   79c98:	cmp	sl, #0
   79c9c:	beq	79cf4 <__read_chk@plt+0x73870>
   79ca0:	mov	r0, sl
   79ca4:	mvn	r1, #0
   79ca8:	bl	7cfd8 <__read_chk@plt+0x76b54>
   79cac:	mov	sl, r0
   79cb0:	add	r0, fp, #2
   79cb4:	cmp	r4, r0
   79cb8:	bcc	79cec <__read_chk@plt+0x73868>
   79cbc:	ldrh	r2, [fp, #2]
   79cc0:	mov	fp, r0
   79cc4:	cmp	r2, #91	; 0x5b
   79cc8:	beq	79d64 <__read_chk@plt+0x738e0>
   79ccc:	bhi	79c88 <__read_chk@plt+0x73804>
   79cd0:	cmp	r2, #44	; 0x2c
   79cd4:	bne	79ce0 <__read_chk@plt+0x7385c>
   79cd8:	cmp	sl, #0
   79cdc:	beq	79cf4 <__read_chk@plt+0x73870>
   79ce0:	add	r0, fp, #2
   79ce4:	cmp	r4, r0
   79ce8:	bcs	79cbc <__read_chk@plt+0x73838>
   79cec:	mov	r0, #0
   79cf0:	b	79c10 <__read_chk@plt+0x7378c>
   79cf4:	cmp	fp, r9
   79cf8:	bls	79db8 <__read_chk@plt+0x73934>
   79cfc:	mov	r2, r9
   79d00:	mov	r1, r5
   79d04:	ldrh	r0, [r2], #2
   79d08:	cmp	r2, fp
   79d0c:	strh	r0, [r1], #2
   79d10:	bcc	79d04 <__read_chk@plt+0x73880>
   79d14:	mvn	r0, r9
   79d18:	add	r0, r0, fp
   79d1c:	bic	r0, r0, #1
   79d20:	add	r0, r0, #2
   79d24:	add	r0, r5, r0
   79d28:	mov	r1, r4
   79d2c:	ldrh	r2, [r1, #2]!
   79d30:	cmp	r2, #0
   79d34:	strh	r2, [r0], #2
   79d38:	bne	79d2c <__read_chk@plt+0x738a8>
   79d3c:	mov	r0, r6
   79d40:	mov	r1, r8
   79d44:	mov	r2, r7
   79d48:	bl	79a84 <__read_chk@plt+0x73600>
   79d4c:	cmp	r0, #0
   79d50:	cmnne	r0, #3
   79d54:	bne	79c10 <__read_chk@plt+0x7378c>
   79d58:	add	r9, fp, #2
   79d5c:	mov	r0, r9
   79d60:	b	79cb4 <__read_chk@plt+0x73830>
   79d64:	ldrh	r2, [fp, #2]
   79d68:	add	r0, fp, #2
   79d6c:	cmp	r2, #93	; 0x5d
   79d70:	cmpne	r2, #0
   79d74:	beq	79dc0 <__read_chk@plt+0x7393c>
   79d78:	add	r1, fp, #4
   79d7c:	mov	ip, r1
   79d80:	ldrh	r2, [r1], #2
   79d84:	cmp	r2, #0
   79d88:	cmpne	r2, #93	; 0x5d
   79d8c:	bne	79d7c <__read_chk@plt+0x738f8>
   79d90:	cmp	r2, #0
   79d94:	mov	r9, fp
   79d98:	addne	r0, ip, #2
   79d9c:	movne	fp, ip
   79da0:	b	79cb4 <__read_chk@plt+0x73830>
   79da4:	mov	r0, sl
   79da8:	mov	r1, #1
   79dac:	bl	7cfd8 <__read_chk@plt+0x76b54>
   79db0:	mov	sl, r0
   79db4:	b	79ce0 <__read_chk@plt+0x7385c>
   79db8:	mov	r0, r5
   79dbc:	b	79d28 <__read_chk@plt+0x738a4>
   79dc0:	cmp	r2, #0
   79dc4:	mov	ip, r0
   79dc8:	mov	r9, fp
   79dcc:	addne	r0, ip, #2
   79dd0:	movne	fp, ip
   79dd4:	b	79cb4 <__read_chk@plt+0x73830>
   79dd8:	add	r6, sp, #12
   79ddc:	mov	r5, r6
   79de0:	b	79b6c <__read_chk@plt+0x736e8>
   79de4:	bl	5d64 <__stack_chk_fail@plt>
   79de8:	strdeq	r6, [r4], -r8
   79dec:	andeq	r0, r0, r8, asr #11
   79df0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   79df4:	sub	sp, sp, #8192	; 0x2000
   79df8:	ldr	r5, [pc, #500]	; 79ff4 <__read_chk@plt+0x73b70>
   79dfc:	sub	sp, sp, #16
   79e00:	ldr	lr, [pc, #496]	; 79ff8 <__read_chk@plt+0x73b74>
   79e04:	mov	r4, r2
   79e08:	add	r5, pc, r5
   79e0c:	movw	ip, #57328	; 0xdff0
   79e10:	movt	ip, #65535	; 0xffff
   79e14:	mov	sl, r3
   79e18:	ldr	r8, [r5, lr]
   79e1c:	mov	r2, r5
   79e20:	add	r2, sp, #8192	; 0x2000
   79e24:	mov	r3, #0
   79e28:	add	r2, r2, #16
   79e2c:	str	r3, [sp, #4]
   79e30:	str	r3, [sp, #8]
   79e34:	mov	r7, r1
   79e38:	str	r3, [r2, ip]
   79e3c:	add	r3, sp, #8192	; 0x2000
   79e40:	ldr	r2, [r8]
   79e44:	mov	r1, #4096	; 0x1000
   79e48:	mov	r5, r0
   79e4c:	str	r2, [r3, #12]
   79e50:	bl	5554 <strnlen@plt>
   79e54:	cmp	r0, #4096	; 0x1000
   79e58:	beq	79fe8 <__read_chk@plt+0x73b64>
   79e5c:	ands	r3, r7, #1
   79e60:	beq	79f30 <__read_chk@plt+0x73aac>
   79e64:	ldr	r1, [sl, #8]
   79e68:	bic	r2, r7, #256	; 0x100
   79e6c:	mov	r3, #0
   79e70:	str	r4, [sl, #24]
   79e74:	cmp	r1, #0
   79e78:	str	r2, [sl, #12]
   79e7c:	str	r3, [sl, #4]
   79e80:	blt	79fd8 <__read_chk@plt+0x73b54>
   79e84:	ldr	r4, [sl]
   79e88:	cmp	r4, r3
   79e8c:	blt	79fd8 <__read_chk@plt+0x73b54>
   79e90:	cmn	r1, #-2147483647	; 0x80000001
   79e94:	beq	79fd8 <__read_chk@plt+0x73b54>
   79e98:	cmn	r4, #-2147483647	; 0x80000001
   79e9c:	beq	79fd8 <__read_chk@plt+0x73b54>
   79ea0:	mvn	r0, #-2147483647	; 0x80000001
   79ea4:	bl	7d06c <__read_chk@plt+0x76be8>
   79ea8:	cmp	r4, r0
   79eac:	bge	79fd8 <__read_chk@plt+0x73b54>
   79eb0:	tst	r7, #4096	; 0x1000
   79eb4:	ldrb	r4, [r5]
   79eb8:	beq	79f60 <__read_chk@plt+0x73adc>
   79ebc:	cmp	r4, #0
   79ec0:	add	r0, sp, #12
   79ec4:	beq	79fe0 <__read_chk@plt+0x73b5c>
   79ec8:	add	r3, sp, #8192	; 0x2000
   79ecc:	add	ip, sp, #14
   79ed0:	add	r3, r3, #10
   79ed4:	cmp	ip, r3
   79ed8:	strh	r4, [ip, #-2]
   79edc:	mov	lr, ip
   79ee0:	bcs	79ef4 <__read_chk@plt+0x73a70>
   79ee4:	ldrb	r4, [r5, #1]!
   79ee8:	add	ip, ip, #2
   79eec:	cmp	r4, #0
   79ef0:	bne	79ed4 <__read_chk@plt+0x73a50>
   79ef4:	tst	r7, #128	; 0x80
   79ef8:	mov	r3, #0
   79efc:	mov	r1, sl
   79f00:	mov	r2, sp
   79f04:	strh	r3, [lr]
   79f08:	bne	79fd0 <__read_chk@plt+0x73b4c>
   79f0c:	bl	79254 <__read_chk@plt+0x72dd0>
   79f10:	add	r3, sp, #8192	; 0x2000
   79f14:	ldr	r2, [r3, #12]
   79f18:	ldr	r3, [r8]
   79f1c:	cmp	r2, r3
   79f20:	bne	79ff0 <__read_chk@plt+0x73b6c>
   79f24:	add	sp, sp, #8192	; 0x2000
   79f28:	add	sp, sp, #16
   79f2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   79f30:	ands	r1, r7, #2
   79f34:	str	r3, [sl]
   79f38:	str	r3, [sl, #16]
   79f3c:	str	r3, [sl, #20]
   79f40:	bne	79e64 <__read_chk@plt+0x739e0>
   79f44:	bic	r3, r7, #256	; 0x100
   79f48:	str	r4, [sl, #24]
   79f4c:	str	r1, [sl, #8]
   79f50:	mov	r4, r1
   79f54:	str	r1, [sl, #4]
   79f58:	str	r3, [sl, #12]
   79f5c:	b	79ea0 <__read_chk@plt+0x73a1c>
   79f60:	cmp	r4, #0
   79f64:	add	r0, sp, #12
   79f68:	addne	r3, r0, #8128	; 0x1fc0
   79f6c:	add	r6, r5, #1
   79f70:	addne	r3, r3, #62	; 0x3e
   79f74:	movne	lr, r0
   79f78:	bne	79f98 <__read_chk@plt+0x73b14>
   79f7c:	b	79fe0 <__read_chk@plt+0x73b5c>
   79f80:	cmp	lr, r3
   79f84:	bcs	79ef4 <__read_chk@plt+0x73a70>
   79f88:	ldrb	r4, [r5]
   79f8c:	add	r6, r6, #1
   79f90:	cmp	r4, #0
   79f94:	beq	79ef4 <__read_chk@plt+0x73a70>
   79f98:	cmp	r4, #92	; 0x5c
   79f9c:	strhne	r4, [lr]
   79fa0:	addne	lr, lr, #2
   79fa4:	movne	r5, r6
   79fa8:	bne	79f80 <__read_chk@plt+0x73afc>
   79fac:	ldrb	r2, [r5, #1]
   79fb0:	add	lr, lr, #2
   79fb4:	cmp	r2, #0
   79fb8:	addne	r6, r5, #2
   79fbc:	orrne	r2, r2, #16384	; 0x4000
   79fc0:	movweq	r2, #16476	; 0x405c
   79fc4:	strh	r2, [lr, #-2]
   79fc8:	mov	r5, r6
   79fcc:	b	79f80 <__read_chk@plt+0x73afc>
   79fd0:	bl	79a84 <__read_chk@plt+0x73600>
   79fd4:	b	79f10 <__read_chk@plt+0x73a8c>
   79fd8:	mvn	r0, #0
   79fdc:	b	79f10 <__read_chk@plt+0x73a8c>
   79fe0:	mov	lr, r0
   79fe4:	b	79ef4 <__read_chk@plt+0x73a70>
   79fe8:	mvn	r0, #2
   79fec:	b	79f10 <__read_chk@plt+0x73a8c>
   79ff0:	bl	5d64 <__stack_chk_fail@plt>
   79ff4:	strdeq	r6, [r4], -r4
   79ff8:	andeq	r0, r0, r8, asr #11
   79ffc:	push	{r3, r4, r5, r6, r7, lr}
   7a000:	mov	r5, r0
   7a004:	ldr	r0, [r0, #16]
   7a008:	cmp	r0, #0
   7a00c:	beq	7a050 <__read_chk@plt+0x73bcc>
   7a010:	ldr	r4, [r5]
   7a014:	ldr	r6, [r5, #8]
   7a018:	cmp	r4, #0
   7a01c:	add	r6, r0, r6, lsl #2
   7a020:	beq	7a044 <__read_chk@plt+0x73bc0>
   7a024:	sub	r6, r6, #4
   7a028:	ldr	r0, [r6, #4]!
   7a02c:	cmp	r0, #0
   7a030:	beq	7a038 <__read_chk@plt+0x73bb4>
   7a034:	bl	55a8 <free@plt>
   7a038:	subs	r4, r4, #1
   7a03c:	bne	7a028 <__read_chk@plt+0x73ba4>
   7a040:	ldr	r0, [r5, #16]
   7a044:	bl	55a8 <free@plt>
   7a048:	mov	r3, #0
   7a04c:	str	r3, [r5, #16]
   7a050:	ldr	r6, [r5, #20]
   7a054:	cmp	r6, #0
   7a058:	popeq	{r3, r4, r5, r6, r7, pc}
   7a05c:	ldr	r7, [r5]
   7a060:	cmp	r7, #0
   7a064:	ble	7a09c <__read_chk@plt+0x73c18>
   7a068:	mov	r4, #0
   7a06c:	ldr	r0, [r6, r4, lsl #2]
   7a070:	cmp	r0, #0
   7a074:	beq	7a084 <__read_chk@plt+0x73c00>
   7a078:	bl	55a8 <free@plt>
   7a07c:	ldr	r6, [r5, #20]
   7a080:	ldr	r7, [r5]
   7a084:	mov	r0, r4
   7a088:	mov	r1, #1
   7a08c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7a090:	cmp	r7, r0
   7a094:	mov	r4, r0
   7a098:	bgt	7a06c <__read_chk@plt+0x73be8>
   7a09c:	mov	r0, r6
   7a0a0:	bl	55a8 <free@plt>
   7a0a4:	mov	r3, #0
   7a0a8:	str	r3, [r5, #20]
   7a0ac:	pop	{r3, r4, r5, r6, r7, pc}
   7a0b0:	ldr	r3, [pc, #448]	; 7a278 <__read_chk@plt+0x73df4>
   7a0b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a0b8:	mov	r4, r1
   7a0bc:	ldr	r1, [pc, #440]	; 7a27c <__read_chk@plt+0x73df8>
   7a0c0:	add	r3, pc, r3
   7a0c4:	sub	sp, sp, #124	; 0x7c
   7a0c8:	mov	r8, r2
   7a0cc:	mov	r9, r0
   7a0d0:	ldr	r1, [r3, r1]
   7a0d4:	ldr	r3, [r1]
   7a0d8:	str	r1, [sp, #4]
   7a0dc:	str	r3, [sp, #116]	; 0x74
   7a0e0:	bl	6088 <strlen@plt>
   7a0e4:	rsbs	r3, r0, #1
   7a0e8:	movcc	r3, #0
   7a0ec:	orrs	r3, r3, r4, lsr #31
   7a0f0:	bne	7a260 <__read_chk@plt+0x73ddc>
   7a0f4:	cmp	r0, r4
   7a0f8:	bls	7a260 <__read_chk@plt+0x73ddc>
   7a0fc:	rsb	r4, r4, r0
   7a100:	add	r4, r9, r4
   7a104:	cmp	r9, r4
   7a108:	bcs	7a254 <__read_chk@plt+0x73dd0>
   7a10c:	ldrb	r3, [r4, #-1]
   7a110:	cmp	r3, #88	; 0x58
   7a114:	bne	7a254 <__read_chk@plt+0x73dd0>
   7a118:	movw	r2, #33824	; 0x8420
   7a11c:	mov	r6, r4
   7a120:	movt	r2, #528	; 0x210
   7a124:	mov	r7, #1
   7a128:	b	7a138 <__read_chk@plt+0x73cb4>
   7a12c:	ldrb	r3, [r6, #-1]
   7a130:	cmp	r3, #88	; 0x58
   7a134:	bne	7a150 <__read_chk@plt+0x73ccc>
   7a138:	cmp	r7, r2
   7a13c:	sub	r6, r6, #1
   7a140:	rsbls	r7, r7, r7, lsl #5
   7a144:	lslls	r7, r7, #1
   7a148:	cmp	r6, r9
   7a14c:	bne	7a12c <__read_chk@plt+0x73ca8>
   7a150:	lsl	r7, r7, #1
   7a154:	ldr	r5, [pc, #292]	; 7a280 <__read_chk@plt+0x73dfc>
   7a158:	add	sl, sp, #8
   7a15c:	add	r5, pc, r5
   7a160:	cmp	r6, r4
   7a164:	movne	fp, r6
   7a168:	beq	7a184 <__read_chk@plt+0x73d00>
   7a16c:	mov	r0, #62	; 0x3e
   7a170:	bl	746c8 <__read_chk@plt+0x6e244>
   7a174:	ldrb	r2, [r5, r0]
   7a178:	strb	r2, [fp], #1
   7a17c:	cmp	r4, fp
   7a180:	bne	7a16c <__read_chk@plt+0x73ce8>
   7a184:	cmp	r8, #1
   7a188:	beq	7a1d4 <__read_chk@plt+0x73d50>
   7a18c:	cmp	r8, #2
   7a190:	beq	7a23c <__read_chk@plt+0x73db8>
   7a194:	cmp	r8, #0
   7a198:	beq	7a208 <__read_chk@plt+0x73d84>
   7a19c:	subs	r7, r7, #1
   7a1a0:	bne	7a160 <__read_chk@plt+0x73cdc>
   7a1a4:	bl	6214 <__errno_location@plt>
   7a1a8:	mvn	r3, #0
   7a1ac:	mov	r2, #17
   7a1b0:	str	r2, [r0]
   7a1b4:	ldr	r1, [sp, #4]
   7a1b8:	mov	r0, r3
   7a1bc:	ldr	r2, [sp, #116]	; 0x74
   7a1c0:	ldr	r3, [r1]
   7a1c4:	cmp	r2, r3
   7a1c8:	bne	7a274 <__read_chk@plt+0x73df0>
   7a1cc:	add	sp, sp, #124	; 0x7c
   7a1d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a1d4:	mov	r0, r9
   7a1d8:	mov	r1, #194	; 0xc2
   7a1dc:	mov	r2, #384	; 0x180
   7a1e0:	bl	5c44 <open64@plt>
   7a1e4:	cmn	r0, #1
   7a1e8:	mov	r3, r0
   7a1ec:	bne	7a1b4 <__read_chk@plt+0x73d30>
   7a1f0:	bl	6214 <__errno_location@plt>
   7a1f4:	ldr	r3, [r0]
   7a1f8:	cmp	r3, #17
   7a1fc:	beq	7a19c <__read_chk@plt+0x73d18>
   7a200:	mvn	r3, #0
   7a204:	b	7a1b4 <__read_chk@plt+0x73d30>
   7a208:	mov	r0, #3
   7a20c:	mov	r1, r9
   7a210:	mov	r2, sl
   7a214:	bl	6250 <__lxstat64@plt>
   7a218:	cmp	r0, #0
   7a21c:	beq	7a19c <__read_chk@plt+0x73d18>
   7a220:	bl	6214 <__errno_location@plt>
   7a224:	ldr	r0, [r0]
   7a228:	subs	r0, r0, #2
   7a22c:	movne	r0, #1
   7a230:	bl	7d258 <__read_chk@plt+0x76dd4>
   7a234:	mov	r3, r0
   7a238:	b	7a1b4 <__read_chk@plt+0x73d30>
   7a23c:	mov	r0, r9
   7a240:	mov	r1, #448	; 0x1c0
   7a244:	bl	5df4 <mkdir@plt>
   7a248:	subs	r3, r0, #0
   7a24c:	bne	7a1f0 <__read_chk@plt+0x73d6c>
   7a250:	b	7a1b4 <__read_chk@plt+0x73d30>
   7a254:	mov	r6, r4
   7a258:	mov	r7, #2
   7a25c:	b	7a154 <__read_chk@plt+0x73cd0>
   7a260:	bl	6214 <__errno_location@plt>
   7a264:	mov	r2, #22
   7a268:	mvn	r3, #0
   7a26c:	str	r2, [r0]
   7a270:	b	7a1b4 <__read_chk@plt+0x73d30>
   7a274:	bl	5d64 <__stack_chk_fail@plt>
   7a278:	andeq	r6, r4, ip, lsr r8
   7a27c:	andeq	r0, r0, r8, asr #11
   7a280:	andeq	r2, r3, r0, lsr r6
   7a284:	mov	r1, #0
   7a288:	mov	r2, #1
   7a28c:	b	7a0b0 <__read_chk@plt+0x73c2c>
   7a290:	mov	r2, #1
   7a294:	b	7a0b0 <__read_chk@plt+0x73c2c>
   7a298:	push	{r4, lr}
   7a29c:	mov	r1, #0
   7a2a0:	mov	r2, #2
   7a2a4:	mov	r4, r0
   7a2a8:	bl	7a0b0 <__read_chk@plt+0x73c2c>
   7a2ac:	cmp	r0, #0
   7a2b0:	moveq	r0, r4
   7a2b4:	movne	r0, #0
   7a2b8:	pop	{r4, pc}
   7a2bc:	ldr	r3, [pc, #12]	; 7a2d0 <__read_chk@plt+0x73e4c>
   7a2c0:	mov	r2, #1
   7a2c4:	add	r3, pc, r3
   7a2c8:	str	r2, [r3, r0, lsl #2]
   7a2cc:	bx	lr
   7a2d0:	andeq	r7, r4, r0, lsr lr
   7a2d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7a2d8:	sub	sp, sp, #1632	; 0x660
   7a2dc:	sub	sp, sp, #4
   7a2e0:	ldr	ip, [pc, #1728]	; 7a9a8 <__read_chk@plt+0x74524>
   7a2e4:	cmp	r2, #0
   7a2e8:	str	r2, [sp, #68]	; 0x44
   7a2ec:	add	ip, pc, ip
   7a2f0:	ldr	r2, [pc, #1716]	; 7a9ac <__read_chk@plt+0x74528>
   7a2f4:	str	r3, [sp, #8]
   7a2f8:	mov	r3, ip
   7a2fc:	str	r0, [sp, #84]	; 0x54
   7a300:	str	r1, [sp, #48]	; 0x30
   7a304:	ldr	r2, [ip, r2]
   7a308:	ldr	r3, [r2]
   7a30c:	str	r2, [sp, #100]	; 0x64
   7a310:	str	r3, [sp, #1628]	; 0x65c
   7a314:	beq	7a980 <__read_chk@plt+0x744fc>
   7a318:	bl	6214 <__errno_location@plt>
   7a31c:	ldr	ip, [sp, #8]
   7a320:	ldr	fp, [pc, #1672]	; 7a9b0 <__read_chk@plt+0x7452c>
   7a324:	add	sl, sp, #107	; 0x6b
   7a328:	and	ip, ip, #32
   7a32c:	str	ip, [sp, #52]	; 0x34
   7a330:	ldr	ip, [pc, #1660]	; 7a9b4 <__read_chk@plt+0x74530>
   7a334:	add	fp, pc, fp
   7a338:	mov	r3, #0
   7a33c:	add	ip, pc, ip
   7a340:	str	ip, [sp, #88]	; 0x58
   7a344:	ldr	ip, [pc, #1644]	; 7a9b8 <__read_chk@plt+0x74534>
   7a348:	add	ip, pc, ip
   7a34c:	str	ip, [sp, #80]	; 0x50
   7a350:	ldr	ip, [pc, #1636]	; 7a9bc <__read_chk@plt+0x74538>
   7a354:	add	ip, pc, ip
   7a358:	str	ip, [sp, #92]	; 0x5c
   7a35c:	ldr	ip, [pc, #1628]	; 7a9c0 <__read_chk@plt+0x7453c>
   7a360:	add	ip, pc, ip
   7a364:	str	ip, [sp, #96]	; 0x60
   7a368:	str	r0, [sp, #60]	; 0x3c
   7a36c:	cmp	r3, #64	; 0x40
   7a370:	ble	7a6b4 <__read_chk@plt+0x74230>
   7a374:	ldr	ip, [sp, #52]	; 0x34
   7a378:	cmp	ip, #0
   7a37c:	beq	7a75c <__read_chk@plt+0x742d8>
   7a380:	ldr	ip, [sp, #8]
   7a384:	ands	r4, ip, #2
   7a388:	bne	7a96c <__read_chk@plt+0x744e8>
   7a38c:	add	r7, sp, #168	; 0xa8
   7a390:	mov	r3, #2
   7a394:	str	r3, [sp, #56]	; 0x38
   7a398:	add	r8, sp, #108	; 0x6c
   7a39c:	mov	r1, #0
   7a3a0:	mov	r2, #60	; 0x3c
   7a3a4:	add	r3, sp, #368	; 0x170
   7a3a8:	mov	r0, r8
   7a3ac:	add	ip, sp, #648	; 0x288
   7a3b0:	str	r3, [sp, #20]
   7a3b4:	mov	r5, #8
   7a3b8:	str	ip, [sp, #40]	; 0x28
   7a3bc:	bl	5944 <memset@plt>
   7a3c0:	mov	r1, #0
   7a3c4:	mov	r2, #60	; 0x3c
   7a3c8:	mov	r0, r7
   7a3cc:	str	r5, [sp, #120]	; 0x78
   7a3d0:	bl	5944 <memset@plt>
   7a3d4:	str	r5, [sp, #180]	; 0xb4
   7a3d8:	add	r0, sp, #232	; 0xe8
   7a3dc:	add	r5, sp, #228	; 0xe4
   7a3e0:	bl	62ec <sigemptyset@plt>
   7a3e4:	ldr	ip, [pc, #1496]	; 7a9c4 <__read_chk@plt+0x74540>
   7a3e8:	mov	r1, r5
   7a3ec:	ldr	r2, [sp, #20]
   7a3f0:	mov	r0, #14
   7a3f4:	mov	r3, #0
   7a3f8:	add	ip, pc, ip
   7a3fc:	str	r3, [sp, #360]	; 0x168
   7a400:	str	ip, [sp, #228]	; 0xe4
   7a404:	add	ip, sp, #1488	; 0x5d0
   7a408:	str	ip, [sp, #32]
   7a40c:	bl	5f68 <sigaction@plt>
   7a410:	mov	r1, r5
   7a414:	ldr	r2, [sp, #40]	; 0x28
   7a418:	mov	r0, #1
   7a41c:	add	r3, sp, #788	; 0x314
   7a420:	str	r3, [sp, #36]	; 0x24
   7a424:	bl	5f68 <sigaction@plt>
   7a428:	add	r3, sp, #508	; 0x1fc
   7a42c:	mov	r1, r5
   7a430:	str	r3, [sp, #12]
   7a434:	mov	r0, #2
   7a438:	mov	r2, r3
   7a43c:	add	r3, sp, #1056	; 0x420
   7a440:	add	ip, sp, #928	; 0x3a0
   7a444:	add	r3, r3, #12
   7a448:	str	ip, [sp, #28]
   7a44c:	str	r3, [sp, #24]
   7a450:	bl	5f68 <sigaction@plt>
   7a454:	mov	r1, r5
   7a458:	ldr	r2, [sp, #32]
   7a45c:	mov	r0, #13
   7a460:	bl	5f68 <sigaction@plt>
   7a464:	mov	r1, r5
   7a468:	ldr	r2, [sp, #36]	; 0x24
   7a46c:	mov	r0, #3
   7a470:	bl	5f68 <sigaction@plt>
   7a474:	mov	r1, r5
   7a478:	ldr	r2, [sp, #28]
   7a47c:	add	ip, sp, #1200	; 0x4b0
   7a480:	mov	r0, #15
   7a484:	add	r3, sp, #1344	; 0x540
   7a488:	add	ip, ip, #8
   7a48c:	add	r3, r3, #4
   7a490:	str	ip, [sp, #16]
   7a494:	str	r3, [sp, #44]	; 0x2c
   7a498:	bl	5f68 <sigaction@plt>
   7a49c:	mov	r1, r5
   7a4a0:	ldr	r2, [sp, #24]
   7a4a4:	mov	r0, #20
   7a4a8:	bl	5f68 <sigaction@plt>
   7a4ac:	mov	r1, r5
   7a4b0:	ldr	r2, [sp, #16]
   7a4b4:	mov	r0, #21
   7a4b8:	bl	5f68 <sigaction@plt>
   7a4bc:	mov	r1, r5
   7a4c0:	ldr	r2, [sp, #44]	; 0x2c
   7a4c4:	mov	r0, #22
   7a4c8:	bl	5f68 <sigaction@plt>
   7a4cc:	ldr	ip, [sp, #52]	; 0x34
   7a4d0:	cmp	ip, #0
   7a4d4:	beq	7a8ec <__read_chk@plt+0x74468>
   7a4d8:	ldr	ip, [sp, #68]	; 0x44
   7a4dc:	ldr	r3, [sp, #8]
   7a4e0:	sub	r6, ip, #1
   7a4e4:	ldr	r5, [sp, #48]	; 0x30
   7a4e8:	and	r3, r3, #16
   7a4ec:	ldr	ip, [sp, #8]
   7a4f0:	str	r3, [sp, #64]	; 0x40
   7a4f4:	add	r6, r5, r6
   7a4f8:	ldr	r3, [sp, #8]
   7a4fc:	and	ip, ip, #4
   7a500:	str	ip, [sp, #72]	; 0x48
   7a504:	and	r3, r3, #8
   7a508:	str	r3, [sp, #76]	; 0x4c
   7a50c:	b	7a52c <__read_chk@plt+0x740a8>
   7a510:	ldrb	r3, [sp, #107]	; 0x6b
   7a514:	cmp	r3, #10
   7a518:	beq	7a544 <__read_chk@plt+0x740c0>
   7a51c:	cmp	r3, #13
   7a520:	beq	7a544 <__read_chk@plt+0x740c0>
   7a524:	cmp	r6, r5
   7a528:	bhi	7a6d8 <__read_chk@plt+0x74254>
   7a52c:	mov	r0, r4
   7a530:	mov	r1, sl
   7a534:	mov	r2, #1
   7a538:	bl	5a58 <read@plt>
   7a53c:	cmp	r0, #1
   7a540:	beq	7a510 <__read_chk@plt+0x7408c>
   7a544:	ldr	r3, [sp, #120]	; 0x78
   7a548:	mov	r2, #0
   7a54c:	ldr	ip, [sp, #60]	; 0x3c
   7a550:	mov	r9, r0
   7a554:	tst	r3, #8
   7a558:	strb	r2, [r5]
   7a55c:	ldr	r6, [ip]
   7a560:	beq	7a908 <__read_chk@plt+0x74484>
   7a564:	mov	r0, r8
   7a568:	mov	r1, r7
   7a56c:	mov	r2, #60	; 0x3c
   7a570:	bl	6298 <memcmp@plt>
   7a574:	cmp	r0, #0
   7a578:	beq	7a5c4 <__read_chk@plt+0x74140>
   7a57c:	ldr	ip, [sp, #88]	; 0x58
   7a580:	ldr	r8, [sp, #60]	; 0x3c
   7a584:	ldr	r5, [ip, #88]	; 0x58
   7a588:	mov	r0, r4
   7a58c:	mov	r1, #2
   7a590:	mov	r2, r7
   7a594:	bl	5ce0 <tcsetattr@plt>
   7a598:	cmn	r0, #1
   7a59c:	bne	7a5bc <__read_chk@plt+0x74138>
   7a5a0:	ldr	r3, [r8]
   7a5a4:	cmp	r3, #4
   7a5a8:	bne	7a5bc <__read_chk@plt+0x74138>
   7a5ac:	ldr	ip, [sp, #80]	; 0x50
   7a5b0:	ldr	r3, [ip, #88]	; 0x58
   7a5b4:	cmp	r3, #0
   7a5b8:	beq	7a588 <__read_chk@plt+0x74104>
   7a5bc:	ldr	ip, [sp, #92]	; 0x5c
   7a5c0:	str	r5, [ip, #88]	; 0x58
   7a5c4:	ldr	r1, [sp, #20]
   7a5c8:	mov	r2, #0
   7a5cc:	mov	r0, #14
   7a5d0:	bl	5f68 <sigaction@plt>
   7a5d4:	ldr	r1, [sp, #40]	; 0x28
   7a5d8:	mov	r2, #0
   7a5dc:	mov	r0, #1
   7a5e0:	bl	5f68 <sigaction@plt>
   7a5e4:	ldr	r1, [sp, #12]
   7a5e8:	mov	r2, #0
   7a5ec:	mov	r0, #2
   7a5f0:	bl	5f68 <sigaction@plt>
   7a5f4:	ldr	r1, [sp, #36]	; 0x24
   7a5f8:	mov	r2, #0
   7a5fc:	mov	r0, #3
   7a600:	bl	5f68 <sigaction@plt>
   7a604:	ldr	r1, [sp, #32]
   7a608:	mov	r2, #0
   7a60c:	mov	r0, #13
   7a610:	bl	5f68 <sigaction@plt>
   7a614:	ldr	r1, [sp, #28]
   7a618:	mov	r2, #0
   7a61c:	mov	r0, #15
   7a620:	bl	5f68 <sigaction@plt>
   7a624:	ldr	r1, [sp, #24]
   7a628:	mov	r2, #0
   7a62c:	mov	r0, #20
   7a630:	bl	5f68 <sigaction@plt>
   7a634:	ldr	r1, [sp, #16]
   7a638:	mov	r2, #0
   7a63c:	mov	r0, #21
   7a640:	bl	5f68 <sigaction@plt>
   7a644:	ldr	r1, [sp, #44]	; 0x2c
   7a648:	mov	r0, #22
   7a64c:	mov	r2, #0
   7a650:	bl	5f68 <sigaction@plt>
   7a654:	cmp	r4, #0
   7a658:	bne	7a91c <__read_chk@plt+0x74498>
   7a65c:	mov	r4, #0
   7a660:	mov	r5, r4
   7a664:	b	7a680 <__read_chk@plt+0x741fc>
   7a668:	mov	r0, r5
   7a66c:	mov	r1, #1
   7a670:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7a674:	cmp	r0, #65	; 0x41
   7a678:	mov	r5, r0
   7a67c:	beq	7a6a8 <__read_chk@plt+0x74224>
   7a680:	ldr	r3, [fp, r5, lsl #2]
   7a684:	cmp	r3, #0
   7a688:	beq	7a668 <__read_chk@plt+0x741e4>
   7a68c:	bl	5458 <getpid@plt>
   7a690:	mov	r1, r5
   7a694:	bl	5ba8 <kill@plt>
   7a698:	sub	r3, r5, #20
   7a69c:	cmp	r3, #2
   7a6a0:	movls	r4, #1
   7a6a4:	b	7a668 <__read_chk@plt+0x741e4>
   7a6a8:	cmp	r4, #0
   7a6ac:	beq	7a930 <__read_chk@plt+0x744ac>
   7a6b0:	mov	r3, #0
   7a6b4:	ldr	r2, [pc, #780]	; 7a9c8 <__read_chk@plt+0x74544>
   7a6b8:	mov	r0, r3
   7a6bc:	mov	ip, #0
   7a6c0:	mov	r1, #1
   7a6c4:	add	r2, pc, r2
   7a6c8:	str	ip, [r2, r3, lsl #2]
   7a6cc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7a6d0:	mov	r3, r0
   7a6d4:	b	7a36c <__read_chk@plt+0x73ee8>
   7a6d8:	ldr	ip, [sp, #64]	; 0x40
   7a6dc:	cmp	ip, #0
   7a6e0:	andne	r9, r3, #127	; 0x7f
   7a6e4:	strbne	r9, [sp, #107]	; 0x6b
   7a6e8:	moveq	r9, r3
   7a6ec:	bl	5f20 <__ctype_b_loc@plt>
   7a6f0:	sxth	r3, r9
   7a6f4:	lsl	r2, r3, #1
   7a6f8:	ldr	r1, [r0]
   7a6fc:	ldrh	r2, [r1, r2]
   7a700:	tst	r2, #1024	; 0x400
   7a704:	beq	7a754 <__read_chk@plt+0x742d0>
   7a708:	ldr	ip, [sp, #72]	; 0x48
   7a70c:	cmp	ip, #0
   7a710:	beq	7a730 <__read_chk@plt+0x742ac>
   7a714:	str	r3, [sp, #4]
   7a718:	bl	6328 <__ctype_tolower_loc@plt>
   7a71c:	ldr	r3, [sp, #4]
   7a720:	ldr	r2, [r0]
   7a724:	ldrb	r3, [r2, r3, lsl #2]
   7a728:	mov	r9, r3
   7a72c:	strb	r3, [sp, #107]	; 0x6b
   7a730:	ldr	r3, [sp, #76]	; 0x4c
   7a734:	cmp	r3, #0
   7a738:	beq	7a754 <__read_chk@plt+0x742d0>
   7a73c:	bl	5ad0 <__ctype_toupper_loc@plt>
   7a740:	sxth	r9, r9
   7a744:	ldr	r3, [r0]
   7a748:	ldrb	r3, [r3, r9, lsl #2]
   7a74c:	mov	r9, r3
   7a750:	strb	r3, [sp, #107]	; 0x6b
   7a754:	strb	r9, [r5], #1
   7a758:	b	7a52c <__read_chk@plt+0x740a8>
   7a75c:	ldr	r0, [pc, #616]	; 7a9cc <__read_chk@plt+0x74548>
   7a760:	mov	r1, #2
   7a764:	add	r0, pc, r0
   7a768:	bl	5c44 <open64@plt>
   7a76c:	cmn	r0, #1
   7a770:	mov	r4, r0
   7a774:	beq	7a380 <__read_chk@plt+0x73efc>
   7a778:	cmp	r0, #0
   7a77c:	beq	7a994 <__read_chk@plt+0x74510>
   7a780:	add	r7, sp, #168	; 0xa8
   7a784:	mov	r1, r7
   7a788:	bl	6208 <tcgetattr@plt>
   7a78c:	cmp	r0, #0
   7a790:	bne	7a928 <__read_chk@plt+0x744a4>
   7a794:	mov	lr, r7
   7a798:	ldr	ip, [sp, #8]
   7a79c:	ldm	lr!, {r0, r1, r2, r3}
   7a7a0:	add	r8, sp, #108	; 0x6c
   7a7a4:	tst	ip, #1
   7a7a8:	add	r5, sp, #228	; 0xe4
   7a7ac:	mov	ip, r8
   7a7b0:	stmia	ip!, {r0, r1, r2, r3}
   7a7b4:	ldm	lr!, {r0, r1, r2, r3}
   7a7b8:	stmia	ip!, {r0, r1, r2, r3}
   7a7bc:	ldm	lr!, {r0, r1, r2, r3}
   7a7c0:	stmia	ip!, {r0, r1, r2, r3}
   7a7c4:	ldm	lr, {r0, r1, r2}
   7a7c8:	ldreq	r3, [sp, #120]	; 0x78
   7a7cc:	biceq	r3, r3, #72	; 0x48
   7a7d0:	stm	ip, {r0, r1, r2}
   7a7d4:	mov	r1, #2
   7a7d8:	mov	r2, r8
   7a7dc:	mov	r0, r4
   7a7e0:	streq	r3, [sp, #120]	; 0x78
   7a7e4:	add	r3, sp, #368	; 0x170
   7a7e8:	str	r3, [sp, #20]
   7a7ec:	bl	5ce0 <tcsetattr@plt>
   7a7f0:	add	r0, sp, #232	; 0xe8
   7a7f4:	bl	62ec <sigemptyset@plt>
   7a7f8:	ldr	r3, [pc, #464]	; 7a9d0 <__read_chk@plt+0x7454c>
   7a7fc:	mov	r1, r5
   7a800:	ldr	r2, [sp, #20]
   7a804:	mov	r0, #14
   7a808:	add	ip, sp, #648	; 0x288
   7a80c:	add	r3, pc, r3
   7a810:	str	ip, [sp, #40]	; 0x28
   7a814:	str	r3, [sp, #228]	; 0xe4
   7a818:	mov	r3, #0
   7a81c:	str	r3, [sp, #360]	; 0x168
   7a820:	bl	5f68 <sigaction@plt>
   7a824:	mov	r1, r5
   7a828:	ldr	r2, [sp, #40]	; 0x28
   7a82c:	mov	r0, #1
   7a830:	add	r3, sp, #1488	; 0x5d0
   7a834:	str	r3, [sp, #32]
   7a838:	bl	5f68 <sigaction@plt>
   7a83c:	add	r3, sp, #508	; 0x1fc
   7a840:	mov	r1, r5
   7a844:	mov	r0, #2
   7a848:	add	ip, sp, #788	; 0x314
   7a84c:	mov	r2, r3
   7a850:	str	ip, [sp, #36]	; 0x24
   7a854:	str	r3, [sp, #12]
   7a858:	add	r3, sp, #928	; 0x3a0
   7a85c:	str	r3, [sp, #28]
   7a860:	bl	5f68 <sigaction@plt>
   7a864:	mov	r1, r5
   7a868:	ldr	r2, [sp, #32]
   7a86c:	mov	r0, #13
   7a870:	bl	5f68 <sigaction@plt>
   7a874:	mov	r1, r5
   7a878:	ldr	r2, [sp, #36]	; 0x24
   7a87c:	add	ip, sp, #1056	; 0x420
   7a880:	mov	r0, #3
   7a884:	add	r3, sp, #1200	; 0x4b0
   7a888:	add	r3, r3, #8
   7a88c:	add	ip, ip, #12
   7a890:	str	r3, [sp, #16]
   7a894:	str	ip, [sp, #24]
   7a898:	bl	5f68 <sigaction@plt>
   7a89c:	mov	r1, r5
   7a8a0:	ldr	r2, [sp, #28]
   7a8a4:	mov	r0, #15
   7a8a8:	bl	5f68 <sigaction@plt>
   7a8ac:	mov	r1, r5
   7a8b0:	ldr	r2, [sp, #24]
   7a8b4:	mov	r0, #20
   7a8b8:	add	ip, sp, #1344	; 0x540
   7a8bc:	add	ip, ip, #4
   7a8c0:	str	ip, [sp, #44]	; 0x2c
   7a8c4:	bl	5f68 <sigaction@plt>
   7a8c8:	mov	r1, r5
   7a8cc:	ldr	r2, [sp, #16]
   7a8d0:	mov	r0, #21
   7a8d4:	bl	5f68 <sigaction@plt>
   7a8d8:	mov	r1, r5
   7a8dc:	ldr	r2, [sp, #44]	; 0x2c
   7a8e0:	mov	r0, #22
   7a8e4:	bl	5f68 <sigaction@plt>
   7a8e8:	str	r4, [sp, #56]	; 0x38
   7a8ec:	ldr	r0, [sp, #84]	; 0x54
   7a8f0:	bl	6088 <strlen@plt>
   7a8f4:	ldr	r1, [sp, #84]	; 0x54
   7a8f8:	mov	r2, r0
   7a8fc:	ldr	r0, [sp, #56]	; 0x38
   7a900:	bl	610c <write@plt>
   7a904:	b	7a4d8 <__read_chk@plt+0x74054>
   7a908:	ldr	r0, [sp, #56]	; 0x38
   7a90c:	mov	r2, #1
   7a910:	ldr	r1, [sp, #96]	; 0x60
   7a914:	bl	610c <write@plt>
   7a918:	b	7a564 <__read_chk@plt+0x740e0>
   7a91c:	mov	r0, r4
   7a920:	bl	5a1c <close@plt>
   7a924:	b	7a65c <__read_chk@plt+0x741d8>
   7a928:	str	r4, [sp, #56]	; 0x38
   7a92c:	b	7a398 <__read_chk@plt+0x73f14>
   7a930:	cmp	r6, #0
   7a934:	ldr	r3, [sp, #48]	; 0x30
   7a938:	ldrne	ip, [sp, #60]	; 0x3c
   7a93c:	strne	r6, [ip]
   7a940:	cmn	r9, #1
   7a944:	moveq	r3, #0
   7a948:	ldr	ip, [sp, #100]	; 0x64
   7a94c:	mov	r0, r3
   7a950:	ldr	r2, [sp, #1628]	; 0x65c
   7a954:	ldr	r3, [ip]
   7a958:	cmp	r2, r3
   7a95c:	bne	7a9a4 <__read_chk@plt+0x74520>
   7a960:	add	sp, sp, #1632	; 0x660
   7a964:	add	sp, sp, #4
   7a968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7a96c:	ldr	ip, [sp, #60]	; 0x3c
   7a970:	mov	r2, #25
   7a974:	mov	r3, #0
   7a978:	str	r2, [ip]
   7a97c:	b	7a948 <__read_chk@plt+0x744c4>
   7a980:	bl	6214 <__errno_location@plt>
   7a984:	mov	r2, #22
   7a988:	ldr	r3, [sp, #68]	; 0x44
   7a98c:	str	r2, [r0]
   7a990:	b	7a948 <__read_chk@plt+0x744c4>
   7a994:	ldr	ip, [sp, #52]	; 0x34
   7a998:	add	r7, sp, #168	; 0xa8
   7a99c:	str	ip, [sp, #56]	; 0x38
   7a9a0:	b	7a398 <__read_chk@plt+0x73f14>
   7a9a4:	bl	5d64 <__stack_chk_fail@plt>
   7a9a8:	andeq	r6, r4, r0, lsl r6
   7a9ac:	andeq	r0, r0, r8, asr #11
   7a9b0:	andeq	r7, r4, r0, asr #27
   7a9b4:			; <UNDEFINED> instruction: 0x00047db8
   7a9b8:	andeq	r7, r4, ip, lsr #27
   7a9bc:	andeq	r7, r4, r0, lsr #27
   7a9c0:	andeq	r7, r0, r4, asr r7
   7a9c4:			; <UNDEFINED> instruction: 0xfffffebc
   7a9c8:	andeq	r7, r4, r0, lsr sl
   7a9cc:	andeq	r1, r1, r0, lsl #29
   7a9d0:			; <UNDEFINED> instruction: 0xfffffaa8
   7a9d4:	cmp	r2, #65536	; 0x10000
   7a9d8:	cmpcc	r1, #65536	; 0x10000
   7a9dc:	push	{r4, r5, r6, lr}
   7a9e0:	mov	r5, r2
   7a9e4:	mov	r4, r1
   7a9e8:	mov	r6, r0
   7a9ec:	bcc	7aa08 <__read_chk@plt+0x74584>
   7a9f0:	cmp	r1, #0
   7a9f4:	beq	7aa08 <__read_chk@plt+0x74584>
   7a9f8:	mvn	r0, #0
   7a9fc:	bl	7c740 <__read_chk@plt+0x762bc>
   7aa00:	cmp	r5, r0
   7aa04:	bhi	7aa18 <__read_chk@plt+0x74594>
   7aa08:	mov	r0, r6
   7aa0c:	mul	r1, r5, r4
   7aa10:	pop	{r4, r5, r6, lr}
   7aa14:	b	5c20 <realloc@plt>
   7aa18:	bl	6214 <__errno_location@plt>
   7aa1c:	mov	r3, #12
   7aa20:	str	r3, [r0]
   7aa24:	mov	r0, #0
   7aa28:	pop	{r4, r5, r6, pc}
   7aa2c:	ldr	r3, [pc, #444]	; 7abf0 <__read_chk@plt+0x7476c>
   7aa30:	ldr	r2, [pc, #444]	; 7abf4 <__read_chk@plt+0x74770>
   7aa34:	add	r3, pc, r3
   7aa38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7aa3c:	subs	fp, r0, #0
   7aa40:	ldr	r7, [r3, r2]
   7aa44:	sub	sp, sp, #12
   7aa48:	mov	sl, r1
   7aa4c:	ldr	r9, [r7]
   7aa50:	beq	7ab20 <__read_chk@plt+0x7469c>
   7aa54:	ldr	r3, [r1]
   7aa58:	cmp	r3, #0
   7aa5c:	beq	7ab20 <__read_chk@plt+0x7469c>
   7aa60:	ldr	r3, [r9]
   7aa64:	cmp	r3, #0
   7aa68:	beq	7abe8 <__read_chk@plt+0x74764>
   7aa6c:	mov	r4, r9
   7aa70:	mov	r3, #0
   7aa74:	mov	r0, r3
   7aa78:	mov	r1, #1
   7aa7c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7aa80:	ldr	r2, [r4, #4]!
   7aa84:	cmp	r2, #0
   7aa88:	mov	r3, r0
   7aa8c:	bne	7aa74 <__read_chk@plt+0x745f0>
   7aa90:	mov	r1, #1
   7aa94:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7aa98:	mov	r1, #4
   7aa9c:	bl	5f80 <calloc@plt>
   7aaa0:	cmp	r0, #0
   7aaa4:	str	r0, [sp, #4]
   7aaa8:	str	r0, [r7]
   7aaac:	beq	7abe0 <__read_chk@plt+0x7475c>
   7aab0:	cmp	fp, #0
   7aab4:	movle	r4, #0
   7aab8:	ble	7ab28 <__read_chk@plt+0x746a4>
   7aabc:	mov	r5, #0
   7aac0:	mov	r6, r5
   7aac4:	mov	r4, r5
   7aac8:	b	7aaf0 <__read_chk@plt+0x7466c>
   7aacc:	cmp	r8, r2
   7aad0:	beq	7ab00 <__read_chk@plt+0x7467c>
   7aad4:	mov	r0, r6
   7aad8:	mov	r1, #1
   7aadc:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7aae0:	add	r5, r5, #4
   7aae4:	cmp	r0, fp
   7aae8:	mov	r6, r0
   7aaec:	beq	7ab28 <__read_chk@plt+0x746a4>
   7aaf0:	cmp	r4, #0
   7aaf4:	add	r2, r4, #1
   7aaf8:	ldr	r8, [sl, r5]
   7aafc:	bne	7aacc <__read_chk@plt+0x74648>
   7ab00:	mov	r0, r8
   7ab04:	bl	6088 <strlen@plt>
   7ab08:	add	r4, r8, r0
   7ab0c:	b	7aad4 <__read_chk@plt+0x74650>
   7ab10:	ldr	r8, [sp, #4]
   7ab14:	mov	r5, r3
   7ab18:	mov	r3, #0
   7ab1c:	str	r3, [r8, r5]
   7ab20:	add	sp, sp, #12
   7ab24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ab28:	ldr	r5, [r9]
   7ab2c:	cmp	r5, #0
   7ab30:	beq	7ab6c <__read_chk@plt+0x746e8>
   7ab34:	mov	r6, r9
   7ab38:	b	7ab48 <__read_chk@plt+0x746c4>
   7ab3c:	ldr	r5, [r6, #4]!
   7ab40:	cmp	r5, #0
   7ab44:	beq	7ab6c <__read_chk@plt+0x746e8>
   7ab48:	add	r3, r4, #1
   7ab4c:	cmp	r5, r3
   7ab50:	bne	7ab3c <__read_chk@plt+0x746b8>
   7ab54:	mov	r0, r5
   7ab58:	bl	6088 <strlen@plt>
   7ab5c:	add	r4, r5, r0
   7ab60:	ldr	r5, [r6, #4]!
   7ab64:	cmp	r5, #0
   7ab68:	bne	7ab48 <__read_chk@plt+0x746c4>
   7ab6c:	mov	r0, r4
   7ab70:	ldr	r4, [pc, #128]	; 7abf8 <__read_chk@plt+0x74774>
   7ab74:	ldr	r3, [sl]
   7ab78:	mov	r5, #0
   7ab7c:	add	r4, pc, r4
   7ab80:	str	r5, [sl, #4]
   7ab84:	mov	r1, r3
   7ab88:	str	r3, [r4]
   7ab8c:	bl	7d06c <__read_chk@plt+0x76be8>
   7ab90:	mvn	r1, #0
   7ab94:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7ab98:	ldr	r3, [r9]
   7ab9c:	cmp	r3, r5
   7aba0:	str	r0, [r4, #4]
   7aba4:	beq	7ab10 <__read_chk@plt+0x7468c>
   7aba8:	ldr	r8, [sp, #4]
   7abac:	rsb	r6, r9, #4
   7abb0:	mov	r4, r9
   7abb4:	mov	r0, r3
   7abb8:	bl	5a10 <__strdup@plt>
   7abbc:	str	r0, [r8, r5]
   7abc0:	add	r5, r6, r4
   7abc4:	ldr	r3, [r4, #4]!
   7abc8:	ldr	r8, [r7]
   7abcc:	cmp	r3, #0
   7abd0:	bne	7abb4 <__read_chk@plt+0x74730>
   7abd4:	mov	r3, #0
   7abd8:	str	r3, [r8, r5]
   7abdc:	b	7ab20 <__read_chk@plt+0x7469c>
   7abe0:	str	r9, [r7]
   7abe4:	b	7ab20 <__read_chk@plt+0x7469c>
   7abe8:	mov	r0, #1
   7abec:	b	7aa98 <__read_chk@plt+0x74614>
   7abf0:	andeq	r5, r4, r8, asr #29
   7abf4:	andeq	r0, r0, ip, ror r6
   7abf8:	andeq	r7, r4, ip, ror r6
   7abfc:	push	{r0, r1, r2, r3}
   7ac00:	ldr	r3, [pc, #296]	; 7ad30 <__read_chk@plt+0x748ac>
   7ac04:	ldr	r2, [pc, #296]	; 7ad34 <__read_chk@plt+0x748b0>
   7ac08:	push	{r4, r5, r6, r7, r8, lr}
   7ac0c:	add	r3, pc, r3
   7ac10:	ldr	r5, [pc, #288]	; 7ad38 <__read_chk@plt+0x748b4>
   7ac14:	sub	sp, sp, #2064	; 0x810
   7ac18:	ldr	r4, [r3, r2]
   7ac1c:	add	r5, pc, r5
   7ac20:	ldr	r6, [sp, #2088]	; 0x828
   7ac24:	ldr	r1, [r5, #4]
   7ac28:	ldr	r2, [r4]
   7ac2c:	cmp	r1, #0
   7ac30:	str	r2, [sp, #2060]	; 0x80c
   7ac34:	bne	7ac58 <__read_chk@plt+0x747d4>
   7ac38:	ldr	r2, [sp, #2060]	; 0x80c
   7ac3c:	ldr	r3, [r4]
   7ac40:	cmp	r2, r3
   7ac44:	bne	7ad2c <__read_chk@plt+0x748a8>
   7ac48:	add	sp, sp, #2064	; 0x810
   7ac4c:	pop	{r4, r5, r6, r7, r8, lr}
   7ac50:	add	sp, sp, #16
   7ac54:	bx	lr
   7ac58:	ldr	r1, [pc, #220]	; 7ad3c <__read_chk@plt+0x748b8>
   7ac5c:	add	r7, sp, #12
   7ac60:	mov	r2, #1024	; 0x400
   7ac64:	mov	r0, r7
   7ac68:	ldr	r3, [r3, r1]
   7ac6c:	ldr	r1, [r3]
   7ac70:	bl	7ae18 <__read_chk@plt+0x74994>
   7ac74:	cmp	r6, #0
   7ac78:	add	r3, sp, #2080	; 0x820
   7ac7c:	add	r3, r3, #12
   7ac80:	str	r3, [sp, #8]
   7ac84:	beq	7ac38 <__read_chk@plt+0x747b4>
   7ac88:	ldr	r1, [pc, #176]	; 7ad40 <__read_chk@plt+0x748bc>
   7ac8c:	mov	r0, r7
   7ac90:	mov	r2, #1024	; 0x400
   7ac94:	add	r1, pc, r1
   7ac98:	bl	7ad44 <__read_chk@plt+0x748c0>
   7ac9c:	cmp	r0, #1024	; 0x400
   7aca0:	bcs	7ac38 <__read_chk@plt+0x747b4>
   7aca4:	ldr	r3, [sp, #8]
   7aca8:	rsb	r8, r0, #1024	; 0x400
   7acac:	str	r6, [sp]
   7acb0:	add	r0, r7, r0
   7acb4:	mov	r1, r8
   7acb8:	mov	r2, #1
   7acbc:	str	r3, [sp, #4]
   7acc0:	mvn	r3, #0
   7acc4:	bl	5788 <__vsnprintf_chk@plt>
   7acc8:	cmn	r0, #1
   7accc:	beq	7ac38 <__read_chk@plt+0x747b4>
   7acd0:	cmp	r8, r0
   7acd4:	bls	7ac38 <__read_chk@plt+0x747b4>
   7acd8:	add	r6, sp, #1040	; 0x410
   7acdc:	mov	r3, #27
   7ace0:	sub	r6, r6, #4
   7ace4:	mov	r1, r7
   7ace8:	mov	r2, #1024	; 0x400
   7acec:	mov	r0, r6
   7acf0:	bl	7b460 <__read_chk@plt+0x74fdc>
   7acf4:	mov	r1, r6
   7acf8:	ldm	r5, {r0, r2}
   7acfc:	bl	7ae18 <__read_chk@plt+0x74994>
   7ad00:	ldr	r3, [r5, #4]
   7ad04:	cmp	r0, r3
   7ad08:	bcs	7ac38 <__read_chk@plt+0x747b4>
   7ad0c:	ldr	r1, [r5]
   7ad10:	mov	r2, #0
   7ad14:	add	r0, r1, r0
   7ad18:	add	r3, r1, r3
   7ad1c:	strb	r2, [r0], #1
   7ad20:	cmp	r0, r3
   7ad24:	bne	7ad1c <__read_chk@plt+0x74898>
   7ad28:	b	7ac38 <__read_chk@plt+0x747b4>
   7ad2c:	bl	5d64 <__stack_chk_fail@plt>
   7ad30:	strdeq	r5, [r4], -r0
   7ad34:	andeq	r0, r0, r8, asr #11
   7ad38:	ldrdeq	r7, [r4], -ip
   7ad3c:	ldrdeq	r0, [r0], -r4
   7ad40:	andeq	pc, r0, r0, lsr r0	; <UNPREDICTABLE>
   7ad44:	cmp	r2, #0
   7ad48:	push	{r3, r4, r5, r6, r7, lr}
   7ad4c:	mov	r5, r2
   7ad50:	mov	r7, r1
   7ad54:	sub	r6, r2, #1
   7ad58:	beq	7adf8 <__read_chk@plt+0x74974>
   7ad5c:	ldrb	r3, [r0]
   7ad60:	cmp	r3, #0
   7ad64:	beq	7ae0c <__read_chk@plt+0x74988>
   7ad68:	add	ip, r0, #1
   7ad6c:	mov	r3, #0
   7ad70:	b	7ad80 <__read_chk@plt+0x748fc>
   7ad74:	ldrb	r2, [r4]
   7ad78:	cmp	r2, #0
   7ad7c:	beq	7ad94 <__read_chk@plt+0x74910>
   7ad80:	cmp	r6, r3
   7ad84:	mov	r4, ip
   7ad88:	add	r3, r3, #1
   7ad8c:	add	ip, ip, #1
   7ad90:	bne	7ad74 <__read_chk@plt+0x748f0>
   7ad94:	mov	r1, r0
   7ad98:	mov	r0, r4
   7ad9c:	bl	7d06c <__read_chk@plt+0x76be8>
   7ada0:	subs	r5, r5, r0
   7ada4:	mov	r6, r0
   7ada8:	beq	7adfc <__read_chk@plt+0x74978>
   7adac:	ldrb	r2, [r7]
   7adb0:	cmp	r2, #0
   7adb4:	moveq	r0, r2
   7adb8:	beq	7ade8 <__read_chk@plt+0x74964>
   7adbc:	add	r3, r7, #1
   7adc0:	cmp	r5, #1
   7adc4:	mov	r0, r3
   7adc8:	strbne	r2, [r4]
   7adcc:	subne	r5, r5, #1
   7add0:	ldrb	r2, [r3], #1
   7add4:	addne	r4, r4, #1
   7add8:	cmp	r2, #0
   7addc:	bne	7adc0 <__read_chk@plt+0x7493c>
   7ade0:	mov	r1, r7
   7ade4:	bl	7d06c <__read_chk@plt+0x76be8>
   7ade8:	mov	r3, #0
   7adec:	add	r0, r0, r6
   7adf0:	strb	r3, [r4]
   7adf4:	pop	{r3, r4, r5, r6, r7, pc}
   7adf8:	mov	r6, r2
   7adfc:	mov	r0, r7
   7ae00:	bl	6088 <strlen@plt>
   7ae04:	add	r0, r0, r6
   7ae08:	pop	{r3, r4, r5, r6, r7, pc}
   7ae0c:	mov	r4, r0
   7ae10:	mov	r6, r3
   7ae14:	b	7adac <__read_chk@plt+0x74928>
   7ae18:	cmp	r2, #0
   7ae1c:	push	{r3, lr}
   7ae20:	beq	7ae74 <__read_chk@plt+0x749f0>
   7ae24:	sub	ip, r2, #1
   7ae28:	mov	r3, r1
   7ae2c:	add	ip, r0, ip
   7ae30:	b	7ae44 <__read_chk@plt+0x749c0>
   7ae34:	ldrb	r2, [r3], #1
   7ae38:	cmp	r2, #0
   7ae3c:	strb	r2, [r0], #1
   7ae40:	beq	7ae60 <__read_chk@plt+0x749dc>
   7ae44:	cmp	r0, ip
   7ae48:	bne	7ae34 <__read_chk@plt+0x749b0>
   7ae4c:	mov	r2, #0
   7ae50:	strb	r2, [r0]
   7ae54:	ldrb	r2, [r3], #1
   7ae58:	cmp	r2, #0
   7ae5c:	bne	7ae78 <__read_chk@plt+0x749f4>
   7ae60:	mov	r0, r3
   7ae64:	bl	7d06c <__read_chk@plt+0x76be8>
   7ae68:	mvn	r1, #0
   7ae6c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7ae70:	pop	{r3, pc}
   7ae74:	mov	r3, r1
   7ae78:	ldrb	r2, [r3], #1
   7ae7c:	cmp	r2, #0
   7ae80:	bne	7ae78 <__read_chk@plt+0x749f4>
   7ae84:	b	7ae60 <__read_chk@plt+0x749dc>
   7ae88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ae8c:	mov	r6, r2
   7ae90:	ldr	r4, [pc, #360]	; 7b000 <__read_chk@plt+0x74b7c>
   7ae94:	mov	r7, r3
   7ae98:	mov	fp, r0
   7ae9c:	ldr	ip, [pc, #352]	; 7b004 <__read_chk@plt+0x74b80>
   7aea0:	add	r4, pc, r4
   7aea4:	ldr	r5, [pc, #348]	; 7b008 <__read_chk@plt+0x74b84>
   7aea8:	sub	sp, sp, #44	; 0x2c
   7aeac:	add	ip, pc, ip
   7aeb0:	ldm	r4!, {r0, r1, r2, r3}
   7aeb4:	add	lr, sp, #4
   7aeb8:	ldr	sl, [ip, r5]
   7aebc:	ldr	r5, [sp, #88]	; 0x58
   7aec0:	stmia	lr!, {r0, r1, r2, r3}
   7aec4:	ldm	r4, {r0, r1, r2, r3}
   7aec8:	ldr	r4, [sl]
   7aecc:	stm	lr, {r0, r1, r2, r3}
   7aed0:	str	r4, [sp, #36]	; 0x24
   7aed4:	bl	6214 <__errno_location@plt>
   7aed8:	ldrd	r2, [sp, #80]	; 0x50
   7aedc:	cmp	r2, r6
   7aee0:	sbcs	r3, r3, r7
   7aee4:	mov	r3, #0
   7aee8:	ldr	r9, [r0]
   7aeec:	mov	r8, r0
   7aef0:	str	r3, [r0]
   7aef4:	str	r9, [sp, #8]
   7aef8:	bge	7af48 <__read_chk@plt+0x74ac4>
   7aefc:	ldr	r9, [sp, #16]
   7af00:	mov	r3, #1
   7af04:	mov	r0, #0
   7af08:	mov	r1, #0
   7af0c:	cmp	r5, #0
   7af10:	addne	ip, sp, #40	; 0x28
   7af14:	addne	r2, ip, r3, lsl #3
   7af18:	ldrne	r2, [r2, #-36]	; 0xffffffdc
   7af1c:	strne	r2, [r5]
   7af20:	cmp	r3, #0
   7af24:	ldr	r2, [sp, #36]	; 0x24
   7af28:	str	r9, [r8]
   7af2c:	movne	r0, #0
   7af30:	ldr	r3, [sl]
   7af34:	movne	r1, #0
   7af38:	cmp	r2, r3
   7af3c:	bne	7affc <__read_chk@plt+0x74b78>
   7af40:	add	sp, sp, #44	; 0x2c
   7af44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7af48:	mov	r0, fp
   7af4c:	mov	r1, sp
   7af50:	mov	r2, #10
   7af54:	bl	5800 <strtoll@plt>
   7af58:	ldr	r3, [sp]
   7af5c:	cmp	fp, r3
   7af60:	beq	7afbc <__read_chk@plt+0x74b38>
   7af64:	ldrb	r3, [r3]
   7af68:	cmp	r3, #0
   7af6c:	bne	7afbc <__read_chk@plt+0x74b38>
   7af70:	cmp	r1, #-2147483648	; 0x80000000
   7af74:	cmpeq	r0, #0
   7af78:	beq	7afc8 <__read_chk@plt+0x74b44>
   7af7c:	cmp	r0, r6
   7af80:	sbcs	ip, r1, r7
   7af84:	blt	7afe0 <__read_chk@plt+0x74b5c>
   7af88:	mvn	r2, #0
   7af8c:	mvn	r3, #-2147483648	; 0x80000000
   7af90:	cmp	r1, r3
   7af94:	cmpeq	r0, r2
   7af98:	beq	7afec <__read_chk@plt+0x74b68>
   7af9c:	ldrd	r2, [sp, #80]	; 0x50
   7afa0:	cmp	r2, r0
   7afa4:	sbcs	r3, r3, r1
   7afa8:	movge	r3, #0
   7afac:	bge	7af0c <__read_chk@plt+0x74a88>
   7afb0:	ldr	r9, [sp, #32]
   7afb4:	mov	r3, #3
   7afb8:	b	7af0c <__read_chk@plt+0x74a88>
   7afbc:	ldr	r9, [sp, #16]
   7afc0:	mov	r3, #1
   7afc4:	b	7af0c <__read_chk@plt+0x74a88>
   7afc8:	ldr	r2, [r8]
   7afcc:	cmp	r2, #34	; 0x22
   7afd0:	beq	7afe0 <__read_chk@plt+0x74b5c>
   7afd4:	cmp	r7, #-2147483648	; 0x80000000
   7afd8:	cmpeq	r6, #0
   7afdc:	beq	7af0c <__read_chk@plt+0x74a88>
   7afe0:	ldr	r9, [sp, #24]
   7afe4:	mov	r3, #2
   7afe8:	b	7af0c <__read_chk@plt+0x74a88>
   7afec:	ldr	r3, [r8]
   7aff0:	cmp	r3, #34	; 0x22
   7aff4:	bne	7af9c <__read_chk@plt+0x74b18>
   7aff8:	b	7afb0 <__read_chk@plt+0x74b2c>
   7affc:	bl	5d64 <__stack_chk_fail@plt>
   7b000:	andeq	r6, r4, ip, ror #5
   7b004:	andeq	r5, r4, r0, asr sl
   7b008:	andeq	r0, r0, r8, asr #11
   7b00c:	cmp	r2, #0
   7b010:	push	{r4}		; (str r4, [sp, #-4]!)
   7b014:	beq	7b048 <__read_chk@plt+0x74bc4>
   7b018:	add	r4, r0, r2
   7b01c:	mov	r3, #0
   7b020:	ldrb	r2, [r0], #1
   7b024:	ldrb	ip, [r1], #1
   7b028:	cmp	r0, r4
   7b02c:	eor	r2, ip, r2
   7b030:	orr	r3, r3, r2
   7b034:	bne	7b020 <__read_chk@plt+0x74b9c>
   7b038:	adds	r0, r3, #0
   7b03c:	movne	r0, #1
   7b040:	pop	{r4}		; (ldr r4, [sp], #4)
   7b044:	bx	lr
   7b048:	mov	r0, r2
   7b04c:	b	7b040 <__read_chk@plt+0x74bbc>
   7b050:	cmp	r1, #92	; 0x5c
   7b054:	push	{r4, r5, lr}
   7b058:	mov	r4, r1
   7b05c:	sub	sp, sp, #12
   7b060:	mov	r5, r0
   7b064:	beq	7b1e8 <__read_chk@plt+0x74d64>
   7b068:	tst	r2, #1024	; 0x400
   7b06c:	bne	7b0ec <__read_chk@plt+0x74c68>
   7b070:	cmp	r1, #255	; 0xff
   7b074:	bls	7b1e0 <__read_chk@plt+0x74d5c>
   7b078:	tst	r2, #4
   7b07c:	bne	7b088 <__read_chk@plt+0x74c04>
   7b080:	cmp	r4, #32
   7b084:	beq	7b24c <__read_chk@plt+0x74dc8>
   7b088:	tst	r2, #8
   7b08c:	bne	7b098 <__read_chk@plt+0x74c14>
   7b090:	cmp	r4, #9
   7b094:	beq	7b24c <__read_chk@plt+0x74dc8>
   7b098:	tst	r2, #16
   7b09c:	bne	7b0a8 <__read_chk@plt+0x74c24>
   7b0a0:	cmp	r4, #10
   7b0a4:	beq	7b24c <__read_chk@plt+0x74dc8>
   7b0a8:	tst	r2, #32
   7b0ac:	beq	7b0ec <__read_chk@plt+0x74c68>
   7b0b0:	sub	r1, r4, #7
   7b0b4:	cmp	r4, #13
   7b0b8:	cmpne	r1, #1
   7b0bc:	bls	7b230 <__read_chk@plt+0x74dac>
   7b0c0:	str	r2, [sp, #4]
   7b0c4:	str	r3, [sp]
   7b0c8:	bl	5f20 <__ctype_b_loc@plt>
   7b0cc:	uxtb	r1, r4
   7b0d0:	ldr	r2, [sp, #4]
   7b0d4:	ldr	r3, [sp]
   7b0d8:	lsl	r1, r1, #1
   7b0dc:	ldr	r0, [r0]
   7b0e0:	ldrsh	r1, [r0, r1]
   7b0e4:	cmp	r1, #0
   7b0e8:	blt	7b230 <__read_chk@plt+0x74dac>
   7b0ec:	tst	r2, #2
   7b0f0:	bne	7b150 <__read_chk@plt+0x74ccc>
   7b0f4:	and	r3, r4, #127	; 0x7f
   7b0f8:	cmp	r3, #32
   7b0fc:	beq	7b108 <__read_chk@plt+0x74c84>
   7b100:	tst	r2, #1
   7b104:	beq	7b264 <__read_chk@plt+0x74de0>
   7b108:	uxtb	r3, r4
   7b10c:	and	r4, r4, #7
   7b110:	ubfx	r1, r3, #3, #3
   7b114:	add	r4, r4, #48	; 0x30
   7b118:	lsr	r3, r3, #6
   7b11c:	add	r1, r1, #48	; 0x30
   7b120:	add	r3, r3, #48	; 0x30
   7b124:	strb	r3, [r5, #1]
   7b128:	add	r3, r5, #4
   7b12c:	mov	r2, #92	; 0x5c
   7b130:	strb	r4, [r5, #3]
   7b134:	strb	r1, [r5, #2]
   7b138:	strb	r2, [r5]
   7b13c:	mov	r0, r3
   7b140:	mov	r2, #0
   7b144:	strb	r2, [r3]
   7b148:	add	sp, sp, #12
   7b14c:	pop	{r4, r5, pc}
   7b150:	cmp	r4, #32
   7b154:	addls	pc, pc, r4, lsl #2
   7b158:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b15c:	b	7b300 <__read_chk@plt+0x74e7c>
   7b160:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b164:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b168:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b16c:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b170:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b174:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b178:	b	7b330 <__read_chk@plt+0x74eac>
   7b17c:	b	7b348 <__read_chk@plt+0x74ec4>
   7b180:	b	7b360 <__read_chk@plt+0x74edc>
   7b184:	b	7b378 <__read_chk@plt+0x74ef4>
   7b188:	b	7b3a8 <__read_chk@plt+0x74f24>
   7b18c:	b	7b3c0 <__read_chk@plt+0x74f3c>
   7b190:	b	7b390 <__read_chk@plt+0x74f0c>
   7b194:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b198:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b19c:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1a0:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1a4:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1a8:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1ac:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1b0:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1b4:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1b8:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1bc:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1c0:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1c4:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1c8:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1cc:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1d0:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1d4:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1d8:	b	7b0f4 <__read_chk@plt+0x74c70>
   7b1dc:	b	7b3d8 <__read_chk@plt+0x74f54>
   7b1e0:	tst	r1, #128	; 0x80
   7b1e4:	bne	7b078 <__read_chk@plt+0x74bf4>
   7b1e8:	cmp	r4, #42	; 0x2a
   7b1ec:	cmpne	r4, #63	; 0x3f
   7b1f0:	beq	7b200 <__read_chk@plt+0x74d7c>
   7b1f4:	cmp	r4, #91	; 0x5b
   7b1f8:	cmpne	r4, #35	; 0x23
   7b1fc:	bne	7b208 <__read_chk@plt+0x74d84>
   7b200:	tst	r2, #256	; 0x100
   7b204:	bne	7b078 <__read_chk@plt+0x74bf4>
   7b208:	str	r2, [sp, #4]
   7b20c:	str	r3, [sp]
   7b210:	bl	5f20 <__ctype_b_loc@plt>
   7b214:	lsl	r1, r4, #1
   7b218:	ldr	r2, [sp, #4]
   7b21c:	ldr	r3, [sp]
   7b220:	ldr	r0, [r0]
   7b224:	ldrsh	r1, [r0, r1]
   7b228:	cmp	r1, #0
   7b22c:	bge	7b078 <__read_chk@plt+0x74bf4>
   7b230:	cmp	r4, #34	; 0x22
   7b234:	bne	7b3f0 <__read_chk@plt+0x74f6c>
   7b238:	tst	r2, #512	; 0x200
   7b23c:	beq	7b24c <__read_chk@plt+0x74dc8>
   7b240:	mov	r3, #92	; 0x5c
   7b244:	add	r5, r5, #1
   7b248:	strb	r3, [r5, #-1]
   7b24c:	mov	r3, #0
   7b250:	add	r0, r5, #1
   7b254:	strb	r4, [r5]
   7b258:	strb	r3, [r5, #1]
   7b25c:	add	sp, sp, #12
   7b260:	pop	{r4, r5, pc}
   7b264:	tst	r2, #256	; 0x100
   7b268:	beq	7b284 <__read_chk@plt+0x74e00>
   7b26c:	cmp	r4, #63	; 0x3f
   7b270:	cmpne	r4, #42	; 0x2a
   7b274:	beq	7b108 <__read_chk@plt+0x74c84>
   7b278:	cmp	r4, #35	; 0x23
   7b27c:	cmpne	r4, #91	; 0x5b
   7b280:	beq	7b108 <__read_chk@plt+0x74c84>
   7b284:	tst	r2, #64	; 0x40
   7b288:	moveq	r2, #92	; 0x5c
   7b28c:	strbeq	r2, [r5]
   7b290:	addeq	r5, r5, #1
   7b294:	tst	r4, #128	; 0x80
   7b298:	movne	r2, #77	; 0x4d
   7b29c:	strbne	r2, [r5]
   7b2a0:	movne	r4, r3
   7b2a4:	addne	r5, r5, #1
   7b2a8:	bl	5f20 <__ctype_b_loc@plt>
   7b2ac:	uxtb	r3, r4
   7b2b0:	lsl	r3, r3, #1
   7b2b4:	ldr	r2, [r0]
   7b2b8:	ldrh	r3, [r2, r3]
   7b2bc:	tst	r3, #2
   7b2c0:	beq	7b2ec <__read_chk@plt+0x74e68>
   7b2c4:	cmp	r4, #127	; 0x7f
   7b2c8:	mov	r3, #94	; 0x5e
   7b2cc:	addne	r4, r4, #64	; 0x40
   7b2d0:	strb	r3, [r5]
   7b2d4:	moveq	r2, #63	; 0x3f
   7b2d8:	addeq	r3, r5, #2
   7b2dc:	strbeq	r2, [r5, #1]
   7b2e0:	addne	r3, r5, #2
   7b2e4:	strbne	r4, [r5, #1]
   7b2e8:	b	7b13c <__read_chk@plt+0x74cb8>
   7b2ec:	mov	r3, r5
   7b2f0:	mov	r2, #45	; 0x2d
   7b2f4:	strb	r2, [r3], #2
   7b2f8:	strb	r4, [r5, #1]
   7b2fc:	b	7b13c <__read_chk@plt+0x74cb8>
   7b300:	sub	r3, r3, #48	; 0x30
   7b304:	mov	r2, #48	; 0x30
   7b308:	mov	r1, #92	; 0x5c
   7b30c:	strb	r2, [r5, #1]
   7b310:	uxtb	r3, r3
   7b314:	strb	r1, [r5]
   7b318:	cmp	r3, #7
   7b31c:	strbls	r2, [r5, #2]
   7b320:	addhi	r3, r5, #2
   7b324:	addls	r3, r5, #4
   7b328:	strbls	r2, [r5, #3]
   7b32c:	b	7b13c <__read_chk@plt+0x74cb8>
   7b330:	mov	r3, r5
   7b334:	mov	r1, #92	; 0x5c
   7b338:	mov	r2, #97	; 0x61
   7b33c:	strb	r1, [r3], #2
   7b340:	strb	r2, [r5, #1]
   7b344:	b	7b13c <__read_chk@plt+0x74cb8>
   7b348:	mov	r3, r5
   7b34c:	mov	r1, #92	; 0x5c
   7b350:	mov	r2, #98	; 0x62
   7b354:	strb	r1, [r3], #2
   7b358:	strb	r2, [r5, #1]
   7b35c:	b	7b13c <__read_chk@plt+0x74cb8>
   7b360:	mov	r3, r5
   7b364:	mov	r1, #92	; 0x5c
   7b368:	mov	r2, #116	; 0x74
   7b36c:	strb	r1, [r3], #2
   7b370:	strb	r2, [r5, #1]
   7b374:	b	7b13c <__read_chk@plt+0x74cb8>
   7b378:	mov	r3, r5
   7b37c:	mov	r1, #92	; 0x5c
   7b380:	mov	r2, #110	; 0x6e
   7b384:	strb	r1, [r3], #2
   7b388:	strb	r2, [r5, #1]
   7b38c:	b	7b13c <__read_chk@plt+0x74cb8>
   7b390:	mov	r3, r5
   7b394:	mov	r1, #92	; 0x5c
   7b398:	mov	r2, #114	; 0x72
   7b39c:	strb	r1, [r3], #2
   7b3a0:	strb	r2, [r5, #1]
   7b3a4:	b	7b13c <__read_chk@plt+0x74cb8>
   7b3a8:	mov	r3, r5
   7b3ac:	mov	r1, #92	; 0x5c
   7b3b0:	mov	r2, #118	; 0x76
   7b3b4:	strb	r1, [r3], #2
   7b3b8:	strb	r2, [r5, #1]
   7b3bc:	b	7b13c <__read_chk@plt+0x74cb8>
   7b3c0:	mov	r3, r5
   7b3c4:	mov	r1, #92	; 0x5c
   7b3c8:	mov	r2, #102	; 0x66
   7b3cc:	strb	r1, [r3], #2
   7b3d0:	strb	r2, [r5, #1]
   7b3d4:	b	7b13c <__read_chk@plt+0x74cb8>
   7b3d8:	mov	r3, r5
   7b3dc:	mov	r1, #92	; 0x5c
   7b3e0:	mov	r2, #115	; 0x73
   7b3e4:	strb	r1, [r3], #2
   7b3e8:	strb	r2, [r5, #1]
   7b3ec:	b	7b13c <__read_chk@plt+0x74cb8>
   7b3f0:	cmp	r4, #92	; 0x5c
   7b3f4:	bne	7b24c <__read_chk@plt+0x74dc8>
   7b3f8:	tst	r2, #64	; 0x40
   7b3fc:	beq	7b240 <__read_chk@plt+0x74dbc>
   7b400:	b	7b24c <__read_chk@plt+0x74dc8>
   7b404:	push	{r3, r4, r5, r6, r7, lr}
   7b408:	mov	r4, r1
   7b40c:	ldrb	r1, [r1]
   7b410:	mov	r7, r0
   7b414:	mov	r6, r2
   7b418:	mov	r5, r0
   7b41c:	cmp	r1, #0
   7b420:	beq	7b458 <__read_chk@plt+0x74fd4>
   7b424:	mov	r0, r5
   7b428:	ldrb	r3, [r4, #1]
   7b42c:	mov	r2, r6
   7b430:	bl	7b050 <__read_chk@plt+0x74bcc>
   7b434:	ldrb	r1, [r4, #1]!
   7b438:	cmp	r1, #0
   7b43c:	mov	r5, r0
   7b440:	bne	7b424 <__read_chk@plt+0x74fa0>
   7b444:	mov	r1, r7
   7b448:	bl	7d06c <__read_chk@plt+0x76be8>
   7b44c:	mov	r3, #0
   7b450:	strb	r3, [r5]
   7b454:	pop	{r3, r4, r5, r6, r7, pc}
   7b458:	mov	r0, r1
   7b45c:	b	7b44c <__read_chk@plt+0x74fc8>
   7b460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7b464:	sub	sp, sp, #52	; 0x34
   7b468:	ldr	ip, [pc, #620]	; 7b6dc <__read_chk@plt+0x75258>
   7b46c:	mov	r5, r3
   7b470:	str	r2, [sp, #16]
   7b474:	mov	r6, r1
   7b478:	ldr	r2, [pc, #608]	; 7b6e0 <__read_chk@plt+0x7525c>
   7b47c:	add	ip, pc, ip
   7b480:	str	r0, [sp, #12]
   7b484:	mov	r7, r6
   7b488:	mov	r3, ip
   7b48c:	and	r3, r5, #512	; 0x200
   7b490:	ldr	r2, [ip, r2]
   7b494:	mov	r4, r0
   7b498:	str	r3, [sp, #24]
   7b49c:	mov	sl, #0
   7b4a0:	ldr	r1, [sp, #16]
   7b4a4:	add	r8, sp, #36	; 0x24
   7b4a8:	str	r2, [sp, #20]
   7b4ac:	and	r2, r5, #64	; 0x40
   7b4b0:	ldr	r3, [sp, #20]
   7b4b4:	sub	r9, r1, #1
   7b4b8:	str	r2, [sp, #28]
   7b4bc:	and	r1, r5, #4
   7b4c0:	add	r9, r0, r9
   7b4c4:	str	r1, [sp, #8]
   7b4c8:	ldr	r2, [r3]
   7b4cc:	str	r2, [sp, #44]	; 0x2c
   7b4d0:	b	7b590 <__read_chk@plt+0x7510c>
   7b4d4:	tst	r5, #1024	; 0x400
   7b4d8:	bne	7b550 <__read_chk@plt+0x750cc>
   7b4dc:	tst	r1, #128	; 0x80
   7b4e0:	beq	7b61c <__read_chk@plt+0x75198>
   7b4e4:	ldr	r2, [sp, #8]
   7b4e8:	cmp	r2, #0
   7b4ec:	bne	7b4f8 <__read_chk@plt+0x75074>
   7b4f0:	cmp	r1, #32
   7b4f4:	beq	7b60c <__read_chk@plt+0x75188>
   7b4f8:	tst	r5, #8
   7b4fc:	bne	7b508 <__read_chk@plt+0x75084>
   7b500:	cmp	r1, #9
   7b504:	beq	7b60c <__read_chk@plt+0x75188>
   7b508:	tst	r5, #16
   7b50c:	bne	7b518 <__read_chk@plt+0x75094>
   7b510:	cmp	r1, #10
   7b514:	beq	7b60c <__read_chk@plt+0x75188>
   7b518:	tst	r5, #32
   7b51c:	beq	7b550 <__read_chk@plt+0x750cc>
   7b520:	sub	r3, r1, #7
   7b524:	cmp	r1, #13
   7b528:	cmpne	r3, #1
   7b52c:	bls	7b5e0 <__read_chk@plt+0x7515c>
   7b530:	str	r1, [sp, #4]
   7b534:	bl	5f20 <__ctype_b_loc@plt>
   7b538:	ldr	r1, [sp, #4]
   7b53c:	lsl	r3, r1, #1
   7b540:	ldr	r2, [r0]
   7b544:	ldrsh	r3, [r2, r3]
   7b548:	cmp	r3, #0
   7b54c:	blt	7b5e0 <__read_chk@plt+0x7515c>
   7b550:	mov	r2, r5
   7b554:	ldrb	r3, [r6, #1]
   7b558:	mov	r0, r8
   7b55c:	bl	7b050 <__read_chk@plt+0x74bcc>
   7b560:	mov	r1, r8
   7b564:	bl	7d06c <__read_chk@plt+0x76be8>
   7b568:	add	lr, r4, r0
   7b56c:	mov	sl, r0
   7b570:	cmp	r9, lr
   7b574:	bcc	7b650 <__read_chk@plt+0x751cc>
   7b578:	mov	r0, r4
   7b57c:	mov	r1, r8
   7b580:	mov	r2, sl
   7b584:	mov	r4, lr
   7b588:	bl	6010 <memcpy@plt>
   7b58c:	add	r6, r6, #1
   7b590:	mov	fp, r7
   7b594:	add	r7, r7, #1
   7b598:	ldrb	r1, [fp]
   7b59c:	cmp	r1, #0
   7b5a0:	beq	7b64c <__read_chk@plt+0x751c8>
   7b5a4:	cmp	r4, r9
   7b5a8:	bcs	7b64c <__read_chk@plt+0x751c8>
   7b5ac:	cmp	r1, #92	; 0x5c
   7b5b0:	bne	7b4d4 <__read_chk@plt+0x75050>
   7b5b4:	cmp	r1, #91	; 0x5b
   7b5b8:	cmpne	r1, #35	; 0x23
   7b5bc:	beq	7b628 <__read_chk@plt+0x751a4>
   7b5c0:	str	r1, [sp, #4]
   7b5c4:	bl	5f20 <__ctype_b_loc@plt>
   7b5c8:	ldr	r1, [sp, #4]
   7b5cc:	lsl	r3, r1, #1
   7b5d0:	ldr	r2, [r0]
   7b5d4:	ldrsh	r3, [r2, r3]
   7b5d8:	cmp	r3, #0
   7b5dc:	bge	7b4e4 <__read_chk@plt+0x75060>
   7b5e0:	cmp	r1, #34	; 0x22
   7b5e4:	bne	7b634 <__read_chk@plt+0x751b0>
   7b5e8:	ldr	r3, [sp, #24]
   7b5ec:	cmp	r3, #0
   7b5f0:	beq	7b60c <__read_chk@plt+0x75188>
   7b5f4:	add	r3, r4, #1
   7b5f8:	cmp	r9, r3
   7b5fc:	bls	7b6d0 <__read_chk@plt+0x7524c>
   7b600:	mov	r2, #92	; 0x5c
   7b604:	strb	r2, [r4]
   7b608:	mov	r4, r3
   7b60c:	strb	r1, [r4]
   7b610:	mov	sl, #1
   7b614:	add	r4, r4, sl
   7b618:	b	7b58c <__read_chk@plt+0x75108>
   7b61c:	cmp	r1, #42	; 0x2a
   7b620:	cmpne	r1, #63	; 0x3f
   7b624:	bne	7b5b4 <__read_chk@plt+0x75130>
   7b628:	tst	r5, #256	; 0x100
   7b62c:	bne	7b4e4 <__read_chk@plt+0x75060>
   7b630:	b	7b5c0 <__read_chk@plt+0x7513c>
   7b634:	cmp	r1, #92	; 0x5c
   7b638:	bne	7b60c <__read_chk@plt+0x75188>
   7b63c:	ldr	r2, [sp, #28]
   7b640:	cmp	r2, #0
   7b644:	bne	7b60c <__read_chk@plt+0x75188>
   7b648:	b	7b5f4 <__read_chk@plt+0x75170>
   7b64c:	add	lr, r4, sl
   7b650:	ldr	r3, [sp, #16]
   7b654:	cmp	r3, #0
   7b658:	movne	r3, #0
   7b65c:	strbne	r3, [r4]
   7b660:	cmp	r9, lr
   7b664:	bcs	7b6a8 <__read_chk@plt+0x75224>
   7b668:	ldrb	r1, [fp]
   7b66c:	cmp	r1, #0
   7b670:	beq	7b6a8 <__read_chk@plt+0x75224>
   7b674:	add	r7, sp, #36	; 0x24
   7b678:	mov	r6, fp
   7b67c:	mov	r8, r6
   7b680:	mov	r2, r5
   7b684:	ldrb	r3, [r6, #1]!
   7b688:	mov	r0, r7
   7b68c:	bl	7b050 <__read_chk@plt+0x74bcc>
   7b690:	mov	r1, r7
   7b694:	bl	7d06c <__read_chk@plt+0x76be8>
   7b698:	ldrb	r1, [r8, #1]
   7b69c:	cmp	r1, #0
   7b6a0:	add	r4, r4, r0
   7b6a4:	bne	7b67c <__read_chk@plt+0x751f8>
   7b6a8:	ldr	r1, [sp, #12]
   7b6ac:	mov	r0, r4
   7b6b0:	bl	7d06c <__read_chk@plt+0x76be8>
   7b6b4:	ldr	r1, [sp, #20]
   7b6b8:	ldr	r2, [sp, #44]	; 0x2c
   7b6bc:	ldr	r3, [r1]
   7b6c0:	cmp	r2, r3
   7b6c4:	bne	7b6d8 <__read_chk@plt+0x75254>
   7b6c8:	add	sp, sp, #52	; 0x34
   7b6cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7b6d0:	add	lr, r4, #2
   7b6d4:	b	7b650 <__read_chk@plt+0x751cc>
   7b6d8:	bl	5d64 <__stack_chk_fail@plt>
   7b6dc:	andeq	r5, r4, r0, lsl #9
   7b6e0:	andeq	r0, r0, r8, asr #11
   7b6e4:	push	{r4, r5, r6, r7, r8, lr}
   7b6e8:	mov	r5, r0
   7b6ec:	mov	r0, r1
   7b6f0:	mov	r4, r1
   7b6f4:	mov	r7, r2
   7b6f8:	bl	6088 <strlen@plt>
   7b6fc:	mov	r1, #4
   7b700:	add	r2, r0, #1
   7b704:	mov	r0, #0
   7b708:	bl	7a9d4 <__read_chk@plt+0x74550>
   7b70c:	subs	r6, r0, #0
   7b710:	beq	7b76c <__read_chk@plt+0x752e8>
   7b714:	mov	r2, r7
   7b718:	mov	r1, r4
   7b71c:	bl	7b404 <__read_chk@plt+0x74f80>
   7b720:	mov	r4, r0
   7b724:	bl	6214 <__errno_location@plt>
   7b728:	mov	r1, #1
   7b72c:	mov	r7, r0
   7b730:	mov	r0, r4
   7b734:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7b738:	ldr	r8, [r7]
   7b73c:	mov	r1, r0
   7b740:	mov	r0, r6
   7b744:	bl	5c20 <realloc@plt>
   7b748:	cmp	r0, #0
   7b74c:	str	r0, [r5]
   7b750:	beq	7b75c <__read_chk@plt+0x752d8>
   7b754:	mov	r0, r4
   7b758:	pop	{r4, r5, r6, r7, r8, pc}
   7b75c:	str	r6, [r5]
   7b760:	mov	r0, r4
   7b764:	str	r8, [r7]
   7b768:	pop	{r4, r5, r6, r7, r8, pc}
   7b76c:	mvn	r0, #0
   7b770:	pop	{r4, r5, r6, r7, r8, pc}
   7b774:	cmp	r2, #1
   7b778:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   7b77c:	mov	r8, r2
   7b780:	mov	r9, r0
   7b784:	mov	r7, r1
   7b788:	mov	r5, r3
   7b78c:	bls	7b7ec <__read_chk@plt+0x75368>
   7b790:	add	r4, r1, #1
   7b794:	add	r6, r1, r2
   7b798:	mov	ip, r4
   7b79c:	mov	r2, r5
   7b7a0:	add	r4, r4, #1
   7b7a4:	ldrb	r1, [ip, #-1]
   7b7a8:	ldrb	r3, [ip]
   7b7ac:	bl	7b050 <__read_chk@plt+0x74bcc>
   7b7b0:	cmp	r4, r6
   7b7b4:	bne	7b798 <__read_chk@plt+0x75314>
   7b7b8:	sub	r8, r8, #1
   7b7bc:	add	r7, r7, r8
   7b7c0:	mov	r3, #0
   7b7c4:	ldrb	r1, [r7]
   7b7c8:	mov	r2, r5
   7b7cc:	bl	7b050 <__read_chk@plt+0x74bcc>
   7b7d0:	mov	r3, r0
   7b7d4:	mov	r2, #0
   7b7d8:	mov	r1, r9
   7b7dc:	mov	r0, r3
   7b7e0:	strb	r2, [r3]
   7b7e4:	bl	7d06c <__read_chk@plt+0x76be8>
   7b7e8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7b7ec:	cmp	r2, #0
   7b7f0:	moveq	r3, r0
   7b7f4:	beq	7b7d4 <__read_chk@plt+0x75350>
   7b7f8:	b	7b7c0 <__read_chk@plt+0x7533c>
   7b7fc:	push	{r3, lr}
   7b800:	ldr	r3, [pc, #12]	; 7b814 <__read_chk@plt+0x75390>
   7b804:	add	r3, pc, r3
   7b808:	ldr	r3, [r3]
   7b80c:	blx	r3
   7b810:	pop	{r3, pc}
   7b814:	andeq	r5, r4, r8, lsr #19
   7b818:	push	{r4, lr}
   7b81c:	ldr	r4, [pc, #76]	; 7b870 <__read_chk@plt+0x753ec>
   7b820:	add	r4, pc, r4
   7b824:	ldr	r0, [r4]
   7b828:	cmn	r0, #1
   7b82c:	popne	{r4, pc}
   7b830:	bl	5a34 <is_selinux_enabled@plt>
   7b834:	ldr	r1, [pc, #56]	; 7b874 <__read_chk@plt+0x753f0>
   7b838:	add	r1, pc, r1
   7b83c:	subs	r3, r0, #1
   7b840:	rsbs	r0, r3, #0
   7b844:	adcs	r0, r0, r3
   7b848:	str	r0, [r4]
   7b84c:	cmp	r0, #0
   7b850:	ldreq	r1, [pc, #32]	; 7b878 <__read_chk@plt+0x753f4>
   7b854:	addeq	r1, pc, r1
   7b858:	ldr	r0, [pc, #28]	; 7b87c <__read_chk@plt+0x753f8>
   7b85c:	add	r0, pc, r0
   7b860:	bl	401e0 <__read_chk@plt+0x39d5c>
   7b864:	ldr	r3, [pc, #20]	; 7b880 <__read_chk@plt+0x753fc>
   7b868:	ldr	r0, [pc, r3]
   7b86c:	pop	{r4, pc}
   7b870:	muleq	r4, r0, r9
   7b874:	strdeq	r0, [r3], -ip
   7b878:	andeq	r0, r3, r8, ror #31
   7b87c:	andeq	r0, r3, ip, ror #31
   7b880:	andeq	r5, r4, r8, asr #18
   7b884:	ldr	ip, [pc, #408]	; 7ba24 <__read_chk@plt+0x755a0>
   7b888:	mov	r3, #0
   7b88c:	push	{r4, r5, r6, lr}
   7b890:	add	ip, pc, ip
   7b894:	ldr	lr, [pc, #396]	; 7ba28 <__read_chk@plt+0x755a4>
   7b898:	sub	sp, sp, #16
   7b89c:	mov	r5, r1
   7b8a0:	ldr	r4, [ip, lr]
   7b8a4:	str	r3, [sp]
   7b8a8:	str	r3, [sp, #4]
   7b8ac:	ldr	ip, [r4]
   7b8b0:	str	r3, [sp, #8]
   7b8b4:	str	ip, [sp, #12]
   7b8b8:	bl	7b818 <__read_chk@plt+0x75394>
   7b8bc:	cmp	r0, #0
   7b8c0:	bne	7b8dc <__read_chk@plt+0x75458>
   7b8c4:	ldr	r2, [sp, #12]
   7b8c8:	ldr	r3, [r4]
   7b8cc:	cmp	r2, r3
   7b8d0:	bne	7ba20 <__read_chk@plt+0x7559c>
   7b8d4:	add	sp, sp, #16
   7b8d8:	pop	{r4, r5, r6, pc}
   7b8dc:	ldr	r6, [pc, #328]	; 7ba2c <__read_chk@plt+0x755a8>
   7b8e0:	mov	r2, r5
   7b8e4:	ldr	r0, [pc, #324]	; 7ba30 <__read_chk@plt+0x755ac>
   7b8e8:	add	r6, pc, r6
   7b8ec:	add	r0, pc, r0
   7b8f0:	mov	r1, r6
   7b8f4:	bl	402b0 <__read_chk@plt+0x39e2c>
   7b8f8:	add	r0, sp, #4
   7b8fc:	bl	6334 <getexeccon@plt>
   7b900:	cmp	r0, #0
   7b904:	bne	7b9a0 <__read_chk@plt+0x7551c>
   7b908:	mov	r0, r5
   7b90c:	add	r1, sp, #8
   7b910:	bl	60dc <getfilecon@plt>
   7b914:	cmn	r0, #1
   7b918:	beq	7b9fc <__read_chk@plt+0x75578>
   7b91c:	ldr	r0, [sp, #4]
   7b920:	mov	r2, #10
   7b924:	ldr	r1, [sp, #8]
   7b928:	mov	r3, sp
   7b92c:	bl	5818 <security_compute_relabel@plt>
   7b930:	cmp	r0, #0
   7b934:	beq	7b9c4 <__read_chk@plt+0x75540>
   7b938:	bl	6214 <__errno_location@plt>
   7b93c:	ldr	r0, [r0]
   7b940:	bl	5740 <strerror@plt>
   7b944:	mov	r1, r6
   7b948:	mov	r2, r0
   7b94c:	ldr	r0, [pc, #224]	; 7ba34 <__read_chk@plt+0x755b0>
   7b950:	add	r0, pc, r0
   7b954:	bl	4005c <__read_chk@plt+0x39bd8>
   7b958:	ldr	r0, [sp]
   7b95c:	cmp	r0, #0
   7b960:	beq	7b968 <__read_chk@plt+0x754e4>
   7b964:	bl	6094 <freecon@plt>
   7b968:	ldr	r0, [sp, #8]
   7b96c:	cmp	r0, #0
   7b970:	beq	7b978 <__read_chk@plt+0x754f4>
   7b974:	bl	6094 <freecon@plt>
   7b978:	ldr	r0, [sp, #4]
   7b97c:	cmp	r0, #0
   7b980:	beq	7b988 <__read_chk@plt+0x75504>
   7b984:	bl	6094 <freecon@plt>
   7b988:	ldr	r0, [pc, #168]	; 7ba38 <__read_chk@plt+0x755b4>
   7b98c:	ldr	r1, [pc, #168]	; 7ba3c <__read_chk@plt+0x755b8>
   7b990:	add	r0, pc, r0
   7b994:	add	r1, pc, r1
   7b998:	bl	402b0 <__read_chk@plt+0x39e2c>
   7b99c:	b	7b8c4 <__read_chk@plt+0x75440>
   7b9a0:	bl	6214 <__errno_location@plt>
   7b9a4:	ldr	r0, [r0]
   7b9a8:	bl	5740 <strerror@plt>
   7b9ac:	mov	r1, r6
   7b9b0:	mov	r2, r0
   7b9b4:	ldr	r0, [pc, #132]	; 7ba40 <__read_chk@plt+0x755bc>
   7b9b8:	add	r0, pc, r0
   7b9bc:	bl	4005c <__read_chk@plt+0x39bd8>
   7b9c0:	b	7b958 <__read_chk@plt+0x754d4>
   7b9c4:	mov	r0, r5
   7b9c8:	ldr	r1, [sp]
   7b9cc:	bl	5884 <setfilecon@plt>
   7b9d0:	cmp	r0, #0
   7b9d4:	beq	7b958 <__read_chk@plt+0x754d4>
   7b9d8:	bl	6214 <__errno_location@plt>
   7b9dc:	ldr	r0, [r0]
   7b9e0:	bl	5740 <strerror@plt>
   7b9e4:	mov	r1, r6
   7b9e8:	mov	r2, r0
   7b9ec:	ldr	r0, [pc, #80]	; 7ba44 <__read_chk@plt+0x755c0>
   7b9f0:	add	r0, pc, r0
   7b9f4:	bl	4005c <__read_chk@plt+0x39bd8>
   7b9f8:	b	7b958 <__read_chk@plt+0x754d4>
   7b9fc:	bl	6214 <__errno_location@plt>
   7ba00:	ldr	r0, [r0]
   7ba04:	bl	5740 <strerror@plt>
   7ba08:	mov	r1, r6
   7ba0c:	mov	r2, r0
   7ba10:	ldr	r0, [pc, #48]	; 7ba48 <__read_chk@plt+0x755c4>
   7ba14:	add	r0, pc, r0
   7ba18:	bl	4005c <__read_chk@plt+0x39bd8>
   7ba1c:	b	7b958 <__read_chk@plt+0x754d4>
   7ba20:	bl	5d64 <__stack_chk_fail@plt>
   7ba24:	andeq	r5, r4, ip, rrx
   7ba28:	andeq	r0, r0, r8, asr #11
   7ba2c:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   7ba30:	andeq	r0, r3, r0, ror pc
   7ba34:	andeq	r0, r3, r4, asr pc
   7ba38:	andeq	fp, r0, r0, ror r8
   7ba3c:	andeq	r0, r3, r4, asr #28
   7ba40:	andeq	r0, r3, r4, asr #29
   7ba44:	ldrdeq	r0, [r3], -r8
   7ba48:	andeq	r0, r3, ip, ror lr
   7ba4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7ba50:	sub	sp, sp, #20
   7ba54:	ldr	r4, [pc, #508]	; 7bc58 <__read_chk@plt+0x757d4>
   7ba58:	mov	r6, r0
   7ba5c:	ldr	r3, [pc, #504]	; 7bc5c <__read_chk@plt+0x757d8>
   7ba60:	add	r4, pc, r4
   7ba64:	ldr	r5, [r4, r3]
   7ba68:	ldr	r3, [r5]
   7ba6c:	str	r3, [sp, #12]
   7ba70:	bl	7b818 <__read_chk@plt+0x75394>
   7ba74:	cmp	r0, #0
   7ba78:	bne	7ba94 <__read_chk@plt+0x75610>
   7ba7c:	ldr	r2, [sp, #12]
   7ba80:	ldr	r3, [r5]
   7ba84:	cmp	r2, r3
   7ba88:	bne	7bc54 <__read_chk@plt+0x757d0>
   7ba8c:	add	sp, sp, #20
   7ba90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7ba94:	add	r0, sp, #8
   7ba98:	bl	5668 <getcon@plt>
   7ba9c:	cmp	r0, #0
   7baa0:	blt	7bc28 <__read_chk@plt+0x757a4>
   7baa4:	ldr	r7, [sp, #8]
   7baa8:	mov	r1, #58	; 0x3a
   7baac:	mov	r0, r7
   7bab0:	bl	5cc8 <index@plt>
   7bab4:	cmp	r0, #0
   7bab8:	beq	7bbcc <__read_chk@plt+0x75748>
   7babc:	add	r0, r0, #1
   7bac0:	mov	r1, #58	; 0x3a
   7bac4:	bl	5cc8 <index@plt>
   7bac8:	subs	r9, r0, #0
   7bacc:	beq	7bbcc <__read_chk@plt+0x75748>
   7bad0:	ldr	r1, [pc, #392]	; 7bc60 <__read_chk@plt+0x757dc>
   7bad4:	mov	r2, #14
   7bad8:	add	r1, pc, r1
   7badc:	bl	5680 <strncmp@plt>
   7bae0:	cmp	r0, #0
   7bae4:	beq	7bbec <__read_chk@plt+0x75768>
   7bae8:	ldr	r3, [pc, #372]	; 7bc64 <__read_chk@plt+0x757e0>
   7baec:	ldr	sl, [r4, r3]
   7baf0:	mov	r0, r7
   7baf4:	bl	6088 <strlen@plt>
   7baf8:	mov	r8, r0
   7bafc:	mov	r0, r6
   7bb00:	bl	6088 <strlen@plt>
   7bb04:	add	r0, r8, r0
   7bb08:	add	r8, r0, #1
   7bb0c:	mov	r0, r8
   7bb10:	bl	49320 <__read_chk@plt+0x42e9c>
   7bb14:	ldr	fp, [sp, #8]
   7bb18:	mov	r1, fp
   7bb1c:	mov	r4, r0
   7bb20:	mov	r0, r9
   7bb24:	bl	7d06c <__read_chk@plt+0x76be8>
   7bb28:	mov	r1, #1
   7bb2c:	bl	7cfd8 <__read_chk@plt+0x76b54>
   7bb30:	mov	r1, fp
   7bb34:	mov	r7, r0
   7bb38:	mov	r0, r4
   7bb3c:	mov	r2, r7
   7bb40:	add	fp, r4, r7
   7bb44:	bl	6010 <memcpy@plt>
   7bb48:	mov	r1, r7
   7bb4c:	mov	r0, r8
   7bb50:	bl	7d06c <__read_chk@plt+0x76be8>
   7bb54:	mov	r1, r6
   7bb58:	mov	r2, r0
   7bb5c:	mov	r0, fp
   7bb60:	bl	7ae18 <__read_chk@plt+0x74994>
   7bb64:	mov	r1, #58	; 0x3a
   7bb68:	add	r0, r9, #1
   7bb6c:	bl	5cc8 <index@plt>
   7bb70:	subs	r1, r0, #0
   7bb74:	beq	7bb84 <__read_chk@plt+0x75700>
   7bb78:	mov	r2, r8
   7bb7c:	mov	r0, r4
   7bb80:	bl	7ad44 <__read_chk@plt+0x748c0>
   7bb84:	ldr	r6, [pc, #220]	; 7bc68 <__read_chk@plt+0x757e4>
   7bb88:	mov	r3, r4
   7bb8c:	ldr	r0, [pc, #216]	; 7bc6c <__read_chk@plt+0x757e8>
   7bb90:	add	r6, pc, r6
   7bb94:	ldr	r2, [sp, #8]
   7bb98:	add	r6, r6, #24
   7bb9c:	add	r0, pc, r0
   7bba0:	mov	r1, r6
   7bba4:	bl	402b0 <__read_chk@plt+0x39e2c>
   7bba8:	mov	r0, r4
   7bbac:	bl	5c08 <setcon@plt>
   7bbb0:	cmp	r0, #0
   7bbb4:	blt	7bbf8 <__read_chk@plt+0x75774>
   7bbb8:	ldr	r0, [sp, #8]
   7bbbc:	bl	55a8 <free@plt>
   7bbc0:	mov	r0, r4
   7bbc4:	bl	55a8 <free@plt>
   7bbc8:	b	7ba7c <__read_chk@plt+0x755f8>
   7bbcc:	ldr	r1, [pc, #156]	; 7bc70 <__read_chk@plt+0x757ec>
   7bbd0:	mov	r2, r7
   7bbd4:	ldr	r0, [pc, #152]	; 7bc74 <__read_chk@plt+0x757f0>
   7bbd8:	add	r1, pc, r1
   7bbdc:	add	r0, pc, r0
   7bbe0:	add	r1, r1, #24
   7bbe4:	bl	40110 <__read_chk@plt+0x39c8c>
   7bbe8:	b	7ba7c <__read_chk@plt+0x755f8>
   7bbec:	ldr	r3, [pc, #132]	; 7bc78 <__read_chk@plt+0x757f4>
   7bbf0:	ldr	sl, [r4, r3]
   7bbf4:	b	7baf0 <__read_chk@plt+0x7566c>
   7bbf8:	bl	6214 <__errno_location@plt>
   7bbfc:	ldr	r7, [sp, #8]
   7bc00:	ldr	r0, [r0]
   7bc04:	bl	5740 <strerror@plt>
   7bc08:	mov	r3, r7
   7bc0c:	mov	r1, r6
   7bc10:	mov	r2, r4
   7bc14:	str	r0, [sp]
   7bc18:	ldr	r0, [pc, #92]	; 7bc7c <__read_chk@plt+0x757f8>
   7bc1c:	add	r0, pc, r0
   7bc20:	blx	sl
   7bc24:	b	7bbb8 <__read_chk@plt+0x75734>
   7bc28:	bl	6214 <__errno_location@plt>
   7bc2c:	ldr	r0, [r0]
   7bc30:	bl	5740 <strerror@plt>
   7bc34:	ldr	r1, [pc, #68]	; 7bc80 <__read_chk@plt+0x757fc>
   7bc38:	add	r1, pc, r1
   7bc3c:	add	r1, r1, #24
   7bc40:	mov	r2, r0
   7bc44:	ldr	r0, [pc, #56]	; 7bc84 <__read_chk@plt+0x75800>
   7bc48:	add	r0, pc, r0
   7bc4c:	bl	40110 <__read_chk@plt+0x39c8c>
   7bc50:	b	7ba7c <__read_chk@plt+0x755f8>
   7bc54:	bl	5d64 <__stack_chk_fail@plt>
   7bc58:	muleq	r4, ip, lr
   7bc5c:	andeq	r0, r0, r8, asr #11
   7bc60:	andeq	r0, r3, ip, lsr lr
   7bc64:	andeq	r0, r0, r0, ror r6
   7bc68:	andeq	r0, r3, r8, asr #24
   7bc6c:	andeq	r0, r3, r8, lsl #27
   7bc70:	andeq	r0, r3, r0, lsl #24
   7bc74:	andeq	r0, r3, ip, lsl sp
   7bc78:	muleq	r0, r4, r6
   7bc7c:	andeq	r0, r3, r0, lsr sp
   7bc80:	andeq	r0, r3, r0, lsr #23
   7bc84:	muleq	r3, r4, ip
   7bc88:	ldr	r3, [pc, #108]	; 7bcfc <__read_chk@plt+0x75878>
   7bc8c:	ldr	r2, [pc, #108]	; 7bd00 <__read_chk@plt+0x7587c>
   7bc90:	add	r3, pc, r3
   7bc94:	push	{r4, r5, lr}
   7bc98:	sub	sp, sp, #12
   7bc9c:	ldr	r4, [r3, r2]
   7bca0:	mov	r5, r0
   7bca4:	ldr	r3, [r4]
   7bca8:	str	r3, [sp, #4]
   7bcac:	bl	7b818 <__read_chk@plt+0x75394>
   7bcb0:	cmp	r0, #0
   7bcb4:	beq	7bcd4 <__read_chk@plt+0x75850>
   7bcb8:	subs	r0, r5, #0
   7bcbc:	beq	7bcf0 <__read_chk@plt+0x7586c>
   7bcc0:	mov	r1, #448	; 0x1c0
   7bcc4:	mov	r2, sp
   7bcc8:	bl	550c <matchpathcon@plt>
   7bccc:	cmp	r0, #0
   7bcd0:	beq	7bcec <__read_chk@plt+0x75868>
   7bcd4:	ldr	r2, [sp, #4]
   7bcd8:	ldr	r3, [r4]
   7bcdc:	cmp	r2, r3
   7bce0:	bne	7bcf8 <__read_chk@plt+0x75874>
   7bce4:	add	sp, sp, #12
   7bce8:	pop	{r4, r5, pc}
   7bcec:	ldr	r0, [sp]
   7bcf0:	bl	5854 <setfscreatecon@plt>
   7bcf4:	b	7bcd4 <__read_chk@plt+0x75850>
   7bcf8:	bl	5d64 <__stack_chk_fail@plt>
   7bcfc:	andeq	r4, r4, ip, ror #24
   7bd00:	andeq	r0, r0, r8, asr #11
   7bd04:	push	{r4, r5, r6, r7, r8, lr}
   7bd08:	ldr	r1, [pc, #324]	; 7be54 <__read_chk@plt+0x759d0>
   7bd0c:	ldr	r4, [pc, #324]	; 7be58 <__read_chk@plt+0x759d4>
   7bd10:	ldr	r0, [pc, #324]	; 7be5c <__read_chk@plt+0x759d8>
   7bd14:	add	r1, pc, r1
   7bd18:	add	r4, pc, r4
   7bd1c:	add	r1, r1, #52	; 0x34
   7bd20:	add	r0, pc, r0
   7bd24:	bl	402b0 <__read_chk@plt+0x39e2c>
   7bd28:	ldr	r3, [r4]
   7bd2c:	cmp	r3, #0
   7bd30:	beq	7bdcc <__read_chk@plt+0x75948>
   7bd34:	ldr	r5, [pc, #292]	; 7be60 <__read_chk@plt+0x759dc>
   7bd38:	add	r4, r4, #4
   7bd3c:	ldr	r6, [pc, #288]	; 7be64 <__read_chk@plt+0x759e0>
   7bd40:	add	r5, pc, r5
   7bd44:	add	r6, pc, r6
   7bd48:	b	7bd58 <__read_chk@plt+0x758d4>
   7bd4c:	ldr	r3, [r4, #-4]
   7bd50:	cmp	r3, #0
   7bd54:	beq	7bdcc <__read_chk@plt+0x75948>
   7bd58:	mov	r0, r3
   7bd5c:	mov	r1, r6
   7bd60:	ldr	r8, [r4]
   7bd64:	add	r4, r4, #8
   7bd68:	str	r3, [r5]
   7bd6c:	bl	628c <fopen64@plt>
   7bd70:	subs	r7, r0, #0
   7bd74:	beq	7bd4c <__read_chk@plt+0x758c8>
   7bd78:	ldr	r6, [pc, #232]	; 7be68 <__read_chk@plt+0x759e4>
   7bd7c:	ldr	r1, [pc, #232]	; 7be6c <__read_chk@plt+0x759e8>
   7bd80:	add	r6, pc, r6
   7bd84:	add	r1, pc, r1
   7bd88:	add	r2, r6, #4
   7bd8c:	bl	5410 <fscanf@plt>
   7bd90:	cmp	r0, #1
   7bd94:	mov	r4, r0
   7bd98:	beq	7bde0 <__read_chk@plt+0x7595c>
   7bd9c:	bl	6214 <__errno_location@plt>
   7bda0:	ldr	r4, [r5]
   7bda4:	ldr	r0, [r0]
   7bda8:	bl	5740 <strerror@plt>
   7bdac:	mov	r1, r4
   7bdb0:	mov	r2, r0
   7bdb4:	ldr	r0, [pc, #180]	; 7be70 <__read_chk@plt+0x759ec>
   7bdb8:	add	r0, pc, r0
   7bdbc:	bl	40178 <__read_chk@plt+0x39cf4>
   7bdc0:	mov	r0, r7
   7bdc4:	pop	{r4, r5, r6, r7, r8, lr}
   7bdc8:	b	6100 <fclose@plt>
   7bdcc:	ldr	r3, [pc, #160]	; 7be74 <__read_chk@plt+0x759f0>
   7bdd0:	mov	r2, #0
   7bdd4:	add	r3, pc, r3
   7bdd8:	str	r2, [r3]
   7bddc:	pop	{r4, r5, r6, r7, r8, pc}
   7bde0:	mov	r0, r7
   7bde4:	bl	5cbc <rewind@plt>
   7bde8:	ldr	r2, [pc, #136]	; 7be78 <__read_chk@plt+0x759f4>
   7bdec:	mov	r0, r7
   7bdf0:	mov	r1, r4
   7bdf4:	add	r2, pc, r2
   7bdf8:	mov	r3, r8
   7bdfc:	bl	58a8 <__fprintf_chk@plt>
   7be00:	cmp	r0, #0
   7be04:	ble	7be2c <__read_chk@plt+0x759a8>
   7be08:	ldr	r0, [pc, #108]	; 7be7c <__read_chk@plt+0x759f8>
   7be0c:	mov	r3, r8
   7be10:	ldr	r1, [r5]
   7be14:	ldr	r2, [r6, #4]
   7be18:	add	r0, pc, r0
   7be1c:	bl	401e0 <__read_chk@plt+0x39d5c>
   7be20:	mov	r0, r7
   7be24:	pop	{r4, r5, r6, r7, r8, lr}
   7be28:	b	6100 <fclose@plt>
   7be2c:	bl	6214 <__errno_location@plt>
   7be30:	ldr	r4, [r5]
   7be34:	ldr	r0, [r0]
   7be38:	bl	5740 <strerror@plt>
   7be3c:	mov	r1, r4
   7be40:	mov	r2, r0
   7be44:	ldr	r0, [pc, #52]	; 7be80 <__read_chk@plt+0x759fc>
   7be48:	add	r0, pc, r0
   7be4c:	bl	40178 <__read_chk@plt+0x39cf4>
   7be50:	b	7bdc0 <__read_chk@plt+0x7593c>
   7be54:	andeq	r0, r3, r4, asr #21
   7be58:	andeq	r5, r4, r0, lsr #9
   7be5c:	andeq	r2, r0, ip, ror sp
   7be60:	andeq	r6, r4, r0, asr #9
   7be64:	andeq	r0, r3, r0, lsr ip
   7be68:	andeq	r5, r4, r0, lsr r4
   7be6c:	andeq	pc, r0, r4, asr #30
   7be70:	andeq	r0, r3, r0, asr #23
   7be74:	andeq	r6, r4, ip, lsr #8
   7be78:	andeq	pc, r0, r0, asr #8
   7be7c:	muleq	r3, r0, fp
   7be80:	andeq	r0, r3, r8, asr #22
   7be84:	push	{r4, r5, r6, lr}
   7be88:	ldr	r1, [pc, #184]	; 7bf48 <__read_chk@plt+0x75ac4>
   7be8c:	ldr	r4, [pc, #184]	; 7bf4c <__read_chk@plt+0x75ac8>
   7be90:	ldr	r0, [pc, #184]	; 7bf50 <__read_chk@plt+0x75acc>
   7be94:	add	r1, pc, r1
   7be98:	add	r4, pc, r4
   7be9c:	add	r1, r1, #72	; 0x48
   7bea0:	add	r0, pc, r0
   7bea4:	bl	402b0 <__read_chk@plt+0x39e2c>
   7bea8:	ldr	r3, [r4, #4]
   7beac:	cmp	r3, #-2147483648	; 0x80000000
   7beb0:	popeq	{r4, r5, r6, pc}
   7beb4:	ldr	r5, [pc, #152]	; 7bf54 <__read_chk@plt+0x75ad0>
   7beb8:	add	r5, pc, r5
   7bebc:	ldr	r0, [r5]
   7bec0:	cmp	r0, #0
   7bec4:	popeq	{r4, r5, r6, pc}
   7bec8:	ldr	r1, [pc, #136]	; 7bf58 <__read_chk@plt+0x75ad4>
   7becc:	add	r1, pc, r1
   7bed0:	bl	628c <fopen64@plt>
   7bed4:	subs	r6, r0, #0
   7bed8:	popeq	{r4, r5, r6, pc}
   7bedc:	ldr	r2, [pc, #120]	; 7bf5c <__read_chk@plt+0x75ad8>
   7bee0:	mov	r1, #1
   7bee4:	ldr	r3, [r4, #4]
   7bee8:	add	r2, pc, r2
   7beec:	bl	58a8 <__fprintf_chk@plt>
   7bef0:	cmp	r0, #0
   7bef4:	ble	7bf18 <__read_chk@plt+0x75a94>
   7bef8:	ldr	r0, [pc, #96]	; 7bf60 <__read_chk@plt+0x75adc>
   7befc:	ldr	r1, [r5]
   7bf00:	ldr	r2, [r4, #4]
   7bf04:	add	r0, pc, r0
   7bf08:	bl	401e0 <__read_chk@plt+0x39d5c>
   7bf0c:	mov	r0, r6
   7bf10:	pop	{r4, r5, r6, lr}
   7bf14:	b	6100 <fclose@plt>
   7bf18:	bl	6214 <__errno_location@plt>
   7bf1c:	ldr	r4, [r5]
   7bf20:	ldr	r0, [r0]
   7bf24:	bl	5740 <strerror@plt>
   7bf28:	mov	r1, r4
   7bf2c:	mov	r2, r0
   7bf30:	ldr	r0, [pc, #44]	; 7bf64 <__read_chk@plt+0x75ae0>
   7bf34:	add	r0, pc, r0
   7bf38:	bl	40178 <__read_chk@plt+0x39cf4>
   7bf3c:	mov	r0, r6
   7bf40:	pop	{r4, r5, r6, lr}
   7bf44:	b	6100 <fclose@plt>
   7bf48:	andeq	r0, r3, r4, asr #18
   7bf4c:	andeq	r5, r4, r8, lsl r3
   7bf50:	strdeq	r2, [r0], -ip
   7bf54:	andeq	r6, r4, r8, asr #6
   7bf58:	andeq	pc, r0, ip, lsl #5
   7bf5c:	andeq	pc, r0, ip, asr #6
   7bf60:			; <UNDEFINED> instruction: 0x00030abc
   7bf64:	andeq	r0, r3, ip, asr sl
   7bf68:	ldr	r3, [pc, #712]	; 7c238 <__read_chk@plt+0x75db4>
   7bf6c:	ldr	r2, [pc, #712]	; 7c23c <__read_chk@plt+0x75db8>
   7bf70:	add	r3, pc, r3
   7bf74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7bf78:	sub	sp, sp, #2240	; 0x8c0
   7bf7c:	ldr	r9, [r3, r2]
   7bf80:	sub	sp, sp, #12
   7bf84:	mov	r8, r0
   7bf88:	add	r4, sp, #60	; 0x3c
   7bf8c:	add	r5, sp, #24
   7bf90:	ldr	r3, [r9]
   7bf94:	sub	r7, r5, #8
   7bf98:	str	r3, [sp, #2244]	; 0x8c4
   7bf9c:	bl	42418 <__read_chk@plt+0x3bf94>
   7bfa0:	mov	ip, #128	; 0x80
   7bfa4:	mov	r1, #0
   7bfa8:	mov	r2, ip
   7bfac:	str	ip, [sp, #16]
   7bfb0:	mov	r6, r0
   7bfb4:	mov	r0, r4
   7bfb8:	bl	5944 <memset@plt>
   7bfbc:	mov	r0, r8
   7bfc0:	bl	42400 <__read_chk@plt+0x3bf7c>
   7bfc4:	mov	r1, r4
   7bfc8:	mov	r2, r7
   7bfcc:	bl	57b8 <getpeername@plt>
   7bfd0:	cmp	r0, #0
   7bfd4:	blt	7c1c4 <__read_chk@plt+0x75d40>
   7bfd8:	mov	r0, r4
   7bfdc:	mov	r1, r7
   7bfe0:	bl	328c8 <__read_chk@plt+0x2c444>
   7bfe4:	add	r0, sp, #2240	; 0x8c0
   7bfe8:	add	r0, r0, #8
   7bfec:	movw	r3, #63348	; 0xf774
   7bff0:	movt	r3, #65535	; 0xffff
   7bff4:	add	r8, sp, #188	; 0xbc
   7bff8:	mov	r1, r6
   7bffc:	ldrh	r3, [r0, r3]
   7c000:	ldr	r0, [pc, #568]	; 7c240 <__read_chk@plt+0x75dbc>
   7c004:	uxth	r3, r3
   7c008:	add	r0, pc, r0
   7c00c:	cmp	r3, #10
   7c010:	moveq	r3, #28
   7c014:	streq	r3, [sp, #16]
   7c018:	bl	402b0 <__read_chk@plt+0x39e2c>
   7c01c:	mov	r3, #0
   7c020:	mov	r0, r4
   7c024:	str	r3, [sp]
   7c028:	str	r3, [sp, #4]
   7c02c:	mov	ip, #8
   7c030:	ldr	r1, [sp, #16]
   7c034:	mov	r2, r8
   7c038:	movw	r3, #1025	; 0x401
   7c03c:	str	ip, [sp, #8]
   7c040:	bl	5e6c <getnameinfo@plt>
   7c044:	subs	r4, r0, #0
   7c048:	bne	7c1a0 <__read_chk@plt+0x75d1c>
   7c04c:	add	fp, sp, #44	; 0x2c
   7c050:	add	sl, sp, #28
   7c054:	add	ip, fp, #4
   7c058:	str	r4, [sp, #32]
   7c05c:	str	r4, [sp, #40]	; 0x28
   7c060:	mov	r0, r8
   7c064:	str	r4, [sp, #44]	; 0x2c
   7c068:	mov	r1, r4
   7c06c:	str	r4, [ip], #4
   7c070:	mov	r2, sl
   7c074:	str	r4, [ip], #4
   7c078:	sub	r3, r5, #4
   7c07c:	str	r4, [ip]
   7c080:	mov	lr, #4
   7c084:	mov	r7, #2
   7c088:	str	lr, [sp, #28]
   7c08c:	str	r7, [sp, #36]	; 0x24
   7c090:	bl	55cc <getaddrinfo@plt>
   7c094:	cmp	r0, #0
   7c098:	beq	7c184 <__read_chk@plt+0x75d00>
   7c09c:	mov	r0, r8
   7c0a0:	add	fp, fp, #4
   7c0a4:	bl	4e1cc <__read_chk@plt+0x47d48>
   7c0a8:	add	r0, sp, #2240	; 0x8c0
   7c0ac:	add	r0, r0, #8
   7c0b0:	movw	r3, #63348	; 0xf774
   7c0b4:	movt	r3, #65535	; 0xffff
   7c0b8:	str	r4, [sp, #28]
   7c0bc:	str	r4, [sp, #40]	; 0x28
   7c0c0:	mov	r1, r4
   7c0c4:	ldrh	r3, [r0, r3]
   7c0c8:	mov	r2, sl
   7c0cc:	str	r4, [sp, #44]	; 0x2c
   7c0d0:	mov	r0, r8
   7c0d4:	str	r4, [fp], #4
   7c0d8:	mov	r7, #1
   7c0dc:	uxth	ip, r3
   7c0e0:	str	r4, [fp], #4
   7c0e4:	mov	r3, r5
   7c0e8:	str	r4, [fp]
   7c0ec:	str	ip, [sp, #32]
   7c0f0:	str	r7, [sp, #36]	; 0x24
   7c0f4:	bl	55cc <getaddrinfo@plt>
   7c0f8:	cmp	r0, #0
   7c0fc:	bne	7c1ec <__read_chk@plt+0x75d68>
   7c100:	ldr	r3, [sp, #24]
   7c104:	cmp	r3, #0
   7c108:	str	r3, [sp, #20]
   7c10c:	beq	7c22c <__read_chk@plt+0x75da8>
   7c110:	add	r5, sp, #1216	; 0x4c0
   7c114:	mov	r4, r0
   7c118:	ldr	r0, [r3, #20]
   7c11c:	mov	r2, r5
   7c120:	ldr	r1, [r3, #16]
   7c124:	movw	r3, #1025	; 0x401
   7c128:	str	r4, [sp]
   7c12c:	stmib	sp, {r4, r7}
   7c130:	bl	5e6c <getnameinfo@plt>
   7c134:	cmp	r0, #0
   7c138:	bne	7c150 <__read_chk@plt+0x75ccc>
   7c13c:	mov	r0, r6
   7c140:	mov	r1, r5
   7c144:	bl	61d8 <strcmp@plt>
   7c148:	cmp	r0, #0
   7c14c:	beq	7c164 <__read_chk@plt+0x75ce0>
   7c150:	ldr	r3, [sp, #20]
   7c154:	ldr	r3, [r3, #28]
   7c158:	cmp	r3, #0
   7c15c:	str	r3, [sp, #20]
   7c160:	bne	7c118 <__read_chk@plt+0x75c94>
   7c164:	ldr	r0, [sp, #24]
   7c168:	bl	5584 <freeaddrinfo@plt>
   7c16c:	ldr	r3, [sp, #20]
   7c170:	cmp	r3, #0
   7c174:	beq	7c20c <__read_chk@plt+0x75d88>
   7c178:	mov	r0, r8
   7c17c:	bl	5a10 <__strdup@plt>
   7c180:	b	7c1a8 <__read_chk@plt+0x75d24>
   7c184:	ldr	r0, [pc, #184]	; 7c244 <__read_chk@plt+0x75dc0>
   7c188:	mov	r1, r8
   7c18c:	mov	r2, r6
   7c190:	add	r0, pc, r0
   7c194:	bl	40110 <__read_chk@plt+0x39c8c>
   7c198:	ldr	r0, [sp, #20]
   7c19c:	bl	5584 <freeaddrinfo@plt>
   7c1a0:	mov	r0, r6
   7c1a4:	bl	5a10 <__strdup@plt>
   7c1a8:	ldr	r2, [sp, #2244]	; 0x8c4
   7c1ac:	ldr	r3, [r9]
   7c1b0:	cmp	r2, r3
   7c1b4:	bne	7c234 <__read_chk@plt+0x75db0>
   7c1b8:	add	sp, sp, #2240	; 0x8c0
   7c1bc:	add	sp, sp, #12
   7c1c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7c1c4:	bl	6214 <__errno_location@plt>
   7c1c8:	ldr	r0, [r0]
   7c1cc:	bl	5740 <strerror@plt>
   7c1d0:	mov	r1, r0
   7c1d4:	ldr	r0, [pc, #108]	; 7c248 <__read_chk@plt+0x75dc4>
   7c1d8:	add	r0, pc, r0
   7c1dc:	bl	401e0 <__read_chk@plt+0x39d5c>
   7c1e0:	mov	r0, r6
   7c1e4:	bl	5a10 <__strdup@plt>
   7c1e8:	b	7c1a8 <__read_chk@plt+0x75d24>
   7c1ec:	ldr	r0, [pc, #88]	; 7c24c <__read_chk@plt+0x75dc8>
   7c1f0:	mov	r1, r8
   7c1f4:	mov	r2, r6
   7c1f8:	add	r0, pc, r0
   7c1fc:	bl	40110 <__read_chk@plt+0x39c8c>
   7c200:	mov	r0, r6
   7c204:	bl	5a10 <__strdup@plt>
   7c208:	b	7c1a8 <__read_chk@plt+0x75d24>
   7c20c:	ldr	r0, [pc, #60]	; 7c250 <__read_chk@plt+0x75dcc>
   7c210:	mov	r2, r8
   7c214:	mov	r1, r6
   7c218:	add	r0, pc, r0
   7c21c:	bl	40110 <__read_chk@plt+0x39c8c>
   7c220:	mov	r0, r6
   7c224:	bl	5a10 <__strdup@plt>
   7c228:	b	7c1a8 <__read_chk@plt+0x75d24>
   7c22c:	mov	r0, r3
   7c230:	b	7c168 <__read_chk@plt+0x75ce4>
   7c234:	bl	5d64 <__stack_chk_fail@plt>
   7c238:	andeq	r4, r4, ip, lsl #19
   7c23c:	andeq	r0, r0, r8, asr #11
   7c240:	andeq	r0, r3, r8, asr #19
   7c244:	andeq	r0, r3, r8, ror #16
   7c248:	andeq	ip, r0, r0
   7c24c:	andeq	r0, r3, r4, lsr r8
   7c250:	andeq	r0, r3, r0, ror r8
   7c254:	cmp	r1, #0
   7c258:	push	{r4, lr}
   7c25c:	beq	7c27c <__read_chk@plt+0x75df8>
   7c260:	ldr	r4, [pc, #44]	; 7c294 <__read_chk@plt+0x75e10>
   7c264:	add	r4, pc, r4
   7c268:	ldr	r3, [r4, #4]
   7c26c:	cmp	r3, #0
   7c270:	beq	7c284 <__read_chk@plt+0x75e00>
   7c274:	mov	r0, r3
   7c278:	pop	{r4, pc}
   7c27c:	pop	{r4, lr}
   7c280:	b	42418 <__read_chk@plt+0x3bf94>
   7c284:	bl	7bf68 <__read_chk@plt+0x75ae4>
   7c288:	mov	r3, r0
   7c28c:	str	r3, [r4, #4]
   7c290:	pop	{r4, pc}
   7c294:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   7c298:	ldr	r0, [pc, #204]	; 7c36c <__read_chk@plt+0x75ee8>
   7c29c:	push	{r3, r4, r5, r6, r7, lr}
   7c2a0:	add	r0, pc, r0
   7c2a4:	bl	6388 <getenv@plt>
   7c2a8:	cmp	r0, #0
   7c2ac:	beq	7c358 <__read_chk@plt+0x75ed4>
   7c2b0:	ldrb	r3, [r0]
   7c2b4:	cmp	r3, #48	; 0x30
   7c2b8:	bne	7c320 <__read_chk@plt+0x75e9c>
   7c2bc:	ldrb	r3, [r0, #1]
   7c2c0:	mov	r6, #14
   7c2c4:	ldr	r5, [pc, #164]	; 7c370 <__read_chk@plt+0x75eec>
   7c2c8:	mov	r7, r6
   7c2cc:	cmp	r3, #0
   7c2d0:	add	r5, pc, r5
   7c2d4:	bne	7c320 <__read_chk@plt+0x75e9c>
   7c2d8:	bl	6214 <__errno_location@plt>
   7c2dc:	mov	r3, #0
   7c2e0:	mov	r1, r6
   7c2e4:	mov	r4, r0
   7c2e8:	mov	r0, r5
   7c2ec:	str	r3, [r4]
   7c2f0:	bl	55e4 <RAND_load_file@plt>
   7c2f4:	cmp	r0, r7
   7c2f8:	popeq	{r3, r4, r5, r6, r7, pc}
   7c2fc:	ldr	r0, [r4]
   7c300:	cmp	r0, #0
   7c304:	beq	7c348 <__read_chk@plt+0x75ec4>
   7c308:	bl	5740 <strerror@plt>
   7c30c:	mov	r1, r5
   7c310:	mov	r2, r0
   7c314:	ldr	r0, [pc, #88]	; 7c374 <__read_chk@plt+0x75ef0>
   7c318:	add	r0, pc, r0
   7c31c:	bl	3dae8 <__read_chk@plt+0x37664>
   7c320:	mov	r1, #0
   7c324:	mov	r2, #10
   7c328:	bl	559c <strtol@plt>
   7c32c:	ldr	r5, [pc, #68]	; 7c378 <__read_chk@plt+0x75ef4>
   7c330:	add	r5, pc, r5
   7c334:	cmp	r0, #14
   7c338:	movcs	r7, r0
   7c33c:	movcc	r7, #14
   7c340:	mov	r6, r7
   7c344:	b	7c2d8 <__read_chk@plt+0x75e54>
   7c348:	ldr	r0, [pc, #44]	; 7c37c <__read_chk@plt+0x75ef8>
   7c34c:	mov	r1, r5
   7c350:	add	r0, pc, r0
   7c354:	bl	3dae8 <__read_chk@plt+0x37664>
   7c358:	ldr	r5, [pc, #32]	; 7c380 <__read_chk@plt+0x75efc>
   7c35c:	mov	r6, #14
   7c360:	mov	r7, r6
   7c364:	add	r5, pc, r5
   7c368:	b	7c2d8 <__read_chk@plt+0x75e54>
   7c36c:	muleq	r3, ip, r8
   7c370:	andeq	r0, r3, ip, asr r8
   7c374:	andeq	r0, r3, r8, lsr r8
   7c378:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   7c37c:	andeq	r0, r3, r8, lsl r8
   7c380:	andeq	r0, r3, r8, asr #15
   7c384:	ldr	ip, [pc, #484]	; 7c570 <__read_chk@plt+0x760ec>
   7c388:	ldr	r3, [pc, #484]	; 7c574 <__read_chk@plt+0x760f0>
   7c38c:	add	ip, pc, ip
   7c390:	push	{r4, r5, r6, r7, r8, lr}
   7c394:	mov	r5, r0
   7c398:	ldr	r7, [ip, r3]
   7c39c:	sub	sp, sp, #48	; 0x30
   7c3a0:	ldr	r0, [pc, #464]	; 7c578 <__read_chk@plt+0x760f4>
   7c3a4:	mov	r8, r1
   7c3a8:	mov	r1, #2
   7c3ac:	ldr	r3, [r7]
   7c3b0:	add	r0, pc, r0
   7c3b4:	str	r3, [sp, #44]	; 0x2c
   7c3b8:	bl	5c44 <open64@plt>
   7c3bc:	cmn	r0, #1
   7c3c0:	mov	r4, r0
   7c3c4:	beq	7c518 <__read_chk@plt+0x76094>
   7c3c8:	cmp	r8, #2
   7c3cc:	mov	ip, #0
   7c3d0:	str	ip, [sp, #12]
   7c3d4:	str	ip, [sp, #16]
   7c3d8:	str	ip, [sp, #20]
   7c3dc:	str	ip, [sp, #24]
   7c3e0:	str	ip, [sp, #28]
   7c3e4:	str	ip, [sp, #32]
   7c3e8:	str	ip, [sp, #36]	; 0x24
   7c3ec:	str	ip, [sp, #40]	; 0x28
   7c3f0:	beq	7c48c <__read_chk@plt+0x76008>
   7c3f4:	ldr	r2, [pc, #384]	; 7c57c <__read_chk@plt+0x760f8>
   7c3f8:	cmn	r5, #-2147483647	; 0x80000001
   7c3fc:	movw	r3, #4097	; 0x1001
   7c400:	strh	r3, [sp, #28]
   7c404:	add	r2, pc, r2
   7c408:	beq	7c4a4 <__read_chk@plt+0x76020>
   7c40c:	cmn	r5, #-2147483646	; 0x80000002
   7c410:	beq	7c4e0 <__read_chk@plt+0x7605c>
   7c414:	add	r6, sp, #12
   7c418:	mov	r1, #16
   7c41c:	mov	r3, r1
   7c420:	str	r2, [sp]
   7c424:	str	r5, [sp, #4]
   7c428:	mov	r2, #1
   7c42c:	mov	r0, r6
   7c430:	bl	60b8 <__snprintf_chk@plt>
   7c434:	mov	r0, r4
   7c438:	mov	r2, r6
   7c43c:	movw	r1, #21706	; 0x54ca
   7c440:	movt	r1, #16388	; 0x4004
   7c444:	bl	5bb4 <ioctl@plt>
   7c448:	cmn	r0, #1
   7c44c:	beq	7c540 <__read_chk@plt+0x760bc>
   7c450:	ldr	r0, [pc, #296]	; 7c580 <__read_chk@plt+0x760fc>
   7c454:	mov	r2, r6
   7c458:	ldr	r1, [pc, #292]	; 7c584 <__read_chk@plt+0x76100>
   7c45c:	mov	r3, r8
   7c460:	str	r4, [sp]
   7c464:	add	r0, pc, r0
   7c468:	add	r1, pc, r1
   7c46c:	bl	401e0 <__read_chk@plt+0x39d5c>
   7c470:	ldr	r2, [sp, #44]	; 0x2c
   7c474:	mov	r0, r4
   7c478:	ldr	r3, [r7]
   7c47c:	cmp	r2, r3
   7c480:	bne	7c56c <__read_chk@plt+0x760e8>
   7c484:	add	sp, sp, #48	; 0x30
   7c488:	pop	{r4, r5, r6, r7, r8, pc}
   7c48c:	ldr	r2, [pc, #244]	; 7c588 <__read_chk@plt+0x76104>
   7c490:	cmn	r5, #-2147483647	; 0x80000001
   7c494:	movw	r3, #4098	; 0x1002
   7c498:	strh	r3, [sp, #28]
   7c49c:	add	r2, pc, r2
   7c4a0:	bne	7c40c <__read_chk@plt+0x75f88>
   7c4a4:	movw	r1, #21706	; 0x54ca
   7c4a8:	mov	r0, r4
   7c4ac:	movt	r1, #16388	; 0x4004
   7c4b0:	add	r2, sp, #12
   7c4b4:	bl	5bb4 <ioctl@plt>
   7c4b8:	cmn	r0, #1
   7c4bc:	beq	7c540 <__read_chk@plt+0x760bc>
   7c4c0:	ldr	r0, [pc, #196]	; 7c58c <__read_chk@plt+0x76108>
   7c4c4:	mov	r2, r8
   7c4c8:	ldr	r1, [pc, #192]	; 7c590 <__read_chk@plt+0x7610c>
   7c4cc:	mov	r3, r4
   7c4d0:	add	r0, pc, r0
   7c4d4:	add	r1, pc, r1
   7c4d8:	bl	401e0 <__read_chk@plt+0x39d5c>
   7c4dc:	b	7c470 <__read_chk@plt+0x75fec>
   7c4e0:	bl	6214 <__errno_location@plt>
   7c4e4:	ldr	r0, [r0]
   7c4e8:	bl	5740 <strerror@plt>
   7c4ec:	ldr	r1, [pc, #160]	; 7c594 <__read_chk@plt+0x76110>
   7c4f0:	mov	r2, r5
   7c4f4:	add	r1, pc, r1
   7c4f8:	mov	r3, r0
   7c4fc:	ldr	r0, [pc, #148]	; 7c598 <__read_chk@plt+0x76114>
   7c500:	add	r0, pc, r0
   7c504:	bl	401e0 <__read_chk@plt+0x39d5c>
   7c508:	mov	r0, r4
   7c50c:	mvn	r4, #0
   7c510:	bl	5a1c <close@plt>
   7c514:	b	7c470 <__read_chk@plt+0x75fec>
   7c518:	bl	6214 <__errno_location@plt>
   7c51c:	ldr	r0, [r0]
   7c520:	bl	5740 <strerror@plt>
   7c524:	ldr	r1, [pc, #112]	; 7c59c <__read_chk@plt+0x76118>
   7c528:	add	r1, pc, r1
   7c52c:	mov	r2, r0
   7c530:	ldr	r0, [pc, #104]	; 7c5a0 <__read_chk@plt+0x7611c>
   7c534:	add	r0, pc, r0
   7c538:	bl	401e0 <__read_chk@plt+0x39d5c>
   7c53c:	b	7c470 <__read_chk@plt+0x75fec>
   7c540:	bl	6214 <__errno_location@plt>
   7c544:	ldr	r0, [r0]
   7c548:	bl	5740 <strerror@plt>
   7c54c:	ldr	r1, [pc, #80]	; 7c5a4 <__read_chk@plt+0x76120>
   7c550:	mov	r2, r8
   7c554:	add	r1, pc, r1
   7c558:	mov	r3, r0
   7c55c:	ldr	r0, [pc, #68]	; 7c5a8 <__read_chk@plt+0x76124>
   7c560:	add	r0, pc, r0
   7c564:	bl	401e0 <__read_chk@plt+0x39d5c>
   7c568:	b	7c508 <__read_chk@plt+0x76084>
   7c56c:	bl	5d64 <__stack_chk_fail@plt>
   7c570:	andeq	r4, r4, r0, ror r5
   7c574:	andeq	r0, r0, r8, asr #11
   7c578:	andeq	r0, r3, r0, lsl r8
   7c57c:			; <UNDEFINED> instruction: 0x000307b4
   7c580:	andeq	r0, r3, r8, lsl #16
   7c584:	andeq	r0, r3, r0, lsl r7
   7c588:	andeq	r0, r3, r4, lsl r7
   7c58c:	andeq	r0, r3, r0, lsl #15
   7c590:	andeq	r0, r3, r4, lsr #13
   7c594:	andeq	r0, r3, r4, lsl #13
   7c598:	andeq	r0, r3, r0, lsl #14
   7c59c:	andeq	r0, r3, r0, asr r6
   7c5a0:	muleq	r3, ip, r6
   7c5a4:	andeq	r0, r3, r4, lsr #12
   7c5a8:	andeq	r0, r3, r0, asr #13
   7c5ac:	ldr	r3, [pc, #200]	; 7c67c <__read_chk@plt+0x761f8>
   7c5b0:	ldr	ip, [pc, #200]	; 7c680 <__read_chk@plt+0x761fc>
   7c5b4:	add	r3, pc, r3
   7c5b8:	push	{r4, r5, r6, r7, lr}
   7c5bc:	sub	r6, r2, #1
   7c5c0:	movw	r4, #16379	; 0x3ffb
   7c5c4:	cmp	r6, r4
   7c5c8:	ldr	r4, [r3, ip]
   7c5cc:	sub	sp, sp, #16384	; 0x4000
   7c5d0:	sub	sp, sp, #12
   7c5d4:	mov	r6, r0
   7c5d8:	add	r0, sp, #16384	; 0x4000
   7c5dc:	mov	r5, r2
   7c5e0:	ldr	r3, [r4]
   7c5e4:	str	r3, [r0, #4]
   7c5e8:	bhi	7c650 <__read_chk@plt+0x761cc>
   7c5ec:	movw	r3, #16380	; 0x3ffc
   7c5f0:	add	r0, sp, #8
   7c5f4:	sub	r7, r0, #4
   7c5f8:	bl	60c4 <__memmove_chk@plt>
   7c5fc:	add	lr, sp, #16384	; 0x4000
   7c600:	movw	r3, #49148	; 0xbffc
   7c604:	add	lr, lr, #8
   7c608:	movt	r3, #65535	; 0xffff
   7c60c:	mov	ip, #33554432	; 0x2000000
   7c610:	mov	r1, r7
   7c614:	str	ip, [lr, r3]
   7c618:	add	r0, r6, #64	; 0x40
   7c61c:	add	r2, r5, #4
   7c620:	bl	2ec40 <__read_chk@plt+0x287bc>
   7c624:	subs	r3, r0, #0
   7c628:	moveq	r0, r3
   7c62c:	bne	7c65c <__read_chk@plt+0x761d8>
   7c630:	add	r3, sp, #16384	; 0x4000
   7c634:	ldr	r2, [r3, #4]
   7c638:	ldr	r3, [r4]
   7c63c:	cmp	r2, r3
   7c640:	bne	7c658 <__read_chk@plt+0x761d4>
   7c644:	add	sp, sp, #16384	; 0x4000
   7c648:	add	sp, sp, #12
   7c64c:	pop	{r4, r5, r6, r7, pc}
   7c650:	mvn	r0, #0
   7c654:	b	7c630 <__read_chk@plt+0x761ac>
   7c658:	bl	5d64 <__stack_chk_fail@plt>
   7c65c:	bl	25854 <__read_chk@plt+0x1f3d0>
   7c660:	ldr	r1, [pc, #28]	; 7c684 <__read_chk@plt+0x76200>
   7c664:	add	r1, pc, r1
   7c668:	add	r1, r1, #16
   7c66c:	mov	r2, r0
   7c670:	ldr	r0, [pc, #16]	; 7c688 <__read_chk@plt+0x76204>
   7c674:	add	r0, pc, r0
   7c678:	bl	3dae8 <__read_chk@plt+0x37664>
   7c67c:	andeq	r4, r4, r8, asr #6
   7c680:	andeq	r0, r0, r8, asr #11
   7c684:	andeq	r0, r3, r4, lsl r5
   7c688:	andeq	r8, r0, r0, lsr #28
   7c68c:	ldr	r3, [pc, #156]	; 7c730 <__read_chk@plt+0x762ac>
   7c690:	add	r0, r0, #104	; 0x68
   7c694:	ldr	ip, [pc, #152]	; 7c734 <__read_chk@plt+0x762b0>
   7c698:	add	r3, pc, r3
   7c69c:	push	{r4, r5, r6, lr}
   7c6a0:	sub	sp, sp, #8
   7c6a4:	ldr	r5, [r3, ip]
   7c6a8:	mov	r4, r2
   7c6ac:	mov	r2, sp
   7c6b0:	mov	r6, r1
   7c6b4:	ldr	r3, [r5]
   7c6b8:	str	r3, [sp, #4]
   7c6bc:	bl	2e564 <__read_chk@plt+0x280e0>
   7c6c0:	cmp	r0, #0
   7c6c4:	bne	7c710 <__read_chk@plt+0x7628c>
   7c6c8:	cmp	r4, #0
   7c6cc:	ldrne	r2, [sp]
   7c6d0:	ldreq	r3, [r4]
   7c6d4:	movne	r3, r2
   7c6d8:	strne	r2, [r4]
   7c6dc:	cmp	r3, #3
   7c6e0:	ldr	r2, [sp, #4]
   7c6e4:	subhi	r3, r3, #4
   7c6e8:	strhi	r3, [r4]
   7c6ec:	ldrhi	r0, [r6]
   7c6f0:	movls	r0, #0
   7c6f4:	ldr	r3, [r5]
   7c6f8:	addhi	r0, r0, #4
   7c6fc:	cmp	r2, r3
   7c700:	bne	7c70c <__read_chk@plt+0x76288>
   7c704:	add	sp, sp, #8
   7c708:	pop	{r4, r5, r6, pc}
   7c70c:	bl	5d64 <__stack_chk_fail@plt>
   7c710:	bl	25854 <__read_chk@plt+0x1f3d0>
   7c714:	ldr	r1, [pc, #28]	; 7c738 <__read_chk@plt+0x762b4>
   7c718:	add	r1, pc, r1
   7c71c:	add	r1, r1, #36	; 0x24
   7c720:	mov	r2, r0
   7c724:	ldr	r0, [pc, #16]	; 7c73c <__read_chk@plt+0x762b8>
   7c728:	add	r0, pc, r0
   7c72c:	bl	3dae8 <__read_chk@plt+0x37664>
   7c730:	andeq	r4, r4, r4, ror #4
   7c734:	andeq	r0, r0, r8, asr #11
   7c738:	andeq	r0, r3, r0, ror #8
   7c73c:	andeq	r8, r0, ip, ror #26
   7c740:	subs	r2, r1, #1
   7c744:	bxeq	lr
   7c748:	bcc	7c920 <__read_chk@plt+0x7649c>
   7c74c:	cmp	r0, r1
   7c750:	bls	7c904 <__read_chk@plt+0x76480>
   7c754:	tst	r1, r2
   7c758:	beq	7c910 <__read_chk@plt+0x7648c>
   7c75c:	clz	r3, r0
   7c760:	clz	r2, r1
   7c764:	sub	r3, r2, r3
   7c768:	rsbs	r3, r3, #31
   7c76c:	addne	r3, r3, r3, lsl #1
   7c770:	mov	r2, #0
   7c774:	addne	pc, pc, r3, lsl #2
   7c778:	nop	{0}
   7c77c:	cmp	r0, r1, lsl #31
   7c780:	adc	r2, r2, r2
   7c784:	subcs	r0, r0, r1, lsl #31
   7c788:	cmp	r0, r1, lsl #30
   7c78c:	adc	r2, r2, r2
   7c790:	subcs	r0, r0, r1, lsl #30
   7c794:	cmp	r0, r1, lsl #29
   7c798:	adc	r2, r2, r2
   7c79c:	subcs	r0, r0, r1, lsl #29
   7c7a0:	cmp	r0, r1, lsl #28
   7c7a4:	adc	r2, r2, r2
   7c7a8:	subcs	r0, r0, r1, lsl #28
   7c7ac:	cmp	r0, r1, lsl #27
   7c7b0:	adc	r2, r2, r2
   7c7b4:	subcs	r0, r0, r1, lsl #27
   7c7b8:	cmp	r0, r1, lsl #26
   7c7bc:	adc	r2, r2, r2
   7c7c0:	subcs	r0, r0, r1, lsl #26
   7c7c4:	cmp	r0, r1, lsl #25
   7c7c8:	adc	r2, r2, r2
   7c7cc:	subcs	r0, r0, r1, lsl #25
   7c7d0:	cmp	r0, r1, lsl #24
   7c7d4:	adc	r2, r2, r2
   7c7d8:	subcs	r0, r0, r1, lsl #24
   7c7dc:	cmp	r0, r1, lsl #23
   7c7e0:	adc	r2, r2, r2
   7c7e4:	subcs	r0, r0, r1, lsl #23
   7c7e8:	cmp	r0, r1, lsl #22
   7c7ec:	adc	r2, r2, r2
   7c7f0:	subcs	r0, r0, r1, lsl #22
   7c7f4:	cmp	r0, r1, lsl #21
   7c7f8:	adc	r2, r2, r2
   7c7fc:	subcs	r0, r0, r1, lsl #21
   7c800:	cmp	r0, r1, lsl #20
   7c804:	adc	r2, r2, r2
   7c808:	subcs	r0, r0, r1, lsl #20
   7c80c:	cmp	r0, r1, lsl #19
   7c810:	adc	r2, r2, r2
   7c814:	subcs	r0, r0, r1, lsl #19
   7c818:	cmp	r0, r1, lsl #18
   7c81c:	adc	r2, r2, r2
   7c820:	subcs	r0, r0, r1, lsl #18
   7c824:	cmp	r0, r1, lsl #17
   7c828:	adc	r2, r2, r2
   7c82c:	subcs	r0, r0, r1, lsl #17
   7c830:	cmp	r0, r1, lsl #16
   7c834:	adc	r2, r2, r2
   7c838:	subcs	r0, r0, r1, lsl #16
   7c83c:	cmp	r0, r1, lsl #15
   7c840:	adc	r2, r2, r2
   7c844:	subcs	r0, r0, r1, lsl #15
   7c848:	cmp	r0, r1, lsl #14
   7c84c:	adc	r2, r2, r2
   7c850:	subcs	r0, r0, r1, lsl #14
   7c854:	cmp	r0, r1, lsl #13
   7c858:	adc	r2, r2, r2
   7c85c:	subcs	r0, r0, r1, lsl #13
   7c860:	cmp	r0, r1, lsl #12
   7c864:	adc	r2, r2, r2
   7c868:	subcs	r0, r0, r1, lsl #12
   7c86c:	cmp	r0, r1, lsl #11
   7c870:	adc	r2, r2, r2
   7c874:	subcs	r0, r0, r1, lsl #11
   7c878:	cmp	r0, r1, lsl #10
   7c87c:	adc	r2, r2, r2
   7c880:	subcs	r0, r0, r1, lsl #10
   7c884:	cmp	r0, r1, lsl #9
   7c888:	adc	r2, r2, r2
   7c88c:	subcs	r0, r0, r1, lsl #9
   7c890:	cmp	r0, r1, lsl #8
   7c894:	adc	r2, r2, r2
   7c898:	subcs	r0, r0, r1, lsl #8
   7c89c:	cmp	r0, r1, lsl #7
   7c8a0:	adc	r2, r2, r2
   7c8a4:	subcs	r0, r0, r1, lsl #7
   7c8a8:	cmp	r0, r1, lsl #6
   7c8ac:	adc	r2, r2, r2
   7c8b0:	subcs	r0, r0, r1, lsl #6
   7c8b4:	cmp	r0, r1, lsl #5
   7c8b8:	adc	r2, r2, r2
   7c8bc:	subcs	r0, r0, r1, lsl #5
   7c8c0:	cmp	r0, r1, lsl #4
   7c8c4:	adc	r2, r2, r2
   7c8c8:	subcs	r0, r0, r1, lsl #4
   7c8cc:	cmp	r0, r1, lsl #3
   7c8d0:	adc	r2, r2, r2
   7c8d4:	subcs	r0, r0, r1, lsl #3
   7c8d8:	cmp	r0, r1, lsl #2
   7c8dc:	adc	r2, r2, r2
   7c8e0:	subcs	r0, r0, r1, lsl #2
   7c8e4:	cmp	r0, r1, lsl #1
   7c8e8:	adc	r2, r2, r2
   7c8ec:	subcs	r0, r0, r1, lsl #1
   7c8f0:	cmp	r0, r1
   7c8f4:	adc	r2, r2, r2
   7c8f8:	subcs	r0, r0, r1
   7c8fc:	mov	r0, r2
   7c900:	bx	lr
   7c904:	moveq	r0, #1
   7c908:	movne	r0, #0
   7c90c:	bx	lr
   7c910:	clz	r2, r1
   7c914:	rsb	r2, r2, #31
   7c918:	lsr	r0, r0, r2
   7c91c:	bx	lr
   7c920:	cmp	r0, #0
   7c924:	mvnne	r0, #0
   7c928:	b	7cfc8 <__read_chk@plt+0x76b44>
   7c92c:	cmp	r1, #0
   7c930:	beq	7c920 <__read_chk@plt+0x7649c>
   7c934:	push	{r0, r1, lr}
   7c938:	bl	7c740 <__read_chk@plt+0x762bc>
   7c93c:	pop	{r1, r2, lr}
   7c940:	mul	r3, r2, r0
   7c944:	sub	r1, r1, r3
   7c948:	bx	lr
   7c94c:	cmp	r1, #0
   7c950:	beq	7cb5c <__read_chk@plt+0x766d8>
   7c954:	eor	ip, r0, r1
   7c958:	rsbmi	r1, r1, #0
   7c95c:	subs	r2, r1, #1
   7c960:	beq	7cb28 <__read_chk@plt+0x766a4>
   7c964:	movs	r3, r0
   7c968:	rsbmi	r3, r0, #0
   7c96c:	cmp	r3, r1
   7c970:	bls	7cb34 <__read_chk@plt+0x766b0>
   7c974:	tst	r1, r2
   7c978:	beq	7cb44 <__read_chk@plt+0x766c0>
   7c97c:	clz	r2, r3
   7c980:	clz	r0, r1
   7c984:	sub	r2, r0, r2
   7c988:	rsbs	r2, r2, #31
   7c98c:	addne	r2, r2, r2, lsl #1
   7c990:	mov	r0, #0
   7c994:	addne	pc, pc, r2, lsl #2
   7c998:	nop	{0}
   7c99c:	cmp	r3, r1, lsl #31
   7c9a0:	adc	r0, r0, r0
   7c9a4:	subcs	r3, r3, r1, lsl #31
   7c9a8:	cmp	r3, r1, lsl #30
   7c9ac:	adc	r0, r0, r0
   7c9b0:	subcs	r3, r3, r1, lsl #30
   7c9b4:	cmp	r3, r1, lsl #29
   7c9b8:	adc	r0, r0, r0
   7c9bc:	subcs	r3, r3, r1, lsl #29
   7c9c0:	cmp	r3, r1, lsl #28
   7c9c4:	adc	r0, r0, r0
   7c9c8:	subcs	r3, r3, r1, lsl #28
   7c9cc:	cmp	r3, r1, lsl #27
   7c9d0:	adc	r0, r0, r0
   7c9d4:	subcs	r3, r3, r1, lsl #27
   7c9d8:	cmp	r3, r1, lsl #26
   7c9dc:	adc	r0, r0, r0
   7c9e0:	subcs	r3, r3, r1, lsl #26
   7c9e4:	cmp	r3, r1, lsl #25
   7c9e8:	adc	r0, r0, r0
   7c9ec:	subcs	r3, r3, r1, lsl #25
   7c9f0:	cmp	r3, r1, lsl #24
   7c9f4:	adc	r0, r0, r0
   7c9f8:	subcs	r3, r3, r1, lsl #24
   7c9fc:	cmp	r3, r1, lsl #23
   7ca00:	adc	r0, r0, r0
   7ca04:	subcs	r3, r3, r1, lsl #23
   7ca08:	cmp	r3, r1, lsl #22
   7ca0c:	adc	r0, r0, r0
   7ca10:	subcs	r3, r3, r1, lsl #22
   7ca14:	cmp	r3, r1, lsl #21
   7ca18:	adc	r0, r0, r0
   7ca1c:	subcs	r3, r3, r1, lsl #21
   7ca20:	cmp	r3, r1, lsl #20
   7ca24:	adc	r0, r0, r0
   7ca28:	subcs	r3, r3, r1, lsl #20
   7ca2c:	cmp	r3, r1, lsl #19
   7ca30:	adc	r0, r0, r0
   7ca34:	subcs	r3, r3, r1, lsl #19
   7ca38:	cmp	r3, r1, lsl #18
   7ca3c:	adc	r0, r0, r0
   7ca40:	subcs	r3, r3, r1, lsl #18
   7ca44:	cmp	r3, r1, lsl #17
   7ca48:	adc	r0, r0, r0
   7ca4c:	subcs	r3, r3, r1, lsl #17
   7ca50:	cmp	r3, r1, lsl #16
   7ca54:	adc	r0, r0, r0
   7ca58:	subcs	r3, r3, r1, lsl #16
   7ca5c:	cmp	r3, r1, lsl #15
   7ca60:	adc	r0, r0, r0
   7ca64:	subcs	r3, r3, r1, lsl #15
   7ca68:	cmp	r3, r1, lsl #14
   7ca6c:	adc	r0, r0, r0
   7ca70:	subcs	r3, r3, r1, lsl #14
   7ca74:	cmp	r3, r1, lsl #13
   7ca78:	adc	r0, r0, r0
   7ca7c:	subcs	r3, r3, r1, lsl #13
   7ca80:	cmp	r3, r1, lsl #12
   7ca84:	adc	r0, r0, r0
   7ca88:	subcs	r3, r3, r1, lsl #12
   7ca8c:	cmp	r3, r1, lsl #11
   7ca90:	adc	r0, r0, r0
   7ca94:	subcs	r3, r3, r1, lsl #11
   7ca98:	cmp	r3, r1, lsl #10
   7ca9c:	adc	r0, r0, r0
   7caa0:	subcs	r3, r3, r1, lsl #10
   7caa4:	cmp	r3, r1, lsl #9
   7caa8:	adc	r0, r0, r0
   7caac:	subcs	r3, r3, r1, lsl #9
   7cab0:	cmp	r3, r1, lsl #8
   7cab4:	adc	r0, r0, r0
   7cab8:	subcs	r3, r3, r1, lsl #8
   7cabc:	cmp	r3, r1, lsl #7
   7cac0:	adc	r0, r0, r0
   7cac4:	subcs	r3, r3, r1, lsl #7
   7cac8:	cmp	r3, r1, lsl #6
   7cacc:	adc	r0, r0, r0
   7cad0:	subcs	r3, r3, r1, lsl #6
   7cad4:	cmp	r3, r1, lsl #5
   7cad8:	adc	r0, r0, r0
   7cadc:	subcs	r3, r3, r1, lsl #5
   7cae0:	cmp	r3, r1, lsl #4
   7cae4:	adc	r0, r0, r0
   7cae8:	subcs	r3, r3, r1, lsl #4
   7caec:	cmp	r3, r1, lsl #3
   7caf0:	adc	r0, r0, r0
   7caf4:	subcs	r3, r3, r1, lsl #3
   7caf8:	cmp	r3, r1, lsl #2
   7cafc:	adc	r0, r0, r0
   7cb00:	subcs	r3, r3, r1, lsl #2
   7cb04:	cmp	r3, r1, lsl #1
   7cb08:	adc	r0, r0, r0
   7cb0c:	subcs	r3, r3, r1, lsl #1
   7cb10:	cmp	r3, r1
   7cb14:	adc	r0, r0, r0
   7cb18:	subcs	r3, r3, r1
   7cb1c:	cmp	ip, #0
   7cb20:	rsbmi	r0, r0, #0
   7cb24:	bx	lr
   7cb28:	teq	ip, r0
   7cb2c:	rsbmi	r0, r0, #0
   7cb30:	bx	lr
   7cb34:	movcc	r0, #0
   7cb38:	asreq	r0, ip, #31
   7cb3c:	orreq	r0, r0, #1
   7cb40:	bx	lr
   7cb44:	clz	r2, r1
   7cb48:	rsb	r2, r2, #31
   7cb4c:	cmp	ip, #0
   7cb50:	lsr	r0, r3, r2
   7cb54:	rsbmi	r0, r0, #0
   7cb58:	bx	lr
   7cb5c:	cmp	r0, #0
   7cb60:	mvngt	r0, #-2147483648	; 0x80000000
   7cb64:	movlt	r0, #-2147483648	; 0x80000000
   7cb68:	b	7cfc8 <__read_chk@plt+0x76b44>
   7cb6c:	cmp	r1, #0
   7cb70:	beq	7cb5c <__read_chk@plt+0x766d8>
   7cb74:	push	{r0, r1, lr}
   7cb78:	bl	7c954 <__read_chk@plt+0x764d0>
   7cb7c:	pop	{r1, r2, lr}
   7cb80:	mul	r3, r2, r0
   7cb84:	sub	r1, r1, r3
   7cb88:	bx	lr
   7cb8c:	eor	r1, r1, #-2147483648	; 0x80000000
   7cb90:	b	7cb98 <__read_chk@plt+0x76714>
   7cb94:	eor	r3, r3, #-2147483648	; 0x80000000
   7cb98:	push	{r4, r5, lr}
   7cb9c:	lsl	r4, r1, #1
   7cba0:	lsl	r5, r3, #1
   7cba4:	teq	r4, r5
   7cba8:	teqeq	r0, r2
   7cbac:	orrsne	ip, r4, r0
   7cbb0:	orrsne	ip, r5, r2
   7cbb4:	mvnsne	ip, r4, asr #21
   7cbb8:	mvnsne	ip, r5, asr #21
   7cbbc:	beq	7cda8 <__read_chk@plt+0x76924>
   7cbc0:	lsr	r4, r4, #21
   7cbc4:	rsbs	r5, r4, r5, lsr #21
   7cbc8:	rsblt	r5, r5, #0
   7cbcc:	ble	7cbec <__read_chk@plt+0x76768>
   7cbd0:	add	r4, r4, r5
   7cbd4:	eor	r2, r0, r2
   7cbd8:	eor	r3, r1, r3
   7cbdc:	eor	r0, r2, r0
   7cbe0:	eor	r1, r3, r1
   7cbe4:	eor	r2, r0, r2
   7cbe8:	eor	r3, r1, r3
   7cbec:	cmp	r5, #54	; 0x36
   7cbf0:	pophi	{r4, r5, pc}
   7cbf4:	tst	r1, #-2147483648	; 0x80000000
   7cbf8:	lsl	r1, r1, #12
   7cbfc:	mov	ip, #1048576	; 0x100000
   7cc00:	orr	r1, ip, r1, lsr #12
   7cc04:	beq	7cc10 <__read_chk@plt+0x7678c>
   7cc08:	rsbs	r0, r0, #0
   7cc0c:	rsc	r1, r1, #0
   7cc10:	tst	r3, #-2147483648	; 0x80000000
   7cc14:	lsl	r3, r3, #12
   7cc18:	orr	r3, ip, r3, lsr #12
   7cc1c:	beq	7cc28 <__read_chk@plt+0x767a4>
   7cc20:	rsbs	r2, r2, #0
   7cc24:	rsc	r3, r3, #0
   7cc28:	teq	r4, r5
   7cc2c:	beq	7cd90 <__read_chk@plt+0x7690c>
   7cc30:	sub	r4, r4, #1
   7cc34:	rsbs	lr, r5, #32
   7cc38:	blt	7cc54 <__read_chk@plt+0x767d0>
   7cc3c:	lsl	ip, r2, lr
   7cc40:	adds	r0, r0, r2, lsr r5
   7cc44:	adc	r1, r1, #0
   7cc48:	adds	r0, r0, r3, lsl lr
   7cc4c:	adcs	r1, r1, r3, asr r5
   7cc50:	b	7cc70 <__read_chk@plt+0x767ec>
   7cc54:	sub	r5, r5, #32
   7cc58:	add	lr, lr, #32
   7cc5c:	cmp	r2, #1
   7cc60:	lsl	ip, r3, lr
   7cc64:	orrcs	ip, ip, #2
   7cc68:	adds	r0, r0, r3, asr r5
   7cc6c:	adcs	r1, r1, r3, asr #31
   7cc70:	and	r5, r1, #-2147483648	; 0x80000000
   7cc74:	bpl	7cc84 <__read_chk@plt+0x76800>
   7cc78:	rsbs	ip, ip, #0
   7cc7c:	rscs	r0, r0, #0
   7cc80:	rsc	r1, r1, #0
   7cc84:	cmp	r1, #1048576	; 0x100000
   7cc88:	bcc	7ccc8 <__read_chk@plt+0x76844>
   7cc8c:	cmp	r1, #2097152	; 0x200000
   7cc90:	bcc	7ccb0 <__read_chk@plt+0x7682c>
   7cc94:	lsrs	r1, r1, #1
   7cc98:	rrxs	r0, r0
   7cc9c:	rrx	ip, ip
   7cca0:	add	r4, r4, #1
   7cca4:	lsl	r2, r4, #21
   7cca8:	cmn	r2, #4194304	; 0x400000
   7ccac:	bcs	7ce08 <__read_chk@plt+0x76984>
   7ccb0:	cmp	ip, #-2147483648	; 0x80000000
   7ccb4:	lsrseq	ip, r0, #1
   7ccb8:	adcs	r0, r0, #0
   7ccbc:	adc	r1, r1, r4, lsl #20
   7ccc0:	orr	r1, r1, r5
   7ccc4:	pop	{r4, r5, pc}
   7ccc8:	lsls	ip, ip, #1
   7cccc:	adcs	r0, r0, r0
   7ccd0:	adc	r1, r1, r1
   7ccd4:	tst	r1, #1048576	; 0x100000
   7ccd8:	sub	r4, r4, #1
   7ccdc:	bne	7ccb0 <__read_chk@plt+0x7682c>
   7cce0:	teq	r1, #0
   7cce4:	moveq	r1, r0
   7cce8:	moveq	r0, #0
   7ccec:	clz	r3, r1
   7ccf0:	addeq	r3, r3, #32
   7ccf4:	sub	r3, r3, #11
   7ccf8:	subs	r2, r3, #32
   7ccfc:	bge	7cd20 <__read_chk@plt+0x7689c>
   7cd00:	adds	r2, r2, #12
   7cd04:	ble	7cd1c <__read_chk@plt+0x76898>
   7cd08:	add	ip, r2, #20
   7cd0c:	rsb	r2, r2, #12
   7cd10:	lsl	r0, r1, ip
   7cd14:	lsr	r1, r1, r2
   7cd18:	b	7cd30 <__read_chk@plt+0x768ac>
   7cd1c:	add	r2, r2, #20
   7cd20:	rsble	ip, r2, #32
   7cd24:	lsl	r1, r1, r2
   7cd28:	orrle	r1, r1, r0, lsr ip
   7cd2c:	lslle	r0, r0, r2
   7cd30:	subs	r4, r4, r3
   7cd34:	addge	r1, r1, r4, lsl #20
   7cd38:	orrge	r1, r1, r5
   7cd3c:	popge	{r4, r5, pc}
   7cd40:	mvn	r4, r4
   7cd44:	subs	r4, r4, #31
   7cd48:	bge	7cd84 <__read_chk@plt+0x76900>
   7cd4c:	adds	r4, r4, #12
   7cd50:	bgt	7cd6c <__read_chk@plt+0x768e8>
   7cd54:	add	r4, r4, #20
   7cd58:	rsb	r2, r4, #32
   7cd5c:	lsr	r0, r0, r4
   7cd60:	orr	r0, r0, r1, lsl r2
   7cd64:	orr	r1, r5, r1, lsr r4
   7cd68:	pop	{r4, r5, pc}
   7cd6c:	rsb	r4, r4, #12
   7cd70:	rsb	r2, r4, #32
   7cd74:	lsr	r0, r0, r2
   7cd78:	orr	r0, r0, r1, lsl r4
   7cd7c:	mov	r1, r5
   7cd80:	pop	{r4, r5, pc}
   7cd84:	lsr	r0, r1, r4
   7cd88:	mov	r1, r5
   7cd8c:	pop	{r4, r5, pc}
   7cd90:	teq	r4, #0
   7cd94:	eor	r3, r3, #1048576	; 0x100000
   7cd98:	eoreq	r1, r1, #1048576	; 0x100000
   7cd9c:	addeq	r4, r4, #1
   7cda0:	subne	r5, r5, #1
   7cda4:	b	7cc30 <__read_chk@plt+0x767ac>
   7cda8:	mvns	ip, r4, asr #21
   7cdac:	mvnsne	ip, r5, asr #21
   7cdb0:	beq	7ce18 <__read_chk@plt+0x76994>
   7cdb4:	teq	r4, r5
   7cdb8:	teqeq	r0, r2
   7cdbc:	beq	7cdd0 <__read_chk@plt+0x7694c>
   7cdc0:	orrs	ip, r4, r0
   7cdc4:	moveq	r1, r3
   7cdc8:	moveq	r0, r2
   7cdcc:	pop	{r4, r5, pc}
   7cdd0:	teq	r1, r3
   7cdd4:	movne	r1, #0
   7cdd8:	movne	r0, #0
   7cddc:	popne	{r4, r5, pc}
   7cde0:	lsrs	ip, r4, #21
   7cde4:	bne	7cdf8 <__read_chk@plt+0x76974>
   7cde8:	lsls	r0, r0, #1
   7cdec:	adcs	r1, r1, r1
   7cdf0:	orrcs	r1, r1, #-2147483648	; 0x80000000
   7cdf4:	pop	{r4, r5, pc}
   7cdf8:	adds	r4, r4, #4194304	; 0x400000
   7cdfc:	addcc	r1, r1, #1048576	; 0x100000
   7ce00:	popcc	{r4, r5, pc}
   7ce04:	and	r5, r1, #-2147483648	; 0x80000000
   7ce08:	orr	r1, r5, #2130706432	; 0x7f000000
   7ce0c:	orr	r1, r1, #15728640	; 0xf00000
   7ce10:	mov	r0, #0
   7ce14:	pop	{r4, r5, pc}
   7ce18:	mvns	ip, r4, asr #21
   7ce1c:	movne	r1, r3
   7ce20:	movne	r0, r2
   7ce24:	mvnseq	ip, r5, asr #21
   7ce28:	movne	r3, r1
   7ce2c:	movne	r2, r0
   7ce30:	orrs	r4, r0, r1, lsl #12
   7ce34:	orrseq	r5, r2, r3, lsl #12
   7ce38:	teqeq	r1, r3
   7ce3c:	orrne	r1, r1, #524288	; 0x80000
   7ce40:	pop	{r4, r5, pc}
   7ce44:	teq	r0, #0
   7ce48:	moveq	r1, #0
   7ce4c:	bxeq	lr
   7ce50:	push	{r4, r5, lr}
   7ce54:	mov	r4, #1024	; 0x400
   7ce58:	add	r4, r4, #50	; 0x32
   7ce5c:	mov	r5, #0
   7ce60:	mov	r1, #0
   7ce64:	b	7cce0 <__read_chk@plt+0x7685c>
   7ce68:	teq	r0, #0
   7ce6c:	moveq	r1, #0
   7ce70:	bxeq	lr
   7ce74:	push	{r4, r5, lr}
   7ce78:	mov	r4, #1024	; 0x400
   7ce7c:	add	r4, r4, #50	; 0x32
   7ce80:	ands	r5, r0, #-2147483648	; 0x80000000
   7ce84:	rsbmi	r0, r0, #0
   7ce88:	mov	r1, #0
   7ce8c:	b	7cce0 <__read_chk@plt+0x7685c>
   7ce90:	lsls	r2, r0, #1
   7ce94:	asr	r1, r2, #3
   7ce98:	rrx	r1, r1
   7ce9c:	lsl	r0, r2, #28
   7cea0:	andsne	r3, r2, #-16777216	; 0xff000000
   7cea4:	teqne	r3, #-16777216	; 0xff000000
   7cea8:	eorne	r1, r1, #939524096	; 0x38000000
   7ceac:	bxne	lr
   7ceb0:	teq	r2, #0
   7ceb4:	teqne	r3, #-16777216	; 0xff000000
   7ceb8:	bxeq	lr
   7cebc:	push	{r4, r5, lr}
   7cec0:	mov	r4, #896	; 0x380
   7cec4:	and	r5, r1, #-2147483648	; 0x80000000
   7cec8:	bic	r1, r1, #-2147483648	; 0x80000000
   7cecc:	b	7cce0 <__read_chk@plt+0x7685c>
   7ced0:	orrs	r2, r0, r1
   7ced4:	bxeq	lr
   7ced8:	push	{r4, r5, lr}
   7cedc:	mov	r5, #0
   7cee0:	b	7cf00 <__read_chk@plt+0x76a7c>
   7cee4:	orrs	r2, r0, r1
   7cee8:	bxeq	lr
   7ceec:	push	{r4, r5, lr}
   7cef0:	ands	r5, r1, #-2147483648	; 0x80000000
   7cef4:	bpl	7cf00 <__read_chk@plt+0x76a7c>
   7cef8:	rsbs	r0, r0, #0
   7cefc:	rsc	r1, r1, #0
   7cf00:	mov	r4, #1024	; 0x400
   7cf04:	add	r4, r4, #50	; 0x32
   7cf08:	lsrs	ip, r1, #22
   7cf0c:	beq	7cc84 <__read_chk@plt+0x76800>
   7cf10:	mov	r2, #3
   7cf14:	lsrs	ip, ip, #3
   7cf18:	addne	r2, r2, #3
   7cf1c:	lsrs	ip, ip, #3
   7cf20:	addne	r2, r2, #3
   7cf24:	add	r2, r2, ip, lsr #3
   7cf28:	rsb	r3, r2, #32
   7cf2c:	lsl	ip, r0, r3
   7cf30:	lsr	r0, r0, r2
   7cf34:	orr	r0, r0, r1, lsl r3
   7cf38:	lsr	r1, r1, r2
   7cf3c:	add	r4, r4, r2
   7cf40:	b	7cc84 <__read_chk@plt+0x76800>
   7cf44:	cmp	r3, #0
   7cf48:	cmpeq	r2, #0
   7cf4c:	bne	7cf70 <__read_chk@plt+0x76aec>
   7cf50:	cmp	r1, #0
   7cf54:	movlt	r1, #-2147483648	; 0x80000000
   7cf58:	movlt	r0, #0
   7cf5c:	blt	7cf6c <__read_chk@plt+0x76ae8>
   7cf60:	cmpeq	r0, #0
   7cf64:	mvnne	r1, #-2147483648	; 0x80000000
   7cf68:	mvnne	r0, #0
   7cf6c:	b	7cfc8 <__read_chk@plt+0x76b44>
   7cf70:	sub	sp, sp, #8
   7cf74:	push	{sp, lr}
   7cf78:	bl	7d2d0 <__read_chk@plt+0x76e4c>
   7cf7c:	ldr	lr, [sp, #4]
   7cf80:	add	sp, sp, #8
   7cf84:	pop	{r2, r3}
   7cf88:	bx	lr
   7cf8c:	cmp	r3, #0
   7cf90:	cmpeq	r2, #0
   7cf94:	bne	7cfac <__read_chk@plt+0x76b28>
   7cf98:	cmp	r1, #0
   7cf9c:	cmpeq	r0, #0
   7cfa0:	mvnne	r1, #0
   7cfa4:	mvnne	r0, #0
   7cfa8:	b	7cfc8 <__read_chk@plt+0x76b44>
   7cfac:	sub	sp, sp, #8
   7cfb0:	push	{sp, lr}
   7cfb4:	bl	7d30c <__read_chk@plt+0x76e88>
   7cfb8:	ldr	lr, [sp, #4]
   7cfbc:	add	sp, sp, #8
   7cfc0:	pop	{r2, r3}
   7cfc4:	bx	lr
   7cfc8:	push	{r1, lr}
   7cfcc:	mov	r0, #8
   7cfd0:	bl	5f08 <raise@plt>
   7cfd4:	pop	{r1, pc}
   7cfd8:	cmp	r1, #0
   7cfdc:	add	r1, r0, r1
   7cfe0:	push	{r3, lr}
   7cfe4:	blt	7d004 <__read_chk@plt+0x76b80>
   7cfe8:	cmp	r1, r0
   7cfec:	movge	r0, #0
   7cff0:	movlt	r0, #1
   7cff4:	cmp	r0, #0
   7cff8:	bne	7d014 <__read_chk@plt+0x76b90>
   7cffc:	mov	r0, r1
   7d000:	pop	{r3, pc}
   7d004:	cmp	r1, r0
   7d008:	movle	r0, #0
   7d00c:	movgt	r0, #1
   7d010:	b	7cff4 <__read_chk@plt+0x76b70>
   7d014:	bl	5a70 <abort@plt>
   7d018:	push	{r3, r4, r5, lr}
   7d01c:	adds	r4, r0, r2
   7d020:	adc	r5, r1, r3
   7d024:	cmp	r2, #0
   7d028:	sbcs	ip, r3, #0
   7d02c:	blt	7d054 <__read_chk@plt+0x76bd0>
   7d030:	cmp	r4, r0
   7d034:	sbcs	r3, r5, r1
   7d038:	movge	r3, #0
   7d03c:	movlt	r3, #1
   7d040:	cmp	r3, #0
   7d044:	bne	7d068 <__read_chk@plt+0x76be4>
   7d048:	mov	r0, r4
   7d04c:	mov	r1, r5
   7d050:	pop	{r3, r4, r5, pc}
   7d054:	cmp	r0, r4
   7d058:	sbcs	ip, r1, r5
   7d05c:	movge	r3, #0
   7d060:	movlt	r3, #1
   7d064:	b	7d040 <__read_chk@plt+0x76bbc>
   7d068:	bl	5a70 <abort@plt>
   7d06c:	cmp	r1, #0
   7d070:	rsb	r1, r1, r0
   7d074:	push	{r3, lr}
   7d078:	blt	7d098 <__read_chk@plt+0x76c14>
   7d07c:	cmp	r1, r0
   7d080:	movle	r0, #0
   7d084:	movgt	r0, #1
   7d088:	cmp	r0, #0
   7d08c:	bne	7d0a8 <__read_chk@plt+0x76c24>
   7d090:	mov	r0, r1
   7d094:	pop	{r3, pc}
   7d098:	cmp	r1, r0
   7d09c:	movge	r0, #0
   7d0a0:	movlt	r0, #1
   7d0a4:	b	7d088 <__read_chk@plt+0x76c04>
   7d0a8:	bl	5a70 <abort@plt>
   7d0ac:	push	{r3, r4, r5, lr}
   7d0b0:	mov	r4, r0
   7d0b4:	mov	r5, r1
   7d0b8:	subs	r4, r4, r2
   7d0bc:	sbc	r5, r5, r3
   7d0c0:	cmp	r2, #0
   7d0c4:	sbcs	ip, r3, #0
   7d0c8:	blt	7d0f0 <__read_chk@plt+0x76c6c>
   7d0cc:	cmp	r0, r4
   7d0d0:	sbcs	r3, r1, r5
   7d0d4:	movge	r3, #0
   7d0d8:	movlt	r3, #1
   7d0dc:	cmp	r3, #0
   7d0e0:	bne	7d104 <__read_chk@plt+0x76c80>
   7d0e4:	mov	r0, r4
   7d0e8:	mov	r1, r5
   7d0ec:	pop	{r3, r4, r5, pc}
   7d0f0:	cmp	r4, r0
   7d0f4:	sbcs	ip, r5, r1
   7d0f8:	movge	r3, #0
   7d0fc:	movlt	r3, #1
   7d100:	b	7d0dc <__read_chk@plt+0x76c58>
   7d104:	bl	5a70 <abort@plt>
   7d108:	smull	r0, r1, r0, r1
   7d10c:	push	{r3, lr}
   7d110:	cmp	r1, r0, asr #31
   7d114:	popeq	{r3, pc}
   7d118:	bl	5a70 <abort@plt>
   7d11c:	cmp	r1, r0, asr #31
   7d120:	push	{r3, r4, r5, r6, r7, lr}
   7d124:	bne	7d138 <__read_chk@plt+0x76cb4>
   7d128:	cmp	r3, r2, asr #31
   7d12c:	bne	7d174 <__read_chk@plt+0x76cf0>
   7d130:	smull	r0, r1, r0, r2
   7d134:	pop	{r3, r4, r5, r6, r7, pc}
   7d138:	cmp	r3, r2, asr #31
   7d13c:	bne	7d1a4 <__read_chk@plt+0x76d20>
   7d140:	umull	r4, r5, r1, r2
   7d144:	cmp	r1, #0
   7d148:	umull	r6, r7, r2, r0
   7d14c:	rsblt	r5, r2, r5
   7d150:	cmp	r2, #0
   7d154:	blt	7d198 <__read_chk@plt+0x76d14>
   7d158:	adds	r4, r4, r7
   7d15c:	adc	r5, r5, #0
   7d160:	cmp	r5, r4, asr #31
   7d164:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d168:	mov	r0, r6
   7d16c:	mov	r1, r4
   7d170:	pop	{r3, r4, r5, r6, r7, pc}
   7d174:	umull	r4, r5, r3, r0
   7d178:	cmp	r3, #0
   7d17c:	umull	r6, r7, r2, r0
   7d180:	rsblt	r5, r0, r5
   7d184:	cmp	r0, #0
   7d188:	bge	7d158 <__read_chk@plt+0x76cd4>
   7d18c:	subs	r4, r4, r2
   7d190:	sbc	r5, r5, r3
   7d194:	b	7d158 <__read_chk@plt+0x76cd4>
   7d198:	subs	r4, r4, r0
   7d19c:	sbc	r5, r5, r1
   7d1a0:	b	7d158 <__read_chk@plt+0x76cd4>
   7d1a4:	cmp	r1, #0
   7d1a8:	blt	7d1d8 <__read_chk@plt+0x76d54>
   7d1ac:	cmp	r3, #0
   7d1b0:	blt	7d208 <__read_chk@plt+0x76d84>
   7d1b4:	cmp	r1, #0
   7d1b8:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d1bc:	cmp	r3, #0
   7d1c0:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d1c4:	umull	r0, r1, r2, r0
   7d1c8:	cmp	r0, #0
   7d1cc:	sbcs	r3, r1, #0
   7d1d0:	popge	{r3, r4, r5, r6, r7, pc}
   7d1d4:	bl	5a70 <abort@plt>
   7d1d8:	cmp	r3, #0
   7d1dc:	blt	7d230 <__read_chk@plt+0x76dac>
   7d1e0:	cmn	r1, #1
   7d1e4:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d1e8:	cmp	r3, #0
   7d1ec:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d1f0:	umull	r4, r5, r2, r0
   7d1f4:	subs	r2, r5, r2
   7d1f8:	bpl	7d1d4 <__read_chk@plt+0x76d50>
   7d1fc:	mov	r0, r4
   7d200:	mov	r1, r2
   7d204:	pop	{r3, r4, r5, r6, r7, pc}
   7d208:	cmp	r1, #0
   7d20c:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d210:	cmn	r3, #1
   7d214:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d218:	umull	r2, r3, r2, r0
   7d21c:	subs	ip, r3, r0
   7d220:	bpl	7d1d4 <__read_chk@plt+0x76d50>
   7d224:	mov	r0, r2
   7d228:	mov	r1, ip
   7d22c:	pop	{r3, r4, r5, r6, r7, pc}
   7d230:	and	ip, r3, r1
   7d234:	cmn	ip, #1
   7d238:	bne	7d1d4 <__read_chk@plt+0x76d50>
   7d23c:	orrs	ip, r2, r0
   7d240:	beq	7d1d4 <__read_chk@plt+0x76d50>
   7d244:	umull	r4, r5, r2, r0
   7d248:	rsb	r0, r0, r5
   7d24c:	subs	r2, r0, r2
   7d250:	bpl	7d1fc <__read_chk@plt+0x76d78>
   7d254:	b	7d1d4 <__read_chk@plt+0x76d50>
   7d258:	cmp	r0, #0
   7d25c:	rsb	r0, r0, #0
   7d260:	push	{r3, lr}
   7d264:	lsrlt	r3, r0, #31
   7d268:	blt	7d278 <__read_chk@plt+0x76df4>
   7d26c:	cmp	r0, #0
   7d270:	movle	r3, #0
   7d274:	movgt	r3, #1
   7d278:	cmp	r3, #0
   7d27c:	popeq	{r3, pc}
   7d280:	bl	5a70 <abort@plt>
   7d284:	andeq	r0, r0, r0
   7d288:	vmov	d7, r0, r1
   7d28c:	vldr	d5, [pc, #44]	; 7d2c0 <__read_chk@plt+0x76e3c>
   7d290:	vldr	d6, [pc, #48]	; 7d2c8 <__read_chk@plt+0x76e44>
   7d294:	mov	r0, #0
   7d298:	vmul.f64	d5, d7, d5
   7d29c:	vcvt.u32.f64	s9, d5
   7d2a0:	vcvt.f64.u32	d5, s9
   7d2a4:	vmov	r1, s9
   7d2a8:	vmls.f64	d7, d5, d6
   7d2ac:	vcvt.u32.f64	s14, d7
   7d2b0:	vmov	r3, s14
   7d2b4:	orr	r0, r0, r3
   7d2b8:	bx	lr
   7d2bc:	nop	{0}
   7d2c0:	andeq	r0, r0, r0
   7d2c4:	ldclcc	0, cr0, [r0]
   7d2c8:	andeq	r0, r0, r0
   7d2cc:	mvnsmi	r0, r0
   7d2d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   7d2d4:	mov	r8, r2
   7d2d8:	mov	r6, r0
   7d2dc:	mov	r7, r1
   7d2e0:	mov	sl, r3
   7d2e4:	ldr	r9, [sp, #32]
   7d2e8:	bl	7d348 <__read_chk@plt+0x76ec4>
   7d2ec:	umull	r4, r5, r8, r0
   7d2f0:	mul	r8, r8, r1
   7d2f4:	mla	r2, r0, sl, r8
   7d2f8:	add	r5, r2, r5
   7d2fc:	subs	r4, r6, r4
   7d300:	sbc	r5, r7, r5
   7d304:	strd	r4, [r9]
   7d308:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   7d30c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   7d310:	mov	r8, r2
   7d314:	mov	r6, r0
   7d318:	mov	r7, r1
   7d31c:	mov	r5, r3
   7d320:	ldr	r9, [sp, #32]
   7d324:	bl	7d7d4 <__read_chk@plt+0x77350>
   7d328:	mul	r3, r0, r5
   7d32c:	umull	r4, r5, r0, r8
   7d330:	mla	r8, r8, r1, r3
   7d334:	add	r5, r8, r5
   7d338:	subs	r4, r6, r4
   7d33c:	sbc	r5, r7, r5
   7d340:	strd	r4, [r9]
   7d344:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7d348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d34c:	rsbs	r4, r0, #0
   7d350:	rsc	r5, r1, #0
   7d354:	cmp	r1, #0
   7d358:	mvn	r6, #0
   7d35c:	sub	sp, sp, #12
   7d360:	movge	r4, r0
   7d364:	movge	r5, r1
   7d368:	movge	r6, #0
   7d36c:	cmp	r3, #0
   7d370:	blt	7d5a8 <__read_chk@plt+0x77124>
   7d374:	cmp	r3, #0
   7d378:	mov	sl, r4
   7d37c:	mov	ip, r5
   7d380:	mov	r0, r2
   7d384:	mov	r1, r3
   7d388:	mov	r8, r2
   7d38c:	mov	r7, r4
   7d390:	mov	r9, r5
   7d394:	bne	7d48c <__read_chk@plt+0x77008>
   7d398:	cmp	r2, r5
   7d39c:	bls	7d4c8 <__read_chk@plt+0x77044>
   7d3a0:	clz	r3, r2
   7d3a4:	cmp	r3, #0
   7d3a8:	rsbne	r2, r3, #32
   7d3ac:	lslne	r8, r0, r3
   7d3b0:	lsrne	r2, r4, r2
   7d3b4:	lslne	r7, r4, r3
   7d3b8:	orrne	r9, r2, r5, lsl r3
   7d3bc:	lsr	r4, r8, #16
   7d3c0:	uxth	sl, r8
   7d3c4:	mov	r1, r4
   7d3c8:	mov	r0, r9
   7d3cc:	bl	7c740 <__read_chk@plt+0x762bc>
   7d3d0:	mov	r1, r4
   7d3d4:	mov	fp, r0
   7d3d8:	mov	r0, r9
   7d3dc:	bl	7c92c <__read_chk@plt+0x764a8>
   7d3e0:	mul	r0, sl, fp
   7d3e4:	lsr	r2, r7, #16
   7d3e8:	orr	r1, r2, r1, lsl #16
   7d3ec:	cmp	r0, r1
   7d3f0:	bls	7d414 <__read_chk@plt+0x76f90>
   7d3f4:	adds	r1, r1, r8
   7d3f8:	sub	r3, fp, #1
   7d3fc:	bcs	7d410 <__read_chk@plt+0x76f8c>
   7d400:	cmp	r0, r1
   7d404:	subhi	fp, fp, #2
   7d408:	addhi	r1, r1, r8
   7d40c:	bhi	7d414 <__read_chk@plt+0x76f90>
   7d410:	mov	fp, r3
   7d414:	rsb	r9, r0, r1
   7d418:	mov	r1, r4
   7d41c:	uxth	r7, r7
   7d420:	mov	r0, r9
   7d424:	bl	7c740 <__read_chk@plt+0x762bc>
   7d428:	mov	r1, r4
   7d42c:	mov	r5, r0
   7d430:	mov	r0, r9
   7d434:	bl	7c92c <__read_chk@plt+0x764a8>
   7d438:	mul	sl, sl, r5
   7d43c:	orr	r1, r7, r1, lsl #16
   7d440:	cmp	sl, r1
   7d444:	bls	7d464 <__read_chk@plt+0x76fe0>
   7d448:	adds	r8, r1, r8
   7d44c:	sub	r3, r5, #1
   7d450:	bcs	7d460 <__read_chk@plt+0x76fdc>
   7d454:	cmp	sl, r8
   7d458:	subhi	r5, r5, #2
   7d45c:	bhi	7d464 <__read_chk@plt+0x76fe0>
   7d460:	mov	r5, r3
   7d464:	orr	r3, r5, fp, lsl #16
   7d468:	mov	r4, #0
   7d46c:	cmp	r6, #0
   7d470:	mov	r0, r3
   7d474:	mov	r1, r4
   7d478:	beq	7d484 <__read_chk@plt+0x77000>
   7d47c:	rsbs	r0, r0, #0
   7d480:	rsc	r1, r1, #0
   7d484:	add	sp, sp, #12
   7d488:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d48c:	cmp	r3, r5
   7d490:	movhi	r4, #0
   7d494:	movhi	r3, r4
   7d498:	bhi	7d46c <__read_chk@plt+0x76fe8>
   7d49c:	clz	r5, r1
   7d4a0:	cmp	r5, #0
   7d4a4:	bne	7d694 <__read_chk@plt+0x77210>
   7d4a8:	cmp	r1, ip
   7d4ac:	cmpcs	r2, sl
   7d4b0:	movhi	r4, #0
   7d4b4:	movls	r4, #1
   7d4b8:	movls	r3, #1
   7d4bc:	movls	r4, r5
   7d4c0:	movhi	r3, r4
   7d4c4:	b	7d46c <__read_chk@plt+0x76fe8>
   7d4c8:	cmp	r2, #0
   7d4cc:	bne	7d4e0 <__read_chk@plt+0x7705c>
   7d4d0:	mov	r1, r2
   7d4d4:	mov	r0, #1
   7d4d8:	bl	7c740 <__read_chk@plt+0x762bc>
   7d4dc:	mov	r8, r0
   7d4e0:	clz	r3, r8
   7d4e4:	cmp	r3, #0
   7d4e8:	bne	7d5b8 <__read_chk@plt+0x77134>
   7d4ec:	rsb	r9, r8, r9
   7d4f0:	lsr	r5, r8, #16
   7d4f4:	uxth	sl, r8
   7d4f8:	mov	r4, #1
   7d4fc:	mov	r1, r5
   7d500:	mov	r0, r9
   7d504:	bl	7c740 <__read_chk@plt+0x762bc>
   7d508:	mov	r1, r5
   7d50c:	mov	fp, r0
   7d510:	mov	r0, r9
   7d514:	bl	7c92c <__read_chk@plt+0x764a8>
   7d518:	mul	r0, sl, fp
   7d51c:	lsr	r2, r7, #16
   7d520:	orr	r1, r2, r1, lsl #16
   7d524:	cmp	r0, r1
   7d528:	bls	7d548 <__read_chk@plt+0x770c4>
   7d52c:	adds	r1, r1, r8
   7d530:	sub	r3, fp, #1
   7d534:	bcs	7d7b4 <__read_chk@plt+0x77330>
   7d538:	cmp	r0, r1
   7d53c:	subhi	fp, fp, #2
   7d540:	addhi	r1, r1, r8
   7d544:	bls	7d7b4 <__read_chk@plt+0x77330>
   7d548:	rsb	r2, r0, r1
   7d54c:	mov	r1, r5
   7d550:	str	r2, [sp]
   7d554:	uxth	r7, r7
   7d558:	mov	r0, r2
   7d55c:	bl	7c740 <__read_chk@plt+0x762bc>
   7d560:	ldr	r2, [sp]
   7d564:	mov	r1, r5
   7d568:	mov	r9, r0
   7d56c:	mov	r0, r2
   7d570:	bl	7c92c <__read_chk@plt+0x764a8>
   7d574:	mul	sl, sl, r9
   7d578:	orr	r1, r7, r1, lsl #16
   7d57c:	cmp	sl, r1
   7d580:	bls	7d5a0 <__read_chk@plt+0x7711c>
   7d584:	adds	r8, r1, r8
   7d588:	sub	r3, r9, #1
   7d58c:	bcs	7d59c <__read_chk@plt+0x77118>
   7d590:	cmp	sl, r8
   7d594:	subhi	r9, r9, #2
   7d598:	bhi	7d5a0 <__read_chk@plt+0x7711c>
   7d59c:	mov	r9, r3
   7d5a0:	orr	r3, r9, fp, lsl #16
   7d5a4:	b	7d46c <__read_chk@plt+0x76fe8>
   7d5a8:	mvn	r6, r6
   7d5ac:	rsbs	r2, r2, #0
   7d5b0:	rsc	r3, r3, #0
   7d5b4:	b	7d374 <__read_chk@plt+0x76ef0>
   7d5b8:	lsl	r8, r8, r3
   7d5bc:	rsb	fp, r3, #32
   7d5c0:	lsr	r4, r9, fp
   7d5c4:	lsr	fp, r7, fp
   7d5c8:	lsr	r5, r8, #16
   7d5cc:	orr	fp, fp, r9, lsl r3
   7d5d0:	mov	r0, r4
   7d5d4:	lsl	r7, r7, r3
   7d5d8:	mov	r1, r5
   7d5dc:	uxth	sl, r8
   7d5e0:	bl	7c740 <__read_chk@plt+0x762bc>
   7d5e4:	mov	r1, r5
   7d5e8:	mov	r3, r0
   7d5ec:	mov	r0, r4
   7d5f0:	str	r3, [sp]
   7d5f4:	bl	7c92c <__read_chk@plt+0x764a8>
   7d5f8:	ldr	r3, [sp]
   7d5fc:	lsr	r2, fp, #16
   7d600:	mul	r0, sl, r3
   7d604:	orr	r1, r2, r1, lsl #16
   7d608:	cmp	r0, r1
   7d60c:	bls	7d62c <__read_chk@plt+0x771a8>
   7d610:	adds	r1, r1, r8
   7d614:	sub	r2, r3, #1
   7d618:	bcs	7d7cc <__read_chk@plt+0x77348>
   7d61c:	cmp	r0, r1
   7d620:	subhi	r3, r3, #2
   7d624:	addhi	r1, r1, r8
   7d628:	bls	7d7cc <__read_chk@plt+0x77348>
   7d62c:	rsb	r9, r0, r1
   7d630:	mov	r1, r5
   7d634:	str	r3, [sp]
   7d638:	uxth	fp, fp
   7d63c:	mov	r0, r9
   7d640:	bl	7c740 <__read_chk@plt+0x762bc>
   7d644:	mov	r1, r5
   7d648:	mov	r4, r0
   7d64c:	mov	r0, r9
   7d650:	bl	7c92c <__read_chk@plt+0x764a8>
   7d654:	mul	r9, sl, r4
   7d658:	ldr	r3, [sp]
   7d65c:	orr	r1, fp, r1, lsl #16
   7d660:	cmp	r9, r1
   7d664:	bls	7d688 <__read_chk@plt+0x77204>
   7d668:	adds	r1, r1, r8
   7d66c:	sub	r2, r4, #1
   7d670:	bcs	7d684 <__read_chk@plt+0x77200>
   7d674:	cmp	r9, r1
   7d678:	subhi	r4, r4, #2
   7d67c:	addhi	r1, r1, r8
   7d680:	bhi	7d688 <__read_chk@plt+0x77204>
   7d684:	mov	r4, r2
   7d688:	rsb	r9, r9, r1
   7d68c:	orr	r4, r4, r3, lsl #16
   7d690:	b	7d4fc <__read_chk@plt+0x77078>
   7d694:	rsb	sl, r5, #32
   7d698:	lsl	r3, r2, r5
   7d69c:	lsr	r0, r2, sl
   7d6a0:	lsr	r2, ip, sl
   7d6a4:	orr	r4, r0, r1, lsl r5
   7d6a8:	lsr	sl, r7, sl
   7d6ac:	mov	r0, r2
   7d6b0:	orr	sl, sl, ip, lsl r5
   7d6b4:	lsr	r9, r4, #16
   7d6b8:	str	r3, [sp, #4]
   7d6bc:	str	r2, [sp]
   7d6c0:	uxth	fp, r4
   7d6c4:	mov	r1, r9
   7d6c8:	bl	7c740 <__read_chk@plt+0x762bc>
   7d6cc:	ldr	r2, [sp]
   7d6d0:	mov	r1, r9
   7d6d4:	mov	r8, r0
   7d6d8:	mov	r0, r2
   7d6dc:	bl	7c92c <__read_chk@plt+0x764a8>
   7d6e0:	mul	r0, fp, r8
   7d6e4:	lsr	r2, sl, #16
   7d6e8:	orr	r1, r2, r1, lsl #16
   7d6ec:	cmp	r0, r1
   7d6f0:	bls	7d710 <__read_chk@plt+0x7728c>
   7d6f4:	adds	r1, r1, r4
   7d6f8:	sub	r2, r8, #1
   7d6fc:	bcs	7d7c4 <__read_chk@plt+0x77340>
   7d700:	cmp	r0, r1
   7d704:	subhi	r8, r8, #2
   7d708:	addhi	r1, r1, r4
   7d70c:	bls	7d7c4 <__read_chk@plt+0x77340>
   7d710:	rsb	ip, r0, r1
   7d714:	mov	r1, r9
   7d718:	str	ip, [sp]
   7d71c:	mov	r0, ip
   7d720:	bl	7c740 <__read_chk@plt+0x762bc>
   7d724:	ldr	ip, [sp]
   7d728:	mov	r1, r9
   7d72c:	mov	r2, r0
   7d730:	mov	r0, ip
   7d734:	str	r2, [sp]
   7d738:	bl	7c92c <__read_chk@plt+0x764a8>
   7d73c:	ldr	r2, [sp]
   7d740:	uxth	ip, sl
   7d744:	mul	fp, fp, r2
   7d748:	orr	ip, ip, r1, lsl #16
   7d74c:	cmp	fp, ip
   7d750:	bls	7d770 <__read_chk@plt+0x772ec>
   7d754:	adds	ip, ip, r4
   7d758:	sub	r1, r2, #1
   7d75c:	bcs	7d7bc <__read_chk@plt+0x77338>
   7d760:	cmp	fp, ip
   7d764:	subhi	r2, r2, #2
   7d768:	addhi	ip, ip, r4
   7d76c:	bls	7d7bc <__read_chk@plt+0x77338>
   7d770:	ldr	r0, [sp, #4]
   7d774:	orr	r1, r2, r8, lsl #16
   7d778:	rsb	fp, fp, ip
   7d77c:	umull	r2, r3, r1, r0
   7d780:	cmp	fp, r3
   7d784:	bcc	7d7a8 <__read_chk@plt+0x77324>
   7d788:	movne	r4, #0
   7d78c:	moveq	r4, #1
   7d790:	cmp	r2, r7, lsl r5
   7d794:	movls	r4, #0
   7d798:	andhi	r4, r4, #1
   7d79c:	cmp	r4, #0
   7d7a0:	moveq	r3, r1
   7d7a4:	beq	7d46c <__read_chk@plt+0x76fe8>
   7d7a8:	sub	r3, r1, #1
   7d7ac:	mov	r4, #0
   7d7b0:	b	7d46c <__read_chk@plt+0x76fe8>
   7d7b4:	mov	fp, r3
   7d7b8:	b	7d548 <__read_chk@plt+0x770c4>
   7d7bc:	mov	r2, r1
   7d7c0:	b	7d770 <__read_chk@plt+0x772ec>
   7d7c4:	mov	r8, r2
   7d7c8:	b	7d710 <__read_chk@plt+0x7728c>
   7d7cc:	mov	r3, r2
   7d7d0:	b	7d62c <__read_chk@plt+0x771a8>
   7d7d4:	cmp	r3, #0
   7d7d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   7d7dc:	mov	r6, r0
   7d7e0:	sub	sp, sp, #12
   7d7e4:	mov	r5, r1
   7d7e8:	mov	r7, r0
   7d7ec:	mov	r4, r2
   7d7f0:	mov	r8, r1
   7d7f4:	bne	7d8d4 <__read_chk@plt+0x77450>
   7d7f8:	cmp	r2, r1
   7d7fc:	bls	7d910 <__read_chk@plt+0x7748c>
   7d800:	clz	r3, r2
   7d804:	cmp	r3, #0
   7d808:	rsbne	r8, r3, #32
   7d80c:	lslne	r4, r2, r3
   7d810:	lsrne	r8, r0, r8
   7d814:	lslne	r7, r0, r3
   7d818:	orrne	r8, r8, r1, lsl r3
   7d81c:	lsr	r5, r4, #16
   7d820:	uxth	sl, r4
   7d824:	mov	r1, r5
   7d828:	mov	r0, r8
   7d82c:	bl	7c740 <__read_chk@plt+0x762bc>
   7d830:	mov	r1, r5
   7d834:	mov	r9, r0
   7d838:	mov	r0, r8
   7d83c:	bl	7c92c <__read_chk@plt+0x764a8>
   7d840:	mul	r0, sl, r9
   7d844:	lsr	r3, r7, #16
   7d848:	orr	r1, r3, r1, lsl #16
   7d84c:	cmp	r0, r1
   7d850:	bls	7d874 <__read_chk@plt+0x773f0>
   7d854:	adds	r1, r1, r4
   7d858:	sub	r2, r9, #1
   7d85c:	bcs	7d870 <__read_chk@plt+0x773ec>
   7d860:	cmp	r0, r1
   7d864:	subhi	r9, r9, #2
   7d868:	addhi	r1, r1, r4
   7d86c:	bhi	7d874 <__read_chk@plt+0x773f0>
   7d870:	mov	r9, r2
   7d874:	rsb	r8, r0, r1
   7d878:	mov	r1, r5
   7d87c:	uxth	r7, r7
   7d880:	mov	r0, r8
   7d884:	bl	7c740 <__read_chk@plt+0x762bc>
   7d888:	mov	r1, r5
   7d88c:	mov	r6, r0
   7d890:	mov	r0, r8
   7d894:	bl	7c92c <__read_chk@plt+0x764a8>
   7d898:	mul	sl, sl, r6
   7d89c:	orr	r1, r7, r1, lsl #16
   7d8a0:	cmp	sl, r1
   7d8a4:	bls	7d8c0 <__read_chk@plt+0x7743c>
   7d8a8:	adds	r4, r1, r4
   7d8ac:	sub	r3, r6, #1
   7d8b0:	bcs	7dbbc <__read_chk@plt+0x77738>
   7d8b4:	cmp	sl, r4
   7d8b8:	subhi	r6, r6, #2
   7d8bc:	bls	7dbbc <__read_chk@plt+0x77738>
   7d8c0:	orr	r0, r6, r9, lsl #16
   7d8c4:	mov	r6, #0
   7d8c8:	mov	r1, r6
   7d8cc:	add	sp, sp, #12
   7d8d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d8d4:	cmp	r3, r1
   7d8d8:	movhi	r6, #0
   7d8dc:	movhi	r0, r6
   7d8e0:	bhi	7d8c8 <__read_chk@plt+0x77444>
   7d8e4:	clz	r7, r3
   7d8e8:	cmp	r7, #0
   7d8ec:	bne	7d9ec <__read_chk@plt+0x77568>
   7d8f0:	cmp	r3, r1
   7d8f4:	cmpcs	r2, r6
   7d8f8:	movhi	r6, #0
   7d8fc:	movls	r6, #1
   7d900:	movls	r0, #1
   7d904:	movls	r6, r7
   7d908:	movhi	r0, r6
   7d90c:	b	7d8c8 <__read_chk@plt+0x77444>
   7d910:	cmp	r2, #0
   7d914:	bne	7d928 <__read_chk@plt+0x774a4>
   7d918:	mov	r1, r2
   7d91c:	mov	r0, #1
   7d920:	bl	7c740 <__read_chk@plt+0x762bc>
   7d924:	mov	r4, r0
   7d928:	clz	r3, r4
   7d92c:	cmp	r3, #0
   7d930:	bne	7dae8 <__read_chk@plt+0x77664>
   7d934:	rsb	r5, r4, r5
   7d938:	lsr	r8, r4, #16
   7d93c:	uxth	sl, r4
   7d940:	mov	r6, #1
   7d944:	mov	r1, r8
   7d948:	mov	r0, r5
   7d94c:	bl	7c740 <__read_chk@plt+0x762bc>
   7d950:	mov	r1, r8
   7d954:	mov	r9, r0
   7d958:	mov	r0, r5
   7d95c:	bl	7c92c <__read_chk@plt+0x764a8>
   7d960:	mul	r0, sl, r9
   7d964:	lsr	r3, r7, #16
   7d968:	orr	r1, r3, r1, lsl #16
   7d96c:	cmp	r0, r1
   7d970:	bls	7d990 <__read_chk@plt+0x7750c>
   7d974:	adds	r1, r1, r4
   7d978:	sub	r2, r9, #1
   7d97c:	bcs	7dbc4 <__read_chk@plt+0x77740>
   7d980:	cmp	r0, r1
   7d984:	subhi	r9, r9, #2
   7d988:	addhi	r1, r1, r4
   7d98c:	bls	7dbc4 <__read_chk@plt+0x77740>
   7d990:	rsb	fp, r0, r1
   7d994:	mov	r1, r8
   7d998:	uxth	r7, r7
   7d99c:	mov	r0, fp
   7d9a0:	bl	7c740 <__read_chk@plt+0x762bc>
   7d9a4:	mov	r1, r8
   7d9a8:	mov	r5, r0
   7d9ac:	mov	r0, fp
   7d9b0:	bl	7c92c <__read_chk@plt+0x764a8>
   7d9b4:	mul	sl, sl, r5
   7d9b8:	orr	r1, r7, r1, lsl #16
   7d9bc:	cmp	sl, r1
   7d9c0:	bls	7d9dc <__read_chk@plt+0x77558>
   7d9c4:	adds	r4, r1, r4
   7d9c8:	sub	r3, r5, #1
   7d9cc:	bcs	7dbcc <__read_chk@plt+0x77748>
   7d9d0:	cmp	sl, r4
   7d9d4:	subhi	r5, r5, #2
   7d9d8:	bls	7dbcc <__read_chk@plt+0x77748>
   7d9dc:	orr	r0, r5, r9, lsl #16
   7d9e0:	mov	r1, r6
   7d9e4:	add	sp, sp, #12
   7d9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7d9ec:	rsb	r1, r7, #32
   7d9f0:	lsl	r0, r2, r7
   7d9f4:	lsr	r2, r2, r1
   7d9f8:	lsr	fp, r5, r1
   7d9fc:	orr	r8, r2, r3, lsl r7
   7da00:	lsr	r1, r6, r1
   7da04:	str	r0, [sp, #4]
   7da08:	orr	r5, r1, r5, lsl r7
   7da0c:	lsr	r9, r8, #16
   7da10:	mov	r0, fp
   7da14:	uxth	sl, r8
   7da18:	mov	r1, r9
   7da1c:	bl	7c740 <__read_chk@plt+0x762bc>
   7da20:	mov	r1, r9
   7da24:	mov	r4, r0
   7da28:	mov	r0, fp
   7da2c:	bl	7c92c <__read_chk@plt+0x764a8>
   7da30:	mul	r0, sl, r4
   7da34:	lsr	ip, r5, #16
   7da38:	orr	r1, ip, r1, lsl #16
   7da3c:	cmp	r0, r1
   7da40:	bls	7da54 <__read_chk@plt+0x775d0>
   7da44:	adds	r1, r1, r8
   7da48:	sub	r2, r4, #1
   7da4c:	bcc	7dbe8 <__read_chk@plt+0x77764>
   7da50:	mov	r4, r2
   7da54:	rsb	ip, r0, r1
   7da58:	mov	r1, r9
   7da5c:	str	ip, [sp]
   7da60:	uxth	r5, r5
   7da64:	mov	r0, ip
   7da68:	bl	7c740 <__read_chk@plt+0x762bc>
   7da6c:	ldr	ip, [sp]
   7da70:	mov	r1, r9
   7da74:	mov	fp, r0
   7da78:	mov	r0, ip
   7da7c:	bl	7c92c <__read_chk@plt+0x764a8>
   7da80:	mul	sl, sl, fp
   7da84:	orr	r1, r5, r1, lsl #16
   7da88:	cmp	sl, r1
   7da8c:	bls	7daa0 <__read_chk@plt+0x7761c>
   7da90:	adds	r1, r1, r8
   7da94:	sub	r2, fp, #1
   7da98:	bcc	7dbd4 <__read_chk@plt+0x77750>
   7da9c:	mov	fp, r2
   7daa0:	ldr	r3, [sp, #4]
   7daa4:	orr	r0, fp, r4, lsl #16
   7daa8:	rsb	sl, sl, r1
   7daac:	umull	r4, r5, r0, r3
   7dab0:	cmp	sl, r5
   7dab4:	bcc	7dad4 <__read_chk@plt+0x77650>
   7dab8:	movne	r3, #0
   7dabc:	moveq	r3, #1
   7dac0:	cmp	r4, r6, lsl r7
   7dac4:	movls	r6, #0
   7dac8:	andhi	r6, r3, #1
   7dacc:	cmp	r6, #0
   7dad0:	beq	7d8c8 <__read_chk@plt+0x77444>
   7dad4:	mov	r6, #0
   7dad8:	sub	r0, r0, #1
   7dadc:	mov	r1, r6
   7dae0:	add	sp, sp, #12
   7dae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7dae8:	lsl	r4, r4, r3
   7daec:	rsb	r9, r3, #32
   7daf0:	lsr	r2, r5, r9
   7daf4:	lsr	r9, r6, r9
   7daf8:	lsr	r8, r4, #16
   7dafc:	orr	r9, r9, r5, lsl r3
   7db00:	mov	r0, r2
   7db04:	lsl	r7, r6, r3
   7db08:	mov	r1, r8
   7db0c:	str	r2, [sp]
   7db10:	bl	7c740 <__read_chk@plt+0x762bc>
   7db14:	ldr	r2, [sp]
   7db18:	mov	r1, r8
   7db1c:	uxth	sl, r4
   7db20:	mov	fp, r0
   7db24:	mov	r0, r2
   7db28:	bl	7c92c <__read_chk@plt+0x764a8>
   7db2c:	mul	r0, sl, fp
   7db30:	lsr	r3, r9, #16
   7db34:	orr	r1, r3, r1, lsl #16
   7db38:	cmp	r0, r1
   7db3c:	bls	7db5c <__read_chk@plt+0x776d8>
   7db40:	adds	r1, r1, r4
   7db44:	sub	r3, fp, #1
   7db48:	bcs	7dbfc <__read_chk@plt+0x77778>
   7db4c:	cmp	r0, r1
   7db50:	subhi	fp, fp, #2
   7db54:	addhi	r1, r1, r4
   7db58:	bls	7dbfc <__read_chk@plt+0x77778>
   7db5c:	rsb	r5, r0, r1
   7db60:	mov	r1, r8
   7db64:	uxth	r9, r9
   7db68:	mov	r0, r5
   7db6c:	bl	7c740 <__read_chk@plt+0x762bc>
   7db70:	mov	r1, r8
   7db74:	mov	r6, r0
   7db78:	mov	r0, r5
   7db7c:	bl	7c92c <__read_chk@plt+0x764a8>
   7db80:	mul	r5, sl, r6
   7db84:	orr	r1, r9, r1, lsl #16
   7db88:	cmp	r5, r1
   7db8c:	bls	7dbb0 <__read_chk@plt+0x7772c>
   7db90:	adds	r1, r1, r4
   7db94:	sub	r3, r6, #1
   7db98:	bcs	7dbac <__read_chk@plt+0x77728>
   7db9c:	cmp	r5, r1
   7dba0:	subhi	r6, r6, #2
   7dba4:	addhi	r1, r1, r4
   7dba8:	bhi	7dbb0 <__read_chk@plt+0x7772c>
   7dbac:	mov	r6, r3
   7dbb0:	rsb	r5, r5, r1
   7dbb4:	orr	r6, r6, fp, lsl #16
   7dbb8:	b	7d944 <__read_chk@plt+0x774c0>
   7dbbc:	mov	r6, r3
   7dbc0:	b	7d8c0 <__read_chk@plt+0x7743c>
   7dbc4:	mov	r9, r2
   7dbc8:	b	7d990 <__read_chk@plt+0x7750c>
   7dbcc:	mov	r5, r3
   7dbd0:	b	7d9dc <__read_chk@plt+0x77558>
   7dbd4:	cmp	sl, r1
   7dbd8:	subhi	fp, fp, #2
   7dbdc:	addhi	r1, r1, r8
   7dbe0:	bhi	7daa0 <__read_chk@plt+0x7761c>
   7dbe4:	b	7da9c <__read_chk@plt+0x77618>
   7dbe8:	cmp	r0, r1
   7dbec:	subhi	r4, r4, #2
   7dbf0:	addhi	r1, r1, r8
   7dbf4:	bhi	7da54 <__read_chk@plt+0x775d0>
   7dbf8:	b	7da50 <__read_chk@plt+0x775cc>
   7dbfc:	mov	fp, r3
   7dc00:	b	7db5c <__read_chk@plt+0x776d8>

0007dc04 <__libc_csu_init@@Base>:
   7dc04:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   7dc08:	mov	r7, r0
   7dc0c:	ldr	r6, [pc, #76]	; 7dc60 <__libc_csu_init@@Base+0x5c>
   7dc10:	mov	r8, r1
   7dc14:	ldr	r5, [pc, #72]	; 7dc64 <__libc_csu_init@@Base+0x60>
   7dc18:	mov	r9, r2
   7dc1c:	add	r6, pc, r6
   7dc20:	bl	5384 <_init@@Base>
   7dc24:	add	r5, pc, r5
   7dc28:	rsb	r6, r5, r6
   7dc2c:	asrs	r6, r6, #2
   7dc30:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   7dc34:	sub	r5, r5, #4
   7dc38:	mov	r4, #0
   7dc3c:	add	r4, r4, #1
   7dc40:	ldr	r3, [r5, #4]!
   7dc44:	mov	r0, r7
   7dc48:	mov	r1, r8
   7dc4c:	mov	r2, r9
   7dc50:	blx	r3
   7dc54:	cmp	r4, r6
   7dc58:	bne	7dc3c <__libc_csu_init@@Base+0x38>
   7dc5c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   7dc60:	andeq	r1, r4, ip, lsr r7
   7dc64:	andeq	r1, r4, r0, lsr r7

0007dc68 <__libc_csu_fini@@Base>:
   7dc68:	bx	lr
   7dc6c:	ldr	r3, [pc, #28]	; 7dc90 <__libc_csu_fini@@Base+0x28>
   7dc70:	mov	r1, #0
   7dc74:	ldr	r2, [pc, #24]	; 7dc94 <__libc_csu_fini@@Base+0x2c>
   7dc78:	add	r3, pc, r3
   7dc7c:	ldr	r3, [r3, r2]
   7dc80:	cmp	r3, #0
   7dc84:	ldrne	r2, [r3]
   7dc88:	moveq	r2, r3
   7dc8c:	b	5e0c <__cxa_atexit@plt>
   7dc90:	andeq	r2, r4, r4, lsl #25
   7dc94:	andeq	r0, r0, ip, ror #11

Disassembly of section .fini:

0007dc98 <_fini@@Base>:
   7dc98:	push	{r3, lr}
   7dc9c:	pop	{r3, pc}
