const SIMULATORS = {
  GHDL : 'ghdl',
  ICARUS : 'icarus',
  MODELSIM : 'modelsim',
  VERILATOR : 'verilator'
};

const VHDLSTANDARS = {
  VHDL2018 : '08'
};

const VERILOGSTANDARS = {
  VERILOG2001 : '2001',
};

const LANGUAGES = {
  VHDL : 'vhdl',
  VERILOG : 'verilog'
};

module.exports = {
  LANGUAGES : LANGUAGES,
  SIMULATORS : SIMULATORS,
  VERILOGSTANDARS : VERILOGSTANDARS
}
