/*
 * Copyright (C) STMicroelectronics Ltd. 2008-2013
 *
 * All rights reserved.
 */

/*
 * This is derived from STMicroelectronics gnu toolchain example:
 *   sh-superh-elf/examples/bare/sh4reg/sti5197reg.h
 */


#ifndef __ARCH_ST40_INCLUDE_ASM_STX5197REG_H
#define __ARCH_ST40_INCLUDE_ASM_STX5197REG_H

#include "sh4regtype.h"

/*----------------------------------------------------------------------------*/

/*
 * Base addresses for control register banks.
 */

/* Generic SH4 control registers */
#ifndef SH4_TMU_REGS_BASE
#define SH4_TMU_REGS_BASE 0xffd80000
#endif

/* Common ST40 control registers */
#ifndef ST40_CPG_REGS_BASE
#define ST40_CPG_REGS_BASE 0xffc00000
#endif

#ifndef STX5197_COMMS_BASE
#define STX5197_COMMS_BASE 0xfd100000
#endif


/* STi5197 control registers */
#ifndef STX5197_HD_CONFIG_MONITOR_BASE
#define STX5197_HD_CONFIG_MONITOR_BASE 0xfd901000
#endif

/* System Architecture Volume 2: Bus Interfaces */
#ifndef STM_LMI_REGS_BASE
#define STM_LMI_REGS_BASE 0xfe000000
#endif
#ifndef STM_EMI_REGS_BASE
#define STM_EMI_REGS_BASE 0xfdf00000
#endif

/* System Architecture Volume 4: I/O Devices */
#ifndef STM_PIO0_REGS_BASE
#define STM_PIO0_REGS_BASE (STX5197_COMMS_BASE + 0x00020000)
#endif
#ifndef STM_PIO1_REGS_BASE
#define STM_PIO1_REGS_BASE (STX5197_COMMS_BASE + 0x00021000)
#endif
#ifndef STM_PIO2_REGS_BASE
#define STM_PIO2_REGS_BASE (STX5197_COMMS_BASE + 0x00022000)
#endif
#ifndef STM_PIO3_REGS_BASE
#define STM_PIO3_REGS_BASE (STX5197_COMMS_BASE + 0x00023000)
#endif
#ifndef STM_PIO4_REGS_BASE
#define STM_PIO4_REGS_BASE (STX5197_COMMS_BASE + 0x00024000)
#endif

#define STM_PIO_BASE(x)    (STM_PIO0_REGS_BASE + (0x1000*(x)))

#ifndef STM_ASC0_REGS_BASE
#define STM_ASC0_REGS_BASE (STX5197_COMMS_BASE + 0x00030000)
#endif
#ifndef STM_ASC1_REGS_BASE
#define STM_ASC1_REGS_BASE (STX5197_COMMS_BASE + 0x00031000)
#endif
#ifndef STM_ASC2_REGS_BASE
#define STM_ASC2_REGS_BASE (STX5197_COMMS_BASE + 0x00032000)
#endif
#ifndef STM_ASC3_REGS_BASE
#define STM_ASC3_REGS_BASE (STX5197_COMMS_BASE + 0x00033000)
#endif
#ifndef STM_SSC0_REGS_BASE
#define STM_SSC0_REGS_BASE (STX5197_COMMS_BASE + 0x00040000)
#endif
#ifndef STM_SSC1_REGS_BASE
#define STM_SSC1_REGS_BASE (STX5197_COMMS_BASE + 0x00041000)
#endif
#ifndef STM_SSC2_REGS_BASE
#define STM_SSC2_REGS_BASE (STX5197_COMMS_BASE + 0x00042000)
#endif

/*----------------------------------------------------------------------------*/

#include "st40reg.h"

/*
 * STi5197 control registers
 */
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_C	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x0)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_D	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x4)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_E	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x8)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_F	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0xC)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_G	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x10)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_H	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x14)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_I	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x18)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_J	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x1C)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_K	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x40)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_L	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x44)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_M	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x48)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_N	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x4C)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_O	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x50)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_P	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x54)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_Q	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x58)
#define STX5197_HD_CONF_MON_CONFIG_CONTROL_R	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x5C)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_C	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x20)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_D	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x24)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_E	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x28)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_F	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x2C)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_G	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x30)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_H	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x34)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_I	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x38)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_J	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x3C)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_K	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x60)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_L	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x64)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_M	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x68)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_N	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x6C)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_O	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x70)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_P	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x74)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_Q	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x78)
#define STX5197_HD_CONF_MON_CONFIG_MONITOR_R	SH4_DWORD_REG(STX5197_HD_CONFIG_MONITOR_BASE + 0x7C)


/* Device ID values, masks & predicates */
#define STX5197_DEVID_5197c1_VAL	0x003f	/* STx5197 cut 1.x */	/* QQQ - TO CHECK */
#define STX5197_DEVID_5197c2_VAL	0x003f	/* STx5197 cut 2.x */
#define STX5197_DEVID_ID_SHIFT		12
#define STX5197_DEVID_ID_MASK		0x3ff	/* ten bits */
#define STX5197_DEVID_CUT_SHIFT		28
#define STX5197_DEVID_CUT_MASK		0xf	/* four bits */

#define STX5197_DEVICEID_5197(ID)	(	\
	((((ID)>>STX5197_DEVID_ID_SHIFT)&STX5197_DEVID_ID_MASK)==STX5197_DEVID_5197c1_VAL)  || \
	((((ID)>>STX5197_DEVID_ID_SHIFT)&STX5197_DEVID_ID_MASK)==STX5197_DEVID_5197c2_VAL)     )
#define STX5197_DEVICEID_CUT(ID)  ((((ID) >> STX5197_DEVID_CUT_SHIFT) & STX5197_DEVID_CUT_MASK) + 1)

#endif /* __ARCH_ST40_INCLUDE_ASM_STX5197REG_H */
