$date
	Thu Apr  4 16:11:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladd_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module u0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var reg 1 " carry $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#10
0"
0!
0%
0$
0#
#20
1!
1%
#30
0%
1$
#40
1"
0!
1%
#50
0"
1!
0%
0$
1#
#60
1"
0!
1%
#70
0%
1$
#80
1!
1%
#180
