
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/GemsFDTD_712B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 4479620 heartbeat IPC: 2.23233 cumulative IPC: 2.23233 (Simulation time: 0 hr 2 min 10 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 4479620 (Simulation time: 0 hr 2 min 10 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 44289493 heartbeat IPC: 0.251194 cumulative IPC: 0.251194 (Simulation time: 0 hr 11 min 10 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 84162091 heartbeat IPC: 0.250799 cumulative IPC: 0.250996 (Simulation time: 0 hr 20 min 20 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 123907113 heartbeat IPC: 0.251604 cumulative IPC: 0.251198 (Simulation time: 0 hr 29 min 32 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 163702159 heartbeat IPC: 0.251288 cumulative IPC: 0.251221 (Simulation time: 0 hr 38 min 34 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 203321734 heartbeat IPC: 0.2524 cumulative IPC: 0.251456 (Simulation time: 0 hr 47 min 10 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 243125345 heartbeat IPC: 0.251233 cumulative IPC: 0.251419 (Simulation time: 0 hr 54 min 33 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 277634675 heartbeat IPC: 0.289777 cumulative IPC: 0.256265 (Simulation time: 0 hr 58 min 28 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 312519629 heartbeat IPC: 0.286657 cumulative IPC: 0.259707 (Simulation time: 1 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 347345967 heartbeat IPC: 0.287139 cumulative IPC: 0.262493 (Simulation time: 1 hr 7 min 24 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 381995480 heartbeat IPC: 0.288604 cumulative IPC: 0.26489 (Simulation time: 1 hr 11 min 54 sec) 
Finished CPU 0 instructions: 100000004 cycles: 377515861 cumulative IPC: 0.26489 (Simulation time: 1 hr 11 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.26489 instructions: 100000004 cycles: 377515861
cpu0_DTLB TOTAL     ACCESS:   29845863  HIT:   29643217  MISS:     202646
cpu0_DTLB LOAD      ACCESS:   23903983  HIT:   23701337  MISS:     202646
cpu0_DTLB RFO       ACCESS:    5941880  HIT:    5941880  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 158.173 cycles
cpu0_ITLB TOTAL     ACCESS:    1686071  HIT:    1686065  MISS:          6
cpu0_ITLB LOAD      ACCESS:    1686071  HIT:    1686065  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 279.333 cycles
cpu0_L1I TOTAL     ACCESS:    3165892  HIT:    3165797  MISS:         95
cpu0_L1I LOAD      ACCESS:    3165892  HIT:    3165797  MISS:         95
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 470.779 cycles
cpu0_STLB TOTAL     ACCESS:     202652  HIT:      49544  MISS:     153108
cpu0_STLB LOAD      ACCESS:     202652  HIT:      49544  MISS:     153108
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 197.382 cycles
cpu0_L1D TOTAL     ACCESS:   29704054  HIT:   26355996  MISS:    3348058
cpu0_L1D LOAD      ACCESS:   18472122  HIT:   15126266  MISS:    3345856
cpu0_L1D RFO       ACCESS:   11079382  HIT:   11079362  MISS:         20
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     152550  HIT:     150368  MISS:       2182
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 688.904 cycles
cpu0_L2C TOTAL     ACCESS:    4725124  HIT:    1562080  MISS:    3163044
cpu0_L2C LOAD      ACCESS:    3345951  HIT:     183017  MISS:    3162934
cpu0_L2C RFO       ACCESS:         20  HIT:          0  MISS:         20
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1376971  HIT:    1376967  MISS:          4
cpu0_L2C TRANSLATION ACCESS:       2182  HIT:       2096  MISS:         86
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 717.546 cycles
LLC TOTAL     ACCESS:    4538924  HIT:     548183  MISS:    3990741
LLC LOAD      ACCESS:    3162934  HIT:     536548  MISS:    2626386
LLC RFO       ACCESS:         20  HIT:          0  MISS:         20
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1375884  HIT:      11606  MISS:    1364278
LLC TRANSLATION ACCESS:         86  HIT:         29  MISS:         57
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 552.079 cycles
Insertion Distribution: 
	LOAD 633423 0 95023 2211489 
	RFO 0 0 20 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1490777 
	 15 0 24 34 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8287  ROW_BUFFER_MISS:    2618176
 DBUS AVG_CONGESTED_CYCLE:    3.99774
 WQ ROW_BUFFER_HIT:      22511  ROW_BUFFER_MISS:    1351107  FULL:          0


CPU 0 Branch Prediction Accuracy: 90.9863% MPKI: 1.62566 Average ROB Occupancy at Mispredict: 227.386
Branch type MPKI
BRANCH_DIRECT_JUMP: 5e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.62559
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

