$comment
	File created using the following command:
		vcd file IDL_Integrador.msim.vcd -direction
$end
$date
	Thu Jul 10 19:31:26 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module SumadorReCompleto123_vlg_vec_tst $end
$var reg 1 ! b0 $end
$var reg 1 " b1 $end
$var reg 1 # b2 $end
$var reg 1 $ M0 $end
$var reg 1 % M1 $end
$var reg 1 & M2 $end
$var reg 1 ' M3 $end
$var reg 1 ( M4 $end
$var reg 1 ) M5 $end
$var reg 1 * M6 $end
$var reg 1 + M7 $end
$var reg 1 , M8 $end
$var reg 1 - M9 $end
$var reg 1 . M10 $end
$var reg 1 / M11 $end
$var wire 1 0 S_src0 $end
$var wire 1 1 S_src1 $end
$var wire 1 2 S_src2 $end
$var wire 1 3 S_src3 $end
$var wire 1 4 S_src4 $end
$var wire 1 5 S_src5 $end
$var wire 1 6 S_src6 $end
$var wire 1 7 S_src7 $end
$var wire 1 8 S_src8 $end
$var wire 1 9 S_src9 $end
$var wire 1 : S_src10 $end
$var wire 1 ; S_src11 $end
$var wire 1 < S_src12 $end
$var wire 1 = sampler $end
$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var tri1 1 A devclrn $end
$var tri1 1 B devpor $end
$var tri1 1 C devoe $end
$var wire 1 D b1~input_o $end
$var wire 1 E S_src0~output_o $end
$var wire 1 F S_src1~output_o $end
$var wire 1 G S_src2~output_o $end
$var wire 1 H S_src3~output_o $end
$var wire 1 I S_src4~output_o $end
$var wire 1 J S_src5~output_o $end
$var wire 1 K S_src6~output_o $end
$var wire 1 L S_src7~output_o $end
$var wire 1 M S_src8~output_o $end
$var wire 1 N S_src10~output_o $end
$var wire 1 O S_src9~output_o $end
$var wire 1 P S_src11~output_o $end
$var wire 1 Q S_src12~output_o $end
$var wire 1 R b0~input_o $end
$var wire 1 S M0~input_o $end
$var wire 1 T inst|inst10~combout $end
$var wire 1 U M1~input_o $end
$var wire 1 V inst1|inst3|inst10~combout $end
$var wire 1 W inst|inst~combout $end
$var wire 1 X b2~input_o $end
$var wire 1 Y M2~input_o $end
$var wire 1 Z inst2|inst3|inst10~combout $end
$var wire 1 [ inst2|inst5~0_combout $end
$var wire 1 \ M3~input_o $end
$var wire 1 ] inst3|inst3|inst10~combout $end
$var wire 1 ^ M4~input_o $end
$var wire 1 _ inst4|inst3|inst10~combout $end
$var wire 1 ` M5~input_o $end
$var wire 1 a inst5|inst3|inst10~combout $end
$var wire 1 b inst5|inst3|inst~combout $end
$var wire 1 c M6~input_o $end
$var wire 1 d inst6|inst3|inst10~combout $end
$var wire 1 e M7~input_o $end
$var wire 1 f inst7|inst3|inst10~combout $end
$var wire 1 g M8~input_o $end
$var wire 1 h inst8|inst3|inst10~combout $end
$var wire 1 i inst8|inst3|inst~combout $end
$var wire 1 j M9~input_o $end
$var wire 1 k M10~input_o $end
$var wire 1 l inst10|inst3|inst10~combout $end
$var wire 1 m inst9|inst3|inst10~combout $end
$var wire 1 n M11~input_o $end
$var wire 1 o inst11|inst3|inst10~combout $end
$var wire 1 p inst11|inst3|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
08
09
0:
0;
0<
x=
0>
1?
x@
1A
1B
1C
1D
0E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
$end
#50000
1$
1S
0=
1T
1E
10
#100000
1%
0$
1U
0S
1=
1V
1Z
0T
0F
1G
0E
01
12
00
#150000
1$
1S
0=
1T
1E
10
#200000
1&
0%
0$
1Y
0U
0S
1=
0V
0T
1F
0E
11
00
#250000
1$
1S
0=
1T
1E
10
#300000
1%
0$
1U
0S
1=
1[
1V
0Z
0T
0F
0G
0E
01
02
00
1]
1H
13
#350000
1$
1S
0=
1T
1E
10
#400000
1'
0&
0%
0$
1\
0Y
0U
0S
1=
0[
0V
1_
0]
0T
1F
1I
0H
0E
11
14
03
00
0_
1]
0I
1H
04
13
#450000
1$
1S
0=
1T
1E
10
#500000
1%
0$
1U
0S
1=
1V
1Z
0T
0F
1G
0E
01
12
00
#550000
1$
1S
0=
1T
1E
10
#600000
1&
0%
0$
1Y
0U
0S
1=
0V
0T
1F
0E
11
00
#650000
1$
1S
0=
1T
1E
10
#700000
1%
0$
1U
0S
1=
1[
1V
0Z
0T
0F
0G
0E
01
02
00
1_
0]
1I
0H
14
03
#750000
1$
1S
0=
1T
1E
10
#800000
1(
0'
0&
0%
0$
1^
0\
0Y
0U
0S
1=
0[
0V
1]
0T
1F
1H
0E
11
13
00
0]
0H
03
#850000
1$
1S
0=
1T
1E
10
#900000
1%
0$
1U
0S
1=
1V
1Z
0T
0F
1G
0E
01
12
00
#950000
1$
1S
0=
1T
1E
10
#1000000
