TimeQuest Timing Analyzer report for lights
<<<<<<< HEAD
Tue Jan 19 19:14:27 2016
=======
Tue Jan 19 17:08:00 2016
>>>>>>> origin/master
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Max Skew Summary
 13. Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Setup: 'clock50Mhz'
 15. Slow Model Setup: 'inst13'
 16. Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 17. Slow Model Hold: 'clock50Mhz'
 18. Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 19. Slow Model Hold: 'inst13'
 20. Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 22. Slow Model Recovery: 'clock50Mhz'
 23. Slow Model Removal: 'clock50Mhz'
 24. Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clock50Mhz'
 26. Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 28. Slow Model Minimum Pulse Width: 'inst13'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Max Skew Summary
 44. Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Setup: 'clock50Mhz'
 46. Fast Model Setup: 'inst13'
 47. Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 48. Fast Model Hold: 'clock50Mhz'
 49. Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 50. Fast Model Hold: 'inst13'
 51. Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 52. Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 53. Fast Model Recovery: 'clock50Mhz'
 54. Fast Model Removal: 'clock50Mhz'
 55. Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 56. Fast Model Minimum Pulse Width: 'clock50Mhz'
 57. Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 58. Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 59. Fast Model Minimum Pulse Width: 'inst13'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
<<<<<<< HEAD
; NIOS_II_System.sdc ; OK     ; Tue Jan 19 19:14:23 2016 ;
=======
; NIOS_II_System.sdc ; OK     ; Tue Jan 19 17:07:53 2016 ;
>>>>>>> origin/master
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                          ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; altera_reserved_tck                                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { altera_reserved_tck }                                                    ;
; clock50Mhz                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { CLOCK_50 }                                                               ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] }          ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] }          ;
; inst13                                                                 ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { inst13 }                                                                 ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock } ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
<<<<<<< HEAD
; 71.63 MHz  ; 71.63 MHz       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;      ;
; 103.2 MHz  ; 103.2 MHz       ; clock50Mhz                                                             ;      ;
; 172.95 MHz ; 172.95 MHz      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;      ;
; 204.67 MHz ; 204.67 MHz      ; inst13                                                                 ;      ;
=======
; 67.9 MHz   ; 67.9 MHz        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;      ;
; 150.99 MHz ; 150.99 MHz      ; clock50Mhz                                                             ;      ;
; 207.47 MHz ; 207.47 MHz      ; inst13                                                                 ;      ;
; 218.63 MHz ; 218.63 MHz      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;      ;
>>>>>>> origin/master
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
<<<<<<< HEAD
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.418  ; 0.000         ;
; clock50Mhz                                                             ; 5.155  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 34.218 ; 0.000         ;
; inst13                                                                 ; 35.114 ; 0.000         ;
=======
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.743  ; 0.000         ;
; clock50Mhz                                                             ; 4.846  ; 0.000         ;
; inst13                                                                 ; 35.180 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.426 ; 0.000         ;
>>>>>>> origin/master
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
<<<<<<< HEAD
; clock50Mhz                                                             ; -2.558 ; -60.825       ;
=======
; clock50Mhz                                                             ; -2.558 ; -23.379       ;
>>>>>>> origin/master
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.391  ; 0.000         ;
; inst13                                                                 ; 0.391  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.391  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
<<<<<<< HEAD
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 4.566  ; 0.000         ;
; clock50Mhz                                                    ; 17.359 ; 0.000         ;
=======
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 4.293  ; 0.000         ;
; clock50Mhz                                                    ; 17.652 ; 0.000         ;
>>>>>>> origin/master
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
<<<<<<< HEAD
; clock50Mhz                                                    ; 1.040 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.786 ; 0.000         ;
=======
; clock50Mhz                                                    ; 1.035 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.294 ; 0.000         ;
>>>>>>> origin/master
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
<<<<<<< HEAD
; set_max_skew ; 0.175 ; 0.500         ; 0.325       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.418 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 4.241      ;
; 3.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.369     ; 3.994      ;
; 3.749 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.417     ; 3.870      ;
; 3.957 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 3.670      ;
; 4.054 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.572      ;
; 4.127 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.499      ;
; 4.129 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 3.533      ;
; 4.155 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 3.472      ;
; 4.257 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.374     ; 3.405      ;
; 4.280 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 3.354      ;
; 4.423 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.203      ;
; 4.429 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.197      ;
; 4.442 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.184      ;
; 4.443 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.183      ;
; 4.491 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.135      ;
; 4.501 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.414     ; 3.121      ;
; 4.609 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.414     ; 3.013      ;
; 4.618 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 3.008      ;
; 4.621 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 3.013      ;
; 4.651 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 2.975      ;
; 4.656 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 2.970      ;
; 4.713 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.929      ;
; 4.717 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.925      ;
; 4.748 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.414     ; 2.874      ;
; 4.762 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.880      ;
; 4.831 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.811      ;
; 4.842 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.800      ;
; 4.849 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.793      ;
; 4.870 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.414     ; 2.752      ;
; 4.885 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.757      ;
; 4.897 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.737      ;
; 4.903 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.739      ;
; 4.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.410     ; 2.691      ;
; 4.961 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.681      ;
; 4.968 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.674      ;
; 4.973 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.681      ;
; 5.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.607      ;
; 5.054 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.414     ; 2.568      ;
; 5.120 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.519      ;
; 5.148 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.506      ;
; 5.191 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.448      ;
; 5.206 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.448      ;
; 5.238 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.414     ; 2.384      ;
; 5.257 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.397      ;
; 5.276 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.378      ;
; 5.301 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.338      ;
; 5.332 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.322      ;
; 5.362 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.277      ;
; 5.391 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.248      ;
; 5.459 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.195      ;
; 5.461 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.178      ;
; 5.480 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.174      ;
; 5.485 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.169      ;
; 5.518 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.136      ;
; 5.542 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.097      ;
; 5.572 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 2.067      ;
; 5.641 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.013      ;
; 5.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 1.902      ;
; 5.777 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.397     ; 1.862      ;
; 5.835 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 1.818      ;
; 6.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[2]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.005      ; 14.001     ;
; 6.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.005      ; 14.001     ;
; 6.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[29]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.005      ; 14.001     ;
; 6.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.005      ; 14.001     ;
; 6.040 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.005      ; 14.001     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[23]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[16]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[17]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[26]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[18]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[24]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 13.963     ;
; 6.124 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mem_stall                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 13.886     ;
; 6.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[2]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.764     ;
; 6.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.764     ;
; 6.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[29]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.764     ;
; 6.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.764     ;
; 6.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.764     ;
; 6.297 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[2]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.745     ;
; 6.297 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.745     ;
; 6.297 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[29]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.745     ;
; 6.297 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.745     ;
; 6.297 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.006      ; 13.745     ;
; 6.308 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[2]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.743     ;
; 6.308 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.743     ;
; 6.308 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[29]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.743     ;
; 6.308 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.743     ;
; 6.308 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 13.743     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[6]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[7]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[20]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[12]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[21]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[0]~reg0                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[25]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.003      ; 13.719     ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[23]~reg0                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 13.726     ;
+-------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                      ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.155 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 4.900      ;
; 5.347 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.064      ;
; 5.347 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.064      ;
; 5.347 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.064      ;
; 5.389 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.022      ;
; 5.389 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.022      ;
; 5.389 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.022      ;
; 5.429 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 4.626      ;
; 5.430 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 4.625      ;
; 5.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.932      ;
; 5.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.932      ;
; 5.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.932      ;
; 5.544 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.867      ;
; 5.544 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.867      ;
; 5.544 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.867      ;
; 5.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.866      ;
; 5.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.866      ;
; 5.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.866      ;
; 5.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.866      ;
; 5.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.866      ;
; 5.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.825      ;
; 5.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.825      ;
; 5.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.825      ;
; 5.593 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.824      ;
; 5.593 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.824      ;
; 5.593 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.824      ;
; 5.593 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.824      ;
; 5.593 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.824      ;
; 5.614 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.797      ;
; 5.614 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.797      ;
; 5.614 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.797      ;
; 5.679 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.732      ;
; 5.679 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.732      ;
; 5.679 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.732      ;
; 5.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.734      ;
; 5.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.734      ;
; 5.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.734      ;
; 5.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.734      ;
; 5.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.734      ;
; 5.706 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 4.349      ;
; 5.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.669      ;
; 5.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.669      ;
; 5.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.669      ;
; 5.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.669      ;
; 5.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.669      ;
; 5.765 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.659      ;
; 5.765 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.659      ;
; 5.765 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.659      ;
; 5.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.627      ;
; 5.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.627      ;
; 5.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.627      ;
; 5.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.627      ;
; 5.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.627      ;
; 5.806 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.619      ;
; 5.806 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.619      ;
; 5.806 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.619      ;
; 5.806 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.619      ;
; 5.806 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.619      ;
; 5.807 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.617      ;
; 5.807 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.617      ;
; 5.807 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.617      ;
; 5.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.599      ;
; 5.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.599      ;
; 5.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 6.599      ;
; 5.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.599      ;
; 5.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.599      ;
; 5.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.599      ;
; 5.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.599      ;
; 5.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.599      ;
; 5.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.577      ;
; 5.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.577      ;
; 5.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.577      ;
; 5.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.577      ;
; 5.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.577      ;
; 5.871 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.018      ; 4.183      ;
; 5.872 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.018      ; 4.182      ;
; 5.874 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.018      ; 4.180      ;
; 5.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.534      ;
; 5.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.534      ;
; 5.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.534      ;
; 5.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.534      ;
; 5.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.381      ; 6.534      ;
; 5.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.527      ;
; 5.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.527      ;
; 5.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.527      ;
; 5.938 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.487      ;
; 5.938 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.487      ;
; 5.938 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.487      ;
; 5.938 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.487      ;
; 5.938 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.487      ;
; 5.962 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.462      ;
; 5.962 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.462      ;
; 5.962 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.462      ;
; 6.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.422      ;
; 6.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.422      ;
; 6.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.422      ;
; 6.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.422      ;
; 6.003 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.389      ; 6.422      ;
; 6.004 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.420      ;
; 6.004 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.388      ; 6.420      ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 34.218 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 5.817      ;
; 34.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 5.696      ;
; 34.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 5.654      ;
; 34.414 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 5.624      ;
; 34.544 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 5.492      ;
; 34.586 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 5.453      ;
; 34.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 5.371      ;
; 34.727 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 5.307      ;
; 34.734 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 5.303      ;
; 34.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 5.240      ;
; 34.930 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 5.107      ;
; 34.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 5.094      ;
; 34.984 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 5.053      ;
; 35.053 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.982      ;
; 35.062 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.974      ;
; 35.106 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.932      ;
; 35.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.797      ;
; 35.266 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.770      ;
; 35.268 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 4.769      ;
; 35.301 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.737      ;
; 35.414 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.624      ;
; 35.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.603      ;
; 35.493 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.543      ;
; 35.615 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.423      ;
; 35.627 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 4.412      ;
; 35.698 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.337      ;
; 35.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 4.318      ;
; 35.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.321      ;
; 35.763 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.273      ;
; 35.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.216      ;
; 35.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 4.212      ;
; 35.839 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.197      ;
; 35.918 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.120      ;
; 35.959 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.077      ;
; 35.963 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 4.077      ;
; 35.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.065      ;
; 36.066 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.970      ;
; 36.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 3.973      ;
; 36.164 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 3.876      ;
; 36.207 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.827      ;
; 36.226 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.808      ;
; 36.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.794      ;
; 36.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.792      ;
; 36.261 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 3.772      ;
; 36.269 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.767      ;
; 36.278 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.757      ;
; 36.312 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.726      ;
; 36.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 3.712      ;
; 36.363 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.673      ;
; 36.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.668      ;
; 36.383 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.651      ;
; 36.400 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.636      ;
; 36.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.614      ;
; 36.440 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.597      ;
; 36.441 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.595      ;
; 36.447 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.591      ;
; 36.457 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.579      ;
; 36.508 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.530      ;
; 36.542 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.494      ;
; 36.571 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.467      ;
; 36.572 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.464      ;
; 36.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.451      ;
; 36.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.399      ;
; 36.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.284      ;
; 36.770 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 3.262      ;
; 36.781 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.257      ;
; 36.787 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.247      ;
; 36.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.238      ;
; 36.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.220      ;
; 36.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.208      ;
; 36.955 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.081      ;
; 36.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.071      ;
; 36.974 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.062      ;
; 36.985 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.049      ;
; 36.997 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.041      ;
; 37.029 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.007      ;
; 37.035 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.001      ;
; 37.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.951      ;
; 37.098 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.938      ;
; 37.105 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.929      ;
; 37.177 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.857      ;
; 37.186 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.852      ;
; 37.225 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.811      ;
; 37.267 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.769      ;
; 37.305 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 2.728      ;
; 37.306 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.732      ;
; 37.309 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.725      ;
; 37.324 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.714      ;
; 37.344 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.692      ;
; 37.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.677      ;
; 37.373 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.661      ;
; 37.399 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.639      ;
; 37.471 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.565      ;
; 37.476 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.558      ;
; 37.548 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 2.492      ;
; 37.592 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.444      ;
; 37.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.441      ;
; 37.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.416      ;
; 37.683 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.351      ;
; 37.862 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.172      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


=======
; set_max_skew ; 0.061 ; 0.500         ; 0.439       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.364     ; 3.929      ;
; 4.022 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.373     ; 3.641      ;
; 4.143 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 3.510      ;
; 4.181 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.478      ;
; 4.214 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.373     ; 3.449      ;
; 4.324 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.370     ; 3.342      ;
; 4.346 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.313      ;
; 4.357 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.302      ;
; 4.366 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.388     ; 3.282      ;
; 4.374 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.373     ; 3.289      ;
; 4.396 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.262      ;
; 4.410 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 3.234      ;
; 4.443 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.215      ;
; 4.448 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                                                                                                                                             ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.383     ; 3.205      ;
; 4.467 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.191      ;
; 4.478 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.370     ; 3.188      ;
; 4.493 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.165      ;
; 4.493 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.166      ;
; 4.498 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.160      ;
; 4.519 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.140      ;
; 4.531 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.128      ;
; 4.531 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.127      ;
; 4.559 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.099      ;
; 4.561 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.373     ; 3.102      ;
; 4.565 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 3.092      ;
; 4.613 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.046      ;
; 4.628 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 3.030      ;
; 4.657 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 3.002      ;
; 4.662 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 2.997      ;
; 4.701 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.957      ;
; 4.704 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.954      ;
; 4.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.373     ; 2.919      ;
; 4.762 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 2.897      ;
; 4.799 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.855      ;
; 4.807 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.847      ;
; 4.817 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 2.840      ;
; 4.871 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.787      ;
; 4.894 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 2.765      ;
; 4.897 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 2.762      ;
; 4.903 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.755      ;
; 4.923 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 2.736      ;
; 4.930 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.726      ;
; 4.931 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.727      ;
; 4.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 2.719      ;
; 4.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.712      ;
; 4.943 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 2.714      ;
; 4.949 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 2.708      ;
; 4.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.685      ;
; 5.067 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 2.590      ;
; 5.079 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.579      ;
; 5.103 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.555      ;
; 5.104 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.378     ; 2.554      ;
; 5.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.406      ;
; 5.273 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.100      ; 14.792     ;
; 5.283 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.371      ;
; 5.298 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.377     ; 2.361      ;
; 5.304 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.350      ;
; 5.310 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 2.346      ;
; 5.326 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.379     ; 2.331      ;
; 5.389 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.265      ;
; 5.404 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.382     ; 2.250      ;
; 5.493 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.100      ; 14.572     ;
; 5.597 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.097      ; 14.465     ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.456     ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.456     ;
; 5.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.456     ;
; 5.621 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.100      ; 14.444     ;
; 5.659 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[6]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.089      ; 14.395     ;
; 5.725 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.097      ; 14.337     ;
; 5.756 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[5]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.086      ; 14.295     ;
; 5.768 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.100      ; 14.297     ;
; 5.805 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[7]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.089      ; 14.249     ;
; 5.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.236     ;
; 5.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.236     ;
; 5.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.236     ;
; 5.849 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.100      ; 14.216     ;
; 5.924 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[10] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.097      ; 14.138     ;
; 5.933 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 14.129     ;
; 5.933 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 14.129     ;
; 5.933 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.026      ; 14.129     ;
; 5.957 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.108     ;
; 5.957 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.108     ;
; 5.957 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 14.108     ;
; 5.987 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.089      ; 14.067     ;
; 5.990 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.097      ; 14.072     ;
; 5.990 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_dc_victim_module:nios_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ram_block1a0~portb_re_reg ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.089      ; 14.064     ;
; 5.995 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[6]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 14.059     ;
; 5.995 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[6]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 14.059     ;
; 5.995 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[6]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 14.059     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[7]~reg0                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[25]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[8]~reg0                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[9]~reg0                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[10]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[11]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[13]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.020 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[12]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.014      ; 14.030     ;
; 6.024 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_tag_field[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_writedata[26]~reg0                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 14.028     ;
+-------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                         ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.576      ;
; 4.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.576      ;
; 4.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.576      ;
; 4.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.576      ;
; 4.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.576      ;
; 4.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.576      ;
; 4.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.576      ;
; 4.893 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.529      ;
; 4.893 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.529      ;
; 4.893 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.529      ;
; 4.893 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.529      ;
; 4.893 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.529      ;
; 4.893 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.529      ;
; 4.893 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.529      ;
; 4.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.443      ;
; 4.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.443      ;
; 4.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.443      ;
; 4.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.443      ;
; 4.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.443      ;
; 4.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.443      ;
; 4.979 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.443      ;
; 5.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.325      ;
; 5.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.325      ;
; 5.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.301      ;
; 5.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.301      ;
; 5.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.301      ;
; 5.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.301      ;
; 5.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.301      ;
; 5.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.301      ;
; 5.121 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.386      ; 7.301      ;
; 5.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.285      ;
; 5.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.285      ;
; 5.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.285      ;
; 5.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.285      ;
; 5.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.285      ;
; 5.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.285      ;
; 5.128 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.285      ;
; 5.129 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.297      ;
; 5.129 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.297      ;
; 5.129 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.297      ;
; 5.129 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.297      ;
; 5.129 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.297      ;
; 5.129 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.297      ;
; 5.131 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 7.287      ;
; 5.131 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 7.287      ;
; 5.133 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.278      ;
; 5.133 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.278      ;
; 5.141 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.282      ;
; 5.141 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.282      ;
; 5.141 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.282      ;
; 5.141 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.282      ;
; 5.141 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.282      ;
; 5.141 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.282      ;
; 5.171 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.255      ;
; 5.176 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.250      ;
; 5.176 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.250      ;
; 5.176 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.250      ;
; 5.176 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.250      ;
; 5.176 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.250      ;
; 5.176 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.250      ;
; 5.178 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 7.240      ;
; 5.178 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 7.240      ;
; 5.180 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.233      ;
; 5.180 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.233      ;
; 5.180 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.233      ;
; 5.180 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.233      ;
; 5.180 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.233      ;
; 5.180 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.233      ;
; 5.180 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.233      ;
; 5.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.235      ;
; 5.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.235      ;
; 5.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.235      ;
; 5.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.235      ;
; 5.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.235      ;
; 5.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.235      ;
; 5.218 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.208      ;
; 5.219 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.192      ;
; 5.219 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.375      ; 7.192      ;
; 5.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.164      ;
; 5.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.164      ;
; 5.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.164      ;
; 5.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.164      ;
; 5.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.164      ;
; 5.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.164      ;
; 5.264 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 7.154      ;
; 5.264 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.382      ; 7.154      ;
; 5.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.143      ;
; 5.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.143      ;
; 5.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.143      ;
; 5.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.143      ;
; 5.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.143      ;
; 5.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.143      ;
; 5.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.377      ; 7.143      ;
; 5.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.149      ;
; 5.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.149      ;
; 5.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.149      ;
; 5.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.149      ;
; 5.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.149      ;
; 5.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.387      ; 7.149      ;
; 5.304 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.390      ; 7.122      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


>>>>>>> origin/master
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
<<<<<<< HEAD
; 35.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 4.927      ;
; 35.116 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 4.909      ;
; 35.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 4.783      ;
; 35.287 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 4.736      ;
; 35.428 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 4.610      ;
; 35.453 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 4.568      ;
; 35.537 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 4.488      ;
; 35.763 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 4.275      ;
; 35.768 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 4.269      ;
; 35.939 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.007      ; 4.104      ;
; 35.961 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.010      ; 4.085      ;
; 35.978 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 4.060      ;
; 35.986 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 4.050      ;
; 35.995 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 4.043      ;
; 36.009 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 4.027      ;
; 36.061 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 3.983      ;
; 36.069 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.010      ; 3.977      ;
; 36.072 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.968      ;
; 36.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.936      ;
; 36.103 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.918      ;
; 36.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.888      ;
; 36.162 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.878      ;
; 36.166 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.870      ;
; 36.199 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.839      ;
; 36.220 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.818      ;
; 36.230 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.810      ;
; 36.275 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 3.748      ;
; 36.300 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.736      ;
; 36.313 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.725      ;
; 36.318 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.720      ;
; 36.318 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.720      ;
; 36.321 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.715      ;
; 36.331 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 3.713      ;
; 36.332 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.702      ;
; 36.344 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.692      ;
; 36.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.645      ;
; 36.394 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.640      ;
; 36.394 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.640      ;
; 36.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.639      ;
; 36.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.630      ;
; 36.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.630      ;
; 36.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.616      ;
; 36.448 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 3.594      ;
; 36.476 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.562      ;
; 36.476 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.562      ;
; 36.485 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.554      ;
; 36.491 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.549      ;
; 36.497 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 3.528      ;
; 36.536 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.498      ;
; 36.548 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.492      ;
; 36.557 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.477      ;
; 36.559 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.481      ;
; 36.598 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.440      ;
; 36.613 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.425      ;
; 36.617 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.422      ;
; 36.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.418      ;
; 36.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.401      ;
; 36.660 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.376      ;
; 36.698 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.338      ;
; 36.712 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.328      ;
; 36.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.314      ;
; 36.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.316      ;
; 36.728 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.308      ;
; 36.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 3.297      ;
; 36.765 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 3.279      ;
; 36.780 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.260      ;
; 36.792 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.244      ;
; 36.794 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.244      ;
; 36.794 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.244      ;
; 36.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.223      ;
; 36.840 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.200      ;
; 36.878 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.162      ;
; 36.882 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.154      ;
; 36.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.143      ;
; 36.932 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.104      ;
; 36.937 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.097      ;
; 36.941 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.096      ;
; 36.944 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.094      ;
; 36.955 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.079      ;
; 36.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.048      ;
; 36.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.046      ;
; 37.020 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 3.014      ;
; 37.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.010      ; 3.024      ;
; 37.034 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.004      ;
; 37.056 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.978      ;
; 37.058 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 2.986      ;
; 37.061 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.975      ;
; 37.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.968      ;
; 37.078 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.958      ;
; 37.098 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.942      ;
; 37.102 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.936      ;
; 37.103 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.938      ;
; 37.103 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.931      ;
; 37.112 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.924      ;
; 37.115 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.926      ;
; 37.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.896      ;
; 37.146 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.890      ;
; 37.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.886      ;
; 37.161 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.873      ;
; 37.166 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 2.868      ;
=======
; 35.180 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.018     ; 4.838      ;
; 35.247 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.018     ; 4.771      ;
; 35.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 4.653      ;
; 35.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 4.396      ;
; 35.653 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 4.372      ;
; 35.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.013      ; 4.154      ;
; 36.054 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.967      ;
; 36.055 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.984      ;
; 36.187 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 3.838      ;
; 36.190 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.849      ;
; 36.321 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.700      ;
; 36.439 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.597      ;
; 36.463 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.558      ;
; 36.480 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 3.552      ;
; 36.485 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.553      ;
; 36.498 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.538      ;
; 36.499 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.522      ;
; 36.540 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.499      ;
; 36.541 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.495      ;
; 36.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.009      ; 3.452      ;
; 36.633 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.403      ;
; 36.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.376      ;
; 36.675 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.364      ;
; 36.726 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.317      ;
; 36.754 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 3.284      ;
; 36.784 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.259      ;
; 36.861 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.182      ;
; 36.886 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.157      ;
; 36.889 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.009      ; 3.156      ;
; 36.902 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 3.139      ;
; 36.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.007      ; 3.124      ;
; 36.924 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.112      ;
; 36.925 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.108      ;
; 36.932 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.101      ;
; 36.936 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.100      ;
; 36.943 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.093      ;
; 36.944 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.011      ; 3.103      ;
; 36.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.088      ;
; 36.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 3.067      ;
; 36.970 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.011      ; 3.077      ;
; 36.983 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.053      ;
; 36.984 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.049      ;
; 36.985 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.051      ;
; 36.987 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.013      ; 3.062      ;
; 36.991 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.045      ;
; 36.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.034      ;
; 37.003 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 3.029      ;
; 37.004 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.036      ;
; 37.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 3.032      ;
; 37.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 3.025      ;
; 37.051 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.989      ;
; 37.080 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.952      ;
; 37.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.930      ;
; 37.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.930      ;
; 37.113 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.013      ; 2.936      ;
; 37.118 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.918      ;
; 37.119 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.914      ;
; 37.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.916      ;
; 37.123 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.917      ;
; 37.124 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.915      ;
; 37.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.908      ;
; 37.150 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.883      ;
; 37.151 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.885      ;
; 37.168 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.872      ;
; 37.169 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.871      ;
; 37.208 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.828      ;
; 37.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.824      ;
; 37.223 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.011      ; 2.824      ;
; 37.227 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.813      ;
; 37.244 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.792      ;
; 37.245 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.795      ;
; 37.285 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.748      ;
; 37.289 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.744      ;
; 37.292 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.749      ;
; 37.304 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.736      ;
; 37.325 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.016      ; 2.727      ;
; 37.344 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.689      ;
; 37.356 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.677      ;
; 37.362 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.678      ;
; 37.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.659      ;
; 37.381 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.659      ;
; 37.403 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.637      ;
; 37.405 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.631      ;
; 37.409 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.630      ;
; 37.415 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.624      ;
; 37.434 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.595      ;
; 37.462 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.009      ; 2.583      ;
; 37.470 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.566      ;
; 37.477 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.559      ;
; 37.488 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.544      ;
; 37.489 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.540      ;
; 37.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.547      ;
; 37.501 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.528      ;
; 37.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.013      ; 2.536      ;
; 37.521 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.515      ;
; 37.565 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.467      ;
; 37.597 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.439      ;
; 37.599 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.437      ;
; 37.618 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 2.415      ;
; 37.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.410      ;
>>>>>>> origin/master
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 35.426 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.612      ;
; 35.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.525      ;
; 35.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.403      ;
; 35.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.161      ;
; 35.877 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.159      ;
; 35.891 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 4.150      ;
; 35.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.122      ;
; 35.920 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.118      ;
; 35.978 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 4.063      ;
; 36.012 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 4.021      ;
; 36.031 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.007      ;
; 36.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.006      ;
; 36.033 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 4.005      ;
; 36.103 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.933      ;
; 36.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.907      ;
; 36.153 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.885      ;
; 36.272 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.764      ;
; 36.359 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.677      ;
; 36.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.657      ;
; 36.379 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.655      ;
; 36.382 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.654      ;
; 36.385 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.656      ;
; 36.403 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.636      ;
; 36.403 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.631      ;
; 36.405 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.634      ;
; 36.405 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.629      ;
; 36.410 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.628      ;
; 36.416 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.618      ;
; 36.418 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.618      ;
; 36.424 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.612      ;
; 36.434 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.602      ;
; 36.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.597      ;
; 36.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.592      ;
; 36.453 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.584      ;
; 36.463 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.573      ;
; 36.497 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.541      ;
; 36.514 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.517      ;
; 36.517 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.521      ;
; 36.525 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.511      ;
; 36.527 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.509      ;
; 36.533 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.503      ;
; 36.540 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.496      ;
; 36.540 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.491      ;
; 36.559 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.477      ;
; 36.560 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.476      ;
; 36.561 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 3.472      ;
; 36.561 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.475      ;
; 36.564 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.472      ;
; 36.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.451      ;
; 36.604 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.434      ;
; 36.620 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.421      ;
; 36.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.378      ;
; 36.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.376      ;
; 36.662 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 3.371      ;
; 36.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.366      ;
; 36.674 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.364      ;
; 36.681 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.357      ;
; 36.695 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.339      ;
; 36.742 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.296      ;
; 36.793 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.238      ;
; 36.812 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.224      ;
; 36.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.222      ;
; 36.904 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 3.134      ;
; 36.921 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.114      ;
; 36.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.090      ;
; 36.947 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.088      ;
; 36.948 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.088      ;
; 36.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.066      ;
; 36.985 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.051      ;
; 37.050 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.986      ;
; 37.080 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.956      ;
; 37.081 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.957      ;
; 37.082 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.954      ;
; 37.083 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 2.950      ;
; 37.087 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.949      ;
; 37.102 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.936      ;
; 37.103 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.935      ;
; 37.104 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.934      ;
; 37.119 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.917      ;
; 37.159 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.877      ;
; 37.184 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.852      ;
; 37.200 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.835      ;
; 37.217 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 2.816      ;
; 37.296 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 2.737      ;
; 37.297 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.741      ;
; 37.376 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.662      ;
; 37.490 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.547      ;
; 37.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.524      ;
; 37.598 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.439      ;
; 37.644 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.395      ;
; 37.896 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.138      ;
; 38.000 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.036      ;
; 38.034 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.002      ;
; 38.044 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.996      ;
; 38.058 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.976      ;
; 38.100 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.939      ;
; 38.141 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.895      ;
; 38.154 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.880      ;
; 38.211 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.825      ;
; 38.289 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.748      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                      ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; inst13                                                                                                               ; inst13                                                                       ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.699      ; 0.657      ;
; -2.558 ; inst13                                                                                                               ; inst13                                                                       ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.699      ; 0.657      ;
<<<<<<< HEAD
; -1.862 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.789      ;
; -1.862 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.789      ;
; -1.860 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.791      ;
; -1.859 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.792      ;
; -1.858 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.793      ;
; -1.858 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.793      ;
; -1.757 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.894      ;
; -1.752 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.899      ;
; -1.749 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.902      ;
; -1.739 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.385      ; 0.912      ;
; -1.695 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.954      ;
; -1.695 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.954      ;
; -1.669 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.980      ;
; -1.664 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.985      ;
; -1.660 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.989      ;
; -1.660 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.989      ;
; -1.659 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.990      ;
; -1.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.993      ;
; -1.655 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.994      ;
; -1.654 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.995      ;
; -1.651 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 0.998      ;
; -1.524 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 1.125      ;
; -1.520 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 1.129      ;
; -1.513 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 1.136      ;
; -1.513 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 1.136      ;
; -1.277 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.383      ; 1.372      ;
; -1.046 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.366      ; 1.586      ;
; -0.972 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.431      ; 1.725      ;
; -0.887 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 1.798      ;
; -0.837 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.431      ; 1.860      ;
; -0.761 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.431      ; 1.936      ;
; -0.688 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 1.997      ;
; -0.652 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.042      ;
; -0.641 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.044      ;
; -0.638 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[2]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.056      ;
; -0.627 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.051      ;
; -0.623 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.071      ;
; -0.601 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.077      ;
; -0.560 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.131      ;
; -0.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.172      ;
; -0.500 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.191      ;
; -0.445 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.240      ;
; -0.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.265      ;
; -0.424 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.261      ;
; -0.420 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.265      ;
; -0.420 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.271      ;
; -0.362 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.329      ;
; -0.324 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.354      ;
; -0.234 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.457      ;
; -0.232 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.459      ;
; -0.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.506      ;
; -0.158 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.527      ;
; -0.111 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.425      ; 2.580      ;
; -0.097 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.362      ; 2.531      ;
; -0.050 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.419      ; 2.635      ;
; -0.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.363      ; 2.618      ;
; 0.049  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.710      ;
; 0.128  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.806      ;
; 0.128  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.362      ; 2.756      ;
; 0.162  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.840      ;
; 0.334  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.358      ; 2.958      ;
=======
; -1.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.596      ;
; -1.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.596      ;
; -1.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.596      ;
; -1.035 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.610      ;
; -1.033 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.612      ;
; -0.995 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.650      ;
; -0.994 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.651      ;
; -0.909 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.384      ; 1.741      ;
; -0.903 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.742      ;
; -0.902 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.743      ;
; -0.896 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[2]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.387      ; 1.757      ;
; -0.872 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.773      ;
; -0.871 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.774      ;
; -0.862 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.783      ;
; -0.861 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.784      ;
; -0.822 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.823      ;
; -0.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 1.826      ;
; -0.801 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.384      ; 1.849      ;
; -0.542 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.388      ; 2.112      ;
; -0.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.374      ; 2.161      ;
; -0.476 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.379      ; 2.169      ;
; -0.356 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[0]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.364      ; 2.274      ;
; -0.308 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.361      ;
; -0.297 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.403      ; 2.372      ;
; -0.292 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[1]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.364      ; 2.338      ;
; -0.268 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.410      ;
; -0.268 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.410      ;
; -0.264 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.410      ;
; -0.250 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.426      ;
; -0.182 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.489      ;
; -0.096 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.376      ; 2.546      ;
; -0.021 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.371      ; 2.616      ;
; 0.001  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.415      ; 2.682      ;
; 0.002  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.415      ; 2.683      ;
; 0.026  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.371      ; 2.663      ;
; 0.037  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.716      ;
; 0.050  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.728      ;
; 0.060  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.738      ;
; 0.060  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.738      ;
; 0.060  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.736      ;
; 0.068  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.747      ;
; 0.116  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.794      ;
; 0.117  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.412      ; 2.795      ;
; 0.149  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.373      ; 2.788      ;
; 0.155  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.373      ; 2.794      ;
; 0.163  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.405      ; 2.834      ;
; 0.169  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.415      ; 2.850      ;
; 0.170  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[2]    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.367      ; 2.803      ;
; 0.172  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.415      ; 2.853      ;
; 0.292  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.409      ; 2.967      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
>>>>>>> origin/master
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk  ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                         ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                          ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk  ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
<<<<<<< HEAD
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[3]                                               ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[3]       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H                                              ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[0]                                               ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[0]       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|Idle_H                                                        ; Video_Controller800x480:inst4|GraphicsController:inst2|Idle_H                ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state                                               ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
=======
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H                                              ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[0]                                               ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[0]       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|Idle_H                                                        ; Video_Controller800x480:inst4|GraphicsController:inst2|Idle_H                ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[3]                                               ; Video_Controller800x480:inst4|GraphicsController:inst2|CurrentState[3]       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state                                               ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]                                                     ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]             ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
>>>>>>> origin/master
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state                                               ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state       ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
<<<<<<< HEAD
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]                                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]              ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                                                            ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                    ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReady                                                           ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReady                   ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady                                                           ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady                   ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
=======
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxParity                                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxParity                  ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxPErr                                                            ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxPErr                    ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity                                                           ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity                   ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxPErr                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxPErr                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxParity                                                          ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxParity                  ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxPErr                                                            ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxPErr                    ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                                                           ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                   ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady                                                            ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady                    ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                                                             ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReq                     ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady                                                           ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxReady                   ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                                                              ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReq                      ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                                                            ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxReady                    ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]                                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]               ; clock50Mhz                                                    ; clock50Mhz  ; 0.000        ; 0.000      ; 0.657      ;
>>>>>>> origin/master
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.096      ;
<<<<<<< HEAD
; 1.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.330      ;
; 1.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.507      ;
; 1.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.853      ;
; 1.655 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 1.917      ;
; 1.908 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.172      ;
; 1.958 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.226      ;
; 2.087 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.351      ;
; 2.090 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.358      ;
; 2.093 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.361      ;
; 2.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.416      ;
; 2.177 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.441      ;
; 2.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.444      ;
; 2.205 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.471      ;
; 2.222 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 2.492      ;
; 2.225 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 2.495      ;
; 2.257 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.525      ;
; 2.260 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.528      ;
; 2.294 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.558      ;
; 2.299 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.565      ;
; 2.314 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.580      ;
; 2.358 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.626      ;
; 2.366 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.632      ;
; 2.397 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.661      ;
; 2.409 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.677      ;
; 2.426 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.692      ;
; 2.446 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.714      ;
; 2.461 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.729      ;
; 2.461 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.725      ;
; 2.465 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 2.728      ;
; 2.468 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 2.738      ;
; 2.471 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 2.741      ;
; 2.481 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.747      ;
; 2.503 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.769      ;
; 2.581 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.849      ;
; 2.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.857      ;
; 2.605 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.871      ;
; 2.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.929      ;
; 2.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.938      ;
; 2.685 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.951      ;
; 2.692 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.960      ;
; 2.741 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.007      ;
; 2.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.049      ;
; 2.799 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.065      ;
; 2.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.081      ;
; 2.838 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.104      ;
; 2.857 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.123      ;
; 2.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.208      ;
; 2.970 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.238      ;
; 2.983 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.247      ;
; 2.989 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.257      ;
; 3.000 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 3.262      ;
; 3.005 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.271      ;
; 3.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.285      ;
; 3.020 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.284      ;
; 3.024 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.290      ;
; 3.042 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.310      ;
; 3.109 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 3.379      ;
; 3.112 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 3.382      ;
; 3.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.399      ;
; 3.186 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.454      ;
; 3.193 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.459      ;
; 3.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.475      ;
; 3.216 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.484      ;
; 3.235 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.503      ;
; 3.279 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.545      ;
; 3.305 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.572      ;
; 3.308 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.575      ;
; 3.322 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.588      ;
; 3.323 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.591      ;
; 3.333 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.601      ;
; 3.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.636      ;
; 3.387 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.651      ;
; 3.407 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.673      ;
; 3.492 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.757      ;
; 3.509 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 3.772      ;
; 3.524 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.792      ;
; 3.529 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.794      ;
; 3.544 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.808      ;
; 3.563 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.827      ;
; 3.857 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 4.125      ;
; 3.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 4.144      ;
; 3.950 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.216      ;
; 4.006 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.272      ;
; 4.011 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 4.278      ;
; 4.053 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 4.318      ;
; 4.072 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 4.337      ;
; 4.139 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.405      ;
; 4.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 4.412      ;
; 4.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 4.445      ;
; 4.351 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 4.618      ;
; 4.382 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 4.649      ;
; 4.389 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 4.658      ;
; 4.469 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 4.737      ;
; 4.504 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.770      ;
; 4.596 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.862      ;
; 4.620 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 4.887      ;
; 4.708 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 4.974      ;
=======
; 0.836 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.102      ;
; 1.041 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.308      ;
; 1.185 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.451      ;
; 1.329 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.595      ;
; 1.481 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.748      ;
; 1.559 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.825      ;
; 1.616 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.880      ;
; 1.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.895      ;
; 1.670 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.939      ;
; 1.712 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.976      ;
; 1.726 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.996      ;
; 1.736 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.002      ;
; 1.770 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.036      ;
; 1.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.093      ;
; 1.874 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.138      ;
; 2.057 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.323      ;
; 2.097 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.363      ;
; 2.126 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.395      ;
; 2.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.395      ;
; 2.157 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 2.428      ;
; 2.172 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.439      ;
; 2.255 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.524      ;
; 2.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.547      ;
; 2.299 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.567      ;
; 2.359 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.627      ;
; 2.453 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.721      ;
; 2.454 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.722      ;
; 2.455 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.723      ;
; 2.474 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 2.737      ;
; 2.479 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.745      ;
; 2.506 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.772      ;
; 2.532 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.800      ;
; 2.533 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.801      ;
; 2.534 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.802      ;
; 2.548 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.814      ;
; 2.553 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 2.816      ;
; 2.570 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.835      ;
; 2.572 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.838      ;
; 2.576 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.842      ;
; 2.582 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.848      ;
; 2.607 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.875      ;
; 2.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.875      ;
; 2.620 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.886      ;
; 2.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.934      ;
; 2.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.935      ;
; 2.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.936      ;
; 2.687 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.953      ;
; 2.687 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 2.950      ;
; 2.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.956      ;
; 2.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.983      ;
; 2.720 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.986      ;
; 2.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.027      ;
; 2.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.051      ;
; 2.799 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.066      ;
; 2.822 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.088      ;
; 2.823 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.088      ;
; 2.824 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.090      ;
; 2.849 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.114      ;
; 2.897 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.163      ;
; 2.900 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.168      ;
; 2.928 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.194      ;
; 2.934 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.200      ;
; 2.957 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.223      ;
; 2.958 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.224      ;
; 2.977 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.238      ;
; 3.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 3.336      ;
; 3.075 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.339      ;
; 3.087 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.355      ;
; 3.088 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.356      ;
; 3.105 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 3.374      ;
; 3.108 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 3.371      ;
; 3.112 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.376      ;
; 3.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.378      ;
; 3.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.397      ;
; 3.150 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.416      ;
; 3.176 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.442      ;
; 3.188 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.456      ;
; 3.189 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.457      ;
; 3.190 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.458      ;
; 3.202 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 3.471      ;
; 3.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 3.480      ;
; 3.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 3.472      ;
; 3.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.475      ;
; 3.210 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 3.481      ;
; 3.211 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 3.482      ;
; 3.211 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.477      ;
; 3.230 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.491      ;
; 3.235 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.501      ;
; 3.236 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.502      ;
; 3.256 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.517      ;
; 3.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.573      ;
; 3.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 3.575      ;
; 3.317 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.584      ;
; 3.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.592      ;
; 3.344 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.610      ;
; 3.346 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.612      ;
; 3.354 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 3.618      ;
>>>>>>> origin/master
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
<<<<<<< HEAD
; 1.102 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.368      ;
; 1.252 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.518      ;
; 1.392 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.659      ;
; 1.503 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.770      ;
; 1.514 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.780      ;
; 1.581 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.851      ;
; 1.595 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.861      ;
; 1.641 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.911      ;
; 1.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.935      ;
; 1.684 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.952      ;
; 1.704 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.968      ;
; 1.708 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.972      ;
; 1.783 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.051      ;
; 1.784 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.052      ;
; 1.787 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.055      ;
; 1.788 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.056      ;
; 1.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.083      ;
; 1.841 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.103      ;
; 1.846 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.108      ;
; 1.847 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.117      ;
; 1.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.138      ;
; 1.880 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.142      ;
; 1.887 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.155      ;
; 1.892 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.158      ;
; 1.894 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.156      ;
; 1.898 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.160      ;
; 1.926 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 2.193      ;
; 1.928 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.194      ;
; 1.931 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.197      ;
; 1.931 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.197      ;
; 1.950 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.218      ;
; 1.955 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.221      ;
; 1.956 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.222      ;
; 1.959 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.225      ;
; 1.973 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.239      ;
; 1.974 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.240      ;
; 1.978 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.244      ;
; 1.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.260      ;
; 2.059 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.325      ;
; 2.077 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.343      ;
; 2.102 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.366      ;
; 2.262 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.531      ;
; 2.299 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.565      ;
; 2.300 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.566      ;
; 2.302 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.568      ;
; 2.306 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.572      ;
; 2.329 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.595      ;
; 2.350 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.618      ;
; 2.413 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.679      ;
; 2.416 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.686      ;
; 2.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.689      ;
; 2.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.689      ;
; 2.424 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.690      ;
; 2.432 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.698      ;
; 2.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.703      ;
; 2.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.708      ;
; 2.446 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.712      ;
; 2.465 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.733      ;
; 2.466 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.734      ;
; 2.468 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.736      ;
; 2.484 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.008      ; 2.758      ;
; 2.501 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.763      ;
; 2.505 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.767      ;
; 2.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.780      ;
; 2.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.781      ;
; 2.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 2.783      ;
; 2.521 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.791      ;
; 2.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.792      ;
; 2.525 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.795      ;
; 2.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.796      ;
; 2.558 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.822      ;
; 2.570 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.834      ;
; 2.591 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.855      ;
; 2.604 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.868      ;
; 2.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.873      ;
; 2.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.886      ;
; 2.625 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.895      ;
; 2.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.906      ;
; 2.637 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.907      ;
; 2.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.909      ;
; 2.643 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.909      ;
; 2.655 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.926      ;
; 2.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.924      ;
; 2.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.938      ;
; 2.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.931      ;
; 2.671 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.935      ;
; 2.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.942      ;
; 2.714 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.978      ;
; 2.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 2.982      ;
; 2.748 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.010      ; 3.024      ;
; 2.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.008      ; 3.024      ;
; 2.782 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 3.046      ;
; 2.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 3.079      ;
; 2.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 3.096      ;
; 2.833 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 3.097      ;
; 2.838 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 3.104      ;
; 2.842 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 3.108      ;
; 2.906 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 3.174      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[7]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[7]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                            ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 5.469      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 5.472      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.566  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 5.477      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 4.567  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 5.478      ;
; 13.195 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.576      ;
; 13.195 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.576      ;
; 13.195 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.576      ;
; 13.195 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.576      ;
; 13.196 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 6.585      ;
; 13.196 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 6.585      ;
; 13.196 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 6.585      ;
; 13.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.600      ;
; 13.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.600      ;
; 13.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.600      ;
; 13.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.600      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.595      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 6.590      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.595      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.595      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 6.595      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 6.590      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 6.590      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 6.590      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 6.603      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 6.603      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 6.605      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 6.603      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 6.603      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 6.566      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 6.566      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 6.566      ;
; 13.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 6.566      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.583      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.583      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.575      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.575      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.583      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.583      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.575      ;
; 13.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.575      ;
; 13.221 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.105     ; 6.598      ;
; 13.221 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 6.578      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.593      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 6.573      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.588      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 6.568      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.593      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 6.573      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.593      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 6.573      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 6.593      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 6.573      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.588      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 6.568      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.588      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 6.568      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 6.588      ;
; 13.222 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 6.568      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.581      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 6.561      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.581      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 6.561      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.573      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 6.553      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.573      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 6.553      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.581      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 6.561      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.120     ; 6.581      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 6.561      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.573      ;
; 13.223 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 6.553      ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
=======
; 0.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.100      ;
; 0.938 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.204      ;
; 0.976 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.242      ;
; 1.109 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.375      ;
; 1.112 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.378      ;
; 1.113 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.379      ;
; 1.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.380      ;
; 1.243 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.509      ;
; 1.250 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.516      ;
; 1.251 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.517      ;
; 1.254 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.520      ;
; 1.255 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.522      ;
; 1.372 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.638      ;
; 1.375 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.645      ;
; 1.400 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.013      ; 1.679      ;
; 1.477 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.743      ;
; 1.481 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.747      ;
; 1.504 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.770      ;
; 1.504 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.770      ;
; 1.506 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.772      ;
; 1.510 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.780      ;
; 1.521 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.787      ;
; 1.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.788      ;
; 1.523 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.789      ;
; 1.524 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.013      ; 1.803      ;
; 1.537 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.803      ;
; 1.596 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 1.858      ;
; 1.660 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.926      ;
; 1.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.938      ;
; 1.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.949      ;
; 1.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.949      ;
; 1.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.945      ;
; 1.681 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.951      ;
; 1.707 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.973      ;
; 1.738 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.000      ;
; 1.781 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.044      ;
; 1.789 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.052      ;
; 1.793 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.056      ;
; 1.811 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.077      ;
; 1.819 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.089      ;
; 1.840 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.106      ;
; 1.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.111      ;
; 1.851 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.121      ;
; 1.851 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.121      ;
; 1.853 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.123      ;
; 1.863 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.129      ;
; 1.943 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.213      ;
; 1.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.215      ;
; 1.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.216      ;
; 1.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.212      ;
; 1.947 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.217      ;
; 1.948 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.218      ;
; 1.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.221      ;
; 1.964 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.230      ;
; 1.964 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.230      ;
; 1.966 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.232      ;
; 1.984 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.250      ;
; 1.997 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.268      ;
; 2.005 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.267      ;
; 2.008 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.278      ;
; 2.038 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.304      ;
; 2.046 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.013      ; 2.325      ;
; 2.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.348      ;
; 2.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.348      ;
; 2.087 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.350      ;
; 2.088 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.357      ;
; 2.094 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.363      ;
; 2.096 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.362      ;
; 2.102 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.373      ;
; 2.126 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.392      ;
; 2.148 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.410      ;
; 2.152 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.415      ;
; 2.152 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.415      ;
; 2.154 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 2.417      ;
; 2.158 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.428      ;
; 2.179 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.441      ;
; 2.205 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.467      ;
; 2.257 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.013      ; 2.536      ;
; 2.269 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.007     ; 2.528      ;
; 2.274 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.009      ; 2.549      ;
; 2.276 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.547      ;
; 2.281 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.007     ; 2.540      ;
; 2.282 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.004     ; 2.544      ;
; 2.293 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.559      ;
; 2.300 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.566      ;
; 2.308 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.009      ; 2.583      ;
; 2.323 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 2.594      ;
; 2.336 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.007     ; 2.595      ;
; 2.354 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 2.627      ;
; 2.354 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.624      ;
; 2.355 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.624      ;
; 2.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.007      ; 2.634      ;
; 2.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 2.630      ;
; 2.365 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.635      ;
; 2.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 2.641      ;
; 2.393 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 2.659      ;
; 2.413 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.009      ; 2.688      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.293  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 5.743      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 4.294  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 5.740      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.630 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 6.362      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.631 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_mult_cell:the_nios_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 6.357      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.038      ; 6.173      ;
; 13.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.034      ; 6.168      ;
; 13.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.034      ; 6.168      ;
; 13.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.034      ; 6.168      ;
; 13.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.034      ; 6.168      ;
+--------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
>>>>>>> origin/master


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50Mhz'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
<<<<<<< HEAD
; 17.359 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ReadRR                                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.684      ;
; 17.442 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.609      ;
; 17.442 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.609      ;
; 17.711 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 2.318      ;
; 17.711 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 2.318      ;
; 17.711 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.007     ; 2.318      ;
; 17.733 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.311      ;
; 17.733 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.311      ;
; 17.735 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.019      ; 2.320      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.736 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.307      ;
; 17.737 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 2.307      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.743 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.315      ;
; 17.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.294      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.751 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 2.307      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.954 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 2.089      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.021     ; 2.039      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[6]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[5]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[4]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[3]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.984 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.073      ;
; 17.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 2.027      ;
; 17.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 2.027      ;
; 17.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 2.027      ;
; 17.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 2.027      ;
; 17.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 2.027      ;
; 17.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 2.027      ;
; 17.987 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 2.027      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
; 17.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 2.066      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50Mhz'                                                                                                                                                           ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.306      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.052 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.318      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.494      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|WriteTR                    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxReq        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxEmp        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.227 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.493      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.500      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.500      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.500      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.500      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.500      ;
; 1.235 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.500      ;
; 1.237 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|WriteTR                     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.015      ; 1.518      ;
; 1.237 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.015      ; 1.518      ;
; 1.237 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.015      ; 1.518      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[2]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[6] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[5] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[4]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[4] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[3]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[3] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.248 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[0] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 1.507      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel0    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel1    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.716      ;
; 1.454 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.719      ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                   ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.786 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.033      ;
; 1.786 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.033      ;
; 1.786 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.033      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[60]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[61]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[64]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[65]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[66]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[67]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[68]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[69]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[70]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[71]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[116] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[118] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[119] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[120] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[121] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[122] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[123] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[124] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[125] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[126] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[119]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[124]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[92]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[124]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[92]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[122]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[90]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[58]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[26]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[122]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.246      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[58]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[26]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[90]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[100]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[36]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[68]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[4]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[36]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[68]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[100]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 4.245      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 4.248      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[3]                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 4.248      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 4.248      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[34]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[98]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[66]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[34]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[2]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[66]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[98]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 4.248      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[96]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[32]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[96]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[32]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 4.244      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 4.248      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[0]                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 4.248      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[115]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[51]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[51]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[115]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.247      ;
; 3.999 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[53]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 4.248      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[55]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[57]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[58]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[59]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[86]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[87]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[88]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[89]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[90]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[91]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[92]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[93]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[94]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[59]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[123]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[27]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[91]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[27]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[59]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[91]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[123]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 4.247      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[119]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.248      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[55]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.248      ;
; 4.000 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[87]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 4.248      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
=======
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.652 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.374      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.683 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.355      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.734 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.306      ;
; 17.746 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.295      ;
; 17.746 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 2.295      ;
; 17.947 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ReadRR                                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.104      ;
; 17.947 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.104      ;
; 17.947 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.104      ;
; 17.947 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.104      ;
; 17.947 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.104      ;
; 17.947 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.104      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|WriteTR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.953 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 2.092      ;
; 17.955 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.096      ;
; 17.955 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.096      ;
; 17.955 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.096      ;
; 17.955 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.096      ;
; 17.955 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.096      ;
; 17.955 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.096      ;
; 17.955 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 2.096      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.089      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.089      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.963 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 2.077      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.969 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 2.080      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.970 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 2.069      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.067      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.067      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 2.067      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
; 17.971 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.001      ; 2.066      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50Mhz'                                                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel0             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.043 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.309      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|WriteTR                              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxReq                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxEmp                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.310      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel0             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.056 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.492      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.492      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.492      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.492      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.492      ;
; 1.224 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.492      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.229 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.494      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.500      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.500      ;
; 1.236 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[0]         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 1.500      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.252 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.517      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.449 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 1.712      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.509 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.778      ;
; 1.509 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.778      ;
; 1.509 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.778      ;
; 1.509 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 1.778      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.560      ;
; 1.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.560      ;
; 1.294 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.560      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.655      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.385 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.659      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 2.646      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 2.646      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 2.646      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 2.646      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.053     ; 2.618      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.053     ; 2.618      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.641      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 2.636      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 2.636      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 2.636      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.035     ; 2.636      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.641      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.641      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.655      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.656      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.655      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.656      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.672      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.655      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.656      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 2.672      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.655      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 2.656      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.053     ; 2.618      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.053     ; 2.618      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.053     ; 2.618      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.053     ; 2.618      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.053     ; 2.618      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.044     ; 2.627      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.044     ; 2.627      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.044     ; 2.627      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.044     ; 2.627      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.661      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 2.641      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.405 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 2.639      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|waitrequest_reset_override                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.050     ; 2.622      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.059     ; 2.613      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.621      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.060     ; 2.612      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.050     ; 2.622      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.621      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.621      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.621      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 2.629      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.621      ;
; 2.406 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.051     ; 2.621      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
>>>>>>> origin/master


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 6.553  ; 6.553  ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 6.553  ; 6.553  ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.784  ; 3.784  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.689  ; 3.689  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.711  ; 3.711  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.704  ; 3.704  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.675  ; 3.675  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.396  ; 3.396  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.154  ; 3.154  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.399  ; 3.399  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.631  ; 3.631  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.445  ; 3.445  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.427  ; 3.427  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.365  ; 3.365  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.414  ; 3.414  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.426  ; 3.426  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.784  ; 3.784  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.625  ; 3.625  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.611  ; 3.611  ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.436  ; 4.436  ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.480  ; 4.480  ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.119  ; 5.119  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.119  ; 5.119  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.665  ; 4.665  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.639  ; 4.639  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.606  ; 4.606  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.325  ; 4.325  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.396  ; 4.396  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.571  ; 4.571  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.538  ; 4.538  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.877  ; 4.877  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.383  ; 4.383  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.304  ; 4.304  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.337  ; 4.337  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.354  ; 4.354  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.935  ; 4.935  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 4.795  ; 4.795  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.514  ; 4.514  ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 5.129  ; 5.129  ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.600  ; 5.600  ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.135  ; 6.135  ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.135  ; 6.135  ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162  ; 1.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158  ; 1.158  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149  ; 1.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.945  ; 6.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.673  ; 6.673  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.945  ; 6.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.375  ; 6.375  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.670  ; 6.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.328  ; 6.328  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.562  ; 6.562  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.307  ; 6.307  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.344  ; 6.344  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.547  ; 6.547  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.670  ; 6.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.480  ; 6.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.409  ; 6.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD          ; clock50Mhz ; 10.476 ; 10.476 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT          ; clock50Mhz ; 6.549  ; 6.549  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.652  ; 6.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.925  ; 2.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.209  ; 2.209  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.173  ; 2.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.156  ; 2.156  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.935  ; 1.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.564  ; 2.564  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.832  ; 2.832  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.590  ; 2.590  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.427  ; 2.427  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.997  ; 2.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.598  ; 2.598  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.652  ; 6.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.353  ; 6.353  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.630  ; 6.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.544  ; 6.544  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.395  ; 6.395  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.836 ; 7.836 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.836 ; 7.836 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.803 ; 3.803 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.803 ; 3.803 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.566 ; 3.566 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.603 ; 3.603 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.538 ; 3.538 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.424 ; 3.424 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.515 ; 3.515 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.446 ; 3.446 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.469 ; 3.469 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.260 ; 3.260 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.242 ; 3.242 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.417 ; 3.417 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.424 ; 3.424 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.405 ; 3.405 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.409 ; 3.409 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.645 ; 3.645 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.629 ; 3.629 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.743 ; 4.743 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 5.214 ; 5.214 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.087 ; 5.087 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.087 ; 5.087 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.868 ; 4.868 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.904 ; 4.904 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.983 ; 4.983 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.561 ; 4.561 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.646 ; 4.646 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.838 ; 4.838 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.652 ; 4.652 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.395 ; 4.395 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.367 ; 4.367 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.552 ; 4.552 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.687 ; 4.687 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.548 ; 4.548 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.543 ; 4.543 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 5.042 ; 5.042 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.814 ; 4.814 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.355 ; 4.355 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 4.465 ; 4.465 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 8.167 ; 8.167 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 8.167 ; 8.167 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.645 ; 6.645 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.645 ; 6.645 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.360 ; 6.360 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.631 ; 6.631 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.293 ; 6.293 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.116 ; 6.116 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.220 ; 6.220 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.265 ; 6.265 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.082 ; 6.082 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.175 ; 6.175 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.002 ; 6.002 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.022 ; 6.022 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.293 ; 6.293 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.751 ; 6.751 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.758 ; 2.758 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.495 ; 2.495 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.987 ; 2.987 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.768 ; 2.768 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.496 ; 2.496 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.173 ; 2.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.119 ; 2.119 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 3.023 ; 3.023 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.450 ; 2.450 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.424 ; 2.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.378 ; 2.378 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.744 ; 2.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.563 ; 2.563 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.751 ; 6.751 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.626 ; 6.626 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.578 ; 6.578 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.665 ; 6.665 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.341 ; 6.341 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
>>>>>>> origin/master


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; -6.061 ; -6.061 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -6.061 ; -6.061 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -2.924 ; -2.924 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -3.459 ; -3.459 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -3.481 ; -3.481 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -3.474 ; -3.474 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -3.445 ; -3.445 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -3.166 ; -3.166 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.924 ; -2.924 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -3.169 ; -3.169 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -3.401 ; -3.401 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.215 ; -3.215 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.197 ; -3.197 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.135 ; -3.135 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -3.184 ; -3.184 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -3.196 ; -3.196 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -3.554 ; -3.554 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -3.395 ; -3.395 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -3.381 ; -3.381 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -4.205 ; -4.205 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -4.248 ; -4.248 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.708 ; -3.708 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -4.273 ; -4.273 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -4.061 ; -4.061 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -4.043 ; -4.043 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -4.022 ; -4.022 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -3.738 ; -3.738 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -3.788 ; -3.788 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -3.986 ; -3.986 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -3.976 ; -3.976 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -4.031 ; -4.031 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.779 ; -3.779 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.708 ; -3.708 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -3.753 ; -3.753 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -3.767 ; -3.767 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -4.327 ; -4.327 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -4.210 ; -4.210 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -3.952 ; -3.952 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -4.894 ; -4.894 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -5.363 ; -5.363 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -5.905 ; -5.905 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -5.905 ; -5.905 ; Rise       ; inst13                                                        ;
=======
; KEY[*]          ; clock50Mhz ; -5.991 ; -5.991 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -5.991 ; -5.991 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.012 ; -3.012 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -3.573 ; -3.573 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -3.336 ; -3.336 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -3.373 ; -3.373 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -3.308 ; -3.308 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -3.194 ; -3.194 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -3.285 ; -3.285 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -3.216 ; -3.216 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -3.239 ; -3.239 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.030 ; -3.030 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.012 ; -3.012 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.187 ; -3.187 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -3.194 ; -3.194 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -3.175 ; -3.175 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -3.179 ; -3.179 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -3.415 ; -3.415 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -3.399 ; -3.399 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -4.511 ; -4.511 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -4.719 ; -4.719 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.846 ; -3.846 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -4.550 ; -4.550 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -4.347 ; -4.347 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -4.364 ; -4.364 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -4.346 ; -4.346 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -4.022 ; -4.022 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -4.139 ; -4.139 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -4.308 ; -4.308 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -4.056 ; -4.056 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.858 ; -3.858 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.846 ; -3.846 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -4.012 ; -4.012 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -4.050 ; -4.050 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -4.009 ; -4.009 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -4.036 ; -4.036 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -4.512 ; -4.512 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -4.218 ; -4.218 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -4.123 ; -4.123 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -4.235 ; -4.235 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -7.937 ; -7.937 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -7.937 ; -7.937 ; Rise       ; inst13                                                        ;
>>>>>>> origin/master
; DRAM_DQ[*]      ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.998 ; -0.998 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.994 ; -0.994 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; -6.145 ; -6.145 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -6.443 ; -6.443 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -6.715 ; -6.715 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -6.145 ; -6.145 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -6.077 ; -6.077 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -6.098 ; -6.098 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -6.332 ; -6.332 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -6.077 ; -6.077 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -6.114 ; -6.114 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -6.317 ; -6.317 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -6.440 ; -6.440 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -6.250 ; -6.250 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -6.179 ; -6.179 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD          ; clock50Mhz ; -6.116 ; -6.116 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT          ; clock50Mhz ; -6.319 ; -6.319 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.705 ; -1.705 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -2.549 ; -2.549 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -2.695 ; -2.695 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -2.573 ; -2.573 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.979 ; -1.979 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.943 ; -1.943 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.926 ; -1.926 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.705 ; -1.705 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -2.334 ; -2.334 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -2.602 ; -2.602 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -2.360 ; -2.360 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -2.197 ; -2.197 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -2.767 ; -2.767 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -2.368 ; -2.368 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -6.422 ; -6.422 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -6.123 ; -6.123 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -6.400 ; -6.400 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -6.314 ; -6.314 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -6.165 ; -6.165 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; KEY[*]          ; clock50Mhz ; -6.130 ; -6.130 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -6.415 ; -6.415 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -6.130 ; -6.130 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -6.401 ; -6.401 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -5.772 ; -5.772 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -5.886 ; -5.886 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -5.990 ; -5.990 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -6.035 ; -6.035 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -5.852 ; -5.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -5.945 ; -5.945 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -5.772 ; -5.772 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -5.792 ; -5.792 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -6.063 ; -6.063 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.889 ; -1.889 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -2.528 ; -2.528 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -2.265 ; -2.265 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -2.757 ; -2.757 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -2.538 ; -2.538 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -2.266 ; -2.266 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.943 ; -1.943 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.889 ; -1.889 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -2.793 ; -2.793 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -2.220 ; -2.220 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -2.194 ; -2.194 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -2.148 ; -2.148 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -2.514 ; -2.514 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -2.333 ; -2.333 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -6.521 ; -6.521 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -6.396 ; -6.396 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -6.348 ; -6.348 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -6.435 ; -6.435 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -6.111 ; -6.111 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
<<<<<<< HEAD
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.304  ; 8.304  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.111  ; 8.111  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.231  ; 8.231  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.164  ; 8.164  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.304  ; 8.304  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.203  ; 8.203  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.108  ; 8.108  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.147  ; 8.147  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.106  ; 8.106  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.135  ; 8.135  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.039 ; 11.039 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.010 ; 10.010 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.978  ; 9.978  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.136 ; 10.136 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.039 ; 11.039 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.420 ; 10.420 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.221 ; 10.221 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.932 ; 10.932 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.910 ; 10.910 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.993 ; 10.993 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.234 ; 10.234 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.228 ; 10.228 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.198 ; 10.198 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.440 ; 10.440 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.820 ; 10.820 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.343 ; 10.343 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.583 ; 10.583 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.993 ; 10.993 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.733 ; 10.733 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.933  ; 9.933  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.584 ; 10.584 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.554 ; 10.554 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.733 ; 10.733 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.030 ; 10.030 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.149 ; 10.149 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.282 ; 10.282 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.212 ; 10.212 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.273  ; 9.273  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.419  ; 8.419  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.189  ; 8.189  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.229  ; 8.229  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.294  ; 8.294  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.340  ; 8.340  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.419  ; 8.419  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.220  ; 8.220  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.367  ; 8.367  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.377  ; 8.377  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.322  ; 8.322  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.145  ; 8.145  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.223  ; 8.223  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.274  ; 8.274  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.335  ; 8.335  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.319  ; 8.319  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.345  ; 8.345  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.190  ; 8.190  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.233  ; 8.233  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.363  ; 8.363  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.227  ; 8.227  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.261  ; 8.261  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.263  ; 8.263  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.170  ; 8.170  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.296  ; 8.296  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.139  ; 8.139  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.300  ; 8.300  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.268  ; 8.268  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.292  ; 8.292  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.190  ; 8.190  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.175  ; 8.175  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.216  ; 8.216  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.094  ; 8.094  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.196  ; 8.196  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.204  ; 8.204  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.363  ; 8.363  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.328  ; 8.328  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.236  ; 8.236  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 8.961  ; 8.961  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.480  ; 9.480  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 10.649 ; 10.649 ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.935  ; 9.935  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 13.931 ; 13.931 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 12.885 ; 12.885 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.857 ; 12.857 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.915 ; 12.915 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.931 ; 13.931 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.165 ; 13.165 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.089 ; 13.089 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.669 ; 13.669 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.810 ; 13.810 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.563 ; 13.563 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.710 ; 12.710 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.637 ; 12.637 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.013 ; 13.013 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.916 ; 12.916 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.395 ; 13.395 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.901 ; 12.901 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.166 ; 13.166 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.563 ; 13.563 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.796 ; 13.796 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.991 ; 12.991 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.505 ; 13.505 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.654 ; 13.654 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.796 ; 13.796 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 13.060 ; 13.060 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.260 ; 13.260 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.307 ; 13.307 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.552 ; 12.552 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.258  ; 8.258  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.151  ; 8.151  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.151  ; 8.151  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.185  ; 8.185  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.258  ; 8.258  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.257  ; 8.257  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.145  ; 8.145  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.164  ; 8.164  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.156  ; 8.156  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.160  ; 8.160  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 10.190 ; 10.190 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.163 ; 10.163 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.322 ; 10.322 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.612 ; 10.612 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.402 ; 10.402 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.112 ; 11.112 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.107 ; 11.107 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.276  ; 8.276  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.973 ; 10.973 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.416 ; 10.416 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.418 ; 10.418 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.669 ; 10.669 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.802 ; 10.802 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.324 ; 10.324 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.572 ; 10.572 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.973 ; 10.973 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 7.788  ; 7.788  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.913 ; 10.913 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 9.919  ; 9.919  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.566 ; 10.566 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.532 ; 10.532 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.913 ; 10.913 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.210 ; 10.210 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.330 ; 10.330 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.464 ; 10.464 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.409 ; 10.409 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.121  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.121  ; Fall       ; inst13                                                                 ;
=======
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.487  ; 8.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.366  ; 8.366  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.358  ; 8.358  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.487  ; 8.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.195  ; 8.195  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.332  ; 8.332  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.395  ; 8.395  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.194  ; 8.194  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.314  ; 8.314  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.262  ; 8.262  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.588 ; 11.588 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.103 ; 11.103 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.027 ; 10.027 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.093 ; 11.093 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.187 ; 11.187 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.349 ; 11.349 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.588 ; 11.588 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.292 ; 11.292 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.541 ; 11.541 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.155 ; 11.155 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.142 ; 11.142 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.142 ; 11.142 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.155 ; 11.155 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.428 ; 10.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.634 ; 10.634 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.499 ; 10.499 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.448 ; 10.448 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.126 ; 11.126 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.985 ; 10.985 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.605  ; 9.605  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.340 ; 10.340 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.929 ; 10.929 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.353 ; 10.353 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.985 ; 10.985 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.254 ; 10.254 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.186 ; 10.186 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.800 ; 10.800 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.169  ; 9.169  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.452  ; 8.452  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.398  ; 8.398  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.376  ; 8.376  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.357  ; 8.357  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.379  ; 8.379  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.384  ; 8.384  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.518  ; 8.518  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.437  ; 8.437  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.510  ; 8.510  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.491  ; 8.491  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.453  ; 8.453  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.497  ; 8.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.412  ; 8.412  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.379  ; 8.379  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.405  ; 8.405  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.417  ; 8.417  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.633  ; 8.633  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.373  ; 8.373  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.340  ; 8.340  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.296  ; 8.296  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.506  ; 8.506  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.523  ; 8.523  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.633  ; 8.633  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.464  ; 8.464  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.486  ; 8.486  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.413  ; 8.413  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.443  ; 8.443  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.347  ; 8.347  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.446  ; 8.446  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.417  ; 8.417  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.365  ; 8.365  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.387  ; 8.387  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.417  ; 8.417  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.405  ; 8.405  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.468  ; 8.468  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.369  ; 9.369  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.530  ; 9.530  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 10.121 ; 10.121 ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 10.508 ; 10.508 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 14.070 ; 14.070 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.354 ; 13.354 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.266 ; 12.266 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.583 ; 13.583 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.451 ; 13.451 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.634 ; 13.634 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.960 ; 13.960 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.601 ; 13.601 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 14.070 ; 14.070 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.262 ; 13.262 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.840 ; 12.840 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.839 ; 12.839 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.262 ; 13.262 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.122 ; 12.122 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 12.410 ; 12.410 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.783 ; 12.783 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 12.553 ; 12.553 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.192 ; 13.192 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.558 ; 13.558 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.963 ; 12.963 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.293 ; 13.293 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.406 ; 13.406 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.324 ; 13.324 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 13.558 ; 13.558 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.499 ; 12.499 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.102 ; 13.102 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.904 ; 12.904 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.433  ; 8.433  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.364  ; 8.364  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.315  ; 8.315  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.300  ; 8.300  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.302  ; 8.302  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.327  ; 8.327  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.283  ; 8.283  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.401  ; 8.401  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.341  ; 8.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.433  ; 8.433  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.697 ; 11.697 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.268 ; 11.268 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.192 ; 10.192 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.257 ; 11.257 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.357 ; 11.357 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 11.514 ; 11.514 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 11.697 ; 11.697 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.456 ; 11.456 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.685 ; 11.685 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.898  ; 8.898  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 11.260 ; 11.260 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.819 ; 10.819 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 11.260 ; 11.260 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.105 ; 10.105 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.311 ; 10.311 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.660 ; 10.660 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.552 ; 10.552 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 9.220  ; 9.220  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.904 ; 10.904 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.712 ; 10.712 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.729 ; 10.729 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.607 ; 10.607 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.514 ; 10.514 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.657 ; 10.657 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.927  ; 9.927  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.289 ; 10.289 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.904 ; 10.904 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
>>>>>>> origin/master
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
<<<<<<< HEAD
; HEX0[*]         ; clock50Mhz                                                             ; 5.604  ; 5.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.578  ; 5.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.588  ; 5.588  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.593  ; 5.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.604  ; 5.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.352  ; 5.352  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.390  ; 5.390  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 6.753  ; 6.753  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.474  ; 6.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.753  ; 6.753  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.251  ; 6.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 5.378  ; 5.378  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.390  ; 5.390  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 5.828  ; 5.828  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 5.846  ; 5.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.347  ; 6.347  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.341  ; 6.341  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 5.407  ; 5.407  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.251  ; 6.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 5.857  ; 5.857  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.016  ; 6.016  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.347  ; 6.347  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.598  ; 5.598  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.265  ; 6.265  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 5.133  ; 5.133  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.336  ; 5.336  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 5.711  ; 5.711  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 5.165  ; 5.165  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.612  ; 5.612  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.411  ; 5.411  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 6.265  ; 6.265  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 6.837  ; 6.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.756  ; 6.756  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 6.162  ; 6.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 6.169  ; 6.169  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 6.837  ; 6.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 6.159  ; 6.159  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 6.161  ; 6.161  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 6.291  ; 6.291  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.221  ; 6.221  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.922  ; 5.922  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.772  ; 5.772  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.750  ; 5.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 6.090  ; 6.090  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.783  ; 5.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.810  ; 5.810  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.221  ; 6.221  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 6.338  ; 6.338  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.855  ; 5.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 6.042  ; 6.042  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.441  ; 5.441  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.670  ; 5.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.338  ; 6.338  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.881  ; 5.881  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.437  ; 5.437  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 6.230  ; 6.230  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 6.161  ; 6.161  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.206  ; 6.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 6.230  ; 6.230  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 6.212  ; 6.212  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.864  ; 5.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.831  ; 5.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.985  ; 4.985  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 5.335  ; 5.335  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 5.147  ; 5.147  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.117  ; 5.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 5.335  ; 5.335  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.175  ; 5.175  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 5.065  ; 5.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 5.157  ; 5.157  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.152  ; 5.152  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.161  ; 5.161  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.917  ; 4.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 5.124  ; 5.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 5.179  ; 5.179  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 5.979  ; 5.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.979  ; 5.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 5.467  ; 5.467  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.924  ; 5.924  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.925  ; 5.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.720  ; 5.720  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 5.295  ; 5.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.730  ; 5.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 4.991  ; 4.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.515  ; 6.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.431  ; 6.431  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.935  ; 5.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.463  ; 6.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.791  ; 5.791  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.438  ; 6.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.515  ; 6.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.972  ; 5.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.196  ; 6.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 4.852  ; 4.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.794  ; 4.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.445  ; 4.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.096  ; 5.096  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.813  ; 4.813  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 4.948  ; 4.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.675  ; 4.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CLOCK        ; clock50Mhz                                                             ; 6.008  ; 6.008  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CMD          ; clock50Mhz                                                             ; 5.561  ; 5.561  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_DAT          ; clock50Mhz                                                             ; 5.162  ; 5.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
=======
; HEX0[*]         ; clock50Mhz                                                             ; 6.093  ; 6.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.093  ; 6.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 6.058  ; 6.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.861  ; 5.861  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.662  ; 5.662  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.846  ; 5.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.630  ; 5.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.605  ; 5.605  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.963  ; 7.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 7.757  ; 7.757  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 7.963  ; 7.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 7.778  ; 7.778  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.615  ; 6.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 7.102  ; 7.102  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.617  ; 6.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.794  ; 6.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.315  ; 6.315  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.104  ; 6.104  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.267  ; 6.267  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 5.822  ; 5.822  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.304  ; 6.304  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.053  ; 6.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.315  ; 6.315  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.601  ; 5.601  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.340  ; 6.340  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.270  ; 6.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.437  ; 5.437  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.340  ; 6.340  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.287  ; 6.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.784  ; 5.784  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.804  ; 5.804  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 6.136  ; 6.136  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.136  ; 6.136  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 6.117  ; 6.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.322  ; 5.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.773  ; 5.773  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.334  ; 5.334  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.809  ; 5.809  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.124  ; 5.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.044  ; 6.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.495  ; 5.495  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.513  ; 5.513  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.687  ; 5.687  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.568  ; 5.568  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.948  ; 5.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 6.044  ; 6.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.763  ; 5.763  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 7.343  ; 7.343  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 7.157  ; 7.157  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 6.327  ; 6.327  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 6.159  ; 6.159  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.575  ; 6.575  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.874  ; 6.874  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 7.343  ; 7.343  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 6.780  ; 6.780  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 6.643  ; 6.643  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.948  ; 5.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 6.643  ; 6.643  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.345  ; 6.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.946  ; 5.946  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 6.581  ; 6.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.898  ; 5.898  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.948  ; 5.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.745  ; 4.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.450  ; 4.450  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.447  ; 4.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.464  ; 4.464  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.457  ; 4.457  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.455  ; 4.455  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.745  ; 4.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.419  ; 4.419  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.420  ; 4.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.426  ; 4.426  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.840  ; 6.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.907  ; 5.907  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.819  ; 6.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.840  ; 6.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.595  ; 6.595  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.882  ; 5.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.797  ; 6.797  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.499  ; 5.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.864  ; 5.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.723  ; 6.723  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 6.318  ; 6.318  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.080  ; 6.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 5.863  ; 5.863  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.678  ; 6.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 4.967  ; 4.967  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.091  ; 5.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.117  ; 5.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 5.126  ; 5.126  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.196  ; 5.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.106  ; 5.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.190  ; 5.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.965  ; 4.965  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.897  ; 4.897  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.914  ; 4.914  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.895  ; 4.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
>>>>>>> origin/master
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
<<<<<<< HEAD
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.106  ; 8.106  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.111  ; 8.111  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.231  ; 8.231  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.164  ; 8.164  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.304  ; 8.304  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.203  ; 8.203  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.108  ; 8.108  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.147  ; 8.147  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.106  ; 8.106  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.135  ; 8.135  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.978  ; 9.978  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.010 ; 10.010 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.978  ; 9.978  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.136 ; 10.136 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.039 ; 11.039 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.420 ; 10.420 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.221 ; 10.221 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.932 ; 10.932 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.910 ; 10.910 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.198 ; 10.198 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.234 ; 10.234 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.228 ; 10.228 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.198 ; 10.198 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.440 ; 10.440 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.820 ; 10.820 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.343 ; 10.343 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.583 ; 10.583 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.993 ; 10.993 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.933  ; 9.933  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.933  ; 9.933  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.584 ; 10.584 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.554 ; 10.554 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.733 ; 10.733 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.030 ; 10.030 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.149 ; 10.149 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.282 ; 10.282 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.212 ; 10.212 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.273  ; 9.273  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.097  ; 8.097  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.177  ; 8.177  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.197  ; 8.197  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.232  ; 8.232  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.285  ; 8.285  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.214  ; 8.214  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.214  ; 8.214  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.236  ; 8.236  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.250  ; 8.250  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.203  ; 8.203  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.118  ; 8.118  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.097  ; 8.097  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.221  ; 8.221  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.315  ; 8.315  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.279  ; 8.279  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.242  ; 8.242  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.284  ; 8.284  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.115  ; 8.115  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.210  ; 8.210  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.094  ; 8.094  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.227  ; 8.227  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.261  ; 8.261  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.263  ; 8.263  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.170  ; 8.170  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.296  ; 8.296  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.139  ; 8.139  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.300  ; 8.300  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.268  ; 8.268  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.292  ; 8.292  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.190  ; 8.190  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.175  ; 8.175  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.216  ; 8.216  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.094  ; 8.094  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.196  ; 8.196  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.204  ; 8.204  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.295  ; 8.295  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.308  ; 8.308  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.200  ; 8.200  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 8.698  ; 8.698  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.230  ; 9.230  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 10.426 ; 10.426 ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.707  ; 9.707  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 12.857 ; 12.857 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 12.885 ; 12.885 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.857 ; 12.857 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.915 ; 12.915 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.931 ; 13.931 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.165 ; 13.165 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.089 ; 13.089 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.669 ; 13.669 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.810 ; 13.810 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 12.637 ; 12.637 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.710 ; 12.710 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.637 ; 12.637 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.013 ; 13.013 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.916 ; 12.916 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.395 ; 13.395 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.901 ; 12.901 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.166 ; 13.166 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.563 ; 13.563 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 12.552 ; 12.552 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.991 ; 12.991 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.505 ; 13.505 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.654 ; 13.654 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.796 ; 13.796 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 13.060 ; 13.060 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.260 ; 13.260 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.307 ; 13.307 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.552 ; 12.552 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.145  ; 8.145  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.151  ; 8.151  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.151  ; 8.151  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.185  ; 8.185  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.258  ; 8.258  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.257  ; 8.257  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.145  ; 8.145  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.164  ; 8.164  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.156  ; 8.156  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.160  ; 8.160  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 10.163 ; 10.163 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 10.190 ; 10.190 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.163 ; 10.163 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.322 ; 10.322 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.612 ; 10.612 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.402 ; 10.402 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.112 ; 11.112 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.107 ; 11.107 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.276  ; 8.276  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.324 ; 10.324 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.416 ; 10.416 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.418 ; 10.418 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.669 ; 10.669 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.802 ; 10.802 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.324 ; 10.324 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.572 ; 10.572 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.973 ; 10.973 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 7.788  ; 7.788  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 9.919  ; 9.919  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 9.919  ; 9.919  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.566 ; 10.566 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.532 ; 10.532 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.913 ; 10.913 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.210 ; 10.210 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.330 ; 10.330 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.464 ; 10.464 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.409 ; 10.409 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.121  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.121  ; Fall       ; inst13                                                                 ;
=======
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.194  ; 8.194  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.366  ; 8.366  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.358  ; 8.358  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.487  ; 8.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.195  ; 8.195  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.332  ; 8.332  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.395  ; 8.395  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.194  ; 8.194  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.314  ; 8.314  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.262  ; 8.262  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.027 ; 10.027 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.103 ; 11.103 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.027 ; 10.027 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.093 ; 11.093 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.187 ; 11.187 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.349 ; 11.349 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.588 ; 11.588 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.292 ; 11.292 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.541 ; 11.541 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.428 ; 10.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.142 ; 11.142 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.142 ; 11.142 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.155 ; 11.155 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.428 ; 10.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.634 ; 10.634 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.499 ; 10.499 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.448 ; 10.448 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.126 ; 11.126 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.605  ; 9.605  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.605  ; 9.605  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.340 ; 10.340 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.929 ; 10.929 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.353 ; 10.353 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.985 ; 10.985 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.254 ; 10.254 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.186 ; 10.186 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.800 ; 10.800 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.169  ; 9.169  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.319  ; 8.319  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.404  ; 8.404  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.366  ; 8.366  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.330  ; 8.330  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.342  ; 8.342  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.334  ; 8.334  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.383  ; 8.383  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.465  ; 8.465  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.372  ; 8.372  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.444  ; 8.444  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.442  ; 8.442  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.486  ; 8.486  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.319  ; 8.319  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.387  ; 8.387  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.491  ; 8.491  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.382  ; 8.382  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.364  ; 8.364  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.388  ; 8.388  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.316  ; 8.316  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.296  ; 8.296  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.373  ; 8.373  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.340  ; 8.340  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.296  ; 8.296  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.506  ; 8.506  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.523  ; 8.523  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.633  ; 8.633  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.464  ; 8.464  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.486  ; 8.486  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.413  ; 8.413  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.443  ; 8.443  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.347  ; 8.347  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.446  ; 8.446  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.417  ; 8.417  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.365  ; 8.365  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.370  ; 8.370  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.316  ; 8.316  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.398  ; 8.398  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.295  ; 8.295  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 8.709  ; 8.709  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.200  ; 9.200  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.617  ; 9.617  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 10.107 ; 10.107 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 12.266 ; 12.266 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.354 ; 13.354 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.266 ; 12.266 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.583 ; 13.583 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.451 ; 13.451 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.634 ; 13.634 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.960 ; 13.960 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.601 ; 13.601 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 14.070 ; 14.070 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 12.122 ; 12.122 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.840 ; 12.840 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.839 ; 12.839 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.262 ; 13.262 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.122 ; 12.122 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 12.410 ; 12.410 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.783 ; 12.783 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 12.553 ; 12.553 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.192 ; 13.192 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 12.499 ; 12.499 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.963 ; 12.963 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.293 ; 13.293 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.406 ; 13.406 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.324 ; 13.324 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 13.558 ; 13.558 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.499 ; 12.499 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.102 ; 13.102 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.904 ; 12.904 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.283  ; 8.283  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.364  ; 8.364  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.315  ; 8.315  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.300  ; 8.300  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.302  ; 8.302  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.327  ; 8.327  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.283  ; 8.283  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.401  ; 8.401  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.341  ; 8.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.433  ; 8.433  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 10.192 ; 10.192 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.268 ; 11.268 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.192 ; 10.192 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.257 ; 11.257 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.357 ; 11.357 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 11.514 ; 11.514 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 11.697 ; 11.697 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.456 ; 11.456 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.685 ; 11.685 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.898  ; 8.898  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.105 ; 10.105 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.819 ; 10.819 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 11.260 ; 11.260 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.105 ; 10.105 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.311 ; 10.311 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.660 ; 10.660 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.552 ; 10.552 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 9.220  ; 9.220  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 9.927  ; 9.927  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.712 ; 10.712 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.729 ; 10.729 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.607 ; 10.607 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.514 ; 10.514 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.657 ; 10.657 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.927  ; 9.927  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.289 ; 10.289 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.904 ; 10.904 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
>>>>>>> origin/master
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.628  ; 2.628  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
<<<<<<< HEAD
; HEX0[*]         ; clock50Mhz                                                             ; 5.046  ; 5.046  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.289  ; 5.289  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.267  ; 5.267  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.275  ; 5.275  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.282  ; 5.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.294  ; 5.294  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.046  ; 5.046  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.077  ; 5.077  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 5.069  ; 5.069  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.165  ; 6.165  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.444  ; 6.444  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 5.970  ; 5.970  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 5.069  ; 5.069  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.081  ; 5.081  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 5.518  ; 5.518  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 5.536  ; 5.536  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 5.106  ; 5.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 5.106  ; 5.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 5.949  ; 5.949  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 5.553  ; 5.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 5.715  ; 5.715  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.040  ; 6.040  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.285  ; 5.285  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 4.827  ; 4.827  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 4.827  ; 4.827  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.032  ; 5.032  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 5.434  ; 5.434  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 4.861  ; 4.861  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.306  ; 5.306  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.104  ; 5.104  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.959  ; 5.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.599  ; 5.599  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.192  ; 6.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.599  ; 5.599  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.606  ; 5.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 6.276  ; 6.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.606  ; 5.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.609  ; 5.609  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.737  ; 5.737  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.248  ; 5.248  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.453  ; 5.453  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.270  ; 5.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.248  ; 5.248  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.590  ; 5.590  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.282  ; 5.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.310  ; 5.310  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.721  ; 5.721  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.127  ; 5.127  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.549  ; 5.549  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.733  ; 5.733  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.134  ; 5.134  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.357  ; 5.357  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.027  ; 6.027  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.574  ; 5.574  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.127  ; 5.127  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.559  ; 5.559  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.891  ; 5.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.766  ; 5.766  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.933  ; 5.933  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.960  ; 5.960  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.930  ; 5.930  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.607  ; 5.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.559  ; 5.559  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.985  ; 4.985  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 5.065  ; 5.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 5.147  ; 5.147  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.117  ; 5.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 5.335  ; 5.335  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.175  ; 5.175  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 5.065  ; 5.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 5.157  ; 5.157  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.152  ; 5.152  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.161  ; 5.161  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.917  ; 4.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 5.124  ; 5.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 5.179  ; 5.179  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 4.991  ; 4.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.979  ; 5.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 5.467  ; 5.467  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.924  ; 5.924  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.925  ; 5.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.720  ; 5.720  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 5.295  ; 5.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.730  ; 5.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 4.991  ; 4.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 4.445  ; 4.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.431  ; 6.431  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.935  ; 5.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.463  ; 6.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.791  ; 5.791  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.438  ; 6.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.515  ; 6.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.972  ; 5.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.196  ; 6.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 4.852  ; 4.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.794  ; 4.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.445  ; 4.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.096  ; 5.096  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.813  ; 4.813  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 4.948  ; 4.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.675  ; 4.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CLOCK        ; clock50Mhz                                                             ; 5.714  ; 5.714  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CMD          ; clock50Mhz                                                             ; 5.561  ; 5.561  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_DAT          ; clock50Mhz                                                             ; 5.162  ; 5.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
=======
; HEX0[*]         ; clock50Mhz                                                             ; 5.180  ; 5.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.615  ; 5.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.397  ; 5.397  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.379  ; 5.379  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.180  ; 5.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.536  ; 5.536  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.345  ; 5.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.309  ; 5.309  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 5.661  ; 5.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.952  ; 6.952  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.845  ; 6.845  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 5.661  ; 5.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 6.323  ; 6.323  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 5.838  ; 5.838  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.012  ; 6.012  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 5.322  ; 5.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 5.835  ; 5.835  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 5.988  ; 5.988  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 5.544  ; 5.544  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.026  ; 6.026  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 5.775  ; 5.775  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.036  ; 6.036  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.322  ; 5.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 5.130  ; 5.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 5.986  ; 5.986  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.130  ; 5.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.030  ; 6.030  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 5.978  ; 5.978  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.730  ; 5.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.474  ; 5.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.495  ; 5.495  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 4.820  ; 4.820  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.659  ; 5.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.628  ; 5.628  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.031  ; 5.031  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.501  ; 5.501  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.033  ; 5.033  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.516  ; 5.516  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 4.820  ; 4.820  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.022  ; 5.022  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.034  ; 5.034  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.022  ; 5.022  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.196  ; 5.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.064  ; 5.064  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.486  ; 5.486  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.561  ; 5.561  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.260  ; 5.260  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 5.686  ; 5.686  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 6.482  ; 6.482  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.686  ; 5.686  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.686  ; 5.686  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.111  ; 6.111  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.402  ; 6.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 6.875  ; 6.875  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 6.316  ; 6.316  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.602  ; 5.602  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.634  ; 5.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 6.342  ; 6.342  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.045  ; 6.045  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.632  ; 5.632  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 6.279  ; 6.279  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.602  ; 5.602  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.631  ; 5.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.447  ; 4.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.450  ; 4.450  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.447  ; 4.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.464  ; 4.464  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.457  ; 4.457  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.455  ; 4.455  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.745  ; 4.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.419  ; 4.419  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.420  ; 4.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.426  ; 4.426  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 5.499  ; 5.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.907  ; 5.907  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.819  ; 6.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.840  ; 6.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.595  ; 6.595  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.882  ; 5.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.797  ; 6.797  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.499  ; 5.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.864  ; 5.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 4.895  ; 4.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.723  ; 6.723  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 6.318  ; 6.318  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.080  ; 6.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 5.863  ; 5.863  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.678  ; 6.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 4.967  ; 4.967  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.091  ; 5.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.117  ; 5.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 5.126  ; 5.126  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.196  ; 5.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.106  ; 5.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.190  ; 5.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.965  ; 4.965  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.897  ; 4.897  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.914  ; 4.914  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.895  ; 4.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
>>>>>>> origin/master
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 8.156 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.201 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.211 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.230 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.210 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.156 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.206 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.206 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.230 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.230 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.241 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.241 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.233 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.223 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.753 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.753 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.753 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.774 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.774 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.754 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.764 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.774 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.780 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 5.685 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 6.135 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 8.389 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.444 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.454 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.440 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.420 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.416 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.416 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.416 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.398 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.448 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.448 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.417 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.417 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.399 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.399 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.389 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.398 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.494 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.494 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.494 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.614 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.614 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.594 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.604 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.614 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.629 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 8.156 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.201 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.211 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.230 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.210 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.156 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.206 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.206 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.230 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.230 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.241 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.241 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.233 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.223 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.504 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.504 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.504 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.525 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.525 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.505 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.515 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.525 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.531 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 5.587 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 5.626 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 8.389 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.444 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.454 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.440 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.420 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.416 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.416 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.416 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.398 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.448 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.448 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.417 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.417 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.399 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.399 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.389 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.398 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.210 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.210 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.210 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.330 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.330 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.310 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.320 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.330 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.345 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 8.156     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.201     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.211     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.230     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.210     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.156     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.206     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.206     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.230     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.230     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.241     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.241     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.233     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.223     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.753     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.753     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.753     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.774     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.774     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.754     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.764     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.774     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.780     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 5.685     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 6.135     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 8.389     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.444     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.454     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.440     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.420     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.416     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.416     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.416     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.398     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.448     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.448     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.417     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.417     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.399     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.399     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.389     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.398     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.494     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.494     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.494     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.614     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.614     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.594     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.604     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.614     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.629     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 8.156     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.201     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.211     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.230     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.210     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.156     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.206     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.206     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.230     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.230     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.241     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.241     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.233     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.223     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.504     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.504     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.504     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.525     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.525     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.505     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.515     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.525     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.531     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 5.587     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 5.626     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 8.389     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.444     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.454     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.440     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.420     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.416     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.416     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.416     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.398     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.448     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.448     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.417     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.417     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.399     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.399     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.389     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.398     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.210     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.210     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.210     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 5.330     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 5.330     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 5.310     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 5.320     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 5.330     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 5.345     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
<<<<<<< HEAD
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 6.472  ; 0.000         ;
; clock50Mhz                                                             ; 7.673  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 37.368 ; 0.000         ;
; inst13                                                                 ; 37.709 ; 0.000         ;
=======
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 6.660  ; 0.000         ;
; clock50Mhz                                                             ; 8.032  ; 0.000         ;
; inst13                                                                 ; 37.801 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 37.976 ; 0.000         ;
>>>>>>> origin/master
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
<<<<<<< HEAD
; clock50Mhz                                                             ; -1.599 ; -57.127       ;
=======
; clock50Mhz                                                             ; -1.598 ; -35.842       ;
>>>>>>> origin/master
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.215  ; 0.000         ;
; inst13                                                                 ; 0.215  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.215  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
<<<<<<< HEAD
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.053  ; 0.000         ;
; clock50Mhz                                                    ; 18.661 ; 0.000         ;
=======
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.953  ; 0.000         ;
; clock50Mhz                                                    ; 18.781 ; 0.000         ;
>>>>>>> origin/master
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
<<<<<<< HEAD
; clock50Mhz                                                    ; 0.585 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.954 ; 0.000         ;
=======
; clock50Mhz                                                    ; 0.583 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.721 ; 0.000         ;
>>>>>>> origin/master
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
<<<<<<< HEAD
; set_max_skew ; 0.201 ; 0.500         ; 0.299       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
=======
; set_max_skew ; 0.139 ; 0.500         ; 0.361       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
>>>>>>> origin/master
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                  ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
<<<<<<< HEAD
; 6.472 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.962      ;
; 6.581 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.590     ; 1.861      ;
; 6.637 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.636     ; 1.759      ;
; 6.733 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.671      ;
; 6.775 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.627      ;
; 6.780 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.622      ;
; 6.804 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.633      ;
; 6.808 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.596      ;
; 6.839 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.595     ; 1.598      ;
; 6.867 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.622     ; 1.543      ;
; 6.902 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.500      ;
; 6.907 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.495      ;
; 6.927 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.475      ;
; 6.932 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.470      ;
; 6.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.469      ;
; 6.985 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.633     ; 1.414      ;
; 7.002 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.400      ;
; 7.003 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.399      ;
; 7.011 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.391      ;
; 7.013 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.633     ; 1.386      ;
; 7.016 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.622     ; 1.394      ;
; 7.055 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.363      ;
; 7.075 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.343      ;
; 7.077 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.341      ;
; 7.084 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.334      ;
; 7.108 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.633     ; 1.291      ;
; 7.112 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.306      ;
; 7.115 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.303      ;
; 7.120 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.622     ; 1.290      ;
; 7.137 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.281      ;
; 7.139 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.633     ; 1.260      ;
; 7.139 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.630     ; 1.263      ;
; 7.145 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.273      ;
; 7.163 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.255      ;
; 7.172 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.246      ;
; 7.184 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.247      ;
; 7.200 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.218      ;
; 7.212 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.633     ; 1.187      ;
; 7.243 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.172      ;
; 7.276 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.155      ;
; 7.285 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.633     ; 1.114      ;
; 7.287 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.128      ;
; 7.302 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.129      ;
; 7.316 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.115      ;
; 7.324 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.091      ;
; 7.327 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.104      ;
; 7.350 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.065      ;
; 7.359 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.072      ;
; 7.359 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.056      ;
; 7.401 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.014      ;
; 7.406 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.025      ;
; 7.409 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.022      ;
; 7.414 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.017      ;
; 7.430 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 0.985      ;
; 7.432 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 0.999      ;
; 7.440 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 0.975      ;
; 7.486 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 0.945      ;
; 7.533 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 0.896      ;
; 7.533 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 0.882      ;
; 7.564 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 0.865      ;
; 8.638 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.388      ;
; 8.657 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.361      ;
; 8.669 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.357      ;
; 8.676 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.342      ;
; 8.696 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.321      ;
; 8.736 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.281      ;
; 8.775 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.251      ;
; 8.785 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.233      ;
; 8.787 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.239      ;
; 8.789 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.229      ;
; 8.794 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.232      ;
; 8.804 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.231      ;
; 8.805 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.230      ;
; 8.811 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.207      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.203      ;
; 8.816 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.222      ;
; 8.818 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.204      ;
; 8.821 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.197      ;
; 8.822 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.195      ;
; 8.825 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.198      ;
; 8.829 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 1.209      ;
; 8.840 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.178      ;
; 8.844 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.195      ;
; 8.849 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.186      ;
; 8.853 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.169      ;
; 8.854 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.163      ;
; 8.855 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.162      ;
; 8.856 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.166      ;
; 8.856 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.015     ; 1.161      ;
; 8.859 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.163      ;
; 8.859 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 1.166      ;
; 8.865 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.158      ;
; 8.866 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 1.159      ;
; 8.869 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.166      ;
; 8.873 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 1.149      ;
; 8.875 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.143      ;
; 8.877 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.149      ;
; 8.879 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 1.146      ;
; 8.879 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 1.144      ;
; 8.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.014     ; 1.135      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                      ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 7.673 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 2.378      ;
; 7.793 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 2.258      ;
; 7.795 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 2.256      ;
; 7.918 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.019      ; 2.133      ;
; 7.976 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.017      ; 2.073      ;
; 7.979 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.017      ; 2.070      ;
; 7.979 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.017      ; 2.070      ;
; 8.154 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.016      ; 1.894      ;
; 8.157 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.016      ; 1.891      ;
; 8.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.354      ;
; 8.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.354      ;
; 8.274 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.354      ;
; 8.277 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel    ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.017     ; 1.738      ;
; 8.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.341      ;
; 8.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.341      ;
; 8.287 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.341      ;
; 8.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.273      ;
; 8.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.273      ;
; 8.355 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.273      ;
; 8.362 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.272      ;
; 8.362 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.272      ;
; 8.362 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.272      ;
; 8.362 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.272      ;
; 8.362 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.272      ;
; 8.371 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.257      ;
; 8.371 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.257      ;
; 8.371 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.257      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.259      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.259      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.259      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.259      ;
; 8.375 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.259      ;
; 8.384 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.244      ;
; 8.384 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.244      ;
; 8.384 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.244      ;
; 8.385 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel    ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.017     ; 1.630      ;
; 8.407 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.017     ; 1.608      ;
; 8.409 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.219      ;
; 8.409 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.219      ;
; 8.409 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.219      ;
; 8.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.191      ;
; 8.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.191      ;
; 8.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.191      ;
; 8.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.191      ;
; 8.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.191      ;
; 8.454 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.006      ; 1.584      ;
; 8.454 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge  ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.006      ; 1.584      ;
; 8.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.188      ;
; 8.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.188      ;
; 8.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.188      ;
; 8.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.174      ;
; 8.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.174      ;
; 8.454 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.174      ;
; 8.459 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.175      ;
; 8.459 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.175      ;
; 8.459 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.175      ;
; 8.459 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.175      ;
; 8.459 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.175      ;
; 8.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.176      ;
; 8.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.176      ;
; 8.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.176      ;
; 8.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.176      ;
; 8.466 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.176      ;
; 8.467 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.175      ;
; 8.467 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.175      ;
; 8.467 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.175      ;
; 8.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.162      ;
; 8.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.162      ;
; 8.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.162      ;
; 8.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.162      ;
; 8.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.162      ;
; 8.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.163      ;
; 8.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.163      ;
; 8.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.163      ;
; 8.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.163      ;
; 8.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.163      ;
; 8.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.137      ;
; 8.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.137      ;
; 8.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.137      ;
; 8.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.137      ;
; 8.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.137      ;
; 8.506 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge   ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.017     ; 1.509      ;
; 8.506 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.122      ;
; 8.506 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.122      ;
; 8.506 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.596      ; 3.122      ;
; 8.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.107      ;
; 8.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.107      ;
; 8.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.107      ;
; 8.542 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.092      ;
; 8.542 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.092      ;
; 8.542 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.092      ;
; 8.542 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.092      ;
; 8.542 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.602      ; 3.092      ;
; 8.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.095      ;
; 8.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.095      ;
; 8.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.095      ;
; 8.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.095      ;
; 8.547 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.095      ;
; 8.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.091      ;
; 8.551 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.610      ; 3.091      ;
+-------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 37.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.663      ;
; 37.418 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.614      ;
; 37.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.605      ;
; 37.445 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.590      ;
; 37.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.506      ;
; 37.576 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.459      ;
; 37.576 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.457      ;
; 37.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.437      ;
; 37.631 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.402      ;
; 37.685 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.349      ;
; 37.698 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.334      ;
; 37.732 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.300      ;
; 37.751 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.280      ;
; 37.755 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.278      ;
; 37.756 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.277      ;
; 37.806 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.228      ;
; 37.851 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.182      ;
; 37.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.177      ;
; 37.867 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.165      ;
; 37.874 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.160      ;
; 37.898 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.136      ;
; 37.922 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.110      ;
; 37.981 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.051      ;
; 38.029 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.005      ;
; 38.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.999      ;
; 38.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.003      ;
; 38.037 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.997      ;
; 38.046 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.985      ;
; 38.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.972      ;
; 38.082 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.950      ;
; 38.084 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.948      ;
; 38.096 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.936      ;
; 38.132 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.904      ;
; 38.161 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.873      ;
; 38.168 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.866      ;
; 38.208 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.824      ;
; 38.223 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.809      ;
; 38.257 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.773      ;
; 38.262 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.774      ;
; 38.263 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.773      ;
; 38.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.759      ;
; 38.290 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.741      ;
; 38.296 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.738      ;
; 38.302 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.727      ;
; 38.304 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.728      ;
; 38.318 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.716      ;
; 38.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.703      ;
; 38.331 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.705      ;
; 38.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.692      ;
; 38.351 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.683      ;
; 38.352 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.678      ;
; 38.362 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.670      ;
; 38.363 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.669      ;
; 38.376 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.656      ;
; 38.378 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.654      ;
; 38.392 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.641      ;
; 38.396 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.636      ;
; 38.427 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.607      ;
; 38.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.592      ;
; 38.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.592      ;
; 38.443 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.589      ;
; 38.450 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.584      ;
; 38.496 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.538      ;
; 38.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.515      ;
; 38.519 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.513      ;
; 38.527 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 1.501      ;
; 38.538 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.496      ;
; 38.538 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.496      ;
; 38.552 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.482      ;
; 38.553 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.477      ;
; 38.612 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.420      ;
; 38.617 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.415      ;
; 38.620 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.412      ;
; 38.628 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.406      ;
; 38.632 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.398      ;
; 38.650 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.382      ;
; 38.650 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.382      ;
; 38.654 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.378      ;
; 38.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.364      ;
; 38.680 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.352      ;
; 38.705 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.325      ;
; 38.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.316      ;
; 38.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.299      ;
; 38.752 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.282      ;
; 38.771 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.261      ;
; 38.795 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.234      ;
; 38.796 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.238      ;
; 38.801 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.229      ;
; 38.808 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.224      ;
; 38.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.220      ;
; 38.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.201      ;
; 38.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.200      ;
; 38.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.184      ;
; 38.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.174      ;
; 38.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.137      ;
; 38.898 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.138      ;
; 38.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.131      ;
; 38.925 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.105      ;
; 38.928 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.102      ;
; 39.015 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.015      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
=======
; 6.660 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.586     ; 1.786      ;
; 6.769 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.663      ;
; 6.783 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.655      ;
; 6.851 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.606     ; 1.575      ;
; 6.856 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.578      ;
; 6.872 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.593     ; 1.567      ;
; 6.882 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.540      ;
; 6.897 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ipending_reg_irq1                        ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.534      ;
; 6.917 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.517      ;
; 6.930 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.591     ; 1.511      ;
; 6.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.492      ;
; 6.945 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.488      ;
; 6.950 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.488      ;
; 6.986 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.447      ;
; 6.991 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.442      ;
; 6.994 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.591     ; 1.447      ;
; 6.998 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.435      ;
; 7.006 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.428      ;
; 7.008 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.426      ;
; 7.010 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.423      ;
; 7.015 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.419      ;
; 7.019 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.415      ;
; 7.023 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.410      ;
; 7.028 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.405      ;
; 7.028 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.406      ;
; 7.028 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.405      ;
; 7.045 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.594     ; 1.393      ;
; 7.069 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.365      ;
; 7.070 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.363      ;
; 7.087 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.347      ;
; 7.094 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.339      ;
; 7.096 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.337      ;
; 7.114 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.319      ;
; 7.116 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.593     ; 1.323      ;
; 7.128 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.301      ;
; 7.130 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.299      ;
; 7.140 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.293      ;
; 7.152 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.281      ;
; 7.154 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.277      ;
; 7.155 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.279      ;
; 7.159 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.275      ;
; 7.163 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.270      ;
; 7.163 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.266      ;
; 7.177 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.256      ;
; 7.188 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.246      ;
; 7.188 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.245      ;
; 7.198 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.235      ;
; 7.210 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.223      ;
; 7.222 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.211      ;
; 7.226 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.603     ; 1.203      ;
; 7.237 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.196      ;
; 7.241 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.192      ;
; 7.307 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.123      ;
; 7.320 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.110      ;
; 7.330 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.100      ;
; 7.332 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.601     ; 1.099      ;
; 7.332 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.598     ; 1.102      ;
; 7.334 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.599     ; 1.099      ;
; 7.360 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.070      ;
; 7.364 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4] ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.602     ; 1.066      ;
; 8.459 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.568      ;
; 8.585 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.442      ;
; 8.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.450      ;
; 8.594 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.442      ;
; 8.595 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.444      ;
; 8.602 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.434      ;
; 8.604 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.435      ;
; 8.678 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.358      ;
; 8.679 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.357      ;
; 8.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.348      ;
; 8.687 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.344      ;
; 8.698 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.338      ;
; 8.700 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.328      ;
; 8.702 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.334      ;
; 8.706 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.323      ;
; 8.713 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.326      ;
; 8.720 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.319      ;
; 8.723 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.316      ;
; 8.729 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.307      ;
; 8.737 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.299      ;
; 8.757 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.272      ;
; 8.764 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.272      ;
; 8.765 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.271      ;
; 8.779 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.257      ;
; 8.781 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[3]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.247      ;
; 8.784 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.252      ;
; 8.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.246      ;
; 8.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.229      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.239      ;
; 8.800 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.227      ;
; 8.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.236      ;
; 8.805 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.234      ;
; 8.806 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.222      ;
; 8.807 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.229      ;
; 8.807 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.222      ;
; 8.809 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 1.216      ;
; 8.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.215      ;
; 8.812 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.224      ;
; 8.814 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.222      ;
; 8.815 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.221      ;
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                         ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 8.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.604      ;
; 8.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.604      ;
; 8.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.604      ;
; 8.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.604      ;
; 8.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.604      ;
; 8.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.604      ;
; 8.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.604      ;
; 8.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.587      ;
; 8.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.587      ;
; 8.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.587      ;
; 8.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.587      ;
; 8.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.587      ;
; 8.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.587      ;
; 8.049 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.587      ;
; 8.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.523      ;
; 8.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.523      ;
; 8.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.523      ;
; 8.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.523      ;
; 8.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.523      ;
; 8.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.523      ;
; 8.113 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.523      ;
; 8.134 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.493      ;
; 8.134 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.493      ;
; 8.151 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.476      ;
; 8.151 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.476      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 3.463      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 3.463      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.457      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.457      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.457      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.457      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.457      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.457      ;
; 8.170 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.457      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.470      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.470      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.470      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.470      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.470      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.470      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.462      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.462      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.462      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.462      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.462      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.462      ;
; 8.174 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 3.462      ;
; 8.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.453      ;
; 8.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.453      ;
; 8.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.453      ;
; 8.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.453      ;
; 8.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.453      ;
; 8.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.453      ;
; 8.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.457      ;
; 8.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 3.446      ;
; 8.187 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 3.446      ;
; 8.190 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.437      ;
; 8.190 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.437      ;
; 8.190 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.437      ;
; 8.190 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.437      ;
; 8.190 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.437      ;
; 8.190 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.437      ;
; 8.190 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.437      ;
; 8.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.453      ;
; 8.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.453      ;
; 8.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.453      ;
; 8.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.453      ;
; 8.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.453      ;
; 8.191 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.453      ;
; 8.202 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.436      ;
; 8.202 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.436      ;
; 8.202 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.436      ;
; 8.202 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.436      ;
; 8.202 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.436      ;
; 8.202 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.436      ;
; 8.204 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.440      ;
; 8.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.412      ;
; 8.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.412      ;
; 8.251 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 3.382      ;
; 8.251 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.601      ; 3.382      ;
; 8.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.389      ;
; 8.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.389      ;
; 8.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.389      ;
; 8.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.389      ;
; 8.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.389      ;
; 8.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.389      ;
; 8.258 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.369      ;
; 8.258 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.369      ;
; 8.258 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.369      ;
; 8.258 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.369      ;
; 8.258 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.369      ;
; 8.258 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.369      ;
; 8.258 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[8]  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.595      ; 3.369      ;
; 8.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.372      ;
; 8.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.372      ;
; 8.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.372      ;
; 8.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[7] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.372      ;
; 8.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[5] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.372      ;
; 8.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[6] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.606      ; 3.372      ;
; 8.268 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 3.376      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
>>>>>>> origin/master


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
<<<<<<< HEAD
; 37.709 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.316      ;
; 37.778 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.009     ; 2.245      ;
; 37.783 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.009     ; 2.240      ;
; 37.813 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.223      ;
; 37.884 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 2.138      ;
; 37.937 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.088      ;
; 37.951 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 2.083      ;
; 38.088 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.946      ;
; 38.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.923      ;
; 38.164 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.870      ;
; 38.186 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 1.854      ;
; 38.194 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.828      ;
; 38.195 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.837      ;
; 38.196 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.005      ; 1.841      ;
; 38.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.821      ;
; 38.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.831      ;
; 38.229 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.803      ;
; 38.233 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.802      ;
; 38.233 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.799      ;
; 38.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.792      ;
; 38.251 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.783      ;
; 38.265 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.769      ;
; 38.266 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.769      ;
; 38.269 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 1.771      ;
; 38.270 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.762      ;
; 38.288 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.009     ; 1.735      ;
; 38.298 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.740      ;
; 38.298 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.737      ;
; 38.312 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.720      ;
; 38.334 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.698      ;
; 38.339 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.692      ;
; 38.339 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.693      ;
; 38.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.694      ;
; 38.346 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.686      ;
; 38.354 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.679      ;
; 38.358 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 1.667      ;
; 38.374 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.659      ;
; 38.387 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.646      ;
; 38.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.639      ;
; 38.397 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.636      ;
; 38.402 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.633      ;
; 38.407 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.626      ;
; 38.411 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.619      ;
; 38.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.614      ;
; 38.421 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.004      ; 1.615      ;
; 38.421 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.614      ;
; 38.426 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.605      ;
; 38.435 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.600      ;
; 38.439 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.594      ;
; 38.439 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.594      ;
; 38.440 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.591      ;
; 38.445 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.589      ;
; 38.445 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.589      ;
; 38.467 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.568      ;
; 38.468 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.566      ;
; 38.477 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.558      ;
; 38.483 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.549      ;
; 38.485 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.550      ;
; 38.486 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.536      ;
; 38.496 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.538      ;
; 38.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.526      ;
; 38.518 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.517      ;
; 38.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.510      ;
; 38.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.506      ;
; 38.542 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.491      ;
; 38.544 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.488      ;
; 38.546 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.487      ;
; 38.547 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.491      ;
; 38.550 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.485      ;
; 38.558 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.474      ;
; 38.562 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.471      ;
; 38.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.466      ;
; 38.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.448      ;
; 38.592 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.440      ;
; 38.596 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.436      ;
; 38.602 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.429      ;
; 38.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.422      ;
; 38.628 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.405      ;
; 38.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.402      ;
; 38.642 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.391      ;
; 38.652 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.380      ;
; 38.661 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.372      ;
; 38.661 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.369      ;
; 38.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.367      ;
; 38.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.365      ;
; 38.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.372      ;
; 38.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.002     ; 1.364      ;
; 38.673 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.362      ;
; 38.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.353      ;
; 38.684 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.352      ;
; 38.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.340      ;
; 38.697 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.334      ;
; 38.698 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.334      ;
; 38.701 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.334      ;
; 38.702 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 1.338      ;
; 38.702 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.327      ;
; 38.702 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.329      ;
; 38.704 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.327      ;
; 38.708 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.328      ;
; 38.709 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.322      ;
=======
; 37.801 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 2.218      ;
; 37.803 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.013     ; 2.216      ;
; 37.891 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 2.131      ;
; 38.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 2.003      ;
; 38.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 1.997      ;
; 38.162 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 1.878      ;
; 38.205 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.817      ;
; 38.209 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.826      ;
; 38.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.764      ;
; 38.275 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.007     ; 1.750      ;
; 38.343 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.679      ;
; 38.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.651      ;
; 38.382 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.650      ;
; 38.396 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.626      ;
; 38.409 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.623      ;
; 38.425 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.609      ;
; 38.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.606      ;
; 38.430 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.602      ;
; 38.444 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.585      ;
; 38.458 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.574      ;
; 38.480 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.008      ; 1.560      ;
; 38.491 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.544      ;
; 38.518 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.520      ;
; 38.531 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.507      ;
; 38.534 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.002      ; 1.500      ;
; 38.560 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.478      ;
; 38.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.451      ;
; 38.592 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.443      ;
; 38.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.445      ;
; 38.597 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.435      ;
; 38.597 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.435      ;
; 38.602 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.430      ;
; 38.603 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.426      ;
; 38.603 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.429      ;
; 38.603 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.426      ;
; 38.605 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.424      ;
; 38.610 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.427      ;
; 38.616 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.422      ;
; 38.619 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.008      ; 1.421      ;
; 38.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.006      ; 1.416      ;
; 38.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.403      ;
; 38.630 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.399      ;
; 38.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.400      ;
; 38.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.400      ;
; 38.638 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.391      ;
; 38.638 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.400      ;
; 38.647 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 1.393      ;
; 38.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.371      ;
; 38.664 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.365      ;
; 38.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.366      ;
; 38.678 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.354      ;
; 38.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.350      ;
; 38.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.356      ;
; 38.680 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.349      ;
; 38.687 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.348      ;
; 38.691 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.344      ;
; 38.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.339      ;
; 38.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.342      ;
; 38.704 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.331      ;
; 38.708 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 1.332      ;
; 38.718 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.317      ;
; 38.729 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.300      ;
; 38.731 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.304      ;
; 38.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.302      ;
; 38.737 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.295      ;
; 38.756 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.273      ;
; 38.758 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.271      ;
; 38.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.275      ;
; 38.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.269      ;
; 38.764 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.006      ; 1.274      ;
; 38.766 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.266      ;
; 38.767 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.265      ;
; 38.767 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.268      ;
; 38.775 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.257      ;
; 38.780 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.255      ;
; 38.792 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.245      ;
; 38.795 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.234      ;
; 38.802 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.233      ;
; 38.805 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.224      ;
; 38.807 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.228      ;
; 38.809 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.226      ;
; 38.813 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.011      ; 1.230      ;
; 38.823 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.212      ;
; 38.823 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.212      ;
; 38.823 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.209      ;
; 38.846 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.180      ;
; 38.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.184      ;
; 38.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.178      ;
; 38.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.177      ;
; 38.870 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.008      ; 1.170      ;
; 38.878 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.151      ;
; 38.879 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.006     ; 1.147      ;
; 38.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.156      ;
; 38.898 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.134      ;
; 38.900 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.129      ;
; 38.904 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; 0.008      ; 1.136      ;
; 38.910 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.122      ;
; 38.911 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.118      ;
; 38.913 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.119      ;
; 38.913 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.003     ; 1.116      ;
>>>>>>> origin/master
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 37.976 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.058      ;
; 38.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 2.015      ;
; 38.050 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.984      ;
; 38.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.898      ;
; 38.136 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.896      ;
; 38.146 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.886      ;
; 38.169 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.868      ;
; 38.212 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.825      ;
; 38.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.819      ;
; 38.220 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.809      ;
; 38.231 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.803      ;
; 38.233 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.801      ;
; 38.235 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.799      ;
; 38.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.786      ;
; 38.268 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.764      ;
; 38.274 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.760      ;
; 38.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.702      ;
; 38.330 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.700      ;
; 38.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.690      ;
; 38.350 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.680      ;
; 38.352 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.678      ;
; 38.353 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.679      ;
; 38.356 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.676      ;
; 38.358 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.674      ;
; 38.362 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.668      ;
; 38.365 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.670      ;
; 38.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.668      ;
; 38.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.664      ;
; 38.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.658      ;
; 38.394 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.638      ;
; 38.396 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.636      ;
; 38.405 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.628      ;
; 38.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.629      ;
; 38.409 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.625      ;
; 38.414 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.613      ;
; 38.425 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.607      ;
; 38.431 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.601      ;
; 38.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.599      ;
; 38.436 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.591      ;
; 38.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.587      ;
; 38.443 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.589      ;
; 38.447 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.585      ;
; 38.449 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.583      ;
; 38.451 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.581      ;
; 38.451 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.581      ;
; 38.452 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.580      ;
; 38.452 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.582      ;
; 38.457 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.577      ;
; 38.476 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.554      ;
; 38.478 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.552      ;
; 38.480 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.557      ;
; 38.488 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.542      ;
; 38.491 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.543      ;
; 38.500 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.534      ;
; 38.517 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.512      ;
; 38.528 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.506      ;
; 38.534 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.500      ;
; 38.534 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.500      ;
; 38.546 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.488      ;
; 38.562 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.465      ;
; 38.573 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.459      ;
; 38.575 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.457      ;
; 38.601 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.430      ;
; 38.616 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.416      ;
; 38.618 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.414      ;
; 38.623 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.408      ;
; 38.628 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.404      ;
; 38.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.404      ;
; 38.648 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.386      ;
; 38.664 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.368      ;
; 38.666 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.366      ;
; 38.668 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.364      ;
; 38.676 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.356      ;
; 38.702 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.327      ;
; 38.712 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.320      ;
; 38.713 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.321      ;
; 38.715 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.319      ;
; 38.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.317      ;
; 38.719 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.313      ;
; 38.730 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.304      ;
; 38.731 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.301      ;
; 38.749 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.282      ;
; 38.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.279      ;
; 38.779 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.255      ;
; 38.805 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.003     ; 1.224      ;
; 38.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.002      ; 1.200      ;
; 38.861 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.174      ;
; 38.889 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.144      ;
; 38.897 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.136      ;
; 38.953 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 1.082      ;
; 39.045 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 0.985      ;
; 39.079 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.953      ;
; 39.101 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.931      ;
; 39.121 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 0.915      ;
; 39.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 0.886      ;
; 39.149 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.883      ;
; 39.165 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 0.870      ;
; 39.183 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.849      ;
; 39.190 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 0.840      ;
; 39.224 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 0.809      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                   ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
<<<<<<< HEAD
; -1.599 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.673      ; 0.367      ;
; -1.599 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.673      ; 0.367      ;
; -1.366 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.391      ;
; -1.366 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.391      ;
; -1.364 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.393      ;
; -1.363 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.394      ;
; -1.363 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.394      ;
; -1.363 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.394      ;
; -1.288 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.469      ;
; -1.286 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.471      ;
; -1.283 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.474      ;
; -1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.475      ;
; -1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.475      ;
; -1.278 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.605      ; 0.479      ;
; -1.275 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.480      ;
; -1.273 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.482      ;
; -1.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.486      ;
; -1.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.486      ;
; -1.268 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.487      ;
; -1.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.489      ;
; -1.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.489      ;
; -1.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.489      ;
; -1.263 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.492      ;
; -1.184 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.571      ;
; -1.183 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.572      ;
; -1.183 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.572      ;
; -1.182 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.573      ;
; -1.063 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 0.692      ;
; -0.970 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 0.770      ;
; -0.943 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.649      ; 0.858      ;
; -0.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 0.908      ;
; -0.855 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.649      ; 0.946      ;
; -0.855 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.649      ; 0.946      ;
; -0.806 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[2]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.647      ; 0.993      ;
; -0.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.632      ; 0.981      ;
; -0.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 0.993      ;
; -0.786 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.005      ;
; -0.785 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.632      ; 0.999      ;
; -0.782 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.647      ; 1.017      ;
; -0.765 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.647      ; 1.034      ;
; -0.765 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.030      ;
; -0.754 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.647      ; 1.045      ;
; -0.732 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.063      ;
; -0.704 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.087      ;
; -0.689 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.102      ;
; -0.685 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.106      ;
; -0.683 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.112      ;
; -0.677 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.118      ;
; -0.665 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.632      ; 1.119      ;
; -0.653 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.142      ;
; -0.613 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.182      ;
; -0.592 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.203      ;
; -0.584 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.647      ; 1.215      ;
; -0.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.584      ; 1.171      ;
; -0.561 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.230      ;
; -0.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.643      ; 1.256      ;
; -0.520 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.585      ; 1.217      ;
; -0.495 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.639      ; 1.296      ;
; -0.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.615      ; 1.277      ;
; -0.444 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.584      ; 1.292      ;
; -0.424 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.359      ;
; -0.393 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.390      ;
; -0.356 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[9]     ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.580      ; 1.376      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.199 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.541      ;
; -0.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.614      ;
; -0.166 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.612      ; 1.598      ;
; -0.141 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.612      ; 1.623      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.100 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.587      ; 1.639      ;
; -0.098 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.612      ; 1.666      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.590      ; 1.656      ;
; -0.065 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[15]    ; Video_Controller800x480:inst4|GraphicsController:inst2|CommandWritten_H   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.591      ; 1.678      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.612      ; 1.704      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
=======
; -1.598 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.672      ; 0.367      ;
; -1.598 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.672      ; 0.367      ;
; -0.975 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.777      ;
; -0.975 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.777      ;
; -0.973 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.779      ;
; -0.965 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.787      ;
; -0.964 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.788      ;
; -0.939 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.813      ;
; -0.939 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.813      ;
; -0.934 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 0.824      ;
; -0.927 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 0.834      ;
; -0.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.869      ;
; -0.882 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.870      ;
; -0.875 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.877      ;
; -0.872 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.880      ;
; -0.862 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.890      ;
; -0.861 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.891      ;
; -0.852 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.606      ; 0.906      ;
; -0.841 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.911      ;
; -0.841 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 0.911      ;
; -0.749 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 1.012      ;
; -0.700 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.594      ; 1.046      ;
; -0.700 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.600      ; 1.052      ;
; -0.641 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 1.132      ;
; -0.622 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.585      ; 1.115      ;
; -0.621 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.156      ;
; -0.607 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.621      ; 1.166      ;
; -0.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.585      ; 1.157      ;
; -0.559 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.224      ;
; -0.558 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.225      ;
; -0.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.236      ;
; -0.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.235      ;
; -0.506 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.244      ;
; -0.504 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[6]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.634      ; 1.282      ;
; -0.502 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.634      ; 1.284      ;
; -0.500 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.591      ; 1.243      ;
; -0.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.591      ; 1.264      ;
; -0.474 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.632      ; 1.310      ;
; -0.465 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.318      ;
; -0.464 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.319      ;
; -0.463 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.320      ;
; -0.460 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.321      ;
; -0.448 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.632      ; 1.336      ;
; -0.411 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.372      ;
; -0.410 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.373      ;
; -0.396 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.378      ;
; -0.396 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.634      ; 1.390      ;
; -0.393 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.634      ; 1.393      ;
; -0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.595      ; 1.356      ;
; -0.388 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.595      ; 1.359      ;
; -0.388 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.588      ; 1.352      ;
; -0.354 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.426      ;
; -0.262 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.521      ;
; -0.260 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.631      ; 1.523      ;
; -0.252 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[2]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.634      ; 1.534      ;
; -0.238 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.542      ;
; -0.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.634      ; 1.569      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.213 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.537      ;
; -0.192 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.582      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.179 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[1]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.603      ; 1.576      ;
; -0.124 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[6]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[6]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.653      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.112 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[2]     ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.638      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 1.691      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.619      ; 1.691      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.080 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.598      ; 1.670      ;
; -0.068 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.622      ; 1.706      ;
; -0.063 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.583      ; 1.672      ;
; -0.063 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.583      ; 1.672      ;
; -0.063 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.583      ; 1.672      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
; -0.060 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[5]     ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.589      ; 1.681      ;
>>>>>>> origin/master
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.369 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.521      ;
<<<<<<< HEAD
; 0.502 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.654      ;
; 0.542 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.694      ;
; 0.708 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 0.856      ;
; 0.738 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.890      ;
; 0.865 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.015      ;
; 0.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.059      ;
; 0.934 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.088      ;
; 0.938 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.092      ;
; 0.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.102      ;
; 0.955 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.105      ;
; 0.977 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.131      ;
; 0.982 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.138      ;
; 0.985 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.137      ;
; 0.986 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.142      ;
; 0.989 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.143      ;
; 0.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.142      ;
; 0.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.147      ;
; 1.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.171      ;
; 1.024 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.174      ;
; 1.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.184      ;
; 1.036 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.188      ;
; 1.046 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.200      ;
; 1.051 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.201      ;
; 1.072 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.224      ;
; 1.074 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.228      ;
; 1.079 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.229      ;
; 1.084 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.238      ;
; 1.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 1.234      ;
; 1.091 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.243      ;
; 1.110 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.266      ;
; 1.114 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.270      ;
; 1.124 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.278      ;
; 1.147 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.299      ;
; 1.158 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.312      ;
; 1.175 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.325      ;
; 1.184 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.336      ;
; 1.200 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.352      ;
; 1.212 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.366      ;
; 1.214 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.364      ;
; 1.226 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.378      ;
; 1.230 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.382      ;
; 1.248 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.398      ;
; 1.267 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.419      ;
; 1.268 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.420      ;
; 1.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.432      ;
; 1.294 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.446      ;
; 1.327 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.477      ;
; 1.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.482      ;
; 1.335 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.487      ;
; 1.339 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.493      ;
; 1.342 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.496      ;
; 1.347 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.499      ;
; 1.349 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.501      ;
; 1.353 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 1.501      ;
; 1.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.513      ;
; 1.365 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.515      ;
; 1.427 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.583      ;
; 1.428 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.580      ;
; 1.430 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.584      ;
; 1.431 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.587      ;
; 1.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.596      ;
; 1.453 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.607      ;
; 1.456 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.610      ;
; 1.470 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.622      ;
; 1.470 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.622      ;
; 1.470 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.624      ;
; 1.472 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.625      ;
; 1.486 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.638      ;
; 1.492 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.645      ;
; 1.502 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.654      ;
; 1.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.669      ;
; 1.528 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.678      ;
; 1.540 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.692      ;
; 1.552 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.703      ;
; 1.578 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 1.727      ;
; 1.584 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.738      ;
; 1.590 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.741      ;
; 1.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.759      ;
; 1.623 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.773      ;
; 1.773 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.927      ;
; 1.787 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.941      ;
; 1.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.950      ;
; 1.800 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.953      ;
; 1.817 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.969      ;
; 1.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.982      ;
; 1.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.985      ;
; 1.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.999      ;
; 1.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.003      ;
; 1.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.008      ;
; 1.939 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.092      ;
; 1.976 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.131      ;
; 1.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.143      ;
; 2.006 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 2.160      ;
; 2.013 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.165      ;
; 2.026 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.179      ;
; 2.056 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.208      ;
; 2.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.280      ;
=======
; 0.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.522      ;
; 0.475 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 0.628      ;
; 0.497 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.649      ;
; 0.606 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.758      ;
; 0.656 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 0.809      ;
; 0.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 0.840      ;
; 0.697 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.849      ;
; 0.715 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 0.870      ;
; 0.731 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.883      ;
; 0.736 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 0.886      ;
; 0.759 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 0.915      ;
; 0.779 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.931      ;
; 0.801 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.953      ;
; 0.835 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 0.985      ;
; 0.837 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 0.991      ;
; 0.909 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.061      ;
; 0.927 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.082      ;
; 0.945 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.097      ;
; 0.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.954 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.111      ;
; 0.983 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.136      ;
; 0.991 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.144      ;
; 1.011 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.165      ;
; 1.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.174      ;
; 1.048 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.202      ;
; 1.060 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.214      ;
; 1.062 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.216      ;
; 1.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.218      ;
; 1.075 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 1.224      ;
; 1.082 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.234      ;
; 1.086 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.238      ;
; 1.103 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.255      ;
; 1.115 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.269      ;
; 1.117 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.271      ;
; 1.119 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.273      ;
; 1.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.272      ;
; 1.125 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.277      ;
; 1.130 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.282      ;
; 1.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.282      ;
; 1.149 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.303      ;
; 1.152 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.304      ;
; 1.159 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.311      ;
; 1.163 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.317      ;
; 1.165 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.319      ;
; 1.167 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.321      ;
; 1.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 1.327      ;
; 1.184 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.338      ;
; 1.188 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.340      ;
; 1.190 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.342      ;
; 1.212 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.364      ;
; 1.216 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.368      ;
; 1.251 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.404      ;
; 1.252 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.404      ;
; 1.254 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.408      ;
; 1.257 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.408      ;
; 1.262 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.414      ;
; 1.264 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.416      ;
; 1.279 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.430      ;
; 1.279 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.431      ;
; 1.280 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.432      ;
; 1.289 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.441      ;
; 1.303 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.455      ;
; 1.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.459      ;
; 1.318 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.465      ;
; 1.343 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.498      ;
; 1.348 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.502      ;
; 1.350 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.504      ;
; 1.363 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 1.512      ;
; 1.370 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.525      ;
; 1.392 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.542      ;
; 1.402 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.552      ;
; 1.404 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.554      ;
; 1.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 1.563      ;
; 1.409 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.563      ;
; 1.414 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.571      ;
; 1.415 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.567      ;
; 1.416 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.573      ;
; 1.418 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.575      ;
; 1.423 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.577      ;
; 1.425 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.579      ;
; 1.427 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.581      ;
; 1.431 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.583      ;
; 1.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.585      ;
; 1.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.589      ;
; 1.438 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.003     ; 1.587      ;
; 1.444 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.591      ;
; 1.450 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.604      ;
; 1.451 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.603      ;
; 1.453 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.605      ;
; 1.466 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.613      ;
; 1.475 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.628      ;
; 1.493 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.002      ; 1.647      ;
; 1.496 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.648      ;
; 1.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.664      ;
; 1.518 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.668      ;
; 1.524 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.676      ;
>>>>>>> origin/master
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst13'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
<<<<<<< HEAD
; 0.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.665      ;
; 0.548 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.700      ;
; 0.610 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.763      ;
; 0.645 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.798      ;
; 0.659 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.811      ;
; 0.707 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.859      ;
; 0.720 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.875      ;
; 0.739 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.894      ;
; 0.754 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.904      ;
; 0.754 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.909      ;
; 0.757 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 0.907      ;
; 0.758 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.911      ;
; 0.782 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.935      ;
; 0.782 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.935      ;
; 0.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.938      ;
; 0.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.938      ;
; 0.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.969      ;
; 0.824 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 0.977      ;
; 0.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.974      ;
; 0.829 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 0.983      ;
; 0.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.989      ;
; 0.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.986      ;
; 0.841 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.990      ;
; 0.844 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.993      ;
; 0.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.997      ;
; 0.851 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.000      ;
; 0.861 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.013      ;
; 0.863 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.016      ;
; 0.864 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.016      ;
; 0.864 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.016      ;
; 0.869 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.021      ;
; 0.869 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.021      ;
; 0.872 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.024      ;
; 0.872 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.025      ;
; 0.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.028      ;
; 0.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.028      ;
; 0.879 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.031      ;
; 0.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.055      ;
; 0.911 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.063      ;
; 0.918 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.070      ;
; 0.924 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.076      ;
; 0.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.147      ;
; 1.017 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.169      ;
; 1.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.180      ;
; 1.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.180      ;
; 1.029 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.181      ;
; 1.048 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.200      ;
; 1.052 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.204      ;
; 1.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.217      ;
; 1.073 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.225      ;
; 1.089 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.241      ;
; 1.091 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.243      ;
; 1.093 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.248      ;
; 1.096 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.251      ;
; 1.096 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.251      ;
; 1.105 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.257      ;
; 1.108 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.260      ;
; 1.113 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.262      ;
; 1.118 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.267      ;
; 1.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.006      ; 1.278      ;
; 1.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.282      ;
; 1.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.282      ;
; 1.130 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.283      ;
; 1.133 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.288      ;
; 1.133 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.288      ;
; 1.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.287      ;
; 1.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.287      ;
; 1.135 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.288      ;
; 1.136 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.291      ;
; 1.136 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.291      ;
; 1.152 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.303      ;
; 1.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.306      ;
; 1.171 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.322      ;
; 1.172 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.328      ;
; 1.175 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.330      ;
; 1.176 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.327      ;
; 1.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.008      ; 1.338      ;
; 1.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.329      ;
; 1.183 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.334      ;
; 1.184 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.336      ;
; 1.191 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.006      ; 1.349      ;
; 1.196 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.004      ; 1.352      ;
; 1.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.353      ;
; 1.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.358      ;
; 1.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.358      ;
; 1.204 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.359      ;
; 1.207 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.362      ;
; 1.214 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.364      ;
; 1.219 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.369      ;
; 1.219 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.369      ;
; 1.224 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; -0.002     ; 1.374      ;
; 1.238 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.001      ; 1.391      ;
; 1.251 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.402      ;
; 1.271 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.422      ;
; 1.278 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.001     ; 1.429      ;
; 1.288 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.440      ;
; 1.292 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.002      ; 1.446      ;
; 1.293 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.445      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[7]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[7]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|sending_CRC                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
=======
; 0.404 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.556      ;
; 0.415 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.567      ;
; 0.432 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.584      ;
; 0.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.674      ;
; 0.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.678      ;
; 0.527 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.679      ;
; 0.546 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.698      ;
; 0.550 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.702      ;
; 0.554 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.707      ;
; 0.570 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.722      ;
; 0.606 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.008      ; 0.766      ;
; 0.615 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.770      ;
; 0.638 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.790      ;
; 0.670 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.008      ; 0.830      ;
; 0.678 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.830      ;
; 0.691 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.843      ;
; 0.692 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.844      ;
; 0.692 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.844      ;
; 0.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.845      ;
; 0.693 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.845      ;
; 0.696 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.851      ;
; 0.707 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.859      ;
; 0.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.882      ;
; 0.735 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.887      ;
; 0.741 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.896      ;
; 0.742 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.897      ;
; 0.742 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.897      ;
; 0.752 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.904      ;
; 0.753 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.908      ;
; 0.761 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.910      ;
; 0.775 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.927      ;
; 0.790 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.939      ;
; 0.790 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.939      ;
; 0.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.953      ;
; 0.807 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.959      ;
; 0.808 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.960      ;
; 0.821 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 0.973      ;
; 0.835 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.990      ;
; 0.836 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.991      ;
; 0.837 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 0.992      ;
; 0.840 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.989      ;
; 0.842 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 0.991      ;
; 0.871 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.026      ;
; 0.871 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.023      ;
; 0.873 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.025      ;
; 0.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.030      ;
; 0.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.031      ;
; 0.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.031      ;
; 0.877 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.034      ;
; 0.878 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.030      ;
; 0.879 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.031      ;
; 0.879 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.031      ;
; 0.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.050      ;
; 0.899 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.048      ;
; 0.900 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.052      ;
; 0.905 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.008      ; 1.065      ;
; 0.907 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.062      ;
; 0.912 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.067      ;
; 0.927 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.084      ;
; 0.935 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.090      ;
; 0.939 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.091      ;
; 0.940 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.095      ;
; 0.944 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.093      ;
; 0.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.120      ;
; 0.966 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.115      ;
; 0.967 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.116      ;
; 0.967 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.116      ;
; 0.967 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.119      ;
; 0.968 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.117      ;
; 0.969 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.118      ;
; 0.969 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.118      ;
; 0.969 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.118      ;
; 0.976 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.008      ; 1.136      ;
; 0.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.129      ;
; 0.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.156      ;
; 1.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.147      ;
; 1.002 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 0.000        ; -0.003     ; 1.151      ;
; 1.010 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.008      ; 1.170      ;
; 1.018 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.005      ; 1.175      ;
; 1.024 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.008      ; 1.184      ;
; 1.029 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.184      ;
; 1.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.178      ;
; 1.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.184      ;
; 1.034 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 0.000        ; -0.006     ; 1.180      ;
; 1.050 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.205      ;
; 1.050 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.208      ;
; 1.056 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.211      ;
; 1.056 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.006      ; 1.214      ;
; 1.057 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 0.000        ; 0.000      ; 1.209      ;
; 1.060 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 0.000        ; 0.008      ; 1.220      ;
; 1.067 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 0.000        ; 0.011      ; 1.230      ;
; 1.073 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.228      ;
; 1.078 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 0.000        ; 0.003      ; 1.233      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[0]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_2_dff                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|usedw_is_1_dff                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
>>>>>>> origin/master


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                            ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
<<<<<<< HEAD
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.053  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 2.980      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.010      ; 2.988      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.006      ; 2.984      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 7.054  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.987      ;
; 16.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.580      ;
; 16.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.580      ;
; 16.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.580      ;
; 16.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.580      ;
; 16.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.589      ;
; 16.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.589      ;
; 16.237 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.589      ;
; 16.254 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 3.607      ;
; 16.254 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 3.607      ;
; 16.254 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 3.607      ;
; 16.254 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.104     ; 3.607      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 3.603      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 3.599      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 3.594      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 3.599      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 3.599      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.111     ; 3.599      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 3.594      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 3.594      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.116     ; 3.594      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.101     ; 3.609      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 3.603      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 3.603      ;
; 16.255 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.107     ; 3.603      ;
; 16.256 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.587      ;
; 16.256 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.587      ;
; 16.256 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.587      ;
; 16.256 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.587      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.579      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.579      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.579      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.579      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.570      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.570      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.570      ;
; 16.257 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 3.570      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.099     ; 3.601      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 3.597      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 3.592      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 3.597      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 3.597      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.103     ; 3.597      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 3.592      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 3.592      ;
; 16.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.108     ; 3.592      ;
; 16.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 3.585      ;
; 16.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 3.585      ;
; 16.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 3.585      ;
; 16.266 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.114     ; 3.585      ;
; 16.267 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 3.577      ;
; 16.267 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 3.577      ;
; 16.267 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 3.577      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.109     ; 3.587      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 3.583      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 3.578      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 3.583      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 3.583      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.113     ; 3.583      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 3.578      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 3.578      ;
; 16.269 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.118     ; 3.578      ;
; 16.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 3.571      ;
; 16.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 3.571      ;
; 16.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 3.571      ;
; 16.270 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 3.571      ;
; 16.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.563      ;
; 16.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.563      ;
; 16.271 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.563      ;
=======
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 3.083      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 6.953  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 3.080      ;
; 16.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.278      ;
; 16.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.278      ;
; 16.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.278      ;
; 16.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.278      ;
; 16.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.287      ;
; 16.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.287      ;
; 16.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.287      ;
; 16.524 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 3.305      ;
; 16.524 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 3.305      ;
; 16.524 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 3.305      ;
; 16.524 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 3.305      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.292      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.292      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.292      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.297      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.297      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.297      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.297      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 3.292      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.301      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 3.307      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.301      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.301      ;
; 16.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.301      ;
; 16.526 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 3.285      ;
; 16.526 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 3.285      ;
; 16.526 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 3.285      ;
; 16.526 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 3.285      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.277      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.277      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.277      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 3.277      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 3.268      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 3.268      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 3.268      ;
; 16.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 3.268      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.290      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.290      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.290      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.295      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.295      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.295      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 3.295      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.290      ;
; 16.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.299      ;
; 16.536 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.283      ;
; 16.536 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.283      ;
; 16.536 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.283      ;
; 16.536 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.283      ;
; 16.537 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.275      ;
; 16.537 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.275      ;
; 16.537 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.275      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.281      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.281      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.281      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.281      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.276      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.276      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.276      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.276      ;
; 16.539 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 3.285      ;
; 16.540 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.269      ;
; 16.540 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.269      ;
; 16.540 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.269      ;
; 16.540 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.269      ;
; 16.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.261      ;
; 16.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.261      ;
; 16.541 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.261      ;
>>>>>>> origin/master
+--------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50Mhz'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
<<<<<<< HEAD
; 18.661 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ReadRR                                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.380      ;
; 18.719 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 1.329      ;
; 18.719 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 1.329      ;
; 18.819 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.207      ;
; 18.819 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.207      ;
; 18.819 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.006     ; 1.207      ;
; 18.830 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.209      ;
; 18.830 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.209      ;
; 18.833 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.018      ; 1.217      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 1.198      ;
; 18.840 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.008      ; 1.200      ;
; 18.845 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.190      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.847 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.206      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.852 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.021      ; 1.201      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.926 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.111      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.020     ; 1.072      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 1.066      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 1.066      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 1.066      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 1.066      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 1.066      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 1.066      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.022     ; 1.066      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[6]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[5]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[4]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[3]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.962 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.092      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[3]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[2]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50Mhz'                                                                                                                                                           ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.737      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.595 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.747      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|WriteTR                     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.016      ; 0.835      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.016      ; 0.835      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.016      ; 0.835      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.668 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.822      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[0]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[1]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[2]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[3]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[4]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[5]   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|WriteTR                    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxReq        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxEmp        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[2]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[6] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[5] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[4]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[4] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[3]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[3] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.682 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[0] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.007     ; 0.827      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel0    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel1    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[7]                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.923      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.008     ; 0.918      ;
+-------+--------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                   ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.954 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 1.088      ;
; 0.954 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 1.088      ;
; 0.954 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 1.088      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[116] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[118] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[119] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[120] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[121] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[122] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[123] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[124] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[125] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[126] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[59]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[123]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[27]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[91]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[27]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[59]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[91]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[123]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[119]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[55]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[87]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[23]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[55]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[23]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[87]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[60]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[28]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[60]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[28]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[122]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.339      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[64]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[64]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.340      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[83]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[19]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[83]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[19]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[53]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[55]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[57]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[58]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[59]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[60]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[61]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[62]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[63]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[64]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[65]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[66]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[67]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[68]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[69]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[70]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[71]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.341      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[86]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[87]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[88]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[89]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[90]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[91]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[92]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[93]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[94]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[119]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[124]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[92]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[124]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[92]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.342      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[122]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[90]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[58]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[26]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[58]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[26]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[90]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.347      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.343      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.343      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.343      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[6]                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.343      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[5]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.343      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.343      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.347      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.347      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[100]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[36]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[68]                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[4]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[36]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[68]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
; 2.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[100]                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 2.339      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
=======
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.781 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.242      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.812 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.222      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.003      ; 1.203      ;
; 18.836 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.200      ;
; 18.836 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.200      ;
; 18.932 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ReadRR                                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 1.113      ;
; 18.932 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 1.113      ;
; 18.932 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 1.113      ;
; 18.932 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 1.113      ;
; 18.932 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 1.113      ;
; 18.932 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.013      ; 1.113      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.004      ; 1.101      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxFErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.937 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.000      ; 1.095      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.938 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.096      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|WriteTR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxData_State    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.TxParity_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx2Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxState.Tx1Stop_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[7]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxDat                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.007      ; 1.100      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.940 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.002      ; 1.094      ;
; 18.941 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.106      ;
; 18.941 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.106      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.102      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.095      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.095      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.095      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxOErr                 ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.095      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.095      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.102      ;
; 18.942 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.012      ; 1.102      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50Mhz'                                                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel0             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxPErr                 ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|WriteTR                              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxReq                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxEmp                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.739      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatDel0             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDatEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.749      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.821      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.821      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.821      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.821      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.821      ;
; 0.667 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkDel               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[0]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[1]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[2]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[3]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[4]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkCnt[5]           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkEdge              ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[0]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[1]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[2]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[3]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[4]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.671 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxClkCnt[5]            ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.821      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.826      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.826      ;
; 0.676 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBitCount[0]         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.826      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.684 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.835      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.003     ; 0.917      ;
; 0.775 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 0.929      ;
; 0.800 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge             ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.006     ; 0.946      ;
; 0.808 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.963      ;
; 0.808 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.963      ;
; 0.808 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[2]                          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.003      ; 0.963      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.721 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 0.721 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 0.721 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.471 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.625      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.472 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.629      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 1.622      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 1.624      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 1.622      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 1.624      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 1.622      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 1.624      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 1.622      ;
; 1.488 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 1.624      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.617      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.617      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.617      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.617      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 1.614      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.031     ; 1.610      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.031     ; 1.610      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.031     ; 1.610      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.031     ; 1.610      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 1.614      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 1.614      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.641      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.641      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 1.630      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 1.614      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.489 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 1.613      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|waitrequest_reset_override                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 1.597      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.055     ; 1.587      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.045     ; 1.597      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.602      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.602      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.602      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.602      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.602      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.602      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.602      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
; 1.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_4|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.046     ; 1.596      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
>>>>>>> origin/master


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; 3.599 ; 3.599 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 3.599 ; 3.599 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 1.987 ; 1.987 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 1.942 ; 1.942 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 1.973 ; 1.973 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 1.955 ; 1.955 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 1.926 ; 1.926 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 1.785 ; 1.785 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 1.689 ; 1.689 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 1.789 ; 1.789 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 1.886 ; 1.886 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 1.848 ; 1.848 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 1.834 ; 1.834 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 1.809 ; 1.809 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 1.827 ; 1.827 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 1.830 ; 1.830 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 1.987 ; 1.987 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 1.909 ; 1.909 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 1.901 ; 1.901 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 2.417 ; 2.417 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 2.449 ; 2.449 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.574 ; 2.574 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 2.574 ; 2.574 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 2.379 ; 2.379 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 2.351 ; 2.351 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 2.323 ; 2.323 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 2.177 ; 2.177 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 2.241 ; 2.241 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 2.297 ; 2.297 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 2.269 ; 2.269 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 2.482 ; 2.482 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 2.243 ; 2.243 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 2.209 ; 2.209 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 2.215 ; 2.215 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 2.222 ; 2.222 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 2.501 ; 2.501 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 2.417 ; 2.417 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 2.279 ; 2.279 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 2.835 ; 2.835 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 3.107 ; 3.107 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 3.454 ; 3.454 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 3.454 ; 3.454 ; Rise       ; inst13                                                        ;
=======
; KEY[*]          ; clock50Mhz ; 4.195 ; 4.195 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 4.195 ; 4.195 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.003 ; 2.003 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 2.003 ; 2.003 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 1.900 ; 1.900 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 1.925 ; 1.925 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 1.873 ; 1.873 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 1.811 ; 1.811 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 1.876 ; 1.876 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 1.815 ; 1.815 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 1.839 ; 1.839 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 1.793 ; 1.793 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 1.769 ; 1.769 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 1.833 ; 1.833 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 1.841 ; 1.841 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 1.822 ; 1.822 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 1.824 ; 1.824 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 1.926 ; 1.926 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 1.919 ; 1.919 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 2.561 ; 2.561 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 2.815 ; 2.815 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.556 ; 2.556 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 2.556 ; 2.556 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 2.447 ; 2.447 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 2.471 ; 2.471 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 2.518 ; 2.518 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 2.285 ; 2.285 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 2.346 ; 2.346 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 2.413 ; 2.413 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 2.348 ; 2.348 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 2.275 ; 2.275 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 2.236 ; 2.236 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 2.310 ; 2.310 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 2.401 ; 2.401 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 2.301 ; 2.301 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 2.298 ; 2.298 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 2.528 ; 2.528 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 2.431 ; 2.431 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 2.371 ; 2.371 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 2.462 ; 2.462 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 4.478 ; 4.478 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 4.478 ; 4.478 ; Rise       ; inst13                                                        ;
>>>>>>> origin/master
; DRAM_DQ[*]      ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 0.830 ; 0.830 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 0.827 ; 0.827 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 0.818 ; 0.818 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; 4.055 ; 4.055 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 3.931 ; 3.931 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 4.055 ; 4.055 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 3.796 ; 3.796 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 3.921 ; 3.921 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 3.757 ; 3.757 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 3.854 ; 3.854 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 3.742 ; 3.742 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 3.776 ; 3.776 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 3.870 ; 3.870 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 3.921 ; 3.921 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 3.846 ; 3.846 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 3.824 ; 3.824 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD          ; clock50Mhz ; 5.700 ; 5.700 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT          ; clock50Mhz ; 3.856 ; 3.856 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 3.914 ; 3.914 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 1.530 ; 1.530 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 1.578 ; 1.578 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 1.538 ; 1.538 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 1.224 ; 1.224 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 1.197 ; 1.197 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.184 ; 1.184 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.100 ; 1.100 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 1.477 ; 1.477 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 1.565 ; 1.565 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 1.468 ; 1.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 1.345 ; 1.345 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 1.595 ; 1.595 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 1.413 ; 1.413 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 3.914 ; 3.914 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 3.763 ; 3.763 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 3.888 ; 3.888 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 3.890 ; 3.890 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 3.800 ; 3.800 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; KEY[*]          ; clock50Mhz ; 3.908 ; 3.908 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 3.908 ; 3.908 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 3.778 ; 3.778 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 3.905 ; 3.905 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 3.728 ; 3.728 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 3.630 ; 3.630 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 3.689 ; 3.689 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 3.722 ; 3.722 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 3.645 ; 3.645 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 3.669 ; 3.669 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 3.588 ; 3.588 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 3.622 ; 3.622 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 3.728 ; 3.728 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 3.932 ; 3.932 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 1.498 ; 1.498 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 1.390 ; 1.390 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 1.603 ; 1.603 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 1.559 ; 1.559 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 1.362 ; 1.362 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.244 ; 1.244 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.205 ; 1.205 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 1.708 ; 1.708 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 1.371 ; 1.371 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 1.370 ; 1.370 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 1.316 ; 1.316 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 1.490 ; 1.490 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 1.388 ; 1.388 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 3.932 ; 3.932 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 3.890 ; 3.890 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 3.862 ; 3.862 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 3.932 ; 3.932 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 3.761 ; 3.761 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; -3.350 ; -3.350 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.350 ; -3.350 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.569 ; -1.569 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.822 ; -1.822 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.853 ; -1.853 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.835 ; -1.835 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.806 ; -1.806 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.665 ; -1.665 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.569 ; -1.569 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.669 ; -1.669 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.766 ; -1.766 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.728 ; -1.728 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.714 ; -1.714 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.689 ; -1.689 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.707 ; -1.707 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.710 ; -1.710 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.867 ; -1.867 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.789 ; -1.789 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.781 ; -1.781 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.297 ; -2.297 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.328 ; -2.328 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.882 ; -1.882 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.154 ; -2.154 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.075 ; -2.075 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.051 ; -2.051 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.029 ; -2.029 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.882 ; -1.882 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.930 ; -1.930 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.003 ; -2.003 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.986 ; -1.986 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.062 ; -2.062 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.939 ; -1.939 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.909 ; -1.909 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.921 ; -1.921 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.927 ; -1.927 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.190 ; -2.190 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.123 ; -2.123 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.996 ; -1.996 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.683 ; -2.683 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.950 ; -2.950 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.334 ; -3.334 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.334 ; -3.334 ; Rise       ; inst13                                                        ;
=======
; KEY[*]          ; clock50Mhz ; -3.313 ; -3.313 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.313 ; -3.313 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.649 ; -1.649 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.883 ; -1.883 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.780 ; -1.780 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.805 ; -1.805 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.753 ; -1.753 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.691 ; -1.691 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.756 ; -1.756 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.695 ; -1.695 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.719 ; -1.719 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.673 ; -1.673 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.649 ; -1.649 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.713 ; -1.713 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.721 ; -1.721 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.702 ; -1.702 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.704 ; -1.704 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.806 ; -1.806 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.799 ; -1.799 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.439 ; -2.439 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.569 ; -2.569 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.994 ; -1.994 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.295 ; -2.295 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.205 ; -2.205 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.216 ; -2.216 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.195 ; -2.195 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.032 ; -2.032 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.111 ; -2.111 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.146 ; -2.146 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.053 ; -2.053 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.014 ; -2.014 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.994 ; -1.994 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.055 ; -2.055 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.078 ; -2.078 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.048 ; -2.048 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.063 ; -2.063 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.261 ; -2.261 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.136 ; -2.136 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.250 ; -2.250 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.342 ; -2.342 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -4.358 ; -4.358 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -4.358 ; -4.358 ; Rise       ; inst13                                                        ;
>>>>>>> origin/master
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; -3.676 ; -3.676 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.811 ; -3.811 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.935 ; -3.935 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.676 ; -3.676 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.622 ; -3.622 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.637 ; -3.637 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.734 ; -3.734 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.622 ; -3.622 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.656 ; -3.656 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.750 ; -3.750 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.801 ; -3.801 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.726 ; -3.726 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.704 ; -3.704 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD          ; clock50Mhz ; -3.656 ; -3.656 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT          ; clock50Mhz ; -3.736 ; -3.736 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -0.980 ; -0.980 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.410 ; -1.410 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.458 ; -1.458 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.418 ; -1.418 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.104 ; -1.104 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.077 ; -1.077 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.064 ; -1.064 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -0.980 ; -0.980 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.357 ; -1.357 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.445 ; -1.445 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.348 ; -1.348 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.225 ; -1.225 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.475 ; -1.475 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.293 ; -1.293 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.794 ; -3.794 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.643 ; -3.643 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.768 ; -3.768 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.770 ; -3.770 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.680 ; -3.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; KEY[*]          ; clock50Mhz ; -3.658 ; -3.658 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.788 ; -3.788 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.658 ; -3.658 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.785 ; -3.785 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.510 ; -3.510 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.569 ; -3.569 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.602 ; -3.602 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.525 ; -3.525 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.549 ; -3.549 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.502 ; -3.502 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.608 ; -3.608 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.085 ; -1.085 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.378 ; -1.378 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.270 ; -1.270 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.483 ; -1.483 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.439 ; -1.439 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.242 ; -1.242 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.124 ; -1.124 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.085 ; -1.085 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.588 ; -1.588 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.251 ; -1.251 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.250 ; -1.250 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.196 ; -1.196 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.370 ; -1.370 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.268 ; -1.268 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.812 ; -3.812 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.770 ; -3.770 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.742 ; -3.742 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.812 ; -3.812 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.641 ; -3.641 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
<<<<<<< HEAD
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.415  ; 4.415  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.384  ; 4.384  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.388  ; 4.388  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.404  ; 4.404  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.415  ; 4.415  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.401  ; 4.401  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.310  ; 4.310  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.333  ; 4.333  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.352  ; 4.352  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.342  ; 4.342  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.938  ; 5.938  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.377  ; 5.377  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.371  ; 5.371  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.444  ; 5.444  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.938  ; 5.938  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.592  ; 5.592  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.524  ; 5.524  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.739  ; 5.739  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.770  ; 5.770  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.894  ; 5.894  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.408  ; 5.408  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.412  ; 5.412  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.385  ; 5.385  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.515  ; 5.515  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.756  ; 5.756  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.449  ; 5.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.563  ; 5.563  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.894  ; 5.894  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.245  ; 5.245  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.575  ; 5.575  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.562  ; 5.562  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.306  ; 5.306  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.363  ; 5.363  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.423  ; 5.423  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.387  ; 5.387  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.969  ; 4.969  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.589  ; 4.589  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.462  ; 4.462  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.473  ; 4.473  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.524  ; 4.524  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.549  ; 4.549  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.589  ; 4.589  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.464  ; 4.464  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.562  ; 4.562  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.564  ; 4.564  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.517  ; 4.517  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.465  ; 4.465  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.487  ; 4.487  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.530  ; 4.530  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.551  ; 4.551  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.539  ; 4.539  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.533  ; 4.533  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.529  ; 4.529  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.487  ; 4.487  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.479  ; 4.479  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.520  ; 4.520  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.564  ; 4.564  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.540  ; 4.540  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.580  ; 4.580  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.588  ; 4.588  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.531  ; 4.531  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.524  ; 4.524  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.532  ; 4.532  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.505  ; 4.505  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.534  ; 4.534  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.545  ; 4.545  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.585  ; 4.585  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.521  ; 4.521  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.869  ; 4.869  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 5.049  ; 5.049  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.744  ; 5.744  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.410  ; 5.410  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.899  ; 7.899  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.326  ; 7.326  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.336  ; 7.336  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.381  ; 7.381  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.899  ; 7.899  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.495  ; 7.495  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.470  ; 7.470  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.634  ; 7.634  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.740  ; 7.740  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.719  ; 7.719  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.183  ; 7.183  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.149  ; 7.149  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.330  ; 7.330  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.287  ; 7.287  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.585  ; 7.585  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.267  ; 7.267  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.398  ; 7.398  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.719  ; 7.719  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.699  ; 7.699  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.301  ; 7.301  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.594  ; 7.594  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.647  ; 7.647  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.699  ; 7.699  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.340  ; 7.340  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.451  ; 7.451  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.455  ; 7.455  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.082  ; 7.082  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.437  ; 4.437  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.341  ; 4.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.344  ; 4.344  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.376  ; 4.376  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.437  ; 4.437  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.434  ; 4.434  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.360  ; 4.360  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.380  ; 4.380  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.366  ; 4.366  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.361  ; 4.361  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 6.017  ; 6.017  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.449  ; 5.449  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.447  ; 5.447  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.518  ; 5.518  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 6.017  ; 6.017  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.671  ; 5.671  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.597  ; 5.597  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.811  ; 5.811  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.855  ; 5.855  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.574  ; 4.574  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.874  ; 5.874  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.484  ; 5.484  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.484  ; 5.484  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.610  ; 5.610  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.587  ; 5.587  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.736  ; 5.736  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.429  ; 5.429  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.547  ; 5.547  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.874  ; 5.874  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.343  ; 4.343  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.716  ; 5.716  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.226  ; 5.226  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.556  ; 5.556  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.541  ; 5.541  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.716  ; 5.716  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.377  ; 5.377  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.434  ; 5.434  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.495  ; 5.495  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.465  ; 5.465  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.195  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.195  ; Fall       ; inst13                                                                 ;
=======
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.502  ; 4.502  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.449  ; 4.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.440  ; 4.440  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.502  ; 4.502  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.360  ; 4.360  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.465  ; 4.465  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.377  ; 4.377  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.464  ; 4.464  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.420  ; 4.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.118  ; 6.118  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.773  ; 5.773  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.337  ; 5.337  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.802  ; 5.802  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.839  ; 5.839  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.913  ; 5.913  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.118  ; 6.118  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.879  ; 5.879  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.060  ; 6.060  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.833  ; 5.833  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.828  ; 5.828  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.823  ; 5.823  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.833  ; 5.833  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.606  ; 5.606  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.623  ; 5.623  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.503  ; 5.503  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.537  ; 5.537  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.814  ; 5.814  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.743  ; 5.743  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.074  ; 5.074  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.428  ; 5.428  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.724  ; 5.724  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.431  ; 5.431  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.743  ; 5.743  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.435  ; 5.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.395  ; 5.395  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.646  ; 5.646  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.918  ; 4.918  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.618  ; 4.618  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.599  ; 4.599  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.576  ; 4.576  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.565  ; 4.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.546  ; 4.546  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.573  ; 4.573  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.575  ; 4.575  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.618  ; 4.618  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.615  ; 4.615  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.606  ; 4.606  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.601  ; 4.601  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.568  ; 4.568  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.530  ; 4.530  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.603  ; 4.603  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.609  ; 4.609  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.567  ; 4.567  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.586  ; 4.586  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.567  ; 4.567  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.721  ; 4.721  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.621  ; 4.621  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.628  ; 4.628  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.670  ; 4.670  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.667  ; 4.667  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.721  ; 4.721  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.650  ; 4.650  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.621  ; 4.621  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.648  ; 4.648  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.657  ; 4.657  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.627  ; 4.627  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.619  ; 4.619  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.567  ; 4.567  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.628  ; 4.628  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.637  ; 4.637  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 5.079  ; 5.079  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 5.109  ; 5.109  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.297  ; 5.297  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.522  ; 5.522  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.878  ; 7.878  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.454  ; 7.454  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.008  ; 7.008  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.588  ; 7.588  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.529  ; 7.529  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.614  ; 7.614  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.863  ; 7.863  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.612  ; 7.612  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.878  ; 7.878  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.449  ; 7.449  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.236  ; 7.236  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.232  ; 7.232  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.449  ; 7.449  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.013  ; 7.013  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.079  ; 7.079  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.201  ; 7.201  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.153  ; 7.153  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.420  ; 7.420  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.572  ; 7.572  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.291  ; 7.291  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.435  ; 7.435  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.491  ; 7.491  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.472  ; 7.472  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.572  ; 7.572  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.099  ; 7.099  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.378  ; 7.378  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.261  ; 7.261  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.509  ; 4.509  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.509  ; 4.509  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.472  ; 4.472  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.421  ; 4.421  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.426  ; 4.426  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.470  ; 4.470  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.427  ; 4.427  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.472  ; 4.472  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.469  ; 4.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.494  ; 4.494  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 6.178  ; 6.178  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.864  ; 5.864  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.428  ; 5.428  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.893  ; 5.893  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.934  ; 5.934  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 6.004  ; 6.004  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 6.178  ; 6.178  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.970  ; 5.970  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 6.155  ; 6.155  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.789  ; 4.789  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.888  ; 5.888  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.691  ; 5.691  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.687  ; 5.687  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.888  ; 5.888  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.470  ; 5.470  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.486  ; 5.486  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.590  ; 5.590  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.593  ; 5.593  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.870  ; 5.870  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.942  ; 4.942  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.594  ; 5.594  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.609  ; 5.609  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.587  ; 5.587  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.517  ; 5.517  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.601  ; 5.601  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.294  ; 5.294  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.450  ; 5.450  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.158  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.158  ; Fall       ; inst13                                                                 ;
>>>>>>> origin/master
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.228  ; 1.228  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.251  ; 1.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.260  ; 1.260  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
<<<<<<< HEAD
; HEX0[*]         ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.775  ; 2.775  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.756  ; 2.756  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.764  ; 2.764  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.776  ; 2.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.652  ; 2.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.674  ; 2.674  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.276  ; 3.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.154  ; 3.154  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.276  ; 3.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 2.997  ; 2.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.633  ; 2.633  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.659  ; 2.659  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.841  ; 2.841  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.850  ; 2.850  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.047  ; 3.047  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.047  ; 3.047  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.648  ; 2.648  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.020  ; 3.020  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.859  ; 2.859  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.892  ; 2.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 3.044  ; 3.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.738  ; 2.738  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.989  ; 2.989  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.536  ; 2.536  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.789  ; 2.789  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.554  ; 2.554  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.760  ; 2.760  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.651  ; 2.651  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.989  ; 2.989  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 3.274  ; 3.274  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 3.258  ; 3.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 3.020  ; 3.020  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 3.027  ; 3.027  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 3.274  ; 3.274  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 3.016  ; 3.016  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 3.024  ; 3.024  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 3.058  ; 3.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 3.017  ; 3.017  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.907  ; 2.907  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.777  ; 2.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.763  ; 2.763  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.940  ; 2.940  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.788  ; 2.788  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.815  ; 2.815  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 3.017  ; 3.017  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 3.068  ; 3.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.856  ; 2.856  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.928  ; 2.928  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.682  ; 2.682  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.785  ; 2.785  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 3.068  ; 3.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.864  ; 2.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.677  ; 2.677  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 3.015  ; 3.015  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.994  ; 2.994  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.950  ; 2.950  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 3.015  ; 3.015  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 3.014  ; 3.014  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 3.011  ; 3.011  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.881  ; 2.881  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.861  ; 2.861  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.475  ; 2.475  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.532  ; 2.532  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.538  ; 2.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.506  ; 2.506  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.539  ; 2.539  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.542  ; 2.542  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.548  ; 2.548  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.422  ; 2.422  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.253  ; 2.253  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.515  ; 2.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.544  ; 2.544  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 2.760  ; 2.760  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.919  ; 2.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.921  ; 2.921  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.880  ; 2.880  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 2.691  ; 2.691  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.846  ; 2.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.526  ; 2.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 3.209  ; 3.209  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.182  ; 3.182  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.163  ; 3.163  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.914  ; 2.914  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.195  ; 3.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.209  ; 3.209  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.013  ; 3.013  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.044  ; 3.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.430  ; 2.430  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.401  ; 2.401  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.558  ; 2.558  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.416  ; 2.416  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.502  ; 2.502  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.332  ; 2.332  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.373  ; 2.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.331  ; 2.331  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.331  ; 2.331  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CLOCK        ; clock50Mhz                                                             ; 2.939  ; 2.939  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CMD          ; clock50Mhz                                                             ; 2.762  ; 2.762  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_DAT          ; clock50Mhz                                                             ; 2.576  ; 2.576  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
=======
; HEX0[*]         ; clock50Mhz                                                             ; 3.005  ; 3.005  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 3.005  ; 3.005  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.972  ; 2.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.889  ; 2.889  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.817  ; 2.817  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.884  ; 2.884  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.791  ; 2.791  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.772  ; 2.772  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.893  ; 3.893  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.741  ; 3.741  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.893  ; 3.893  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.833  ; 3.833  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.200  ; 3.200  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 3.425  ; 3.425  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 3.212  ; 3.212  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.318  ; 3.318  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.059  ; 3.059  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 2.974  ; 2.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.988  ; 2.988  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.837  ; 2.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.059  ; 3.059  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.938  ; 2.938  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 3.034  ; 3.034  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.734  ; 2.734  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 3.045  ; 3.045  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 3.011  ; 3.011  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.682  ; 2.682  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 3.045  ; 3.045  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 3.019  ; 3.019  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.934  ; 2.934  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.812  ; 2.812  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.998  ; 2.998  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.998  ; 2.998  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.945  ; 2.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.610  ; 2.610  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.794  ; 2.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.623  ; 2.623  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.806  ; 2.806  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.532  ; 2.532  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.899  ; 2.899  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.702  ; 2.702  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.760  ; 2.760  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.711  ; 2.711  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.889  ; 2.889  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.899  ; 2.899  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.794  ; 2.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 3.702  ; 3.702  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 3.591  ; 3.591  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 3.089  ; 3.089  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 3.034  ; 3.034  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 3.211  ; 3.211  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 3.330  ; 3.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 3.702  ; 3.702  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 3.397  ; 3.397  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 3.206  ; 3.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.938  ; 2.938  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 3.206  ; 3.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 3.084  ; 3.084  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.923  ; 2.923  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 3.159  ; 3.159  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.924  ; 2.924  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.938  ; 2.938  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.204  ; 2.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.357  ; 2.357  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.218  ; 2.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.215  ; 2.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.230  ; 2.230  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.222  ; 2.222  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.234  ; 2.234  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.221  ; 2.221  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.224  ; 2.224  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.357  ; 2.357  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.195  ; 2.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.188  ; 2.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.208  ; 2.208  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.199  ; 2.199  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 3.550  ; 3.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.999  ; 2.999  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.550  ; 3.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.538  ; 3.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.259  ; 3.259  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.995  ; 2.995  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.352  ; 3.352  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.955  ; 2.955  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 3.433  ; 3.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.326  ; 3.326  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.869  ; 2.869  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.295  ; 3.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.240  ; 3.240  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.062  ; 3.062  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 2.972  ; 2.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.433  ; 3.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.586  ; 2.586  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.552  ; 2.552  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.575  ; 2.575  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.583  ; 2.583  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.618  ; 2.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.569  ; 2.569  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.520  ; 2.520  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.481  ; 2.481  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.493  ; 2.493  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.486  ; 2.486  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
>>>>>>> origin/master
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
<<<<<<< HEAD
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.310  ; 4.310  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.384  ; 4.384  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.388  ; 4.388  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.404  ; 4.404  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.415  ; 4.415  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.401  ; 4.401  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.310  ; 4.310  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.333  ; 4.333  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.352  ; 4.352  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.342  ; 4.342  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.371  ; 5.371  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.377  ; 5.377  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.371  ; 5.371  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.444  ; 5.444  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.938  ; 5.938  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.592  ; 5.592  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.524  ; 5.524  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.739  ; 5.739  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.770  ; 5.770  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.385  ; 5.385  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.408  ; 5.408  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.412  ; 5.412  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.385  ; 5.385  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.515  ; 5.515  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.756  ; 5.756  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.449  ; 5.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.563  ; 5.563  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.894  ; 5.894  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.245  ; 5.245  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.245  ; 5.245  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.575  ; 5.575  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.562  ; 5.562  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.306  ; 5.306  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.363  ; 5.363  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.423  ; 5.423  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.387  ; 5.387  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.969  ; 4.969  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.442  ; 4.442  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.443  ; 4.443  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.465  ; 4.465  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.486  ; 4.486  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.502  ; 4.502  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.500  ; 4.500  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.453  ; 4.453  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.489  ; 4.489  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.496  ; 4.496  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.448  ; 4.448  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.442  ; 4.442  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.493  ; 4.493  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.523  ; 4.523  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.485  ; 4.485  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.445  ; 4.445  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.472  ; 4.472  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.520  ; 4.520  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.564  ; 4.564  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.540  ; 4.540  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.580  ; 4.580  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.588  ; 4.588  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.531  ; 4.531  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.524  ; 4.524  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.532  ; 4.532  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.505  ; 4.505  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.534  ; 4.534  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.545  ; 4.545  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.542  ; 4.542  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.507  ; 4.507  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.755  ; 4.755  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.912  ; 4.912  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.633  ; 5.633  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.313  ; 5.313  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.326  ; 7.326  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.326  ; 7.326  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.336  ; 7.336  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.381  ; 7.381  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.899  ; 7.899  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.495  ; 7.495  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.470  ; 7.470  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.634  ; 7.634  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.740  ; 7.740  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.149  ; 7.149  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.183  ; 7.183  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.149  ; 7.149  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.330  ; 7.330  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.287  ; 7.287  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.585  ; 7.585  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.267  ; 7.267  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.398  ; 7.398  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.719  ; 7.719  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.082  ; 7.082  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.301  ; 7.301  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.594  ; 7.594  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.647  ; 7.647  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.699  ; 7.699  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.340  ; 7.340  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.451  ; 7.451  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.455  ; 7.455  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.082  ; 7.082  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.341  ; 4.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.341  ; 4.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.344  ; 4.344  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.376  ; 4.376  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.437  ; 4.437  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.434  ; 4.434  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.360  ; 4.360  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.380  ; 4.380  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.366  ; 4.366  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.361  ; 4.361  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.447  ; 5.447  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.449  ; 5.449  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.447  ; 5.447  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.518  ; 5.518  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 6.017  ; 6.017  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.671  ; 5.671  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.597  ; 5.597  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.811  ; 5.811  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.855  ; 5.855  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.574  ; 4.574  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.429  ; 5.429  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.484  ; 5.484  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.484  ; 5.484  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.610  ; 5.610  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.587  ; 5.587  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.736  ; 5.736  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.429  ; 5.429  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.547  ; 5.547  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.874  ; 5.874  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.343  ; 4.343  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.226  ; 5.226  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.226  ; 5.226  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.556  ; 5.556  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.541  ; 5.541  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.716  ; 5.716  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.377  ; 5.377  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.434  ; 5.434  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.495  ; 5.495  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.465  ; 5.465  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.195  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.195  ; Fall       ; inst13                                                                 ;
=======
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.360  ; 4.360  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.449  ; 4.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.440  ; 4.440  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.502  ; 4.502  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.360  ; 4.360  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.465  ; 4.465  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.377  ; 4.377  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.464  ; 4.464  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.420  ; 4.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.337  ; 5.337  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.773  ; 5.773  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.337  ; 5.337  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.802  ; 5.802  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.839  ; 5.839  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.913  ; 5.913  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.118  ; 6.118  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.879  ; 5.879  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.060  ; 6.060  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.503  ; 5.503  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.828  ; 5.828  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.823  ; 5.823  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.833  ; 5.833  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.606  ; 5.606  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.623  ; 5.623  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.503  ; 5.503  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.537  ; 5.537  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.814  ; 5.814  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.074  ; 5.074  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.074  ; 5.074  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.428  ; 5.428  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.724  ; 5.724  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.431  ; 5.431  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.743  ; 5.743  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.435  ; 5.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.395  ; 5.395  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.646  ; 5.646  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.918  ; 4.918  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.548  ; 4.548  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.544  ; 4.544  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.537  ; 4.537  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.542  ; 4.542  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.568  ; 4.568  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.601  ; 4.601  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.565  ; 4.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.587  ; 4.587  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.570  ; 4.570  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.563  ; 4.563  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.536  ; 4.536  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.621  ; 4.621  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.628  ; 4.628  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.670  ; 4.670  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.667  ; 4.667  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.721  ; 4.721  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.650  ; 4.650  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.621  ; 4.621  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.648  ; 4.648  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.657  ; 4.657  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.627  ; 4.627  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.536  ; 4.536  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.623  ; 4.623  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.572  ; 4.572  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.777  ; 4.777  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.967  ; 4.967  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.071  ; 5.071  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.334  ; 5.334  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.008  ; 7.008  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.454  ; 7.454  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.008  ; 7.008  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.588  ; 7.588  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.529  ; 7.529  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.614  ; 7.614  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.863  ; 7.863  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.612  ; 7.612  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.878  ; 7.878  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.013  ; 7.013  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.236  ; 7.236  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.232  ; 7.232  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.449  ; 7.449  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.013  ; 7.013  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.079  ; 7.079  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.201  ; 7.201  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.153  ; 7.153  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.420  ; 7.420  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.099  ; 7.099  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.291  ; 7.291  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.435  ; 7.435  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.491  ; 7.491  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.472  ; 7.472  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.572  ; 7.572  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.099  ; 7.099  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.378  ; 7.378  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.261  ; 7.261  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.421  ; 4.421  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.509  ; 4.509  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.472  ; 4.472  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.421  ; 4.421  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.426  ; 4.426  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.470  ; 4.470  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.427  ; 4.427  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.472  ; 4.472  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.469  ; 4.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.494  ; 4.494  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.428  ; 5.428  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.864  ; 5.864  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.428  ; 5.428  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.893  ; 5.893  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.934  ; 5.934  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 6.004  ; 6.004  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 6.178  ; 6.178  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.970  ; 5.970  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 6.155  ; 6.155  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.789  ; 4.789  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.470  ; 5.470  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.691  ; 5.691  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.687  ; 5.687  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.888  ; 5.888  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.470  ; 5.470  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.486  ; 5.486  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.590  ; 5.590  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.593  ; 5.593  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.870  ; 5.870  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.942  ; 4.942  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.294  ; 5.294  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.594  ; 5.594  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.609  ; 5.609  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.587  ; 5.587  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.517  ; 5.517  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.601  ; 5.601  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.294  ; 5.294  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.450  ; 5.450  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.158  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.158  ; Fall       ; inst13                                                                 ;
>>>>>>> origin/master
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
<<<<<<< HEAD
; HEX0[*]         ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.647  ; 2.647  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.623  ; 2.623  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.642  ; 2.642  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.648  ; 2.648  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.540  ; 2.540  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.505  ; 2.505  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.022  ; 3.022  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.150  ; 3.150  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 2.871  ; 2.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.505  ; 2.505  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.524  ; 2.524  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.708  ; 2.708  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.724  ; 2.724  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 2.924  ; 2.924  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.897  ; 2.897  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.736  ; 2.736  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.769  ; 2.769  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.918  ; 2.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.402  ; 2.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.402  ; 2.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.496  ; 2.496  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.428  ; 2.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.514  ; 2.514  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.863  ; 2.863  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.776  ; 2.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 3.016  ; 3.016  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.776  ; 2.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.782  ; 2.782  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 3.033  ; 3.033  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.780  ; 2.780  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.780  ; 2.780  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.821  ; 2.821  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.543  ; 2.543  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.689  ; 2.689  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.559  ; 2.559  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.543  ; 2.543  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.716  ; 2.716  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.570  ; 2.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.598  ; 2.598  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.800  ; 2.800  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.549  ; 2.549  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.730  ; 2.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.800  ; 2.800  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.557  ; 2.557  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.654  ; 2.654  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.937  ; 2.937  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.738  ; 2.738  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.549  ; 2.549  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.877  ; 2.877  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.830  ; 2.830  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.894  ; 2.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.898  ; 2.898  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.894  ; 2.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.765  ; 2.765  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.475  ; 2.475  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.506  ; 2.506  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.532  ; 2.532  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.538  ; 2.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.506  ; 2.506  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.539  ; 2.539  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.542  ; 2.542  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.548  ; 2.548  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.422  ; 2.422  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.253  ; 2.253  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.515  ; 2.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.544  ; 2.544  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.526  ; 2.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 2.760  ; 2.760  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.919  ; 2.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.921  ; 2.921  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.880  ; 2.880  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 2.691  ; 2.691  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.846  ; 2.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.526  ; 2.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.182  ; 3.182  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.163  ; 3.163  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.914  ; 2.914  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.195  ; 3.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.209  ; 3.209  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.013  ; 3.013  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.044  ; 3.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.430  ; 2.430  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.401  ; 2.401  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.558  ; 2.558  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.416  ; 2.416  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.502  ; 2.502  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.332  ; 2.332  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.373  ; 2.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.331  ; 2.331  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.331  ; 2.331  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CLOCK        ; clock50Mhz                                                             ; 2.810  ; 2.810  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CMD          ; clock50Mhz                                                             ; 2.762  ; 2.762  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_DAT          ; clock50Mhz                                                             ; 2.576  ; 2.576  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
=======
; HEX0[*]         ; clock50Mhz                                                             ; 2.635  ; 2.635  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.825  ; 2.825  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.714  ; 2.714  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.706  ; 2.706  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.635  ; 2.635  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.750  ; 2.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.647  ; 2.647  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.805  ; 2.805  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.309  ; 3.309  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.459  ; 3.459  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.429  ; 3.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.805  ; 2.805  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 3.080  ; 3.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.860  ; 2.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.970  ; 2.970  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.618  ; 2.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.871  ; 2.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.720  ; 2.720  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.940  ; 2.940  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.816  ; 2.816  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.912  ; 2.912  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.618  ; 2.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.882  ; 2.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.916  ; 2.916  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.882  ; 2.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.805  ; 2.805  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.670  ; 2.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.683  ; 2.683  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.404  ; 2.404  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.814  ; 2.814  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.760  ; 2.760  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.494  ; 2.494  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.669  ; 2.669  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.494  ; 2.494  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.687  ; 2.687  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.404  ; 2.404  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.474  ; 2.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.492  ; 2.492  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.474  ; 2.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.546  ; 2.546  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.495  ; 2.495  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.679  ; 2.679  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.695  ; 2.695  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.578  ; 2.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 3.312  ; 3.312  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.842  ; 2.842  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 3.003  ; 3.003  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 3.115  ; 3.115  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 3.490  ; 3.490  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 3.189  ; 3.189  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.804  ; 2.804  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 3.087  ; 3.087  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.958  ; 2.958  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.789  ; 2.789  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 3.037  ; 3.037  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.802  ; 2.802  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.204  ; 2.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.215  ; 2.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.218  ; 2.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.215  ; 2.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.230  ; 2.230  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.222  ; 2.222  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.234  ; 2.234  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.221  ; 2.221  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.224  ; 2.224  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.357  ; 2.357  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.195  ; 2.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.188  ; 2.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.208  ; 2.208  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.199  ; 2.199  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.999  ; 2.999  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.550  ; 3.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.538  ; 3.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.259  ; 3.259  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.995  ; 2.995  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.352  ; 3.352  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.955  ; 2.955  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.481  ; 2.481  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.326  ; 3.326  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.869  ; 2.869  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.295  ; 3.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.240  ; 3.240  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.062  ; 3.062  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 2.972  ; 2.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.433  ; 3.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.586  ; 2.586  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.552  ; 2.552  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.575  ; 2.575  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.583  ; 2.583  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.618  ; 2.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.569  ; 2.569  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.520  ; 2.520  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.481  ; 2.481  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.493  ; 2.493  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.486  ; 2.486  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
>>>>>>> origin/master
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 4.446 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.504 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.514 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.516 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.490 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.490 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.490 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.446 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.513 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.513 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.512 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.512 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.504 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.503 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.748 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.748 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.748 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.769 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.769 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.749 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.759 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.769 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.774 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 2.756 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 2.974 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 4.564 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.603 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.613 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.603 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.583 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.580 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.580 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.580 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.564 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.614 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.614 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.594 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.594 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.573 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.573 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.565 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.576 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.626 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.626 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.626 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.693 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.693 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.673 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.683 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.693 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.706 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 4.446 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.504 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.514 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.516 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.490 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.490 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.490 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.446 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.513 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.513 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.512 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.512 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.504 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.503 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.640 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.640 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.640 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.661 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.661 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.641 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.651 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.661 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.666 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 2.709 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 2.724 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 4.564 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.603 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.613 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.603 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.583 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.580 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.580 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.580 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.564 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.614 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.614 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.594 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.594 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.573 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.573 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.565 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.576 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.518 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.518 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.518 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.585 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.585 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.565 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.575 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.585 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.598 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 4.446     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.504     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.514     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.516     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.490     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.490     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.490     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.446     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.513     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.513     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.512     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.512     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.504     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.503     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.748     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.748     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.748     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.769     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.769     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.749     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.759     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.769     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.774     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 2.756     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 2.974     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 4.564     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.603     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.613     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.603     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.583     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.580     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.580     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.580     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.564     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.614     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.614     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.594     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.594     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.573     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.573     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.565     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.576     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.626     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.626     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.626     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.693     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.693     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.673     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.683     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.693     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.706     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; SRam_DQ[*]   ; clock50Mhz ; 4.446     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.504     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.514     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.516     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.490     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.490     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.490     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.446     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.513     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.513     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.512     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.512     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.504     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.503     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.640     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.640     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.640     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.661     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.661     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.641     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.651     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.661     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.666     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD       ; clock50Mhz ; 2.709     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT       ; clock50Mhz ; 2.724     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; SRam_DQ[*]   ; clock50Mhz ; 4.564     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.603     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.613     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.603     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.583     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.580     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.580     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.580     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.564     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.614     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.614     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.594     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.594     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.573     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.573     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.565     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.576     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.518     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.518     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.518     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.585     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.585     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.565     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.575     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.585     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.598     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
<<<<<<< HEAD
; Worst-case Slack                                                        ; 3.418  ; -2.558  ; 4.566    ; 0.585   ; 7.873               ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 34.218 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 97.778              ;
;  clock50Mhz                                                             ; 5.155  ; -2.558  ; 17.359   ; 0.585   ; 7.873               ;
;  inst13                                                                 ; 35.114 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.418  ; 0.215   ; 4.566    ; 0.954   ; 7.873               ;
; Design-wide TNS                                                         ; 0.0    ; -60.825 ; 0.0      ; 0.0     ; 0.0                 ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clock50Mhz                                                             ; 0.000  ; -60.825 ; 0.000    ; 0.000   ; 0.000               ;
=======
; Worst-case Slack                                                        ; 3.743  ; -2.558  ; 4.293    ; 0.583   ; 7.873               ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.426 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 97.778              ;
;  clock50Mhz                                                             ; 4.846  ; -2.558  ; 17.652   ; 0.583   ; 7.873               ;
;  inst13                                                                 ; 35.180 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 3.743  ; 0.215   ; 4.293    ; 0.721   ; 7.873               ;
; Design-wide TNS                                                         ; 0.0    ; -35.842 ; 0.0      ; 0.0     ; 0.0                 ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clock50Mhz                                                             ; 0.000  ; -35.842 ; 0.000    ; 0.000   ; 0.000               ;
>>>>>>> origin/master
;  inst13                                                                 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 6.553  ; 6.553  ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 6.553  ; 6.553  ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.784  ; 3.784  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.689  ; 3.689  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.711  ; 3.711  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.704  ; 3.704  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.675  ; 3.675  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.396  ; 3.396  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.154  ; 3.154  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.399  ; 3.399  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.631  ; 3.631  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.445  ; 3.445  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.427  ; 3.427  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.365  ; 3.365  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.414  ; 3.414  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.426  ; 3.426  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.784  ; 3.784  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.625  ; 3.625  ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.611  ; 3.611  ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.436  ; 4.436  ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.480  ; 4.480  ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.119  ; 5.119  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.119  ; 5.119  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.665  ; 4.665  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.639  ; 4.639  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.606  ; 4.606  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.325  ; 4.325  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.396  ; 4.396  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.571  ; 4.571  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.538  ; 4.538  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.877  ; 4.877  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.383  ; 4.383  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.304  ; 4.304  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.337  ; 4.337  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.354  ; 4.354  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.935  ; 4.935  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 4.795  ; 4.795  ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.514  ; 4.514  ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 5.129  ; 5.129  ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.600  ; 5.600  ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 6.135  ; 6.135  ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 6.135  ; 6.135  ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162  ; 1.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192  ; 1.192  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164  ; 1.164  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158  ; 1.158  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188  ; 1.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173  ; 1.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183  ; 1.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149  ; 1.149  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.945  ; 6.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.673  ; 6.673  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.945  ; 6.945  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.375  ; 6.375  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.670  ; 6.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.328  ; 6.328  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.562  ; 6.562  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.307  ; 6.307  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.344  ; 6.344  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.547  ; 6.547  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.670  ; 6.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.480  ; 6.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.409  ; 6.409  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD          ; clock50Mhz ; 10.476 ; 10.476 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT          ; clock50Mhz ; 6.549  ; 6.549  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.652  ; 6.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.925  ; 2.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.209  ; 2.209  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.173  ; 2.173  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.156  ; 2.156  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.935  ; 1.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.564  ; 2.564  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.832  ; 2.832  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.590  ; 2.590  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.427  ; 2.427  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.997  ; 2.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.598  ; 2.598  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.652  ; 6.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.353  ; 6.353  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.630  ; 6.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.544  ; 6.544  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.395  ; 6.395  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.836 ; 7.836 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.836 ; 7.836 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 3.803 ; 3.803 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.803 ; 3.803 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.566 ; 3.566 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 3.603 ; 3.603 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.538 ; 3.538 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.424 ; 3.424 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.515 ; 3.515 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.446 ; 3.446 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.469 ; 3.469 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.260 ; 3.260 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.242 ; 3.242 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.417 ; 3.417 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.424 ; 3.424 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.405 ; 3.405 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.409 ; 3.409 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.645 ; 3.645 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.629 ; 3.629 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.743 ; 4.743 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 5.214 ; 5.214 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.087 ; 5.087 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.087 ; 5.087 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.868 ; 4.868 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.904 ; 4.904 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 4.983 ; 4.983 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.561 ; 4.561 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.646 ; 4.646 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.838 ; 4.838 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.652 ; 4.652 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.395 ; 4.395 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.367 ; 4.367 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 4.552 ; 4.552 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.687 ; 4.687 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.548 ; 4.548 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.543 ; 4.543 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 5.042 ; 5.042 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.814 ; 4.814 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 4.355 ; 4.355 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 4.465 ; 4.465 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 8.167 ; 8.167 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 8.167 ; 8.167 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.645 ; 6.645 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.645 ; 6.645 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.360 ; 6.360 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.631 ; 6.631 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.293 ; 6.293 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.116 ; 6.116 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.220 ; 6.220 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.265 ; 6.265 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.082 ; 6.082 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.175 ; 6.175 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.002 ; 6.002 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.022 ; 6.022 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.293 ; 6.293 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 6.751 ; 6.751 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.758 ; 2.758 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.495 ; 2.495 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.987 ; 2.987 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.768 ; 2.768 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.496 ; 2.496 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.173 ; 2.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.119 ; 2.119 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 3.023 ; 3.023 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.450 ; 2.450 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.424 ; 2.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.378 ; 2.378 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.744 ; 2.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.563 ; 2.563 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.751 ; 6.751 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 6.626 ; 6.626 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 6.578 ; 6.578 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 6.665 ; 6.665 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 6.341 ; 6.341 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
>>>>>>> origin/master


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; -3.350 ; -3.350 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.350 ; -3.350 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.569 ; -1.569 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.822 ; -1.822 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.853 ; -1.853 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.835 ; -1.835 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.806 ; -1.806 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.665 ; -1.665 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.569 ; -1.569 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.669 ; -1.669 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.766 ; -1.766 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.728 ; -1.728 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.714 ; -1.714 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.689 ; -1.689 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.707 ; -1.707 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.710 ; -1.710 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.867 ; -1.867 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.789 ; -1.789 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.781 ; -1.781 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.297 ; -2.297 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.328 ; -2.328 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.882 ; -1.882 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.154 ; -2.154 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.075 ; -2.075 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.051 ; -2.051 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.029 ; -2.029 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.882 ; -1.882 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.930 ; -1.930 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.003 ; -2.003 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.986 ; -1.986 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.062 ; -2.062 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.939 ; -1.939 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.909 ; -1.909 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.921 ; -1.921 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.927 ; -1.927 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.190 ; -2.190 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.123 ; -2.123 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.996 ; -1.996 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.683 ; -2.683 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.950 ; -2.950 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -3.334 ; -3.334 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -3.334 ; -3.334 ; Rise       ; inst13                                                        ;
=======
; KEY[*]          ; clock50Mhz ; -3.313 ; -3.313 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.313 ; -3.313 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.649 ; -1.649 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.883 ; -1.883 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.780 ; -1.780 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -1.805 ; -1.805 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.753 ; -1.753 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.691 ; -1.691 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.756 ; -1.756 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.695 ; -1.695 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.719 ; -1.719 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.673 ; -1.673 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.649 ; -1.649 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.713 ; -1.713 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.721 ; -1.721 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.702 ; -1.702 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.704 ; -1.704 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.806 ; -1.806 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.799 ; -1.799 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.439 ; -2.439 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.569 ; -2.569 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.994 ; -1.994 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.295 ; -2.295 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.205 ; -2.205 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.216 ; -2.216 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.195 ; -2.195 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.032 ; -2.032 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.111 ; -2.111 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.146 ; -2.146 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.053 ; -2.053 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.014 ; -2.014 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.994 ; -1.994 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.055 ; -2.055 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.078 ; -2.078 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.048 ; -2.048 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.063 ; -2.063 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.261 ; -2.261 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.136 ; -2.136 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.250 ; -2.250 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.342 ; -2.342 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -4.358 ; -4.358 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -4.358 ; -4.358 ; Rise       ; inst13                                                        ;
>>>>>>> origin/master
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
<<<<<<< HEAD
; KEY[*]          ; clock50Mhz ; -3.676 ; -3.676 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.811 ; -3.811 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.935 ; -3.935 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.676 ; -3.676 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.622 ; -3.622 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.637 ; -3.637 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.734 ; -3.734 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.622 ; -3.622 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.656 ; -3.656 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.750 ; -3.750 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.801 ; -3.801 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.726 ; -3.726 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.704 ; -3.704 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD          ; clock50Mhz ; -3.656 ; -3.656 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT          ; clock50Mhz ; -3.736 ; -3.736 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -0.980 ; -0.980 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.410 ; -1.410 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.458 ; -1.458 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.418 ; -1.418 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.104 ; -1.104 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.077 ; -1.077 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.064 ; -1.064 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -0.980 ; -0.980 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.357 ; -1.357 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.445 ; -1.445 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.348 ; -1.348 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.225 ; -1.225 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.475 ; -1.475 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.293 ; -1.293 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.794 ; -3.794 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.643 ; -3.643 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.768 ; -3.768 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.770 ; -3.770 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.680 ; -3.680 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
=======
; KEY[*]          ; clock50Mhz ; -3.658 ; -3.658 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.788 ; -3.788 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.658 ; -3.658 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.785 ; -3.785 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.510 ; -3.510 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.569 ; -3.569 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.602 ; -3.602 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.525 ; -3.525 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.549 ; -3.549 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.468 ; -3.468 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.502 ; -3.502 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.608 ; -3.608 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.085 ; -1.085 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.378 ; -1.378 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.270 ; -1.270 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.483 ; -1.483 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.439 ; -1.439 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.242 ; -1.242 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.124 ; -1.124 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.085 ; -1.085 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.588 ; -1.588 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.251 ; -1.251 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.250 ; -1.250 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.196 ; -1.196 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.370 ; -1.370 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.268 ; -1.268 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.812 ; -3.812 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -3.770 ; -3.770 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -3.742 ; -3.742 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -3.812 ; -3.812 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -3.641 ; -3.641 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
>>>>>>> origin/master
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
<<<<<<< HEAD
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.304  ; 8.304  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.111  ; 8.111  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.231  ; 8.231  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.164  ; 8.164  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.304  ; 8.304  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.203  ; 8.203  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.108  ; 8.108  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.147  ; 8.147  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.106  ; 8.106  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.135  ; 8.135  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.039 ; 11.039 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.010 ; 10.010 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.978  ; 9.978  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.136 ; 10.136 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.039 ; 11.039 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.420 ; 10.420 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.221 ; 10.221 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.932 ; 10.932 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.910 ; 10.910 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.993 ; 10.993 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.234 ; 10.234 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.228 ; 10.228 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.198 ; 10.198 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.440 ; 10.440 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.820 ; 10.820 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.343 ; 10.343 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.583 ; 10.583 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.993 ; 10.993 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.733 ; 10.733 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.933  ; 9.933  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.584 ; 10.584 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.554 ; 10.554 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.733 ; 10.733 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.030 ; 10.030 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.149 ; 10.149 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.282 ; 10.282 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.212 ; 10.212 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.273  ; 9.273  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.419  ; 8.419  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.189  ; 8.189  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.229  ; 8.229  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.294  ; 8.294  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.340  ; 8.340  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.419  ; 8.419  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.220  ; 8.220  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.367  ; 8.367  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.377  ; 8.377  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.322  ; 8.322  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.145  ; 8.145  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.223  ; 8.223  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.274  ; 8.274  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.335  ; 8.335  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.319  ; 8.319  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.345  ; 8.345  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.190  ; 8.190  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.233  ; 8.233  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.363  ; 8.363  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.227  ; 8.227  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.261  ; 8.261  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.263  ; 8.263  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.170  ; 8.170  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.296  ; 8.296  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.139  ; 8.139  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.300  ; 8.300  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.268  ; 8.268  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.292  ; 8.292  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.190  ; 8.190  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.175  ; 8.175  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.216  ; 8.216  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.094  ; 8.094  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.196  ; 8.196  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.204  ; 8.204  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.363  ; 8.363  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.328  ; 8.328  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.236  ; 8.236  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 8.961  ; 8.961  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.480  ; 9.480  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 10.649 ; 10.649 ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 9.935  ; 9.935  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 13.931 ; 13.931 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 12.885 ; 12.885 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.857 ; 12.857 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 12.915 ; 12.915 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.931 ; 13.931 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.165 ; 13.165 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.089 ; 13.089 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.669 ; 13.669 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.810 ; 13.810 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.563 ; 13.563 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.710 ; 12.710 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.637 ; 12.637 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.013 ; 13.013 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.916 ; 12.916 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 13.395 ; 13.395 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.901 ; 12.901 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 13.166 ; 13.166 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.563 ; 13.563 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.796 ; 13.796 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.991 ; 12.991 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.505 ; 13.505 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.654 ; 13.654 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.796 ; 13.796 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 13.060 ; 13.060 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 13.260 ; 13.260 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.307 ; 13.307 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.552 ; 12.552 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.258  ; 8.258  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.151  ; 8.151  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.151  ; 8.151  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.185  ; 8.185  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.258  ; 8.258  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.257  ; 8.257  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.145  ; 8.145  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.164  ; 8.164  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.156  ; 8.156  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.160  ; 8.160  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 10.190 ; 10.190 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.163 ; 10.163 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 10.322 ; 10.322 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.612 ; 10.612 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.402 ; 10.402 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.112 ; 11.112 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.107 ; 11.107 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.276  ; 8.276  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.973 ; 10.973 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.416 ; 10.416 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.418 ; 10.418 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.669 ; 10.669 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.802 ; 10.802 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.324 ; 10.324 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.572 ; 10.572 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 10.973 ; 10.973 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 7.788  ; 7.788  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.913 ; 10.913 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 9.919  ; 9.919  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.566 ; 10.566 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.532 ; 10.532 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.913 ; 10.913 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.210 ; 10.210 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 10.330 ; 10.330 ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.464 ; 10.464 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.409 ; 10.409 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.121  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.121  ; Fall       ; inst13                                                                 ;
=======
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.487  ; 8.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.366  ; 8.366  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.358  ; 8.358  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.487  ; 8.487  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.195  ; 8.195  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.332  ; 8.332  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.395  ; 8.395  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.194  ; 8.194  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.314  ; 8.314  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.262  ; 8.262  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.588 ; 11.588 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.103 ; 11.103 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.027 ; 10.027 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.093 ; 11.093 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.187 ; 11.187 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.349 ; 11.349 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.588 ; 11.588 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.292 ; 11.292 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.541 ; 11.541 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.155 ; 11.155 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.142 ; 11.142 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.142 ; 11.142 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.155 ; 11.155 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.428 ; 10.428 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.634 ; 10.634 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.499 ; 10.499 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.448 ; 10.448 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.126 ; 11.126 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.985 ; 10.985 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.605  ; 9.605  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.340 ; 10.340 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.929 ; 10.929 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.353 ; 10.353 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.985 ; 10.985 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.254 ; 10.254 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.186 ; 10.186 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.800 ; 10.800 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.169  ; 9.169  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.452  ; 8.452  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.398  ; 8.398  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.376  ; 8.376  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.357  ; 8.357  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.379  ; 8.379  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.384  ; 8.384  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.518  ; 8.518  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.437  ; 8.437  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.510  ; 8.510  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.491  ; 8.491  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.453  ; 8.453  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.497  ; 8.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.428  ; 8.428  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.538  ; 8.538  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.412  ; 8.412  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.379  ; 8.379  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.405  ; 8.405  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.417  ; 8.417  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.633  ; 8.633  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.373  ; 8.373  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.340  ; 8.340  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.296  ; 8.296  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.493  ; 8.493  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.506  ; 8.506  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.523  ; 8.523  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.633  ; 8.633  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.464  ; 8.464  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.486  ; 8.486  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.413  ; 8.413  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.443  ; 8.443  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.467  ; 8.467  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.347  ; 8.347  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.446  ; 8.446  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.417  ; 8.417  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.365  ; 8.365  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.387  ; 8.387  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.417  ; 8.417  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.405  ; 8.405  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.468  ; 8.468  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.369  ; 9.369  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.530  ; 9.530  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 10.121 ; 10.121 ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 10.508 ; 10.508 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 14.070 ; 14.070 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 13.354 ; 13.354 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.266 ; 12.266 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.583 ; 13.583 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.451 ; 13.451 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.634 ; 13.634 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 13.960 ; 13.960 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 13.601 ; 13.601 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 14.070 ; 14.070 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.262 ; 13.262 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.840 ; 12.840 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 12.839 ; 12.839 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 13.262 ; 13.262 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 12.122 ; 12.122 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 12.410 ; 12.410 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.783 ; 12.783 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 12.553 ; 12.553 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 13.192 ; 13.192 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.558 ; 13.558 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 12.963 ; 12.963 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 13.293 ; 13.293 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 13.406 ; 13.406 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 13.324 ; 13.324 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 13.558 ; 13.558 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.499 ; 12.499 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 13.102 ; 13.102 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.904 ; 12.904 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.433  ; 8.433  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.364  ; 8.364  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.315  ; 8.315  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.300  ; 8.300  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.302  ; 8.302  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.327  ; 8.327  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.283  ; 8.283  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.401  ; 8.401  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.341  ; 8.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.433  ; 8.433  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.697 ; 11.697 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 11.268 ; 11.268 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 10.192 ; 10.192 ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.257 ; 11.257 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 11.357 ; 11.357 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 11.514 ; 11.514 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 11.697 ; 11.697 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 11.456 ; 11.456 ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 11.685 ; 11.685 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 8.898  ; 8.898  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 11.260 ; 11.260 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 10.820 ; 10.820 ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.819 ; 10.819 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 11.260 ; 11.260 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.105 ; 10.105 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.311 ; 10.311 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.660 ; 10.660 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 10.552 ; 10.552 ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 11.230 ; 11.230 ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 9.220  ; 9.220  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.904 ; 10.904 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.712 ; 10.712 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 10.729 ; 10.729 ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.607 ; 10.607 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.514 ; 10.514 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.657 ; 10.657 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.927  ; 9.927  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.289 ; 10.289 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.904 ; 10.904 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 4.120  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 4.120  ; Fall       ; inst13                                                                 ;
>>>>>>> origin/master
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
<<<<<<< HEAD
; HEX0[*]         ; clock50Mhz                                                             ; 5.604  ; 5.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.578  ; 5.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.588  ; 5.588  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.593  ; 5.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.604  ; 5.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.352  ; 5.352  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.390  ; 5.390  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 6.753  ; 6.753  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.474  ; 6.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.753  ; 6.753  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.251  ; 6.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 5.378  ; 5.378  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.390  ; 5.390  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 5.828  ; 5.828  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 5.846  ; 5.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.347  ; 6.347  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.341  ; 6.341  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 5.407  ; 5.407  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.251  ; 6.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 5.857  ; 5.857  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.016  ; 6.016  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.347  ; 6.347  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.598  ; 5.598  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.265  ; 6.265  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 5.133  ; 5.133  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.336  ; 5.336  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 5.711  ; 5.711  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 5.165  ; 5.165  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.612  ; 5.612  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.411  ; 5.411  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 6.265  ; 6.265  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 6.837  ; 6.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.756  ; 6.756  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 6.162  ; 6.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 6.169  ; 6.169  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 6.837  ; 6.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 6.159  ; 6.159  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 6.161  ; 6.161  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 6.291  ; 6.291  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.221  ; 6.221  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.922  ; 5.922  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.772  ; 5.772  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.750  ; 5.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 6.090  ; 6.090  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.783  ; 5.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.810  ; 5.810  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.221  ; 6.221  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 6.338  ; 6.338  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.855  ; 5.855  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 6.042  ; 6.042  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.441  ; 5.441  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.670  ; 5.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.338  ; 6.338  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.881  ; 5.881  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.437  ; 5.437  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 6.230  ; 6.230  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 6.161  ; 6.161  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.206  ; 6.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 6.230  ; 6.230  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 6.212  ; 6.212  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.864  ; 5.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.831  ; 5.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.985  ; 4.985  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 5.335  ; 5.335  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 5.147  ; 5.147  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.117  ; 5.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 5.335  ; 5.335  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.175  ; 5.175  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 5.065  ; 5.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 5.157  ; 5.157  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.152  ; 5.152  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.161  ; 5.161  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.917  ; 4.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 5.124  ; 5.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 5.179  ; 5.179  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 5.979  ; 5.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.979  ; 5.979  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 5.467  ; 5.467  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.924  ; 5.924  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 5.925  ; 5.925  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.720  ; 5.720  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 5.295  ; 5.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.730  ; 5.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 4.991  ; 4.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.515  ; 6.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.431  ; 6.431  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.935  ; 5.935  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.463  ; 6.463  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.791  ; 5.791  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.438  ; 6.438  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.515  ; 6.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.972  ; 5.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 6.196  ; 6.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 4.852  ; 4.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.794  ; 4.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.445  ; 4.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.096  ; 5.096  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.813  ; 4.813  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 4.948  ; 4.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.675  ; 4.675  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.591  ; 4.591  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CLOCK        ; clock50Mhz                                                             ; 6.008  ; 6.008  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CMD          ; clock50Mhz                                                             ; 5.561  ; 5.561  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_DAT          ; clock50Mhz                                                             ; 5.162  ; 5.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
=======
; HEX0[*]         ; clock50Mhz                                                             ; 6.093  ; 6.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.093  ; 6.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 6.058  ; 6.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.861  ; 5.861  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.662  ; 5.662  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.846  ; 5.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.630  ; 5.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.605  ; 5.605  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.963  ; 7.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 7.757  ; 7.757  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 7.963  ; 7.963  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 7.778  ; 7.778  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.615  ; 6.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 7.102  ; 7.102  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.617  ; 6.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.794  ; 6.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.315  ; 6.315  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.104  ; 6.104  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.267  ; 6.267  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 5.822  ; 5.822  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.304  ; 6.304  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.053  ; 6.053  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.315  ; 6.315  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 5.601  ; 5.601  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.340  ; 6.340  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.270  ; 6.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.437  ; 5.437  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.340  ; 6.340  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.287  ; 6.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 6.039  ; 6.039  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.784  ; 5.784  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.804  ; 5.804  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 6.136  ; 6.136  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 6.136  ; 6.136  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 6.117  ; 6.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.322  ; 5.322  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.773  ; 5.773  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.334  ; 5.334  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.809  ; 5.809  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.124  ; 5.124  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.044  ; 6.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 5.495  ; 5.495  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.513  ; 5.513  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.687  ; 5.687  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.568  ; 5.568  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.948  ; 5.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 6.044  ; 6.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 5.763  ; 5.763  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 7.343  ; 7.343  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 7.157  ; 7.157  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 6.327  ; 6.327  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 6.159  ; 6.159  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.575  ; 6.575  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 6.874  ; 6.874  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 7.343  ; 7.343  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 6.780  ; 6.780  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 6.643  ; 6.643  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.948  ; 5.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 6.643  ; 6.643  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.345  ; 6.345  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.946  ; 5.946  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 6.581  ; 6.581  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 5.898  ; 5.898  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.948  ; 5.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.745  ; 4.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.450  ; 4.450  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 4.447  ; 4.447  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 4.464  ; 4.464  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 4.457  ; 4.457  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 4.455  ; 4.455  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 4.745  ; 4.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.419  ; 4.419  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.420  ; 4.420  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.428  ; 4.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 4.426  ; 4.426  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.840  ; 6.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 5.907  ; 5.907  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.819  ; 6.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 6.840  ; 6.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.595  ; 6.595  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.882  ; 5.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.797  ; 6.797  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 5.499  ; 5.499  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.864  ; 5.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.723  ; 6.723  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 6.318  ; 6.318  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.080  ; 6.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 5.863  ; 5.863  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 6.678  ; 6.678  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 4.967  ; 4.967  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 5.091  ; 5.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 5.117  ; 5.117  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 5.126  ; 5.126  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 5.196  ; 5.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 5.106  ; 5.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.190  ; 5.190  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 4.965  ; 4.965  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 4.897  ; 4.897  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.914  ; 4.914  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.895  ; 4.895  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
>>>>>>> origin/master
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
<<<<<<< HEAD
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.310  ; 4.310  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.384  ; 4.384  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.388  ; 4.388  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.404  ; 4.404  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.415  ; 4.415  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.401  ; 4.401  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.310  ; 4.310  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.333  ; 4.333  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.352  ; 4.352  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.342  ; 4.342  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.371  ; 5.371  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.377  ; 5.377  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.371  ; 5.371  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.444  ; 5.444  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.938  ; 5.938  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.592  ; 5.592  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.524  ; 5.524  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.739  ; 5.739  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.770  ; 5.770  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.385  ; 5.385  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.408  ; 5.408  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.412  ; 5.412  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.385  ; 5.385  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.515  ; 5.515  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.756  ; 5.756  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.449  ; 5.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.563  ; 5.563  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.894  ; 5.894  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.245  ; 5.245  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.245  ; 5.245  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.575  ; 5.575  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.562  ; 5.562  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.643  ; 5.643  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.306  ; 5.306  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.363  ; 5.363  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.423  ; 5.423  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.387  ; 5.387  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.969  ; 4.969  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.442  ; 4.442  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.443  ; 4.443  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.465  ; 4.465  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.486  ; 4.486  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.502  ; 4.502  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.500  ; 4.500  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.453  ; 4.453  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.489  ; 4.489  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.496  ; 4.496  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.448  ; 4.448  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.442  ; 4.442  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.493  ; 4.493  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.523  ; 4.523  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.485  ; 4.485  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.445  ; 4.445  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.472  ; 4.472  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.520  ; 4.520  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.564  ; 4.564  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.540  ; 4.540  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.580  ; 4.580  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.596  ; 4.596  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.588  ; 4.588  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.531  ; 4.531  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.524  ; 4.524  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.532  ; 4.532  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.505  ; 4.505  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.534  ; 4.534  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.545  ; 4.545  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.542  ; 4.542  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.577  ; 4.577  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.507  ; 4.507  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.755  ; 4.755  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.912  ; 4.912  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.633  ; 5.633  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.313  ; 5.313  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.326  ; 7.326  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.326  ; 7.326  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.336  ; 7.336  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.381  ; 7.381  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.899  ; 7.899  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.495  ; 7.495  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.470  ; 7.470  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.634  ; 7.634  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.740  ; 7.740  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.149  ; 7.149  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.183  ; 7.183  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.149  ; 7.149  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.330  ; 7.330  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.287  ; 7.287  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.585  ; 7.585  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.267  ; 7.267  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.398  ; 7.398  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.719  ; 7.719  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.082  ; 7.082  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.301  ; 7.301  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.594  ; 7.594  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.647  ; 7.647  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.699  ; 7.699  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.340  ; 7.340  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.451  ; 7.451  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.455  ; 7.455  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.082  ; 7.082  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.341  ; 4.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.341  ; 4.341  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.344  ; 4.344  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.376  ; 4.376  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.437  ; 4.437  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.434  ; 4.434  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.360  ; 4.360  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.380  ; 4.380  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.366  ; 4.366  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.361  ; 4.361  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.447  ; 5.447  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.449  ; 5.449  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.447  ; 5.447  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.518  ; 5.518  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 6.017  ; 6.017  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.671  ; 5.671  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.597  ; 5.597  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.811  ; 5.811  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.855  ; 5.855  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.574  ; 4.574  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.429  ; 5.429  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.484  ; 5.484  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.484  ; 5.484  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.610  ; 5.610  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.587  ; 5.587  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.736  ; 5.736  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.429  ; 5.429  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.547  ; 5.547  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.874  ; 5.874  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.343  ; 4.343  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.226  ; 5.226  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.226  ; 5.226  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.556  ; 5.556  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.541  ; 5.541  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.716  ; 5.716  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.377  ; 5.377  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.434  ; 5.434  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.495  ; 5.495  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.465  ; 5.465  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.195  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.195  ; Fall       ; inst13                                                                 ;
=======
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.360  ; 4.360  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.449  ; 4.449  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.440  ; 4.440  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.502  ; 4.502  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.360  ; 4.360  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.465  ; 4.465  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.451  ; 4.451  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.377  ; 4.377  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.464  ; 4.464  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.420  ; 4.420  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.337  ; 5.337  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.773  ; 5.773  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.337  ; 5.337  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.802  ; 5.802  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.839  ; 5.839  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.913  ; 5.913  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.118  ; 6.118  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.879  ; 5.879  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 6.060  ; 6.060  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.503  ; 5.503  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.828  ; 5.828  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.823  ; 5.823  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.833  ; 5.833  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.606  ; 5.606  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.623  ; 5.623  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.503  ; 5.503  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.537  ; 5.537  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.814  ; 5.814  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.074  ; 5.074  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.074  ; 5.074  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.428  ; 5.428  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.724  ; 5.724  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.431  ; 5.431  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.743  ; 5.743  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.435  ; 5.435  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.395  ; 5.395  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.646  ; 5.646  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.918  ; 4.918  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.548  ; 4.548  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.544  ; 4.544  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.537  ; 4.537  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.542  ; 4.542  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.568  ; 4.568  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.601  ; 4.601  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.579  ; 4.579  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.583  ; 4.583  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.565  ; 4.565  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.587  ; 4.587  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.558  ; 4.558  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.570  ; 4.570  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.563  ; 4.563  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.536  ; 4.536  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.621  ; 4.621  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.628  ; 4.628  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.670  ; 4.670  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.667  ; 4.667  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.721  ; 4.721  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.643  ; 4.643  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.650  ; 4.650  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.621  ; 4.621  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.648  ; 4.648  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.676  ; 4.676  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.598  ; 4.598  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.657  ; 4.657  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.627  ; 4.627  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.593  ; 4.593  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.607  ; 4.607  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.536  ; 4.536  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.623  ; 4.623  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.572  ; 4.572  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.777  ; 4.777  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.967  ; 4.967  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.071  ; 5.071  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.334  ; 5.334  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.008  ; 7.008  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.454  ; 7.454  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.008  ; 7.008  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.588  ; 7.588  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.529  ; 7.529  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.614  ; 7.614  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.863  ; 7.863  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.612  ; 7.612  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.878  ; 7.878  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.013  ; 7.013  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 7.236  ; 7.236  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.232  ; 7.232  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.449  ; 7.449  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.013  ; 7.013  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.079  ; 7.079  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.201  ; 7.201  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 7.153  ; 7.153  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 7.420  ; 7.420  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.099  ; 7.099  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.291  ; 7.291  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.435  ; 7.435  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.491  ; 7.491  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.472  ; 7.472  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.572  ; 7.572  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 7.099  ; 7.099  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.378  ; 7.378  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.261  ; 7.261  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.421  ; 4.421  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.509  ; 4.509  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.472  ; 4.472  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.421  ; 4.421  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.426  ; 4.426  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.470  ; 4.470  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.427  ; 4.427  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.472  ; 4.472  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.469  ; 4.469  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.494  ; 4.494  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.428  ; 5.428  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.864  ; 5.864  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.428  ; 5.428  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.893  ; 5.893  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.934  ; 5.934  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 6.004  ; 6.004  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 6.178  ; 6.178  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.970  ; 5.970  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 6.155  ; 6.155  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 4.789  ; 4.789  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.470  ; 5.470  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.691  ; 5.691  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.687  ; 5.687  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.888  ; 5.888  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.470  ; 5.470  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.486  ; 5.486  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.590  ; 5.590  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.593  ; 5.593  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.870  ; 5.870  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.942  ; 4.942  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.294  ; 5.294  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.594  ; 5.594  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.609  ; 5.609  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.587  ; 5.587  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.517  ; 5.517  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.601  ; 5.601  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.294  ; 5.294  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.450  ; 5.450  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.701  ; 5.701  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.158  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.158  ; Fall       ; inst13                                                                 ;
>>>>>>> origin/master
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
<<<<<<< HEAD
; HEX0[*]         ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.647  ; 2.647  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.623  ; 2.623  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.642  ; 2.642  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.648  ; 2.648  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.540  ; 2.540  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.505  ; 2.505  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.022  ; 3.022  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.150  ; 3.150  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 2.871  ; 2.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.505  ; 2.505  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.524  ; 2.524  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.708  ; 2.708  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.724  ; 2.724  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 2.924  ; 2.924  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.897  ; 2.897  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.736  ; 2.736  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.769  ; 2.769  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.918  ; 2.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.402  ; 2.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.402  ; 2.402  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.496  ; 2.496  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.428  ; 2.428  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.514  ; 2.514  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.863  ; 2.863  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.776  ; 2.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 3.016  ; 3.016  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.776  ; 2.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.782  ; 2.782  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 3.033  ; 3.033  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.780  ; 2.780  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.780  ; 2.780  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.821  ; 2.821  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.543  ; 2.543  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.689  ; 2.689  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.559  ; 2.559  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.543  ; 2.543  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.716  ; 2.716  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.570  ; 2.570  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.598  ; 2.598  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.800  ; 2.800  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.549  ; 2.549  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.730  ; 2.730  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.800  ; 2.800  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.557  ; 2.557  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.654  ; 2.654  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.937  ; 2.937  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.738  ; 2.738  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.549  ; 2.549  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.877  ; 2.877  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.830  ; 2.830  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.894  ; 2.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.898  ; 2.898  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.894  ; 2.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.765  ; 2.765  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.475  ; 2.475  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.506  ; 2.506  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.532  ; 2.532  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.538  ; 2.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.506  ; 2.506  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.539  ; 2.539  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.542  ; 2.542  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.548  ; 2.548  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.422  ; 2.422  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.253  ; 2.253  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.515  ; 2.515  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.544  ; 2.544  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.526  ; 2.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 2.760  ; 2.760  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.919  ; 2.919  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 2.921  ; 2.921  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.880  ; 2.880  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 2.691  ; 2.691  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.846  ; 2.846  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.526  ; 2.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.182  ; 3.182  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.163  ; 3.163  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.914  ; 2.914  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.195  ; 3.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.209  ; 3.209  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.013  ; 3.013  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 3.044  ; 3.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.430  ; 2.430  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.401  ; 2.401  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.282  ; 2.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.558  ; 2.558  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.416  ; 2.416  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.502  ; 2.502  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.332  ; 2.332  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.373  ; 2.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.331  ; 2.331  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.331  ; 2.331  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CLOCK        ; clock50Mhz                                                             ; 2.810  ; 2.810  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_CMD          ; clock50Mhz                                                             ; 2.762  ; 2.762  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; SD_DAT          ; clock50Mhz                                                             ; 2.576  ; 2.576  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
=======
; HEX0[*]         ; clock50Mhz                                                             ; 2.635  ; 2.635  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.825  ; 2.825  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.714  ; 2.714  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.706  ; 2.706  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.635  ; 2.635  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.750  ; 2.750  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.647  ; 2.647  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.805  ; 2.805  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.309  ; 3.309  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.459  ; 3.459  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.429  ; 3.429  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 2.805  ; 2.805  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 3.080  ; 3.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.860  ; 2.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 2.970  ; 2.970  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.618  ; 2.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.871  ; 2.871  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 2.720  ; 2.720  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 2.940  ; 2.940  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.816  ; 2.816  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.912  ; 2.912  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.618  ; 2.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.882  ; 2.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.553  ; 2.553  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.916  ; 2.916  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.882  ; 2.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.805  ; 2.805  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.670  ; 2.670  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.683  ; 2.683  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.404  ; 2.404  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.814  ; 2.814  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.760  ; 2.760  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.494  ; 2.494  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.669  ; 2.669  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.494  ; 2.494  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.687  ; 2.687  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.404  ; 2.404  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.474  ; 2.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.492  ; 2.492  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.474  ; 2.474  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.546  ; 2.546  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.495  ; 2.495  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.679  ; 2.679  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.695  ; 2.695  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 2.578  ; 2.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 3.312  ; 3.312  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.842  ; 2.842  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 3.003  ; 3.003  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 3.115  ; 3.115  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 3.490  ; 3.490  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 3.189  ; 3.189  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.804  ; 2.804  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 3.087  ; 3.087  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.958  ; 2.958  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.789  ; 2.789  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 3.037  ; 3.037  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.783  ; 2.783  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.802  ; 2.802  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.204  ; 2.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.215  ; 2.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.218  ; 2.218  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.215  ; 2.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.230  ; 2.230  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.222  ; 2.222  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.234  ; 2.234  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.221  ; 2.221  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.224  ; 2.224  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.357  ; 2.357  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.195  ; 2.195  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.188  ; 2.188  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.208  ; 2.208  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.199  ; 2.199  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 2.999  ; 2.999  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.550  ; 3.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 3.538  ; 3.538  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.259  ; 3.259  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.995  ; 2.995  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.352  ; 3.352  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.819  ; 2.819  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.955  ; 2.955  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.481  ; 2.481  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.326  ; 3.326  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 2.869  ; 2.869  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.295  ; 3.295  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 3.240  ; 3.240  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.062  ; 3.062  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 2.972  ; 2.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 3.433  ; 3.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.586  ; 2.586  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.552  ; 2.552  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.575  ; 2.575  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.583  ; 2.583  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.618  ; 2.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.569  ; 2.569  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.520  ; 2.520  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.481  ; 2.481  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.493  ; 2.493  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.486  ; 2.486  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
>>>>>>> origin/master
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 16572    ; 0        ; 70       ; 1520     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1185     ; 0        ; 1360     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 190      ; 60       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 760976   ; 64       ; 224      ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 16572    ; 0        ; 70       ; 1520     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1185     ; 0        ; 1360     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 190      ; 60       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 760976   ; 64       ; 224      ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 392      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3825     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 392      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3825     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 141   ; 141  ;
; Unconstrained Output Port Paths ; 535   ; 535  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
<<<<<<< HEAD
    Info: Processing started: Tue Jan 19 19:14:21 2016
=======
    Info: Processing started: Tue Jan 19 17:07:50 2016
>>>>>>> origin/master
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name inst13 inst13
    Info (332105): create_clock -period 40.000 -name Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
<<<<<<< HEAD
Info (332146): Worst-case setup slack is 3.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.418         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     5.155         0.000 clock50Mhz 
    Info (332119):    34.218         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    35.114         0.000 inst13 
=======
Info (332146): Worst-case setup slack is 3.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.743         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     4.846         0.000 clock50Mhz 
    Info (332119):    35.180         0.000 inst13 
    Info (332119):    35.426         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
>>>>>>> origin/master
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
<<<<<<< HEAD
    Info (332119):    -2.558       -60.825 clock50Mhz 
    Info (332119):     0.391         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.391         0.000 inst13 
    Info (332119):     0.391         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 4.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.566         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.359         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 1.040
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.040         0.000 clock50Mhz 
    Info (332119):     1.786         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
=======
    Info (332119):    -2.558       -23.379 clock50Mhz 
    Info (332119):     0.391         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.391         0.000 inst13 
    Info (332119):     0.391         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 4.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.293         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.652         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.035         0.000 clock50Mhz 
    Info (332119):     1.294         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
>>>>>>> origin/master
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
<<<<<<< HEAD
Info (332115): Worst-case slack is 0.175 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.472         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     7.673         0.000 clock50Mhz 
    Info (332119):    37.368         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    37.709         0.000 inst13 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599       -57.127 clock50Mhz 
    Info (332119):     0.215         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.215         0.000 inst13 
    Info (332119):     0.215         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.053         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.661         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 0.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.585         0.000 clock50Mhz 
    Info (332119):     0.954         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
=======
Info (332115): Worst-case slack is 0.061 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.660
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.660         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     8.032         0.000 clock50Mhz 
    Info (332119):    37.801         0.000 inst13 
    Info (332119):    37.976         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.598       -35.842 clock50Mhz 
    Info (332119):     0.215         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.215         0.000 inst13 
    Info (332119):     0.215         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 6.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.953         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.781         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 clock50Mhz 
    Info (332119):     0.721         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
>>>>>>> origin/master
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
<<<<<<< HEAD
Info (332115): Worst-case slack is 0.201 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
=======
Info (332115): Worst-case slack is 0.139 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
>>>>>>> origin/master
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
<<<<<<< HEAD
    Info: Peak virtual memory: 711 megabytes
    Info: Processing ended: Tue Jan 19 19:14:27 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07
=======
    Info: Peak virtual memory: 585 megabytes
    Info: Processing ended: Tue Jan 19 17:08:00 2016
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08
>>>>>>> origin/master


