
adm_c16.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058ac  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08005a5c  08005a5c  00015a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ea0  08005ea0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005ea0  08005ea0  00015ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ea8  08005ea8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ea8  08005ea8  00015ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005eac  08005eac  00015eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005eb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000007b4  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000824  20000824  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001040e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00010d92  00000000  00000000  000304ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000022d2  00000000  00000000  00041240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d70  00000000  00000000  00043518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000dcacf  00000000  00000000  00044288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000c68  00000000  00000000  00120d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000259ab  00000000  00000000  001219c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014736b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004248  00000000  00000000  001473bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005a44 	.word	0x08005a44

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08005a44 	.word	0x08005a44

080001f0 <asm_svc>:
@ Prototipo en "C":
@   void asm_svc (void)
@
.thumb_func
    asm_svc:
        svc 0
 80001f0:	df00      	svc	0
        bx lr
 80001f2:	4770      	bx	lr

080001f4 <asm_sum>:
@ Valor de retorno:
@   r0: resultado de la suma de firstOperand y secondOperand
@
.thumb_func
    asm_sum:
        add r0, r1  @ r0 = r0 + r1
 80001f4:	4408      	add	r0, r1
        bx lr       @ vuelve adonde fue llamada (especificamente, si "pc"
 80001f6:	4770      	bx	lr

080001f8 <asm_zeros>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
    asm_zeros:
    	MOV R2, #0   						@ zero = 0
 80001f8:	f04f 0200 	mov.w	r2, #0

080001fc <asm_zeros_loop>:
    asm_zeros_loop:							@ loop
    	SUBS R1, R1, #1						@ longitud -= 1
 80001fc:	3901      	subs	r1, #1
        STR R2, [R0, R1, LSL #2]			@ *(vector + longitud * 4) = zero
 80001fe:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
        BNE asm_zeros_loop					@ if longitud > 0 -> repetir bucle
 8000202:	d1fb      	bne.n	80001fc <asm_zeros_loop>
		BX LR								@ retornar a la función llamadora (caller)
 8000204:	4770      	bx	lr

08000206 <asm_productoEscalar32>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
    asm_productoEscalar32:
    	push {R4}							@ se gurda R4 en el stack
 8000206:	b410      	push	{r4}

08000208 <asm_productoEscalar32_loop>:
    asm_productoEscalar32_loop:				@ loop
    	SUBS R2, R2, #1						@ longitud -= 1
 8000208:	3a01      	subs	r2, #1
    	LDR R4, [R0, R2, LSL #2]			@ var = *(vectorIn + longitud * 4)
 800020a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
    	MUL R4, R4, R3						@ var = var * escalar
 800020e:	fb04 f403 	mul.w	r4, r4, r3
        STR R4, [R1, R2, LSL #2]			@ *(vectorOut + longitud * 4) = var
 8000212:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
        BNE asm_productoEscalar32_loop		@ if longitud > 0 -> repetir bucle
 8000216:	d1f7      	bne.n	8000208 <asm_productoEscalar32_loop>
        pop {R4}							@ se recupera el valor original de R4 desde el stack
 8000218:	bc10      	pop	{r4}
		BX LR								@ retornar a la función llamadora (caller)
 800021a:	4770      	bx	lr

0800021c <asm_productoEscalar16>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_productoEscalar16:
    	push {R4}							@ se gurda R4 en el stack
 800021c:	b410      	push	{r4}

0800021e <asm_productoEscalar16_loop>:
    asm_productoEscalar16_loop:				@ loop
		SUBS R2, R2, #1						@ longitud -= 1
 800021e:	3a01      	subs	r2, #1
		LDRH R4, [R0, R2, LSL #1]			@ var = *(vectorIn + longitud * 4)
 8000220:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		MUL R4, R4, R3						@ var = var * escalar
 8000224:	fb04 f403 	mul.w	r4, r4, r3
		STRH R4, [R1, R2, LSL #1]			@ *(vectorOut + longitud * 4) = var
 8000228:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
		BNE asm_productoEscalar16_loop		@ if longitud > 0 -> repetir bucle
 800022c:	d1f7      	bne.n	800021e <asm_productoEscalar16_loop>
        pop {R4}							@ se recupera el valor original de R4 desde el stack
 800022e:	bc10      	pop	{r4}
		BX LR								@ retornar a la función llamadora (caller)
 8000230:	4770      	bx	lr

08000232 <asm_productoEscalar16Sat>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
    asm_productoEscalar16Sat:
    	push {R4}							@ se gurda R4 en el stack
 8000232:	b410      	push	{r4}

08000234 <asm_productoEscalar16Sat_loop>:
    asm_productoEscalar16Sat_loop:			@ loop
		SUBS R2, R2, #1						@ longitud -= 1
 8000234:	3a01      	subs	r2, #1
		LDRH R4, [R0, R2, LSL #1]			@ var = *(vectorIn + longitud * 4)
 8000236:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		MUL R4, R4, R3						@ var = var * escalar
 800023a:	fb04 f403 	mul.w	r4, r4, r3
		USAT R4, #12, R4					@ saturación en el bit 12
 800023e:	f384 040c 	usat	r4, #12, r4
	    STRH R4, [R1, R2, LSL #1]			@ *(vectorOut + longitud * 4) = var
 8000242:	f821 4012 	strh.w	r4, [r1, r2, lsl #1]
	    BNE asm_productoEscalar16Sat_loop	@ if longitud > 0 -> repetir bucle
 8000246:	d1f5      	bne.n	8000234 <asm_productoEscalar16Sat_loop>
        pop {R4}							@ se recupera el valor original de R4 desde el stack
 8000248:	bc10      	pop	{r4}
		BX LR								@ retornar a la función llamadora (caller)
 800024a:	4770      	bx	lr

0800024c <asm_filtroVentana10>:
@
#define WINDOWSIZE 11

.thumb_func
	asm_filtroVentana10:
		PUSH {R4 - R9}						@ se resguardan registros en STACK
 800024c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
		SUB R2, R2, 1						@ longitudVectorIn--;
 8000250:	f1a2 0201 	sub.w	r2, r2, #1
		MOV R3, R2							@ i = longitudVectorIn;
 8000254:	4613      	mov	r3, r2

08000256 <asm_filtroVentana10_loop1>:

@ BEGIN LOOP EXTERNO --------------------------------------------------------------------
	asm_filtroVentana10_loop1:				@ loop externo
		MOV R4, 0							@ sum = 0;
 8000256:	f04f 0400 	mov.w	r4, #0
		MOV R9, #WINDOWSIZE					@ R9 = WINDOWSIZE
 800025a:	f04f 090b 	mov.w	r9, #11
		ADD R5, R3, R9, LSR #1				@ upperLimit = i + (WINDOWSIZE / 2);
 800025e:	eb03 0559 	add.w	r5, r3, r9, lsr #1
		SUB R6, R3, R9, LSR #1				@ lowerLimit = i - (WINDOWSIZE / 2);
 8000262:	eba3 0659 	sub.w	r6, r3, r9, lsr #1

@ BEGIN LOOP INTERNO --------------------------------------------------------------------
		MOV R7, R5							@ j = upperLimit;
 8000266:	462f      	mov	r7, r5

08000268 <asm_filtroVentana10_loop2>:
	asm_filtroVentana10_loop2:				@ loop interno
		@ IF TRUE
		CMP R7, #0							@ j - 0;
 8000268:	2f00      	cmp	r7, #0
		BLT asm_filtroVentana10_else		@ if(j < 0) --> else
 800026a:	db04      	blt.n	8000276 <asm_filtroVentana10_else>
		CMP R7, R2							@ j - longitudVectorIn;
 800026c:	4297      	cmp	r7, r2
		BGT asm_filtroVentana10_else		@ if(j > longitudVectorIn) --> else
 800026e:	dc02      	bgt.n	8000276 <asm_filtroVentana10_else>
		LDRH R8, [R0, R7, LSL 1]			@ R8 = vectorIn[j];
 8000270:	f830 8017 	ldrh.w	r8, [r0, r7, lsl #1]
		ADD R4, R4, R8						@ sum += R8; sum += vectorIn[j];
 8000274:	4444      	add	r4, r8

08000276 <asm_filtroVentana10_else>:
		@ ELSE
	asm_filtroVentana10_else:
		SUB R7, R7, #1						@ j--;
 8000276:	f1a7 0701 	sub.w	r7, r7, #1
		CMP R7, R6							@ j - lowerLimit;
 800027a:	42b7      	cmp	r7, r6
		BGE asm_filtroVentana10_loop2		@ if(j >= lowerLimit) --> loop2 again
 800027c:	daf4      	bge.n	8000268 <asm_filtroVentana10_loop2>
@ END LOOP INTERNO --------------------------------------------------------------------

		SDIV R4, R4, R9						@ sum = sum / WINDOWSIZE;
 800027e:	fb94 f4f9 	sdiv	r4, r4, r9
		STRH R4, [R1, R3, LSL 1]			@ vectorOut[i] = sum / WINDOWSIZE;
 8000282:	f821 4013 	strh.w	r4, [r1, r3, lsl #1]

		SUBS R3, R3, #1						@ i--; Y se activan banderas
 8000286:	3b01      	subs	r3, #1
		BPL asm_filtroVentana10_loop1		@ se repite loop
 8000288:	d5e5      	bpl.n	8000256 <asm_filtroVentana10_loop1>
@ END LOOP EXTERNO --------------------------------------------------------------------

		POP {R4 - R9}						@ se recuperan registros desde STACK
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
		BX LR								@ retornar a la función llamadora (caller)
 800028e:	4770      	bx	lr

08000290 <asm_pack32to16>:

.thumb_func
	asm_pack32to16:

	asm_pack32to16_loop:					@ loop
		SUBS R2, R2, #1						@ longitud--;
 8000290:	3a01      	subs	r2, #1
		LDR R3, [R0, R2, LSL #2]			@ aux = *(vectorIn + longitud * 4)
 8000292:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
		ASR	R3, #MAXSIZEBITS				@ aux >> MAXSIZEBITS;
 8000296:	ea4f 4323 	mov.w	r3, r3, asr #16
		STRH R3, [R1, R2, LSL #1]			@ *(vectorOut + longitud * 2) = aux
 800029a:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
		BNE asm_pack32to16_loop				@ if(longitud > 0) -> repetir bucle
 800029e:	d1f7      	bne.n	8000290 <asm_pack32to16>

		BX LR								@ retornar a la función llamadora (caller)
 80002a0:	4770      	bx	lr

080002a2 <asm_max>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_max:
		LDR R2, [R0]						@ max = vectorIn[0];
 80002a2:	6802      	ldr	r2, [r0, #0]

080002a4 <asm_max_loop>:

	asm_max_loop: 							@ loop
		SUBS R1, R1, #1						@ longitud--;
 80002a4:	3901      	subs	r1, #1
		LDR R3, [R0, R1, LSL #2]			@ var = *(vectorIn + longitud * 4)
 80002a6:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
		CMP R3, R2							@ var - longitud;
 80002aa:	4293      	cmp	r3, r2
		BLE asm_max_else					@ if(vectorIn[longitud] <= max) --> else
 80002ac:	dd00      	ble.n	80002b0 <asm_max_else>
		MOV R2, R3							@ max = vectorIn[longitud - 1];
 80002ae:	461a      	mov	r2, r3

080002b0 <asm_max_else>:

	asm_max_else:
		CMP R1, #0							@ longitud - 0; Y se activan banderas
 80002b0:	2900      	cmp	r1, #0
		BNE asm_max_loop					@ if(longitud > 0) --> repetir bucle
 80002b2:	d1f7      	bne.n	80002a4 <asm_max_loop>
		MOV R0, R2							@ return max;
 80002b4:	4610      	mov	r0, r2

		BX LR								@ retornar a la función llamadora (caller)
 80002b6:	4770      	bx	lr

080002b8 <asm_downsampleM>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_downsampleM:
		PUSH {R4 - R6}						@ se resguardan registros en STACK
 80002b8:	b470      	push	{r4, r5, r6}
		MOV R4, #0							@ index = 0;
 80002ba:	f04f 0400 	mov.w	r4, #0
		MOV R5, #1							@ i = 1;
 80002be:	f04f 0501 	mov.w	r5, #1

080002c2 <asm_downsampleM_loop1>:

	asm_downsampleM_loop1:					@ loop1
		UDIV R6, R5, R3						@ resultado1 = i / N;
 80002c2:	fbb5 f6f3 	udiv	r6, r5, r3
		MUL R6, R6, R3						@ resultado2 = resultado1 * N;
 80002c6:	fb06 f603 	mul.w	r6, r6, r3
		SUBS R6, R5, R6						@ resto = i - resultado2; // Resto
 80002ca:	1bae      	subs	r6, r5, r6
		BEQ asm_downsampleM_else			@ if(resto == 0) --> else
 80002cc:	d009      	beq.n	80002e2 <asm_downsampleM_else>

		SUB R5, R5, #1						@ i--;
 80002ce:	f1a5 0501 	sub.w	r5, r5, #1
		LDR R6, [R0, R5, LSL #2]			@ R6 = *(vectorIn + i)
 80002d2:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
		ADD R5, #1							@ i++;
 80002d6:	f105 0501 	add.w	r5, r5, #1
		STR R6, [R1, R4, LSL #2]			@ *(vectorOut + index) = R6;
 80002da:	f841 6024 	str.w	r6, [r1, r4, lsl #2]
		ADD R4, #1							@ index++;
 80002de:	f104 0401 	add.w	r4, r4, #1

080002e2 <asm_downsampleM_else>:

	asm_downsampleM_else:					@ else
		ADD R5, #1							@ i++;
 80002e2:	f105 0501 	add.w	r5, r5, #1
		CMP R2, R5							@ longitud - i;
 80002e6:	42aa      	cmp	r2, r5
		BHS asm_downsampleM_loop1			@ if(longitud >= i) --> repetir loop1
 80002e8:	d2eb      	bcs.n	80002c2 <asm_downsampleM_loop1>

080002ea <asm_downsampleM_loop2>:

	asm_downsampleM_loop2:					@ loop2
		MOV R5, #0							@ R5 = 0;
 80002ea:	f04f 0500 	mov.w	r5, #0
		STR R5, [R1, R4, LSL #2]			@ *(vectorOut + index) = R5;
 80002ee:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
		ADD R4, #1							@ index++;
 80002f2:	f104 0401 	add.w	r4, r4, #1
		CMP R2, R4							@ longitud - index;
 80002f6:	42a2      	cmp	r2, r4
		BHI asm_downsampleM_loop2			@ if(longitud > index) --> repetir loop2
 80002f8:	d8f7      	bhi.n	80002ea <asm_downsampleM_loop2>

		POP {R4 - R6}						@ se recuperan registros desde STACK
 80002fa:	bc70      	pop	{r4, r5, r6}
		BX LR								@ retornar a la función llamadora (caller)
 80002fc:	4770      	bx	lr

080002fe <asm_invertir>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_invertir:
		PUSH {R4 - R6}						@ se resguardan registros en STACK
 80002fe:	b470      	push	{r4, r5, r6}
		MOV R2, #0							@ i = 0;
 8000300:	f04f 0200 	mov.w	r2, #0
		MOV R3, R1, LSR #1					@ R3 = longitud / 2;
 8000304:	ea4f 0351 	mov.w	r3, r1, lsr #1

08000308 <asm_invertir_loop>:

	asm_invertir_loop:						@ loop
		LDRH R4, [R0, R2, LSL #1]			@ aux1 = *(vector + i)
 8000308:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
		SUB R5, R1, R2						@ R5 = longitud - i;
 800030c:	eba1 0502 	sub.w	r5, r1, r2
		SUB R5, R5, #1						@ R5--;
 8000310:	f1a5 0501 	sub.w	r5, r5, #1
		LDRH R6, [R0, R5, LSL #1]			@ aux2 = *(vector + (longitud - i));
 8000314:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
		STRH R6, [R0, R2, LSL #1]			@ *(vector + i) = aux2;
 8000318:	f820 6012 	strh.w	r6, [r0, r2, lsl #1]
		STRH R4, [R0, R5, LSL #1]			@ *(vector + (longitud - i)) = aux1;
 800031c:	f820 4015 	strh.w	r4, [r0, r5, lsl #1]

		ADD R2, #1							@ i++;
 8000320:	f102 0201 	add.w	r2, r2, #1
		CMP R3, R2							@ (longitud / 2) - i;
 8000324:	4293      	cmp	r3, r2
		BHI asm_invertir_loop				@ if(longitud > i) --> repetir bucle
 8000326:	d8ef      	bhi.n	8000308 <asm_invertir_loop>

		POP {R4 - R6}						@ se recuperan registros desde STACK
 8000328:	bc70      	pop	{r4, r5, r6}
		BX LR								@ retornar a la función llamadora (caller)
 800032a:	4770      	bx	lr

0800032c <asm_ecoV1>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_ecoV1:
		PUSH {R4 - R9}					@ se resguardan registros en STACK
 800032c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
		LDRH R4, [SP, #24]				@ se obtiene el quinto parámetro. Se toma 24 biytes arriba porque
 8000330:	f8bd 4018 	ldrh.w	r4, [sp, #24]
										@ se han guardado R4 A R9 en el stack.
		MUL R5, R3, R4					@ delay_samples = samplingRate * delay_ms;
 8000334:	fb03 f504 	mul.w	r5, r3, r4
		MOV R6, #1000					@ R6  = 1000;
 8000338:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
		UDIV R5, R5, R6					@ delay_samples = delay_samples / 1000;
 800033c:	fbb5 f5f6 	udiv	r5, r5, r6

08000340 <asm_ecoV1_loop>:

	asm_ecoV1_loop:						@ loop
		CMP R2, R5						@ bufferSize - delay_samples;
 8000340:	42aa      	cmp	r2, r5
		BLS asm_ecoV1_else				@ if(bufferSize < delay_samples) --> ir al else
 8000342:	d90e      	bls.n	8000362 <asm_ecoV1_else>
		MOV R6, R2						@ R6 = bufferSize;
 8000344:	4616      	mov	r6, r2
		SUB R6, R6, #1					@ R6 = bufferSize - 1;
 8000346:	f1a6 0601 	sub.w	r6, r6, #1
		MOV R7, R6						@ R7 = bufferSize - 1;
 800034a:	4637      	mov	r7, r6
		SUB R7, R7, R5					@ R7 = bufferSize - 1 - delay_samples;
 800034c:	eba7 0705 	sub.w	r7, r7, r5
		LDRSH R8, [R0, R6, LSL #1]		@ R8 = vectorIn[bufferSize - 1];
 8000350:	f930 8016 	ldrsh.w	r8, [r0, r6, lsl #1]
		LDRSH R9, [R0, R7, LSL #1]		@ R9 = vectorIn[bufferSize - 1 - delay_samples;
 8000354:	f930 9017 	ldrsh.w	r9, [r0, r7, lsl #1]
		ADD R8, R8, R9, ASR #1			@ R8 = vectorIn[bufferSize - 1] + vectorIn[bufferSize - 1 - delay_samples] / 2;
 8000358:	eb08 0869 	add.w	r8, r8, r9, asr #1
		STRH R8, [R1, R6, LSL #1]		@ vectorOut[bufferSize - 1] = R8;
 800035c:	f821 8016 	strh.w	r8, [r1, r6, lsl #1]
		B asm_ecoV1_end_if				@ cuando termina el if, se va al final
 8000360:	e006      	b.n	8000370 <asm_ecoV1_end_if>

08000362 <asm_ecoV1_else>:

	asm_ecoV1_else:
		MOV R6, R2						@ R6 = bufferSize;
 8000362:	4616      	mov	r6, r2
		SUB R6, R6, #1					@ R6 = bufferSize - 1;
 8000364:	f1a6 0601 	sub.w	r6, r6, #1
		LDRSH R7, [R0, R6, LSL #1]		@ R7 = vectorIn[bufferSize - 1];
 8000368:	f930 7016 	ldrsh.w	r7, [r0, r6, lsl #1]
		STRH R7, [R1, R6, LSL #1]		@ vectorOut[bufferSize - 1] = R7;
 800036c:	f821 7016 	strh.w	r7, [r1, r6, lsl #1]

08000370 <asm_ecoV1_end_if>:

	asm_ecoV1_end_if:
		SUBS R2, R2, #1					@ bufferSize--;
 8000370:	3a01      	subs	r2, #1
		CMP R2, #0						@ bufferSize - 0;
 8000372:	2a00      	cmp	r2, #0
		BNE asm_ecoV1_loop				@ if(bufferSize > 0) --> repetir bucle
 8000374:	d1e4      	bne.n	8000340 <asm_ecoV1_loop>

		POP {R4 - R9}					@ se recuperan registros desde STACK
 8000376:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
		BX LR							@ retornar a la función llamadora (caller)
 800037a:	4770      	bx	lr

0800037c <asm_ecoV2>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_ecoV2:
		PUSH {R4 - R8}					@ se resguardan registros en STACK
 800037c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
		LDRH R4, [SP, #20]				@ se obtiene el quinto parámetro. Se toma 20 biytes arriba porque
 8000380:	f8bd 4014 	ldrh.w	r4, [sp, #20]
										@ se han guardado R4 A R8 en el stack.
		MUL R5, R3, R4					@ delay_samples = samplingRate * delay_ms;
 8000384:	fb03 f504 	mul.w	r5, r3, r4
		MOV R6, #1000					@ R6  = 1000;
 8000388:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
		UDIV R5, R5, R6					@ delay_samples = delay_samples / 1000;
 800038c:	fbb5 f5f6 	udiv	r5, r5, r6
		MOV R6, #0						@ i = 0;
 8000390:	f04f 0600 	mov.w	r6, #0

08000394 <asm_ecoV2_loop>:

	asm_ecoV2_loop:						@ loop
		CMP R5, R6						@ delay_samples - i;
 8000394:	42b5      	cmp	r5, r6
		BLS asm_ecoV2_else				@ if(i >= delay_samples) --> ir al else
 8000396:	d904      	bls.n	80003a2 <asm_ecoV2_else>
		LDRSH R7, [R0, R6, LSL #1]		@ R7 = vectorIn[i];
 8000398:	f930 7016 	ldrsh.w	r7, [r0, r6, lsl #1]
		STRH R7, [R1, R6, LSL #1]		@ vectorOut[i] = R7;
 800039c:	f821 7016 	strh.w	r7, [r1, r6, lsl #1]
		B asm_ecoV2_end_if				@ cuando termina el if, se va al final
 80003a0:	e00a      	b.n	80003b8 <asm_ecoV2_end_if>

080003a2 <asm_ecoV2_else>:

	asm_ecoV2_else:
		SUB R7, R6, R5					@ aux = i - delay_samples;
 80003a2:	eba6 0705 	sub.w	r7, r6, r5
		LDRSH R7, [R0, R7, LSL #1]		@ aux = vectorIn[aux];
 80003a6:	f930 7017 	ldrsh.w	r7, [r0, r7, lsl #1]
		MOV R7, R7, LSR #1				@ aux /= 2;
 80003aa:	ea4f 0757 	mov.w	r7, r7, lsr #1
		LDRSH R8, [R0, R6, LSL #1]		@ R8 = vectorIn[i];
 80003ae:	f930 8016 	ldrsh.w	r8, [r0, r6, lsl #1]
		ADD R8, R8, R7					@ R8 = vectorIn[i] + aux;
 80003b2:	44b8      	add	r8, r7
		STRH R8, [R1, R6, LSL #1]		@ vectorOut[i] = R8;
 80003b4:	f821 8016 	strh.w	r8, [r1, r6, lsl #1]

080003b8 <asm_ecoV2_end_if>:

	asm_ecoV2_end_if:
		ADDS R6, R6, #1					@ i++;
 80003b8:	3601      	adds	r6, #1
		CMP R2, R6						@ bufferSize - i;
 80003ba:	42b2      	cmp	r2, r6
		BHI asm_ecoV2_loop				@ if(bufferSize > i) --> repetir bucle
 80003bc:	d8ea      	bhi.n	8000394 <asm_ecoV2_loop>

		POP {R4 - R8}					@ se recuperan registros desde STACK
 80003be:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
		BX LR							@ retornar a la función llamadora (caller)
 80003c2:	4770      	bx	lr

080003c4 <asm_ecoV3>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_ecoV3:
		PUSH {R4 - R9}					@ se resguardan registros en STACK
 80003c4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
		LDRH R4, [SP, #24]				@ se obtiene el quinto parámetro. Se toma 24 biytes arriba porque
 80003c8:	f8bd 4018 	ldrh.w	r4, [sp, #24]
										@ se han guardado R4 A R9 en el stack.
		MOV R2, R2, LSR #1				@ bufferSize = bufferSize / 2;
 80003cc:	ea4f 0252 	mov.w	r2, r2, lsr #1
		MOV R3, R3, LSR #1				@ samplingRate = samplingRate / 2;
 80003d0:	ea4f 0353 	mov.w	r3, r3, lsr #1
		MUL R5, R3, R4					@ delay_samples = samplingRate * delay_ms;
 80003d4:	fb03 f504 	mul.w	r5, r3, r4
		MOV R6, #1000					@ R6  = 1000;
 80003d8:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
		UDIV R5, R5, R6					@ delay_samples = delay_samples / 1000;
 80003dc:	fbb5 f5f6 	udiv	r5, r5, r6
		MOV R6, #0						@ i = 0;
 80003e0:	f04f 0600 	mov.w	r6, #0
		MOV R9, #0						@ aux2 = 0;
 80003e4:	f04f 0900 	mov.w	r9, #0

080003e8 <asm_ecoV3_loop>:

	asm_ecoV3_loop:						@ loop
		CMP R5, R6						@ delay_samples - i;
 80003e8:	42b5      	cmp	r5, r6
		BLS asm_ecoV3_else				@ if(i >= delay_samples) --> ir al else
 80003ea:	d904      	bls.n	80003f6 <asm_ecoV3_else>
		LDR R7, [R0, R6, LSL #2]		@ R7 = vectorIn[i];
 80003ec:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
		STR R7, [R1, R6, LSL #2]		@ vectorOut[i] = R7;
 80003f0:	f841 7026 	str.w	r7, [r1, r6, lsl #2]
		B asm_ecoV3_end_if				@ cuando termina el if, se va al final
 80003f4:	e00b      	b.n	800040e <asm_ecoV3_end_if>

080003f6 <asm_ecoV3_else>:

	asm_ecoV3_else:
		SUB R7, R6, R5					@ aux = i - delay_samples;
 80003f6:	eba6 0705 	sub.w	r7, r6, r5
		LDR R7, [R0, R7, LSL #2]		@ aux = vectorIn[aux];
 80003fa:	f850 7027 	ldr.w	r7, [r0, r7, lsl #2]
		SHADD16 R7, R7, R9				@ aux = (aux + 0) / 2;
 80003fe:	fa97 f729 	shadd16	r7, r7, r9
		LDR R8, [R0, R6, LSL #2]		@ R8 = vectorIn[i];
 8000402:	f850 8026 	ldr.w	r8, [r0, r6, lsl #2]
		SADD16 R8, R8, R7				@ R8 = vectorIn[i] + aux;
 8000406:	fa98 f807 	sadd16	r8, r8, r7
		STR R8, [R1, R6, LSL #2]		@ vectorOut[i] = R8;
 800040a:	f841 8026 	str.w	r8, [r1, r6, lsl #2]

0800040e <asm_ecoV3_end_if>:

	asm_ecoV3_end_if:
		ADDS R6, R6, #1					@ i++;
 800040e:	3601      	adds	r6, #1
		CMP R2, R6						@ bufferSize - i;
 8000410:	42b2      	cmp	r2, r6
		BHI asm_ecoV3_loop				@ if(bufferSize > i) --> repetir bucle
 8000412:	d8e9      	bhi.n	80003e8 <asm_ecoV3_loop>

		POP {R4 - R9}					@ se recuperan registros desde STACK
 8000414:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
		BX LR							@ retornar a la función llamadora (caller)
 8000418:	4770      	bx	lr

0800041a <asm_corrV1>:
@ Valor de retorno:
@   R0: -
@
.thumb_func
	asm_corrV1:
		PUSH {R4 - R8}					@ se resguardan registros en STACK
 800041a:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
		MOV R4, #0						@ l = 0;
 800041e:	f04f 0400 	mov.w	r4, #0

08000422 <asm_corrV1_loop1>:

	asm_corrV1_loop1:					@ loop 1
		MOV R5, #0						@ sum = 0;
 8000422:	f04f 0500 	mov.w	r5, #0
		MOV R6, #0						@ n = 0;
 8000426:	f04f 0600 	mov.w	r6, #0

0800042a <asm_corrV1_loop2>:

	asm_corrV1_loop2:					@ loop 2
		SUBS R7, R6, R4					@ n - l;
 800042a:	1b37      	subs	r7, r6, r4
		BLT	asm_corrV1_else				@ if(n - l) < 0 --> ir al else
 800042c:	db06      	blt.n	800043c <asm_corrV1_else>
		LDRSH R7, [R1, R7, LSL #1]		@ R7 = vectorY[n - l];
 800042e:	f931 7017 	ldrsh.w	r7, [r1, r7, lsl #1]
		LDRSH R8, [R0, R6, LSL #1]		@ R8 = vectorX[n];
 8000432:	f930 8016 	ldrsh.w	r8, [r0, r6, lsl #1]
		MUL R7, R7, R8					@ R7 = vectorY[n - l] * vectorX[n];
 8000436:	fb07 f708 	mul.w	r7, r7, r8
		ADD R5, R5, R7					@ sum += (vectorY[n - l] * vectorX[n]);
 800043a:	443d      	add	r5, r7

0800043c <asm_corrV1_else>:

	asm_corrV1_else:					@ else
		ADD R6, R6, #1					@ n++;
 800043c:	f106 0601 	add.w	r6, r6, #1
		CMP R3, R6						@ longitud - n;
 8000440:	42b3      	cmp	r3, r6
		BHI asm_corrV1_loop2			@ if(longitud > n) --> repetir bucle interno
 8000442:	d8f2      	bhi.n	800042a <asm_corrV1_loop2>
		STRH R5, [R2, R4, LSL #1]		@ vectorCorr[l] = sum;
 8000444:	f822 5014 	strh.w	r5, [r2, r4, lsl #1]
		ADD R4, R4, #1					@ l++;
 8000448:	f104 0401 	add.w	r4, r4, #1
		CMP R3, R4						@ longitud - l;
 800044c:	42a3      	cmp	r3, r4
		BHI asm_corrV1_loop1			@ if(longitud > l) --> repetir buble externo
 800044e:	d8e8      	bhi.n	8000422 <asm_corrV1_loop1>

		POP {R4 - R8}					@ se recuperan registros desde STACK
 8000450:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
		BX LR							@ retornar a la función llamadora (caller)
 8000454:	4770      	bx	lr

08000456 <asm_corrV2>:
	...

08000460 <memchr>:
 8000460:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000464:	2a10      	cmp	r2, #16
 8000466:	db2b      	blt.n	80004c0 <memchr+0x60>
 8000468:	f010 0f07 	tst.w	r0, #7
 800046c:	d008      	beq.n	8000480 <memchr+0x20>
 800046e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000472:	3a01      	subs	r2, #1
 8000474:	428b      	cmp	r3, r1
 8000476:	d02d      	beq.n	80004d4 <memchr+0x74>
 8000478:	f010 0f07 	tst.w	r0, #7
 800047c:	b342      	cbz	r2, 80004d0 <memchr+0x70>
 800047e:	d1f6      	bne.n	800046e <memchr+0xe>
 8000480:	b4f0      	push	{r4, r5, r6, r7}
 8000482:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000486:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800048a:	f022 0407 	bic.w	r4, r2, #7
 800048e:	f07f 0700 	mvns.w	r7, #0
 8000492:	2300      	movs	r3, #0
 8000494:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000498:	3c08      	subs	r4, #8
 800049a:	ea85 0501 	eor.w	r5, r5, r1
 800049e:	ea86 0601 	eor.w	r6, r6, r1
 80004a2:	fa85 f547 	uadd8	r5, r5, r7
 80004a6:	faa3 f587 	sel	r5, r3, r7
 80004aa:	fa86 f647 	uadd8	r6, r6, r7
 80004ae:	faa5 f687 	sel	r6, r5, r7
 80004b2:	b98e      	cbnz	r6, 80004d8 <memchr+0x78>
 80004b4:	d1ee      	bne.n	8000494 <memchr+0x34>
 80004b6:	bcf0      	pop	{r4, r5, r6, r7}
 80004b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004bc:	f002 0207 	and.w	r2, r2, #7
 80004c0:	b132      	cbz	r2, 80004d0 <memchr+0x70>
 80004c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004c6:	3a01      	subs	r2, #1
 80004c8:	ea83 0301 	eor.w	r3, r3, r1
 80004cc:	b113      	cbz	r3, 80004d4 <memchr+0x74>
 80004ce:	d1f8      	bne.n	80004c2 <memchr+0x62>
 80004d0:	2000      	movs	r0, #0
 80004d2:	4770      	bx	lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4770      	bx	lr
 80004d8:	2d00      	cmp	r5, #0
 80004da:	bf06      	itte	eq
 80004dc:	4635      	moveq	r5, r6
 80004de:	3803      	subeq	r0, #3
 80004e0:	3807      	subne	r0, #7
 80004e2:	f015 0f01 	tst.w	r5, #1
 80004e6:	d107      	bne.n	80004f8 <memchr+0x98>
 80004e8:	3001      	adds	r0, #1
 80004ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80004ee:	bf02      	ittt	eq
 80004f0:	3001      	addeq	r0, #1
 80004f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80004f6:	3001      	addeq	r0, #1
 80004f8:	bcf0      	pop	{r4, r5, r6, r7}
 80004fa:	3801      	subs	r0, #1
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__aeabi_uldivmod>:
 8000500:	b953      	cbnz	r3, 8000518 <__aeabi_uldivmod+0x18>
 8000502:	b94a      	cbnz	r2, 8000518 <__aeabi_uldivmod+0x18>
 8000504:	2900      	cmp	r1, #0
 8000506:	bf08      	it	eq
 8000508:	2800      	cmpeq	r0, #0
 800050a:	bf1c      	itt	ne
 800050c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000510:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000514:	f000 b974 	b.w	8000800 <__aeabi_idiv0>
 8000518:	f1ad 0c08 	sub.w	ip, sp, #8
 800051c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000520:	f000 f806 	bl	8000530 <__udivmoddi4>
 8000524:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000528:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800052c:	b004      	add	sp, #16
 800052e:	4770      	bx	lr

08000530 <__udivmoddi4>:
 8000530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000534:	9d08      	ldr	r5, [sp, #32]
 8000536:	4604      	mov	r4, r0
 8000538:	468e      	mov	lr, r1
 800053a:	2b00      	cmp	r3, #0
 800053c:	d14d      	bne.n	80005da <__udivmoddi4+0xaa>
 800053e:	428a      	cmp	r2, r1
 8000540:	4694      	mov	ip, r2
 8000542:	d969      	bls.n	8000618 <__udivmoddi4+0xe8>
 8000544:	fab2 f282 	clz	r2, r2
 8000548:	b152      	cbz	r2, 8000560 <__udivmoddi4+0x30>
 800054a:	fa01 f302 	lsl.w	r3, r1, r2
 800054e:	f1c2 0120 	rsb	r1, r2, #32
 8000552:	fa20 f101 	lsr.w	r1, r0, r1
 8000556:	fa0c fc02 	lsl.w	ip, ip, r2
 800055a:	ea41 0e03 	orr.w	lr, r1, r3
 800055e:	4094      	lsls	r4, r2
 8000560:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000564:	0c21      	lsrs	r1, r4, #16
 8000566:	fbbe f6f8 	udiv	r6, lr, r8
 800056a:	fa1f f78c 	uxth.w	r7, ip
 800056e:	fb08 e316 	mls	r3, r8, r6, lr
 8000572:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000576:	fb06 f107 	mul.w	r1, r6, r7
 800057a:	4299      	cmp	r1, r3
 800057c:	d90a      	bls.n	8000594 <__udivmoddi4+0x64>
 800057e:	eb1c 0303 	adds.w	r3, ip, r3
 8000582:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000586:	f080 811f 	bcs.w	80007c8 <__udivmoddi4+0x298>
 800058a:	4299      	cmp	r1, r3
 800058c:	f240 811c 	bls.w	80007c8 <__udivmoddi4+0x298>
 8000590:	3e02      	subs	r6, #2
 8000592:	4463      	add	r3, ip
 8000594:	1a5b      	subs	r3, r3, r1
 8000596:	b2a4      	uxth	r4, r4
 8000598:	fbb3 f0f8 	udiv	r0, r3, r8
 800059c:	fb08 3310 	mls	r3, r8, r0, r3
 80005a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005a4:	fb00 f707 	mul.w	r7, r0, r7
 80005a8:	42a7      	cmp	r7, r4
 80005aa:	d90a      	bls.n	80005c2 <__udivmoddi4+0x92>
 80005ac:	eb1c 0404 	adds.w	r4, ip, r4
 80005b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80005b4:	f080 810a 	bcs.w	80007cc <__udivmoddi4+0x29c>
 80005b8:	42a7      	cmp	r7, r4
 80005ba:	f240 8107 	bls.w	80007cc <__udivmoddi4+0x29c>
 80005be:	4464      	add	r4, ip
 80005c0:	3802      	subs	r0, #2
 80005c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005c6:	1be4      	subs	r4, r4, r7
 80005c8:	2600      	movs	r6, #0
 80005ca:	b11d      	cbz	r5, 80005d4 <__udivmoddi4+0xa4>
 80005cc:	40d4      	lsrs	r4, r2
 80005ce:	2300      	movs	r3, #0
 80005d0:	e9c5 4300 	strd	r4, r3, [r5]
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	428b      	cmp	r3, r1
 80005dc:	d909      	bls.n	80005f2 <__udivmoddi4+0xc2>
 80005de:	2d00      	cmp	r5, #0
 80005e0:	f000 80ef 	beq.w	80007c2 <__udivmoddi4+0x292>
 80005e4:	2600      	movs	r6, #0
 80005e6:	e9c5 0100 	strd	r0, r1, [r5]
 80005ea:	4630      	mov	r0, r6
 80005ec:	4631      	mov	r1, r6
 80005ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f2:	fab3 f683 	clz	r6, r3
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d14a      	bne.n	8000690 <__udivmoddi4+0x160>
 80005fa:	428b      	cmp	r3, r1
 80005fc:	d302      	bcc.n	8000604 <__udivmoddi4+0xd4>
 80005fe:	4282      	cmp	r2, r0
 8000600:	f200 80f9 	bhi.w	80007f6 <__udivmoddi4+0x2c6>
 8000604:	1a84      	subs	r4, r0, r2
 8000606:	eb61 0303 	sbc.w	r3, r1, r3
 800060a:	2001      	movs	r0, #1
 800060c:	469e      	mov	lr, r3
 800060e:	2d00      	cmp	r5, #0
 8000610:	d0e0      	beq.n	80005d4 <__udivmoddi4+0xa4>
 8000612:	e9c5 4e00 	strd	r4, lr, [r5]
 8000616:	e7dd      	b.n	80005d4 <__udivmoddi4+0xa4>
 8000618:	b902      	cbnz	r2, 800061c <__udivmoddi4+0xec>
 800061a:	deff      	udf	#255	; 0xff
 800061c:	fab2 f282 	clz	r2, r2
 8000620:	2a00      	cmp	r2, #0
 8000622:	f040 8092 	bne.w	800074a <__udivmoddi4+0x21a>
 8000626:	eba1 010c 	sub.w	r1, r1, ip
 800062a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800062e:	fa1f fe8c 	uxth.w	lr, ip
 8000632:	2601      	movs	r6, #1
 8000634:	0c20      	lsrs	r0, r4, #16
 8000636:	fbb1 f3f7 	udiv	r3, r1, r7
 800063a:	fb07 1113 	mls	r1, r7, r3, r1
 800063e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000642:	fb0e f003 	mul.w	r0, lr, r3
 8000646:	4288      	cmp	r0, r1
 8000648:	d908      	bls.n	800065c <__udivmoddi4+0x12c>
 800064a:	eb1c 0101 	adds.w	r1, ip, r1
 800064e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000652:	d202      	bcs.n	800065a <__udivmoddi4+0x12a>
 8000654:	4288      	cmp	r0, r1
 8000656:	f200 80cb 	bhi.w	80007f0 <__udivmoddi4+0x2c0>
 800065a:	4643      	mov	r3, r8
 800065c:	1a09      	subs	r1, r1, r0
 800065e:	b2a4      	uxth	r4, r4
 8000660:	fbb1 f0f7 	udiv	r0, r1, r7
 8000664:	fb07 1110 	mls	r1, r7, r0, r1
 8000668:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800066c:	fb0e fe00 	mul.w	lr, lr, r0
 8000670:	45a6      	cmp	lr, r4
 8000672:	d908      	bls.n	8000686 <__udivmoddi4+0x156>
 8000674:	eb1c 0404 	adds.w	r4, ip, r4
 8000678:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800067c:	d202      	bcs.n	8000684 <__udivmoddi4+0x154>
 800067e:	45a6      	cmp	lr, r4
 8000680:	f200 80bb 	bhi.w	80007fa <__udivmoddi4+0x2ca>
 8000684:	4608      	mov	r0, r1
 8000686:	eba4 040e 	sub.w	r4, r4, lr
 800068a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800068e:	e79c      	b.n	80005ca <__udivmoddi4+0x9a>
 8000690:	f1c6 0720 	rsb	r7, r6, #32
 8000694:	40b3      	lsls	r3, r6
 8000696:	fa22 fc07 	lsr.w	ip, r2, r7
 800069a:	ea4c 0c03 	orr.w	ip, ip, r3
 800069e:	fa20 f407 	lsr.w	r4, r0, r7
 80006a2:	fa01 f306 	lsl.w	r3, r1, r6
 80006a6:	431c      	orrs	r4, r3
 80006a8:	40f9      	lsrs	r1, r7
 80006aa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80006ae:	fa00 f306 	lsl.w	r3, r0, r6
 80006b2:	fbb1 f8f9 	udiv	r8, r1, r9
 80006b6:	0c20      	lsrs	r0, r4, #16
 80006b8:	fa1f fe8c 	uxth.w	lr, ip
 80006bc:	fb09 1118 	mls	r1, r9, r8, r1
 80006c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80006c4:	fb08 f00e 	mul.w	r0, r8, lr
 80006c8:	4288      	cmp	r0, r1
 80006ca:	fa02 f206 	lsl.w	r2, r2, r6
 80006ce:	d90b      	bls.n	80006e8 <__udivmoddi4+0x1b8>
 80006d0:	eb1c 0101 	adds.w	r1, ip, r1
 80006d4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80006d8:	f080 8088 	bcs.w	80007ec <__udivmoddi4+0x2bc>
 80006dc:	4288      	cmp	r0, r1
 80006de:	f240 8085 	bls.w	80007ec <__udivmoddi4+0x2bc>
 80006e2:	f1a8 0802 	sub.w	r8, r8, #2
 80006e6:	4461      	add	r1, ip
 80006e8:	1a09      	subs	r1, r1, r0
 80006ea:	b2a4      	uxth	r4, r4
 80006ec:	fbb1 f0f9 	udiv	r0, r1, r9
 80006f0:	fb09 1110 	mls	r1, r9, r0, r1
 80006f4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80006f8:	fb00 fe0e 	mul.w	lr, r0, lr
 80006fc:	458e      	cmp	lr, r1
 80006fe:	d908      	bls.n	8000712 <__udivmoddi4+0x1e2>
 8000700:	eb1c 0101 	adds.w	r1, ip, r1
 8000704:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000708:	d26c      	bcs.n	80007e4 <__udivmoddi4+0x2b4>
 800070a:	458e      	cmp	lr, r1
 800070c:	d96a      	bls.n	80007e4 <__udivmoddi4+0x2b4>
 800070e:	3802      	subs	r0, #2
 8000710:	4461      	add	r1, ip
 8000712:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000716:	fba0 9402 	umull	r9, r4, r0, r2
 800071a:	eba1 010e 	sub.w	r1, r1, lr
 800071e:	42a1      	cmp	r1, r4
 8000720:	46c8      	mov	r8, r9
 8000722:	46a6      	mov	lr, r4
 8000724:	d356      	bcc.n	80007d4 <__udivmoddi4+0x2a4>
 8000726:	d053      	beq.n	80007d0 <__udivmoddi4+0x2a0>
 8000728:	b15d      	cbz	r5, 8000742 <__udivmoddi4+0x212>
 800072a:	ebb3 0208 	subs.w	r2, r3, r8
 800072e:	eb61 010e 	sbc.w	r1, r1, lr
 8000732:	fa01 f707 	lsl.w	r7, r1, r7
 8000736:	fa22 f306 	lsr.w	r3, r2, r6
 800073a:	40f1      	lsrs	r1, r6
 800073c:	431f      	orrs	r7, r3
 800073e:	e9c5 7100 	strd	r7, r1, [r5]
 8000742:	2600      	movs	r6, #0
 8000744:	4631      	mov	r1, r6
 8000746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074a:	f1c2 0320 	rsb	r3, r2, #32
 800074e:	40d8      	lsrs	r0, r3
 8000750:	fa0c fc02 	lsl.w	ip, ip, r2
 8000754:	fa21 f303 	lsr.w	r3, r1, r3
 8000758:	4091      	lsls	r1, r2
 800075a:	4301      	orrs	r1, r0
 800075c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000760:	fa1f fe8c 	uxth.w	lr, ip
 8000764:	fbb3 f0f7 	udiv	r0, r3, r7
 8000768:	fb07 3610 	mls	r6, r7, r0, r3
 800076c:	0c0b      	lsrs	r3, r1, #16
 800076e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000772:	fb00 f60e 	mul.w	r6, r0, lr
 8000776:	429e      	cmp	r6, r3
 8000778:	fa04 f402 	lsl.w	r4, r4, r2
 800077c:	d908      	bls.n	8000790 <__udivmoddi4+0x260>
 800077e:	eb1c 0303 	adds.w	r3, ip, r3
 8000782:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000786:	d22f      	bcs.n	80007e8 <__udivmoddi4+0x2b8>
 8000788:	429e      	cmp	r6, r3
 800078a:	d92d      	bls.n	80007e8 <__udivmoddi4+0x2b8>
 800078c:	3802      	subs	r0, #2
 800078e:	4463      	add	r3, ip
 8000790:	1b9b      	subs	r3, r3, r6
 8000792:	b289      	uxth	r1, r1
 8000794:	fbb3 f6f7 	udiv	r6, r3, r7
 8000798:	fb07 3316 	mls	r3, r7, r6, r3
 800079c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007a0:	fb06 f30e 	mul.w	r3, r6, lr
 80007a4:	428b      	cmp	r3, r1
 80007a6:	d908      	bls.n	80007ba <__udivmoddi4+0x28a>
 80007a8:	eb1c 0101 	adds.w	r1, ip, r1
 80007ac:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80007b0:	d216      	bcs.n	80007e0 <__udivmoddi4+0x2b0>
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d914      	bls.n	80007e0 <__udivmoddi4+0x2b0>
 80007b6:	3e02      	subs	r6, #2
 80007b8:	4461      	add	r1, ip
 80007ba:	1ac9      	subs	r1, r1, r3
 80007bc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80007c0:	e738      	b.n	8000634 <__udivmoddi4+0x104>
 80007c2:	462e      	mov	r6, r5
 80007c4:	4628      	mov	r0, r5
 80007c6:	e705      	b.n	80005d4 <__udivmoddi4+0xa4>
 80007c8:	4606      	mov	r6, r0
 80007ca:	e6e3      	b.n	8000594 <__udivmoddi4+0x64>
 80007cc:	4618      	mov	r0, r3
 80007ce:	e6f8      	b.n	80005c2 <__udivmoddi4+0x92>
 80007d0:	454b      	cmp	r3, r9
 80007d2:	d2a9      	bcs.n	8000728 <__udivmoddi4+0x1f8>
 80007d4:	ebb9 0802 	subs.w	r8, r9, r2
 80007d8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80007dc:	3801      	subs	r0, #1
 80007de:	e7a3      	b.n	8000728 <__udivmoddi4+0x1f8>
 80007e0:	4646      	mov	r6, r8
 80007e2:	e7ea      	b.n	80007ba <__udivmoddi4+0x28a>
 80007e4:	4620      	mov	r0, r4
 80007e6:	e794      	b.n	8000712 <__udivmoddi4+0x1e2>
 80007e8:	4640      	mov	r0, r8
 80007ea:	e7d1      	b.n	8000790 <__udivmoddi4+0x260>
 80007ec:	46d0      	mov	r8, sl
 80007ee:	e77b      	b.n	80006e8 <__udivmoddi4+0x1b8>
 80007f0:	3b02      	subs	r3, #2
 80007f2:	4461      	add	r1, ip
 80007f4:	e732      	b.n	800065c <__udivmoddi4+0x12c>
 80007f6:	4630      	mov	r0, r6
 80007f8:	e709      	b.n	800060e <__udivmoddi4+0xde>
 80007fa:	4464      	add	r4, ip
 80007fc:	3802      	subs	r0, #2
 80007fe:	e742      	b.n	8000686 <__udivmoddi4+0x156>

08000800 <__aeabi_idiv0>:
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop

08000804 <asm_sum_tester>:
 */

#include "asm_func_tester.h"


void asm_sum_tester(void) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0

	uint32_t a = 5;
 800080a:	2305      	movs	r3, #5
 800080c:	60fb      	str	r3, [r7, #12]
	uint32_t b = 3;
 800080e:	2303      	movs	r3, #3
 8000810:	60bb      	str	r3, [r7, #8]
	uint32_t resultado;

	resultado = asm_sum(a, b);
 8000812:	68b9      	ldr	r1, [r7, #8]
 8000814:	68f8      	ldr	r0, [r7, #12]
 8000816:	f7ff fced 	bl	80001f4 <asm_sum>
 800081a:	6078      	str	r0, [r7, #4]
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <asm_zeros_tester>:


/* EJERCICIO 1 ---------------------------------------------------------------*/
void asm_zeros_tester(void) {
 8000824:	b5b0      	push	{r4, r5, r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0

	uint32_t myVec[] = {1, 3, 5, 7, 9, 11};
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <asm_zeros_tester+0x2c>)
 800082c:	463c      	mov	r4, r7
 800082e:	461d      	mov	r5, r3
 8000830:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000834:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000838:	e884 0003 	stmia.w	r4, {r0, r1}

	asm_zeros(myVec, sizeof(myVec) / sizeof(myVec[0]));
 800083c:	463b      	mov	r3, r7
 800083e:	2106      	movs	r1, #6
 8000840:	4618      	mov	r0, r3
 8000842:	f7ff fcd9 	bl	80001f8 <asm_zeros>
}
 8000846:	bf00      	nop
 8000848:	3718      	adds	r7, #24
 800084a:	46bd      	mov	sp, r7
 800084c:	bdb0      	pop	{r4, r5, r7, pc}
 800084e:	bf00      	nop
 8000850:	08005a5c 	.word	0x08005a5c

08000854 <asm_productoEscalar32_tester>:


/* EJERCICIO 2 ---------------------------------------------------------------*/
void asm_productoEscalar32_tester(void) {
 8000854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000858:	b08b      	sub	sp, #44	; 0x2c
 800085a:	af00      	add	r7, sp, #0
 800085c:	466b      	mov	r3, sp
 800085e:	461e      	mov	r6, r3

	uint32_t myVecIn[] = {1, 3, 5, 7, 9, 11};
 8000860:	4b20      	ldr	r3, [pc, #128]	; (80008e4 <asm_productoEscalar32_tester+0x90>)
 8000862:	463c      	mov	r4, r7
 8000864:	461d      	mov	r5, r3
 8000866:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000868:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800086a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800086e:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t myVecSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 8000872:	2306      	movs	r3, #6
 8000874:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t myVecOut[myVecSize];
 8000876:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000878:	460b      	mov	r3, r1
 800087a:	3b01      	subs	r3, #1
 800087c:	623b      	str	r3, [r7, #32]
 800087e:	2300      	movs	r3, #0
 8000880:	468a      	mov	sl, r1
 8000882:	469b      	mov	fp, r3
 8000884:	f04f 0200 	mov.w	r2, #0
 8000888:	f04f 0300 	mov.w	r3, #0
 800088c:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8000890:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8000894:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8000898:	2300      	movs	r3, #0
 800089a:	4688      	mov	r8, r1
 800089c:	4699      	mov	r9, r3
 800089e:	f04f 0200 	mov.w	r2, #0
 80008a2:	f04f 0300 	mov.w	r3, #0
 80008a6:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80008aa:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80008ae:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80008b2:	008b      	lsls	r3, r1, #2
 80008b4:	3307      	adds	r3, #7
 80008b6:	08db      	lsrs	r3, r3, #3
 80008b8:	00db      	lsls	r3, r3, #3
 80008ba:	ebad 0d03 	sub.w	sp, sp, r3
 80008be:	466b      	mov	r3, sp
 80008c0:	3303      	adds	r3, #3
 80008c2:	089b      	lsrs	r3, r3, #2
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	61fb      	str	r3, [r7, #28]
	uint32_t scalar = 8;
 80008c8:	2308      	movs	r3, #8
 80008ca:	61bb      	str	r3, [r7, #24]

	asm_productoEscalar32(myVecIn, myVecOut, myVecSize, scalar);
 80008cc:	4638      	mov	r0, r7
 80008ce:	69bb      	ldr	r3, [r7, #24]
 80008d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008d2:	69f9      	ldr	r1, [r7, #28]
 80008d4:	f7ff fc97 	bl	8000206 <asm_productoEscalar32>
 80008d8:	46b5      	mov	sp, r6
}
 80008da:	bf00      	nop
 80008dc:	372c      	adds	r7, #44	; 0x2c
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e4:	08005a5c 	.word	0x08005a5c

080008e8 <asm_productoEscalar16_tester>:


/* EJERCICIO 3 ---------------------------------------------------------------*/
void asm_productoEscalar16_tester(void) {
 80008e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80008ec:	b089      	sub	sp, #36	; 0x24
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	466b      	mov	r3, sp
 80008f2:	461e      	mov	r6, r3

	uint16_t myVecIn[] = {1, 3, 5, 7, 9, 11};
 80008f4:	4a1f      	ldr	r2, [pc, #124]	; (8000974 <asm_productoEscalar16_tester+0x8c>)
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80008fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t myVecSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 80008fe:	2306      	movs	r3, #6
 8000900:	83fb      	strh	r3, [r7, #30]
	uint16_t myVecOut[myVecSize];
 8000902:	8bf9      	ldrh	r1, [r7, #30]
 8000904:	460b      	mov	r3, r1
 8000906:	3b01      	subs	r3, #1
 8000908:	61bb      	str	r3, [r7, #24]
 800090a:	b28b      	uxth	r3, r1
 800090c:	2200      	movs	r2, #0
 800090e:	4698      	mov	r8, r3
 8000910:	4691      	mov	r9, r2
 8000912:	f04f 0200 	mov.w	r2, #0
 8000916:	f04f 0300 	mov.w	r3, #0
 800091a:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800091e:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000922:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000926:	b28b      	uxth	r3, r1
 8000928:	2200      	movs	r2, #0
 800092a:	461c      	mov	r4, r3
 800092c:	4615      	mov	r5, r2
 800092e:	f04f 0200 	mov.w	r2, #0
 8000932:	f04f 0300 	mov.w	r3, #0
 8000936:	012b      	lsls	r3, r5, #4
 8000938:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800093c:	0122      	lsls	r2, r4, #4
 800093e:	460b      	mov	r3, r1
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	3307      	adds	r3, #7
 8000944:	08db      	lsrs	r3, r3, #3
 8000946:	00db      	lsls	r3, r3, #3
 8000948:	ebad 0d03 	sub.w	sp, sp, r3
 800094c:	466b      	mov	r3, sp
 800094e:	3301      	adds	r3, #1
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	617b      	str	r3, [r7, #20]
	uint16_t scalar = 4;
 8000956:	2304      	movs	r3, #4
 8000958:	827b      	strh	r3, [r7, #18]

	asm_productoEscalar16(myVecIn, myVecOut, myVecSize, scalar);
 800095a:	8a7b      	ldrh	r3, [r7, #18]
 800095c:	8bfa      	ldrh	r2, [r7, #30]
 800095e:	1d38      	adds	r0, r7, #4
 8000960:	6979      	ldr	r1, [r7, #20]
 8000962:	f7ff fc5b 	bl	800021c <asm_productoEscalar16>
 8000966:	46b5      	mov	sp, r6
}
 8000968:	bf00      	nop
 800096a:	3724      	adds	r7, #36	; 0x24
 800096c:	46bd      	mov	sp, r7
 800096e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000972:	bf00      	nop
 8000974:	08005a74 	.word	0x08005a74

08000978 <asm_productoEscalar16Sat_tester>:


/* EJERCICIO 4 ---------------------------------------------------------------*/
void asm_productoEscalar16Sat_tester(void) {
 8000978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800097c:	b089      	sub	sp, #36	; 0x24
 800097e:	af00      	add	r7, sp, #0
 8000980:	466b      	mov	r3, sp
 8000982:	461e      	mov	r6, r3

	uint16_t myVecIn[] = {1, 3, 5, 7, 9, 11};
 8000984:	4a1f      	ldr	r2, [pc, #124]	; (8000a04 <asm_productoEscalar16Sat_tester+0x8c>)
 8000986:	1d3b      	adds	r3, r7, #4
 8000988:	ca07      	ldmia	r2, {r0, r1, r2}
 800098a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t myVecSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 800098e:	2306      	movs	r3, #6
 8000990:	83fb      	strh	r3, [r7, #30]
	uint16_t myVecOut[myVecSize];
 8000992:	8bf9      	ldrh	r1, [r7, #30]
 8000994:	460b      	mov	r3, r1
 8000996:	3b01      	subs	r3, #1
 8000998:	61bb      	str	r3, [r7, #24]
 800099a:	b28b      	uxth	r3, r1
 800099c:	2200      	movs	r2, #0
 800099e:	4698      	mov	r8, r3
 80009a0:	4691      	mov	r9, r2
 80009a2:	f04f 0200 	mov.w	r2, #0
 80009a6:	f04f 0300 	mov.w	r3, #0
 80009aa:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80009ae:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80009b2:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80009b6:	b28b      	uxth	r3, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	461c      	mov	r4, r3
 80009bc:	4615      	mov	r5, r2
 80009be:	f04f 0200 	mov.w	r2, #0
 80009c2:	f04f 0300 	mov.w	r3, #0
 80009c6:	012b      	lsls	r3, r5, #4
 80009c8:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80009cc:	0122      	lsls	r2, r4, #4
 80009ce:	460b      	mov	r3, r1
 80009d0:	005b      	lsls	r3, r3, #1
 80009d2:	3307      	adds	r3, #7
 80009d4:	08db      	lsrs	r3, r3, #3
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	ebad 0d03 	sub.w	sp, sp, r3
 80009dc:	466b      	mov	r3, sp
 80009de:	3301      	adds	r3, #1
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	617b      	str	r3, [r7, #20]
	uint16_t scalar = 600;
 80009e6:	f44f 7316 	mov.w	r3, #600	; 0x258
 80009ea:	827b      	strh	r3, [r7, #18]

	asm_productoEscalar16Sat(myVecIn, myVecOut, myVecSize, scalar);
 80009ec:	8a7b      	ldrh	r3, [r7, #18]
 80009ee:	8bfa      	ldrh	r2, [r7, #30]
 80009f0:	1d38      	adds	r0, r7, #4
 80009f2:	6979      	ldr	r1, [r7, #20]
 80009f4:	f7ff fc1d 	bl	8000232 <asm_productoEscalar16Sat>
 80009f8:	46b5      	mov	sp, r6
}
 80009fa:	bf00      	nop
 80009fc:	3724      	adds	r7, #36	; 0x24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a04:	08005a74 	.word	0x08005a74

08000a08 <asm_filtroVentana10_tester>:


/* EJERCICIO 5 ---------------------------------------------------------------*/
void asm_filtroVentana10_tester(void) {
 8000a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a0c:	b089      	sub	sp, #36	; 0x24
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	466b      	mov	r3, sp
 8000a12:	461e      	mov	r6, r3

	uint16_t myVecIn[] = {1, 3, 5, 4, 6, 2, 8, 12, 7, 16};
 8000a14:	4b20      	ldr	r3, [pc, #128]	; (8000a98 <asm_filtroVentana10_tester+0x90>)
 8000a16:	463c      	mov	r4, r7
 8000a18:	461d      	mov	r5, r3
 8000a1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a1e:	682b      	ldr	r3, [r5, #0]
 8000a20:	6023      	str	r3, [r4, #0]
	uint16_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 8000a22:	230a      	movs	r3, #10
 8000a24:	83fb      	strh	r3, [r7, #30]
	uint16_t myVecOut[myVecInSize];
 8000a26:	8bf9      	ldrh	r1, [r7, #30]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	61bb      	str	r3, [r7, #24]
 8000a2e:	b28b      	uxth	r3, r1
 8000a30:	2200      	movs	r2, #0
 8000a32:	469a      	mov	sl, r3
 8000a34:	4693      	mov	fp, r2
 8000a36:	f04f 0200 	mov.w	r2, #0
 8000a3a:	f04f 0300 	mov.w	r3, #0
 8000a3e:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8000a42:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8000a46:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8000a4a:	b28b      	uxth	r3, r1
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	4698      	mov	r8, r3
 8000a50:	4691      	mov	r9, r2
 8000a52:	f04f 0200 	mov.w	r2, #0
 8000a56:	f04f 0300 	mov.w	r3, #0
 8000a5a:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000a5e:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000a62:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000a66:	460b      	mov	r3, r1
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	3307      	adds	r3, #7
 8000a6c:	08db      	lsrs	r3, r3, #3
 8000a6e:	00db      	lsls	r3, r3, #3
 8000a70:	ebad 0d03 	sub.w	sp, sp, r3
 8000a74:	466b      	mov	r3, sp
 8000a76:	3301      	adds	r3, #1
 8000a78:	085b      	lsrs	r3, r3, #1
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	617b      	str	r3, [r7, #20]

	asm_filtroVentana10(myVecIn, myVecOut, myVecInSize);
 8000a7e:	8bfa      	ldrh	r2, [r7, #30]
 8000a80:	463b      	mov	r3, r7
 8000a82:	6979      	ldr	r1, [r7, #20]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fbe1 	bl	800024c <asm_filtroVentana10>
 8000a8a:	46b5      	mov	sp, r6
}
 8000a8c:	bf00      	nop
 8000a8e:	3724      	adds	r7, #36	; 0x24
 8000a90:	46bd      	mov	sp, r7
 8000a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a96:	bf00      	nop
 8000a98:	08005a80 	.word	0x08005a80

08000a9c <asm_pack32to16_tester>:


/* EJERCICIO 6 ---------------------------------------------------------------*/
void asm_pack32to16_tester(void) {
 8000a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000aa0:	b08f      	sub	sp, #60	; 0x3c
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	466b      	mov	r3, sp
 8000aa6:	461e      	mov	r6, r3

	int32_t myVecIn[] = {32500, 439000, 65500, 7010000, 115400, 4000450, 3990705493, 1200, 815440, 340444};
 8000aa8:	4b20      	ldr	r3, [pc, #128]	; (8000b2c <asm_pack32to16_tester+0x90>)
 8000aaa:	1d3c      	adds	r4, r7, #4
 8000aac:	461d      	mov	r5, r3
 8000aae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000aba:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 8000abe:	230a      	movs	r3, #10
 8000ac0:	637b      	str	r3, [r7, #52]	; 0x34
	int16_t myVecOut[myVecInSize];
 8000ac2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	633b      	str	r3, [r7, #48]	; 0x30
 8000aca:	2300      	movs	r3, #0
 8000acc:	468a      	mov	sl, r1
 8000ace:	469b      	mov	fp, r3
 8000ad0:	f04f 0200 	mov.w	r2, #0
 8000ad4:	f04f 0300 	mov.w	r3, #0
 8000ad8:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8000adc:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8000ae0:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	4688      	mov	r8, r1
 8000ae8:	4699      	mov	r9, r3
 8000aea:	f04f 0200 	mov.w	r2, #0
 8000aee:	f04f 0300 	mov.w	r3, #0
 8000af2:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000af6:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000afa:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000afe:	004b      	lsls	r3, r1, #1
 8000b00:	3307      	adds	r3, #7
 8000b02:	08db      	lsrs	r3, r3, #3
 8000b04:	00db      	lsls	r3, r3, #3
 8000b06:	ebad 0d03 	sub.w	sp, sp, r3
 8000b0a:	466b      	mov	r3, sp
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	085b      	lsrs	r3, r3, #1
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	62fb      	str	r3, [r7, #44]	; 0x2c

	asm_pack32to16(myVecIn, myVecOut, myVecInSize);
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fbb8 	bl	8000290 <asm_pack32to16>
 8000b20:	46b5      	mov	sp, r6
}
 8000b22:	bf00      	nop
 8000b24:	373c      	adds	r7, #60	; 0x3c
 8000b26:	46bd      	mov	sp, r7
 8000b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b2c:	08005a94 	.word	0x08005a94

08000b30 <asm_max_tester>:


/* EJERCICIO 7 ---------------------------------------------------------------*/
void asm_max_tester(void) {
 8000b30:	b5b0      	push	{r4, r5, r7, lr}
 8000b32:	b08c      	sub	sp, #48	; 0x30
 8000b34:	af00      	add	r7, sp, #0

	int32_t myVecIn[] = {32500, 439000, -65500, 7010000, -115400, 4000450, 90705493, -1200, 815440, 340444};
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <asm_max_tester+0x34>)
 8000b38:	463c      	mov	r4, r7
 8000b3a:	461d      	mov	r5, r3
 8000b3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b44:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b48:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 8000b4c:	230a      	movs	r3, #10
 8000b4e:	62fb      	str	r3, [r7, #44]	; 0x2c

	int32_t max = asm_max(myVecIn, myVecInSize);
 8000b50:	463b      	mov	r3, r7
 8000b52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff fba4 	bl	80002a2 <asm_max>
 8000b5a:	62b8      	str	r0, [r7, #40]	; 0x28
}
 8000b5c:	bf00      	nop
 8000b5e:	3730      	adds	r7, #48	; 0x30
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bdb0      	pop	{r4, r5, r7, pc}
 8000b64:	08005abc 	.word	0x08005abc

08000b68 <asm_downsampleM_tester>:


/* EJERCICIO 8 ---------------------------------------------------------------*/
void asm_downsampleM_tester(void) {
 8000b68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b6c:	b09f      	sub	sp, #124	; 0x7c
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	466b      	mov	r3, sp
 8000b72:	461e      	mov	r6, r3

	int32_t myVecIn[] = {100, 88, 123, 500, 1, 57, 980, 10, 45, 1, 450, 650, 976, 784, 1, 725, 680, 506, 120, 1, 34, 78, 90, 120, 1};
 8000b74:	4a1e      	ldr	r2, [pc, #120]	; (8000bf0 <asm_downsampleM_tester+0x88>)
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	4611      	mov	r1, r2
 8000b7a:	2264      	movs	r2, #100	; 0x64
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f003 fee5 	bl	800494c <memcpy>
	uint32_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 8000b82:	2319      	movs	r3, #25
 8000b84:	677b      	str	r3, [r7, #116]	; 0x74
	int32_t myVecOut[myVecInSize];
 8000b86:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8000b88:	460b      	mov	r3, r1
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	673b      	str	r3, [r7, #112]	; 0x70
 8000b8e:	2300      	movs	r3, #0
 8000b90:	4688      	mov	r8, r1
 8000b92:	4699      	mov	r9, r3
 8000b94:	f04f 0200 	mov.w	r2, #0
 8000b98:	f04f 0300 	mov.w	r3, #0
 8000b9c:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000ba0:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8000ba4:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8000ba8:	2300      	movs	r3, #0
 8000baa:	460c      	mov	r4, r1
 8000bac:	461d      	mov	r5, r3
 8000bae:	f04f 0200 	mov.w	r2, #0
 8000bb2:	f04f 0300 	mov.w	r3, #0
 8000bb6:	016b      	lsls	r3, r5, #5
 8000bb8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000bbc:	0162      	lsls	r2, r4, #5
 8000bbe:	008b      	lsls	r3, r1, #2
 8000bc0:	3307      	adds	r3, #7
 8000bc2:	08db      	lsrs	r3, r3, #3
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	ebad 0d03 	sub.w	sp, sp, r3
 8000bca:	466b      	mov	r3, sp
 8000bcc:	3303      	adds	r3, #3
 8000bce:	089b      	lsrs	r3, r3, #2
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint32_t N = 5;
 8000bd4:	2305      	movs	r3, #5
 8000bd6:	66bb      	str	r3, [r7, #104]	; 0x68

	asm_downsampleM(myVecIn, myVecOut, myVecInSize, N);
 8000bd8:	1d38      	adds	r0, r7, #4
 8000bda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bdc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000bde:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8000be0:	f7ff fb6a 	bl	80002b8 <asm_downsampleM>
 8000be4:	46b5      	mov	sp, r6
}
 8000be6:	bf00      	nop
 8000be8:	377c      	adds	r7, #124	; 0x7c
 8000bea:	46bd      	mov	sp, r7
 8000bec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bf0:	08005ae4 	.word	0x08005ae4

08000bf4 <asm_invertir_tester>:


/* EJERCICIO 9 ---------------------------------------------------------------*/
void asm_invertir_tester(void) {
 8000bf4:	b5b0      	push	{r4, r5, r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0

	uint16_t myVec[] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 8000bfa:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <asm_invertir_tester+0x2c>)
 8000bfc:	463c      	mov	r4, r7
 8000bfe:	461d      	mov	r5, r3
 8000c00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c04:	682b      	ldr	r3, [r5, #0]
 8000c06:	6023      	str	r3, [r4, #0]
	int32_t myVecSize = sizeof(myVec) / sizeof(myVec[0]);
 8000c08:	230a      	movs	r3, #10
 8000c0a:	617b      	str	r3, [r7, #20]

	asm_invertir(myVec, myVecSize);
 8000c0c:	697a      	ldr	r2, [r7, #20]
 8000c0e:	463b      	mov	r3, r7
 8000c10:	4611      	mov	r1, r2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fb73 	bl	80002fe <asm_invertir>
}
 8000c18:	bf00      	nop
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8000c20:	08005b48 	.word	0x08005b48

08000c24 <asm_ecoV1_tester>:


/* EJERCICIO 10.1 ------------------------------------------------------------*/
void asm_ecoV1_tester(void) {
 8000c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c28:	b08b      	sub	sp, #44	; 0x2c
 8000c2a:	af02      	add	r7, sp, #8
 8000c2c:	466b      	mov	r3, sp
 8000c2e:	461e      	mov	r6, r3

	const uint16_t bufferSize = 4096;
 8000c30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c34:	82fb      	strh	r3, [r7, #22]
	const uint16_t samplingRate = 44100;
 8000c36:	f64a 4344 	movw	r3, #44100	; 0xac44
 8000c3a:	833b      	strh	r3, [r7, #24]
	const uint16_t delay_ms = 20;
 8000c3c:	2314      	movs	r3, #20
 8000c3e:	837b      	strh	r3, [r7, #26]

	int16_t myVecIn[bufferSize];
 8000c40:	8afb      	ldrh	r3, [r7, #22]
 8000c42:	3b01      	subs	r3, #1
 8000c44:	61fb      	str	r3, [r7, #28]
 8000c46:	8afb      	ldrh	r3, [r7, #22]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	469a      	mov	sl, r3
 8000c4c:	4693      	mov	fp, r2
 8000c4e:	f04f 0200 	mov.w	r2, #0
 8000c52:	f04f 0300 	mov.w	r3, #0
 8000c56:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8000c5a:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8000c5e:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8000c62:	8afb      	ldrh	r3, [r7, #22]
 8000c64:	2200      	movs	r2, #0
 8000c66:	4698      	mov	r8, r3
 8000c68:	4691      	mov	r9, r2
 8000c6a:	f04f 0200 	mov.w	r2, #0
 8000c6e:	f04f 0300 	mov.w	r3, #0
 8000c72:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000c76:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000c7a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000c7e:	8afb      	ldrh	r3, [r7, #22]
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	3307      	adds	r3, #7
 8000c84:	08db      	lsrs	r3, r3, #3
 8000c86:	00db      	lsls	r3, r3, #3
 8000c88:	ebad 0d03 	sub.w	sp, sp, r3
 8000c8c:	ab02      	add	r3, sp, #8
 8000c8e:	3301      	adds	r3, #1
 8000c90:	085b      	lsrs	r3, r3, #1
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	613b      	str	r3, [r7, #16]
	int16_t myVecOut[bufferSize];
 8000c96:	8afb      	ldrh	r3, [r7, #22]
 8000c98:	3b01      	subs	r3, #1
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	8afb      	ldrh	r3, [r7, #22]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	461c      	mov	r4, r3
 8000ca2:	4615      	mov	r5, r2
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	012b      	lsls	r3, r5, #4
 8000cae:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000cb2:	0122      	lsls	r2, r4, #4
 8000cb4:	8afb      	ldrh	r3, [r7, #22]
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	4618      	mov	r0, r3
 8000cba:	4611      	mov	r1, r2
 8000cbc:	f04f 0200 	mov.w	r2, #0
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	010b      	lsls	r3, r1, #4
 8000cc6:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000cca:	0102      	lsls	r2, r0, #4
 8000ccc:	8afb      	ldrh	r3, [r7, #22]
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	3307      	adds	r3, #7
 8000cd2:	08db      	lsrs	r3, r3, #3
 8000cd4:	00db      	lsls	r3, r3, #3
 8000cd6:	ebad 0d03 	sub.w	sp, sp, r3
 8000cda:	ab02      	add	r3, sp, #8
 8000cdc:	3301      	adds	r3, #1
 8000cde:	085b      	lsrs	r3, r3, #1
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	60bb      	str	r3, [r7, #8]

	srand(0);
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f003 fe47 	bl	8004978 <srand>

	for(uint16_t i = 0; i < bufferSize; i++) {
 8000cea:	2300      	movs	r3, #0
 8000cec:	82bb      	strh	r3, [r7, #20]
 8000cee:	e013      	b.n	8000d18 <asm_ecoV1_tester+0xf4>

		myVecIn[i] = rand() % 65536 - 32768;
 8000cf0:	f003 fe70 	bl	80049d4 <rand>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	425a      	negs	r2, r3
 8000cf8:	b29b      	uxth	r3, r3
 8000cfa:	b292      	uxth	r2, r2
 8000cfc:	bf58      	it	pl
 8000cfe:	4253      	negpl	r3, r2
 8000d00:	b29b      	uxth	r3, r3
 8000d02:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	8aba      	ldrh	r2, [r7, #20]
 8000d0a:	b219      	sxth	r1, r3
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint16_t i = 0; i < bufferSize; i++) {
 8000d12:	8abb      	ldrh	r3, [r7, #20]
 8000d14:	3301      	adds	r3, #1
 8000d16:	82bb      	strh	r3, [r7, #20]
 8000d18:	8aba      	ldrh	r2, [r7, #20]
 8000d1a:	8afb      	ldrh	r3, [r7, #22]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d3e7      	bcc.n	8000cf0 <asm_ecoV1_tester+0xcc>
	}

	DWT->CYCCNT = 0;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <asm_ecoV1_tester+0x128>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	605a      	str	r2, [r3, #4]

	asm_ecoV1(myVecIn, myVecOut, bufferSize, samplingRate, delay_ms);
 8000d26:	8b39      	ldrh	r1, [r7, #24]
 8000d28:	8afa      	ldrh	r2, [r7, #22]
 8000d2a:	8b7b      	ldrh	r3, [r7, #26]
 8000d2c:	9300      	str	r3, [sp, #0]
 8000d2e:	460b      	mov	r3, r1
 8000d30:	68b9      	ldr	r1, [r7, #8]
 8000d32:	6938      	ldr	r0, [r7, #16]
 8000d34:	f7ff fafa 	bl	800032c <asm_ecoV1>

	const volatile uint32_t Ciclos = DWT->CYCCNT;	// Reporta 73.530 ciclos en modo Debug
 8000d38:	4b04      	ldr	r3, [pc, #16]	; (8000d4c <asm_ecoV1_tester+0x128>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	607b      	str	r3, [r7, #4]
 8000d3e:	46b5      	mov	sp, r6
}
 8000d40:	bf00      	nop
 8000d42:	3724      	adds	r7, #36	; 0x24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d4a:	bf00      	nop
 8000d4c:	e0001000 	.word	0xe0001000

08000d50 <asm_ecoV2_tester>:


/* EJERCICIO 10.2 ------------------------------------------------------------*/
void asm_ecoV2_tester(void) {
 8000d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d54:	b08b      	sub	sp, #44	; 0x2c
 8000d56:	af02      	add	r7, sp, #8
 8000d58:	466b      	mov	r3, sp
 8000d5a:	461e      	mov	r6, r3

	const uint16_t bufferSize = 4096;
 8000d5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d60:	82fb      	strh	r3, [r7, #22]
	const uint16_t samplingRate = 44100;
 8000d62:	f64a 4344 	movw	r3, #44100	; 0xac44
 8000d66:	833b      	strh	r3, [r7, #24]
	const uint16_t delay_ms = 20;
 8000d68:	2314      	movs	r3, #20
 8000d6a:	837b      	strh	r3, [r7, #26]

	int16_t myVecIn[bufferSize];
 8000d6c:	8afb      	ldrh	r3, [r7, #22]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	61fb      	str	r3, [r7, #28]
 8000d72:	8afb      	ldrh	r3, [r7, #22]
 8000d74:	2200      	movs	r2, #0
 8000d76:	469a      	mov	sl, r3
 8000d78:	4693      	mov	fp, r2
 8000d7a:	f04f 0200 	mov.w	r2, #0
 8000d7e:	f04f 0300 	mov.w	r3, #0
 8000d82:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8000d86:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8000d8a:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8000d8e:	8afb      	ldrh	r3, [r7, #22]
 8000d90:	2200      	movs	r2, #0
 8000d92:	4698      	mov	r8, r3
 8000d94:	4691      	mov	r9, r2
 8000d96:	f04f 0200 	mov.w	r2, #0
 8000d9a:	f04f 0300 	mov.w	r3, #0
 8000d9e:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000da2:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000da6:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000daa:	8afb      	ldrh	r3, [r7, #22]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	3307      	adds	r3, #7
 8000db0:	08db      	lsrs	r3, r3, #3
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	ebad 0d03 	sub.w	sp, sp, r3
 8000db8:	ab02      	add	r3, sp, #8
 8000dba:	3301      	adds	r3, #1
 8000dbc:	085b      	lsrs	r3, r3, #1
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	613b      	str	r3, [r7, #16]
	int16_t myVecOut[bufferSize];
 8000dc2:	8afb      	ldrh	r3, [r7, #22]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	8afb      	ldrh	r3, [r7, #22]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	461c      	mov	r4, r3
 8000dce:	4615      	mov	r5, r2
 8000dd0:	f04f 0200 	mov.w	r2, #0
 8000dd4:	f04f 0300 	mov.w	r3, #0
 8000dd8:	012b      	lsls	r3, r5, #4
 8000dda:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000dde:	0122      	lsls	r2, r4, #4
 8000de0:	8afb      	ldrh	r3, [r7, #22]
 8000de2:	2200      	movs	r2, #0
 8000de4:	4618      	mov	r0, r3
 8000de6:	4611      	mov	r1, r2
 8000de8:	f04f 0200 	mov.w	r2, #0
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	010b      	lsls	r3, r1, #4
 8000df2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000df6:	0102      	lsls	r2, r0, #4
 8000df8:	8afb      	ldrh	r3, [r7, #22]
 8000dfa:	005b      	lsls	r3, r3, #1
 8000dfc:	3307      	adds	r3, #7
 8000dfe:	08db      	lsrs	r3, r3, #3
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	ebad 0d03 	sub.w	sp, sp, r3
 8000e06:	ab02      	add	r3, sp, #8
 8000e08:	3301      	adds	r3, #1
 8000e0a:	085b      	lsrs	r3, r3, #1
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	60bb      	str	r3, [r7, #8]

	srand(0);
 8000e10:	2000      	movs	r0, #0
 8000e12:	f003 fdb1 	bl	8004978 <srand>

	for(uint16_t i = 0; i < bufferSize; i++) {
 8000e16:	2300      	movs	r3, #0
 8000e18:	82bb      	strh	r3, [r7, #20]
 8000e1a:	e013      	b.n	8000e44 <asm_ecoV2_tester+0xf4>

		myVecIn[i] = rand() % 65536 - 32768;
 8000e1c:	f003 fdda 	bl	80049d4 <rand>
 8000e20:	4603      	mov	r3, r0
 8000e22:	425a      	negs	r2, r3
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	b292      	uxth	r2, r2
 8000e28:	bf58      	it	pl
 8000e2a:	4253      	negpl	r3, r2
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	8aba      	ldrh	r2, [r7, #20]
 8000e36:	b219      	sxth	r1, r3
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint16_t i = 0; i < bufferSize; i++) {
 8000e3e:	8abb      	ldrh	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	82bb      	strh	r3, [r7, #20]
 8000e44:	8aba      	ldrh	r2, [r7, #20]
 8000e46:	8afb      	ldrh	r3, [r7, #22]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d3e7      	bcc.n	8000e1c <asm_ecoV2_tester+0xcc>
	}

	DWT->CYCCNT = 0;
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <asm_ecoV2_tester+0x128>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	605a      	str	r2, [r3, #4]

	asm_ecoV2(myVecIn, myVecOut, bufferSize, samplingRate, delay_ms);
 8000e52:	8b39      	ldrh	r1, [r7, #24]
 8000e54:	8afa      	ldrh	r2, [r7, #22]
 8000e56:	8b7b      	ldrh	r3, [r7, #26]
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	460b      	mov	r3, r1
 8000e5c:	68b9      	ldr	r1, [r7, #8]
 8000e5e:	6938      	ldr	r0, [r7, #16]
 8000e60:	f7ff fa8c 	bl	800037c <asm_ecoV2>

	const volatile uint32_t Ciclos = DWT->CYCCNT;	// Reporta 74.978 ciclos en modo Debug
 8000e64:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <asm_ecoV2_tester+0x128>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	607b      	str	r3, [r7, #4]
 8000e6a:	46b5      	mov	sp, r6
}
 8000e6c:	bf00      	nop
 8000e6e:	3724      	adds	r7, #36	; 0x24
 8000e70:	46bd      	mov	sp, r7
 8000e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e76:	bf00      	nop
 8000e78:	e0001000 	.word	0xe0001000

08000e7c <asm_ecoV3_tester>:

/* EJERCICIO 10.3 ------------------------------------------------------------*/
void asm_ecoV3_tester(void) {
 8000e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e80:	b08b      	sub	sp, #44	; 0x2c
 8000e82:	af02      	add	r7, sp, #8
 8000e84:	466b      	mov	r3, sp
 8000e86:	461e      	mov	r6, r3

	const uint16_t bufferSize = 4096;
 8000e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e8c:	82fb      	strh	r3, [r7, #22]
	const uint16_t samplingRate = 44100;
 8000e8e:	f64a 4344 	movw	r3, #44100	; 0xac44
 8000e92:	833b      	strh	r3, [r7, #24]
	const uint16_t delay_ms = 20;
 8000e94:	2314      	movs	r3, #20
 8000e96:	837b      	strh	r3, [r7, #26]

	int16_t myVecIn[bufferSize];
 8000e98:	8afb      	ldrh	r3, [r7, #22]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	61fb      	str	r3, [r7, #28]
 8000e9e:	8afb      	ldrh	r3, [r7, #22]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	469a      	mov	sl, r3
 8000ea4:	4693      	mov	fp, r2
 8000ea6:	f04f 0200 	mov.w	r2, #0
 8000eaa:	f04f 0300 	mov.w	r3, #0
 8000eae:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8000eb2:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8000eb6:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8000eba:	8afb      	ldrh	r3, [r7, #22]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	4698      	mov	r8, r3
 8000ec0:	4691      	mov	r9, r2
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000ece:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000ed2:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8000ed6:	8afb      	ldrh	r3, [r7, #22]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	3307      	adds	r3, #7
 8000edc:	08db      	lsrs	r3, r3, #3
 8000ede:	00db      	lsls	r3, r3, #3
 8000ee0:	ebad 0d03 	sub.w	sp, sp, r3
 8000ee4:	ab02      	add	r3, sp, #8
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	085b      	lsrs	r3, r3, #1
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	613b      	str	r3, [r7, #16]
	int16_t myVecOut[bufferSize];
 8000eee:	8afb      	ldrh	r3, [r7, #22]
 8000ef0:	3b01      	subs	r3, #1
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	8afb      	ldrh	r3, [r7, #22]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	461c      	mov	r4, r3
 8000efa:	4615      	mov	r5, r2
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	f04f 0300 	mov.w	r3, #0
 8000f04:	012b      	lsls	r3, r5, #4
 8000f06:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000f0a:	0122      	lsls	r2, r4, #4
 8000f0c:	8afb      	ldrh	r3, [r7, #22]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	4618      	mov	r0, r3
 8000f12:	4611      	mov	r1, r2
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	010b      	lsls	r3, r1, #4
 8000f1e:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8000f22:	0102      	lsls	r2, r0, #4
 8000f24:	8afb      	ldrh	r3, [r7, #22]
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	3307      	adds	r3, #7
 8000f2a:	08db      	lsrs	r3, r3, #3
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	ebad 0d03 	sub.w	sp, sp, r3
 8000f32:	ab02      	add	r3, sp, #8
 8000f34:	3301      	adds	r3, #1
 8000f36:	085b      	lsrs	r3, r3, #1
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	60bb      	str	r3, [r7, #8]

	srand(0);
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f003 fd1b 	bl	8004978 <srand>

	for(uint16_t i = 0; i < bufferSize; i++) {
 8000f42:	2300      	movs	r3, #0
 8000f44:	82bb      	strh	r3, [r7, #20]
 8000f46:	e013      	b.n	8000f70 <asm_ecoV3_tester+0xf4>

		myVecIn[i] = rand() % 65536 - 32768;
 8000f48:	f003 fd44 	bl	80049d4 <rand>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	425a      	negs	r2, r3
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	b292      	uxth	r2, r2
 8000f54:	bf58      	it	pl
 8000f56:	4253      	negpl	r3, r2
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	8aba      	ldrh	r2, [r7, #20]
 8000f62:	b219      	sxth	r1, r3
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint16_t i = 0; i < bufferSize; i++) {
 8000f6a:	8abb      	ldrh	r3, [r7, #20]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	82bb      	strh	r3, [r7, #20]
 8000f70:	8aba      	ldrh	r2, [r7, #20]
 8000f72:	8afb      	ldrh	r3, [r7, #22]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d3e7      	bcc.n	8000f48 <asm_ecoV3_tester+0xcc>
	}

	DWT->CYCCNT = 0;
 8000f78:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <asm_ecoV3_tester+0x128>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]

	asm_ecoV3(myVecIn, myVecOut, bufferSize, samplingRate, delay_ms);
 8000f7e:	8b39      	ldrh	r1, [r7, #24]
 8000f80:	8afa      	ldrh	r2, [r7, #22]
 8000f82:	8b7b      	ldrh	r3, [r7, #26]
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	460b      	mov	r3, r1
 8000f88:	68b9      	ldr	r1, [r7, #8]
 8000f8a:	6938      	ldr	r0, [r7, #16]
 8000f8c:	f7ff fa1a 	bl	80003c4 <asm_ecoV3>

	const volatile uint32_t Ciclos = DWT->CYCCNT;	// Reporta 37.497 ciclos en modo Debug
 8000f90:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <asm_ecoV3_tester+0x128>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	607b      	str	r3, [r7, #4]
 8000f96:	46b5      	mov	sp, r6
}
 8000f98:	bf00      	nop
 8000f9a:	3724      	adds	r7, #36	; 0x24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fa2:	bf00      	nop
 8000fa4:	e0001000 	.word	0xe0001000

08000fa8 <asm_corrV1_tester>:


/* EJERCICIO 11.1 ------------------------------------------------------------*/
void asm_corrV1_tester(void) {
 8000fa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fac:	b0ab      	sub	sp, #172	; 0xac
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	466b      	mov	r3, sp
 8000fb2:	461e      	mov	r6, r3

	// Se define señal sinusoidal
	int16_t myVecA[] = {1, 5, 8, 10, 9, 6, 1, -4, -8, -10, -10, -7, -3, 2, 7, 9, 10, 8, 4, -8, -5, -9, -10, -9, -5, -1, 4, 8, 10, 9, 7, 2, -3, -7, -10, -10, -8, -3};
 8000fb4:	4a29      	ldr	r2, [pc, #164]	; (800105c <asm_corrV1_tester+0xb4>)
 8000fb6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fba:	4611      	mov	r1, r2
 8000fbc:	224c      	movs	r2, #76	; 0x4c
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f003 fcc4 	bl	800494c <memcpy>

	// Se define la misma señal defasada 90°
	int16_t myVecB[] = {10, 9, 5, 7, -4, -8, -10, -9, -7, -2, 3, 7, 10, 10, 8, 4, -2, -6, -9, -10, -8, -5, 4, 5, 8, 10, 9, 6, 1, -4, -8, -10, -10, -7, -3, 2, 7, 9};
 8000fc4:	4a26      	ldr	r2, [pc, #152]	; (8001060 <asm_corrV1_tester+0xb8>)
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	4611      	mov	r1, r2
 8000fca:	224c      	movs	r2, #76	; 0x4c
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f003 fcbd 	bl	800494c <memcpy>

	// Se define señal sinusoidal
	//int16_t myVecB[] = {1, 5, 8, 10, 9, 6, 1, -4, -8, -10, -10, -7, -3, 2, 7, 9, 10, 8, 4, -8, -5, -9, -10, -9, -5, -1, 4, 8, 10, 9, 7, 2, -3, -7, -10, -10, -8, -3};


	uint16_t myVecASize = sizeof(myVecA) / sizeof(myVecA[0]);
 8000fd2:	2326      	movs	r3, #38	; 0x26
 8000fd4:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	int16_t myVecCorr[myVecASize];
 8000fd8:	f8b7 10a6 	ldrh.w	r1, [r7, #166]	; 0xa6
 8000fdc:	460b      	mov	r3, r1
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000fe4:	b28b      	uxth	r3, r1
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	4698      	mov	r8, r3
 8000fea:	4691      	mov	r9, r2
 8000fec:	f04f 0200 	mov.w	r2, #0
 8000ff0:	f04f 0300 	mov.w	r3, #0
 8000ff4:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8000ff8:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8000ffc:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001000:	b28b      	uxth	r3, r1
 8001002:	2200      	movs	r2, #0
 8001004:	461c      	mov	r4, r3
 8001006:	4615      	mov	r5, r2
 8001008:	f04f 0200 	mov.w	r2, #0
 800100c:	f04f 0300 	mov.w	r3, #0
 8001010:	012b      	lsls	r3, r5, #4
 8001012:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001016:	0122      	lsls	r2, r4, #4
 8001018:	460b      	mov	r3, r1
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	3307      	adds	r3, #7
 800101e:	08db      	lsrs	r3, r3, #3
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	ebad 0d03 	sub.w	sp, sp, r3
 8001026:	466b      	mov	r3, sp
 8001028:	3301      	adds	r3, #1
 800102a:	085b      	lsrs	r3, r3, #1
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	DWT->CYCCNT = 0;
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <asm_corrV1_tester+0xbc>)
 8001034:	2200      	movs	r2, #0
 8001036:	605a      	str	r2, [r3, #4]

	asm_corrV1(myVecA, myVecB, myVecCorr, myVecASize);
 8001038:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800103c:	1d39      	adds	r1, r7, #4
 800103e:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001042:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001046:	f7ff f9e8 	bl	800041a <asm_corrV1>

	const volatile uint32_t Ciclos = DWT->CYCCNT;	// Reporta 15.637 ciclos en modo Debug
 800104a:	4b06      	ldr	r3, [pc, #24]	; (8001064 <asm_corrV1_tester+0xbc>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	46b5      	mov	sp, r6
}
 8001052:	bf00      	nop
 8001054:	37ac      	adds	r7, #172	; 0xac
 8001056:	46bd      	mov	sp, r7
 8001058:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800105c:	08005b5c 	.word	0x08005b5c
 8001060:	08005ba8 	.word	0x08005ba8
 8001064:	e0001000 	.word	0xe0001000

08001068 <asm_corrV2_tester>:


/* EJERCICIO 11.2 ------------------------------------------------------------*/
void asm_corrV2_tester(void) {
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0

}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <c_zeros>:
#define MAXSIZE 				65536	// EJERCICIO 6
#define MAXSIZEBITS 			16		// EJERCICIO 6


/* EJERCICIO 1 ---------------------------------------------------------------*/
void c_zeros(uint32_t *vector, uint32_t longitud) {
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	6039      	str	r1, [r7, #0]

	for(; longitud > 0; longitud--) {
 8001080:	e00b      	b.n	800109a <c_zeros+0x24>
		vector[longitud-1] = 0;
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001088:	3b01      	subs	r3, #1
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	4413      	add	r3, r2
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
	for(; longitud > 0; longitud--) {
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	3b01      	subs	r3, #1
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1f0      	bne.n	8001082 <c_zeros+0xc>
	}
}
 80010a0:	bf00      	nop
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <c_productoEscalar32>:


/* EJERCICIO 2 ---------------------------------------------------------------*/
void c_productoEscalar32(uint32_t *vectorIn, uint32_t *vectorOut, uint32_t longitud, uint32_t escalar) {
 80010ae:	b480      	push	{r7}
 80010b0:	b085      	sub	sp, #20
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	603b      	str	r3, [r7, #0]

	for(; longitud > 0; longitud--) {
 80010bc:	e015      	b.n	80010ea <c_productoEscalar32+0x3c>
		vectorOut[longitud-1] = vectorIn[longitud-1] * escalar;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80010c4:	3b01      	subs	r3, #1
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	68fa      	ldr	r2, [r7, #12]
 80010ca:	4413      	add	r3, r2
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80010d4:	3b01      	subs	r3, #1
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	68b9      	ldr	r1, [r7, #8]
 80010da:	440b      	add	r3, r1
 80010dc:	6839      	ldr	r1, [r7, #0]
 80010de:	fb01 f202 	mul.w	r2, r1, r2
 80010e2:	601a      	str	r2, [r3, #0]
	for(; longitud > 0; longitud--) {
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3b01      	subs	r3, #1
 80010e8:	607b      	str	r3, [r7, #4]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d1e6      	bne.n	80010be <c_productoEscalar32+0x10>
	}
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <c_productoEscalar16>:


/* EJERCICIO 3 ---------------------------------------------------------------*/
void c_productoEscalar16(uint16_t *vectorIn, uint16_t *vectorOut, uint16_t longitud, uint16_t escalar) {
 80010fe:	b480      	push	{r7}
 8001100:	b085      	sub	sp, #20
 8001102:	af00      	add	r7, sp, #0
 8001104:	60f8      	str	r0, [r7, #12]
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	4611      	mov	r1, r2
 800110a:	461a      	mov	r2, r3
 800110c:	460b      	mov	r3, r1
 800110e:	80fb      	strh	r3, [r7, #6]
 8001110:	4613      	mov	r3, r2
 8001112:	80bb      	strh	r3, [r7, #4]

	for(; longitud > 0; longitud--) {
 8001114:	e016      	b.n	8001144 <c_productoEscalar16+0x46>
		vectorOut[longitud-1] = vectorIn[longitud-1] * escalar;
 8001116:	88fb      	ldrh	r3, [r7, #6]
 8001118:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800111c:	3b01      	subs	r3, #1
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	68fa      	ldr	r2, [r7, #12]
 8001122:	4413      	add	r3, r2
 8001124:	881a      	ldrh	r2, [r3, #0]
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800112c:	3b01      	subs	r3, #1
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	68b9      	ldr	r1, [r7, #8]
 8001132:	440b      	add	r3, r1
 8001134:	88b9      	ldrh	r1, [r7, #4]
 8001136:	fb11 f202 	smulbb	r2, r1, r2
 800113a:	b292      	uxth	r2, r2
 800113c:	801a      	strh	r2, [r3, #0]
	for(; longitud > 0; longitud--) {
 800113e:	88fb      	ldrh	r3, [r7, #6]
 8001140:	3b01      	subs	r3, #1
 8001142:	80fb      	strh	r3, [r7, #6]
 8001144:	88fb      	ldrh	r3, [r7, #6]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1e5      	bne.n	8001116 <c_productoEscalar16+0x18>
	}
}
 800114a:	bf00      	nop
 800114c:	bf00      	nop
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <c_productoEscalarSat16>:


/* EJERCICIO 4 ---------------------------------------------------------------*/
void c_productoEscalarSat16(uint16_t *vectorIn, uint16_t *vectorOut, uint16_t longitud, uint16_t escalar) {
 8001158:	b480      	push	{r7}
 800115a:	b087      	sub	sp, #28
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	4611      	mov	r1, r2
 8001164:	461a      	mov	r2, r3
 8001166:	460b      	mov	r3, r1
 8001168:	80fb      	strh	r3, [r7, #6]
 800116a:	4613      	mov	r3, r2
 800116c:	80bb      	strh	r3, [r7, #4]

	int result = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]

	for(; longitud > 0; longitud--) {
 8001172:	e02b      	b.n	80011cc <c_productoEscalarSat16+0x74>

		result = vectorIn[longitud-1] * escalar;
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800117a:	3b01      	subs	r3, #1
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	68fa      	ldr	r2, [r7, #12]
 8001180:	4413      	add	r3, r2
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	461a      	mov	r2, r3
 8001186:	88bb      	ldrh	r3, [r7, #4]
 8001188:	fb02 f303 	mul.w	r3, r2, r3
 800118c:	617b      	str	r3, [r7, #20]

		if(result >= 0 && result <= ((uint16_t) pow(2, MAX_BITS_SATURATION) - 1)) {
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	2b00      	cmp	r3, #0
 8001192:	db0e      	blt.n	80011b2 <c_productoEscalarSat16+0x5a>
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800119a:	da0a      	bge.n	80011b2 <c_productoEscalarSat16+0x5a>
			vectorOut[longitud-1] = result;
 800119c:	88fb      	ldrh	r3, [r7, #6]
 800119e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80011a2:	3b01      	subs	r3, #1
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	4413      	add	r3, r2
 80011aa:	697a      	ldr	r2, [r7, #20]
 80011ac:	b292      	uxth	r2, r2
 80011ae:	801a      	strh	r2, [r3, #0]
 80011b0:	e009      	b.n	80011c6 <c_productoEscalarSat16+0x6e>
		} else {
			vectorOut[longitud-1] = ((uint16_t) pow(2, MAX_BITS_SATURATION - 1));
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80011b8:	3b01      	subs	r3, #1
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	68ba      	ldr	r2, [r7, #8]
 80011be:	4413      	add	r3, r2
 80011c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011c4:	801a      	strh	r2, [r3, #0]
	for(; longitud > 0; longitud--) {
 80011c6:	88fb      	ldrh	r3, [r7, #6]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	80fb      	strh	r3, [r7, #6]
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1d0      	bne.n	8001174 <c_productoEscalarSat16+0x1c>
		}
	}
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	371c      	adds	r7, #28
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <c_filtroVentana10>:


/* EJERCICIO 5 ---------------------------------------------------------------*/
void c_filtroVentana10(uint16_t *vectorIn, uint16_t *vectorOut, uint16_t longitudVectorIn) {
 80011e0:	b480      	push	{r7}
 80011e2:	b089      	sub	sp, #36	; 0x24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	4613      	mov	r3, r2
 80011ec:	80fb      	strh	r3, [r7, #6]

	uint16_t sum;

	longitudVectorIn--;
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	80fb      	strh	r3, [r7, #6]

	for(int16_t i = longitudVectorIn; i >= 0; i--) {
 80011f4:	88fb      	ldrh	r3, [r7, #6]
 80011f6:	83bb      	strh	r3, [r7, #28]
 80011f8:	e03c      	b.n	8001274 <c_filtroVentana10+0x94>

		sum = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	83fb      	strh	r3, [r7, #30]

		int16_t upperLimit = i + (WINDOWSIZE / 2);
 80011fe:	8bbb      	ldrh	r3, [r7, #28]
 8001200:	3305      	adds	r3, #5
 8001202:	b29b      	uxth	r3, r3
 8001204:	833b      	strh	r3, [r7, #24]
		int16_t lowerLimit = i - (WINDOWSIZE / 2);
 8001206:	8bbb      	ldrh	r3, [r7, #28]
 8001208:	3b05      	subs	r3, #5
 800120a:	b29b      	uxth	r3, r3
 800120c:	82fb      	strh	r3, [r7, #22]

		for(int16_t j = upperLimit; j >= lowerLimit; j--) {
 800120e:	8b3b      	ldrh	r3, [r7, #24]
 8001210:	837b      	strh	r3, [r7, #26]
 8001212:	e017      	b.n	8001244 <c_filtroVentana10+0x64>

			if(j >= 0 && j <= longitudVectorIn) {
 8001214:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001218:	2b00      	cmp	r3, #0
 800121a:	db0d      	blt.n	8001238 <c_filtroVentana10+0x58>
 800121c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001220:	88fb      	ldrh	r3, [r7, #6]
 8001222:	429a      	cmp	r2, r3
 8001224:	dc08      	bgt.n	8001238 <c_filtroVentana10+0x58>

				sum += vectorIn[j];
 8001226:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	68fa      	ldr	r2, [r7, #12]
 800122e:	4413      	add	r3, r2
 8001230:	881a      	ldrh	r2, [r3, #0]
 8001232:	8bfb      	ldrh	r3, [r7, #30]
 8001234:	4413      	add	r3, r2
 8001236:	83fb      	strh	r3, [r7, #30]
		for(int16_t j = upperLimit; j >= lowerLimit; j--) {
 8001238:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800123c:	b29b      	uxth	r3, r3
 800123e:	3b01      	subs	r3, #1
 8001240:	b29b      	uxth	r3, r3
 8001242:	837b      	strh	r3, [r7, #26]
 8001244:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001248:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800124c:	429a      	cmp	r2, r3
 800124e:	dae1      	bge.n	8001214 <c_filtroVentana10+0x34>
			}
		}

		vectorOut[i] = sum / WINDOWSIZE;
 8001250:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	4413      	add	r3, r2
 800125a:	8bfa      	ldrh	r2, [r7, #30]
 800125c:	490b      	ldr	r1, [pc, #44]	; (800128c <c_filtroVentana10+0xac>)
 800125e:	fba1 1202 	umull	r1, r2, r1, r2
 8001262:	08d2      	lsrs	r2, r2, #3
 8001264:	b292      	uxth	r2, r2
 8001266:	801a      	strh	r2, [r3, #0]
	for(int16_t i = longitudVectorIn; i >= 0; i--) {
 8001268:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800126c:	b29b      	uxth	r3, r3
 800126e:	3b01      	subs	r3, #1
 8001270:	b29b      	uxth	r3, r3
 8001272:	83bb      	strh	r3, [r7, #28]
 8001274:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001278:	2b00      	cmp	r3, #0
 800127a:	dabe      	bge.n	80011fa <c_filtroVentana10+0x1a>
	}
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3724      	adds	r7, #36	; 0x24
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	ba2e8ba3 	.word	0xba2e8ba3

08001290 <c_pack32to16>:


/* EJERCICIO 6 ---------------------------------------------------------------*/
void c_pack32to16(int32_t * vectorIn, int16_t *vectorOut, uint32_t longitud) {
 8001290:	b480      	push	{r7}
 8001292:	b087      	sub	sp, #28
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]

	uint32_t aux = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]

	for(; longitud > 0; longitud--) {
 80012a0:	e018      	b.n	80012d4 <c_pack32to16+0x44>

		aux = vectorIn[longitud - 1];
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012a8:	3b01      	subs	r3, #1
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	4413      	add	r3, r2
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	617b      	str	r3, [r7, #20]
		aux = (aux >> 16) & 0xFFFF;
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	0c1b      	lsrs	r3, r3, #16
 80012b8:	617b      	str	r3, [r7, #20]
		vectorOut[longitud - 1] = aux;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80012c0:	3b01      	subs	r3, #1
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	68ba      	ldr	r2, [r7, #8]
 80012c6:	4413      	add	r3, r2
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	b212      	sxth	r2, r2
 80012cc:	801a      	strh	r2, [r3, #0]
	for(; longitud > 0; longitud--) {
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1e3      	bne.n	80012a2 <c_pack32to16+0x12>
	}
}
 80012da:	bf00      	nop
 80012dc:	bf00      	nop
 80012de:	371c      	adds	r7, #28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <c_max>:


/* EJERCICIO 7 ---------------------------------------------------------------*/
int32_t c_max(int32_t * vectorIn, uint32_t longitud) {
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]

	int32_t max = vectorIn[0];
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	60fb      	str	r3, [r7, #12]

	for(; longitud > 0; longitud--) {
 80012f8:	e016      	b.n	8001328 <c_max+0x40>

		if(vectorIn[longitud - 1] > max) {
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001300:	3b01      	subs	r3, #1
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	4413      	add	r3, r2
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	429a      	cmp	r2, r3
 800130e:	da08      	bge.n	8001322 <c_max+0x3a>

			max = vectorIn[longitud - 1];
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001316:	3b01      	subs	r3, #1
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	60fb      	str	r3, [r7, #12]
	for(; longitud > 0; longitud--) {
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	3b01      	subs	r3, #1
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d1e5      	bne.n	80012fa <c_max+0x12>
		}
	}

	return max;
 800132e:	68fb      	ldr	r3, [r7, #12]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <c_downsampleM>:


/* EJERCICIO 8 ---------------------------------------------------------------*/
void c_downsampleM(int32_t * vectorIn, int32_t * vectorOut, uint32_t longitud, uint32_t N) {
 800133c:	b480      	push	{r7}
 800133e:	b087      	sub	sp, #28
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
 8001348:	603b      	str	r3, [r7, #0]

	uint32_t index = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	617b      	str	r3, [r7, #20]

	/* Downsampling */
	for(uint32_t i = 1; i <= longitud; i++) {
 800134e:	2301      	movs	r3, #1
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	e01c      	b.n	800138e <c_downsampleM+0x52>

		if(i % N != 0) {
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	fbb3 f2f2 	udiv	r2, r3, r2
 800135c:	6839      	ldr	r1, [r7, #0]
 800135e:	fb01 f202 	mul.w	r2, r1, r2
 8001362:	1a9b      	subs	r3, r3, r2
 8001364:	2b00      	cmp	r3, #0
 8001366:	d00f      	beq.n	8001388 <c_downsampleM+0x4c>

			vectorOut[index] = vectorIn[i-1];
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800136e:	3b01      	subs	r3, #1
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	68fa      	ldr	r2, [r7, #12]
 8001374:	441a      	add	r2, r3
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	68b9      	ldr	r1, [r7, #8]
 800137c:	440b      	add	r3, r1
 800137e:	6812      	ldr	r2, [r2, #0]
 8001380:	601a      	str	r2, [r3, #0]
			index++;
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	3301      	adds	r3, #1
 8001386:	617b      	str	r3, [r7, #20]
	for(uint32_t i = 1; i <= longitud; i++) {
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	3301      	adds	r3, #1
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	d9de      	bls.n	8001354 <c_downsampleM+0x18>
		}
	}

	/* The remaining elements are initialized to 0 */
	for(; index < longitud; index++) {
 8001396:	e008      	b.n	80013aa <c_downsampleM+0x6e>

		vectorOut[index] = 0;
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	68ba      	ldr	r2, [r7, #8]
 800139e:	4413      	add	r3, r2
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
	for(; index < longitud; index++) {
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	3301      	adds	r3, #1
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d3f2      	bcc.n	8001398 <c_downsampleM+0x5c>
	}
}
 80013b2:	bf00      	nop
 80013b4:	bf00      	nop
 80013b6:	371c      	adds	r7, #28
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <c_invertir>:


/* EJERCICIO 9 ---------------------------------------------------------------*/
void c_invertir(uint16_t *vector, uint32_t longitud) {
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]

	uint16_t aux;

	for(uint32_t i = 0; i < longitud / 2; i++) {
 80013ca:	2300      	movs	r3, #0
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	e01e      	b.n	800140e <c_invertir+0x4e>

		aux = vector[i];
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	4413      	add	r3, r2
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	817b      	strh	r3, [r7, #10]
		vector[i] = vector[longitud-1-i];
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	3b01      	subs	r3, #1
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	441a      	add	r2, r3
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	440b      	add	r3, r1
 80013f2:	8812      	ldrh	r2, [r2, #0]
 80013f4:	801a      	strh	r2, [r3, #0]
		vector[longitud-1-i] = aux;
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	3b01      	subs	r3, #1
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	4413      	add	r3, r2
 8001404:	897a      	ldrh	r2, [r7, #10]
 8001406:	801a      	strh	r2, [r3, #0]
	for(uint32_t i = 0; i < longitud / 2; i++) {
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	3301      	adds	r3, #1
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	085b      	lsrs	r3, r3, #1
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	429a      	cmp	r2, r3
 8001416:	d3db      	bcc.n	80013d0 <c_invertir+0x10>
	}
}
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
	...

08001428 <c_eco>:


/* EJERCICIO 10 --------------------------------------------------------------*/
void c_eco(int16_t *vectorIn, int16_t *vectorOut, uint16_t bufferSize, uint16_t samplingRate, uint16_t delay_ms) {
 8001428:	b480      	push	{r7}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	4611      	mov	r1, r2
 8001434:	461a      	mov	r2, r3
 8001436:	460b      	mov	r3, r1
 8001438:	80fb      	strh	r3, [r7, #6]
 800143a:	4613      	mov	r3, r2
 800143c:	80bb      	strh	r3, [r7, #4]

	uint16_t delay_samples = samplingRate * delay_ms / 1000;
 800143e:	88bb      	ldrh	r3, [r7, #4]
 8001440:	8c3a      	ldrh	r2, [r7, #32]
 8001442:	fb02 f303 	mul.w	r3, r2, r3
 8001446:	4a25      	ldr	r2, [pc, #148]	; (80014dc <c_eco+0xb4>)
 8001448:	fb82 1203 	smull	r1, r2, r2, r3
 800144c:	1192      	asrs	r2, r2, #6
 800144e:	17db      	asrs	r3, r3, #31
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	82bb      	strh	r3, [r7, #20]
	int16_t aux;

	for(uint16_t i = 0; i < bufferSize; i++) {
 8001454:	2300      	movs	r3, #0
 8001456:	82fb      	strh	r3, [r7, #22]
 8001458:	e034      	b.n	80014c4 <c_eco+0x9c>

		if(i < delay_samples) {
 800145a:	8afa      	ldrh	r2, [r7, #22]
 800145c:	8abb      	ldrh	r3, [r7, #20]
 800145e:	429a      	cmp	r2, r3
 8001460:	d20b      	bcs.n	800147a <c_eco+0x52>

			vectorOut[i] = vectorIn[i];
 8001462:	8afb      	ldrh	r3, [r7, #22]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	441a      	add	r2, r3
 800146a:	8afb      	ldrh	r3, [r7, #22]
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	68b9      	ldr	r1, [r7, #8]
 8001470:	440b      	add	r3, r1
 8001472:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001476:	801a      	strh	r2, [r3, #0]
 8001478:	e021      	b.n	80014be <c_eco+0x96>
		} else {
			aux = i - delay_samples;
 800147a:	8afa      	ldrh	r2, [r7, #22]
 800147c:	8abb      	ldrh	r3, [r7, #20]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	b29b      	uxth	r3, r3
 8001482:	827b      	strh	r3, [r7, #18]
			aux = vectorIn[aux];
 8001484:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	4413      	add	r3, r2
 800148e:	881b      	ldrh	r3, [r3, #0]
 8001490:	827b      	strh	r3, [r7, #18]
			aux /= 2;
 8001492:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001496:	0fda      	lsrs	r2, r3, #31
 8001498:	4413      	add	r3, r2
 800149a:	105b      	asrs	r3, r3, #1
 800149c:	827b      	strh	r3, [r7, #18]

			vectorOut[i] = vectorIn[i] + aux;
 800149e:	8afb      	ldrh	r3, [r7, #22]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	4413      	add	r3, r2
 80014a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	8a7b      	ldrh	r3, [r7, #18]
 80014ae:	4413      	add	r3, r2
 80014b0:	b299      	uxth	r1, r3
 80014b2:	8afb      	ldrh	r3, [r7, #22]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	4413      	add	r3, r2
 80014ba:	b20a      	sxth	r2, r1
 80014bc:	801a      	strh	r2, [r3, #0]
	for(uint16_t i = 0; i < bufferSize; i++) {
 80014be:	8afb      	ldrh	r3, [r7, #22]
 80014c0:	3301      	adds	r3, #1
 80014c2:	82fb      	strh	r3, [r7, #22]
 80014c4:	8afa      	ldrh	r2, [r7, #22]
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d3c6      	bcc.n	800145a <c_eco+0x32>
		}
	}
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	371c      	adds	r7, #28
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	10624dd3 	.word	0x10624dd3

080014e0 <c_corr>:


/* EJERCICIO 11 --------------------------------------------------------------*/
void c_corr(int16_t *vectorX, int16_t *vectorY, int16_t *vectorCorr, uint32_t longitud) {
 80014e0:	b480      	push	{r7}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
 80014ec:	603b      	str	r3, [r7, #0]

	int16_t sum;

	for(uint16_t l = 0; l < longitud; l++) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	82bb      	strh	r3, [r7, #20]
 80014f2:	e032      	b.n	800155a <c_corr+0x7a>

		sum = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	82fb      	strh	r3, [r7, #22]

		for(uint16_t n = 0; n < longitud; n++) {
 80014f8:	2300      	movs	r3, #0
 80014fa:	827b      	strh	r3, [r7, #18]
 80014fc:	e020      	b.n	8001540 <c_corr+0x60>
			if((n + l) < longitud) {
 80014fe:	8a7a      	ldrh	r2, [r7, #18]
 8001500:	8abb      	ldrh	r3, [r7, #20]
 8001502:	4413      	add	r3, r2
 8001504:	461a      	mov	r2, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	4293      	cmp	r3, r2
 800150a:	d916      	bls.n	800153a <c_corr+0x5a>
				sum += (vectorX[n] * vectorY[n + l]);
 800150c:	8a7b      	ldrh	r3, [r7, #18]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	4413      	add	r3, r2
 8001514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001518:	b29a      	uxth	r2, r3
 800151a:	8a79      	ldrh	r1, [r7, #18]
 800151c:	8abb      	ldrh	r3, [r7, #20]
 800151e:	440b      	add	r3, r1
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	68b9      	ldr	r1, [r7, #8]
 8001524:	440b      	add	r3, r1
 8001526:	f9b3 3000 	ldrsh.w	r3, [r3]
 800152a:	b29b      	uxth	r3, r3
 800152c:	fb12 f303 	smulbb	r3, r2, r3
 8001530:	b29a      	uxth	r2, r3
 8001532:	8afb      	ldrh	r3, [r7, #22]
 8001534:	4413      	add	r3, r2
 8001536:	b29b      	uxth	r3, r3
 8001538:	82fb      	strh	r3, [r7, #22]
		for(uint16_t n = 0; n < longitud; n++) {
 800153a:	8a7b      	ldrh	r3, [r7, #18]
 800153c:	3301      	adds	r3, #1
 800153e:	827b      	strh	r3, [r7, #18]
 8001540:	8a7b      	ldrh	r3, [r7, #18]
 8001542:	683a      	ldr	r2, [r7, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d8da      	bhi.n	80014fe <c_corr+0x1e>
			}
		}

		vectorCorr[l] = sum;
 8001548:	8abb      	ldrh	r3, [r7, #20]
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	4413      	add	r3, r2
 8001550:	8afa      	ldrh	r2, [r7, #22]
 8001552:	801a      	strh	r2, [r3, #0]
	for(uint16_t l = 0; l < longitud; l++) {
 8001554:	8abb      	ldrh	r3, [r7, #20]
 8001556:	3301      	adds	r3, #1
 8001558:	82bb      	strh	r3, [r7, #20]
 800155a:	8abb      	ldrh	r3, [r7, #20]
 800155c:	683a      	ldr	r2, [r7, #0]
 800155e:	429a      	cmp	r2, r3
 8001560:	d8c8      	bhi.n	80014f4 <c_corr+0x14>
	}
}
 8001562:	bf00      	nop
 8001564:	bf00      	nop
 8001566:	371c      	adds	r7, #28
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <c_zeros_tester>:
#define SAMPLING_RATE 44100		// EJERCICIO 10
#define DELAY_MS 20				// EJERCICIO 10


/* EJERCICIO 1 ---------------------------------------------------------------*/
void c_zeros_tester(void) {
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0

	uint32_t myVec[] = {1, 3, 5, 7, 9, 11};
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <c_zeros_tester+0x2c>)
 8001578:	463c      	mov	r4, r7
 800157a:	461d      	mov	r5, r3
 800157c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800157e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001580:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001584:	e884 0003 	stmia.w	r4, {r0, r1}

	c_zeros(myVec, sizeof(myVec) / sizeof(myVec[0]));
 8001588:	463b      	mov	r3, r7
 800158a:	2106      	movs	r1, #6
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff fd72 	bl	8001076 <c_zeros>
}
 8001592:	bf00      	nop
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bdb0      	pop	{r4, r5, r7, pc}
 800159a:	bf00      	nop
 800159c:	08005bf4 	.word	0x08005bf4

080015a0 <c_productoEscalar32_tester>:


/* EJERCICIO 2 ---------------------------------------------------------------*/
void c_productoEscalar32_tester(void) {
 80015a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015a4:	b08b      	sub	sp, #44	; 0x2c
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	466b      	mov	r3, sp
 80015aa:	461e      	mov	r6, r3

	uint32_t myVecIn[] = {1, 3, 5, 7, 9, 11};
 80015ac:	4b20      	ldr	r3, [pc, #128]	; (8001630 <c_productoEscalar32_tester+0x90>)
 80015ae:	463c      	mov	r4, r7
 80015b0:	461d      	mov	r5, r3
 80015b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015b6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015ba:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t myVecSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 80015be:	2306      	movs	r3, #6
 80015c0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t myVecOut[myVecSize];
 80015c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015c4:	460b      	mov	r3, r1
 80015c6:	3b01      	subs	r3, #1
 80015c8:	623b      	str	r3, [r7, #32]
 80015ca:	2300      	movs	r3, #0
 80015cc:	468a      	mov	sl, r1
 80015ce:	469b      	mov	fp, r3
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80015dc:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80015e0:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80015e4:	2300      	movs	r3, #0
 80015e6:	4688      	mov	r8, r1
 80015e8:	4699      	mov	r9, r3
 80015ea:	f04f 0200 	mov.w	r2, #0
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80015f6:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80015fa:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80015fe:	008b      	lsls	r3, r1, #2
 8001600:	3307      	adds	r3, #7
 8001602:	08db      	lsrs	r3, r3, #3
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	ebad 0d03 	sub.w	sp, sp, r3
 800160a:	466b      	mov	r3, sp
 800160c:	3303      	adds	r3, #3
 800160e:	089b      	lsrs	r3, r3, #2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	61fb      	str	r3, [r7, #28]
	uint32_t scalar = 8;
 8001614:	2308      	movs	r3, #8
 8001616:	61bb      	str	r3, [r7, #24]

	c_productoEscalar32(myVecIn, myVecOut, myVecSize, scalar);
 8001618:	4638      	mov	r0, r7
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800161e:	69f9      	ldr	r1, [r7, #28]
 8001620:	f7ff fd45 	bl	80010ae <c_productoEscalar32>
 8001624:	46b5      	mov	sp, r6
}
 8001626:	bf00      	nop
 8001628:	372c      	adds	r7, #44	; 0x2c
 800162a:	46bd      	mov	sp, r7
 800162c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001630:	08005bf4 	.word	0x08005bf4

08001634 <c_productoEscalar16_tester>:


/* EJERCICIO 3 ---------------------------------------------------------------*/
void c_productoEscalar16_tester(void) {
 8001634:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001638:	b089      	sub	sp, #36	; 0x24
 800163a:	af00      	add	r7, sp, #0
 800163c:	466b      	mov	r3, sp
 800163e:	461e      	mov	r6, r3

	uint16_t myVecIn[] = {1, 3, 5, 7, 9, 11};
 8001640:	4a1f      	ldr	r2, [pc, #124]	; (80016c0 <c_productoEscalar16_tester+0x8c>)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	ca07      	ldmia	r2, {r0, r1, r2}
 8001646:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t myVecSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 800164a:	2306      	movs	r3, #6
 800164c:	83fb      	strh	r3, [r7, #30]
	uint16_t myVecOut[myVecSize];
 800164e:	8bf9      	ldrh	r1, [r7, #30]
 8001650:	460b      	mov	r3, r1
 8001652:	3b01      	subs	r3, #1
 8001654:	61bb      	str	r3, [r7, #24]
 8001656:	b28b      	uxth	r3, r1
 8001658:	2200      	movs	r2, #0
 800165a:	4698      	mov	r8, r3
 800165c:	4691      	mov	r9, r2
 800165e:	f04f 0200 	mov.w	r2, #0
 8001662:	f04f 0300 	mov.w	r3, #0
 8001666:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800166a:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 800166e:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001672:	b28b      	uxth	r3, r1
 8001674:	2200      	movs	r2, #0
 8001676:	461c      	mov	r4, r3
 8001678:	4615      	mov	r5, r2
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	f04f 0300 	mov.w	r3, #0
 8001682:	012b      	lsls	r3, r5, #4
 8001684:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001688:	0122      	lsls	r2, r4, #4
 800168a:	460b      	mov	r3, r1
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	3307      	adds	r3, #7
 8001690:	08db      	lsrs	r3, r3, #3
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	ebad 0d03 	sub.w	sp, sp, r3
 8001698:	466b      	mov	r3, sp
 800169a:	3301      	adds	r3, #1
 800169c:	085b      	lsrs	r3, r3, #1
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	617b      	str	r3, [r7, #20]
	uint16_t scalar = 4;
 80016a2:	2304      	movs	r3, #4
 80016a4:	827b      	strh	r3, [r7, #18]

	c_productoEscalar16(myVecIn, myVecOut, myVecSize, scalar);
 80016a6:	8a7b      	ldrh	r3, [r7, #18]
 80016a8:	8bfa      	ldrh	r2, [r7, #30]
 80016aa:	1d38      	adds	r0, r7, #4
 80016ac:	6979      	ldr	r1, [r7, #20]
 80016ae:	f7ff fd26 	bl	80010fe <c_productoEscalar16>
 80016b2:	46b5      	mov	sp, r6
}
 80016b4:	bf00      	nop
 80016b6:	3724      	adds	r7, #36	; 0x24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016be:	bf00      	nop
 80016c0:	08005c0c 	.word	0x08005c0c

080016c4 <c_productoEscalar16Sat_tester>:


/* EJERCICIO 4 ---------------------------------------------------------------*/
void c_productoEscalar16Sat_tester(void) {
 80016c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016c8:	b089      	sub	sp, #36	; 0x24
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	466b      	mov	r3, sp
 80016ce:	461e      	mov	r6, r3

	uint16_t myVecIn[] = {1, 3, 5, 7, 9, 11};
 80016d0:	4a1f      	ldr	r2, [pc, #124]	; (8001750 <c_productoEscalar16Sat_tester+0x8c>)
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80016d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t myVecSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 80016da:	2306      	movs	r3, #6
 80016dc:	83fb      	strh	r3, [r7, #30]
	uint16_t myVecOut[myVecSize];
 80016de:	8bf9      	ldrh	r1, [r7, #30]
 80016e0:	460b      	mov	r3, r1
 80016e2:	3b01      	subs	r3, #1
 80016e4:	61bb      	str	r3, [r7, #24]
 80016e6:	b28b      	uxth	r3, r1
 80016e8:	2200      	movs	r2, #0
 80016ea:	4698      	mov	r8, r3
 80016ec:	4691      	mov	r9, r2
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80016fa:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80016fe:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001702:	b28b      	uxth	r3, r1
 8001704:	2200      	movs	r2, #0
 8001706:	461c      	mov	r4, r3
 8001708:	4615      	mov	r5, r2
 800170a:	f04f 0200 	mov.w	r2, #0
 800170e:	f04f 0300 	mov.w	r3, #0
 8001712:	012b      	lsls	r3, r5, #4
 8001714:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001718:	0122      	lsls	r2, r4, #4
 800171a:	460b      	mov	r3, r1
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	3307      	adds	r3, #7
 8001720:	08db      	lsrs	r3, r3, #3
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	ebad 0d03 	sub.w	sp, sp, r3
 8001728:	466b      	mov	r3, sp
 800172a:	3301      	adds	r3, #1
 800172c:	085b      	lsrs	r3, r3, #1
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	617b      	str	r3, [r7, #20]
	uint16_t scalar = 4;
 8001732:	2304      	movs	r3, #4
 8001734:	827b      	strh	r3, [r7, #18]

	c_productoEscalarSat16(myVecIn, myVecOut, myVecSize, scalar);
 8001736:	8a7b      	ldrh	r3, [r7, #18]
 8001738:	8bfa      	ldrh	r2, [r7, #30]
 800173a:	1d38      	adds	r0, r7, #4
 800173c:	6979      	ldr	r1, [r7, #20]
 800173e:	f7ff fd0b 	bl	8001158 <c_productoEscalarSat16>
 8001742:	46b5      	mov	sp, r6
}
 8001744:	bf00      	nop
 8001746:	3724      	adds	r7, #36	; 0x24
 8001748:	46bd      	mov	sp, r7
 800174a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800174e:	bf00      	nop
 8001750:	08005c0c 	.word	0x08005c0c

08001754 <c_filtroVentana10_tester>:


/* EJERCICIO 5 ---------------------------------------------------------------*/
void c_filtroVentana10_tester(void) {
 8001754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001758:	b089      	sub	sp, #36	; 0x24
 800175a:	af00      	add	r7, sp, #0
 800175c:	466b      	mov	r3, sp
 800175e:	461e      	mov	r6, r3

	uint16_t myVecIn[] = {1, 3, 5, 4, 6, 2, 8, 12, 7, 16};
 8001760:	4b20      	ldr	r3, [pc, #128]	; (80017e4 <c_filtroVentana10_tester+0x90>)
 8001762:	463c      	mov	r4, r7
 8001764:	461d      	mov	r5, r3
 8001766:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800176a:	682b      	ldr	r3, [r5, #0]
 800176c:	6023      	str	r3, [r4, #0]
	uint16_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 800176e:	230a      	movs	r3, #10
 8001770:	83fb      	strh	r3, [r7, #30]

	uint16_t myVecOut[myVecInSize];
 8001772:	8bf9      	ldrh	r1, [r7, #30]
 8001774:	460b      	mov	r3, r1
 8001776:	3b01      	subs	r3, #1
 8001778:	61bb      	str	r3, [r7, #24]
 800177a:	b28b      	uxth	r3, r1
 800177c:	2200      	movs	r2, #0
 800177e:	469a      	mov	sl, r3
 8001780:	4693      	mov	fp, r2
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	f04f 0300 	mov.w	r3, #0
 800178a:	ea4f 130b 	mov.w	r3, fp, lsl #4
 800178e:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8001792:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8001796:	b28b      	uxth	r3, r1
 8001798:	2200      	movs	r2, #0
 800179a:	4698      	mov	r8, r3
 800179c:	4691      	mov	r9, r2
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	f04f 0300 	mov.w	r3, #0
 80017a6:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80017aa:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80017ae:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80017b2:	460b      	mov	r3, r1
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	3307      	adds	r3, #7
 80017b8:	08db      	lsrs	r3, r3, #3
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	ebad 0d03 	sub.w	sp, sp, r3
 80017c0:	466b      	mov	r3, sp
 80017c2:	3301      	adds	r3, #1
 80017c4:	085b      	lsrs	r3, r3, #1
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	617b      	str	r3, [r7, #20]

	c_filtroVentana10(myVecIn, myVecOut, myVecInSize);
 80017ca:	8bfa      	ldrh	r2, [r7, #30]
 80017cc:	463b      	mov	r3, r7
 80017ce:	6979      	ldr	r1, [r7, #20]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fd05 	bl	80011e0 <c_filtroVentana10>
 80017d6:	46b5      	mov	sp, r6
}
 80017d8:	bf00      	nop
 80017da:	3724      	adds	r7, #36	; 0x24
 80017dc:	46bd      	mov	sp, r7
 80017de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017e2:	bf00      	nop
 80017e4:	08005c18 	.word	0x08005c18

080017e8 <c_pack32to16_tester>:


/* EJERCICIO 6 ---------------------------------------------------------------*/
void c_pack32to16_tester(void) {
 80017e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017ec:	b08f      	sub	sp, #60	; 0x3c
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	466b      	mov	r3, sp
 80017f2:	461e      	mov	r6, r3

	int32_t myVecIn[] = {32500, 439000, 65500, 7010000, 115400, 4000450, 3990705493, 1200, 815440, 340444};
 80017f4:	4b20      	ldr	r3, [pc, #128]	; (8001878 <c_pack32to16_tester+0x90>)
 80017f6:	1d3c      	adds	r4, r7, #4
 80017f8:	461d      	mov	r5, r3
 80017fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001800:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001802:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001806:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 800180a:	230a      	movs	r3, #10
 800180c:	637b      	str	r3, [r7, #52]	; 0x34

	int16_t myVecOut[myVecInSize];
 800180e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001810:	460b      	mov	r3, r1
 8001812:	3b01      	subs	r3, #1
 8001814:	633b      	str	r3, [r7, #48]	; 0x30
 8001816:	2300      	movs	r3, #0
 8001818:	468a      	mov	sl, r1
 800181a:	469b      	mov	fp, r3
 800181c:	f04f 0200 	mov.w	r2, #0
 8001820:	f04f 0300 	mov.w	r3, #0
 8001824:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8001828:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800182c:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8001830:	2300      	movs	r3, #0
 8001832:	4688      	mov	r8, r1
 8001834:	4699      	mov	r9, r3
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	f04f 0300 	mov.w	r3, #0
 800183e:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001842:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8001846:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800184a:	004b      	lsls	r3, r1, #1
 800184c:	3307      	adds	r3, #7
 800184e:	08db      	lsrs	r3, r3, #3
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	ebad 0d03 	sub.w	sp, sp, r3
 8001856:	466b      	mov	r3, sp
 8001858:	3301      	adds	r3, #1
 800185a:	085b      	lsrs	r3, r3, #1
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	62fb      	str	r3, [r7, #44]	; 0x2c

	c_pack32to16(myVecIn, myVecOut, myVecInSize);
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001864:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff fd12 	bl	8001290 <c_pack32to16>
 800186c:	46b5      	mov	sp, r6
}
 800186e:	bf00      	nop
 8001870:	373c      	adds	r7, #60	; 0x3c
 8001872:	46bd      	mov	sp, r7
 8001874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001878:	08005c2c 	.word	0x08005c2c

0800187c <c_max_tester>:


/* EJERCICIO 7 ---------------------------------------------------------------*/
void c_max_tester(void) {
 800187c:	b5b0      	push	{r4, r5, r7, lr}
 800187e:	b08c      	sub	sp, #48	; 0x30
 8001880:	af00      	add	r7, sp, #0

	int32_t myVecIn[] = {32500, 439000, -65500, 7010000, -115400, 4000450, 90705493, -1200, 815440, 340444};
 8001882:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <c_max_tester+0x34>)
 8001884:	463c      	mov	r4, r7
 8001886:	461d      	mov	r5, r3
 8001888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800188a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800188c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800188e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001890:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001894:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 8001898:	230a      	movs	r3, #10
 800189a:	62fb      	str	r3, [r7, #44]	; 0x2c

	int32_t result = c_max(myVecIn, myVecInSize);
 800189c:	463b      	mov	r3, r7
 800189e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fd21 	bl	80012e8 <c_max>
 80018a6:	62b8      	str	r0, [r7, #40]	; 0x28
}
 80018a8:	bf00      	nop
 80018aa:	3730      	adds	r7, #48	; 0x30
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bdb0      	pop	{r4, r5, r7, pc}
 80018b0:	08005c54 	.word	0x08005c54

080018b4 <c_downsampleM_tester>:


/* EJERCICIO 8 ---------------------------------------------------------------*/
void c_downsampleM_tester(void) {
 80018b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018b8:	b09f      	sub	sp, #124	; 0x7c
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	466b      	mov	r3, sp
 80018be:	461e      	mov	r6, r3

	int32_t myVecIn[] = {100, 88, 123, 500, 1, 57, 980, 10, 45, 1, 450, 650, 976, 784, 1, 725, 680, 506, 120, 1, 34, 78, 90, 120, 1};
 80018c0:	4a1e      	ldr	r2, [pc, #120]	; (800193c <c_downsampleM_tester+0x88>)
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	4611      	mov	r1, r2
 80018c6:	2264      	movs	r2, #100	; 0x64
 80018c8:	4618      	mov	r0, r3
 80018ca:	f003 f83f 	bl	800494c <memcpy>
	uint32_t myVecInSize = sizeof(myVecIn) / sizeof(myVecIn[0]);
 80018ce:	2319      	movs	r3, #25
 80018d0:	677b      	str	r3, [r7, #116]	; 0x74
	int32_t myVecOut[myVecInSize];
 80018d2:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80018d4:	460b      	mov	r3, r1
 80018d6:	3b01      	subs	r3, #1
 80018d8:	673b      	str	r3, [r7, #112]	; 0x70
 80018da:	2300      	movs	r3, #0
 80018dc:	4688      	mov	r8, r1
 80018de:	4699      	mov	r9, r3
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	f04f 0300 	mov.w	r3, #0
 80018e8:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80018ec:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80018f0:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80018f4:	2300      	movs	r3, #0
 80018f6:	460c      	mov	r4, r1
 80018f8:	461d      	mov	r5, r3
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	016b      	lsls	r3, r5, #5
 8001904:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001908:	0162      	lsls	r2, r4, #5
 800190a:	008b      	lsls	r3, r1, #2
 800190c:	3307      	adds	r3, #7
 800190e:	08db      	lsrs	r3, r3, #3
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	ebad 0d03 	sub.w	sp, sp, r3
 8001916:	466b      	mov	r3, sp
 8001918:	3303      	adds	r3, #3
 800191a:	089b      	lsrs	r3, r3, #2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint32_t N = 5;
 8001920:	2305      	movs	r3, #5
 8001922:	66bb      	str	r3, [r7, #104]	; 0x68

	c_downsampleM(myVecIn, myVecOut, myVecInSize, N);
 8001924:	1d38      	adds	r0, r7, #4
 8001926:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001928:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800192a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800192c:	f7ff fd06 	bl	800133c <c_downsampleM>
 8001930:	46b5      	mov	sp, r6
}
 8001932:	bf00      	nop
 8001934:	377c      	adds	r7, #124	; 0x7c
 8001936:	46bd      	mov	sp, r7
 8001938:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800193c:	08005c7c 	.word	0x08005c7c

08001940 <c_invertir_tester>:


/* EJERCICIO 9 ---------------------------------------------------------------*/
void c_invertir_tester(void) {
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0

	uint16_t myVec[] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <c_invertir_tester+0x2c>)
 8001948:	463c      	mov	r4, r7
 800194a:	461d      	mov	r5, r3
 800194c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800194e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001950:	682b      	ldr	r3, [r5, #0]
 8001952:	6023      	str	r3, [r4, #0]
	int32_t myVecSize = sizeof(myVec) / sizeof(myVec[0]);
 8001954:	230a      	movs	r3, #10
 8001956:	617b      	str	r3, [r7, #20]

	c_invertir(myVec, myVecSize);
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	463b      	mov	r3, r7
 800195c:	4611      	mov	r1, r2
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff fd2e 	bl	80013c0 <c_invertir>
}
 8001964:	bf00      	nop
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bdb0      	pop	{r4, r5, r7, pc}
 800196c:	08005ce0 	.word	0x08005ce0

08001970 <c_eco_tester>:


/* EJERCICIO 10 ------------------------------------------------------------*/
void c_eco_tester(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8001976:	b084      	sub	sp, #16
 8001978:	af02      	add	r7, sp, #8

	int16_t myVecIn[BUFFER_SIZE] = {0};
 800197a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800197e:	f103 0308 	add.w	r3, r3, #8
 8001982:	3b04      	subs	r3, #4
 8001984:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f002 ffec 	bl	8004968 <memset>
	int16_t myVecOut[BUFFER_SIZE] = {0};
 8001990:	f107 0308 	add.w	r3, r7, #8
 8001994:	3b04      	subs	r3, #4
 8001996:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800199a:	2100      	movs	r1, #0
 800199c:	4618      	mov	r0, r3
 800199e:	f002 ffe3 	bl	8004968 <memset>

	srand(0);
 80019a2:	2000      	movs	r0, #0
 80019a4:	f002 ffe8 	bl	8004978 <srand>

	for(uint16_t i = 0; i < BUFFER_SIZE; i++) {
 80019a8:	2300      	movs	r3, #0
 80019aa:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80019ae:	f102 0206 	add.w	r2, r2, #6
 80019b2:	8013      	strh	r3, [r2, #0]
 80019b4:	e024      	b.n	8001a00 <c_eco_tester+0x90>

		myVecIn[i] = rand() % 65536 - 32768;
 80019b6:	f003 f80d 	bl	80049d4 <rand>
 80019ba:	4603      	mov	r3, r0
 80019bc:	425a      	negs	r2, r3
 80019be:	b29b      	uxth	r3, r3
 80019c0:	b292      	uxth	r2, r2
 80019c2:	bf58      	it	pl
 80019c4:	4253      	negpl	r3, r2
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80019d2:	f103 0306 	add.w	r3, r3, #6
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	b212      	sxth	r2, r2
 80019da:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 80019de:	f101 0108 	add.w	r1, r1, #8
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	440b      	add	r3, r1
 80019e6:	f823 2c04 	strh.w	r2, [r3, #-4]
	for(uint16_t i = 0; i < BUFFER_SIZE; i++) {
 80019ea:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80019ee:	f103 0306 	add.w	r3, r3, #6
 80019f2:	881b      	ldrh	r3, [r3, #0]
 80019f4:	3301      	adds	r3, #1
 80019f6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80019fa:	f102 0206 	add.w	r2, r2, #6
 80019fe:	8013      	strh	r3, [r2, #0]
 8001a00:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8001a04:	f103 0306 	add.w	r3, r3, #6
 8001a08:	881b      	ldrh	r3, [r3, #0]
 8001a0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a0e:	d3d2      	bcc.n	80019b6 <c_eco_tester+0x46>
	}


	DWT->CYCCNT = 0;
 8001a10:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <c_eco_tester+0xe0>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	605a      	str	r2, [r3, #4]

	c_eco(myVecIn, myVecOut, BUFFER_SIZE, SAMPLING_RATE, DELAY_MS);
 8001a16:	f107 0108 	add.w	r1, r7, #8
 8001a1a:	3904      	subs	r1, #4
 8001a1c:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 8001a20:	f100 0008 	add.w	r0, r0, #8
 8001a24:	3804      	subs	r0, #4
 8001a26:	2314      	movs	r3, #20
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	f64a 4344 	movw	r3, #44100	; 0xac44
 8001a2e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a32:	f7ff fcf9 	bl	8001428 <c_eco>

	const volatile uint32_t Ciclos = DWT->CYCCNT;	// Reporta 282.900 ciclos en modo Debug!!!
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <c_eco_tester+0xe0>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f107 0208 	add.w	r2, r7, #8
 8001a3e:	f842 3c08 	str.w	r3, [r2, #-8]
}
 8001a42:	bf00      	nop
 8001a44:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	e0001000 	.word	0xe0001000

08001a54 <c_corr_tester>:


/* EJERCICIO 11 --------------------------------------------------------------*/
void c_corr_tester(void) {
 8001a54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a58:	b0ab      	sub	sp, #172	; 0xac
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	466b      	mov	r3, sp
 8001a5e:	461e      	mov	r6, r3

	// Se define señal sinusoidal
	int16_t myVecA[] = {1, 5, 8, 10, 9, 6, 1, -4, -8, -10, -10, -7, -3, 2, 7, 9, 10, 8, 4, -8, -5, -9, -10, -9, -5, -1, 4, 8, 10, 9, 7, 2, -3, -7, -10, -10, -8, -3};
 8001a60:	4a29      	ldr	r2, [pc, #164]	; (8001b08 <c_corr_tester+0xb4>)
 8001a62:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a66:	4611      	mov	r1, r2
 8001a68:	224c      	movs	r2, #76	; 0x4c
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f002 ff6e 	bl	800494c <memcpy>

	// Se define la misma señal defasada 90°
	//int16_t myVecB[] = {10, 9, 5, 7, -4, -8, -10, -9, -7, -2, 3, 7, 10, 10, 8, 4, -2, -6, -9, -10, -8, -5, 4, 5, 8, 10, 9, 6, 1, -4, -8, -10, -10, -7, -3, 2, 7, 9};

	// Se define señal sinusoidal
	int16_t myVecB[] = {1, 5, 8, 10, 9, 6, 1, -4, -8, -10, -10, -7, -3, 2, 7, 9, 10, 8, 4, -8, -5, -9, -10, -9, -5, -1, 4, 8, 10, 9, 7, 2, -3, -7, -10, -10, -8, -3};
 8001a70:	4a25      	ldr	r2, [pc, #148]	; (8001b08 <c_corr_tester+0xb4>)
 8001a72:	1d3b      	adds	r3, r7, #4
 8001a74:	4611      	mov	r1, r2
 8001a76:	224c      	movs	r2, #76	; 0x4c
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f002 ff67 	bl	800494c <memcpy>

	uint16_t myVecASize = sizeof(myVecA) / sizeof(myVecA[0]);
 8001a7e:	2326      	movs	r3, #38	; 0x26
 8001a80:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	int16_t myVecCorr[myVecASize];
 8001a84:	f8b7 10a6 	ldrh.w	r1, [r7, #166]	; 0xa6
 8001a88:	460b      	mov	r3, r1
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001a90:	b28b      	uxth	r3, r1
 8001a92:	2200      	movs	r2, #0
 8001a94:	4698      	mov	r8, r3
 8001a96:	4691      	mov	r9, r2
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	f04f 0300 	mov.w	r3, #0
 8001aa0:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001aa4:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8001aa8:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001aac:	b28b      	uxth	r3, r1
 8001aae:	2200      	movs	r2, #0
 8001ab0:	461c      	mov	r4, r3
 8001ab2:	4615      	mov	r5, r2
 8001ab4:	f04f 0200 	mov.w	r2, #0
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	012b      	lsls	r3, r5, #4
 8001abe:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ac2:	0122      	lsls	r2, r4, #4
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	3307      	adds	r3, #7
 8001aca:	08db      	lsrs	r3, r3, #3
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	ebad 0d03 	sub.w	sp, sp, r3
 8001ad2:	466b      	mov	r3, sp
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	085b      	lsrs	r3, r3, #1
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	DWT->CYCCNT = 0;
 8001ade:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <c_corr_tester+0xb8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	605a      	str	r2, [r3, #4]

	c_corr(myVecA, myVecB, myVecCorr, myVecASize);
 8001ae4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001ae8:	1d39      	adds	r1, r7, #4
 8001aea:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001aee:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001af2:	f7ff fcf5 	bl	80014e0 <c_corr>

	const volatile uint32_t Ciclos = DWT->CYCCNT;	// Reporta 58.497 ciclos en modo Debug!!!
 8001af6:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <c_corr_tester+0xb8>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	603b      	str	r3, [r7, #0]
 8001afc:	46b5      	mov	sp, r6
}
 8001afe:	bf00      	nop
 8001b00:	37ac      	adds	r7, #172	; 0xac
 8001b02:	46bd      	mov	sp, r7
 8001b04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b08:	08005cf4 	.word	0x08005cf4
 8001b0c:	e0001000 	.word	0xe0001000

08001b10 <PrivilegiosSVC>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void PrivilegiosSVC (void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001b16:	f3ef 8314 	mrs	r3, CONTROL
 8001b1a:	607b      	str	r3, [r7, #4]
  return(result);
 8001b1c:	687b      	ldr	r3, [r7, #4]
    // bit 1: Mapeo del stack pointer(sp). MSP=0, PSP=1.
    // bit 0: Modo de ejecucion en Thread. Privilegiado=0, No privilegiado=1.
    //        Recordar que este valor solo se usa en modo Thread. Las
    //        interrupciones siempre se ejecutan en modo Handler con total
    //        privilegio.
    uint32_t x = __get_CONTROL ();
 8001b1e:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x |= 1;
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	61fb      	str	r3, [r7, #28]
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	60bb      	str	r3, [r7, #8]
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	f383 8814 	msr	CONTROL, r3
}
 8001b32:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001b34:	f3ef 8314 	mrs	r3, CONTROL
 8001b38:	60fb      	str	r3, [r7, #12]
  return(result);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
    // bit 0 a modo No privilegiado.
    __set_CONTROL (x);

    // En este punto se estaria ejecutando en modo No privilegiado.
    // Lectura del registro "control" para confirmar.
    x = __get_CONTROL ();
 8001b3c:	61fb      	str	r3, [r7, #28]

    // Actividad de debug: Ver registro "control" y valor de variable "x".
    //__BKPT (0);

    x &= ~1u;
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	f023 0301 	bic.w	r3, r3, #1
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	f383 8814 	msr	CONTROL, r3
}
 8001b50:	bf00      	nop
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001b52:	f3ef 8314 	mrs	r3, CONTROL
 8001b56:	617b      	str	r3, [r7, #20]
  return(result);
 8001b58:	697b      	ldr	r3, [r7, #20]
    // Se intenta volver a modo Privilegiado (bit 0, valor 0).
    __set_CONTROL (x);

    // Confirma que esta operacion es ignorada por estar ejecutandose en modo
    // Thread no privilegiado.
    x = __get_CONTROL ();
 8001b5a:	61fb      	str	r3, [r7, #28]
    // Para esto se invoca por software a la interrupcion SVC (Supervisor Call)
    // utilizando la instruccion "svc".
    // No hay intrinsics para realizar esta tarea. Para utilizar la instruccion
    // es necesario implementar una funcion en assembler. Ver el archivo
    // asm_func.S.
    asm_svc ();
 8001b5c:	f7fe fb48 	bl	80001f0 <asm_svc>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001b60:	f3ef 8314 	mrs	r3, CONTROL
 8001b64:	61bb      	str	r3, [r7, #24]
  return(result);
 8001b66:	69bb      	ldr	r3, [r7, #24]

    // El sistema operativo (el handler de SVC) deberia haber devuelto el modo
    // de ejecucion de Thread a privilegiado (bit 0 en valor 0).
    x = __get_CONTROL ();
 8001b68:	61fb      	str	r3, [r7, #28]

    // Fin del ejemplo de SVC
}
 8001b6a:	bf00      	nop
 8001b6c:	3720      	adds	r7, #32
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b78:	f000 fcdc 	bl	8002534 <HAL_Init>
  DWT->CTRL |= 1 << DWT_CTRL_CYCCNTENA_Pos;
 8001b7c:	4b23      	ldr	r3, [pc, #140]	; (8001c0c <main+0x98>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a22      	ldr	r2, [pc, #136]	; (8001c0c <main+0x98>)
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b88:	f000 f842 	bl	8001c10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b8c:	f000 f950 	bl	8001e30 <MX_GPIO_Init>
  MX_ETH_Init();
 8001b90:	f000 f8a8 	bl	8001ce4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001b94:	f000 f8f4 	bl	8001d80 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001b98:	f000 f91c 	bl	8001dd4 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */


  /* Funciones en Assembly ---------------------------------------------------*/
  PrivilegiosSVC();
 8001b9c:	f7ff ffb8 	bl	8001b10 <PrivilegiosSVC>
  asm_sum_tester();
 8001ba0:	f7fe fe30 	bl	8000804 <asm_sum_tester>
  asm_zeros_tester();					// EJERCICIO 1
 8001ba4:	f7fe fe3e 	bl	8000824 <asm_zeros_tester>
  asm_productoEscalar32_tester();		// EJERCICIO 2
 8001ba8:	f7fe fe54 	bl	8000854 <asm_productoEscalar32_tester>
  asm_productoEscalar16_tester();		// EJERCICIO 3
 8001bac:	f7fe fe9c 	bl	80008e8 <asm_productoEscalar16_tester>
  asm_productoEscalar16Sat_tester();	// EJERCICIO 4
 8001bb0:	f7fe fee2 	bl	8000978 <asm_productoEscalar16Sat_tester>
  asm_filtroVentana10_tester(); 		// EJERCICIO 5
 8001bb4:	f7fe ff28 	bl	8000a08 <asm_filtroVentana10_tester>
  asm_pack32to16_tester(); 				// EJERCICIO 6
 8001bb8:	f7fe ff70 	bl	8000a9c <asm_pack32to16_tester>
  asm_max_tester(); 					// EJERCICIO 7
 8001bbc:	f7fe ffb8 	bl	8000b30 <asm_max_tester>
  asm_downsampleM_tester();				// EJERCICIO 8
 8001bc0:	f7fe ffd2 	bl	8000b68 <asm_downsampleM_tester>
  asm_invertir_tester();				// EJERCICIO 9
 8001bc4:	f7ff f816 	bl	8000bf4 <asm_invertir_tester>
  asm_ecoV1_tester();					// EJERCICIO 10.1
 8001bc8:	f7ff f82c 	bl	8000c24 <asm_ecoV1_tester>
  asm_ecoV2_tester();					// EJERCICIO 10.2
 8001bcc:	f7ff f8c0 	bl	8000d50 <asm_ecoV2_tester>
  asm_ecoV3_tester();					// EJERCICIO 10.3
 8001bd0:	f7ff f954 	bl	8000e7c <asm_ecoV3_tester>
  asm_corrV1_tester();					// EJERCICIO 11.1
 8001bd4:	f7ff f9e8 	bl	8000fa8 <asm_corrV1_tester>
  asm_corrV2_tester();					// EJERCICIO 11.2
 8001bd8:	f7ff fa46 	bl	8001068 <asm_corrV2_tester>


  /* Funciones en C ----------------------------------------------------------*/
  c_zeros_tester();						// EJERCICIO 1
 8001bdc:	f7ff fcc8 	bl	8001570 <c_zeros_tester>
  c_productoEscalar32_tester();			// EJERCICIO 2
 8001be0:	f7ff fcde 	bl	80015a0 <c_productoEscalar32_tester>
  c_productoEscalar16_tester();			// EJERCICIO 3
 8001be4:	f7ff fd26 	bl	8001634 <c_productoEscalar16_tester>
  c_productoEscalar16Sat_tester();		// EJERCICIO 4
 8001be8:	f7ff fd6c 	bl	80016c4 <c_productoEscalar16Sat_tester>
  c_filtroVentana10_tester(); 			// EJERCICIO 5
 8001bec:	f7ff fdb2 	bl	8001754 <c_filtroVentana10_tester>
  c_pack32to16_tester(); 				// EJERCICIO 6
 8001bf0:	f7ff fdfa 	bl	80017e8 <c_pack32to16_tester>
  c_max_tester(); 						// EJERCICIO 7
 8001bf4:	f7ff fe42 	bl	800187c <c_max_tester>
  c_downsampleM_tester();				// EJERCICIO 8
 8001bf8:	f7ff fe5c 	bl	80018b4 <c_downsampleM_tester>
  c_invertir_tester();					// EJERCICIO 9
 8001bfc:	f7ff fea0 	bl	8001940 <c_invertir_tester>
  c_eco_tester();						// EJERCICIO 10
 8001c00:	f7ff feb6 	bl	8001970 <c_eco_tester>
  c_corr_tester();						// EJERCICIO 11
 8001c04:	f7ff ff26 	bl	8001a54 <c_corr_tester>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <main+0x94>
 8001c0a:	bf00      	nop
 8001c0c:	e0001000 	.word	0xe0001000

08001c10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b094      	sub	sp, #80	; 0x50
 8001c14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c16:	f107 0320 	add.w	r3, r7, #32
 8001c1a:	2230      	movs	r2, #48	; 0x30
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f002 fea2 	bl	8004968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c24:	f107 030c 	add.w	r3, r7, #12
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c34:	2300      	movs	r3, #0
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	4b28      	ldr	r3, [pc, #160]	; (8001cdc <SystemClock_Config+0xcc>)
 8001c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3c:	4a27      	ldr	r2, [pc, #156]	; (8001cdc <SystemClock_Config+0xcc>)
 8001c3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c42:	6413      	str	r3, [r2, #64]	; 0x40
 8001c44:	4b25      	ldr	r3, [pc, #148]	; (8001cdc <SystemClock_Config+0xcc>)
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c50:	2300      	movs	r3, #0
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	4b22      	ldr	r3, [pc, #136]	; (8001ce0 <SystemClock_Config+0xd0>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a21      	ldr	r2, [pc, #132]	; (8001ce0 <SystemClock_Config+0xd0>)
 8001c5a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	4b1f      	ldr	r3, [pc, #124]	; (8001ce0 <SystemClock_Config+0xd0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c68:	607b      	str	r3, [r7, #4]
 8001c6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c70:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c76:	2302      	movs	r3, #2
 8001c78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c80:	2304      	movs	r3, #4
 8001c82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c84:	23a8      	movs	r3, #168	; 0xa8
 8001c86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001c8c:	2307      	movs	r3, #7
 8001c8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c90:	f107 0320 	add.w	r3, r7, #32
 8001c94:	4618      	mov	r0, r3
 8001c96:	f001 fbd3 	bl	8003440 <HAL_RCC_OscConfig>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ca0:	f000 f974 	bl	8001f8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca4:	230f      	movs	r3, #15
 8001ca6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cb0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	2105      	movs	r1, #5
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f001 fe34 	bl	8003930 <HAL_RCC_ClockConfig>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001cce:	f000 f95d 	bl	8001f8c <Error_Handler>
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3750      	adds	r7, #80	; 0x50
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40007000 	.word	0x40007000

08001ce4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	; (8001d68 <MX_ETH_Init+0x84>)
 8001cea:	4a20      	ldr	r2, [pc, #128]	; (8001d6c <MX_ETH_Init+0x88>)
 8001cec:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001cee:	4b20      	ldr	r3, [pc, #128]	; (8001d70 <MX_ETH_Init+0x8c>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001cf4:	4b1e      	ldr	r3, [pc, #120]	; (8001d70 <MX_ETH_Init+0x8c>)
 8001cf6:	2280      	movs	r2, #128	; 0x80
 8001cf8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <MX_ETH_Init+0x8c>)
 8001cfc:	22e1      	movs	r2, #225	; 0xe1
 8001cfe:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001d00:	4b1b      	ldr	r3, [pc, #108]	; (8001d70 <MX_ETH_Init+0x8c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001d06:	4b1a      	ldr	r3, [pc, #104]	; (8001d70 <MX_ETH_Init+0x8c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001d0c:	4b18      	ldr	r3, [pc, #96]	; (8001d70 <MX_ETH_Init+0x8c>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001d12:	4b15      	ldr	r3, [pc, #84]	; (8001d68 <MX_ETH_Init+0x84>)
 8001d14:	4a16      	ldr	r2, [pc, #88]	; (8001d70 <MX_ETH_Init+0x8c>)
 8001d16:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001d18:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <MX_ETH_Init+0x84>)
 8001d1a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001d1e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001d20:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <MX_ETH_Init+0x84>)
 8001d22:	4a14      	ldr	r2, [pc, #80]	; (8001d74 <MX_ETH_Init+0x90>)
 8001d24:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <MX_ETH_Init+0x84>)
 8001d28:	4a13      	ldr	r2, [pc, #76]	; (8001d78 <MX_ETH_Init+0x94>)
 8001d2a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <MX_ETH_Init+0x84>)
 8001d2e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001d32:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <MX_ETH_Init+0x84>)
 8001d36:	f000 fd79 	bl	800282c <HAL_ETH_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001d40:	f000 f924 	bl	8001f8c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001d44:	2238      	movs	r2, #56	; 0x38
 8001d46:	2100      	movs	r1, #0
 8001d48:	480c      	ldr	r0, [pc, #48]	; (8001d7c <MX_ETH_Init+0x98>)
 8001d4a:	f002 fe0d 	bl	8004968 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <MX_ETH_Init+0x98>)
 8001d50:	2221      	movs	r2, #33	; 0x21
 8001d52:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001d54:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <MX_ETH_Init+0x98>)
 8001d56:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001d5a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001d5c:	4b07      	ldr	r3, [pc, #28]	; (8001d7c <MX_ETH_Init+0x98>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000204 	.word	0x20000204
 8001d6c:	40028000 	.word	0x40028000
 8001d70:	20000804 	.word	0x20000804
 8001d74:	20000164 	.word	0x20000164
 8001d78:	200000c4 	.word	0x200000c4
 8001d7c:	2000008c 	.word	0x2000008c

08001d80 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d84:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d86:	4a12      	ldr	r2, [pc, #72]	; (8001dd0 <MX_USART3_UART_Init+0x50>)
 8001d88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d8a:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d92:	4b0e      	ldr	r3, [pc, #56]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d98:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001da4:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001da6:	220c      	movs	r2, #12
 8001da8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001daa:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db0:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001db6:	4805      	ldr	r0, [pc, #20]	; (8001dcc <MX_USART3_UART_Init+0x4c>)
 8001db8:	f001 ffda 	bl	8003d70 <HAL_UART_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001dc2:	f000 f8e3 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	200002b4 	.word	0x200002b4
 8001dd0:	40004800 	.word	0x40004800

08001dd4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001dd8:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dda:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001dde:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001de2:	2204      	movs	r2, #4
 8001de4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001de8:	2202      	movs	r2, #2
 8001dea:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001dec:	4b0f      	ldr	r3, [pc, #60]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001df4:	2202      	movs	r2, #2
 8001df6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001e04:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001e0a:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001e16:	4805      	ldr	r0, [pc, #20]	; (8001e2c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e18:	f001 f9f5 	bl	8003206 <HAL_PCD_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001e22:	f000 f8b3 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200002f8 	.word	0x200002f8

08001e30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08c      	sub	sp, #48	; 0x30
 8001e34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e36:	f107 031c 	add.w	r3, r7, #28
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	605a      	str	r2, [r3, #4]
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	60da      	str	r2, [r3, #12]
 8001e44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
 8001e4a:	4b4c      	ldr	r3, [pc, #304]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	4a4b      	ldr	r2, [pc, #300]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e50:	f043 0304 	orr.w	r3, r3, #4
 8001e54:	6313      	str	r3, [r2, #48]	; 0x30
 8001e56:	4b49      	ldr	r3, [pc, #292]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	f003 0304 	and.w	r3, r3, #4
 8001e5e:	61bb      	str	r3, [r7, #24]
 8001e60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	4b45      	ldr	r3, [pc, #276]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a44      	ldr	r2, [pc, #272]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b42      	ldr	r3, [pc, #264]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e7a:	617b      	str	r3, [r7, #20]
 8001e7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	4b3e      	ldr	r3, [pc, #248]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	4a3d      	ldr	r2, [pc, #244]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8e:	4b3b      	ldr	r3, [pc, #236]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b37      	ldr	r3, [pc, #220]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a36      	ldr	r2, [pc, #216]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b34      	ldr	r3, [pc, #208]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	60bb      	str	r3, [r7, #8]
 8001eba:	4b30      	ldr	r3, [pc, #192]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a2f      	ldr	r2, [pc, #188]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001ec0:	f043 0308 	orr.w	r3, r3, #8
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	607b      	str	r3, [r7, #4]
 8001ed6:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eda:	4a28      	ldr	r2, [pc, #160]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001edc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee2:	4b26      	ldr	r3, [pc, #152]	; (8001f7c <MX_GPIO_Init+0x14c>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f244 0181 	movw	r1, #16513	; 0x4081
 8001ef4:	4822      	ldr	r0, [pc, #136]	; (8001f80 <MX_GPIO_Init+0x150>)
 8001ef6:	f001 f96d 	bl	80031d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2140      	movs	r1, #64	; 0x40
 8001efe:	4821      	ldr	r0, [pc, #132]	; (8001f84 <MX_GPIO_Init+0x154>)
 8001f00:	f001 f968 	bl	80031d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001f04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f0a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001f0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001f14:	f107 031c 	add.w	r3, r7, #28
 8001f18:	4619      	mov	r1, r3
 8001f1a:	481b      	ldr	r0, [pc, #108]	; (8001f88 <MX_GPIO_Init+0x158>)
 8001f1c:	f000 ffae 	bl	8002e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001f20:	f244 0381 	movw	r3, #16513	; 0x4081
 8001f24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f26:	2301      	movs	r3, #1
 8001f28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 031c 	add.w	r3, r7, #28
 8001f36:	4619      	mov	r1, r3
 8001f38:	4811      	ldr	r0, [pc, #68]	; (8001f80 <MX_GPIO_Init+0x150>)
 8001f3a:	f000 ff9f 	bl	8002e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001f3e:	2340      	movs	r3, #64	; 0x40
 8001f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f42:	2301      	movs	r3, #1
 8001f44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	f107 031c 	add.w	r3, r7, #28
 8001f52:	4619      	mov	r1, r3
 8001f54:	480b      	ldr	r0, [pc, #44]	; (8001f84 <MX_GPIO_Init+0x154>)
 8001f56:	f000 ff91 	bl	8002e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001f5a:	2380      	movs	r3, #128	; 0x80
 8001f5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f66:	f107 031c 	add.w	r3, r7, #28
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4805      	ldr	r0, [pc, #20]	; (8001f84 <MX_GPIO_Init+0x154>)
 8001f6e:	f000 ff85 	bl	8002e7c <HAL_GPIO_Init>

}
 8001f72:	bf00      	nop
 8001f74:	3730      	adds	r7, #48	; 0x30
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	40020400 	.word	0x40020400
 8001f84:	40021800 	.word	0x40021800
 8001f88:	40020800 	.word	0x40020800

08001f8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f90:	b672      	cpsid	i
}
 8001f92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f94:	e7fe      	b.n	8001f94 <Error_Handler+0x8>
	...

08001f98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	4a0f      	ldr	r2, [pc, #60]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fac:	6453      	str	r3, [r2, #68]	; 0x44
 8001fae:	4b0d      	ldr	r3, [pc, #52]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	603b      	str	r3, [r7, #0]
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	4a08      	ldr	r2, [pc, #32]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fca:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <HAL_MspInit+0x4c>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40023800 	.word	0x40023800

08001fe8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08e      	sub	sp, #56	; 0x38
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a55      	ldr	r2, [pc, #340]	; (800215c <HAL_ETH_MspInit+0x174>)
 8002006:	4293      	cmp	r3, r2
 8002008:	f040 80a4 	bne.w	8002154 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
 8002010:	4b53      	ldr	r3, [pc, #332]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002014:	4a52      	ldr	r2, [pc, #328]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002016:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800201a:	6313      	str	r3, [r2, #48]	; 0x30
 800201c:	4b50      	ldr	r3, [pc, #320]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800201e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002024:	623b      	str	r3, [r7, #32]
 8002026:	6a3b      	ldr	r3, [r7, #32]
 8002028:	2300      	movs	r3, #0
 800202a:	61fb      	str	r3, [r7, #28]
 800202c:	4b4c      	ldr	r3, [pc, #304]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800202e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002030:	4a4b      	ldr	r2, [pc, #300]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002032:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002036:	6313      	str	r3, [r2, #48]	; 0x30
 8002038:	4b49      	ldr	r3, [pc, #292]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800203a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002040:	61fb      	str	r3, [r7, #28]
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	2300      	movs	r3, #0
 8002046:	61bb      	str	r3, [r7, #24]
 8002048:	4b45      	ldr	r3, [pc, #276]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	4a44      	ldr	r2, [pc, #272]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800204e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002052:	6313      	str	r3, [r2, #48]	; 0x30
 8002054:	4b42      	ldr	r3, [pc, #264]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002058:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800205c:	61bb      	str	r3, [r7, #24]
 800205e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002060:	2300      	movs	r3, #0
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	4b3e      	ldr	r3, [pc, #248]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002068:	4a3d      	ldr	r2, [pc, #244]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800206a:	f043 0304 	orr.w	r3, r3, #4
 800206e:	6313      	str	r3, [r2, #48]	; 0x30
 8002070:	4b3b      	ldr	r3, [pc, #236]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	4b37      	ldr	r3, [pc, #220]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002084:	4a36      	ldr	r2, [pc, #216]	; (8002160 <HAL_ETH_MspInit+0x178>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6313      	str	r3, [r2, #48]	; 0x30
 800208c:	4b34      	ldr	r3, [pc, #208]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002098:	2300      	movs	r3, #0
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	4b30      	ldr	r3, [pc, #192]	; (8002160 <HAL_ETH_MspInit+0x178>)
 800209e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a0:	4a2f      	ldr	r2, [pc, #188]	; (8002160 <HAL_ETH_MspInit+0x178>)
 80020a2:	f043 0302 	orr.w	r3, r3, #2
 80020a6:	6313      	str	r3, [r2, #48]	; 0x30
 80020a8:	4b2d      	ldr	r3, [pc, #180]	; (8002160 <HAL_ETH_MspInit+0x178>)
 80020aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80020b4:	2300      	movs	r3, #0
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	4b29      	ldr	r3, [pc, #164]	; (8002160 <HAL_ETH_MspInit+0x178>)
 80020ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020bc:	4a28      	ldr	r2, [pc, #160]	; (8002160 <HAL_ETH_MspInit+0x178>)
 80020be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020c2:	6313      	str	r3, [r2, #48]	; 0x30
 80020c4:	4b26      	ldr	r3, [pc, #152]	; (8002160 <HAL_ETH_MspInit+0x178>)
 80020c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80020d0:	2332      	movs	r3, #50	; 0x32
 80020d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d4:	2302      	movs	r3, #2
 80020d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020dc:	2303      	movs	r3, #3
 80020de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020e0:	230b      	movs	r3, #11
 80020e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e8:	4619      	mov	r1, r3
 80020ea:	481e      	ldr	r0, [pc, #120]	; (8002164 <HAL_ETH_MspInit+0x17c>)
 80020ec:	f000 fec6 	bl	8002e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80020f0:	2386      	movs	r3, #134	; 0x86
 80020f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f4:	2302      	movs	r3, #2
 80020f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020fc:	2303      	movs	r3, #3
 80020fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002100:	230b      	movs	r3, #11
 8002102:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002108:	4619      	mov	r1, r3
 800210a:	4817      	ldr	r0, [pc, #92]	; (8002168 <HAL_ETH_MspInit+0x180>)
 800210c:	f000 feb6 	bl	8002e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002110:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002116:	2302      	movs	r3, #2
 8002118:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211a:	2300      	movs	r3, #0
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211e:	2303      	movs	r3, #3
 8002120:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002122:	230b      	movs	r3, #11
 8002124:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800212a:	4619      	mov	r1, r3
 800212c:	480f      	ldr	r0, [pc, #60]	; (800216c <HAL_ETH_MspInit+0x184>)
 800212e:	f000 fea5 	bl	8002e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002132:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002136:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002138:	2302      	movs	r3, #2
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002140:	2303      	movs	r3, #3
 8002142:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002144:	230b      	movs	r3, #11
 8002146:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800214c:	4619      	mov	r1, r3
 800214e:	4808      	ldr	r0, [pc, #32]	; (8002170 <HAL_ETH_MspInit+0x188>)
 8002150:	f000 fe94 	bl	8002e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002154:	bf00      	nop
 8002156:	3738      	adds	r7, #56	; 0x38
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40028000 	.word	0x40028000
 8002160:	40023800 	.word	0x40023800
 8002164:	40020800 	.word	0x40020800
 8002168:	40020000 	.word	0x40020000
 800216c:	40020400 	.word	0x40020400
 8002170:	40021800 	.word	0x40021800

08002174 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08a      	sub	sp, #40	; 0x28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217c:	f107 0314 	add.w	r3, r7, #20
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a19      	ldr	r2, [pc, #100]	; (80021f8 <HAL_UART_MspInit+0x84>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d12c      	bne.n	80021f0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	613b      	str	r3, [r7, #16]
 800219a:	4b18      	ldr	r3, [pc, #96]	; (80021fc <HAL_UART_MspInit+0x88>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219e:	4a17      	ldr	r2, [pc, #92]	; (80021fc <HAL_UART_MspInit+0x88>)
 80021a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a4:	6413      	str	r3, [r2, #64]	; 0x40
 80021a6:	4b15      	ldr	r3, [pc, #84]	; (80021fc <HAL_UART_MspInit+0x88>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <HAL_UART_MspInit+0x88>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	4a10      	ldr	r2, [pc, #64]	; (80021fc <HAL_UART_MspInit+0x88>)
 80021bc:	f043 0308 	orr.w	r3, r3, #8
 80021c0:	6313      	str	r3, [r2, #48]	; 0x30
 80021c2:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <HAL_UART_MspInit+0x88>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	f003 0308 	and.w	r3, r3, #8
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80021ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d4:	2302      	movs	r3, #2
 80021d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021dc:	2303      	movs	r3, #3
 80021de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021e0:	2307      	movs	r3, #7
 80021e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	4619      	mov	r1, r3
 80021ea:	4805      	ldr	r0, [pc, #20]	; (8002200 <HAL_UART_MspInit+0x8c>)
 80021ec:	f000 fe46 	bl	8002e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021f0:	bf00      	nop
 80021f2:	3728      	adds	r7, #40	; 0x28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40004800 	.word	0x40004800
 80021fc:	40023800 	.word	0x40023800
 8002200:	40020c00 	.word	0x40020c00

08002204 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	; 0x28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002224:	d13f      	bne.n	80022a6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
 800222a:	4b21      	ldr	r3, [pc, #132]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	4a20      	ldr	r2, [pc, #128]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6313      	str	r3, [r2, #48]	; 0x30
 8002236:	4b1e      	ldr	r3, [pc, #120]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002242:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002248:	2302      	movs	r3, #2
 800224a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002250:	2303      	movs	r3, #3
 8002252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002254:	230a      	movs	r3, #10
 8002256:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	4619      	mov	r1, r3
 800225e:	4815      	ldr	r0, [pc, #84]	; (80022b4 <HAL_PCD_MspInit+0xb0>)
 8002260:	f000 fe0c 	bl	8002e7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002264:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226a:	2300      	movs	r3, #0
 800226c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002272:	f107 0314 	add.w	r3, r7, #20
 8002276:	4619      	mov	r1, r3
 8002278:	480e      	ldr	r0, [pc, #56]	; (80022b4 <HAL_PCD_MspInit+0xb0>)
 800227a:	f000 fdff 	bl	8002e7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800227e:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 8002280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002282:	4a0b      	ldr	r2, [pc, #44]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 8002284:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002288:	6353      	str	r3, [r2, #52]	; 0x34
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002292:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 8002294:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002298:	6453      	str	r3, [r2, #68]	; 0x44
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_PCD_MspInit+0xac>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80022a6:	bf00      	nop
 80022a8:	3728      	adds	r7, #40	; 0x28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40020000 	.word	0x40020000

080022b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022bc:	e7fe      	b.n	80022bc <NMI_Handler+0x4>

080022be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022be:	b480      	push	{r7}
 80022c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022c2:	e7fe      	b.n	80022c2 <HardFault_Handler+0x4>

080022c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022c8:	e7fe      	b.n	80022c8 <MemManage_Handler+0x4>

080022ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022ca:	b480      	push	{r7}
 80022cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ce:	e7fe      	b.n	80022ce <BusFault_Handler+0x4>

080022d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d4:	e7fe      	b.n	80022d4 <UsageFault_Handler+0x4>

080022d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b085      	sub	sp, #20
 80022da:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80022dc:	f3ef 8314 	mrs	r3, CONTROL
 80022e0:	607b      	str	r3, [r7, #4]
  return(result);
 80022e2:	687b      	ldr	r3, [r7, #4]
	// Handler de la interrupcion "SVC" (Supervisor Call).
	// Usado por el ejemplo "PrivilegiosSVC".

    // Se obtiene el valor del registro "control". El bit 0 indica el nivel
    // de privilegio en modo "Thread". Deberia ser 1: No privilegiado.
    uint32_t x = __get_CONTROL ();
 80022e4:	60fb      	str	r3, [r7, #12]

    // Borra el bit 0. Nuevo valor 0: privilegiado.
    x &= ~1u;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f023 0301 	bic.w	r3, r3, #1
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	f383 8814 	msr	CONTROL, r3
}
 80022f8:	bf00      	nop
    __set_CONTROL (x);
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002326:	f000 f957 	bl	80025d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	bd80      	pop	{r7, pc}

0800232e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800232e:	b480      	push	{r7}
 8002330:	af00      	add	r7, sp, #0
	return 1;
 8002332:	2301      	movs	r3, #1
}
 8002334:	4618      	mov	r0, r3
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr

0800233e <_kill>:

int _kill(int pid, int sig)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
 8002346:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002348:	f002 fad6 	bl	80048f8 <__errno>
 800234c:	4603      	mov	r3, r0
 800234e:	2216      	movs	r2, #22
 8002350:	601a      	str	r2, [r3, #0]
	return -1;
 8002352:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <_exit>:

void _exit (int status)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002366:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff ffe7 	bl	800233e <_kill>
	while (1) {}		/* Make sure we hang here */
 8002370:	e7fe      	b.n	8002370 <_exit+0x12>

08002372 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b086      	sub	sp, #24
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800237e:	2300      	movs	r3, #0
 8002380:	617b      	str	r3, [r7, #20]
 8002382:	e00a      	b.n	800239a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002384:	f3af 8000 	nop.w
 8002388:	4601      	mov	r1, r0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1c5a      	adds	r2, r3, #1
 800238e:	60ba      	str	r2, [r7, #8]
 8002390:	b2ca      	uxtb	r2, r1
 8002392:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	3301      	adds	r3, #1
 8002398:	617b      	str	r3, [r7, #20]
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	429a      	cmp	r2, r3
 80023a0:	dbf0      	blt.n	8002384 <_read+0x12>
	}

return len;
 80023a2:	687b      	ldr	r3, [r7, #4]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b8:	2300      	movs	r3, #0
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	e009      	b.n	80023d2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	60ba      	str	r2, [r7, #8]
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	3301      	adds	r3, #1
 80023d0:	617b      	str	r3, [r7, #20]
 80023d2:	697a      	ldr	r2, [r7, #20]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	dbf1      	blt.n	80023be <_write+0x12>
	}
	return len;
 80023da:	687b      	ldr	r3, [r7, #4]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_close>:

int _close(int file)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
	return -1;
 80023ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800240c:	605a      	str	r2, [r3, #4]
	return 0;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <_isatty>:

int _isatty(int file)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
	return 1;
 8002424:	2301      	movs	r3, #1
}
 8002426:	4618      	mov	r0, r3
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002432:	b480      	push	{r7}
 8002434:	b085      	sub	sp, #20
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
	return 0;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002454:	4a14      	ldr	r2, [pc, #80]	; (80024a8 <_sbrk+0x5c>)
 8002456:	4b15      	ldr	r3, [pc, #84]	; (80024ac <_sbrk+0x60>)
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002460:	4b13      	ldr	r3, [pc, #76]	; (80024b0 <_sbrk+0x64>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002468:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <_sbrk+0x64>)
 800246a:	4a12      	ldr	r2, [pc, #72]	; (80024b4 <_sbrk+0x68>)
 800246c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <_sbrk+0x64>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4413      	add	r3, r2
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	429a      	cmp	r2, r3
 800247a:	d207      	bcs.n	800248c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800247c:	f002 fa3c 	bl	80048f8 <__errno>
 8002480:	4603      	mov	r3, r0
 8002482:	220c      	movs	r2, #12
 8002484:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002486:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800248a:	e009      	b.n	80024a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800248c:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <_sbrk+0x64>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4413      	add	r3, r2
 800249a:	4a05      	ldr	r2, [pc, #20]	; (80024b0 <_sbrk+0x64>)
 800249c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249e:	68fb      	ldr	r3, [r7, #12]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3718      	adds	r7, #24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20030000 	.word	0x20030000
 80024ac:	00000400 	.word	0x00000400
 80024b0:	2000080c 	.word	0x2000080c
 80024b4:	20000828 	.word	0x20000828

080024b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024bc:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <SystemInit+0x20>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c2:	4a05      	ldr	r2, [pc, #20]	; (80024d8 <SystemInit+0x20>)
 80024c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  nop
 80024dc:	bf00      	nop
  nop
 80024de:	bf00      	nop
  ldr   sp, =_estack       /* set stack pointer */
 80024e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002518 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e4:	480d      	ldr	r0, [pc, #52]	; (800251c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024e6:	490e      	ldr	r1, [pc, #56]	; (8002520 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024e8:	4a0e      	ldr	r2, [pc, #56]	; (8002524 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024ec:	e002      	b.n	80024f4 <LoopCopyDataInit>

080024ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024f2:	3304      	adds	r3, #4

080024f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f8:	d3f9      	bcc.n	80024ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024fa:	4a0b      	ldr	r2, [pc, #44]	; (8002528 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024fc:	4c0b      	ldr	r4, [pc, #44]	; (800252c <LoopFillZerobss+0x26>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002500:	e001      	b.n	8002506 <LoopFillZerobss>

08002502 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002502:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002504:	3204      	adds	r2, #4

08002506 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002506:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002508:	d3fb      	bcc.n	8002502 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800250a:	f7ff ffd5 	bl	80024b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800250e:	f002 f9f9 	bl	8004904 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002512:	f7ff fb2f 	bl	8001b74 <main>
  bx  lr    
 8002516:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002518:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800251c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002520:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002524:	08005eb0 	.word	0x08005eb0
  ldr r2, =_sbss
 8002528:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800252c:	20000824 	.word	0x20000824

08002530 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002530:	e7fe      	b.n	8002530 <ADC_IRQHandler>
	...

08002534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002538:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <HAL_Init+0x40>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a0d      	ldr	r2, [pc, #52]	; (8002574 <HAL_Init+0x40>)
 800253e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002542:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002544:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_Init+0x40>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <HAL_Init+0x40>)
 800254a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800254e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002550:	4b08      	ldr	r3, [pc, #32]	; (8002574 <HAL_Init+0x40>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a07      	ldr	r2, [pc, #28]	; (8002574 <HAL_Init+0x40>)
 8002556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800255c:	2003      	movs	r0, #3
 800255e:	f000 f931 	bl	80027c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002562:	2000      	movs	r0, #0
 8002564:	f000 f808 	bl	8002578 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002568:	f7ff fd16 	bl	8001f98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40023c00 	.word	0x40023c00

08002578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002580:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_InitTick+0x54>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_InitTick+0x58>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	4619      	mov	r1, r3
 800258a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800258e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002592:	fbb2 f3f3 	udiv	r3, r2, r3
 8002596:	4618      	mov	r0, r3
 8002598:	f000 f93b 	bl	8002812 <HAL_SYSTICK_Config>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e00e      	b.n	80025c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b0f      	cmp	r3, #15
 80025aa:	d80a      	bhi.n	80025c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025ac:	2200      	movs	r2, #0
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025b4:	f000 f911 	bl	80027da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b8:	4a06      	ldr	r2, [pc, #24]	; (80025d4 <HAL_InitTick+0x5c>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	e000      	b.n	80025c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000000 	.word	0x20000000
 80025d0:	20000008 	.word	0x20000008
 80025d4:	20000004 	.word	0x20000004

080025d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025dc:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <HAL_IncTick+0x20>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	461a      	mov	r2, r3
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_IncTick+0x24>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4413      	add	r3, r2
 80025e8:	4a04      	ldr	r2, [pc, #16]	; (80025fc <HAL_IncTick+0x24>)
 80025ea:	6013      	str	r3, [r2, #0]
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	20000008 	.word	0x20000008
 80025fc:	20000810 	.word	0x20000810

08002600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return uwTick;
 8002604:	4b03      	ldr	r3, [pc, #12]	; (8002614 <HAL_GetTick+0x14>)
 8002606:	681b      	ldr	r3, [r3, #0]
}
 8002608:	4618      	mov	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	20000810 	.word	0x20000810

08002618 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002620:	f7ff ffee 	bl	8002600 <HAL_GetTick>
 8002624:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002630:	d005      	beq.n	800263e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002632:	4b0a      	ldr	r3, [pc, #40]	; (800265c <HAL_Delay+0x44>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4413      	add	r3, r2
 800263c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800263e:	bf00      	nop
 8002640:	f7ff ffde 	bl	8002600 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	429a      	cmp	r2, r3
 800264e:	d8f7      	bhi.n	8002640 <HAL_Delay+0x28>
  {
  }
}
 8002650:	bf00      	nop
 8002652:	bf00      	nop
 8002654:	3710      	adds	r7, #16
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000008 	.word	0x20000008

08002660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800267c:	4013      	ands	r3, r2
 800267e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800268c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002692:	4a04      	ldr	r2, [pc, #16]	; (80026a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	60d3      	str	r3, [r2, #12]
}
 8002698:	bf00      	nop
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026ac:	4b04      	ldr	r3, [pc, #16]	; (80026c0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	f003 0307 	and.w	r3, r3, #7
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	4603      	mov	r3, r0
 80026cc:	6039      	str	r1, [r7, #0]
 80026ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	db0a      	blt.n	80026ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	b2da      	uxtb	r2, r3
 80026dc:	490c      	ldr	r1, [pc, #48]	; (8002710 <__NVIC_SetPriority+0x4c>)
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	0112      	lsls	r2, r2, #4
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	440b      	add	r3, r1
 80026e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026ec:	e00a      	b.n	8002704 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	4908      	ldr	r1, [pc, #32]	; (8002714 <__NVIC_SetPriority+0x50>)
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	3b04      	subs	r3, #4
 80026fc:	0112      	lsls	r2, r2, #4
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	440b      	add	r3, r1
 8002702:	761a      	strb	r2, [r3, #24]
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	e000e100 	.word	0xe000e100
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002718:	b480      	push	{r7}
 800271a:	b089      	sub	sp, #36	; 0x24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f1c3 0307 	rsb	r3, r3, #7
 8002732:	2b04      	cmp	r3, #4
 8002734:	bf28      	it	cs
 8002736:	2304      	movcs	r3, #4
 8002738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3304      	adds	r3, #4
 800273e:	2b06      	cmp	r3, #6
 8002740:	d902      	bls.n	8002748 <NVIC_EncodePriority+0x30>
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3b03      	subs	r3, #3
 8002746:	e000      	b.n	800274a <NVIC_EncodePriority+0x32>
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800274c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	43da      	mvns	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	401a      	ands	r2, r3
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002760:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	fa01 f303 	lsl.w	r3, r1, r3
 800276a:	43d9      	mvns	r1, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002770:	4313      	orrs	r3, r2
         );
}
 8002772:	4618      	mov	r0, r3
 8002774:	3724      	adds	r7, #36	; 0x24
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
	...

08002780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002790:	d301      	bcc.n	8002796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002792:	2301      	movs	r3, #1
 8002794:	e00f      	b.n	80027b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002796:	4a0a      	ldr	r2, [pc, #40]	; (80027c0 <SysTick_Config+0x40>)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3b01      	subs	r3, #1
 800279c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800279e:	210f      	movs	r1, #15
 80027a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027a4:	f7ff ff8e 	bl	80026c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a8:	4b05      	ldr	r3, [pc, #20]	; (80027c0 <SysTick_Config+0x40>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ae:	4b04      	ldr	r3, [pc, #16]	; (80027c0 <SysTick_Config+0x40>)
 80027b0:	2207      	movs	r2, #7
 80027b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	e000e010 	.word	0xe000e010

080027c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f7ff ff47 	bl	8002660 <__NVIC_SetPriorityGrouping>
}
 80027d2:	bf00      	nop
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027da:	b580      	push	{r7, lr}
 80027dc:	b086      	sub	sp, #24
 80027de:	af00      	add	r7, sp, #0
 80027e0:	4603      	mov	r3, r0
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	607a      	str	r2, [r7, #4]
 80027e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027ec:	f7ff ff5c 	bl	80026a8 <__NVIC_GetPriorityGrouping>
 80027f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	68b9      	ldr	r1, [r7, #8]
 80027f6:	6978      	ldr	r0, [r7, #20]
 80027f8:	f7ff ff8e 	bl	8002718 <NVIC_EncodePriority>
 80027fc:	4602      	mov	r2, r0
 80027fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002802:	4611      	mov	r1, r2
 8002804:	4618      	mov	r0, r3
 8002806:	f7ff ff5d 	bl	80026c4 <__NVIC_SetPriority>
}
 800280a:	bf00      	nop
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b082      	sub	sp, #8
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff ffb0 	bl	8002780 <SysTick_Config>
 8002820:	4603      	mov	r3, r0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
	...

0800282c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e06c      	b.n	8002918 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002844:	2b00      	cmp	r3, #0
 8002846:	d106      	bne.n	8002856 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2223      	movs	r2, #35	; 0x23
 800284c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff fbc9 	bl	8001fe8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	4b31      	ldr	r3, [pc, #196]	; (8002920 <HAL_ETH_Init+0xf4>)
 800285c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285e:	4a30      	ldr	r2, [pc, #192]	; (8002920 <HAL_ETH_Init+0xf4>)
 8002860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002864:	6453      	str	r3, [r2, #68]	; 0x44
 8002866:	4b2e      	ldr	r3, [pc, #184]	; (8002920 <HAL_ETH_Init+0xf4>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002872:	4b2c      	ldr	r3, [pc, #176]	; (8002924 <HAL_ETH_Init+0xf8>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	4a2b      	ldr	r2, [pc, #172]	; (8002924 <HAL_ETH_Init+0xf8>)
 8002878:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800287c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800287e:	4b29      	ldr	r3, [pc, #164]	; (8002924 <HAL_ETH_Init+0xf8>)
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	4927      	ldr	r1, [pc, #156]	; (8002924 <HAL_ETH_Init+0xf8>)
 8002888:	4313      	orrs	r3, r2
 800288a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800288c:	4b25      	ldr	r3, [pc, #148]	; (8002924 <HAL_ETH_Init+0xf8>)
 800288e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	6812      	ldr	r2, [r2, #0]
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80028a6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028a8:	f7ff feaa 	bl	8002600 <HAL_GetTick>
 80028ac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80028ae:	e011      	b.n	80028d4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80028b0:	f7ff fea6 	bl	8002600 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80028be:	d909      	bls.n	80028d4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2204      	movs	r2, #4
 80028c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	22e0      	movs	r2, #224	; 0xe0
 80028cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e021      	b.n	8002918 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1e4      	bne.n	80028b0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f958 	bl	8002b9c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f000 f9ff 	bl	8002cf0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 fa55 	bl	8002da2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	461a      	mov	r2, r3
 80028fe:	2100      	movs	r1, #0
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 f9bd 	bl	8002c80 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2210      	movs	r2, #16
 8002912:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40023800 	.word	0x40023800
 8002924:	40013800 	.word	0x40013800

08002928 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4b51      	ldr	r3, [pc, #324]	; (8002a84 <ETH_SetMACConfig+0x15c>)
 800293e:	4013      	ands	r3, r2
 8002940:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	7c1b      	ldrb	r3, [r3, #16]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d102      	bne.n	8002950 <ETH_SetMACConfig+0x28>
 800294a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800294e:	e000      	b.n	8002952 <ETH_SetMACConfig+0x2a>
 8002950:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	7c5b      	ldrb	r3, [r3, #17]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d102      	bne.n	8002960 <ETH_SetMACConfig+0x38>
 800295a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800295e:	e000      	b.n	8002962 <ETH_SetMACConfig+0x3a>
 8002960:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002962:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002968:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	7fdb      	ldrb	r3, [r3, #31]
 800296e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002970:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002976:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	7f92      	ldrb	r2, [r2, #30]
 800297c:	2a00      	cmp	r2, #0
 800297e:	d102      	bne.n	8002986 <ETH_SetMACConfig+0x5e>
 8002980:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002984:	e000      	b.n	8002988 <ETH_SetMACConfig+0x60>
 8002986:	2200      	movs	r2, #0
                        macconf->Speed |
 8002988:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	7f1b      	ldrb	r3, [r3, #28]
 800298e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002990:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002996:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	791b      	ldrb	r3, [r3, #4]
 800299c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800299e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80029a6:	2a00      	cmp	r2, #0
 80029a8:	d102      	bne.n	80029b0 <ETH_SetMACConfig+0x88>
 80029aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ae:	e000      	b.n	80029b2 <ETH_SetMACConfig+0x8a>
 80029b0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80029b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	7bdb      	ldrb	r3, [r3, #15]
 80029b8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80029ba:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80029c0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029c8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80029ca:	4313      	orrs	r3, r2
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80029e2:	2001      	movs	r0, #1
 80029e4:	f7ff fe18 	bl	8002618 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	f64f 7341 	movw	r3, #65345	; 0xff41
 80029fe:	4013      	ands	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a06:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002a08:	683a      	ldr	r2, [r7, #0]
 8002a0a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002a0e:	2a00      	cmp	r2, #0
 8002a10:	d101      	bne.n	8002a16 <ETH_SetMACConfig+0xee>
 8002a12:	2280      	movs	r2, #128	; 0x80
 8002a14:	e000      	b.n	8002a18 <ETH_SetMACConfig+0xf0>
 8002a16:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002a18:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002a1e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002a26:	2a01      	cmp	r2, #1
 8002a28:	d101      	bne.n	8002a2e <ETH_SetMACConfig+0x106>
 8002a2a:	2208      	movs	r2, #8
 8002a2c:	e000      	b.n	8002a30 <ETH_SetMACConfig+0x108>
 8002a2e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002a30:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002a38:	2a01      	cmp	r2, #1
 8002a3a:	d101      	bne.n	8002a40 <ETH_SetMACConfig+0x118>
 8002a3c:	2204      	movs	r2, #4
 8002a3e:	e000      	b.n	8002a42 <ETH_SetMACConfig+0x11a>
 8002a40:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002a42:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002a4a:	2a01      	cmp	r2, #1
 8002a4c:	d101      	bne.n	8002a52 <ETH_SetMACConfig+0x12a>
 8002a4e:	2202      	movs	r2, #2
 8002a50:	e000      	b.n	8002a54 <ETH_SetMACConfig+0x12c>
 8002a52:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002a54:	4313      	orrs	r3, r2
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	f7ff fdd3 	bl	8002618 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	619a      	str	r2, [r3, #24]
}
 8002a7a:	bf00      	nop
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	ff20810f 	.word	0xff20810f

08002a88 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	4b3d      	ldr	r3, [pc, #244]	; (8002b98 <ETH_SetDMAConfig+0x110>)
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	7b1b      	ldrb	r3, [r3, #12]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d102      	bne.n	8002ab4 <ETH_SetDMAConfig+0x2c>
 8002aae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002ab2:	e000      	b.n	8002ab6 <ETH_SetDMAConfig+0x2e>
 8002ab4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	7b5b      	ldrb	r3, [r3, #13]
 8002aba:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002abc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	7f52      	ldrb	r2, [r2, #29]
 8002ac2:	2a00      	cmp	r2, #0
 8002ac4:	d102      	bne.n	8002acc <ETH_SetDMAConfig+0x44>
 8002ac6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002aca:	e000      	b.n	8002ace <ETH_SetDMAConfig+0x46>
 8002acc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002ace:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	7b9b      	ldrb	r3, [r3, #14]
 8002ad4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002ad6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002adc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	7f1b      	ldrb	r3, [r3, #28]
 8002ae2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002ae4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	7f9b      	ldrb	r3, [r3, #30]
 8002aea:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002aec:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002af2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002afa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002afc:	4313      	orrs	r3, r2
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b1e:	2001      	movs	r0, #1
 8002b20:	f7ff fd7a 	bl	8002618 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	791b      	ldrb	r3, [r3, #4]
 8002b36:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002b3c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002b42:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002b48:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b50:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002b52:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b58:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002b5a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002b60:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b6a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002b6e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b7c:	2001      	movs	r0, #1
 8002b7e:	f7ff fd4b 	bl	8002618 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6013      	str	r3, [r2, #0]
}
 8002b90:	bf00      	nop
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	f8de3f23 	.word	0xf8de3f23

08002b9c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b0a6      	sub	sp, #152	; 0x98
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002baa:	2301      	movs	r3, #1
 8002bac:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002be2:	2300      	movs	r3, #0
 8002be4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002be6:	2300      	movs	r3, #0
 8002be8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002bec:	2300      	movs	r3, #0
 8002bee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002bfe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c02:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002c04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c08:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002c10:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c14:	4619      	mov	r1, r3
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7ff fe86 	bl	8002928 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002c20:	2301      	movs	r3, #1
 8002c22:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002c24:	2301      	movs	r3, #1
 8002c26:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002c32:	2300      	movs	r3, #0
 8002c34:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002c42:	2301      	movs	r3, #1
 8002c44:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002c4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c50:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002c52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c56:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002c58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c5c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002c6c:	f107 0308 	add.w	r3, r7, #8
 8002c70:	4619      	mov	r1, r3
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff ff08 	bl	8002a88 <ETH_SetDMAConfig>
}
 8002c78:	bf00      	nop
 8002c7a:	3798      	adds	r7, #152	; 0x98
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	60b9      	str	r1, [r7, #8]
 8002c8a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	3305      	adds	r3, #5
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	3204      	adds	r2, #4
 8002c98:	7812      	ldrb	r2, [r2, #0]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <ETH_MACAddressConfig+0x68>)
 8002ca2:	4413      	add	r3, r2
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	3303      	adds	r3, #3
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	061a      	lsls	r2, r3, #24
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	041b      	lsls	r3, r3, #16
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	021b      	lsls	r3, r3, #8
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	7812      	ldrb	r2, [r2, #0]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002cce:	68ba      	ldr	r2, [r7, #8]
 8002cd0:	4b06      	ldr	r3, [pc, #24]	; (8002cec <ETH_MACAddressConfig+0x6c>)
 8002cd2:	4413      	add	r3, r2
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	6013      	str	r3, [r2, #0]
}
 8002cda:	bf00      	nop
 8002cdc:	371c      	adds	r7, #28
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40028040 	.word	0x40028040
 8002cec:	40028044 	.word	0x40028044

08002cf0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60fb      	str	r3, [r7, #12]
 8002cfc:	e03e      	b.n	8002d7c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	68d9      	ldr	r1, [r3, #12]
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	440b      	add	r3, r1
 8002d0e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2200      	movs	r2, #0
 8002d26:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002d28:	68b9      	ldr	r1, [r7, #8]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	3206      	adds	r2, #6
 8002d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d80c      	bhi.n	8002d60 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68d9      	ldr	r1, [r3, #12]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	4613      	mov	r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	4413      	add	r3, r2
 8002d54:	00db      	lsls	r3, r3, #3
 8002d56:	440b      	add	r3, r1
 8002d58:	461a      	mov	r2, r3
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	60da      	str	r2, [r3, #12]
 8002d5e:	e004      	b.n	8002d6a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	461a      	mov	r2, r3
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	3301      	adds	r3, #1
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2b03      	cmp	r3, #3
 8002d80:	d9bd      	bls.n	8002cfe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68da      	ldr	r2, [r3, #12]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d94:	611a      	str	r2, [r3, #16]
}
 8002d96:	bf00      	nop
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b085      	sub	sp, #20
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	e046      	b.n	8002e3e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6919      	ldr	r1, [r3, #16]
 8002db4:	68fa      	ldr	r2, [r7, #12]
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	00db      	lsls	r3, r3, #3
 8002dbe:	440b      	add	r3, r1
 8002dc0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2200      	movs	r2, #0
 8002de4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002dec:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002df4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002e02:	68b9      	ldr	r1, [r7, #8]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	3212      	adds	r2, #18
 8002e0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d80c      	bhi.n	8002e2e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6919      	ldr	r1, [r3, #16]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	1c5a      	adds	r2, r3, #1
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	440b      	add	r3, r1
 8002e26:	461a      	mov	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	60da      	str	r2, [r3, #12]
 8002e2c:	e004      	b.n	8002e38 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	461a      	mov	r2, r3
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	60fb      	str	r3, [r7, #12]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2b03      	cmp	r3, #3
 8002e42:	d9b5      	bls.n	8002db0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	691a      	ldr	r2, [r3, #16]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e6e:	60da      	str	r2, [r3, #12]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b089      	sub	sp, #36	; 0x24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e92:	2300      	movs	r3, #0
 8002e94:	61fb      	str	r3, [r7, #28]
 8002e96:	e177      	b.n	8003188 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e98:	2201      	movs	r2, #1
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	f040 8166 	bne.w	8003182 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d005      	beq.n	8002ece <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d130      	bne.n	8002f30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	2203      	movs	r2, #3
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f04:	2201      	movs	r2, #1
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4013      	ands	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	091b      	lsrs	r3, r3, #4
 8002f1a:	f003 0201 	and.w	r2, r3, #1
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b03      	cmp	r3, #3
 8002f3a:	d017      	beq.n	8002f6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	2203      	movs	r2, #3
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	4013      	ands	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f003 0303 	and.w	r3, r3, #3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d123      	bne.n	8002fc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	08da      	lsrs	r2, r3, #3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3208      	adds	r2, #8
 8002f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f86:	69fb      	ldr	r3, [r7, #28]
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	220f      	movs	r2, #15
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	08da      	lsrs	r2, r3, #3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	3208      	adds	r2, #8
 8002fba:	69b9      	ldr	r1, [r7, #24]
 8002fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	2203      	movs	r2, #3
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f003 0203 	and.w	r2, r3, #3
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f000 80c0 	beq.w	8003182 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	4b66      	ldr	r3, [pc, #408]	; (80031a0 <HAL_GPIO_Init+0x324>)
 8003008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300a:	4a65      	ldr	r2, [pc, #404]	; (80031a0 <HAL_GPIO_Init+0x324>)
 800300c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003010:	6453      	str	r3, [r2, #68]	; 0x44
 8003012:	4b63      	ldr	r3, [pc, #396]	; (80031a0 <HAL_GPIO_Init+0x324>)
 8003014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800301e:	4a61      	ldr	r2, [pc, #388]	; (80031a4 <HAL_GPIO_Init+0x328>)
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	089b      	lsrs	r3, r3, #2
 8003024:	3302      	adds	r3, #2
 8003026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	220f      	movs	r2, #15
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4013      	ands	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a58      	ldr	r2, [pc, #352]	; (80031a8 <HAL_GPIO_Init+0x32c>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d037      	beq.n	80030ba <HAL_GPIO_Init+0x23e>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a57      	ldr	r2, [pc, #348]	; (80031ac <HAL_GPIO_Init+0x330>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d031      	beq.n	80030b6 <HAL_GPIO_Init+0x23a>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a56      	ldr	r2, [pc, #344]	; (80031b0 <HAL_GPIO_Init+0x334>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d02b      	beq.n	80030b2 <HAL_GPIO_Init+0x236>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a55      	ldr	r2, [pc, #340]	; (80031b4 <HAL_GPIO_Init+0x338>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d025      	beq.n	80030ae <HAL_GPIO_Init+0x232>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a54      	ldr	r2, [pc, #336]	; (80031b8 <HAL_GPIO_Init+0x33c>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d01f      	beq.n	80030aa <HAL_GPIO_Init+0x22e>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a53      	ldr	r2, [pc, #332]	; (80031bc <HAL_GPIO_Init+0x340>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d019      	beq.n	80030a6 <HAL_GPIO_Init+0x22a>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a52      	ldr	r2, [pc, #328]	; (80031c0 <HAL_GPIO_Init+0x344>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d013      	beq.n	80030a2 <HAL_GPIO_Init+0x226>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a51      	ldr	r2, [pc, #324]	; (80031c4 <HAL_GPIO_Init+0x348>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d00d      	beq.n	800309e <HAL_GPIO_Init+0x222>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a50      	ldr	r2, [pc, #320]	; (80031c8 <HAL_GPIO_Init+0x34c>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d007      	beq.n	800309a <HAL_GPIO_Init+0x21e>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a4f      	ldr	r2, [pc, #316]	; (80031cc <HAL_GPIO_Init+0x350>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d101      	bne.n	8003096 <HAL_GPIO_Init+0x21a>
 8003092:	2309      	movs	r3, #9
 8003094:	e012      	b.n	80030bc <HAL_GPIO_Init+0x240>
 8003096:	230a      	movs	r3, #10
 8003098:	e010      	b.n	80030bc <HAL_GPIO_Init+0x240>
 800309a:	2308      	movs	r3, #8
 800309c:	e00e      	b.n	80030bc <HAL_GPIO_Init+0x240>
 800309e:	2307      	movs	r3, #7
 80030a0:	e00c      	b.n	80030bc <HAL_GPIO_Init+0x240>
 80030a2:	2306      	movs	r3, #6
 80030a4:	e00a      	b.n	80030bc <HAL_GPIO_Init+0x240>
 80030a6:	2305      	movs	r3, #5
 80030a8:	e008      	b.n	80030bc <HAL_GPIO_Init+0x240>
 80030aa:	2304      	movs	r3, #4
 80030ac:	e006      	b.n	80030bc <HAL_GPIO_Init+0x240>
 80030ae:	2303      	movs	r3, #3
 80030b0:	e004      	b.n	80030bc <HAL_GPIO_Init+0x240>
 80030b2:	2302      	movs	r3, #2
 80030b4:	e002      	b.n	80030bc <HAL_GPIO_Init+0x240>
 80030b6:	2301      	movs	r3, #1
 80030b8:	e000      	b.n	80030bc <HAL_GPIO_Init+0x240>
 80030ba:	2300      	movs	r3, #0
 80030bc:	69fa      	ldr	r2, [r7, #28]
 80030be:	f002 0203 	and.w	r2, r2, #3
 80030c2:	0092      	lsls	r2, r2, #2
 80030c4:	4093      	lsls	r3, r2
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030cc:	4935      	ldr	r1, [pc, #212]	; (80031a4 <HAL_GPIO_Init+0x328>)
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	089b      	lsrs	r3, r3, #2
 80030d2:	3302      	adds	r3, #2
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030da:	4b3d      	ldr	r3, [pc, #244]	; (80031d0 <HAL_GPIO_Init+0x354>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	43db      	mvns	r3, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4013      	ands	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030fe:	4a34      	ldr	r2, [pc, #208]	; (80031d0 <HAL_GPIO_Init+0x354>)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003104:	4b32      	ldr	r3, [pc, #200]	; (80031d0 <HAL_GPIO_Init+0x354>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003128:	4a29      	ldr	r2, [pc, #164]	; (80031d0 <HAL_GPIO_Init+0x354>)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800312e:	4b28      	ldr	r3, [pc, #160]	; (80031d0 <HAL_GPIO_Init+0x354>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	43db      	mvns	r3, r3
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	4013      	ands	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	4313      	orrs	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003152:	4a1f      	ldr	r2, [pc, #124]	; (80031d0 <HAL_GPIO_Init+0x354>)
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003158:	4b1d      	ldr	r3, [pc, #116]	; (80031d0 <HAL_GPIO_Init+0x354>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	43db      	mvns	r3, r3
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4013      	ands	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	4313      	orrs	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800317c:	4a14      	ldr	r2, [pc, #80]	; (80031d0 <HAL_GPIO_Init+0x354>)
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3301      	adds	r3, #1
 8003186:	61fb      	str	r3, [r7, #28]
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	2b0f      	cmp	r3, #15
 800318c:	f67f ae84 	bls.w	8002e98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003190:	bf00      	nop
 8003192:	bf00      	nop
 8003194:	3724      	adds	r7, #36	; 0x24
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	40023800 	.word	0x40023800
 80031a4:	40013800 	.word	0x40013800
 80031a8:	40020000 	.word	0x40020000
 80031ac:	40020400 	.word	0x40020400
 80031b0:	40020800 	.word	0x40020800
 80031b4:	40020c00 	.word	0x40020c00
 80031b8:	40021000 	.word	0x40021000
 80031bc:	40021400 	.word	0x40021400
 80031c0:	40021800 	.word	0x40021800
 80031c4:	40021c00 	.word	0x40021c00
 80031c8:	40022000 	.word	0x40022000
 80031cc:	40022400 	.word	0x40022400
 80031d0:	40013c00 	.word	0x40013c00

080031d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	460b      	mov	r3, r1
 80031de:	807b      	strh	r3, [r7, #2]
 80031e0:	4613      	mov	r3, r2
 80031e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031e4:	787b      	ldrb	r3, [r7, #1]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ea:	887a      	ldrh	r2, [r7, #2]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031f0:	e003      	b.n	80031fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031f2:	887b      	ldrh	r3, [r7, #2]
 80031f4:	041a      	lsls	r2, r3, #16
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	619a      	str	r2, [r3, #24]
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003206:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003208:	b08f      	sub	sp, #60	; 0x3c
 800320a:	af0a      	add	r7, sp, #40	; 0x28
 800320c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d101      	bne.n	8003218 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e10f      	b.n	8003438 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d106      	bne.n	8003238 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f7fe ffe6 	bl	8002204 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2203      	movs	r2, #3
 800323c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003248:	2b00      	cmp	r3, #0
 800324a:	d102      	bne.n	8003252 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f001 f8ad 	bl	80043b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	603b      	str	r3, [r7, #0]
 8003262:	687e      	ldr	r6, [r7, #4]
 8003264:	466d      	mov	r5, sp
 8003266:	f106 0410 	add.w	r4, r6, #16
 800326a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800326c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800326e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003270:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003272:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003276:	e885 0003 	stmia.w	r5, {r0, r1}
 800327a:	1d33      	adds	r3, r6, #4
 800327c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800327e:	6838      	ldr	r0, [r7, #0]
 8003280:	f001 f838 	bl	80042f4 <USB_CoreInit>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2202      	movs	r2, #2
 800328e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e0d0      	b.n	8003438 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2100      	movs	r1, #0
 800329c:	4618      	mov	r0, r3
 800329e:	f001 f89b 	bl	80043d8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032a2:	2300      	movs	r3, #0
 80032a4:	73fb      	strb	r3, [r7, #15]
 80032a6:	e04a      	b.n	800333e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80032a8:	7bfa      	ldrb	r2, [r7, #15]
 80032aa:	6879      	ldr	r1, [r7, #4]
 80032ac:	4613      	mov	r3, r2
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	4413      	add	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	440b      	add	r3, r1
 80032b6:	333d      	adds	r3, #61	; 0x3d
 80032b8:	2201      	movs	r2, #1
 80032ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80032bc:	7bfa      	ldrb	r2, [r7, #15]
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	4613      	mov	r3, r2
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	333c      	adds	r3, #60	; 0x3c
 80032cc:	7bfa      	ldrb	r2, [r7, #15]
 80032ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80032d0:	7bfa      	ldrb	r2, [r7, #15]
 80032d2:	7bfb      	ldrb	r3, [r7, #15]
 80032d4:	b298      	uxth	r0, r3
 80032d6:	6879      	ldr	r1, [r7, #4]
 80032d8:	4613      	mov	r3, r2
 80032da:	00db      	lsls	r3, r3, #3
 80032dc:	4413      	add	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	440b      	add	r3, r1
 80032e2:	3344      	adds	r3, #68	; 0x44
 80032e4:	4602      	mov	r2, r0
 80032e6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80032e8:	7bfa      	ldrb	r2, [r7, #15]
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	4413      	add	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	3340      	adds	r3, #64	; 0x40
 80032f8:	2200      	movs	r2, #0
 80032fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80032fc:	7bfa      	ldrb	r2, [r7, #15]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	3348      	adds	r3, #72	; 0x48
 800330c:	2200      	movs	r2, #0
 800330e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003310:	7bfa      	ldrb	r2, [r7, #15]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	4413      	add	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	334c      	adds	r3, #76	; 0x4c
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003324:	7bfa      	ldrb	r2, [r7, #15]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	3354      	adds	r3, #84	; 0x54
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003338:	7bfb      	ldrb	r3, [r7, #15]
 800333a:	3301      	adds	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
 800333e:	7bfa      	ldrb	r2, [r7, #15]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	429a      	cmp	r2, r3
 8003346:	d3af      	bcc.n	80032a8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003348:	2300      	movs	r3, #0
 800334a:	73fb      	strb	r3, [r7, #15]
 800334c:	e044      	b.n	80033d8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800334e:	7bfa      	ldrb	r2, [r7, #15]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	4413      	add	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003364:	7bfa      	ldrb	r2, [r7, #15]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003376:	7bfa      	ldrb	r2, [r7, #15]
 8003378:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800337a:	7bfa      	ldrb	r2, [r7, #15]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	4413      	add	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800338c:	2200      	movs	r2, #0
 800338e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003390:	7bfa      	ldrb	r2, [r7, #15]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	4413      	add	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80033a2:	2200      	movs	r2, #0
 80033a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80033a6:	7bfa      	ldrb	r2, [r7, #15]
 80033a8:	6879      	ldr	r1, [r7, #4]
 80033aa:	4613      	mov	r3, r2
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	4413      	add	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	440b      	add	r3, r1
 80033b4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80033bc:	7bfa      	ldrb	r2, [r7, #15]
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	4613      	mov	r3, r2
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	4413      	add	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80033ce:	2200      	movs	r2, #0
 80033d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	3301      	adds	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
 80033d8:	7bfa      	ldrb	r2, [r7, #15]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d3b5      	bcc.n	800334e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	687e      	ldr	r6, [r7, #4]
 80033ea:	466d      	mov	r5, sp
 80033ec:	f106 0410 	add.w	r4, r6, #16
 80033f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80033fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8003400:	1d33      	adds	r3, r6, #4
 8003402:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003404:	6838      	ldr	r0, [r7, #0]
 8003406:	f001 f833 	bl	8004470 <USB_DevInit>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d005      	beq.n	800341c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2202      	movs	r2, #2
 8003414:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e00d      	b.n	8003438 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f001 f9fe 	bl	8004832 <USB_DevDisconnect>

  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003440 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e267      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d075      	beq.n	800354a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800345e:	4b88      	ldr	r3, [pc, #544]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 030c 	and.w	r3, r3, #12
 8003466:	2b04      	cmp	r3, #4
 8003468:	d00c      	beq.n	8003484 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800346a:	4b85      	ldr	r3, [pc, #532]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003472:	2b08      	cmp	r3, #8
 8003474:	d112      	bne.n	800349c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003476:	4b82      	ldr	r3, [pc, #520]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800347e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003482:	d10b      	bne.n	800349c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003484:	4b7e      	ldr	r3, [pc, #504]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d05b      	beq.n	8003548 <HAL_RCC_OscConfig+0x108>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d157      	bne.n	8003548 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e242      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034a4:	d106      	bne.n	80034b4 <HAL_RCC_OscConfig+0x74>
 80034a6:	4b76      	ldr	r3, [pc, #472]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a75      	ldr	r2, [pc, #468]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b0:	6013      	str	r3, [r2, #0]
 80034b2:	e01d      	b.n	80034f0 <HAL_RCC_OscConfig+0xb0>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034bc:	d10c      	bne.n	80034d8 <HAL_RCC_OscConfig+0x98>
 80034be:	4b70      	ldr	r3, [pc, #448]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a6f      	ldr	r2, [pc, #444]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034c8:	6013      	str	r3, [r2, #0]
 80034ca:	4b6d      	ldr	r3, [pc, #436]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a6c      	ldr	r2, [pc, #432]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	e00b      	b.n	80034f0 <HAL_RCC_OscConfig+0xb0>
 80034d8:	4b69      	ldr	r3, [pc, #420]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a68      	ldr	r2, [pc, #416]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034e2:	6013      	str	r3, [r2, #0]
 80034e4:	4b66      	ldr	r3, [pc, #408]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a65      	ldr	r2, [pc, #404]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80034ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d013      	beq.n	8003520 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f8:	f7ff f882 	bl	8002600 <HAL_GetTick>
 80034fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fe:	e008      	b.n	8003512 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003500:	f7ff f87e 	bl	8002600 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b64      	cmp	r3, #100	; 0x64
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e207      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003512:	4b5b      	ldr	r3, [pc, #364]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCC_OscConfig+0xc0>
 800351e:	e014      	b.n	800354a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003520:	f7ff f86e 	bl	8002600 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003528:	f7ff f86a 	bl	8002600 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b64      	cmp	r3, #100	; 0x64
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e1f3      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353a:	4b51      	ldr	r3, [pc, #324]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f0      	bne.n	8003528 <HAL_RCC_OscConfig+0xe8>
 8003546:	e000      	b.n	800354a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d063      	beq.n	800361e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003556:	4b4a      	ldr	r3, [pc, #296]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f003 030c 	and.w	r3, r3, #12
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00b      	beq.n	800357a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003562:	4b47      	ldr	r3, [pc, #284]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800356a:	2b08      	cmp	r3, #8
 800356c:	d11c      	bne.n	80035a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800356e:	4b44      	ldr	r3, [pc, #272]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d116      	bne.n	80035a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357a:	4b41      	ldr	r3, [pc, #260]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d005      	beq.n	8003592 <HAL_RCC_OscConfig+0x152>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d001      	beq.n	8003592 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e1c7      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003592:	4b3b      	ldr	r3, [pc, #236]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	4937      	ldr	r1, [pc, #220]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035a6:	e03a      	b.n	800361e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d020      	beq.n	80035f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b0:	4b34      	ldr	r3, [pc, #208]	; (8003684 <HAL_RCC_OscConfig+0x244>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b6:	f7ff f823 	bl	8002600 <HAL_GetTick>
 80035ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035bc:	e008      	b.n	80035d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035be:	f7ff f81f 	bl	8002600 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e1a8      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d0:	4b2b      	ldr	r3, [pc, #172]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0f0      	beq.n	80035be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035dc:	4b28      	ldr	r3, [pc, #160]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	4925      	ldr	r1, [pc, #148]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	600b      	str	r3, [r1, #0]
 80035f0:	e015      	b.n	800361e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f2:	4b24      	ldr	r3, [pc, #144]	; (8003684 <HAL_RCC_OscConfig+0x244>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f8:	f7ff f802 	bl	8002600 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003600:	f7fe fffe 	bl	8002600 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e187      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003612:	4b1b      	ldr	r3, [pc, #108]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1f0      	bne.n	8003600 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0308 	and.w	r3, r3, #8
 8003626:	2b00      	cmp	r3, #0
 8003628:	d036      	beq.n	8003698 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d016      	beq.n	8003660 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003632:	4b15      	ldr	r3, [pc, #84]	; (8003688 <HAL_RCC_OscConfig+0x248>)
 8003634:	2201      	movs	r2, #1
 8003636:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003638:	f7fe ffe2 	bl	8002600 <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003640:	f7fe ffde 	bl	8002600 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e167      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003652:	4b0b      	ldr	r3, [pc, #44]	; (8003680 <HAL_RCC_OscConfig+0x240>)
 8003654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCC_OscConfig+0x200>
 800365e:	e01b      	b.n	8003698 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003660:	4b09      	ldr	r3, [pc, #36]	; (8003688 <HAL_RCC_OscConfig+0x248>)
 8003662:	2200      	movs	r2, #0
 8003664:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003666:	f7fe ffcb 	bl	8002600 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800366c:	e00e      	b.n	800368c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800366e:	f7fe ffc7 	bl	8002600 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d907      	bls.n	800368c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e150      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
 8003680:	40023800 	.word	0x40023800
 8003684:	42470000 	.word	0x42470000
 8003688:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800368c:	4b88      	ldr	r3, [pc, #544]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 800368e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d1ea      	bne.n	800366e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 8097 	beq.w	80037d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036a6:	2300      	movs	r3, #0
 80036a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036aa:	4b81      	ldr	r3, [pc, #516]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80036ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10f      	bne.n	80036d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	60bb      	str	r3, [r7, #8]
 80036ba:	4b7d      	ldr	r3, [pc, #500]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	4a7c      	ldr	r2, [pc, #496]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80036c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c4:	6413      	str	r3, [r2, #64]	; 0x40
 80036c6:	4b7a      	ldr	r3, [pc, #488]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ce:	60bb      	str	r3, [r7, #8]
 80036d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036d2:	2301      	movs	r3, #1
 80036d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d6:	4b77      	ldr	r3, [pc, #476]	; (80038b4 <HAL_RCC_OscConfig+0x474>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d118      	bne.n	8003714 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036e2:	4b74      	ldr	r3, [pc, #464]	; (80038b4 <HAL_RCC_OscConfig+0x474>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a73      	ldr	r2, [pc, #460]	; (80038b4 <HAL_RCC_OscConfig+0x474>)
 80036e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036ee:	f7fe ff87 	bl	8002600 <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036f6:	f7fe ff83 	bl	8002600 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e10c      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003708:	4b6a      	ldr	r3, [pc, #424]	; (80038b4 <HAL_RCC_OscConfig+0x474>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0f0      	beq.n	80036f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d106      	bne.n	800372a <HAL_RCC_OscConfig+0x2ea>
 800371c:	4b64      	ldr	r3, [pc, #400]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 800371e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003720:	4a63      	ldr	r2, [pc, #396]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003722:	f043 0301 	orr.w	r3, r3, #1
 8003726:	6713      	str	r3, [r2, #112]	; 0x70
 8003728:	e01c      	b.n	8003764 <HAL_RCC_OscConfig+0x324>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b05      	cmp	r3, #5
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x30c>
 8003732:	4b5f      	ldr	r3, [pc, #380]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003736:	4a5e      	ldr	r2, [pc, #376]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003738:	f043 0304 	orr.w	r3, r3, #4
 800373c:	6713      	str	r3, [r2, #112]	; 0x70
 800373e:	4b5c      	ldr	r3, [pc, #368]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003742:	4a5b      	ldr	r2, [pc, #364]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	6713      	str	r3, [r2, #112]	; 0x70
 800374a:	e00b      	b.n	8003764 <HAL_RCC_OscConfig+0x324>
 800374c:	4b58      	ldr	r3, [pc, #352]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 800374e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003750:	4a57      	ldr	r2, [pc, #348]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	6713      	str	r3, [r2, #112]	; 0x70
 8003758:	4b55      	ldr	r3, [pc, #340]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 800375a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375c:	4a54      	ldr	r2, [pc, #336]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 800375e:	f023 0304 	bic.w	r3, r3, #4
 8003762:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d015      	beq.n	8003798 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800376c:	f7fe ff48 	bl	8002600 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003772:	e00a      	b.n	800378a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003774:	f7fe ff44 	bl	8002600 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003782:	4293      	cmp	r3, r2
 8003784:	d901      	bls.n	800378a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e0cb      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800378a:	4b49      	ldr	r3, [pc, #292]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 800378c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d0ee      	beq.n	8003774 <HAL_RCC_OscConfig+0x334>
 8003796:	e014      	b.n	80037c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003798:	f7fe ff32 	bl	8002600 <HAL_GetTick>
 800379c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800379e:	e00a      	b.n	80037b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037a0:	f7fe ff2e 	bl	8002600 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e0b5      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037b6:	4b3e      	ldr	r3, [pc, #248]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80037b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1ee      	bne.n	80037a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037c2:	7dfb      	ldrb	r3, [r7, #23]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d105      	bne.n	80037d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037c8:	4b39      	ldr	r3, [pc, #228]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	4a38      	ldr	r2, [pc, #224]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80037ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 80a1 	beq.w	8003920 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037de:	4b34      	ldr	r3, [pc, #208]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b08      	cmp	r3, #8
 80037e8:	d05c      	beq.n	80038a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d141      	bne.n	8003876 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f2:	4b31      	ldr	r3, [pc, #196]	; (80038b8 <HAL_RCC_OscConfig+0x478>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037f8:	f7fe ff02 	bl	8002600 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003800:	f7fe fefe 	bl	8002600 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e087      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003812:	4b27      	ldr	r3, [pc, #156]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f0      	bne.n	8003800 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69da      	ldr	r2, [r3, #28]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382c:	019b      	lsls	r3, r3, #6
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	085b      	lsrs	r3, r3, #1
 8003836:	3b01      	subs	r3, #1
 8003838:	041b      	lsls	r3, r3, #16
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003840:	061b      	lsls	r3, r3, #24
 8003842:	491b      	ldr	r1, [pc, #108]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003844:	4313      	orrs	r3, r2
 8003846:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003848:	4b1b      	ldr	r3, [pc, #108]	; (80038b8 <HAL_RCC_OscConfig+0x478>)
 800384a:	2201      	movs	r2, #1
 800384c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800384e:	f7fe fed7 	bl	8002600 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003856:	f7fe fed3 	bl	8002600 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e05c      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003868:	4b11      	ldr	r3, [pc, #68]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0f0      	beq.n	8003856 <HAL_RCC_OscConfig+0x416>
 8003874:	e054      	b.n	8003920 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003876:	4b10      	ldr	r3, [pc, #64]	; (80038b8 <HAL_RCC_OscConfig+0x478>)
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387c:	f7fe fec0 	bl	8002600 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003884:	f7fe febc 	bl	8002600 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e045      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003896:	4b06      	ldr	r3, [pc, #24]	; (80038b0 <HAL_RCC_OscConfig+0x470>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1f0      	bne.n	8003884 <HAL_RCC_OscConfig+0x444>
 80038a2:	e03d      	b.n	8003920 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d107      	bne.n	80038bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e038      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
 80038b0:	40023800 	.word	0x40023800
 80038b4:	40007000 	.word	0x40007000
 80038b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038bc:	4b1b      	ldr	r3, [pc, #108]	; (800392c <HAL_RCC_OscConfig+0x4ec>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d028      	beq.n	800391c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d121      	bne.n	800391c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d11a      	bne.n	800391c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038ec:	4013      	ands	r3, r2
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d111      	bne.n	800391c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003902:	085b      	lsrs	r3, r3, #1
 8003904:	3b01      	subs	r3, #1
 8003906:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003908:	429a      	cmp	r2, r3
 800390a:	d107      	bne.n	800391c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003916:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003918:	429a      	cmp	r2, r3
 800391a:	d001      	beq.n	8003920 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e000      	b.n	8003922 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3718      	adds	r7, #24
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40023800 	.word	0x40023800

08003930 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0cc      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003944:	4b68      	ldr	r3, [pc, #416]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 030f 	and.w	r3, r3, #15
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d90c      	bls.n	800396c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003952:	4b65      	ldr	r3, [pc, #404]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b63      	ldr	r3, [pc, #396]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e0b8      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d020      	beq.n	80039ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003984:	4b59      	ldr	r3, [pc, #356]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	4a58      	ldr	r2, [pc, #352]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 800398a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800398e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800399c:	4b53      	ldr	r3, [pc, #332]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	4a52      	ldr	r2, [pc, #328]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a8:	4b50      	ldr	r3, [pc, #320]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	494d      	ldr	r1, [pc, #308]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d044      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d107      	bne.n	80039de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ce:	4b47      	ldr	r3, [pc, #284]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d119      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e07f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d003      	beq.n	80039ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d107      	bne.n	80039fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ee:	4b3f      	ldr	r3, [pc, #252]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d109      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e06f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fe:	4b3b      	ldr	r3, [pc, #236]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e067      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a0e:	4b37      	ldr	r3, [pc, #220]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f023 0203 	bic.w	r2, r3, #3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	4934      	ldr	r1, [pc, #208]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a20:	f7fe fdee 	bl	8002600 <HAL_GetTick>
 8003a24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a28:	f7fe fdea 	bl	8002600 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e04f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a3e:	4b2b      	ldr	r3, [pc, #172]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 020c 	and.w	r2, r3, #12
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d1eb      	bne.n	8003a28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a50:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 030f 	and.w	r3, r3, #15
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d20c      	bcs.n	8003a78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a5e:	4b22      	ldr	r3, [pc, #136]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a66:	4b20      	ldr	r3, [pc, #128]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d001      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e032      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0304 	and.w	r3, r3, #4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d008      	beq.n	8003a96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a84:	4b19      	ldr	r3, [pc, #100]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	4916      	ldr	r1, [pc, #88]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d009      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003aa2:	4b12      	ldr	r3, [pc, #72]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	490e      	ldr	r1, [pc, #56]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ab6:	f000 f821 	bl	8003afc <HAL_RCC_GetSysClockFreq>
 8003aba:	4602      	mov	r2, r0
 8003abc:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	490a      	ldr	r1, [pc, #40]	; (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003ac8:	5ccb      	ldrb	r3, [r1, r3]
 8003aca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ace:	4a09      	ldr	r2, [pc, #36]	; (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ad2:	4b09      	ldr	r3, [pc, #36]	; (8003af8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe fd4e 	bl	8002578 <HAL_InitTick>

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40023c00 	.word	0x40023c00
 8003aec:	40023800 	.word	0x40023800
 8003af0:	08005d40 	.word	0x08005d40
 8003af4:	20000000 	.word	0x20000000
 8003af8:	20000004 	.word	0x20000004

08003afc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b00:	b094      	sub	sp, #80	; 0x50
 8003b02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b04:	2300      	movs	r3, #0
 8003b06:	647b      	str	r3, [r7, #68]	; 0x44
 8003b08:	2300      	movs	r3, #0
 8003b0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b14:	4b79      	ldr	r3, [pc, #484]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x200>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 030c 	and.w	r3, r3, #12
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d00d      	beq.n	8003b3c <HAL_RCC_GetSysClockFreq+0x40>
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	f200 80e1 	bhi.w	8003ce8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <HAL_RCC_GetSysClockFreq+0x34>
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d003      	beq.n	8003b36 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b2e:	e0db      	b.n	8003ce8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b30:	4b73      	ldr	r3, [pc, #460]	; (8003d00 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b32:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003b34:	e0db      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b36:	4b73      	ldr	r3, [pc, #460]	; (8003d04 <HAL_RCC_GetSysClockFreq+0x208>)
 8003b38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b3a:	e0d8      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b3c:	4b6f      	ldr	r3, [pc, #444]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x200>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b44:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b46:	4b6d      	ldr	r3, [pc, #436]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x200>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d063      	beq.n	8003c1a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b52:	4b6a      	ldr	r3, [pc, #424]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x200>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	099b      	lsrs	r3, r3, #6
 8003b58:	2200      	movs	r2, #0
 8003b5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b5c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b64:	633b      	str	r3, [r7, #48]	; 0x30
 8003b66:	2300      	movs	r3, #0
 8003b68:	637b      	str	r3, [r7, #52]	; 0x34
 8003b6a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b6e:	4622      	mov	r2, r4
 8003b70:	462b      	mov	r3, r5
 8003b72:	f04f 0000 	mov.w	r0, #0
 8003b76:	f04f 0100 	mov.w	r1, #0
 8003b7a:	0159      	lsls	r1, r3, #5
 8003b7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b80:	0150      	lsls	r0, r2, #5
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4621      	mov	r1, r4
 8003b88:	1a51      	subs	r1, r2, r1
 8003b8a:	6139      	str	r1, [r7, #16]
 8003b8c:	4629      	mov	r1, r5
 8003b8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b92:	617b      	str	r3, [r7, #20]
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ba0:	4659      	mov	r1, fp
 8003ba2:	018b      	lsls	r3, r1, #6
 8003ba4:	4651      	mov	r1, sl
 8003ba6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003baa:	4651      	mov	r1, sl
 8003bac:	018a      	lsls	r2, r1, #6
 8003bae:	4651      	mov	r1, sl
 8003bb0:	ebb2 0801 	subs.w	r8, r2, r1
 8003bb4:	4659      	mov	r1, fp
 8003bb6:	eb63 0901 	sbc.w	r9, r3, r1
 8003bba:	f04f 0200 	mov.w	r2, #0
 8003bbe:	f04f 0300 	mov.w	r3, #0
 8003bc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bce:	4690      	mov	r8, r2
 8003bd0:	4699      	mov	r9, r3
 8003bd2:	4623      	mov	r3, r4
 8003bd4:	eb18 0303 	adds.w	r3, r8, r3
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	462b      	mov	r3, r5
 8003bdc:	eb49 0303 	adc.w	r3, r9, r3
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	f04f 0200 	mov.w	r2, #0
 8003be6:	f04f 0300 	mov.w	r3, #0
 8003bea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003bee:	4629      	mov	r1, r5
 8003bf0:	024b      	lsls	r3, r1, #9
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bf8:	4621      	mov	r1, r4
 8003bfa:	024a      	lsls	r2, r1, #9
 8003bfc:	4610      	mov	r0, r2
 8003bfe:	4619      	mov	r1, r3
 8003c00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c02:	2200      	movs	r2, #0
 8003c04:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c06:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c0c:	f7fc fc78 	bl	8000500 <__aeabi_uldivmod>
 8003c10:	4602      	mov	r2, r0
 8003c12:	460b      	mov	r3, r1
 8003c14:	4613      	mov	r3, r2
 8003c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c18:	e058      	b.n	8003ccc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c1a:	4b38      	ldr	r3, [pc, #224]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x200>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	099b      	lsrs	r3, r3, #6
 8003c20:	2200      	movs	r2, #0
 8003c22:	4618      	mov	r0, r3
 8003c24:	4611      	mov	r1, r2
 8003c26:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c2a:	623b      	str	r3, [r7, #32]
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c30:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c34:	4642      	mov	r2, r8
 8003c36:	464b      	mov	r3, r9
 8003c38:	f04f 0000 	mov.w	r0, #0
 8003c3c:	f04f 0100 	mov.w	r1, #0
 8003c40:	0159      	lsls	r1, r3, #5
 8003c42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c46:	0150      	lsls	r0, r2, #5
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	4641      	mov	r1, r8
 8003c4e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c52:	4649      	mov	r1, r9
 8003c54:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	f04f 0300 	mov.w	r3, #0
 8003c60:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c64:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c68:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c6c:	ebb2 040a 	subs.w	r4, r2, sl
 8003c70:	eb63 050b 	sbc.w	r5, r3, fp
 8003c74:	f04f 0200 	mov.w	r2, #0
 8003c78:	f04f 0300 	mov.w	r3, #0
 8003c7c:	00eb      	lsls	r3, r5, #3
 8003c7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c82:	00e2      	lsls	r2, r4, #3
 8003c84:	4614      	mov	r4, r2
 8003c86:	461d      	mov	r5, r3
 8003c88:	4643      	mov	r3, r8
 8003c8a:	18e3      	adds	r3, r4, r3
 8003c8c:	603b      	str	r3, [r7, #0]
 8003c8e:	464b      	mov	r3, r9
 8003c90:	eb45 0303 	adc.w	r3, r5, r3
 8003c94:	607b      	str	r3, [r7, #4]
 8003c96:	f04f 0200 	mov.w	r2, #0
 8003c9a:	f04f 0300 	mov.w	r3, #0
 8003c9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ca2:	4629      	mov	r1, r5
 8003ca4:	028b      	lsls	r3, r1, #10
 8003ca6:	4621      	mov	r1, r4
 8003ca8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003cac:	4621      	mov	r1, r4
 8003cae:	028a      	lsls	r2, r1, #10
 8003cb0:	4610      	mov	r0, r2
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	61bb      	str	r3, [r7, #24]
 8003cba:	61fa      	str	r2, [r7, #28]
 8003cbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cc0:	f7fc fc1e 	bl	8000500 <__aeabi_uldivmod>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4613      	mov	r3, r2
 8003cca:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x200>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	0c1b      	lsrs	r3, r3, #16
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003cdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003cde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ce6:	e002      	b.n	8003cee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ce8:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <HAL_RCC_GetSysClockFreq+0x204>)
 8003cea:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003cec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3750      	adds	r7, #80	; 0x50
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cfa:	bf00      	nop
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	00f42400 	.word	0x00f42400
 8003d04:	007a1200 	.word	0x007a1200

08003d08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d0c:	4b03      	ldr	r3, [pc, #12]	; (8003d1c <HAL_RCC_GetHCLKFreq+0x14>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	20000000 	.word	0x20000000

08003d20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d24:	f7ff fff0 	bl	8003d08 <HAL_RCC_GetHCLKFreq>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	4b05      	ldr	r3, [pc, #20]	; (8003d40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	0a9b      	lsrs	r3, r3, #10
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	4903      	ldr	r1, [pc, #12]	; (8003d44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d36:	5ccb      	ldrb	r3, [r1, r3]
 8003d38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40023800 	.word	0x40023800
 8003d44:	08005d50 	.word	0x08005d50

08003d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d4c:	f7ff ffdc 	bl	8003d08 <HAL_RCC_GetHCLKFreq>
 8003d50:	4602      	mov	r2, r0
 8003d52:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	0b5b      	lsrs	r3, r3, #13
 8003d58:	f003 0307 	and.w	r3, r3, #7
 8003d5c:	4903      	ldr	r1, [pc, #12]	; (8003d6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d5e:	5ccb      	ldrb	r3, [r1, r3]
 8003d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40023800 	.word	0x40023800
 8003d6c:	08005d50 	.word	0x08005d50

08003d70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e03f      	b.n	8003e02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d106      	bne.n	8003d9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7fe f9ec 	bl	8002174 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2224      	movs	r2, #36	; 0x24
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003db2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 f829 	bl	8003e0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695a      	ldr	r2, [r3, #20]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003de8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3708      	adds	r7, #8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
	...

08003e0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e10:	b0c0      	sub	sp, #256	; 0x100
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e28:	68d9      	ldr	r1, [r3, #12]
 8003e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	ea40 0301 	orr.w	r3, r0, r1
 8003e34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e3a:	689a      	ldr	r2, [r3, #8]
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	431a      	orrs	r2, r3
 8003e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e64:	f021 010c 	bic.w	r1, r1, #12
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e72:	430b      	orrs	r3, r1
 8003e74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e86:	6999      	ldr	r1, [r3, #24]
 8003e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	ea40 0301 	orr.w	r3, r0, r1
 8003e92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	4b8f      	ldr	r3, [pc, #572]	; (80040d8 <UART_SetConfig+0x2cc>)
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d005      	beq.n	8003eac <UART_SetConfig+0xa0>
 8003ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4b8d      	ldr	r3, [pc, #564]	; (80040dc <UART_SetConfig+0x2d0>)
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d104      	bne.n	8003eb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003eac:	f7ff ff4c 	bl	8003d48 <HAL_RCC_GetPCLK2Freq>
 8003eb0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003eb4:	e003      	b.n	8003ebe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003eb6:	f7ff ff33 	bl	8003d20 <HAL_RCC_GetPCLK1Freq>
 8003eba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ec8:	f040 810c 	bne.w	80040e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ecc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ed6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003eda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003ede:	4622      	mov	r2, r4
 8003ee0:	462b      	mov	r3, r5
 8003ee2:	1891      	adds	r1, r2, r2
 8003ee4:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ee6:	415b      	adcs	r3, r3
 8003ee8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003eea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003eee:	4621      	mov	r1, r4
 8003ef0:	eb12 0801 	adds.w	r8, r2, r1
 8003ef4:	4629      	mov	r1, r5
 8003ef6:	eb43 0901 	adc.w	r9, r3, r1
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	f04f 0300 	mov.w	r3, #0
 8003f02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f0e:	4690      	mov	r8, r2
 8003f10:	4699      	mov	r9, r3
 8003f12:	4623      	mov	r3, r4
 8003f14:	eb18 0303 	adds.w	r3, r8, r3
 8003f18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f1c:	462b      	mov	r3, r5
 8003f1e:	eb49 0303 	adc.w	r3, r9, r3
 8003f22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f32:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	18db      	adds	r3, r3, r3
 8003f3e:	653b      	str	r3, [r7, #80]	; 0x50
 8003f40:	4613      	mov	r3, r2
 8003f42:	eb42 0303 	adc.w	r3, r2, r3
 8003f46:	657b      	str	r3, [r7, #84]	; 0x54
 8003f48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f50:	f7fc fad6 	bl	8000500 <__aeabi_uldivmod>
 8003f54:	4602      	mov	r2, r0
 8003f56:	460b      	mov	r3, r1
 8003f58:	4b61      	ldr	r3, [pc, #388]	; (80040e0 <UART_SetConfig+0x2d4>)
 8003f5a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f5e:	095b      	lsrs	r3, r3, #5
 8003f60:	011c      	lsls	r4, r3, #4
 8003f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f66:	2200      	movs	r2, #0
 8003f68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f6c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f74:	4642      	mov	r2, r8
 8003f76:	464b      	mov	r3, r9
 8003f78:	1891      	adds	r1, r2, r2
 8003f7a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f7c:	415b      	adcs	r3, r3
 8003f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f84:	4641      	mov	r1, r8
 8003f86:	eb12 0a01 	adds.w	sl, r2, r1
 8003f8a:	4649      	mov	r1, r9
 8003f8c:	eb43 0b01 	adc.w	fp, r3, r1
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	f04f 0300 	mov.w	r3, #0
 8003f98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fa0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fa4:	4692      	mov	sl, r2
 8003fa6:	469b      	mov	fp, r3
 8003fa8:	4643      	mov	r3, r8
 8003faa:	eb1a 0303 	adds.w	r3, sl, r3
 8003fae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fb2:	464b      	mov	r3, r9
 8003fb4:	eb4b 0303 	adc.w	r3, fp, r3
 8003fb8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fc8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fcc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	18db      	adds	r3, r3, r3
 8003fd4:	643b      	str	r3, [r7, #64]	; 0x40
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	eb42 0303 	adc.w	r3, r2, r3
 8003fdc:	647b      	str	r3, [r7, #68]	; 0x44
 8003fde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003fe2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003fe6:	f7fc fa8b 	bl	8000500 <__aeabi_uldivmod>
 8003fea:	4602      	mov	r2, r0
 8003fec:	460b      	mov	r3, r1
 8003fee:	4611      	mov	r1, r2
 8003ff0:	4b3b      	ldr	r3, [pc, #236]	; (80040e0 <UART_SetConfig+0x2d4>)
 8003ff2:	fba3 2301 	umull	r2, r3, r3, r1
 8003ff6:	095b      	lsrs	r3, r3, #5
 8003ff8:	2264      	movs	r2, #100	; 0x64
 8003ffa:	fb02 f303 	mul.w	r3, r2, r3
 8003ffe:	1acb      	subs	r3, r1, r3
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004006:	4b36      	ldr	r3, [pc, #216]	; (80040e0 <UART_SetConfig+0x2d4>)
 8004008:	fba3 2302 	umull	r2, r3, r3, r2
 800400c:	095b      	lsrs	r3, r3, #5
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004014:	441c      	add	r4, r3
 8004016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800401a:	2200      	movs	r2, #0
 800401c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004020:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004024:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004028:	4642      	mov	r2, r8
 800402a:	464b      	mov	r3, r9
 800402c:	1891      	adds	r1, r2, r2
 800402e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004030:	415b      	adcs	r3, r3
 8004032:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004034:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004038:	4641      	mov	r1, r8
 800403a:	1851      	adds	r1, r2, r1
 800403c:	6339      	str	r1, [r7, #48]	; 0x30
 800403e:	4649      	mov	r1, r9
 8004040:	414b      	adcs	r3, r1
 8004042:	637b      	str	r3, [r7, #52]	; 0x34
 8004044:	f04f 0200 	mov.w	r2, #0
 8004048:	f04f 0300 	mov.w	r3, #0
 800404c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004050:	4659      	mov	r1, fp
 8004052:	00cb      	lsls	r3, r1, #3
 8004054:	4651      	mov	r1, sl
 8004056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800405a:	4651      	mov	r1, sl
 800405c:	00ca      	lsls	r2, r1, #3
 800405e:	4610      	mov	r0, r2
 8004060:	4619      	mov	r1, r3
 8004062:	4603      	mov	r3, r0
 8004064:	4642      	mov	r2, r8
 8004066:	189b      	adds	r3, r3, r2
 8004068:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800406c:	464b      	mov	r3, r9
 800406e:	460a      	mov	r2, r1
 8004070:	eb42 0303 	adc.w	r3, r2, r3
 8004074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004084:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004088:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800408c:	460b      	mov	r3, r1
 800408e:	18db      	adds	r3, r3, r3
 8004090:	62bb      	str	r3, [r7, #40]	; 0x28
 8004092:	4613      	mov	r3, r2
 8004094:	eb42 0303 	adc.w	r3, r2, r3
 8004098:	62fb      	str	r3, [r7, #44]	; 0x2c
 800409a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800409e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80040a2:	f7fc fa2d 	bl	8000500 <__aeabi_uldivmod>
 80040a6:	4602      	mov	r2, r0
 80040a8:	460b      	mov	r3, r1
 80040aa:	4b0d      	ldr	r3, [pc, #52]	; (80040e0 <UART_SetConfig+0x2d4>)
 80040ac:	fba3 1302 	umull	r1, r3, r3, r2
 80040b0:	095b      	lsrs	r3, r3, #5
 80040b2:	2164      	movs	r1, #100	; 0x64
 80040b4:	fb01 f303 	mul.w	r3, r1, r3
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	3332      	adds	r3, #50	; 0x32
 80040be:	4a08      	ldr	r2, [pc, #32]	; (80040e0 <UART_SetConfig+0x2d4>)
 80040c0:	fba2 2303 	umull	r2, r3, r2, r3
 80040c4:	095b      	lsrs	r3, r3, #5
 80040c6:	f003 0207 	and.w	r2, r3, #7
 80040ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4422      	add	r2, r4
 80040d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040d4:	e105      	b.n	80042e2 <UART_SetConfig+0x4d6>
 80040d6:	bf00      	nop
 80040d8:	40011000 	.word	0x40011000
 80040dc:	40011400 	.word	0x40011400
 80040e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040e8:	2200      	movs	r2, #0
 80040ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80040ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80040f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80040f6:	4642      	mov	r2, r8
 80040f8:	464b      	mov	r3, r9
 80040fa:	1891      	adds	r1, r2, r2
 80040fc:	6239      	str	r1, [r7, #32]
 80040fe:	415b      	adcs	r3, r3
 8004100:	627b      	str	r3, [r7, #36]	; 0x24
 8004102:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004106:	4641      	mov	r1, r8
 8004108:	1854      	adds	r4, r2, r1
 800410a:	4649      	mov	r1, r9
 800410c:	eb43 0501 	adc.w	r5, r3, r1
 8004110:	f04f 0200 	mov.w	r2, #0
 8004114:	f04f 0300 	mov.w	r3, #0
 8004118:	00eb      	lsls	r3, r5, #3
 800411a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800411e:	00e2      	lsls	r2, r4, #3
 8004120:	4614      	mov	r4, r2
 8004122:	461d      	mov	r5, r3
 8004124:	4643      	mov	r3, r8
 8004126:	18e3      	adds	r3, r4, r3
 8004128:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800412c:	464b      	mov	r3, r9
 800412e:	eb45 0303 	adc.w	r3, r5, r3
 8004132:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004142:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004146:	f04f 0200 	mov.w	r2, #0
 800414a:	f04f 0300 	mov.w	r3, #0
 800414e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004152:	4629      	mov	r1, r5
 8004154:	008b      	lsls	r3, r1, #2
 8004156:	4621      	mov	r1, r4
 8004158:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800415c:	4621      	mov	r1, r4
 800415e:	008a      	lsls	r2, r1, #2
 8004160:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004164:	f7fc f9cc 	bl	8000500 <__aeabi_uldivmod>
 8004168:	4602      	mov	r2, r0
 800416a:	460b      	mov	r3, r1
 800416c:	4b60      	ldr	r3, [pc, #384]	; (80042f0 <UART_SetConfig+0x4e4>)
 800416e:	fba3 2302 	umull	r2, r3, r3, r2
 8004172:	095b      	lsrs	r3, r3, #5
 8004174:	011c      	lsls	r4, r3, #4
 8004176:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800417a:	2200      	movs	r2, #0
 800417c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004180:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004184:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004188:	4642      	mov	r2, r8
 800418a:	464b      	mov	r3, r9
 800418c:	1891      	adds	r1, r2, r2
 800418e:	61b9      	str	r1, [r7, #24]
 8004190:	415b      	adcs	r3, r3
 8004192:	61fb      	str	r3, [r7, #28]
 8004194:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004198:	4641      	mov	r1, r8
 800419a:	1851      	adds	r1, r2, r1
 800419c:	6139      	str	r1, [r7, #16]
 800419e:	4649      	mov	r1, r9
 80041a0:	414b      	adcs	r3, r1
 80041a2:	617b      	str	r3, [r7, #20]
 80041a4:	f04f 0200 	mov.w	r2, #0
 80041a8:	f04f 0300 	mov.w	r3, #0
 80041ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041b0:	4659      	mov	r1, fp
 80041b2:	00cb      	lsls	r3, r1, #3
 80041b4:	4651      	mov	r1, sl
 80041b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041ba:	4651      	mov	r1, sl
 80041bc:	00ca      	lsls	r2, r1, #3
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	4603      	mov	r3, r0
 80041c4:	4642      	mov	r2, r8
 80041c6:	189b      	adds	r3, r3, r2
 80041c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041cc:	464b      	mov	r3, r9
 80041ce:	460a      	mov	r2, r1
 80041d0:	eb42 0303 	adc.w	r3, r2, r3
 80041d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	67bb      	str	r3, [r7, #120]	; 0x78
 80041e2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80041e4:	f04f 0200 	mov.w	r2, #0
 80041e8:	f04f 0300 	mov.w	r3, #0
 80041ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80041f0:	4649      	mov	r1, r9
 80041f2:	008b      	lsls	r3, r1, #2
 80041f4:	4641      	mov	r1, r8
 80041f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041fa:	4641      	mov	r1, r8
 80041fc:	008a      	lsls	r2, r1, #2
 80041fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004202:	f7fc f97d 	bl	8000500 <__aeabi_uldivmod>
 8004206:	4602      	mov	r2, r0
 8004208:	460b      	mov	r3, r1
 800420a:	4b39      	ldr	r3, [pc, #228]	; (80042f0 <UART_SetConfig+0x4e4>)
 800420c:	fba3 1302 	umull	r1, r3, r3, r2
 8004210:	095b      	lsrs	r3, r3, #5
 8004212:	2164      	movs	r1, #100	; 0x64
 8004214:	fb01 f303 	mul.w	r3, r1, r3
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	3332      	adds	r3, #50	; 0x32
 800421e:	4a34      	ldr	r2, [pc, #208]	; (80042f0 <UART_SetConfig+0x4e4>)
 8004220:	fba2 2303 	umull	r2, r3, r2, r3
 8004224:	095b      	lsrs	r3, r3, #5
 8004226:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800422a:	441c      	add	r4, r3
 800422c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004230:	2200      	movs	r2, #0
 8004232:	673b      	str	r3, [r7, #112]	; 0x70
 8004234:	677a      	str	r2, [r7, #116]	; 0x74
 8004236:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800423a:	4642      	mov	r2, r8
 800423c:	464b      	mov	r3, r9
 800423e:	1891      	adds	r1, r2, r2
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	415b      	adcs	r3, r3
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800424a:	4641      	mov	r1, r8
 800424c:	1851      	adds	r1, r2, r1
 800424e:	6039      	str	r1, [r7, #0]
 8004250:	4649      	mov	r1, r9
 8004252:	414b      	adcs	r3, r1
 8004254:	607b      	str	r3, [r7, #4]
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	f04f 0300 	mov.w	r3, #0
 800425e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004262:	4659      	mov	r1, fp
 8004264:	00cb      	lsls	r3, r1, #3
 8004266:	4651      	mov	r1, sl
 8004268:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800426c:	4651      	mov	r1, sl
 800426e:	00ca      	lsls	r2, r1, #3
 8004270:	4610      	mov	r0, r2
 8004272:	4619      	mov	r1, r3
 8004274:	4603      	mov	r3, r0
 8004276:	4642      	mov	r2, r8
 8004278:	189b      	adds	r3, r3, r2
 800427a:	66bb      	str	r3, [r7, #104]	; 0x68
 800427c:	464b      	mov	r3, r9
 800427e:	460a      	mov	r2, r1
 8004280:	eb42 0303 	adc.w	r3, r2, r3
 8004284:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	663b      	str	r3, [r7, #96]	; 0x60
 8004290:	667a      	str	r2, [r7, #100]	; 0x64
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	f04f 0300 	mov.w	r3, #0
 800429a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800429e:	4649      	mov	r1, r9
 80042a0:	008b      	lsls	r3, r1, #2
 80042a2:	4641      	mov	r1, r8
 80042a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042a8:	4641      	mov	r1, r8
 80042aa:	008a      	lsls	r2, r1, #2
 80042ac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80042b0:	f7fc f926 	bl	8000500 <__aeabi_uldivmod>
 80042b4:	4602      	mov	r2, r0
 80042b6:	460b      	mov	r3, r1
 80042b8:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <UART_SetConfig+0x4e4>)
 80042ba:	fba3 1302 	umull	r1, r3, r3, r2
 80042be:	095b      	lsrs	r3, r3, #5
 80042c0:	2164      	movs	r1, #100	; 0x64
 80042c2:	fb01 f303 	mul.w	r3, r1, r3
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	011b      	lsls	r3, r3, #4
 80042ca:	3332      	adds	r3, #50	; 0x32
 80042cc:	4a08      	ldr	r2, [pc, #32]	; (80042f0 <UART_SetConfig+0x4e4>)
 80042ce:	fba2 2303 	umull	r2, r3, r2, r3
 80042d2:	095b      	lsrs	r3, r3, #5
 80042d4:	f003 020f 	and.w	r2, r3, #15
 80042d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4422      	add	r2, r4
 80042e0:	609a      	str	r2, [r3, #8]
}
 80042e2:	bf00      	nop
 80042e4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80042e8:	46bd      	mov	sp, r7
 80042ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042ee:	bf00      	nop
 80042f0:	51eb851f 	.word	0x51eb851f

080042f4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80042f4:	b084      	sub	sp, #16
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b084      	sub	sp, #16
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
 80042fe:	f107 001c 	add.w	r0, r7, #28
 8004302:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004308:	2b01      	cmp	r3, #1
 800430a:	d122      	bne.n	8004352 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004310:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004334:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004336:	2b01      	cmp	r3, #1
 8004338:	d105      	bne.n	8004346 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 faa2 	bl	8004890 <USB_CoreReset>
 800434c:	4603      	mov	r3, r0
 800434e:	73fb      	strb	r3, [r7, #15]
 8004350:	e01a      	b.n	8004388 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 fa96 	bl	8004890 <USB_CoreReset>
 8004364:	4603      	mov	r3, r0
 8004366:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004368:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800436a:	2b00      	cmp	r3, #0
 800436c:	d106      	bne.n	800437c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004372:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	639a      	str	r2, [r3, #56]	; 0x38
 800437a:	e005      	b.n	8004388 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004380:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800438a:	2b01      	cmp	r3, #1
 800438c:	d10b      	bne.n	80043a6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f043 0206 	orr.w	r2, r3, #6
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f043 0220 	orr.w	r2, r3, #32
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80043a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043b2:	b004      	add	sp, #16
 80043b4:	4770      	bx	lr

080043b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b083      	sub	sp, #12
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f023 0201 	bic.w	r2, r3, #1
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	460b      	mov	r3, r1
 80043e2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80043f4:	78fb      	ldrb	r3, [r7, #3]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d115      	bne.n	8004426 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004406:	2001      	movs	r0, #1
 8004408:	f7fe f906 	bl	8002618 <HAL_Delay>
      ms++;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	3301      	adds	r3, #1
 8004410:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 fa2e 	bl	8004874 <USB_GetMode>
 8004418:	4603      	mov	r3, r0
 800441a:	2b01      	cmp	r3, #1
 800441c:	d01e      	beq.n	800445c <USB_SetCurrentMode+0x84>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b31      	cmp	r3, #49	; 0x31
 8004422:	d9f0      	bls.n	8004406 <USB_SetCurrentMode+0x2e>
 8004424:	e01a      	b.n	800445c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004426:	78fb      	ldrb	r3, [r7, #3]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d115      	bne.n	8004458 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004438:	2001      	movs	r0, #1
 800443a:	f7fe f8ed 	bl	8002618 <HAL_Delay>
      ms++;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	3301      	adds	r3, #1
 8004442:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 fa15 	bl	8004874 <USB_GetMode>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d005      	beq.n	800445c <USB_SetCurrentMode+0x84>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b31      	cmp	r3, #49	; 0x31
 8004454:	d9f0      	bls.n	8004438 <USB_SetCurrentMode+0x60>
 8004456:	e001      	b.n	800445c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e005      	b.n	8004468 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2b32      	cmp	r3, #50	; 0x32
 8004460:	d101      	bne.n	8004466 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e000      	b.n	8004468 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3710      	adds	r7, #16
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004470:	b084      	sub	sp, #16
 8004472:	b580      	push	{r7, lr}
 8004474:	b086      	sub	sp, #24
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
 800447a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800447e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004482:	2300      	movs	r3, #0
 8004484:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800448a:	2300      	movs	r3, #0
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	e009      	b.n	80044a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	3340      	adds	r3, #64	; 0x40
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4413      	add	r3, r2
 800449a:	2200      	movs	r2, #0
 800449c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	3301      	adds	r3, #1
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	2b0e      	cmp	r3, #14
 80044a8:	d9f2      	bls.n	8004490 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80044aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d11c      	bne.n	80044ea <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044be:	f043 0302 	orr.w	r3, r3, #2
 80044c2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	639a      	str	r2, [r3, #56]	; 0x38
 80044e8:	e00b      	b.n	8004502 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ee:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004508:	461a      	mov	r2, r3
 800450a:	2300      	movs	r3, #0
 800450c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004514:	4619      	mov	r1, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800451c:	461a      	mov	r2, r3
 800451e:	680b      	ldr	r3, [r1, #0]
 8004520:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004524:	2b01      	cmp	r3, #1
 8004526:	d10c      	bne.n	8004542 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800452a:	2b00      	cmp	r3, #0
 800452c:	d104      	bne.n	8004538 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800452e:	2100      	movs	r1, #0
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f965 	bl	8004800 <USB_SetDevSpeed>
 8004536:	e008      	b.n	800454a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004538:	2101      	movs	r1, #1
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f960 	bl	8004800 <USB_SetDevSpeed>
 8004540:	e003      	b.n	800454a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004542:	2103      	movs	r1, #3
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f95b 	bl	8004800 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800454a:	2110      	movs	r1, #16
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 f8f3 	bl	8004738 <USB_FlushTxFifo>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d001      	beq.n	800455c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f91f 	bl	80047a0 <USB_FlushRxFifo>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004572:	461a      	mov	r2, r3
 8004574:	2300      	movs	r3, #0
 8004576:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800457e:	461a      	mov	r2, r3
 8004580:	2300      	movs	r3, #0
 8004582:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800458a:	461a      	mov	r2, r3
 800458c:	2300      	movs	r3, #0
 800458e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004590:	2300      	movs	r3, #0
 8004592:	613b      	str	r3, [r7, #16]
 8004594:	e043      	b.n	800461e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	015a      	lsls	r2, r3, #5
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	4413      	add	r3, r2
 800459e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045ac:	d118      	bne.n	80045e0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10a      	bne.n	80045ca <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045c0:	461a      	mov	r2, r3
 80045c2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80045c6:	6013      	str	r3, [r2, #0]
 80045c8:	e013      	b.n	80045f2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	015a      	lsls	r2, r3, #5
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	4413      	add	r3, r2
 80045d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045d6:	461a      	mov	r2, r3
 80045d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	e008      	b.n	80045f2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	015a      	lsls	r2, r3, #5
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4413      	add	r3, r2
 80045e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045ec:	461a      	mov	r2, r3
 80045ee:	2300      	movs	r3, #0
 80045f0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	015a      	lsls	r2, r3, #5
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	4413      	add	r3, r2
 80045fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045fe:	461a      	mov	r2, r3
 8004600:	2300      	movs	r3, #0
 8004602:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	015a      	lsls	r2, r3, #5
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	4413      	add	r3, r2
 800460c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004610:	461a      	mov	r2, r3
 8004612:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004616:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	3301      	adds	r3, #1
 800461c:	613b      	str	r3, [r7, #16]
 800461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	429a      	cmp	r2, r3
 8004624:	d3b7      	bcc.n	8004596 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004626:	2300      	movs	r3, #0
 8004628:	613b      	str	r3, [r7, #16]
 800462a:	e043      	b.n	80046b4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	015a      	lsls	r2, r3, #5
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4413      	add	r3, r2
 8004634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800463e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004642:	d118      	bne.n	8004676 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10a      	bne.n	8004660 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	015a      	lsls	r2, r3, #5
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	4413      	add	r3, r2
 8004652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004656:	461a      	mov	r2, r3
 8004658:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800465c:	6013      	str	r3, [r2, #0]
 800465e:	e013      	b.n	8004688 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	015a      	lsls	r2, r3, #5
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4413      	add	r3, r2
 8004668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800466c:	461a      	mov	r2, r3
 800466e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	e008      	b.n	8004688 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	015a      	lsls	r2, r3, #5
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	4413      	add	r3, r2
 800467e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004682:	461a      	mov	r2, r3
 8004684:	2300      	movs	r3, #0
 8004686:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004694:	461a      	mov	r2, r3
 8004696:	2300      	movs	r3, #0
 8004698:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	015a      	lsls	r2, r3, #5
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	4413      	add	r3, r2
 80046a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046a6:	461a      	mov	r2, r3
 80046a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80046ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	3301      	adds	r3, #1
 80046b2:	613b      	str	r3, [r7, #16]
 80046b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d3b7      	bcc.n	800462c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046ce:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80046dc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80046de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d105      	bne.n	80046f0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	f043 0210 	orr.w	r2, r3, #16
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	699a      	ldr	r2, [r3, #24]
 80046f4:	4b0f      	ldr	r3, [pc, #60]	; (8004734 <USB_DevInit+0x2c4>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80046fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	f043 0208 	orr.w	r2, r3, #8
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800470e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004710:	2b01      	cmp	r3, #1
 8004712:	d107      	bne.n	8004724 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800471c:	f043 0304 	orr.w	r3, r3, #4
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004724:	7dfb      	ldrb	r3, [r7, #23]
}
 8004726:	4618      	mov	r0, r3
 8004728:	3718      	adds	r7, #24
 800472a:	46bd      	mov	sp, r7
 800472c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004730:	b004      	add	sp, #16
 8004732:	4770      	bx	lr
 8004734:	803c3800 	.word	0x803c3800

08004738 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	3301      	adds	r3, #1
 800474a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4a13      	ldr	r2, [pc, #76]	; (800479c <USB_FlushTxFifo+0x64>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d901      	bls.n	8004758 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e01b      	b.n	8004790 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	2b00      	cmp	r3, #0
 800475e:	daf2      	bge.n	8004746 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	019b      	lsls	r3, r3, #6
 8004768:	f043 0220 	orr.w	r2, r3, #32
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	3301      	adds	r3, #1
 8004774:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4a08      	ldr	r2, [pc, #32]	; (800479c <USB_FlushTxFifo+0x64>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d901      	bls.n	8004782 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e006      	b.n	8004790 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f003 0320 	and.w	r3, r3, #32
 800478a:	2b20      	cmp	r3, #32
 800478c:	d0f0      	beq.n	8004770 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3714      	adds	r7, #20
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	00030d40 	.word	0x00030d40

080047a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	3301      	adds	r3, #1
 80047b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4a11      	ldr	r2, [pc, #68]	; (80047fc <USB_FlushRxFifo+0x5c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d901      	bls.n	80047be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e018      	b.n	80047f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	daf2      	bge.n	80047ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2210      	movs	r2, #16
 80047ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	3301      	adds	r3, #1
 80047d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	4a08      	ldr	r2, [pc, #32]	; (80047fc <USB_FlushRxFifo+0x5c>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d901      	bls.n	80047e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e006      	b.n	80047f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	f003 0310 	and.w	r3, r3, #16
 80047ea:	2b10      	cmp	r3, #16
 80047ec:	d0f0      	beq.n	80047d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	00030d40 	.word	0x00030d40

08004800 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	460b      	mov	r3, r1
 800480a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	78fb      	ldrb	r3, [r7, #3]
 800481a:	68f9      	ldr	r1, [r7, #12]
 800481c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004820:	4313      	orrs	r3, r2
 8004822:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr

08004832 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004832:	b480      	push	{r7}
 8004834:	b085      	sub	sp, #20
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800484c:	f023 0303 	bic.w	r3, r3, #3
 8004850:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004860:	f043 0302 	orr.w	r3, r3, #2
 8004864:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3714      	adds	r7, #20
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	f003 0301 	and.w	r3, r3, #1
}
 8004884:	4618      	mov	r0, r3
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	3301      	adds	r3, #1
 80048a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	4a13      	ldr	r2, [pc, #76]	; (80048f4 <USB_CoreReset+0x64>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d901      	bls.n	80048ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e01b      	b.n	80048e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	daf2      	bge.n	800489c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80048b6:	2300      	movs	r3, #0
 80048b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	f043 0201 	orr.w	r2, r3, #1
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	3301      	adds	r3, #1
 80048ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	4a09      	ldr	r2, [pc, #36]	; (80048f4 <USB_CoreReset+0x64>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d901      	bls.n	80048d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e006      	b.n	80048e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d0f0      	beq.n	80048c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3714      	adds	r7, #20
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	00030d40 	.word	0x00030d40

080048f8 <__errno>:
 80048f8:	4b01      	ldr	r3, [pc, #4]	; (8004900 <__errno+0x8>)
 80048fa:	6818      	ldr	r0, [r3, #0]
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	2000000c 	.word	0x2000000c

08004904 <__libc_init_array>:
 8004904:	b570      	push	{r4, r5, r6, lr}
 8004906:	4d0d      	ldr	r5, [pc, #52]	; (800493c <__libc_init_array+0x38>)
 8004908:	4c0d      	ldr	r4, [pc, #52]	; (8004940 <__libc_init_array+0x3c>)
 800490a:	1b64      	subs	r4, r4, r5
 800490c:	10a4      	asrs	r4, r4, #2
 800490e:	2600      	movs	r6, #0
 8004910:	42a6      	cmp	r6, r4
 8004912:	d109      	bne.n	8004928 <__libc_init_array+0x24>
 8004914:	4d0b      	ldr	r5, [pc, #44]	; (8004944 <__libc_init_array+0x40>)
 8004916:	4c0c      	ldr	r4, [pc, #48]	; (8004948 <__libc_init_array+0x44>)
 8004918:	f001 f894 	bl	8005a44 <_init>
 800491c:	1b64      	subs	r4, r4, r5
 800491e:	10a4      	asrs	r4, r4, #2
 8004920:	2600      	movs	r6, #0
 8004922:	42a6      	cmp	r6, r4
 8004924:	d105      	bne.n	8004932 <__libc_init_array+0x2e>
 8004926:	bd70      	pop	{r4, r5, r6, pc}
 8004928:	f855 3b04 	ldr.w	r3, [r5], #4
 800492c:	4798      	blx	r3
 800492e:	3601      	adds	r6, #1
 8004930:	e7ee      	b.n	8004910 <__libc_init_array+0xc>
 8004932:	f855 3b04 	ldr.w	r3, [r5], #4
 8004936:	4798      	blx	r3
 8004938:	3601      	adds	r6, #1
 800493a:	e7f2      	b.n	8004922 <__libc_init_array+0x1e>
 800493c:	08005ea8 	.word	0x08005ea8
 8004940:	08005ea8 	.word	0x08005ea8
 8004944:	08005ea8 	.word	0x08005ea8
 8004948:	08005eac 	.word	0x08005eac

0800494c <memcpy>:
 800494c:	440a      	add	r2, r1
 800494e:	4291      	cmp	r1, r2
 8004950:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004954:	d100      	bne.n	8004958 <memcpy+0xc>
 8004956:	4770      	bx	lr
 8004958:	b510      	push	{r4, lr}
 800495a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800495e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004962:	4291      	cmp	r1, r2
 8004964:	d1f9      	bne.n	800495a <memcpy+0xe>
 8004966:	bd10      	pop	{r4, pc}

08004968 <memset>:
 8004968:	4402      	add	r2, r0
 800496a:	4603      	mov	r3, r0
 800496c:	4293      	cmp	r3, r2
 800496e:	d100      	bne.n	8004972 <memset+0xa>
 8004970:	4770      	bx	lr
 8004972:	f803 1b01 	strb.w	r1, [r3], #1
 8004976:	e7f9      	b.n	800496c <memset+0x4>

08004978 <srand>:
 8004978:	b538      	push	{r3, r4, r5, lr}
 800497a:	4b10      	ldr	r3, [pc, #64]	; (80049bc <srand+0x44>)
 800497c:	681d      	ldr	r5, [r3, #0]
 800497e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004980:	4604      	mov	r4, r0
 8004982:	b9b3      	cbnz	r3, 80049b2 <srand+0x3a>
 8004984:	2018      	movs	r0, #24
 8004986:	f000 f893 	bl	8004ab0 <malloc>
 800498a:	4602      	mov	r2, r0
 800498c:	63a8      	str	r0, [r5, #56]	; 0x38
 800498e:	b920      	cbnz	r0, 800499a <srand+0x22>
 8004990:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <srand+0x48>)
 8004992:	480c      	ldr	r0, [pc, #48]	; (80049c4 <srand+0x4c>)
 8004994:	2142      	movs	r1, #66	; 0x42
 8004996:	f000 f85b 	bl	8004a50 <__assert_func>
 800499a:	490b      	ldr	r1, [pc, #44]	; (80049c8 <srand+0x50>)
 800499c:	4b0b      	ldr	r3, [pc, #44]	; (80049cc <srand+0x54>)
 800499e:	e9c0 1300 	strd	r1, r3, [r0]
 80049a2:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <srand+0x58>)
 80049a4:	6083      	str	r3, [r0, #8]
 80049a6:	230b      	movs	r3, #11
 80049a8:	8183      	strh	r3, [r0, #12]
 80049aa:	2100      	movs	r1, #0
 80049ac:	2001      	movs	r0, #1
 80049ae:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80049b2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80049b4:	2200      	movs	r2, #0
 80049b6:	611c      	str	r4, [r3, #16]
 80049b8:	615a      	str	r2, [r3, #20]
 80049ba:	bd38      	pop	{r3, r4, r5, pc}
 80049bc:	2000000c 	.word	0x2000000c
 80049c0:	08005d5c 	.word	0x08005d5c
 80049c4:	08005d73 	.word	0x08005d73
 80049c8:	abcd330e 	.word	0xabcd330e
 80049cc:	e66d1234 	.word	0xe66d1234
 80049d0:	0005deec 	.word	0x0005deec

080049d4 <rand>:
 80049d4:	4b16      	ldr	r3, [pc, #88]	; (8004a30 <rand+0x5c>)
 80049d6:	b510      	push	{r4, lr}
 80049d8:	681c      	ldr	r4, [r3, #0]
 80049da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80049dc:	b9b3      	cbnz	r3, 8004a0c <rand+0x38>
 80049de:	2018      	movs	r0, #24
 80049e0:	f000 f866 	bl	8004ab0 <malloc>
 80049e4:	63a0      	str	r0, [r4, #56]	; 0x38
 80049e6:	b928      	cbnz	r0, 80049f4 <rand+0x20>
 80049e8:	4602      	mov	r2, r0
 80049ea:	4b12      	ldr	r3, [pc, #72]	; (8004a34 <rand+0x60>)
 80049ec:	4812      	ldr	r0, [pc, #72]	; (8004a38 <rand+0x64>)
 80049ee:	214e      	movs	r1, #78	; 0x4e
 80049f0:	f000 f82e 	bl	8004a50 <__assert_func>
 80049f4:	4a11      	ldr	r2, [pc, #68]	; (8004a3c <rand+0x68>)
 80049f6:	4b12      	ldr	r3, [pc, #72]	; (8004a40 <rand+0x6c>)
 80049f8:	e9c0 2300 	strd	r2, r3, [r0]
 80049fc:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <rand+0x70>)
 80049fe:	6083      	str	r3, [r0, #8]
 8004a00:	230b      	movs	r3, #11
 8004a02:	8183      	strh	r3, [r0, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	2300      	movs	r3, #0
 8004a08:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004a0c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8004a0e:	4a0e      	ldr	r2, [pc, #56]	; (8004a48 <rand+0x74>)
 8004a10:	6920      	ldr	r0, [r4, #16]
 8004a12:	6963      	ldr	r3, [r4, #20]
 8004a14:	490d      	ldr	r1, [pc, #52]	; (8004a4c <rand+0x78>)
 8004a16:	4342      	muls	r2, r0
 8004a18:	fb01 2203 	mla	r2, r1, r3, r2
 8004a1c:	fba0 0101 	umull	r0, r1, r0, r1
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	eb42 0001 	adc.w	r0, r2, r1
 8004a26:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8004a2a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a2e:	bd10      	pop	{r4, pc}
 8004a30:	2000000c 	.word	0x2000000c
 8004a34:	08005d5c 	.word	0x08005d5c
 8004a38:	08005d73 	.word	0x08005d73
 8004a3c:	abcd330e 	.word	0xabcd330e
 8004a40:	e66d1234 	.word	0xe66d1234
 8004a44:	0005deec 	.word	0x0005deec
 8004a48:	5851f42d 	.word	0x5851f42d
 8004a4c:	4c957f2d 	.word	0x4c957f2d

08004a50 <__assert_func>:
 8004a50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004a52:	4614      	mov	r4, r2
 8004a54:	461a      	mov	r2, r3
 8004a56:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <__assert_func+0x2c>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4605      	mov	r5, r0
 8004a5c:	68d8      	ldr	r0, [r3, #12]
 8004a5e:	b14c      	cbz	r4, 8004a74 <__assert_func+0x24>
 8004a60:	4b07      	ldr	r3, [pc, #28]	; (8004a80 <__assert_func+0x30>)
 8004a62:	9100      	str	r1, [sp, #0]
 8004a64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004a68:	4906      	ldr	r1, [pc, #24]	; (8004a84 <__assert_func+0x34>)
 8004a6a:	462b      	mov	r3, r5
 8004a6c:	f000 f80e 	bl	8004a8c <fiprintf>
 8004a70:	f000 fcc4 	bl	80053fc <abort>
 8004a74:	4b04      	ldr	r3, [pc, #16]	; (8004a88 <__assert_func+0x38>)
 8004a76:	461c      	mov	r4, r3
 8004a78:	e7f3      	b.n	8004a62 <__assert_func+0x12>
 8004a7a:	bf00      	nop
 8004a7c:	2000000c 	.word	0x2000000c
 8004a80:	08005dce 	.word	0x08005dce
 8004a84:	08005ddb 	.word	0x08005ddb
 8004a88:	08005e09 	.word	0x08005e09

08004a8c <fiprintf>:
 8004a8c:	b40e      	push	{r1, r2, r3}
 8004a8e:	b503      	push	{r0, r1, lr}
 8004a90:	4601      	mov	r1, r0
 8004a92:	ab03      	add	r3, sp, #12
 8004a94:	4805      	ldr	r0, [pc, #20]	; (8004aac <fiprintf+0x20>)
 8004a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a9a:	6800      	ldr	r0, [r0, #0]
 8004a9c:	9301      	str	r3, [sp, #4]
 8004a9e:	f000 f919 	bl	8004cd4 <_vfiprintf_r>
 8004aa2:	b002      	add	sp, #8
 8004aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004aa8:	b003      	add	sp, #12
 8004aaa:	4770      	bx	lr
 8004aac:	2000000c 	.word	0x2000000c

08004ab0 <malloc>:
 8004ab0:	4b02      	ldr	r3, [pc, #8]	; (8004abc <malloc+0xc>)
 8004ab2:	4601      	mov	r1, r0
 8004ab4:	6818      	ldr	r0, [r3, #0]
 8004ab6:	f000 b86f 	b.w	8004b98 <_malloc_r>
 8004aba:	bf00      	nop
 8004abc:	2000000c 	.word	0x2000000c

08004ac0 <_free_r>:
 8004ac0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004ac2:	2900      	cmp	r1, #0
 8004ac4:	d044      	beq.n	8004b50 <_free_r+0x90>
 8004ac6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aca:	9001      	str	r0, [sp, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f1a1 0404 	sub.w	r4, r1, #4
 8004ad2:	bfb8      	it	lt
 8004ad4:	18e4      	addlt	r4, r4, r3
 8004ad6:	f000 feb9 	bl	800584c <__malloc_lock>
 8004ada:	4a1e      	ldr	r2, [pc, #120]	; (8004b54 <_free_r+0x94>)
 8004adc:	9801      	ldr	r0, [sp, #4]
 8004ade:	6813      	ldr	r3, [r2, #0]
 8004ae0:	b933      	cbnz	r3, 8004af0 <_free_r+0x30>
 8004ae2:	6063      	str	r3, [r4, #4]
 8004ae4:	6014      	str	r4, [r2, #0]
 8004ae6:	b003      	add	sp, #12
 8004ae8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004aec:	f000 beb4 	b.w	8005858 <__malloc_unlock>
 8004af0:	42a3      	cmp	r3, r4
 8004af2:	d908      	bls.n	8004b06 <_free_r+0x46>
 8004af4:	6825      	ldr	r5, [r4, #0]
 8004af6:	1961      	adds	r1, r4, r5
 8004af8:	428b      	cmp	r3, r1
 8004afa:	bf01      	itttt	eq
 8004afc:	6819      	ldreq	r1, [r3, #0]
 8004afe:	685b      	ldreq	r3, [r3, #4]
 8004b00:	1949      	addeq	r1, r1, r5
 8004b02:	6021      	streq	r1, [r4, #0]
 8004b04:	e7ed      	b.n	8004ae2 <_free_r+0x22>
 8004b06:	461a      	mov	r2, r3
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	b10b      	cbz	r3, 8004b10 <_free_r+0x50>
 8004b0c:	42a3      	cmp	r3, r4
 8004b0e:	d9fa      	bls.n	8004b06 <_free_r+0x46>
 8004b10:	6811      	ldr	r1, [r2, #0]
 8004b12:	1855      	adds	r5, r2, r1
 8004b14:	42a5      	cmp	r5, r4
 8004b16:	d10b      	bne.n	8004b30 <_free_r+0x70>
 8004b18:	6824      	ldr	r4, [r4, #0]
 8004b1a:	4421      	add	r1, r4
 8004b1c:	1854      	adds	r4, r2, r1
 8004b1e:	42a3      	cmp	r3, r4
 8004b20:	6011      	str	r1, [r2, #0]
 8004b22:	d1e0      	bne.n	8004ae6 <_free_r+0x26>
 8004b24:	681c      	ldr	r4, [r3, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	6053      	str	r3, [r2, #4]
 8004b2a:	4421      	add	r1, r4
 8004b2c:	6011      	str	r1, [r2, #0]
 8004b2e:	e7da      	b.n	8004ae6 <_free_r+0x26>
 8004b30:	d902      	bls.n	8004b38 <_free_r+0x78>
 8004b32:	230c      	movs	r3, #12
 8004b34:	6003      	str	r3, [r0, #0]
 8004b36:	e7d6      	b.n	8004ae6 <_free_r+0x26>
 8004b38:	6825      	ldr	r5, [r4, #0]
 8004b3a:	1961      	adds	r1, r4, r5
 8004b3c:	428b      	cmp	r3, r1
 8004b3e:	bf04      	itt	eq
 8004b40:	6819      	ldreq	r1, [r3, #0]
 8004b42:	685b      	ldreq	r3, [r3, #4]
 8004b44:	6063      	str	r3, [r4, #4]
 8004b46:	bf04      	itt	eq
 8004b48:	1949      	addeq	r1, r1, r5
 8004b4a:	6021      	streq	r1, [r4, #0]
 8004b4c:	6054      	str	r4, [r2, #4]
 8004b4e:	e7ca      	b.n	8004ae6 <_free_r+0x26>
 8004b50:	b003      	add	sp, #12
 8004b52:	bd30      	pop	{r4, r5, pc}
 8004b54:	20000814 	.word	0x20000814

08004b58 <sbrk_aligned>:
 8004b58:	b570      	push	{r4, r5, r6, lr}
 8004b5a:	4e0e      	ldr	r6, [pc, #56]	; (8004b94 <sbrk_aligned+0x3c>)
 8004b5c:	460c      	mov	r4, r1
 8004b5e:	6831      	ldr	r1, [r6, #0]
 8004b60:	4605      	mov	r5, r0
 8004b62:	b911      	cbnz	r1, 8004b6a <sbrk_aligned+0x12>
 8004b64:	f000 fb7a 	bl	800525c <_sbrk_r>
 8004b68:	6030      	str	r0, [r6, #0]
 8004b6a:	4621      	mov	r1, r4
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	f000 fb75 	bl	800525c <_sbrk_r>
 8004b72:	1c43      	adds	r3, r0, #1
 8004b74:	d00a      	beq.n	8004b8c <sbrk_aligned+0x34>
 8004b76:	1cc4      	adds	r4, r0, #3
 8004b78:	f024 0403 	bic.w	r4, r4, #3
 8004b7c:	42a0      	cmp	r0, r4
 8004b7e:	d007      	beq.n	8004b90 <sbrk_aligned+0x38>
 8004b80:	1a21      	subs	r1, r4, r0
 8004b82:	4628      	mov	r0, r5
 8004b84:	f000 fb6a 	bl	800525c <_sbrk_r>
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d101      	bne.n	8004b90 <sbrk_aligned+0x38>
 8004b8c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004b90:	4620      	mov	r0, r4
 8004b92:	bd70      	pop	{r4, r5, r6, pc}
 8004b94:	20000818 	.word	0x20000818

08004b98 <_malloc_r>:
 8004b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b9c:	1ccd      	adds	r5, r1, #3
 8004b9e:	f025 0503 	bic.w	r5, r5, #3
 8004ba2:	3508      	adds	r5, #8
 8004ba4:	2d0c      	cmp	r5, #12
 8004ba6:	bf38      	it	cc
 8004ba8:	250c      	movcc	r5, #12
 8004baa:	2d00      	cmp	r5, #0
 8004bac:	4607      	mov	r7, r0
 8004bae:	db01      	blt.n	8004bb4 <_malloc_r+0x1c>
 8004bb0:	42a9      	cmp	r1, r5
 8004bb2:	d905      	bls.n	8004bc0 <_malloc_r+0x28>
 8004bb4:	230c      	movs	r3, #12
 8004bb6:	603b      	str	r3, [r7, #0]
 8004bb8:	2600      	movs	r6, #0
 8004bba:	4630      	mov	r0, r6
 8004bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bc0:	4e2e      	ldr	r6, [pc, #184]	; (8004c7c <_malloc_r+0xe4>)
 8004bc2:	f000 fe43 	bl	800584c <__malloc_lock>
 8004bc6:	6833      	ldr	r3, [r6, #0]
 8004bc8:	461c      	mov	r4, r3
 8004bca:	bb34      	cbnz	r4, 8004c1a <_malloc_r+0x82>
 8004bcc:	4629      	mov	r1, r5
 8004bce:	4638      	mov	r0, r7
 8004bd0:	f7ff ffc2 	bl	8004b58 <sbrk_aligned>
 8004bd4:	1c43      	adds	r3, r0, #1
 8004bd6:	4604      	mov	r4, r0
 8004bd8:	d14d      	bne.n	8004c76 <_malloc_r+0xde>
 8004bda:	6834      	ldr	r4, [r6, #0]
 8004bdc:	4626      	mov	r6, r4
 8004bde:	2e00      	cmp	r6, #0
 8004be0:	d140      	bne.n	8004c64 <_malloc_r+0xcc>
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	4631      	mov	r1, r6
 8004be6:	4638      	mov	r0, r7
 8004be8:	eb04 0803 	add.w	r8, r4, r3
 8004bec:	f000 fb36 	bl	800525c <_sbrk_r>
 8004bf0:	4580      	cmp	r8, r0
 8004bf2:	d13a      	bne.n	8004c6a <_malloc_r+0xd2>
 8004bf4:	6821      	ldr	r1, [r4, #0]
 8004bf6:	3503      	adds	r5, #3
 8004bf8:	1a6d      	subs	r5, r5, r1
 8004bfa:	f025 0503 	bic.w	r5, r5, #3
 8004bfe:	3508      	adds	r5, #8
 8004c00:	2d0c      	cmp	r5, #12
 8004c02:	bf38      	it	cc
 8004c04:	250c      	movcc	r5, #12
 8004c06:	4629      	mov	r1, r5
 8004c08:	4638      	mov	r0, r7
 8004c0a:	f7ff ffa5 	bl	8004b58 <sbrk_aligned>
 8004c0e:	3001      	adds	r0, #1
 8004c10:	d02b      	beq.n	8004c6a <_malloc_r+0xd2>
 8004c12:	6823      	ldr	r3, [r4, #0]
 8004c14:	442b      	add	r3, r5
 8004c16:	6023      	str	r3, [r4, #0]
 8004c18:	e00e      	b.n	8004c38 <_malloc_r+0xa0>
 8004c1a:	6822      	ldr	r2, [r4, #0]
 8004c1c:	1b52      	subs	r2, r2, r5
 8004c1e:	d41e      	bmi.n	8004c5e <_malloc_r+0xc6>
 8004c20:	2a0b      	cmp	r2, #11
 8004c22:	d916      	bls.n	8004c52 <_malloc_r+0xba>
 8004c24:	1961      	adds	r1, r4, r5
 8004c26:	42a3      	cmp	r3, r4
 8004c28:	6025      	str	r5, [r4, #0]
 8004c2a:	bf18      	it	ne
 8004c2c:	6059      	strne	r1, [r3, #4]
 8004c2e:	6863      	ldr	r3, [r4, #4]
 8004c30:	bf08      	it	eq
 8004c32:	6031      	streq	r1, [r6, #0]
 8004c34:	5162      	str	r2, [r4, r5]
 8004c36:	604b      	str	r3, [r1, #4]
 8004c38:	4638      	mov	r0, r7
 8004c3a:	f104 060b 	add.w	r6, r4, #11
 8004c3e:	f000 fe0b 	bl	8005858 <__malloc_unlock>
 8004c42:	f026 0607 	bic.w	r6, r6, #7
 8004c46:	1d23      	adds	r3, r4, #4
 8004c48:	1af2      	subs	r2, r6, r3
 8004c4a:	d0b6      	beq.n	8004bba <_malloc_r+0x22>
 8004c4c:	1b9b      	subs	r3, r3, r6
 8004c4e:	50a3      	str	r3, [r4, r2]
 8004c50:	e7b3      	b.n	8004bba <_malloc_r+0x22>
 8004c52:	6862      	ldr	r2, [r4, #4]
 8004c54:	42a3      	cmp	r3, r4
 8004c56:	bf0c      	ite	eq
 8004c58:	6032      	streq	r2, [r6, #0]
 8004c5a:	605a      	strne	r2, [r3, #4]
 8004c5c:	e7ec      	b.n	8004c38 <_malloc_r+0xa0>
 8004c5e:	4623      	mov	r3, r4
 8004c60:	6864      	ldr	r4, [r4, #4]
 8004c62:	e7b2      	b.n	8004bca <_malloc_r+0x32>
 8004c64:	4634      	mov	r4, r6
 8004c66:	6876      	ldr	r6, [r6, #4]
 8004c68:	e7b9      	b.n	8004bde <_malloc_r+0x46>
 8004c6a:	230c      	movs	r3, #12
 8004c6c:	603b      	str	r3, [r7, #0]
 8004c6e:	4638      	mov	r0, r7
 8004c70:	f000 fdf2 	bl	8005858 <__malloc_unlock>
 8004c74:	e7a1      	b.n	8004bba <_malloc_r+0x22>
 8004c76:	6025      	str	r5, [r4, #0]
 8004c78:	e7de      	b.n	8004c38 <_malloc_r+0xa0>
 8004c7a:	bf00      	nop
 8004c7c:	20000814 	.word	0x20000814

08004c80 <__sfputc_r>:
 8004c80:	6893      	ldr	r3, [r2, #8]
 8004c82:	3b01      	subs	r3, #1
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	b410      	push	{r4}
 8004c88:	6093      	str	r3, [r2, #8]
 8004c8a:	da08      	bge.n	8004c9e <__sfputc_r+0x1e>
 8004c8c:	6994      	ldr	r4, [r2, #24]
 8004c8e:	42a3      	cmp	r3, r4
 8004c90:	db01      	blt.n	8004c96 <__sfputc_r+0x16>
 8004c92:	290a      	cmp	r1, #10
 8004c94:	d103      	bne.n	8004c9e <__sfputc_r+0x1e>
 8004c96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c9a:	f000 baef 	b.w	800527c <__swbuf_r>
 8004c9e:	6813      	ldr	r3, [r2, #0]
 8004ca0:	1c58      	adds	r0, r3, #1
 8004ca2:	6010      	str	r0, [r2, #0]
 8004ca4:	7019      	strb	r1, [r3, #0]
 8004ca6:	4608      	mov	r0, r1
 8004ca8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <__sfputs_r>:
 8004cae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb0:	4606      	mov	r6, r0
 8004cb2:	460f      	mov	r7, r1
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	18d5      	adds	r5, r2, r3
 8004cb8:	42ac      	cmp	r4, r5
 8004cba:	d101      	bne.n	8004cc0 <__sfputs_r+0x12>
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	e007      	b.n	8004cd0 <__sfputs_r+0x22>
 8004cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cc4:	463a      	mov	r2, r7
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	f7ff ffda 	bl	8004c80 <__sfputc_r>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d1f3      	bne.n	8004cb8 <__sfputs_r+0xa>
 8004cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004cd4 <_vfiprintf_r>:
 8004cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd8:	460d      	mov	r5, r1
 8004cda:	b09d      	sub	sp, #116	; 0x74
 8004cdc:	4614      	mov	r4, r2
 8004cde:	4698      	mov	r8, r3
 8004ce0:	4606      	mov	r6, r0
 8004ce2:	b118      	cbz	r0, 8004cec <_vfiprintf_r+0x18>
 8004ce4:	6983      	ldr	r3, [r0, #24]
 8004ce6:	b90b      	cbnz	r3, 8004cec <_vfiprintf_r+0x18>
 8004ce8:	f000 fcaa 	bl	8005640 <__sinit>
 8004cec:	4b89      	ldr	r3, [pc, #548]	; (8004f14 <_vfiprintf_r+0x240>)
 8004cee:	429d      	cmp	r5, r3
 8004cf0:	d11b      	bne.n	8004d2a <_vfiprintf_r+0x56>
 8004cf2:	6875      	ldr	r5, [r6, #4]
 8004cf4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004cf6:	07d9      	lsls	r1, r3, #31
 8004cf8:	d405      	bmi.n	8004d06 <_vfiprintf_r+0x32>
 8004cfa:	89ab      	ldrh	r3, [r5, #12]
 8004cfc:	059a      	lsls	r2, r3, #22
 8004cfe:	d402      	bmi.n	8004d06 <_vfiprintf_r+0x32>
 8004d00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d02:	f000 fd3b 	bl	800577c <__retarget_lock_acquire_recursive>
 8004d06:	89ab      	ldrh	r3, [r5, #12]
 8004d08:	071b      	lsls	r3, r3, #28
 8004d0a:	d501      	bpl.n	8004d10 <_vfiprintf_r+0x3c>
 8004d0c:	692b      	ldr	r3, [r5, #16]
 8004d0e:	b9eb      	cbnz	r3, 8004d4c <_vfiprintf_r+0x78>
 8004d10:	4629      	mov	r1, r5
 8004d12:	4630      	mov	r0, r6
 8004d14:	f000 fb04 	bl	8005320 <__swsetup_r>
 8004d18:	b1c0      	cbz	r0, 8004d4c <_vfiprintf_r+0x78>
 8004d1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d1c:	07dc      	lsls	r4, r3, #31
 8004d1e:	d50e      	bpl.n	8004d3e <_vfiprintf_r+0x6a>
 8004d20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d24:	b01d      	add	sp, #116	; 0x74
 8004d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d2a:	4b7b      	ldr	r3, [pc, #492]	; (8004f18 <_vfiprintf_r+0x244>)
 8004d2c:	429d      	cmp	r5, r3
 8004d2e:	d101      	bne.n	8004d34 <_vfiprintf_r+0x60>
 8004d30:	68b5      	ldr	r5, [r6, #8]
 8004d32:	e7df      	b.n	8004cf4 <_vfiprintf_r+0x20>
 8004d34:	4b79      	ldr	r3, [pc, #484]	; (8004f1c <_vfiprintf_r+0x248>)
 8004d36:	429d      	cmp	r5, r3
 8004d38:	bf08      	it	eq
 8004d3a:	68f5      	ldreq	r5, [r6, #12]
 8004d3c:	e7da      	b.n	8004cf4 <_vfiprintf_r+0x20>
 8004d3e:	89ab      	ldrh	r3, [r5, #12]
 8004d40:	0598      	lsls	r0, r3, #22
 8004d42:	d4ed      	bmi.n	8004d20 <_vfiprintf_r+0x4c>
 8004d44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d46:	f000 fd1a 	bl	800577e <__retarget_lock_release_recursive>
 8004d4a:	e7e9      	b.n	8004d20 <_vfiprintf_r+0x4c>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8004d50:	2320      	movs	r3, #32
 8004d52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d56:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d5a:	2330      	movs	r3, #48	; 0x30
 8004d5c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004f20 <_vfiprintf_r+0x24c>
 8004d60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d64:	f04f 0901 	mov.w	r9, #1
 8004d68:	4623      	mov	r3, r4
 8004d6a:	469a      	mov	sl, r3
 8004d6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d70:	b10a      	cbz	r2, 8004d76 <_vfiprintf_r+0xa2>
 8004d72:	2a25      	cmp	r2, #37	; 0x25
 8004d74:	d1f9      	bne.n	8004d6a <_vfiprintf_r+0x96>
 8004d76:	ebba 0b04 	subs.w	fp, sl, r4
 8004d7a:	d00b      	beq.n	8004d94 <_vfiprintf_r+0xc0>
 8004d7c:	465b      	mov	r3, fp
 8004d7e:	4622      	mov	r2, r4
 8004d80:	4629      	mov	r1, r5
 8004d82:	4630      	mov	r0, r6
 8004d84:	f7ff ff93 	bl	8004cae <__sfputs_r>
 8004d88:	3001      	adds	r0, #1
 8004d8a:	f000 80aa 	beq.w	8004ee2 <_vfiprintf_r+0x20e>
 8004d8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d90:	445a      	add	r2, fp
 8004d92:	9209      	str	r2, [sp, #36]	; 0x24
 8004d94:	f89a 3000 	ldrb.w	r3, [sl]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 80a2 	beq.w	8004ee2 <_vfiprintf_r+0x20e>
 8004d9e:	2300      	movs	r3, #0
 8004da0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004da4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004da8:	f10a 0a01 	add.w	sl, sl, #1
 8004dac:	9304      	str	r3, [sp, #16]
 8004dae:	9307      	str	r3, [sp, #28]
 8004db0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004db4:	931a      	str	r3, [sp, #104]	; 0x68
 8004db6:	4654      	mov	r4, sl
 8004db8:	2205      	movs	r2, #5
 8004dba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dbe:	4858      	ldr	r0, [pc, #352]	; (8004f20 <_vfiprintf_r+0x24c>)
 8004dc0:	f7fb fb4e 	bl	8000460 <memchr>
 8004dc4:	9a04      	ldr	r2, [sp, #16]
 8004dc6:	b9d8      	cbnz	r0, 8004e00 <_vfiprintf_r+0x12c>
 8004dc8:	06d1      	lsls	r1, r2, #27
 8004dca:	bf44      	itt	mi
 8004dcc:	2320      	movmi	r3, #32
 8004dce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004dd2:	0713      	lsls	r3, r2, #28
 8004dd4:	bf44      	itt	mi
 8004dd6:	232b      	movmi	r3, #43	; 0x2b
 8004dd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ddc:	f89a 3000 	ldrb.w	r3, [sl]
 8004de0:	2b2a      	cmp	r3, #42	; 0x2a
 8004de2:	d015      	beq.n	8004e10 <_vfiprintf_r+0x13c>
 8004de4:	9a07      	ldr	r2, [sp, #28]
 8004de6:	4654      	mov	r4, sl
 8004de8:	2000      	movs	r0, #0
 8004dea:	f04f 0c0a 	mov.w	ip, #10
 8004dee:	4621      	mov	r1, r4
 8004df0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004df4:	3b30      	subs	r3, #48	; 0x30
 8004df6:	2b09      	cmp	r3, #9
 8004df8:	d94e      	bls.n	8004e98 <_vfiprintf_r+0x1c4>
 8004dfa:	b1b0      	cbz	r0, 8004e2a <_vfiprintf_r+0x156>
 8004dfc:	9207      	str	r2, [sp, #28]
 8004dfe:	e014      	b.n	8004e2a <_vfiprintf_r+0x156>
 8004e00:	eba0 0308 	sub.w	r3, r0, r8
 8004e04:	fa09 f303 	lsl.w	r3, r9, r3
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	9304      	str	r3, [sp, #16]
 8004e0c:	46a2      	mov	sl, r4
 8004e0e:	e7d2      	b.n	8004db6 <_vfiprintf_r+0xe2>
 8004e10:	9b03      	ldr	r3, [sp, #12]
 8004e12:	1d19      	adds	r1, r3, #4
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	9103      	str	r1, [sp, #12]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	bfbb      	ittet	lt
 8004e1c:	425b      	neglt	r3, r3
 8004e1e:	f042 0202 	orrlt.w	r2, r2, #2
 8004e22:	9307      	strge	r3, [sp, #28]
 8004e24:	9307      	strlt	r3, [sp, #28]
 8004e26:	bfb8      	it	lt
 8004e28:	9204      	strlt	r2, [sp, #16]
 8004e2a:	7823      	ldrb	r3, [r4, #0]
 8004e2c:	2b2e      	cmp	r3, #46	; 0x2e
 8004e2e:	d10c      	bne.n	8004e4a <_vfiprintf_r+0x176>
 8004e30:	7863      	ldrb	r3, [r4, #1]
 8004e32:	2b2a      	cmp	r3, #42	; 0x2a
 8004e34:	d135      	bne.n	8004ea2 <_vfiprintf_r+0x1ce>
 8004e36:	9b03      	ldr	r3, [sp, #12]
 8004e38:	1d1a      	adds	r2, r3, #4
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	9203      	str	r2, [sp, #12]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	bfb8      	it	lt
 8004e42:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004e46:	3402      	adds	r4, #2
 8004e48:	9305      	str	r3, [sp, #20]
 8004e4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004f30 <_vfiprintf_r+0x25c>
 8004e4e:	7821      	ldrb	r1, [r4, #0]
 8004e50:	2203      	movs	r2, #3
 8004e52:	4650      	mov	r0, sl
 8004e54:	f7fb fb04 	bl	8000460 <memchr>
 8004e58:	b140      	cbz	r0, 8004e6c <_vfiprintf_r+0x198>
 8004e5a:	2340      	movs	r3, #64	; 0x40
 8004e5c:	eba0 000a 	sub.w	r0, r0, sl
 8004e60:	fa03 f000 	lsl.w	r0, r3, r0
 8004e64:	9b04      	ldr	r3, [sp, #16]
 8004e66:	4303      	orrs	r3, r0
 8004e68:	3401      	adds	r4, #1
 8004e6a:	9304      	str	r3, [sp, #16]
 8004e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e70:	482c      	ldr	r0, [pc, #176]	; (8004f24 <_vfiprintf_r+0x250>)
 8004e72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e76:	2206      	movs	r2, #6
 8004e78:	f7fb faf2 	bl	8000460 <memchr>
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	d03f      	beq.n	8004f00 <_vfiprintf_r+0x22c>
 8004e80:	4b29      	ldr	r3, [pc, #164]	; (8004f28 <_vfiprintf_r+0x254>)
 8004e82:	bb1b      	cbnz	r3, 8004ecc <_vfiprintf_r+0x1f8>
 8004e84:	9b03      	ldr	r3, [sp, #12]
 8004e86:	3307      	adds	r3, #7
 8004e88:	f023 0307 	bic.w	r3, r3, #7
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	9303      	str	r3, [sp, #12]
 8004e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e92:	443b      	add	r3, r7
 8004e94:	9309      	str	r3, [sp, #36]	; 0x24
 8004e96:	e767      	b.n	8004d68 <_vfiprintf_r+0x94>
 8004e98:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e9c:	460c      	mov	r4, r1
 8004e9e:	2001      	movs	r0, #1
 8004ea0:	e7a5      	b.n	8004dee <_vfiprintf_r+0x11a>
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	3401      	adds	r4, #1
 8004ea6:	9305      	str	r3, [sp, #20]
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	f04f 0c0a 	mov.w	ip, #10
 8004eae:	4620      	mov	r0, r4
 8004eb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004eb4:	3a30      	subs	r2, #48	; 0x30
 8004eb6:	2a09      	cmp	r2, #9
 8004eb8:	d903      	bls.n	8004ec2 <_vfiprintf_r+0x1ee>
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d0c5      	beq.n	8004e4a <_vfiprintf_r+0x176>
 8004ebe:	9105      	str	r1, [sp, #20]
 8004ec0:	e7c3      	b.n	8004e4a <_vfiprintf_r+0x176>
 8004ec2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ec6:	4604      	mov	r4, r0
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e7f0      	b.n	8004eae <_vfiprintf_r+0x1da>
 8004ecc:	ab03      	add	r3, sp, #12
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	462a      	mov	r2, r5
 8004ed2:	4b16      	ldr	r3, [pc, #88]	; (8004f2c <_vfiprintf_r+0x258>)
 8004ed4:	a904      	add	r1, sp, #16
 8004ed6:	4630      	mov	r0, r6
 8004ed8:	f3af 8000 	nop.w
 8004edc:	4607      	mov	r7, r0
 8004ede:	1c78      	adds	r0, r7, #1
 8004ee0:	d1d6      	bne.n	8004e90 <_vfiprintf_r+0x1bc>
 8004ee2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ee4:	07d9      	lsls	r1, r3, #31
 8004ee6:	d405      	bmi.n	8004ef4 <_vfiprintf_r+0x220>
 8004ee8:	89ab      	ldrh	r3, [r5, #12]
 8004eea:	059a      	lsls	r2, r3, #22
 8004eec:	d402      	bmi.n	8004ef4 <_vfiprintf_r+0x220>
 8004eee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ef0:	f000 fc45 	bl	800577e <__retarget_lock_release_recursive>
 8004ef4:	89ab      	ldrh	r3, [r5, #12]
 8004ef6:	065b      	lsls	r3, r3, #25
 8004ef8:	f53f af12 	bmi.w	8004d20 <_vfiprintf_r+0x4c>
 8004efc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004efe:	e711      	b.n	8004d24 <_vfiprintf_r+0x50>
 8004f00:	ab03      	add	r3, sp, #12
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	462a      	mov	r2, r5
 8004f06:	4b09      	ldr	r3, [pc, #36]	; (8004f2c <_vfiprintf_r+0x258>)
 8004f08:	a904      	add	r1, sp, #16
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	f000 f880 	bl	8005010 <_printf_i>
 8004f10:	e7e4      	b.n	8004edc <_vfiprintf_r+0x208>
 8004f12:	bf00      	nop
 8004f14:	08005e60 	.word	0x08005e60
 8004f18:	08005e80 	.word	0x08005e80
 8004f1c:	08005e40 	.word	0x08005e40
 8004f20:	08005e0a 	.word	0x08005e0a
 8004f24:	08005e14 	.word	0x08005e14
 8004f28:	00000000 	.word	0x00000000
 8004f2c:	08004caf 	.word	0x08004caf
 8004f30:	08005e10 	.word	0x08005e10

08004f34 <_printf_common>:
 8004f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f38:	4616      	mov	r6, r2
 8004f3a:	4699      	mov	r9, r3
 8004f3c:	688a      	ldr	r2, [r1, #8]
 8004f3e:	690b      	ldr	r3, [r1, #16]
 8004f40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f44:	4293      	cmp	r3, r2
 8004f46:	bfb8      	it	lt
 8004f48:	4613      	movlt	r3, r2
 8004f4a:	6033      	str	r3, [r6, #0]
 8004f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f50:	4607      	mov	r7, r0
 8004f52:	460c      	mov	r4, r1
 8004f54:	b10a      	cbz	r2, 8004f5a <_printf_common+0x26>
 8004f56:	3301      	adds	r3, #1
 8004f58:	6033      	str	r3, [r6, #0]
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	0699      	lsls	r1, r3, #26
 8004f5e:	bf42      	ittt	mi
 8004f60:	6833      	ldrmi	r3, [r6, #0]
 8004f62:	3302      	addmi	r3, #2
 8004f64:	6033      	strmi	r3, [r6, #0]
 8004f66:	6825      	ldr	r5, [r4, #0]
 8004f68:	f015 0506 	ands.w	r5, r5, #6
 8004f6c:	d106      	bne.n	8004f7c <_printf_common+0x48>
 8004f6e:	f104 0a19 	add.w	sl, r4, #25
 8004f72:	68e3      	ldr	r3, [r4, #12]
 8004f74:	6832      	ldr	r2, [r6, #0]
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	42ab      	cmp	r3, r5
 8004f7a:	dc26      	bgt.n	8004fca <_printf_common+0x96>
 8004f7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f80:	1e13      	subs	r3, r2, #0
 8004f82:	6822      	ldr	r2, [r4, #0]
 8004f84:	bf18      	it	ne
 8004f86:	2301      	movne	r3, #1
 8004f88:	0692      	lsls	r2, r2, #26
 8004f8a:	d42b      	bmi.n	8004fe4 <_printf_common+0xb0>
 8004f8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f90:	4649      	mov	r1, r9
 8004f92:	4638      	mov	r0, r7
 8004f94:	47c0      	blx	r8
 8004f96:	3001      	adds	r0, #1
 8004f98:	d01e      	beq.n	8004fd8 <_printf_common+0xa4>
 8004f9a:	6823      	ldr	r3, [r4, #0]
 8004f9c:	68e5      	ldr	r5, [r4, #12]
 8004f9e:	6832      	ldr	r2, [r6, #0]
 8004fa0:	f003 0306 	and.w	r3, r3, #6
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	bf08      	it	eq
 8004fa8:	1aad      	subeq	r5, r5, r2
 8004faa:	68a3      	ldr	r3, [r4, #8]
 8004fac:	6922      	ldr	r2, [r4, #16]
 8004fae:	bf0c      	ite	eq
 8004fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fb4:	2500      	movne	r5, #0
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	bfc4      	itt	gt
 8004fba:	1a9b      	subgt	r3, r3, r2
 8004fbc:	18ed      	addgt	r5, r5, r3
 8004fbe:	2600      	movs	r6, #0
 8004fc0:	341a      	adds	r4, #26
 8004fc2:	42b5      	cmp	r5, r6
 8004fc4:	d11a      	bne.n	8004ffc <_printf_common+0xc8>
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	e008      	b.n	8004fdc <_printf_common+0xa8>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	4652      	mov	r2, sl
 8004fce:	4649      	mov	r1, r9
 8004fd0:	4638      	mov	r0, r7
 8004fd2:	47c0      	blx	r8
 8004fd4:	3001      	adds	r0, #1
 8004fd6:	d103      	bne.n	8004fe0 <_printf_common+0xac>
 8004fd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe0:	3501      	adds	r5, #1
 8004fe2:	e7c6      	b.n	8004f72 <_printf_common+0x3e>
 8004fe4:	18e1      	adds	r1, r4, r3
 8004fe6:	1c5a      	adds	r2, r3, #1
 8004fe8:	2030      	movs	r0, #48	; 0x30
 8004fea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004fee:	4422      	add	r2, r4
 8004ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ff4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ff8:	3302      	adds	r3, #2
 8004ffa:	e7c7      	b.n	8004f8c <_printf_common+0x58>
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	4622      	mov	r2, r4
 8005000:	4649      	mov	r1, r9
 8005002:	4638      	mov	r0, r7
 8005004:	47c0      	blx	r8
 8005006:	3001      	adds	r0, #1
 8005008:	d0e6      	beq.n	8004fd8 <_printf_common+0xa4>
 800500a:	3601      	adds	r6, #1
 800500c:	e7d9      	b.n	8004fc2 <_printf_common+0x8e>
	...

08005010 <_printf_i>:
 8005010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005014:	7e0f      	ldrb	r7, [r1, #24]
 8005016:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005018:	2f78      	cmp	r7, #120	; 0x78
 800501a:	4691      	mov	r9, r2
 800501c:	4680      	mov	r8, r0
 800501e:	460c      	mov	r4, r1
 8005020:	469a      	mov	sl, r3
 8005022:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005026:	d807      	bhi.n	8005038 <_printf_i+0x28>
 8005028:	2f62      	cmp	r7, #98	; 0x62
 800502a:	d80a      	bhi.n	8005042 <_printf_i+0x32>
 800502c:	2f00      	cmp	r7, #0
 800502e:	f000 80d8 	beq.w	80051e2 <_printf_i+0x1d2>
 8005032:	2f58      	cmp	r7, #88	; 0x58
 8005034:	f000 80a3 	beq.w	800517e <_printf_i+0x16e>
 8005038:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800503c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005040:	e03a      	b.n	80050b8 <_printf_i+0xa8>
 8005042:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005046:	2b15      	cmp	r3, #21
 8005048:	d8f6      	bhi.n	8005038 <_printf_i+0x28>
 800504a:	a101      	add	r1, pc, #4	; (adr r1, 8005050 <_printf_i+0x40>)
 800504c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005050:	080050a9 	.word	0x080050a9
 8005054:	080050bd 	.word	0x080050bd
 8005058:	08005039 	.word	0x08005039
 800505c:	08005039 	.word	0x08005039
 8005060:	08005039 	.word	0x08005039
 8005064:	08005039 	.word	0x08005039
 8005068:	080050bd 	.word	0x080050bd
 800506c:	08005039 	.word	0x08005039
 8005070:	08005039 	.word	0x08005039
 8005074:	08005039 	.word	0x08005039
 8005078:	08005039 	.word	0x08005039
 800507c:	080051c9 	.word	0x080051c9
 8005080:	080050ed 	.word	0x080050ed
 8005084:	080051ab 	.word	0x080051ab
 8005088:	08005039 	.word	0x08005039
 800508c:	08005039 	.word	0x08005039
 8005090:	080051eb 	.word	0x080051eb
 8005094:	08005039 	.word	0x08005039
 8005098:	080050ed 	.word	0x080050ed
 800509c:	08005039 	.word	0x08005039
 80050a0:	08005039 	.word	0x08005039
 80050a4:	080051b3 	.word	0x080051b3
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	1d1a      	adds	r2, r3, #4
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	602a      	str	r2, [r5, #0]
 80050b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050b8:	2301      	movs	r3, #1
 80050ba:	e0a3      	b.n	8005204 <_printf_i+0x1f4>
 80050bc:	6820      	ldr	r0, [r4, #0]
 80050be:	6829      	ldr	r1, [r5, #0]
 80050c0:	0606      	lsls	r6, r0, #24
 80050c2:	f101 0304 	add.w	r3, r1, #4
 80050c6:	d50a      	bpl.n	80050de <_printf_i+0xce>
 80050c8:	680e      	ldr	r6, [r1, #0]
 80050ca:	602b      	str	r3, [r5, #0]
 80050cc:	2e00      	cmp	r6, #0
 80050ce:	da03      	bge.n	80050d8 <_printf_i+0xc8>
 80050d0:	232d      	movs	r3, #45	; 0x2d
 80050d2:	4276      	negs	r6, r6
 80050d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050d8:	485e      	ldr	r0, [pc, #376]	; (8005254 <_printf_i+0x244>)
 80050da:	230a      	movs	r3, #10
 80050dc:	e019      	b.n	8005112 <_printf_i+0x102>
 80050de:	680e      	ldr	r6, [r1, #0]
 80050e0:	602b      	str	r3, [r5, #0]
 80050e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80050e6:	bf18      	it	ne
 80050e8:	b236      	sxthne	r6, r6
 80050ea:	e7ef      	b.n	80050cc <_printf_i+0xbc>
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	6820      	ldr	r0, [r4, #0]
 80050f0:	1d19      	adds	r1, r3, #4
 80050f2:	6029      	str	r1, [r5, #0]
 80050f4:	0601      	lsls	r1, r0, #24
 80050f6:	d501      	bpl.n	80050fc <_printf_i+0xec>
 80050f8:	681e      	ldr	r6, [r3, #0]
 80050fa:	e002      	b.n	8005102 <_printf_i+0xf2>
 80050fc:	0646      	lsls	r6, r0, #25
 80050fe:	d5fb      	bpl.n	80050f8 <_printf_i+0xe8>
 8005100:	881e      	ldrh	r6, [r3, #0]
 8005102:	4854      	ldr	r0, [pc, #336]	; (8005254 <_printf_i+0x244>)
 8005104:	2f6f      	cmp	r7, #111	; 0x6f
 8005106:	bf0c      	ite	eq
 8005108:	2308      	moveq	r3, #8
 800510a:	230a      	movne	r3, #10
 800510c:	2100      	movs	r1, #0
 800510e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005112:	6865      	ldr	r5, [r4, #4]
 8005114:	60a5      	str	r5, [r4, #8]
 8005116:	2d00      	cmp	r5, #0
 8005118:	bfa2      	ittt	ge
 800511a:	6821      	ldrge	r1, [r4, #0]
 800511c:	f021 0104 	bicge.w	r1, r1, #4
 8005120:	6021      	strge	r1, [r4, #0]
 8005122:	b90e      	cbnz	r6, 8005128 <_printf_i+0x118>
 8005124:	2d00      	cmp	r5, #0
 8005126:	d04d      	beq.n	80051c4 <_printf_i+0x1b4>
 8005128:	4615      	mov	r5, r2
 800512a:	fbb6 f1f3 	udiv	r1, r6, r3
 800512e:	fb03 6711 	mls	r7, r3, r1, r6
 8005132:	5dc7      	ldrb	r7, [r0, r7]
 8005134:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005138:	4637      	mov	r7, r6
 800513a:	42bb      	cmp	r3, r7
 800513c:	460e      	mov	r6, r1
 800513e:	d9f4      	bls.n	800512a <_printf_i+0x11a>
 8005140:	2b08      	cmp	r3, #8
 8005142:	d10b      	bne.n	800515c <_printf_i+0x14c>
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	07de      	lsls	r6, r3, #31
 8005148:	d508      	bpl.n	800515c <_printf_i+0x14c>
 800514a:	6923      	ldr	r3, [r4, #16]
 800514c:	6861      	ldr	r1, [r4, #4]
 800514e:	4299      	cmp	r1, r3
 8005150:	bfde      	ittt	le
 8005152:	2330      	movle	r3, #48	; 0x30
 8005154:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005158:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800515c:	1b52      	subs	r2, r2, r5
 800515e:	6122      	str	r2, [r4, #16]
 8005160:	f8cd a000 	str.w	sl, [sp]
 8005164:	464b      	mov	r3, r9
 8005166:	aa03      	add	r2, sp, #12
 8005168:	4621      	mov	r1, r4
 800516a:	4640      	mov	r0, r8
 800516c:	f7ff fee2 	bl	8004f34 <_printf_common>
 8005170:	3001      	adds	r0, #1
 8005172:	d14c      	bne.n	800520e <_printf_i+0x1fe>
 8005174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005178:	b004      	add	sp, #16
 800517a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800517e:	4835      	ldr	r0, [pc, #212]	; (8005254 <_printf_i+0x244>)
 8005180:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005184:	6829      	ldr	r1, [r5, #0]
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	f851 6b04 	ldr.w	r6, [r1], #4
 800518c:	6029      	str	r1, [r5, #0]
 800518e:	061d      	lsls	r5, r3, #24
 8005190:	d514      	bpl.n	80051bc <_printf_i+0x1ac>
 8005192:	07df      	lsls	r7, r3, #31
 8005194:	bf44      	itt	mi
 8005196:	f043 0320 	orrmi.w	r3, r3, #32
 800519a:	6023      	strmi	r3, [r4, #0]
 800519c:	b91e      	cbnz	r6, 80051a6 <_printf_i+0x196>
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	f023 0320 	bic.w	r3, r3, #32
 80051a4:	6023      	str	r3, [r4, #0]
 80051a6:	2310      	movs	r3, #16
 80051a8:	e7b0      	b.n	800510c <_printf_i+0xfc>
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	f043 0320 	orr.w	r3, r3, #32
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	2378      	movs	r3, #120	; 0x78
 80051b4:	4828      	ldr	r0, [pc, #160]	; (8005258 <_printf_i+0x248>)
 80051b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051ba:	e7e3      	b.n	8005184 <_printf_i+0x174>
 80051bc:	0659      	lsls	r1, r3, #25
 80051be:	bf48      	it	mi
 80051c0:	b2b6      	uxthmi	r6, r6
 80051c2:	e7e6      	b.n	8005192 <_printf_i+0x182>
 80051c4:	4615      	mov	r5, r2
 80051c6:	e7bb      	b.n	8005140 <_printf_i+0x130>
 80051c8:	682b      	ldr	r3, [r5, #0]
 80051ca:	6826      	ldr	r6, [r4, #0]
 80051cc:	6961      	ldr	r1, [r4, #20]
 80051ce:	1d18      	adds	r0, r3, #4
 80051d0:	6028      	str	r0, [r5, #0]
 80051d2:	0635      	lsls	r5, r6, #24
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	d501      	bpl.n	80051dc <_printf_i+0x1cc>
 80051d8:	6019      	str	r1, [r3, #0]
 80051da:	e002      	b.n	80051e2 <_printf_i+0x1d2>
 80051dc:	0670      	lsls	r0, r6, #25
 80051de:	d5fb      	bpl.n	80051d8 <_printf_i+0x1c8>
 80051e0:	8019      	strh	r1, [r3, #0]
 80051e2:	2300      	movs	r3, #0
 80051e4:	6123      	str	r3, [r4, #16]
 80051e6:	4615      	mov	r5, r2
 80051e8:	e7ba      	b.n	8005160 <_printf_i+0x150>
 80051ea:	682b      	ldr	r3, [r5, #0]
 80051ec:	1d1a      	adds	r2, r3, #4
 80051ee:	602a      	str	r2, [r5, #0]
 80051f0:	681d      	ldr	r5, [r3, #0]
 80051f2:	6862      	ldr	r2, [r4, #4]
 80051f4:	2100      	movs	r1, #0
 80051f6:	4628      	mov	r0, r5
 80051f8:	f7fb f932 	bl	8000460 <memchr>
 80051fc:	b108      	cbz	r0, 8005202 <_printf_i+0x1f2>
 80051fe:	1b40      	subs	r0, r0, r5
 8005200:	6060      	str	r0, [r4, #4]
 8005202:	6863      	ldr	r3, [r4, #4]
 8005204:	6123      	str	r3, [r4, #16]
 8005206:	2300      	movs	r3, #0
 8005208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800520c:	e7a8      	b.n	8005160 <_printf_i+0x150>
 800520e:	6923      	ldr	r3, [r4, #16]
 8005210:	462a      	mov	r2, r5
 8005212:	4649      	mov	r1, r9
 8005214:	4640      	mov	r0, r8
 8005216:	47d0      	blx	sl
 8005218:	3001      	adds	r0, #1
 800521a:	d0ab      	beq.n	8005174 <_printf_i+0x164>
 800521c:	6823      	ldr	r3, [r4, #0]
 800521e:	079b      	lsls	r3, r3, #30
 8005220:	d413      	bmi.n	800524a <_printf_i+0x23a>
 8005222:	68e0      	ldr	r0, [r4, #12]
 8005224:	9b03      	ldr	r3, [sp, #12]
 8005226:	4298      	cmp	r0, r3
 8005228:	bfb8      	it	lt
 800522a:	4618      	movlt	r0, r3
 800522c:	e7a4      	b.n	8005178 <_printf_i+0x168>
 800522e:	2301      	movs	r3, #1
 8005230:	4632      	mov	r2, r6
 8005232:	4649      	mov	r1, r9
 8005234:	4640      	mov	r0, r8
 8005236:	47d0      	blx	sl
 8005238:	3001      	adds	r0, #1
 800523a:	d09b      	beq.n	8005174 <_printf_i+0x164>
 800523c:	3501      	adds	r5, #1
 800523e:	68e3      	ldr	r3, [r4, #12]
 8005240:	9903      	ldr	r1, [sp, #12]
 8005242:	1a5b      	subs	r3, r3, r1
 8005244:	42ab      	cmp	r3, r5
 8005246:	dcf2      	bgt.n	800522e <_printf_i+0x21e>
 8005248:	e7eb      	b.n	8005222 <_printf_i+0x212>
 800524a:	2500      	movs	r5, #0
 800524c:	f104 0619 	add.w	r6, r4, #25
 8005250:	e7f5      	b.n	800523e <_printf_i+0x22e>
 8005252:	bf00      	nop
 8005254:	08005e1b 	.word	0x08005e1b
 8005258:	08005e2c 	.word	0x08005e2c

0800525c <_sbrk_r>:
 800525c:	b538      	push	{r3, r4, r5, lr}
 800525e:	4d06      	ldr	r5, [pc, #24]	; (8005278 <_sbrk_r+0x1c>)
 8005260:	2300      	movs	r3, #0
 8005262:	4604      	mov	r4, r0
 8005264:	4608      	mov	r0, r1
 8005266:	602b      	str	r3, [r5, #0]
 8005268:	f7fd f8f0 	bl	800244c <_sbrk>
 800526c:	1c43      	adds	r3, r0, #1
 800526e:	d102      	bne.n	8005276 <_sbrk_r+0x1a>
 8005270:	682b      	ldr	r3, [r5, #0]
 8005272:	b103      	cbz	r3, 8005276 <_sbrk_r+0x1a>
 8005274:	6023      	str	r3, [r4, #0]
 8005276:	bd38      	pop	{r3, r4, r5, pc}
 8005278:	20000820 	.word	0x20000820

0800527c <__swbuf_r>:
 800527c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800527e:	460e      	mov	r6, r1
 8005280:	4614      	mov	r4, r2
 8005282:	4605      	mov	r5, r0
 8005284:	b118      	cbz	r0, 800528e <__swbuf_r+0x12>
 8005286:	6983      	ldr	r3, [r0, #24]
 8005288:	b90b      	cbnz	r3, 800528e <__swbuf_r+0x12>
 800528a:	f000 f9d9 	bl	8005640 <__sinit>
 800528e:	4b21      	ldr	r3, [pc, #132]	; (8005314 <__swbuf_r+0x98>)
 8005290:	429c      	cmp	r4, r3
 8005292:	d12b      	bne.n	80052ec <__swbuf_r+0x70>
 8005294:	686c      	ldr	r4, [r5, #4]
 8005296:	69a3      	ldr	r3, [r4, #24]
 8005298:	60a3      	str	r3, [r4, #8]
 800529a:	89a3      	ldrh	r3, [r4, #12]
 800529c:	071a      	lsls	r2, r3, #28
 800529e:	d52f      	bpl.n	8005300 <__swbuf_r+0x84>
 80052a0:	6923      	ldr	r3, [r4, #16]
 80052a2:	b36b      	cbz	r3, 8005300 <__swbuf_r+0x84>
 80052a4:	6923      	ldr	r3, [r4, #16]
 80052a6:	6820      	ldr	r0, [r4, #0]
 80052a8:	1ac0      	subs	r0, r0, r3
 80052aa:	6963      	ldr	r3, [r4, #20]
 80052ac:	b2f6      	uxtb	r6, r6
 80052ae:	4283      	cmp	r3, r0
 80052b0:	4637      	mov	r7, r6
 80052b2:	dc04      	bgt.n	80052be <__swbuf_r+0x42>
 80052b4:	4621      	mov	r1, r4
 80052b6:	4628      	mov	r0, r5
 80052b8:	f000 f92e 	bl	8005518 <_fflush_r>
 80052bc:	bb30      	cbnz	r0, 800530c <__swbuf_r+0x90>
 80052be:	68a3      	ldr	r3, [r4, #8]
 80052c0:	3b01      	subs	r3, #1
 80052c2:	60a3      	str	r3, [r4, #8]
 80052c4:	6823      	ldr	r3, [r4, #0]
 80052c6:	1c5a      	adds	r2, r3, #1
 80052c8:	6022      	str	r2, [r4, #0]
 80052ca:	701e      	strb	r6, [r3, #0]
 80052cc:	6963      	ldr	r3, [r4, #20]
 80052ce:	3001      	adds	r0, #1
 80052d0:	4283      	cmp	r3, r0
 80052d2:	d004      	beq.n	80052de <__swbuf_r+0x62>
 80052d4:	89a3      	ldrh	r3, [r4, #12]
 80052d6:	07db      	lsls	r3, r3, #31
 80052d8:	d506      	bpl.n	80052e8 <__swbuf_r+0x6c>
 80052da:	2e0a      	cmp	r6, #10
 80052dc:	d104      	bne.n	80052e8 <__swbuf_r+0x6c>
 80052de:	4621      	mov	r1, r4
 80052e0:	4628      	mov	r0, r5
 80052e2:	f000 f919 	bl	8005518 <_fflush_r>
 80052e6:	b988      	cbnz	r0, 800530c <__swbuf_r+0x90>
 80052e8:	4638      	mov	r0, r7
 80052ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052ec:	4b0a      	ldr	r3, [pc, #40]	; (8005318 <__swbuf_r+0x9c>)
 80052ee:	429c      	cmp	r4, r3
 80052f0:	d101      	bne.n	80052f6 <__swbuf_r+0x7a>
 80052f2:	68ac      	ldr	r4, [r5, #8]
 80052f4:	e7cf      	b.n	8005296 <__swbuf_r+0x1a>
 80052f6:	4b09      	ldr	r3, [pc, #36]	; (800531c <__swbuf_r+0xa0>)
 80052f8:	429c      	cmp	r4, r3
 80052fa:	bf08      	it	eq
 80052fc:	68ec      	ldreq	r4, [r5, #12]
 80052fe:	e7ca      	b.n	8005296 <__swbuf_r+0x1a>
 8005300:	4621      	mov	r1, r4
 8005302:	4628      	mov	r0, r5
 8005304:	f000 f80c 	bl	8005320 <__swsetup_r>
 8005308:	2800      	cmp	r0, #0
 800530a:	d0cb      	beq.n	80052a4 <__swbuf_r+0x28>
 800530c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005310:	e7ea      	b.n	80052e8 <__swbuf_r+0x6c>
 8005312:	bf00      	nop
 8005314:	08005e60 	.word	0x08005e60
 8005318:	08005e80 	.word	0x08005e80
 800531c:	08005e40 	.word	0x08005e40

08005320 <__swsetup_r>:
 8005320:	4b32      	ldr	r3, [pc, #200]	; (80053ec <__swsetup_r+0xcc>)
 8005322:	b570      	push	{r4, r5, r6, lr}
 8005324:	681d      	ldr	r5, [r3, #0]
 8005326:	4606      	mov	r6, r0
 8005328:	460c      	mov	r4, r1
 800532a:	b125      	cbz	r5, 8005336 <__swsetup_r+0x16>
 800532c:	69ab      	ldr	r3, [r5, #24]
 800532e:	b913      	cbnz	r3, 8005336 <__swsetup_r+0x16>
 8005330:	4628      	mov	r0, r5
 8005332:	f000 f985 	bl	8005640 <__sinit>
 8005336:	4b2e      	ldr	r3, [pc, #184]	; (80053f0 <__swsetup_r+0xd0>)
 8005338:	429c      	cmp	r4, r3
 800533a:	d10f      	bne.n	800535c <__swsetup_r+0x3c>
 800533c:	686c      	ldr	r4, [r5, #4]
 800533e:	89a3      	ldrh	r3, [r4, #12]
 8005340:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005344:	0719      	lsls	r1, r3, #28
 8005346:	d42c      	bmi.n	80053a2 <__swsetup_r+0x82>
 8005348:	06dd      	lsls	r5, r3, #27
 800534a:	d411      	bmi.n	8005370 <__swsetup_r+0x50>
 800534c:	2309      	movs	r3, #9
 800534e:	6033      	str	r3, [r6, #0]
 8005350:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005354:	81a3      	strh	r3, [r4, #12]
 8005356:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800535a:	e03e      	b.n	80053da <__swsetup_r+0xba>
 800535c:	4b25      	ldr	r3, [pc, #148]	; (80053f4 <__swsetup_r+0xd4>)
 800535e:	429c      	cmp	r4, r3
 8005360:	d101      	bne.n	8005366 <__swsetup_r+0x46>
 8005362:	68ac      	ldr	r4, [r5, #8]
 8005364:	e7eb      	b.n	800533e <__swsetup_r+0x1e>
 8005366:	4b24      	ldr	r3, [pc, #144]	; (80053f8 <__swsetup_r+0xd8>)
 8005368:	429c      	cmp	r4, r3
 800536a:	bf08      	it	eq
 800536c:	68ec      	ldreq	r4, [r5, #12]
 800536e:	e7e6      	b.n	800533e <__swsetup_r+0x1e>
 8005370:	0758      	lsls	r0, r3, #29
 8005372:	d512      	bpl.n	800539a <__swsetup_r+0x7a>
 8005374:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005376:	b141      	cbz	r1, 800538a <__swsetup_r+0x6a>
 8005378:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800537c:	4299      	cmp	r1, r3
 800537e:	d002      	beq.n	8005386 <__swsetup_r+0x66>
 8005380:	4630      	mov	r0, r6
 8005382:	f7ff fb9d 	bl	8004ac0 <_free_r>
 8005386:	2300      	movs	r3, #0
 8005388:	6363      	str	r3, [r4, #52]	; 0x34
 800538a:	89a3      	ldrh	r3, [r4, #12]
 800538c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005390:	81a3      	strh	r3, [r4, #12]
 8005392:	2300      	movs	r3, #0
 8005394:	6063      	str	r3, [r4, #4]
 8005396:	6923      	ldr	r3, [r4, #16]
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	89a3      	ldrh	r3, [r4, #12]
 800539c:	f043 0308 	orr.w	r3, r3, #8
 80053a0:	81a3      	strh	r3, [r4, #12]
 80053a2:	6923      	ldr	r3, [r4, #16]
 80053a4:	b94b      	cbnz	r3, 80053ba <__swsetup_r+0x9a>
 80053a6:	89a3      	ldrh	r3, [r4, #12]
 80053a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80053ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053b0:	d003      	beq.n	80053ba <__swsetup_r+0x9a>
 80053b2:	4621      	mov	r1, r4
 80053b4:	4630      	mov	r0, r6
 80053b6:	f000 fa09 	bl	80057cc <__smakebuf_r>
 80053ba:	89a0      	ldrh	r0, [r4, #12]
 80053bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053c0:	f010 0301 	ands.w	r3, r0, #1
 80053c4:	d00a      	beq.n	80053dc <__swsetup_r+0xbc>
 80053c6:	2300      	movs	r3, #0
 80053c8:	60a3      	str	r3, [r4, #8]
 80053ca:	6963      	ldr	r3, [r4, #20]
 80053cc:	425b      	negs	r3, r3
 80053ce:	61a3      	str	r3, [r4, #24]
 80053d0:	6923      	ldr	r3, [r4, #16]
 80053d2:	b943      	cbnz	r3, 80053e6 <__swsetup_r+0xc6>
 80053d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80053d8:	d1ba      	bne.n	8005350 <__swsetup_r+0x30>
 80053da:	bd70      	pop	{r4, r5, r6, pc}
 80053dc:	0781      	lsls	r1, r0, #30
 80053de:	bf58      	it	pl
 80053e0:	6963      	ldrpl	r3, [r4, #20]
 80053e2:	60a3      	str	r3, [r4, #8]
 80053e4:	e7f4      	b.n	80053d0 <__swsetup_r+0xb0>
 80053e6:	2000      	movs	r0, #0
 80053e8:	e7f7      	b.n	80053da <__swsetup_r+0xba>
 80053ea:	bf00      	nop
 80053ec:	2000000c 	.word	0x2000000c
 80053f0:	08005e60 	.word	0x08005e60
 80053f4:	08005e80 	.word	0x08005e80
 80053f8:	08005e40 	.word	0x08005e40

080053fc <abort>:
 80053fc:	b508      	push	{r3, lr}
 80053fe:	2006      	movs	r0, #6
 8005400:	f000 fa58 	bl	80058b4 <raise>
 8005404:	2001      	movs	r0, #1
 8005406:	f7fc ffaa 	bl	800235e <_exit>
	...

0800540c <__sflush_r>:
 800540c:	898a      	ldrh	r2, [r1, #12]
 800540e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005412:	4605      	mov	r5, r0
 8005414:	0710      	lsls	r0, r2, #28
 8005416:	460c      	mov	r4, r1
 8005418:	d458      	bmi.n	80054cc <__sflush_r+0xc0>
 800541a:	684b      	ldr	r3, [r1, #4]
 800541c:	2b00      	cmp	r3, #0
 800541e:	dc05      	bgt.n	800542c <__sflush_r+0x20>
 8005420:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005422:	2b00      	cmp	r3, #0
 8005424:	dc02      	bgt.n	800542c <__sflush_r+0x20>
 8005426:	2000      	movs	r0, #0
 8005428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800542c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800542e:	2e00      	cmp	r6, #0
 8005430:	d0f9      	beq.n	8005426 <__sflush_r+0x1a>
 8005432:	2300      	movs	r3, #0
 8005434:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005438:	682f      	ldr	r7, [r5, #0]
 800543a:	602b      	str	r3, [r5, #0]
 800543c:	d032      	beq.n	80054a4 <__sflush_r+0x98>
 800543e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005440:	89a3      	ldrh	r3, [r4, #12]
 8005442:	075a      	lsls	r2, r3, #29
 8005444:	d505      	bpl.n	8005452 <__sflush_r+0x46>
 8005446:	6863      	ldr	r3, [r4, #4]
 8005448:	1ac0      	subs	r0, r0, r3
 800544a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800544c:	b10b      	cbz	r3, 8005452 <__sflush_r+0x46>
 800544e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005450:	1ac0      	subs	r0, r0, r3
 8005452:	2300      	movs	r3, #0
 8005454:	4602      	mov	r2, r0
 8005456:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005458:	6a21      	ldr	r1, [r4, #32]
 800545a:	4628      	mov	r0, r5
 800545c:	47b0      	blx	r6
 800545e:	1c43      	adds	r3, r0, #1
 8005460:	89a3      	ldrh	r3, [r4, #12]
 8005462:	d106      	bne.n	8005472 <__sflush_r+0x66>
 8005464:	6829      	ldr	r1, [r5, #0]
 8005466:	291d      	cmp	r1, #29
 8005468:	d82c      	bhi.n	80054c4 <__sflush_r+0xb8>
 800546a:	4a2a      	ldr	r2, [pc, #168]	; (8005514 <__sflush_r+0x108>)
 800546c:	40ca      	lsrs	r2, r1
 800546e:	07d6      	lsls	r6, r2, #31
 8005470:	d528      	bpl.n	80054c4 <__sflush_r+0xb8>
 8005472:	2200      	movs	r2, #0
 8005474:	6062      	str	r2, [r4, #4]
 8005476:	04d9      	lsls	r1, r3, #19
 8005478:	6922      	ldr	r2, [r4, #16]
 800547a:	6022      	str	r2, [r4, #0]
 800547c:	d504      	bpl.n	8005488 <__sflush_r+0x7c>
 800547e:	1c42      	adds	r2, r0, #1
 8005480:	d101      	bne.n	8005486 <__sflush_r+0x7a>
 8005482:	682b      	ldr	r3, [r5, #0]
 8005484:	b903      	cbnz	r3, 8005488 <__sflush_r+0x7c>
 8005486:	6560      	str	r0, [r4, #84]	; 0x54
 8005488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800548a:	602f      	str	r7, [r5, #0]
 800548c:	2900      	cmp	r1, #0
 800548e:	d0ca      	beq.n	8005426 <__sflush_r+0x1a>
 8005490:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005494:	4299      	cmp	r1, r3
 8005496:	d002      	beq.n	800549e <__sflush_r+0x92>
 8005498:	4628      	mov	r0, r5
 800549a:	f7ff fb11 	bl	8004ac0 <_free_r>
 800549e:	2000      	movs	r0, #0
 80054a0:	6360      	str	r0, [r4, #52]	; 0x34
 80054a2:	e7c1      	b.n	8005428 <__sflush_r+0x1c>
 80054a4:	6a21      	ldr	r1, [r4, #32]
 80054a6:	2301      	movs	r3, #1
 80054a8:	4628      	mov	r0, r5
 80054aa:	47b0      	blx	r6
 80054ac:	1c41      	adds	r1, r0, #1
 80054ae:	d1c7      	bne.n	8005440 <__sflush_r+0x34>
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0c4      	beq.n	8005440 <__sflush_r+0x34>
 80054b6:	2b1d      	cmp	r3, #29
 80054b8:	d001      	beq.n	80054be <__sflush_r+0xb2>
 80054ba:	2b16      	cmp	r3, #22
 80054bc:	d101      	bne.n	80054c2 <__sflush_r+0xb6>
 80054be:	602f      	str	r7, [r5, #0]
 80054c0:	e7b1      	b.n	8005426 <__sflush_r+0x1a>
 80054c2:	89a3      	ldrh	r3, [r4, #12]
 80054c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054c8:	81a3      	strh	r3, [r4, #12]
 80054ca:	e7ad      	b.n	8005428 <__sflush_r+0x1c>
 80054cc:	690f      	ldr	r7, [r1, #16]
 80054ce:	2f00      	cmp	r7, #0
 80054d0:	d0a9      	beq.n	8005426 <__sflush_r+0x1a>
 80054d2:	0793      	lsls	r3, r2, #30
 80054d4:	680e      	ldr	r6, [r1, #0]
 80054d6:	bf08      	it	eq
 80054d8:	694b      	ldreq	r3, [r1, #20]
 80054da:	600f      	str	r7, [r1, #0]
 80054dc:	bf18      	it	ne
 80054de:	2300      	movne	r3, #0
 80054e0:	eba6 0807 	sub.w	r8, r6, r7
 80054e4:	608b      	str	r3, [r1, #8]
 80054e6:	f1b8 0f00 	cmp.w	r8, #0
 80054ea:	dd9c      	ble.n	8005426 <__sflush_r+0x1a>
 80054ec:	6a21      	ldr	r1, [r4, #32]
 80054ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80054f0:	4643      	mov	r3, r8
 80054f2:	463a      	mov	r2, r7
 80054f4:	4628      	mov	r0, r5
 80054f6:	47b0      	blx	r6
 80054f8:	2800      	cmp	r0, #0
 80054fa:	dc06      	bgt.n	800550a <__sflush_r+0xfe>
 80054fc:	89a3      	ldrh	r3, [r4, #12]
 80054fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005502:	81a3      	strh	r3, [r4, #12]
 8005504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005508:	e78e      	b.n	8005428 <__sflush_r+0x1c>
 800550a:	4407      	add	r7, r0
 800550c:	eba8 0800 	sub.w	r8, r8, r0
 8005510:	e7e9      	b.n	80054e6 <__sflush_r+0xda>
 8005512:	bf00      	nop
 8005514:	20400001 	.word	0x20400001

08005518 <_fflush_r>:
 8005518:	b538      	push	{r3, r4, r5, lr}
 800551a:	690b      	ldr	r3, [r1, #16]
 800551c:	4605      	mov	r5, r0
 800551e:	460c      	mov	r4, r1
 8005520:	b913      	cbnz	r3, 8005528 <_fflush_r+0x10>
 8005522:	2500      	movs	r5, #0
 8005524:	4628      	mov	r0, r5
 8005526:	bd38      	pop	{r3, r4, r5, pc}
 8005528:	b118      	cbz	r0, 8005532 <_fflush_r+0x1a>
 800552a:	6983      	ldr	r3, [r0, #24]
 800552c:	b90b      	cbnz	r3, 8005532 <_fflush_r+0x1a>
 800552e:	f000 f887 	bl	8005640 <__sinit>
 8005532:	4b14      	ldr	r3, [pc, #80]	; (8005584 <_fflush_r+0x6c>)
 8005534:	429c      	cmp	r4, r3
 8005536:	d11b      	bne.n	8005570 <_fflush_r+0x58>
 8005538:	686c      	ldr	r4, [r5, #4]
 800553a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0ef      	beq.n	8005522 <_fflush_r+0xa>
 8005542:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005544:	07d0      	lsls	r0, r2, #31
 8005546:	d404      	bmi.n	8005552 <_fflush_r+0x3a>
 8005548:	0599      	lsls	r1, r3, #22
 800554a:	d402      	bmi.n	8005552 <_fflush_r+0x3a>
 800554c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800554e:	f000 f915 	bl	800577c <__retarget_lock_acquire_recursive>
 8005552:	4628      	mov	r0, r5
 8005554:	4621      	mov	r1, r4
 8005556:	f7ff ff59 	bl	800540c <__sflush_r>
 800555a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800555c:	07da      	lsls	r2, r3, #31
 800555e:	4605      	mov	r5, r0
 8005560:	d4e0      	bmi.n	8005524 <_fflush_r+0xc>
 8005562:	89a3      	ldrh	r3, [r4, #12]
 8005564:	059b      	lsls	r3, r3, #22
 8005566:	d4dd      	bmi.n	8005524 <_fflush_r+0xc>
 8005568:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800556a:	f000 f908 	bl	800577e <__retarget_lock_release_recursive>
 800556e:	e7d9      	b.n	8005524 <_fflush_r+0xc>
 8005570:	4b05      	ldr	r3, [pc, #20]	; (8005588 <_fflush_r+0x70>)
 8005572:	429c      	cmp	r4, r3
 8005574:	d101      	bne.n	800557a <_fflush_r+0x62>
 8005576:	68ac      	ldr	r4, [r5, #8]
 8005578:	e7df      	b.n	800553a <_fflush_r+0x22>
 800557a:	4b04      	ldr	r3, [pc, #16]	; (800558c <_fflush_r+0x74>)
 800557c:	429c      	cmp	r4, r3
 800557e:	bf08      	it	eq
 8005580:	68ec      	ldreq	r4, [r5, #12]
 8005582:	e7da      	b.n	800553a <_fflush_r+0x22>
 8005584:	08005e60 	.word	0x08005e60
 8005588:	08005e80 	.word	0x08005e80
 800558c:	08005e40 	.word	0x08005e40

08005590 <std>:
 8005590:	2300      	movs	r3, #0
 8005592:	b510      	push	{r4, lr}
 8005594:	4604      	mov	r4, r0
 8005596:	e9c0 3300 	strd	r3, r3, [r0]
 800559a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800559e:	6083      	str	r3, [r0, #8]
 80055a0:	8181      	strh	r1, [r0, #12]
 80055a2:	6643      	str	r3, [r0, #100]	; 0x64
 80055a4:	81c2      	strh	r2, [r0, #14]
 80055a6:	6183      	str	r3, [r0, #24]
 80055a8:	4619      	mov	r1, r3
 80055aa:	2208      	movs	r2, #8
 80055ac:	305c      	adds	r0, #92	; 0x5c
 80055ae:	f7ff f9db 	bl	8004968 <memset>
 80055b2:	4b05      	ldr	r3, [pc, #20]	; (80055c8 <std+0x38>)
 80055b4:	6263      	str	r3, [r4, #36]	; 0x24
 80055b6:	4b05      	ldr	r3, [pc, #20]	; (80055cc <std+0x3c>)
 80055b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80055ba:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <std+0x40>)
 80055bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055be:	4b05      	ldr	r3, [pc, #20]	; (80055d4 <std+0x44>)
 80055c0:	6224      	str	r4, [r4, #32]
 80055c2:	6323      	str	r3, [r4, #48]	; 0x30
 80055c4:	bd10      	pop	{r4, pc}
 80055c6:	bf00      	nop
 80055c8:	080058ed 	.word	0x080058ed
 80055cc:	0800590f 	.word	0x0800590f
 80055d0:	08005947 	.word	0x08005947
 80055d4:	0800596b 	.word	0x0800596b

080055d8 <_cleanup_r>:
 80055d8:	4901      	ldr	r1, [pc, #4]	; (80055e0 <_cleanup_r+0x8>)
 80055da:	f000 b8af 	b.w	800573c <_fwalk_reent>
 80055de:	bf00      	nop
 80055e0:	08005519 	.word	0x08005519

080055e4 <__sfmoreglue>:
 80055e4:	b570      	push	{r4, r5, r6, lr}
 80055e6:	2268      	movs	r2, #104	; 0x68
 80055e8:	1e4d      	subs	r5, r1, #1
 80055ea:	4355      	muls	r5, r2
 80055ec:	460e      	mov	r6, r1
 80055ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80055f2:	f7ff fad1 	bl	8004b98 <_malloc_r>
 80055f6:	4604      	mov	r4, r0
 80055f8:	b140      	cbz	r0, 800560c <__sfmoreglue+0x28>
 80055fa:	2100      	movs	r1, #0
 80055fc:	e9c0 1600 	strd	r1, r6, [r0]
 8005600:	300c      	adds	r0, #12
 8005602:	60a0      	str	r0, [r4, #8]
 8005604:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005608:	f7ff f9ae 	bl	8004968 <memset>
 800560c:	4620      	mov	r0, r4
 800560e:	bd70      	pop	{r4, r5, r6, pc}

08005610 <__sfp_lock_acquire>:
 8005610:	4801      	ldr	r0, [pc, #4]	; (8005618 <__sfp_lock_acquire+0x8>)
 8005612:	f000 b8b3 	b.w	800577c <__retarget_lock_acquire_recursive>
 8005616:	bf00      	nop
 8005618:	2000081d 	.word	0x2000081d

0800561c <__sfp_lock_release>:
 800561c:	4801      	ldr	r0, [pc, #4]	; (8005624 <__sfp_lock_release+0x8>)
 800561e:	f000 b8ae 	b.w	800577e <__retarget_lock_release_recursive>
 8005622:	bf00      	nop
 8005624:	2000081d 	.word	0x2000081d

08005628 <__sinit_lock_acquire>:
 8005628:	4801      	ldr	r0, [pc, #4]	; (8005630 <__sinit_lock_acquire+0x8>)
 800562a:	f000 b8a7 	b.w	800577c <__retarget_lock_acquire_recursive>
 800562e:	bf00      	nop
 8005630:	2000081e 	.word	0x2000081e

08005634 <__sinit_lock_release>:
 8005634:	4801      	ldr	r0, [pc, #4]	; (800563c <__sinit_lock_release+0x8>)
 8005636:	f000 b8a2 	b.w	800577e <__retarget_lock_release_recursive>
 800563a:	bf00      	nop
 800563c:	2000081e 	.word	0x2000081e

08005640 <__sinit>:
 8005640:	b510      	push	{r4, lr}
 8005642:	4604      	mov	r4, r0
 8005644:	f7ff fff0 	bl	8005628 <__sinit_lock_acquire>
 8005648:	69a3      	ldr	r3, [r4, #24]
 800564a:	b11b      	cbz	r3, 8005654 <__sinit+0x14>
 800564c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005650:	f7ff bff0 	b.w	8005634 <__sinit_lock_release>
 8005654:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005658:	6523      	str	r3, [r4, #80]	; 0x50
 800565a:	4b13      	ldr	r3, [pc, #76]	; (80056a8 <__sinit+0x68>)
 800565c:	4a13      	ldr	r2, [pc, #76]	; (80056ac <__sinit+0x6c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	62a2      	str	r2, [r4, #40]	; 0x28
 8005662:	42a3      	cmp	r3, r4
 8005664:	bf04      	itt	eq
 8005666:	2301      	moveq	r3, #1
 8005668:	61a3      	streq	r3, [r4, #24]
 800566a:	4620      	mov	r0, r4
 800566c:	f000 f820 	bl	80056b0 <__sfp>
 8005670:	6060      	str	r0, [r4, #4]
 8005672:	4620      	mov	r0, r4
 8005674:	f000 f81c 	bl	80056b0 <__sfp>
 8005678:	60a0      	str	r0, [r4, #8]
 800567a:	4620      	mov	r0, r4
 800567c:	f000 f818 	bl	80056b0 <__sfp>
 8005680:	2200      	movs	r2, #0
 8005682:	60e0      	str	r0, [r4, #12]
 8005684:	2104      	movs	r1, #4
 8005686:	6860      	ldr	r0, [r4, #4]
 8005688:	f7ff ff82 	bl	8005590 <std>
 800568c:	68a0      	ldr	r0, [r4, #8]
 800568e:	2201      	movs	r2, #1
 8005690:	2109      	movs	r1, #9
 8005692:	f7ff ff7d 	bl	8005590 <std>
 8005696:	68e0      	ldr	r0, [r4, #12]
 8005698:	2202      	movs	r2, #2
 800569a:	2112      	movs	r1, #18
 800569c:	f7ff ff78 	bl	8005590 <std>
 80056a0:	2301      	movs	r3, #1
 80056a2:	61a3      	str	r3, [r4, #24]
 80056a4:	e7d2      	b.n	800564c <__sinit+0xc>
 80056a6:	bf00      	nop
 80056a8:	08005d58 	.word	0x08005d58
 80056ac:	080055d9 	.word	0x080055d9

080056b0 <__sfp>:
 80056b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056b2:	4607      	mov	r7, r0
 80056b4:	f7ff ffac 	bl	8005610 <__sfp_lock_acquire>
 80056b8:	4b1e      	ldr	r3, [pc, #120]	; (8005734 <__sfp+0x84>)
 80056ba:	681e      	ldr	r6, [r3, #0]
 80056bc:	69b3      	ldr	r3, [r6, #24]
 80056be:	b913      	cbnz	r3, 80056c6 <__sfp+0x16>
 80056c0:	4630      	mov	r0, r6
 80056c2:	f7ff ffbd 	bl	8005640 <__sinit>
 80056c6:	3648      	adds	r6, #72	; 0x48
 80056c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80056cc:	3b01      	subs	r3, #1
 80056ce:	d503      	bpl.n	80056d8 <__sfp+0x28>
 80056d0:	6833      	ldr	r3, [r6, #0]
 80056d2:	b30b      	cbz	r3, 8005718 <__sfp+0x68>
 80056d4:	6836      	ldr	r6, [r6, #0]
 80056d6:	e7f7      	b.n	80056c8 <__sfp+0x18>
 80056d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80056dc:	b9d5      	cbnz	r5, 8005714 <__sfp+0x64>
 80056de:	4b16      	ldr	r3, [pc, #88]	; (8005738 <__sfp+0x88>)
 80056e0:	60e3      	str	r3, [r4, #12]
 80056e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80056e6:	6665      	str	r5, [r4, #100]	; 0x64
 80056e8:	f000 f847 	bl	800577a <__retarget_lock_init_recursive>
 80056ec:	f7ff ff96 	bl	800561c <__sfp_lock_release>
 80056f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80056f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80056f8:	6025      	str	r5, [r4, #0]
 80056fa:	61a5      	str	r5, [r4, #24]
 80056fc:	2208      	movs	r2, #8
 80056fe:	4629      	mov	r1, r5
 8005700:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005704:	f7ff f930 	bl	8004968 <memset>
 8005708:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800570c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005710:	4620      	mov	r0, r4
 8005712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005714:	3468      	adds	r4, #104	; 0x68
 8005716:	e7d9      	b.n	80056cc <__sfp+0x1c>
 8005718:	2104      	movs	r1, #4
 800571a:	4638      	mov	r0, r7
 800571c:	f7ff ff62 	bl	80055e4 <__sfmoreglue>
 8005720:	4604      	mov	r4, r0
 8005722:	6030      	str	r0, [r6, #0]
 8005724:	2800      	cmp	r0, #0
 8005726:	d1d5      	bne.n	80056d4 <__sfp+0x24>
 8005728:	f7ff ff78 	bl	800561c <__sfp_lock_release>
 800572c:	230c      	movs	r3, #12
 800572e:	603b      	str	r3, [r7, #0]
 8005730:	e7ee      	b.n	8005710 <__sfp+0x60>
 8005732:	bf00      	nop
 8005734:	08005d58 	.word	0x08005d58
 8005738:	ffff0001 	.word	0xffff0001

0800573c <_fwalk_reent>:
 800573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005740:	4606      	mov	r6, r0
 8005742:	4688      	mov	r8, r1
 8005744:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005748:	2700      	movs	r7, #0
 800574a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800574e:	f1b9 0901 	subs.w	r9, r9, #1
 8005752:	d505      	bpl.n	8005760 <_fwalk_reent+0x24>
 8005754:	6824      	ldr	r4, [r4, #0]
 8005756:	2c00      	cmp	r4, #0
 8005758:	d1f7      	bne.n	800574a <_fwalk_reent+0xe>
 800575a:	4638      	mov	r0, r7
 800575c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005760:	89ab      	ldrh	r3, [r5, #12]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d907      	bls.n	8005776 <_fwalk_reent+0x3a>
 8005766:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800576a:	3301      	adds	r3, #1
 800576c:	d003      	beq.n	8005776 <_fwalk_reent+0x3a>
 800576e:	4629      	mov	r1, r5
 8005770:	4630      	mov	r0, r6
 8005772:	47c0      	blx	r8
 8005774:	4307      	orrs	r7, r0
 8005776:	3568      	adds	r5, #104	; 0x68
 8005778:	e7e9      	b.n	800574e <_fwalk_reent+0x12>

0800577a <__retarget_lock_init_recursive>:
 800577a:	4770      	bx	lr

0800577c <__retarget_lock_acquire_recursive>:
 800577c:	4770      	bx	lr

0800577e <__retarget_lock_release_recursive>:
 800577e:	4770      	bx	lr

08005780 <__swhatbuf_r>:
 8005780:	b570      	push	{r4, r5, r6, lr}
 8005782:	460e      	mov	r6, r1
 8005784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005788:	2900      	cmp	r1, #0
 800578a:	b096      	sub	sp, #88	; 0x58
 800578c:	4614      	mov	r4, r2
 800578e:	461d      	mov	r5, r3
 8005790:	da08      	bge.n	80057a4 <__swhatbuf_r+0x24>
 8005792:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	602a      	str	r2, [r5, #0]
 800579a:	061a      	lsls	r2, r3, #24
 800579c:	d410      	bmi.n	80057c0 <__swhatbuf_r+0x40>
 800579e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057a2:	e00e      	b.n	80057c2 <__swhatbuf_r+0x42>
 80057a4:	466a      	mov	r2, sp
 80057a6:	f000 f907 	bl	80059b8 <_fstat_r>
 80057aa:	2800      	cmp	r0, #0
 80057ac:	dbf1      	blt.n	8005792 <__swhatbuf_r+0x12>
 80057ae:	9a01      	ldr	r2, [sp, #4]
 80057b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80057b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80057b8:	425a      	negs	r2, r3
 80057ba:	415a      	adcs	r2, r3
 80057bc:	602a      	str	r2, [r5, #0]
 80057be:	e7ee      	b.n	800579e <__swhatbuf_r+0x1e>
 80057c0:	2340      	movs	r3, #64	; 0x40
 80057c2:	2000      	movs	r0, #0
 80057c4:	6023      	str	r3, [r4, #0]
 80057c6:	b016      	add	sp, #88	; 0x58
 80057c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080057cc <__smakebuf_r>:
 80057cc:	898b      	ldrh	r3, [r1, #12]
 80057ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80057d0:	079d      	lsls	r5, r3, #30
 80057d2:	4606      	mov	r6, r0
 80057d4:	460c      	mov	r4, r1
 80057d6:	d507      	bpl.n	80057e8 <__smakebuf_r+0x1c>
 80057d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80057dc:	6023      	str	r3, [r4, #0]
 80057de:	6123      	str	r3, [r4, #16]
 80057e0:	2301      	movs	r3, #1
 80057e2:	6163      	str	r3, [r4, #20]
 80057e4:	b002      	add	sp, #8
 80057e6:	bd70      	pop	{r4, r5, r6, pc}
 80057e8:	ab01      	add	r3, sp, #4
 80057ea:	466a      	mov	r2, sp
 80057ec:	f7ff ffc8 	bl	8005780 <__swhatbuf_r>
 80057f0:	9900      	ldr	r1, [sp, #0]
 80057f2:	4605      	mov	r5, r0
 80057f4:	4630      	mov	r0, r6
 80057f6:	f7ff f9cf 	bl	8004b98 <_malloc_r>
 80057fa:	b948      	cbnz	r0, 8005810 <__smakebuf_r+0x44>
 80057fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005800:	059a      	lsls	r2, r3, #22
 8005802:	d4ef      	bmi.n	80057e4 <__smakebuf_r+0x18>
 8005804:	f023 0303 	bic.w	r3, r3, #3
 8005808:	f043 0302 	orr.w	r3, r3, #2
 800580c:	81a3      	strh	r3, [r4, #12]
 800580e:	e7e3      	b.n	80057d8 <__smakebuf_r+0xc>
 8005810:	4b0d      	ldr	r3, [pc, #52]	; (8005848 <__smakebuf_r+0x7c>)
 8005812:	62b3      	str	r3, [r6, #40]	; 0x28
 8005814:	89a3      	ldrh	r3, [r4, #12]
 8005816:	6020      	str	r0, [r4, #0]
 8005818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800581c:	81a3      	strh	r3, [r4, #12]
 800581e:	9b00      	ldr	r3, [sp, #0]
 8005820:	6163      	str	r3, [r4, #20]
 8005822:	9b01      	ldr	r3, [sp, #4]
 8005824:	6120      	str	r0, [r4, #16]
 8005826:	b15b      	cbz	r3, 8005840 <__smakebuf_r+0x74>
 8005828:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800582c:	4630      	mov	r0, r6
 800582e:	f000 f8d5 	bl	80059dc <_isatty_r>
 8005832:	b128      	cbz	r0, 8005840 <__smakebuf_r+0x74>
 8005834:	89a3      	ldrh	r3, [r4, #12]
 8005836:	f023 0303 	bic.w	r3, r3, #3
 800583a:	f043 0301 	orr.w	r3, r3, #1
 800583e:	81a3      	strh	r3, [r4, #12]
 8005840:	89a0      	ldrh	r0, [r4, #12]
 8005842:	4305      	orrs	r5, r0
 8005844:	81a5      	strh	r5, [r4, #12]
 8005846:	e7cd      	b.n	80057e4 <__smakebuf_r+0x18>
 8005848:	080055d9 	.word	0x080055d9

0800584c <__malloc_lock>:
 800584c:	4801      	ldr	r0, [pc, #4]	; (8005854 <__malloc_lock+0x8>)
 800584e:	f7ff bf95 	b.w	800577c <__retarget_lock_acquire_recursive>
 8005852:	bf00      	nop
 8005854:	2000081c 	.word	0x2000081c

08005858 <__malloc_unlock>:
 8005858:	4801      	ldr	r0, [pc, #4]	; (8005860 <__malloc_unlock+0x8>)
 800585a:	f7ff bf90 	b.w	800577e <__retarget_lock_release_recursive>
 800585e:	bf00      	nop
 8005860:	2000081c 	.word	0x2000081c

08005864 <_raise_r>:
 8005864:	291f      	cmp	r1, #31
 8005866:	b538      	push	{r3, r4, r5, lr}
 8005868:	4604      	mov	r4, r0
 800586a:	460d      	mov	r5, r1
 800586c:	d904      	bls.n	8005878 <_raise_r+0x14>
 800586e:	2316      	movs	r3, #22
 8005870:	6003      	str	r3, [r0, #0]
 8005872:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005876:	bd38      	pop	{r3, r4, r5, pc}
 8005878:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800587a:	b112      	cbz	r2, 8005882 <_raise_r+0x1e>
 800587c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005880:	b94b      	cbnz	r3, 8005896 <_raise_r+0x32>
 8005882:	4620      	mov	r0, r4
 8005884:	f000 f830 	bl	80058e8 <_getpid_r>
 8005888:	462a      	mov	r2, r5
 800588a:	4601      	mov	r1, r0
 800588c:	4620      	mov	r0, r4
 800588e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005892:	f000 b817 	b.w	80058c4 <_kill_r>
 8005896:	2b01      	cmp	r3, #1
 8005898:	d00a      	beq.n	80058b0 <_raise_r+0x4c>
 800589a:	1c59      	adds	r1, r3, #1
 800589c:	d103      	bne.n	80058a6 <_raise_r+0x42>
 800589e:	2316      	movs	r3, #22
 80058a0:	6003      	str	r3, [r0, #0]
 80058a2:	2001      	movs	r0, #1
 80058a4:	e7e7      	b.n	8005876 <_raise_r+0x12>
 80058a6:	2400      	movs	r4, #0
 80058a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80058ac:	4628      	mov	r0, r5
 80058ae:	4798      	blx	r3
 80058b0:	2000      	movs	r0, #0
 80058b2:	e7e0      	b.n	8005876 <_raise_r+0x12>

080058b4 <raise>:
 80058b4:	4b02      	ldr	r3, [pc, #8]	; (80058c0 <raise+0xc>)
 80058b6:	4601      	mov	r1, r0
 80058b8:	6818      	ldr	r0, [r3, #0]
 80058ba:	f7ff bfd3 	b.w	8005864 <_raise_r>
 80058be:	bf00      	nop
 80058c0:	2000000c 	.word	0x2000000c

080058c4 <_kill_r>:
 80058c4:	b538      	push	{r3, r4, r5, lr}
 80058c6:	4d07      	ldr	r5, [pc, #28]	; (80058e4 <_kill_r+0x20>)
 80058c8:	2300      	movs	r3, #0
 80058ca:	4604      	mov	r4, r0
 80058cc:	4608      	mov	r0, r1
 80058ce:	4611      	mov	r1, r2
 80058d0:	602b      	str	r3, [r5, #0]
 80058d2:	f7fc fd34 	bl	800233e <_kill>
 80058d6:	1c43      	adds	r3, r0, #1
 80058d8:	d102      	bne.n	80058e0 <_kill_r+0x1c>
 80058da:	682b      	ldr	r3, [r5, #0]
 80058dc:	b103      	cbz	r3, 80058e0 <_kill_r+0x1c>
 80058de:	6023      	str	r3, [r4, #0]
 80058e0:	bd38      	pop	{r3, r4, r5, pc}
 80058e2:	bf00      	nop
 80058e4:	20000820 	.word	0x20000820

080058e8 <_getpid_r>:
 80058e8:	f7fc bd21 	b.w	800232e <_getpid>

080058ec <__sread>:
 80058ec:	b510      	push	{r4, lr}
 80058ee:	460c      	mov	r4, r1
 80058f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f4:	f000 f894 	bl	8005a20 <_read_r>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	bfab      	itete	ge
 80058fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80058fe:	89a3      	ldrhlt	r3, [r4, #12]
 8005900:	181b      	addge	r3, r3, r0
 8005902:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005906:	bfac      	ite	ge
 8005908:	6563      	strge	r3, [r4, #84]	; 0x54
 800590a:	81a3      	strhlt	r3, [r4, #12]
 800590c:	bd10      	pop	{r4, pc}

0800590e <__swrite>:
 800590e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005912:	461f      	mov	r7, r3
 8005914:	898b      	ldrh	r3, [r1, #12]
 8005916:	05db      	lsls	r3, r3, #23
 8005918:	4605      	mov	r5, r0
 800591a:	460c      	mov	r4, r1
 800591c:	4616      	mov	r6, r2
 800591e:	d505      	bpl.n	800592c <__swrite+0x1e>
 8005920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005924:	2302      	movs	r3, #2
 8005926:	2200      	movs	r2, #0
 8005928:	f000 f868 	bl	80059fc <_lseek_r>
 800592c:	89a3      	ldrh	r3, [r4, #12]
 800592e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005932:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005936:	81a3      	strh	r3, [r4, #12]
 8005938:	4632      	mov	r2, r6
 800593a:	463b      	mov	r3, r7
 800593c:	4628      	mov	r0, r5
 800593e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005942:	f000 b817 	b.w	8005974 <_write_r>

08005946 <__sseek>:
 8005946:	b510      	push	{r4, lr}
 8005948:	460c      	mov	r4, r1
 800594a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800594e:	f000 f855 	bl	80059fc <_lseek_r>
 8005952:	1c43      	adds	r3, r0, #1
 8005954:	89a3      	ldrh	r3, [r4, #12]
 8005956:	bf15      	itete	ne
 8005958:	6560      	strne	r0, [r4, #84]	; 0x54
 800595a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800595e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005962:	81a3      	strheq	r3, [r4, #12]
 8005964:	bf18      	it	ne
 8005966:	81a3      	strhne	r3, [r4, #12]
 8005968:	bd10      	pop	{r4, pc}

0800596a <__sclose>:
 800596a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800596e:	f000 b813 	b.w	8005998 <_close_r>
	...

08005974 <_write_r>:
 8005974:	b538      	push	{r3, r4, r5, lr}
 8005976:	4d07      	ldr	r5, [pc, #28]	; (8005994 <_write_r+0x20>)
 8005978:	4604      	mov	r4, r0
 800597a:	4608      	mov	r0, r1
 800597c:	4611      	mov	r1, r2
 800597e:	2200      	movs	r2, #0
 8005980:	602a      	str	r2, [r5, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	f7fc fd12 	bl	80023ac <_write>
 8005988:	1c43      	adds	r3, r0, #1
 800598a:	d102      	bne.n	8005992 <_write_r+0x1e>
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	b103      	cbz	r3, 8005992 <_write_r+0x1e>
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	bd38      	pop	{r3, r4, r5, pc}
 8005994:	20000820 	.word	0x20000820

08005998 <_close_r>:
 8005998:	b538      	push	{r3, r4, r5, lr}
 800599a:	4d06      	ldr	r5, [pc, #24]	; (80059b4 <_close_r+0x1c>)
 800599c:	2300      	movs	r3, #0
 800599e:	4604      	mov	r4, r0
 80059a0:	4608      	mov	r0, r1
 80059a2:	602b      	str	r3, [r5, #0]
 80059a4:	f7fc fd1e 	bl	80023e4 <_close>
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d102      	bne.n	80059b2 <_close_r+0x1a>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	b103      	cbz	r3, 80059b2 <_close_r+0x1a>
 80059b0:	6023      	str	r3, [r4, #0]
 80059b2:	bd38      	pop	{r3, r4, r5, pc}
 80059b4:	20000820 	.word	0x20000820

080059b8 <_fstat_r>:
 80059b8:	b538      	push	{r3, r4, r5, lr}
 80059ba:	4d07      	ldr	r5, [pc, #28]	; (80059d8 <_fstat_r+0x20>)
 80059bc:	2300      	movs	r3, #0
 80059be:	4604      	mov	r4, r0
 80059c0:	4608      	mov	r0, r1
 80059c2:	4611      	mov	r1, r2
 80059c4:	602b      	str	r3, [r5, #0]
 80059c6:	f7fc fd19 	bl	80023fc <_fstat>
 80059ca:	1c43      	adds	r3, r0, #1
 80059cc:	d102      	bne.n	80059d4 <_fstat_r+0x1c>
 80059ce:	682b      	ldr	r3, [r5, #0]
 80059d0:	b103      	cbz	r3, 80059d4 <_fstat_r+0x1c>
 80059d2:	6023      	str	r3, [r4, #0]
 80059d4:	bd38      	pop	{r3, r4, r5, pc}
 80059d6:	bf00      	nop
 80059d8:	20000820 	.word	0x20000820

080059dc <_isatty_r>:
 80059dc:	b538      	push	{r3, r4, r5, lr}
 80059de:	4d06      	ldr	r5, [pc, #24]	; (80059f8 <_isatty_r+0x1c>)
 80059e0:	2300      	movs	r3, #0
 80059e2:	4604      	mov	r4, r0
 80059e4:	4608      	mov	r0, r1
 80059e6:	602b      	str	r3, [r5, #0]
 80059e8:	f7fc fd18 	bl	800241c <_isatty>
 80059ec:	1c43      	adds	r3, r0, #1
 80059ee:	d102      	bne.n	80059f6 <_isatty_r+0x1a>
 80059f0:	682b      	ldr	r3, [r5, #0]
 80059f2:	b103      	cbz	r3, 80059f6 <_isatty_r+0x1a>
 80059f4:	6023      	str	r3, [r4, #0]
 80059f6:	bd38      	pop	{r3, r4, r5, pc}
 80059f8:	20000820 	.word	0x20000820

080059fc <_lseek_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	4d07      	ldr	r5, [pc, #28]	; (8005a1c <_lseek_r+0x20>)
 8005a00:	4604      	mov	r4, r0
 8005a02:	4608      	mov	r0, r1
 8005a04:	4611      	mov	r1, r2
 8005a06:	2200      	movs	r2, #0
 8005a08:	602a      	str	r2, [r5, #0]
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	f7fc fd11 	bl	8002432 <_lseek>
 8005a10:	1c43      	adds	r3, r0, #1
 8005a12:	d102      	bne.n	8005a1a <_lseek_r+0x1e>
 8005a14:	682b      	ldr	r3, [r5, #0]
 8005a16:	b103      	cbz	r3, 8005a1a <_lseek_r+0x1e>
 8005a18:	6023      	str	r3, [r4, #0]
 8005a1a:	bd38      	pop	{r3, r4, r5, pc}
 8005a1c:	20000820 	.word	0x20000820

08005a20 <_read_r>:
 8005a20:	b538      	push	{r3, r4, r5, lr}
 8005a22:	4d07      	ldr	r5, [pc, #28]	; (8005a40 <_read_r+0x20>)
 8005a24:	4604      	mov	r4, r0
 8005a26:	4608      	mov	r0, r1
 8005a28:	4611      	mov	r1, r2
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	602a      	str	r2, [r5, #0]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f7fc fc9f 	bl	8002372 <_read>
 8005a34:	1c43      	adds	r3, r0, #1
 8005a36:	d102      	bne.n	8005a3e <_read_r+0x1e>
 8005a38:	682b      	ldr	r3, [r5, #0]
 8005a3a:	b103      	cbz	r3, 8005a3e <_read_r+0x1e>
 8005a3c:	6023      	str	r3, [r4, #0]
 8005a3e:	bd38      	pop	{r3, r4, r5, pc}
 8005a40:	20000820 	.word	0x20000820

08005a44 <_init>:
 8005a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a46:	bf00      	nop
 8005a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a4a:	bc08      	pop	{r3}
 8005a4c:	469e      	mov	lr, r3
 8005a4e:	4770      	bx	lr

08005a50 <_fini>:
 8005a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a52:	bf00      	nop
 8005a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a56:	bc08      	pop	{r3}
 8005a58:	469e      	mov	lr, r3
 8005a5a:	4770      	bx	lr
