INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_vlsi/DCTQ/DCTQ.srcs/sources_1/new/ext_ram_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_ram_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_vlsi/DCTQ/DCTQ.srcs/sim_1/new/ext_ram_ctr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_ram_ctr_tb
