
Term_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ced8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000824  0800d0b8  0800d0b8  0000e0b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8dc  0800d8dc  0000f060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d8dc  0800d8dc  0000e8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8e4  0800d8e4  0000f060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800d8e4  0800d8e4  0000e8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800d8ec  0800d8ec  0000e8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800d8f4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000988  20000060  0800d954  0000f060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009e8  0800d954  0000f9e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000291c4  00000000  00000000  0000f090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048fd  00000000  00000000  00038254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b50  00000000  00000000  0003cb58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001550  00000000  00000000  0003e6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000292bf  00000000  00000000  0003fbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023c70  00000000  00000000  00068eb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106c56  00000000  00000000  0008cb27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019377d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009618  00000000  00000000  001937c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0019cdd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d0a0 	.word	0x0800d0a0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800d0a0 	.word	0x0800d0a0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_dmul>:
 80002d0:	b570      	push	{r4, r5, r6, lr}
 80002d2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002d6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002de:	bf1d      	ittte	ne
 80002e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002e4:	ea94 0f0c 	teqne	r4, ip
 80002e8:	ea95 0f0c 	teqne	r5, ip
 80002ec:	f000 f8de 	bleq	80004ac <__aeabi_dmul+0x1dc>
 80002f0:	442c      	add	r4, r5
 80002f2:	ea81 0603 	eor.w	r6, r1, r3
 80002f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000302:	bf18      	it	ne
 8000304:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000308:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800030c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000310:	d038      	beq.n	8000384 <__aeabi_dmul+0xb4>
 8000312:	fba0 ce02 	umull	ip, lr, r0, r2
 8000316:	f04f 0500 	mov.w	r5, #0
 800031a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800031e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000322:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000326:	f04f 0600 	mov.w	r6, #0
 800032a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800032e:	f09c 0f00 	teq	ip, #0
 8000332:	bf18      	it	ne
 8000334:	f04e 0e01 	orrne.w	lr, lr, #1
 8000338:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800033c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000340:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000344:	d204      	bcs.n	8000350 <__aeabi_dmul+0x80>
 8000346:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800034a:	416d      	adcs	r5, r5
 800034c:	eb46 0606 	adc.w	r6, r6, r6
 8000350:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000354:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000358:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800035c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000360:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000364:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000368:	bf88      	it	hi
 800036a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800036e:	d81e      	bhi.n	80003ae <__aeabi_dmul+0xde>
 8000370:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000374:	bf08      	it	eq
 8000376:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800037a:	f150 0000 	adcs.w	r0, r0, #0
 800037e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000388:	ea46 0101 	orr.w	r1, r6, r1
 800038c:	ea40 0002 	orr.w	r0, r0, r2
 8000390:	ea81 0103 	eor.w	r1, r1, r3
 8000394:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000398:	bfc2      	ittt	gt
 800039a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800039e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003a2:	bd70      	popgt	{r4, r5, r6, pc}
 80003a4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003a8:	f04f 0e00 	mov.w	lr, #0
 80003ac:	3c01      	subs	r4, #1
 80003ae:	f300 80ab 	bgt.w	8000508 <__aeabi_dmul+0x238>
 80003b2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003b6:	bfde      	ittt	le
 80003b8:	2000      	movle	r0, #0
 80003ba:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003be:	bd70      	pople	{r4, r5, r6, pc}
 80003c0:	f1c4 0400 	rsb	r4, r4, #0
 80003c4:	3c20      	subs	r4, #32
 80003c6:	da35      	bge.n	8000434 <__aeabi_dmul+0x164>
 80003c8:	340c      	adds	r4, #12
 80003ca:	dc1b      	bgt.n	8000404 <__aeabi_dmul+0x134>
 80003cc:	f104 0414 	add.w	r4, r4, #20
 80003d0:	f1c4 0520 	rsb	r5, r4, #32
 80003d4:	fa00 f305 	lsl.w	r3, r0, r5
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f205 	lsl.w	r2, r1, r5
 80003e0:	ea40 0002 	orr.w	r0, r0, r2
 80003e4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003f0:	fa21 f604 	lsr.w	r6, r1, r4
 80003f4:	eb42 0106 	adc.w	r1, r2, r6
 80003f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003fc:	bf08      	it	eq
 80003fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	f1c4 040c 	rsb	r4, r4, #12
 8000408:	f1c4 0520 	rsb	r5, r4, #32
 800040c:	fa00 f304 	lsl.w	r3, r0, r4
 8000410:	fa20 f005 	lsr.w	r0, r0, r5
 8000414:	fa01 f204 	lsl.w	r2, r1, r4
 8000418:	ea40 0002 	orr.w	r0, r0, r2
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000424:	f141 0100 	adc.w	r1, r1, #0
 8000428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800042c:	bf08      	it	eq
 800042e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000432:	bd70      	pop	{r4, r5, r6, pc}
 8000434:	f1c4 0520 	rsb	r5, r4, #32
 8000438:	fa00 f205 	lsl.w	r2, r0, r5
 800043c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000440:	fa20 f304 	lsr.w	r3, r0, r4
 8000444:	fa01 f205 	lsl.w	r2, r1, r5
 8000448:	ea43 0302 	orr.w	r3, r3, r2
 800044c:	fa21 f004 	lsr.w	r0, r1, r4
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	fa21 f204 	lsr.w	r2, r1, r4
 8000458:	ea20 0002 	bic.w	r0, r0, r2
 800045c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000460:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000464:	bf08      	it	eq
 8000466:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800046a:	bd70      	pop	{r4, r5, r6, pc}
 800046c:	f094 0f00 	teq	r4, #0
 8000470:	d10f      	bne.n	8000492 <__aeabi_dmul+0x1c2>
 8000472:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000476:	0040      	lsls	r0, r0, #1
 8000478:	eb41 0101 	adc.w	r1, r1, r1
 800047c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3c01      	subeq	r4, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1a6>
 8000486:	ea41 0106 	orr.w	r1, r1, r6
 800048a:	f095 0f00 	teq	r5, #0
 800048e:	bf18      	it	ne
 8000490:	4770      	bxne	lr
 8000492:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000496:	0052      	lsls	r2, r2, #1
 8000498:	eb43 0303 	adc.w	r3, r3, r3
 800049c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004a0:	bf08      	it	eq
 80004a2:	3d01      	subeq	r5, #1
 80004a4:	d0f7      	beq.n	8000496 <__aeabi_dmul+0x1c6>
 80004a6:	ea43 0306 	orr.w	r3, r3, r6
 80004aa:	4770      	bx	lr
 80004ac:	ea94 0f0c 	teq	r4, ip
 80004b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004b4:	bf18      	it	ne
 80004b6:	ea95 0f0c 	teqne	r5, ip
 80004ba:	d00c      	beq.n	80004d6 <__aeabi_dmul+0x206>
 80004bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004c0:	bf18      	it	ne
 80004c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c6:	d1d1      	bne.n	800046c <__aeabi_dmul+0x19c>
 80004c8:	ea81 0103 	eor.w	r1, r1, r3
 80004cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	f04f 0000 	mov.w	r0, #0
 80004d4:	bd70      	pop	{r4, r5, r6, pc}
 80004d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004da:	bf06      	itte	eq
 80004dc:	4610      	moveq	r0, r2
 80004de:	4619      	moveq	r1, r3
 80004e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004e4:	d019      	beq.n	800051a <__aeabi_dmul+0x24a>
 80004e6:	ea94 0f0c 	teq	r4, ip
 80004ea:	d102      	bne.n	80004f2 <__aeabi_dmul+0x222>
 80004ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004f0:	d113      	bne.n	800051a <__aeabi_dmul+0x24a>
 80004f2:	ea95 0f0c 	teq	r5, ip
 80004f6:	d105      	bne.n	8000504 <__aeabi_dmul+0x234>
 80004f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004fc:	bf1c      	itt	ne
 80004fe:	4610      	movne	r0, r2
 8000500:	4619      	movne	r1, r3
 8000502:	d10a      	bne.n	800051a <__aeabi_dmul+0x24a>
 8000504:	ea81 0103 	eor.w	r1, r1, r3
 8000508:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800050c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd70      	pop	{r4, r5, r6, pc}
 800051a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800051e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000522:	bd70      	pop	{r4, r5, r6, pc}

08000524 <__aeabi_drsub>:
 8000524:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e002      	b.n	8000530 <__adddf3>
 800052a:	bf00      	nop

0800052c <__aeabi_dsub>:
 800052c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000530 <__adddf3>:
 8000530:	b530      	push	{r4, r5, lr}
 8000532:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000536:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800053a:	ea94 0f05 	teq	r4, r5
 800053e:	bf08      	it	eq
 8000540:	ea90 0f02 	teqeq	r0, r2
 8000544:	bf1f      	itttt	ne
 8000546:	ea54 0c00 	orrsne.w	ip, r4, r0
 800054a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800054e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000552:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000556:	f000 80e2 	beq.w	800071e <__adddf3+0x1ee>
 800055a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800055e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000562:	bfb8      	it	lt
 8000564:	426d      	neglt	r5, r5
 8000566:	dd0c      	ble.n	8000582 <__adddf3+0x52>
 8000568:	442c      	add	r4, r5
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	ea82 0000 	eor.w	r0, r2, r0
 8000576:	ea83 0101 	eor.w	r1, r3, r1
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	2d36      	cmp	r5, #54	@ 0x36
 8000584:	bf88      	it	hi
 8000586:	bd30      	pophi	{r4, r5, pc}
 8000588:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800058c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000590:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000594:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000598:	d002      	beq.n	80005a0 <__adddf3+0x70>
 800059a:	4240      	negs	r0, r0
 800059c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005ac:	d002      	beq.n	80005b4 <__adddf3+0x84>
 80005ae:	4252      	negs	r2, r2
 80005b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005b4:	ea94 0f05 	teq	r4, r5
 80005b8:	f000 80a7 	beq.w	800070a <__adddf3+0x1da>
 80005bc:	f1a4 0401 	sub.w	r4, r4, #1
 80005c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005c4:	db0d      	blt.n	80005e2 <__adddf3+0xb2>
 80005c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ca:	fa22 f205 	lsr.w	r2, r2, r5
 80005ce:	1880      	adds	r0, r0, r2
 80005d0:	f141 0100 	adc.w	r1, r1, #0
 80005d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005d8:	1880      	adds	r0, r0, r2
 80005da:	fa43 f305 	asr.w	r3, r3, r5
 80005de:	4159      	adcs	r1, r3
 80005e0:	e00e      	b.n	8000600 <__adddf3+0xd0>
 80005e2:	f1a5 0520 	sub.w	r5, r5, #32
 80005e6:	f10e 0e20 	add.w	lr, lr, #32
 80005ea:	2a01      	cmp	r2, #1
 80005ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005f0:	bf28      	it	cs
 80005f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005f6:	fa43 f305 	asr.w	r3, r3, r5
 80005fa:	18c0      	adds	r0, r0, r3
 80005fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000600:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000604:	d507      	bpl.n	8000616 <__adddf3+0xe6>
 8000606:	f04f 0e00 	mov.w	lr, #0
 800060a:	f1dc 0c00 	rsbs	ip, ip, #0
 800060e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000612:	eb6e 0101 	sbc.w	r1, lr, r1
 8000616:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800061a:	d31b      	bcc.n	8000654 <__adddf3+0x124>
 800061c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000620:	d30c      	bcc.n	800063c <__adddf3+0x10c>
 8000622:	0849      	lsrs	r1, r1, #1
 8000624:	ea5f 0030 	movs.w	r0, r0, rrx
 8000628:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800062c:	f104 0401 	add.w	r4, r4, #1
 8000630:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000634:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000638:	f080 809a 	bcs.w	8000770 <__adddf3+0x240>
 800063c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000640:	bf08      	it	eq
 8000642:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000646:	f150 0000 	adcs.w	r0, r0, #0
 800064a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064e:	ea41 0105 	orr.w	r1, r1, r5
 8000652:	bd30      	pop	{r4, r5, pc}
 8000654:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000658:	4140      	adcs	r0, r0
 800065a:	eb41 0101 	adc.w	r1, r1, r1
 800065e:	3c01      	subs	r4, #1
 8000660:	bf28      	it	cs
 8000662:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000666:	d2e9      	bcs.n	800063c <__adddf3+0x10c>
 8000668:	f091 0f00 	teq	r1, #0
 800066c:	bf04      	itt	eq
 800066e:	4601      	moveq	r1, r0
 8000670:	2000      	moveq	r0, #0
 8000672:	fab1 f381 	clz	r3, r1
 8000676:	bf08      	it	eq
 8000678:	3320      	addeq	r3, #32
 800067a:	f1a3 030b 	sub.w	r3, r3, #11
 800067e:	f1b3 0220 	subs.w	r2, r3, #32
 8000682:	da0c      	bge.n	800069e <__adddf3+0x16e>
 8000684:	320c      	adds	r2, #12
 8000686:	dd08      	ble.n	800069a <__adddf3+0x16a>
 8000688:	f102 0c14 	add.w	ip, r2, #20
 800068c:	f1c2 020c 	rsb	r2, r2, #12
 8000690:	fa01 f00c 	lsl.w	r0, r1, ip
 8000694:	fa21 f102 	lsr.w	r1, r1, r2
 8000698:	e00c      	b.n	80006b4 <__adddf3+0x184>
 800069a:	f102 0214 	add.w	r2, r2, #20
 800069e:	bfd8      	it	le
 80006a0:	f1c2 0c20 	rsble	ip, r2, #32
 80006a4:	fa01 f102 	lsl.w	r1, r1, r2
 80006a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006ac:	bfdc      	itt	le
 80006ae:	ea41 010c 	orrle.w	r1, r1, ip
 80006b2:	4090      	lslle	r0, r2
 80006b4:	1ae4      	subs	r4, r4, r3
 80006b6:	bfa2      	ittt	ge
 80006b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006bc:	4329      	orrge	r1, r5
 80006be:	bd30      	popge	{r4, r5, pc}
 80006c0:	ea6f 0404 	mvn.w	r4, r4
 80006c4:	3c1f      	subs	r4, #31
 80006c6:	da1c      	bge.n	8000702 <__adddf3+0x1d2>
 80006c8:	340c      	adds	r4, #12
 80006ca:	dc0e      	bgt.n	80006ea <__adddf3+0x1ba>
 80006cc:	f104 0414 	add.w	r4, r4, #20
 80006d0:	f1c4 0220 	rsb	r2, r4, #32
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f302 	lsl.w	r3, r1, r2
 80006dc:	ea40 0003 	orr.w	r0, r0, r3
 80006e0:	fa21 f304 	lsr.w	r3, r1, r4
 80006e4:	ea45 0103 	orr.w	r1, r5, r3
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f1c4 040c 	rsb	r4, r4, #12
 80006ee:	f1c4 0220 	rsb	r2, r4, #32
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 f304 	lsl.w	r3, r1, r4
 80006fa:	ea40 0003 	orr.w	r0, r0, r3
 80006fe:	4629      	mov	r1, r5
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	fa21 f004 	lsr.w	r0, r1, r4
 8000706:	4629      	mov	r1, r5
 8000708:	bd30      	pop	{r4, r5, pc}
 800070a:	f094 0f00 	teq	r4, #0
 800070e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000712:	bf06      	itte	eq
 8000714:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000718:	3401      	addeq	r4, #1
 800071a:	3d01      	subne	r5, #1
 800071c:	e74e      	b.n	80005bc <__adddf3+0x8c>
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf18      	it	ne
 8000724:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000728:	d029      	beq.n	800077e <__adddf3+0x24e>
 800072a:	ea94 0f05 	teq	r4, r5
 800072e:	bf08      	it	eq
 8000730:	ea90 0f02 	teqeq	r0, r2
 8000734:	d005      	beq.n	8000742 <__adddf3+0x212>
 8000736:	ea54 0c00 	orrs.w	ip, r4, r0
 800073a:	bf04      	itt	eq
 800073c:	4619      	moveq	r1, r3
 800073e:	4610      	moveq	r0, r2
 8000740:	bd30      	pop	{r4, r5, pc}
 8000742:	ea91 0f03 	teq	r1, r3
 8000746:	bf1e      	ittt	ne
 8000748:	2100      	movne	r1, #0
 800074a:	2000      	movne	r0, #0
 800074c:	bd30      	popne	{r4, r5, pc}
 800074e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000752:	d105      	bne.n	8000760 <__adddf3+0x230>
 8000754:	0040      	lsls	r0, r0, #1
 8000756:	4149      	adcs	r1, r1
 8000758:	bf28      	it	cs
 800075a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800075e:	bd30      	pop	{r4, r5, pc}
 8000760:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000764:	bf3c      	itt	cc
 8000766:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800076a:	bd30      	popcc	{r4, r5, pc}
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000774:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd30      	pop	{r4, r5, pc}
 800077e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000782:	bf1a      	itte	ne
 8000784:	4619      	movne	r1, r3
 8000786:	4610      	movne	r0, r2
 8000788:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800078c:	bf1c      	itt	ne
 800078e:	460b      	movne	r3, r1
 8000790:	4602      	movne	r2, r0
 8000792:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000796:	bf06      	itte	eq
 8000798:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800079c:	ea91 0f03 	teqeq	r1, r3
 80007a0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007a4:	bd30      	pop	{r4, r5, pc}
 80007a6:	bf00      	nop

080007a8 <__aeabi_ui2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f04f 0500 	mov.w	r5, #0
 80007c0:	f04f 0100 	mov.w	r1, #0
 80007c4:	e750      	b.n	8000668 <__adddf3+0x138>
 80007c6:	bf00      	nop

080007c8 <__aeabi_i2d>:
 80007c8:	f090 0f00 	teq	r0, #0
 80007cc:	bf04      	itt	eq
 80007ce:	2100      	moveq	r1, #0
 80007d0:	4770      	bxeq	lr
 80007d2:	b530      	push	{r4, r5, lr}
 80007d4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007d8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007dc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007e0:	bf48      	it	mi
 80007e2:	4240      	negmi	r0, r0
 80007e4:	f04f 0100 	mov.w	r1, #0
 80007e8:	e73e      	b.n	8000668 <__adddf3+0x138>
 80007ea:	bf00      	nop

080007ec <__aeabi_f2d>:
 80007ec:	0042      	lsls	r2, r0, #1
 80007ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007fa:	bf1f      	itttt	ne
 80007fc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000800:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000804:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000808:	4770      	bxne	lr
 800080a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800080e:	bf08      	it	eq
 8000810:	4770      	bxeq	lr
 8000812:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000816:	bf04      	itt	eq
 8000818:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800081c:	4770      	bxeq	lr
 800081e:	b530      	push	{r4, r5, lr}
 8000820:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000824:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000828:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	e71c      	b.n	8000668 <__adddf3+0x138>
 800082e:	bf00      	nop

08000830 <__aeabi_ul2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f04f 0500 	mov.w	r5, #0
 800083e:	e00a      	b.n	8000856 <__aeabi_l2d+0x16>

08000840 <__aeabi_l2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800084e:	d502      	bpl.n	8000856 <__aeabi_l2d+0x16>
 8000850:	4240      	negs	r0, r0
 8000852:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000856:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800085a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800085e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000862:	f43f aed8 	beq.w	8000616 <__adddf3+0xe6>
 8000866:	f04f 0203 	mov.w	r2, #3
 800086a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800086e:	bf18      	it	ne
 8000870:	3203      	addne	r2, #3
 8000872:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000876:	bf18      	it	ne
 8000878:	3203      	addne	r2, #3
 800087a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800087e:	f1c2 0320 	rsb	r3, r2, #32
 8000882:	fa00 fc03 	lsl.w	ip, r0, r3
 8000886:	fa20 f002 	lsr.w	r0, r0, r2
 800088a:	fa01 fe03 	lsl.w	lr, r1, r3
 800088e:	ea40 000e 	orr.w	r0, r0, lr
 8000892:	fa21 f102 	lsr.w	r1, r1, r2
 8000896:	4414      	add	r4, r2
 8000898:	e6bd      	b.n	8000616 <__adddf3+0xe6>
 800089a:	bf00      	nop

0800089c <__gedf2>:
 800089c:	f04f 3cff 	mov.w	ip, #4294967295
 80008a0:	e006      	b.n	80008b0 <__cmpdf2+0x4>
 80008a2:	bf00      	nop

080008a4 <__ledf2>:
 80008a4:	f04f 0c01 	mov.w	ip, #1
 80008a8:	e002      	b.n	80008b0 <__cmpdf2+0x4>
 80008aa:	bf00      	nop

080008ac <__cmpdf2>:
 80008ac:	f04f 0c01 	mov.w	ip, #1
 80008b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008c0:	bf18      	it	ne
 80008c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008c6:	d01b      	beq.n	8000900 <__cmpdf2+0x54>
 80008c8:	b001      	add	sp, #4
 80008ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008ce:	bf0c      	ite	eq
 80008d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008d4:	ea91 0f03 	teqne	r1, r3
 80008d8:	bf02      	ittt	eq
 80008da:	ea90 0f02 	teqeq	r0, r2
 80008de:	2000      	moveq	r0, #0
 80008e0:	4770      	bxeq	lr
 80008e2:	f110 0f00 	cmn.w	r0, #0
 80008e6:	ea91 0f03 	teq	r1, r3
 80008ea:	bf58      	it	pl
 80008ec:	4299      	cmppl	r1, r3
 80008ee:	bf08      	it	eq
 80008f0:	4290      	cmpeq	r0, r2
 80008f2:	bf2c      	ite	cs
 80008f4:	17d8      	asrcs	r0, r3, #31
 80008f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008fa:	f040 0001 	orr.w	r0, r0, #1
 80008fe:	4770      	bx	lr
 8000900:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000908:	d102      	bne.n	8000910 <__cmpdf2+0x64>
 800090a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800090e:	d107      	bne.n	8000920 <__cmpdf2+0x74>
 8000910:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000918:	d1d6      	bne.n	80008c8 <__cmpdf2+0x1c>
 800091a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800091e:	d0d3      	beq.n	80008c8 <__cmpdf2+0x1c>
 8000920:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop

08000928 <__aeabi_cdrcmple>:
 8000928:	4684      	mov	ip, r0
 800092a:	4610      	mov	r0, r2
 800092c:	4662      	mov	r2, ip
 800092e:	468c      	mov	ip, r1
 8000930:	4619      	mov	r1, r3
 8000932:	4663      	mov	r3, ip
 8000934:	e000      	b.n	8000938 <__aeabi_cdcmpeq>
 8000936:	bf00      	nop

08000938 <__aeabi_cdcmpeq>:
 8000938:	b501      	push	{r0, lr}
 800093a:	f7ff ffb7 	bl	80008ac <__cmpdf2>
 800093e:	2800      	cmp	r0, #0
 8000940:	bf48      	it	mi
 8000942:	f110 0f00 	cmnmi.w	r0, #0
 8000946:	bd01      	pop	{r0, pc}

08000948 <__aeabi_dcmpeq>:
 8000948:	f84d ed08 	str.w	lr, [sp, #-8]!
 800094c:	f7ff fff4 	bl	8000938 <__aeabi_cdcmpeq>
 8000950:	bf0c      	ite	eq
 8000952:	2001      	moveq	r0, #1
 8000954:	2000      	movne	r0, #0
 8000956:	f85d fb08 	ldr.w	pc, [sp], #8
 800095a:	bf00      	nop

0800095c <__aeabi_dcmplt>:
 800095c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000960:	f7ff ffea 	bl	8000938 <__aeabi_cdcmpeq>
 8000964:	bf34      	ite	cc
 8000966:	2001      	movcc	r0, #1
 8000968:	2000      	movcs	r0, #0
 800096a:	f85d fb08 	ldr.w	pc, [sp], #8
 800096e:	bf00      	nop

08000970 <__aeabi_dcmple>:
 8000970:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000974:	f7ff ffe0 	bl	8000938 <__aeabi_cdcmpeq>
 8000978:	bf94      	ite	ls
 800097a:	2001      	movls	r0, #1
 800097c:	2000      	movhi	r0, #0
 800097e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000982:	bf00      	nop

08000984 <__aeabi_dcmpge>:
 8000984:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000988:	f7ff ffce 	bl	8000928 <__aeabi_cdrcmple>
 800098c:	bf94      	ite	ls
 800098e:	2001      	movls	r0, #1
 8000990:	2000      	movhi	r0, #0
 8000992:	f85d fb08 	ldr.w	pc, [sp], #8
 8000996:	bf00      	nop

08000998 <__aeabi_dcmpgt>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff ffc4 	bl	8000928 <__aeabi_cdrcmple>
 80009a0:	bf34      	ite	cc
 80009a2:	2001      	movcc	r0, #1
 80009a4:	2000      	movcs	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_uldivmod>:
 80009ac:	b953      	cbnz	r3, 80009c4 <__aeabi_uldivmod+0x18>
 80009ae:	b94a      	cbnz	r2, 80009c4 <__aeabi_uldivmod+0x18>
 80009b0:	2900      	cmp	r1, #0
 80009b2:	bf08      	it	eq
 80009b4:	2800      	cmpeq	r0, #0
 80009b6:	bf1c      	itt	ne
 80009b8:	f04f 31ff 	movne.w	r1, #4294967295
 80009bc:	f04f 30ff 	movne.w	r0, #4294967295
 80009c0:	f000 b988 	b.w	8000cd4 <__aeabi_idiv0>
 80009c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009cc:	f000 f806 	bl	80009dc <__udivmoddi4>
 80009d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d8:	b004      	add	sp, #16
 80009da:	4770      	bx	lr

080009dc <__udivmoddi4>:
 80009dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e0:	9d08      	ldr	r5, [sp, #32]
 80009e2:	468e      	mov	lr, r1
 80009e4:	4604      	mov	r4, r0
 80009e6:	4688      	mov	r8, r1
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d14a      	bne.n	8000a82 <__udivmoddi4+0xa6>
 80009ec:	428a      	cmp	r2, r1
 80009ee:	4617      	mov	r7, r2
 80009f0:	d962      	bls.n	8000ab8 <__udivmoddi4+0xdc>
 80009f2:	fab2 f682 	clz	r6, r2
 80009f6:	b14e      	cbz	r6, 8000a0c <__udivmoddi4+0x30>
 80009f8:	f1c6 0320 	rsb	r3, r6, #32
 80009fc:	fa01 f806 	lsl.w	r8, r1, r6
 8000a00:	fa20 f303 	lsr.w	r3, r0, r3
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	ea43 0808 	orr.w	r8, r3, r8
 8000a0a:	40b4      	lsls	r4, r6
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	fa1f fc87 	uxth.w	ip, r7
 8000a14:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a18:	0c23      	lsrs	r3, r4, #16
 8000a1a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a22:	fb01 f20c 	mul.w	r2, r1, ip
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d909      	bls.n	8000a3e <__udivmoddi4+0x62>
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a30:	f080 80ea 	bcs.w	8000c08 <__udivmoddi4+0x22c>
 8000a34:	429a      	cmp	r2, r3
 8000a36:	f240 80e7 	bls.w	8000c08 <__udivmoddi4+0x22c>
 8000a3a:	3902      	subs	r1, #2
 8000a3c:	443b      	add	r3, r7
 8000a3e:	1a9a      	subs	r2, r3, r2
 8000a40:	b2a3      	uxth	r3, r4
 8000a42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a52:	459c      	cmp	ip, r3
 8000a54:	d909      	bls.n	8000a6a <__udivmoddi4+0x8e>
 8000a56:	18fb      	adds	r3, r7, r3
 8000a58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a5c:	f080 80d6 	bcs.w	8000c0c <__udivmoddi4+0x230>
 8000a60:	459c      	cmp	ip, r3
 8000a62:	f240 80d3 	bls.w	8000c0c <__udivmoddi4+0x230>
 8000a66:	443b      	add	r3, r7
 8000a68:	3802      	subs	r0, #2
 8000a6a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a6e:	eba3 030c 	sub.w	r3, r3, ip
 8000a72:	2100      	movs	r1, #0
 8000a74:	b11d      	cbz	r5, 8000a7e <__udivmoddi4+0xa2>
 8000a76:	40f3      	lsrs	r3, r6
 8000a78:	2200      	movs	r2, #0
 8000a7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a82:	428b      	cmp	r3, r1
 8000a84:	d905      	bls.n	8000a92 <__udivmoddi4+0xb6>
 8000a86:	b10d      	cbz	r5, 8000a8c <__udivmoddi4+0xb0>
 8000a88:	e9c5 0100 	strd	r0, r1, [r5]
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4608      	mov	r0, r1
 8000a90:	e7f5      	b.n	8000a7e <__udivmoddi4+0xa2>
 8000a92:	fab3 f183 	clz	r1, r3
 8000a96:	2900      	cmp	r1, #0
 8000a98:	d146      	bne.n	8000b28 <__udivmoddi4+0x14c>
 8000a9a:	4573      	cmp	r3, lr
 8000a9c:	d302      	bcc.n	8000aa4 <__udivmoddi4+0xc8>
 8000a9e:	4282      	cmp	r2, r0
 8000aa0:	f200 8105 	bhi.w	8000cae <__udivmoddi4+0x2d2>
 8000aa4:	1a84      	subs	r4, r0, r2
 8000aa6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000aaa:	2001      	movs	r0, #1
 8000aac:	4690      	mov	r8, r2
 8000aae:	2d00      	cmp	r5, #0
 8000ab0:	d0e5      	beq.n	8000a7e <__udivmoddi4+0xa2>
 8000ab2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ab6:	e7e2      	b.n	8000a7e <__udivmoddi4+0xa2>
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	f000 8090 	beq.w	8000bde <__udivmoddi4+0x202>
 8000abe:	fab2 f682 	clz	r6, r2
 8000ac2:	2e00      	cmp	r6, #0
 8000ac4:	f040 80a4 	bne.w	8000c10 <__udivmoddi4+0x234>
 8000ac8:	1a8a      	subs	r2, r1, r2
 8000aca:	0c03      	lsrs	r3, r0, #16
 8000acc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad0:	b280      	uxth	r0, r0
 8000ad2:	b2bc      	uxth	r4, r7
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ada:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ade:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ae2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d907      	bls.n	8000afa <__udivmoddi4+0x11e>
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000af0:	d202      	bcs.n	8000af8 <__udivmoddi4+0x11c>
 8000af2:	429a      	cmp	r2, r3
 8000af4:	f200 80e0 	bhi.w	8000cb8 <__udivmoddi4+0x2dc>
 8000af8:	46c4      	mov	ip, r8
 8000afa:	1a9b      	subs	r3, r3, r2
 8000afc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b00:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b04:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b08:	fb02 f404 	mul.w	r4, r2, r4
 8000b0c:	429c      	cmp	r4, r3
 8000b0e:	d907      	bls.n	8000b20 <__udivmoddi4+0x144>
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b16:	d202      	bcs.n	8000b1e <__udivmoddi4+0x142>
 8000b18:	429c      	cmp	r4, r3
 8000b1a:	f200 80ca 	bhi.w	8000cb2 <__udivmoddi4+0x2d6>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	1b1b      	subs	r3, r3, r4
 8000b22:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b26:	e7a5      	b.n	8000a74 <__udivmoddi4+0x98>
 8000b28:	f1c1 0620 	rsb	r6, r1, #32
 8000b2c:	408b      	lsls	r3, r1
 8000b2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000b32:	431f      	orrs	r7, r3
 8000b34:	fa0e f401 	lsl.w	r4, lr, r1
 8000b38:	fa20 f306 	lsr.w	r3, r0, r6
 8000b3c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b40:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b44:	4323      	orrs	r3, r4
 8000b46:	fa00 f801 	lsl.w	r8, r0, r1
 8000b4a:	fa1f fc87 	uxth.w	ip, r7
 8000b4e:	fbbe f0f9 	udiv	r0, lr, r9
 8000b52:	0c1c      	lsrs	r4, r3, #16
 8000b54:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b58:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b5c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b60:	45a6      	cmp	lr, r4
 8000b62:	fa02 f201 	lsl.w	r2, r2, r1
 8000b66:	d909      	bls.n	8000b7c <__udivmoddi4+0x1a0>
 8000b68:	193c      	adds	r4, r7, r4
 8000b6a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b6e:	f080 809c 	bcs.w	8000caa <__udivmoddi4+0x2ce>
 8000b72:	45a6      	cmp	lr, r4
 8000b74:	f240 8099 	bls.w	8000caa <__udivmoddi4+0x2ce>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	443c      	add	r4, r7
 8000b7c:	eba4 040e 	sub.w	r4, r4, lr
 8000b80:	fa1f fe83 	uxth.w	lr, r3
 8000b84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b88:	fb09 4413 	mls	r4, r9, r3, r4
 8000b8c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b90:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b94:	45a4      	cmp	ip, r4
 8000b96:	d908      	bls.n	8000baa <__udivmoddi4+0x1ce>
 8000b98:	193c      	adds	r4, r7, r4
 8000b9a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b9e:	f080 8082 	bcs.w	8000ca6 <__udivmoddi4+0x2ca>
 8000ba2:	45a4      	cmp	ip, r4
 8000ba4:	d97f      	bls.n	8000ca6 <__udivmoddi4+0x2ca>
 8000ba6:	3b02      	subs	r3, #2
 8000ba8:	443c      	add	r4, r7
 8000baa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000bae:	eba4 040c 	sub.w	r4, r4, ip
 8000bb2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000bb6:	4564      	cmp	r4, ip
 8000bb8:	4673      	mov	r3, lr
 8000bba:	46e1      	mov	r9, ip
 8000bbc:	d362      	bcc.n	8000c84 <__udivmoddi4+0x2a8>
 8000bbe:	d05f      	beq.n	8000c80 <__udivmoddi4+0x2a4>
 8000bc0:	b15d      	cbz	r5, 8000bda <__udivmoddi4+0x1fe>
 8000bc2:	ebb8 0203 	subs.w	r2, r8, r3
 8000bc6:	eb64 0409 	sbc.w	r4, r4, r9
 8000bca:	fa04 f606 	lsl.w	r6, r4, r6
 8000bce:	fa22 f301 	lsr.w	r3, r2, r1
 8000bd2:	431e      	orrs	r6, r3
 8000bd4:	40cc      	lsrs	r4, r1
 8000bd6:	e9c5 6400 	strd	r6, r4, [r5]
 8000bda:	2100      	movs	r1, #0
 8000bdc:	e74f      	b.n	8000a7e <__udivmoddi4+0xa2>
 8000bde:	fbb1 fcf2 	udiv	ip, r1, r2
 8000be2:	0c01      	lsrs	r1, r0, #16
 8000be4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000be8:	b280      	uxth	r0, r0
 8000bea:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000bee:	463b      	mov	r3, r7
 8000bf0:	4638      	mov	r0, r7
 8000bf2:	463c      	mov	r4, r7
 8000bf4:	46b8      	mov	r8, r7
 8000bf6:	46be      	mov	lr, r7
 8000bf8:	2620      	movs	r6, #32
 8000bfa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000bfe:	eba2 0208 	sub.w	r2, r2, r8
 8000c02:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c06:	e766      	b.n	8000ad6 <__udivmoddi4+0xfa>
 8000c08:	4601      	mov	r1, r0
 8000c0a:	e718      	b.n	8000a3e <__udivmoddi4+0x62>
 8000c0c:	4610      	mov	r0, r2
 8000c0e:	e72c      	b.n	8000a6a <__udivmoddi4+0x8e>
 8000c10:	f1c6 0220 	rsb	r2, r6, #32
 8000c14:	fa2e f302 	lsr.w	r3, lr, r2
 8000c18:	40b7      	lsls	r7, r6
 8000c1a:	40b1      	lsls	r1, r6
 8000c1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c24:	430a      	orrs	r2, r1
 8000c26:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c2a:	b2bc      	uxth	r4, r7
 8000c2c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c30:	0c11      	lsrs	r1, r2, #16
 8000c32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c36:	fb08 f904 	mul.w	r9, r8, r4
 8000c3a:	40b0      	lsls	r0, r6
 8000c3c:	4589      	cmp	r9, r1
 8000c3e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c42:	b280      	uxth	r0, r0
 8000c44:	d93e      	bls.n	8000cc4 <__udivmoddi4+0x2e8>
 8000c46:	1879      	adds	r1, r7, r1
 8000c48:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c4c:	d201      	bcs.n	8000c52 <__udivmoddi4+0x276>
 8000c4e:	4589      	cmp	r9, r1
 8000c50:	d81f      	bhi.n	8000c92 <__udivmoddi4+0x2b6>
 8000c52:	eba1 0109 	sub.w	r1, r1, r9
 8000c56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c5a:	fb09 f804 	mul.w	r8, r9, r4
 8000c5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c62:	b292      	uxth	r2, r2
 8000c64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c68:	4542      	cmp	r2, r8
 8000c6a:	d229      	bcs.n	8000cc0 <__udivmoddi4+0x2e4>
 8000c6c:	18ba      	adds	r2, r7, r2
 8000c6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c72:	d2c4      	bcs.n	8000bfe <__udivmoddi4+0x222>
 8000c74:	4542      	cmp	r2, r8
 8000c76:	d2c2      	bcs.n	8000bfe <__udivmoddi4+0x222>
 8000c78:	f1a9 0102 	sub.w	r1, r9, #2
 8000c7c:	443a      	add	r2, r7
 8000c7e:	e7be      	b.n	8000bfe <__udivmoddi4+0x222>
 8000c80:	45f0      	cmp	r8, lr
 8000c82:	d29d      	bcs.n	8000bc0 <__udivmoddi4+0x1e4>
 8000c84:	ebbe 0302 	subs.w	r3, lr, r2
 8000c88:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c8c:	3801      	subs	r0, #1
 8000c8e:	46e1      	mov	r9, ip
 8000c90:	e796      	b.n	8000bc0 <__udivmoddi4+0x1e4>
 8000c92:	eba7 0909 	sub.w	r9, r7, r9
 8000c96:	4449      	add	r1, r9
 8000c98:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ca0:	fb09 f804 	mul.w	r8, r9, r4
 8000ca4:	e7db      	b.n	8000c5e <__udivmoddi4+0x282>
 8000ca6:	4673      	mov	r3, lr
 8000ca8:	e77f      	b.n	8000baa <__udivmoddi4+0x1ce>
 8000caa:	4650      	mov	r0, sl
 8000cac:	e766      	b.n	8000b7c <__udivmoddi4+0x1a0>
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e6fd      	b.n	8000aae <__udivmoddi4+0xd2>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3a02      	subs	r2, #2
 8000cb6:	e733      	b.n	8000b20 <__udivmoddi4+0x144>
 8000cb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cbc:	443b      	add	r3, r7
 8000cbe:	e71c      	b.n	8000afa <__udivmoddi4+0x11e>
 8000cc0:	4649      	mov	r1, r9
 8000cc2:	e79c      	b.n	8000bfe <__udivmoddi4+0x222>
 8000cc4:	eba1 0109 	sub.w	r1, r1, r9
 8000cc8:	46c4      	mov	ip, r8
 8000cca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cce:	fb09 f804 	mul.w	r8, r9, r4
 8000cd2:	e7c4      	b.n	8000c5e <__udivmoddi4+0x282>

08000cd4 <__aeabi_idiv0>:
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <_ZN10ControllerC1Effff>:
 * @param K_P Proportional controller Gain
 * @param K_F Feed forward controller Gain
 * @param K_I Integral controller Gain
 * @param K_D Derivative controller Gain
 */
Controller::Controller(float K_P, float K_F, float K_I, float K_D)
 8000cd8:	b480      	push	{r7}
 8000cda:	b087      	sub	sp, #28
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6178      	str	r0, [r7, #20]
 8000ce0:	ed87 0a04 	vstr	s0, [r7, #16]
 8000ce4:	edc7 0a03 	vstr	s1, [r7, #12]
 8000ce8:	ed87 1a02 	vstr	s2, [r7, #8]
 8000cec:	edc7 1a01 	vstr	s3, [r7, #4]
:KP(K_P)
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	601a      	str	r2, [r3, #0]
,KF(K_F)
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	68fa      	ldr	r2, [r7, #12]
 8000cfa:	605a      	str	r2, [r3, #4]
,KI(K_I)
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	68ba      	ldr	r2, [r7, #8]
 8000d00:	609a      	str	r2, [r3, #8]
,KD(K_D)
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	2200      	movs	r2, #0
 8000d12:	615a      	str	r2, [r3, #20]
{}
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	4618      	mov	r0, r3
 8000d18:	371c      	adds	r7, #28
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
	...

08000d24 <_ZN10Controller3PIDEll>:
 * @param input PID control input/setpoint
 * @param feedback PID control feedback/PV
 * @return Calculated actuation value based on PID
 */
int32_t Controller::PID(int32_t input, int32_t feedback)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08e      	sub	sp, #56	@ 0x38
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
	uint16_t time = micros(); // Get the current time
 8000d30:	f002 ffda 	bl	8003ce8 <_Z6microsv>
 8000d34:	4603      	mov	r3, r0
 8000d36:	86fb      	strh	r3, [r7, #54]	@ 0x36
	uint16_t dt = time_diff(_prev_time,time); // Determine the change in time since last loop
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	8b1b      	ldrh	r3, [r3, #24]
 8000d3c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8000d3e:	4611      	mov	r1, r2
 8000d40:	4618      	mov	r0, r3
 8000d42:	f002 ffdf 	bl	8003d04 <_Z9time_difftt>
 8000d46:	4603      	mov	r3, r0
 8000d48:	86bb      	strh	r3, [r7, #52]	@ 0x34
	int32_t error = input - feedback; // Calculate error
 8000d4a:	68ba      	ldr	r2, [r7, #8]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	633b      	str	r3, [r7, #48]	@ 0x30
	int32_t delta = feedback - _prev_PV; // Calculate change in PV since last loop
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	691b      	ldr	r3, [r3, #16]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Proportional Control
	float P_power = KP*error;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	ed93 7a00 	vldr	s14, [r3]
 8000d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d64:	ee07 3a90 	vmov	s15, r3
 8000d68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d70:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Feed forward Control
	float F_power = KF*input;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	ee07 3a90 	vmov	s15, r3
 8000d80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d88:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Integral Control
	_sum_err = std::max(int32_t(-2147483640), std::min(int32_t(2147483640)
 8000d8c:	4b31      	ldr	r3, [pc, #196]	@ (8000e54 <_ZN10Controller3PIDEll+0x130>)
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	4b31      	ldr	r3, [pc, #196]	@ (8000e58 <_ZN10Controller3PIDEll+0x134>)
 8000d92:	617b      	str	r3, [r7, #20]
			,_sum_err + error*dt)); // Integrate error and constrain it
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	695a      	ldr	r2, [r3, #20]
 8000d98:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000d9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000d9c:	fb01 f303 	mul.w	r3, r1, r3
 8000da0:	4413      	add	r3, r2
 8000da2:	61bb      	str	r3, [r7, #24]
	_sum_err = std::max(int32_t(-2147483640), std::min(int32_t(2147483640)
 8000da4:	f107 0218 	add.w	r2, r7, #24
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4611      	mov	r1, r2
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f856 	bl	8000e60 <_ZSt3minIlERKT_S2_S2_>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f107 0310 	add.w	r3, r7, #16
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f000 f863 	bl	8000e88 <_ZSt3maxIlERKT_S2_S2_>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	615a      	str	r2, [r3, #20]
	float I_power = KI*_sum_err/1000000;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	ed93 7a02 	vldr	s14, [r3, #8]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	695b      	ldr	r3, [r3, #20]
 8000dd4:	ee07 3a90 	vmov	s15, r3
 8000dd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ddc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000de0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8000e5c <_ZN10Controller3PIDEll+0x138>
 8000de4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000de8:	edc7 7a08 	vstr	s15, [r7, #32]

	// Derivative Control
	float D_power = KD*(-delta)*1000000/dt;
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	ed93 7a03 	vldr	s14, [r3, #12]
 8000df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000df4:	425b      	negs	r3, r3
 8000df6:	ee07 3a90 	vmov	s15, r3
 8000dfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e02:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000e5c <_ZN10Controller3PIDEll+0x138>
 8000e06:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000e0a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000e0c:	ee07 3a90 	vmov	s15, r3
 8000e10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e18:	edc7 7a07 	vstr	s15, [r7, #28]

	// Update previous values
	_prev_PV = feedback;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	611a      	str	r2, [r3, #16]
	_prev_time = time;
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8000e26:	831a      	strh	r2, [r3, #24]

	return (P_power + F_power + I_power + D_power);
 8000e28:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000e2c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000e30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e34:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e48:	ee17 3a90 	vmov	r3, s15
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3738      	adds	r7, #56	@ 0x38
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	80000008 	.word	0x80000008
 8000e58:	7ffffff8 	.word	0x7ffffff8
 8000e5c:	49742400 	.word	0x49742400

08000e60 <_ZSt3minIlERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	da01      	bge.n	8000e7a <_ZSt3minIlERKT_S2_S2_+0x1a>
	return __b;
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	e000      	b.n	8000e7c <_ZSt3minIlERKT_S2_S2_+0x1c>
      return __a;
 8000e7a:	687b      	ldr	r3, [r7, #4]
    }
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <_ZSt3maxIlERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	da01      	bge.n	8000ea2 <_ZSt3maxIlERKT_S2_S2_+0x1a>
	return __b;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	e000      	b.n	8000ea4 <_ZSt3maxIlERKT_S2_S2_+0x1c>
      return __a;
 8000ea2:	687b      	ldr	r3, [r7, #4]
    }
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	370c      	adds	r7, #12
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <_ZSt3absl>:

  using ::abs;

#ifndef __CORRECT_ISO_CPP_STDLIB_H_PROTO
  inline long
  abs(long __i) { return __builtin_labs(__i); }
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	bfb8      	it	lt
 8000ebe:	425b      	neglt	r3, r3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <_ZN11Finger_TASKC1EP5MotorlS1_lllS1_lS1_llffff>:
 * @param K_P Position controller Proportional controller Gain
 * @param K_F Position controller Feed forward controller Gain
 * @param K_I Position controller Integral controller Gain
 * @param K_D Position controller Derivative controller Gain
 */
Finger_TASK::Finger_TASK(Motor *MOT_XTN, int32_t XTN_max
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b088      	sub	sp, #32
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	61f8      	str	r0, [r7, #28]
 8000ed4:	61b9      	str	r1, [r7, #24]
 8000ed6:	617a      	str	r2, [r7, #20]
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	ed87 0a03 	vstr	s0, [r7, #12]
 8000ede:	edc7 0a02 	vstr	s1, [r7, #8]
 8000ee2:	ed87 1a01 	vstr	s2, [r7, #4]
 8000ee6:	edc7 1a00 	vstr	s3, [r7]
					    ,Motor *MOT_FLX, int32_t FLX3_max, int32_t FLX2_max, int32_t FLX1_max
					    ,Motor *MOT_ADD, int32_t ADD_max
					    ,Motor *MOT_ABD, int32_t ABD_max, int32_t RLX_max
					    ,float K_P, float K_F, float K_I, float K_D)
:XTN(MOT_XTN)
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	601a      	str	r2, [r3, #0]
,FLX(MOT_FLX)
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	605a      	str	r2, [r3, #4]
,ADD(MOT_ADD)
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000efa:	609a      	str	r2, [r3, #8]
,ABD(MOT_ABD)
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000f00:	60da      	str	r2, [r3, #12]
,_ABD_max(ABD_max)
,_RLX_max(RLX_max)
,_XTN_pos(Controller(K_P,K_F,K_I,K_D))
,_FLX_pos(Controller(K_P,K_F,K_I,K_D))
,_ADD_pos(Controller(K_P,K_F,K_I,K_D))
,_ABD_pos(Controller(K_P,K_F,K_I,K_D))
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	2200      	movs	r2, #0
 8000f06:	741a      	strb	r2, [r3, #16]
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	745a      	strb	r2, [r3, #17]
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	2200      	movs	r2, #0
 8000f12:	749a      	strb	r2, [r3, #18]
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	2200      	movs	r2, #0
 8000f18:	74da      	strb	r2, [r3, #19]
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	3314      	adds	r3, #20
 8000f1e:	22a0      	movs	r2, #160	@ 0xa0
 8000f20:	2100      	movs	r1, #0
 8000f22:	4618      	mov	r0, r3
 8000f24:	f00b f844 	bl	800bfb0 <memset>
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	751a      	strb	r2, [r3, #20]
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	2200      	movs	r2, #0
 8000f42:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	2200      	movs	r2, #0
 8000f62:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
,_XTN_max(XTN_max)
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	697a      	ldr	r2, [r7, #20]
 8000f6a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
,_FLX3_max(FLX3_max)
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f72:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
,_FLX2_max(FLX2_max)
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f7a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
,_FLX1_max(FLX1_max)
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f82:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
,_ADD_max(ADD_max)
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000f8a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
,_ABD_max(ABD_max)
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000f92:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
,_RLX_max(RLX_max)
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000f9a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
,_XTN_pos(Controller(K_P,K_F,K_I,K_D))
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	33ec      	adds	r3, #236	@ 0xec
 8000fa2:	edd7 1a00 	vldr	s3, [r7]
 8000fa6:	ed97 1a01 	vldr	s2, [r7, #4]
 8000faa:	edd7 0a02 	vldr	s1, [r7, #8]
 8000fae:	ed97 0a03 	vldr	s0, [r7, #12]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fe90 	bl	8000cd8 <_ZN10ControllerC1Effff>
,_FLX_pos(Controller(K_P,K_F,K_I,K_D))
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8000fbe:	edd7 1a00 	vldr	s3, [r7]
 8000fc2:	ed97 1a01 	vldr	s2, [r7, #4]
 8000fc6:	edd7 0a02 	vldr	s1, [r7, #8]
 8000fca:	ed97 0a03 	vldr	s0, [r7, #12]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fe82 	bl	8000cd8 <_ZN10ControllerC1Effff>
,_ADD_pos(Controller(K_P,K_F,K_I,K_D))
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8000fda:	edd7 1a00 	vldr	s3, [r7]
 8000fde:	ed97 1a01 	vldr	s2, [r7, #4]
 8000fe2:	edd7 0a02 	vldr	s1, [r7, #8]
 8000fe6:	ed97 0a03 	vldr	s0, [r7, #12]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff fe74 	bl	8000cd8 <_ZN10ControllerC1Effff>
,_ABD_pos(Controller(K_P,K_F,K_I,K_D))
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8000ff6:	edd7 1a00 	vldr	s3, [r7]
 8000ffa:	ed97 1a01 	vldr	s2, [r7, #4]
 8000ffe:	edd7 0a02 	vldr	s1, [r7, #8]
 8001002:	ed97 0a03 	vldr	s0, [r7, #12]
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fe66 	bl	8000cd8 <_ZN10ControllerC1Effff>
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	2200      	movs	r2, #0
 8001010:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
{}
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	4618      	mov	r0, r3
 8001018:	3720      	adds	r7, #32
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <_ZN11Finger_TASK3FSMEv>:

/**
 * @brief Run one loop of FSM
 */
void Finger_TASK::FSM(void)
{
 8001020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	// Update encoders
	(*XTN).update_enc();
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f003 f8f3 	bl	8004218 <_ZN5Motor10update_encEv>
	(*FLX).update_enc();
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	4618      	mov	r0, r3
 8001038:	f003 f8ee 	bl	8004218 <_ZN5Motor10update_encEv>
	(*ADD).update_enc();
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	4618      	mov	r0, r3
 8001042:	f003 f8e9 	bl	8004218 <_ZN5Motor10update_encEv>
	(*ABD).update_enc();
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	4618      	mov	r0, r3
 800104c:	f003 f8e4 	bl	8004218 <_ZN5Motor10update_encEv>

	static int32_t last_pos; // Last position of encoder of interest
	static uint32_t stuck_cnt = 0; // Number of times in a row the encoder doesn't change

	// Make sure the ADD & ABD motors relax/home to the maximum possible value
	static int32_t ADD_home = std::max(_ADD_max,_RLX_max);
 8001050:	4ba0      	ldr	r3, [pc, #640]	@ (80012d4 <_ZN11Finger_TASK3FSMEv+0x2b4>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f3bf 8f5b 	dmb	ish
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	2b00      	cmp	r3, #0
 800105e:	bf0c      	ite	eq
 8001060:	2301      	moveq	r3, #1
 8001062:	2300      	movne	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d01a      	beq.n	80010a0 <_ZN11Finger_TASK3FSMEv+0x80>
 800106a:	489a      	ldr	r0, [pc, #616]	@ (80012d4 <_ZN11Finger_TASK3FSMEv+0x2b4>)
 800106c:	f00a fcbc 	bl	800b9e8 <__cxa_guard_acquire>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	bf14      	ite	ne
 8001076:	2301      	movne	r3, #1
 8001078:	2300      	moveq	r3, #0
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d00f      	beq.n	80010a0 <_ZN11Finger_TASK3FSMEv+0x80>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f103 02e0 	add.w	r2, r3, #224	@ 0xe0
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	33e8      	adds	r3, #232	@ 0xe8
 800108a:	4619      	mov	r1, r3
 800108c:	4610      	mov	r0, r2
 800108e:	f7ff fefb 	bl	8000e88 <_ZSt3maxIlERKT_S2_S2_>
 8001092:	4603      	mov	r3, r0
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a90      	ldr	r2, [pc, #576]	@ (80012d8 <_ZN11Finger_TASK3FSMEv+0x2b8>)
 8001098:	6013      	str	r3, [r2, #0]
 800109a:	488e      	ldr	r0, [pc, #568]	@ (80012d4 <_ZN11Finger_TASK3FSMEv+0x2b4>)
 800109c:	f00a fcb0 	bl	800ba00 <__cxa_guard_release>
	static int32_t ABD_home = std::max(_ABD_max,_RLX_max);
 80010a0:	4b8e      	ldr	r3, [pc, #568]	@ (80012dc <_ZN11Finger_TASK3FSMEv+0x2bc>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f3bf 8f5b 	dmb	ish
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	bf0c      	ite	eq
 80010b0:	2301      	moveq	r3, #1
 80010b2:	2300      	movne	r3, #0
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d01a      	beq.n	80010f0 <_ZN11Finger_TASK3FSMEv+0xd0>
 80010ba:	4888      	ldr	r0, [pc, #544]	@ (80012dc <_ZN11Finger_TASK3FSMEv+0x2bc>)
 80010bc:	f00a fc94 	bl	800b9e8 <__cxa_guard_acquire>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	bf14      	ite	ne
 80010c6:	2301      	movne	r3, #1
 80010c8:	2300      	moveq	r3, #0
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d00f      	beq.n	80010f0 <_ZN11Finger_TASK3FSMEv+0xd0>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f103 02e4 	add.w	r2, r3, #228	@ 0xe4
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	33e8      	adds	r3, #232	@ 0xe8
 80010da:	4619      	mov	r1, r3
 80010dc:	4610      	mov	r0, r2
 80010de:	f7ff fed3 	bl	8000e88 <_ZSt3maxIlERKT_S2_S2_>
 80010e2:	4603      	mov	r3, r0
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a7e      	ldr	r2, [pc, #504]	@ (80012e0 <_ZN11Finger_TASK3FSMEv+0x2c0>)
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	487c      	ldr	r0, [pc, #496]	@ (80012dc <_ZN11Finger_TASK3FSMEv+0x2bc>)
 80010ec:	f00a fc88 	bl	800ba00 <__cxa_guard_release>

	static int32_t setpoint = 0; // Local stored FLX setpoint
	static int32_t ADD_setpoint = 0; // Local stored ADD setpoint
	static int32_t ABD_setpoint = 0; // Local stored ABD setpoint
	static form_t prev_form = HUB; // Previous flex motion form
	static uint32_t start = HAL_GetTick(); // Delay start ticks
 80010f0:	4b7c      	ldr	r3, [pc, #496]	@ (80012e4 <_ZN11Finger_TASK3FSMEv+0x2c4>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f3bf 8f5b 	dmb	ish
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	bf0c      	ite	eq
 8001100:	2301      	moveq	r3, #1
 8001102:	2300      	movne	r3, #0
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d012      	beq.n	8001130 <_ZN11Finger_TASK3FSMEv+0x110>
 800110a:	4876      	ldr	r0, [pc, #472]	@ (80012e4 <_ZN11Finger_TASK3FSMEv+0x2c4>)
 800110c:	f00a fc6c 	bl	800b9e8 <__cxa_guard_acquire>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	bf14      	ite	ne
 8001116:	2301      	movne	r3, #1
 8001118:	2300      	moveq	r3, #0
 800111a:	b2db      	uxtb	r3, r3
 800111c:	2b00      	cmp	r3, #0
 800111e:	d007      	beq.n	8001130 <_ZN11Finger_TASK3FSMEv+0x110>
 8001120:	f003 ff0c 	bl	8004f3c <HAL_GetTick>
 8001124:	4603      	mov	r3, r0
 8001126:	4a70      	ldr	r2, [pc, #448]	@ (80012e8 <_ZN11Finger_TASK3FSMEv+0x2c8>)
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	486e      	ldr	r0, [pc, #440]	@ (80012e4 <_ZN11Finger_TASK3FSMEv+0x2c4>)
 800112c:	f00a fc68 	bl	800ba00 <__cxa_guard_release>

	switch(_state)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8001136:	2b04      	cmp	r3, #4
 8001138:	f201 81dc 	bhi.w	80024f4 <_ZN11Finger_TASK3FSMEv+0x14d4>
 800113c:	a201      	add	r2, pc, #4	@ (adr r2, 8001144 <_ZN11Finger_TASK3FSMEv+0x124>)
 800113e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001142:	bf00      	nop
 8001144:	08001159 	.word	0x08001159
 8001148:	080011b5 	.word	0x080011b5
 800114c:	08001783 	.word	0x08001783
 8001150:	08001b49 	.word	0x08001b49
 8001154:	08001f37 	.word	0x08001f37
	{
	case(S0_INIT):

		// Start all motors
		(*XTN).start();
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4618      	mov	r0, r3
 800115e:	f002 ff89 	bl	8004074 <_ZN5Motor5startEv>
		(*FLX).start();
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	4618      	mov	r0, r3
 8001168:	f002 ff84 	bl	8004074 <_ZN5Motor5startEv>
		(*ADD).start();
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	4618      	mov	r0, r3
 8001172:	f002 ff7f 	bl	8004074 <_ZN5Motor5startEv>
		(*ABD).start();
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	4618      	mov	r0, r3
 800117c:	f002 ff7a 	bl	8004074 <_ZN5Motor5startEv>

		// Enable all motors
		(*XTN).enable();
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4618      	mov	r0, r3
 8001186:	f002 ffa9 	bl	80040dc <_ZN5Motor6enableEv>
		(*FLX).enable();
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	4618      	mov	r0, r3
 8001190:	f002 ffa4 	bl	80040dc <_ZN5Motor6enableEv>
		(*ADD).enable();
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	4618      	mov	r0, r3
 800119a:	f002 ff9f 	bl	80040dc <_ZN5Motor6enableEv>
		(*ABD).enable();
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f002 ff9a 	bl	80040dc <_ZN5Motor6enableEv>
#ifdef THUMB_FINGER
		XTN_homed = 1;
#endif

		// Go to next state
		_state = S4_HUB;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2204      	movs	r2, #4
 80011ac:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		break;
 80011b0:	f001 b9a0 	b.w	80024f4 <_ZN11Finger_TASK3FSMEv+0x14d4>

	case(S1_RELAX):

		// First home FLX
		if (FLX_homed == 0)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	7c5b      	ldrb	r3, [r3, #17]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f040 80c3 	bne.w	8001344 <_ZN11Finger_TASK3FSMEv+0x324>
#ifdef THUMB_FINGER
			(*XTN).position = -_RLX_max-_XTN_max;
#endif

			// Send XTN, ADD, & ABD to relaxed positions
			(*FLX).set_effort(_FLX_pos.PID(-_RLX_max, (*FLX).position));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685c      	ldr	r4, [r3, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f503 7084 	add.w	r0, r3, #264	@ 0x108
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ce:	4259      	negs	r1, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	461a      	mov	r2, r3
 80011d8:	f7ff fda4 	bl	8000d24 <_ZN10Controller3PIDEll>
 80011dc:	4603      	mov	r3, r0
 80011de:	4619      	mov	r1, r3
 80011e0:	4620      	mov	r0, r4
 80011e2:	f002 ff99 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*XTN).set_effort(_XTN_pos.PID(-_RLX_max-_XTN_max, (*XTN).position));
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681c      	ldr	r4, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f103 00ec 	add.w	r0, r3, #236	@ 0xec
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011f6:	425a      	negs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80011fe:	1ad1      	subs	r1, r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	461a      	mov	r2, r3
 8001208:	f7ff fd8c 	bl	8000d24 <_ZN10Controller3PIDEll>
 800120c:	4603      	mov	r3, r0
 800120e:	4619      	mov	r1, r3
 8001210:	4620      	mov	r0, r4
 8001212:	f002 ff81 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ADD).set_effort(_ADD_pos.PID(-ADD_home, (*ADD).position));
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	689c      	ldr	r4, [r3, #8]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 8001220:	4b2d      	ldr	r3, [pc, #180]	@ (80012d8 <_ZN11Finger_TASK3FSMEv+0x2b8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4259      	negs	r1, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	461a      	mov	r2, r3
 800122e:	f7ff fd79 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001232:	4603      	mov	r3, r0
 8001234:	4619      	mov	r1, r3
 8001236:	4620      	mov	r0, r4
 8001238:	f002 ff6e 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ABD).set_effort(_ABD_pos.PID(-ABD_home, (*ABD).position));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	68dc      	ldr	r4, [r3, #12]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f503 70a0 	add.w	r0, r3, #320	@ 0x140
 8001246:	4b26      	ldr	r3, [pc, #152]	@ (80012e0 <_ZN11Finger_TASK3FSMEv+0x2c0>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4259      	negs	r1, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	461a      	mov	r2, r3
 8001254:	f7ff fd66 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001258:	4603      	mov	r3, r0
 800125a:	4619      	mov	r1, r3
 800125c:	4620      	mov	r0, r4
 800125e:	f002 ff5b 	bl	8004118 <_ZN5Motor10set_effortEl>

			// Check if motors have settled
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800126e:	4413      	add	r3, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fe1d 	bl	8000eb0 <_ZSt3absl>
 8001276:	4603      	mov	r3, r0
			and	(abs((*XTN).position - (-_RLX_max-_XTN_max)) < SETTLING_TOL)
			and (abs((*ADD).position - (-ADD_home)) < SETTLING_TOL)
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 8001278:	2b31      	cmp	r3, #49	@ 0x31
 800127a:	dc37      	bgt.n	80012ec <_ZN11Finger_TASK3FSMEv+0x2cc>
			and	(abs((*XTN).position - (-_RLX_max-_XTN_max)) < SETTLING_TOL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	685a      	ldr	r2, [r3, #4]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001288:	4259      	negs	r1, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001290:	1acb      	subs	r3, r1, r3
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fe0b 	bl	8000eb0 <_ZSt3absl>
 800129a:	4603      	mov	r3, r0
 800129c:	2b31      	cmp	r3, #49	@ 0x31
 800129e:	dc25      	bgt.n	80012ec <_ZN11Finger_TASK3FSMEv+0x2cc>
			and (abs((*ADD).position - (-ADD_home)) < SETTLING_TOL)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	4b0c      	ldr	r3, [pc, #48]	@ (80012d8 <_ZN11Finger_TASK3FSMEv+0x2b8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4413      	add	r3, r2
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fdff 	bl	8000eb0 <_ZSt3absl>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b31      	cmp	r3, #49	@ 0x31
 80012b6:	dc19      	bgt.n	80012ec <_ZN11Finger_TASK3FSMEv+0x2cc>
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <_ZN11Finger_TASK3FSMEv+0x2c0>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4413      	add	r3, r2
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fdf3 	bl	8000eb0 <_ZSt3absl>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b31      	cmp	r3, #49	@ 0x31
 80012ce:	dc0d      	bgt.n	80012ec <_ZN11Finger_TASK3FSMEv+0x2cc>
 80012d0:	2301      	movs	r3, #1
 80012d2:	e00c      	b.n	80012ee <_ZN11Finger_TASK3FSMEv+0x2ce>
 80012d4:	20000088 	.word	0x20000088
 80012d8:	20000084 	.word	0x20000084
 80012dc:	20000090 	.word	0x20000090
 80012e0:	2000008c 	.word	0x2000008c
 80012e4:	200000a4 	.word	0x200000a4
 80012e8:	200000a0 	.word	0x200000a0
 80012ec:	2300      	movs	r3, #0
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f001 80fb 	beq.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
			{
				// Set motor effort to 0
				(*FLX).set_effort(0);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f002 ff0c 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*XTN).set_effort(0);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f002 ff06 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ADD).set_effort(0);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f002 ff00 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ABD).set_effort(0);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	2100      	movs	r1, #0
 800131e:	4618      	mov	r0, r3
 8001320:	f002 fefa 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*FLX).set_zero(); // Zero the encoder
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	4618      	mov	r0, r3
 800132a:	f002 ffd7 	bl	80042dc <_ZN5Motor8set_zeroEv>
				last_pos = (*FLX).position;  // Update last position
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	4aa0      	ldr	r2, [pc, #640]	@ (80015b8 <_ZN11Finger_TASK3FSMEv+0x598>)
 8001336:	6013      	str	r3, [r2, #0]
				_state = S2_HARDSTOP;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2202      	movs	r2, #2
 800133c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
				(*ABD).set_zero(); // Zero the encoder
				last_pos = (*ABD).position;  // Update last position
				_state = S2_HARDSTOP;
			}
		}
		break;
 8001340:	f001 b8d3 	b.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
		else if (XTN_homed == 0)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	7c1b      	ldrb	r3, [r3, #16]
 8001348:	2b00      	cmp	r3, #0
 800134a:	f040 80ae 	bne.w	80014aa <_ZN11Finger_TASK3FSMEv+0x48a>
			(*FLX).set_effort(_FLX_pos.PID(-_RLX_max, (*FLX).position));
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	685c      	ldr	r4, [r3, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f503 7084 	add.w	r0, r3, #264	@ 0x108
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800135e:	4259      	negs	r1, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	461a      	mov	r2, r3
 8001368:	f7ff fcdc 	bl	8000d24 <_ZN10Controller3PIDEll>
 800136c:	4603      	mov	r3, r0
 800136e:	4619      	mov	r1, r3
 8001370:	4620      	mov	r0, r4
 8001372:	f002 fed1 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*XTN).set_effort(_XTN_pos.PID(-_RLX_max, (*XTN).position));
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681c      	ldr	r4, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f103 00ec 	add.w	r0, r3, #236	@ 0xec
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001386:	4259      	negs	r1, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	461a      	mov	r2, r3
 8001390:	f7ff fcc8 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001394:	4603      	mov	r3, r0
 8001396:	4619      	mov	r1, r3
 8001398:	4620      	mov	r0, r4
 800139a:	f002 febd 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ADD).set_effort(_ADD_pos.PID(-ADD_home, (*ADD).position));
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	689c      	ldr	r4, [r3, #8]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 80013a8:	4b84      	ldr	r3, [pc, #528]	@ (80015bc <_ZN11Finger_TASK3FSMEv+0x59c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4259      	negs	r1, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	461a      	mov	r2, r3
 80013b6:	f7ff fcb5 	bl	8000d24 <_ZN10Controller3PIDEll>
 80013ba:	4603      	mov	r3, r0
 80013bc:	4619      	mov	r1, r3
 80013be:	4620      	mov	r0, r4
 80013c0:	f002 feaa 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ABD).set_effort(_ABD_pos.PID(-ABD_home, (*ABD).position));
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68dc      	ldr	r4, [r3, #12]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f503 70a0 	add.w	r0, r3, #320	@ 0x140
 80013ce:	4b7c      	ldr	r3, [pc, #496]	@ (80015c0 <_ZN11Finger_TASK3FSMEv+0x5a0>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4259      	negs	r1, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	f7ff fca2 	bl	8000d24 <_ZN10Controller3PIDEll>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4619      	mov	r1, r3
 80013e4:	4620      	mov	r0, r4
 80013e6:	f002 fe97 	bl	8004118 <_ZN5Motor10set_effortEl>
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	685a      	ldr	r2, [r3, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013f6:	4413      	add	r3, r2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fd59 	bl	8000eb0 <_ZSt3absl>
 80013fe:	4603      	mov	r3, r0
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 8001400:	2b31      	cmp	r3, #49	@ 0x31
 8001402:	dc26      	bgt.n	8001452 <_ZN11Finger_TASK3FSMEv+0x432>
			and	(abs((*XTN).position - (-_RLX_max)) < SETTLING_TOL)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001410:	4413      	add	r3, r2
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fd4c 	bl	8000eb0 <_ZSt3absl>
 8001418:	4603      	mov	r3, r0
 800141a:	2b31      	cmp	r3, #49	@ 0x31
 800141c:	dc19      	bgt.n	8001452 <_ZN11Finger_TASK3FSMEv+0x432>
			and (abs((*ADD).position - (-ADD_home)) < SETTLING_TOL)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	4b65      	ldr	r3, [pc, #404]	@ (80015bc <_ZN11Finger_TASK3FSMEv+0x59c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4413      	add	r3, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fd40 	bl	8000eb0 <_ZSt3absl>
 8001430:	4603      	mov	r3, r0
 8001432:	2b31      	cmp	r3, #49	@ 0x31
 8001434:	dc0d      	bgt.n	8001452 <_ZN11Finger_TASK3FSMEv+0x432>
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	4b60      	ldr	r3, [pc, #384]	@ (80015c0 <_ZN11Finger_TASK3FSMEv+0x5a0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4413      	add	r3, r2
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fd34 	bl	8000eb0 <_ZSt3absl>
 8001448:	4603      	mov	r3, r0
 800144a:	2b31      	cmp	r3, #49	@ 0x31
 800144c:	dc01      	bgt.n	8001452 <_ZN11Finger_TASK3FSMEv+0x432>
 800144e:	2301      	movs	r3, #1
 8001450:	e000      	b.n	8001454 <_ZN11Finger_TASK3FSMEv+0x434>
 8001452:	2300      	movs	r3, #0
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 8001454:	2b00      	cmp	r3, #0
 8001456:	f001 8048 	beq.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
				(*FLX).set_effort(0);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f002 fe59 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*XTN).set_effort(0);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2100      	movs	r1, #0
 800146c:	4618      	mov	r0, r3
 800146e:	f002 fe53 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ADD).set_effort(0);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f002 fe4d 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ABD).set_effort(0);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2100      	movs	r1, #0
 8001484:	4618      	mov	r0, r3
 8001486:	f002 fe47 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*XTN).set_zero(); // Zero the encoder
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f002 ff24 	bl	80042dc <_ZN5Motor8set_zeroEv>
				last_pos = (*XTN).position;  // Update last position
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	4a47      	ldr	r2, [pc, #284]	@ (80015b8 <_ZN11Finger_TASK3FSMEv+0x598>)
 800149c:	6013      	str	r3, [r2, #0]
				_state = S2_HARDSTOP;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2202      	movs	r2, #2
 80014a2:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		break;
 80014a6:	f001 b820 	b.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
		else if (ADD_homed == 0)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	7c9b      	ldrb	r3, [r3, #18]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f040 80b4 	bne.w	800161c <_ZN11Finger_TASK3FSMEv+0x5fc>
			(*FLX).set_effort(_FLX_pos.PID(-_RLX_max, (*FLX).position));
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685c      	ldr	r4, [r3, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f503 7084 	add.w	r0, r3, #264	@ 0x108
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014c4:	4259      	negs	r1, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	461a      	mov	r2, r3
 80014ce:	f7ff fc29 	bl	8000d24 <_ZN10Controller3PIDEll>
 80014d2:	4603      	mov	r3, r0
 80014d4:	4619      	mov	r1, r3
 80014d6:	4620      	mov	r0, r4
 80014d8:	f002 fe1e 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*XTN).set_effort(_XTN_pos.PID(-_RLX_max, (*XTN).position));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681c      	ldr	r4, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f103 00ec 	add.w	r0, r3, #236	@ 0xec
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014ec:	4259      	negs	r1, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	461a      	mov	r2, r3
 80014f6:	f7ff fc15 	bl	8000d24 <_ZN10Controller3PIDEll>
 80014fa:	4603      	mov	r3, r0
 80014fc:	4619      	mov	r1, r3
 80014fe:	4620      	mov	r0, r4
 8001500:	f002 fe0a 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ADD).set_effort(_ADD_pos.PID(-ADD_home, (*ADD).position));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689c      	ldr	r4, [r3, #8]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800150e:	4b2b      	ldr	r3, [pc, #172]	@ (80015bc <_ZN11Finger_TASK3FSMEv+0x59c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4259      	negs	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	461a      	mov	r2, r3
 800151c:	f7ff fc02 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001520:	4603      	mov	r3, r0
 8001522:	4619      	mov	r1, r3
 8001524:	4620      	mov	r0, r4
 8001526:	f002 fdf7 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ABD).set_effort(_ABD_pos.PID(-ABD_home, (*ABD).position));
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68dc      	ldr	r4, [r3, #12]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f503 70a0 	add.w	r0, r3, #320	@ 0x140
 8001534:	4b22      	ldr	r3, [pc, #136]	@ (80015c0 <_ZN11Finger_TASK3FSMEv+0x5a0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4259      	negs	r1, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	461a      	mov	r2, r3
 8001542:	f7ff fbef 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001546:	4603      	mov	r3, r0
 8001548:	4619      	mov	r1, r3
 800154a:	4620      	mov	r0, r4
 800154c:	f002 fde4 	bl	8004118 <_ZN5Motor10set_effortEl>
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	685a      	ldr	r2, [r3, #4]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800155c:	4413      	add	r3, r2
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fca6 	bl	8000eb0 <_ZSt3absl>
 8001564:	4603      	mov	r3, r0
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 8001566:	2b31      	cmp	r3, #49	@ 0x31
 8001568:	dc2c      	bgt.n	80015c4 <_ZN11Finger_TASK3FSMEv+0x5a4>
			and	(abs((*XTN).position - (-_RLX_max)) < SETTLING_TOL)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001576:	4413      	add	r3, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff fc99 	bl	8000eb0 <_ZSt3absl>
 800157e:	4603      	mov	r3, r0
 8001580:	2b31      	cmp	r3, #49	@ 0x31
 8001582:	dc1f      	bgt.n	80015c4 <_ZN11Finger_TASK3FSMEv+0x5a4>
			and (abs((*ADD).position - (-ADD_home)) < SETTLING_TOL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <_ZN11Finger_TASK3FSMEv+0x59c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fc8d 	bl	8000eb0 <_ZSt3absl>
 8001596:	4603      	mov	r3, r0
 8001598:	2b31      	cmp	r3, #49	@ 0x31
 800159a:	dc13      	bgt.n	80015c4 <_ZN11Finger_TASK3FSMEv+0x5a4>
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	685a      	ldr	r2, [r3, #4]
 80015a2:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <_ZN11Finger_TASK3FSMEv+0x5a0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fc81 	bl	8000eb0 <_ZSt3absl>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b31      	cmp	r3, #49	@ 0x31
 80015b2:	dc07      	bgt.n	80015c4 <_ZN11Finger_TASK3FSMEv+0x5a4>
 80015b4:	2301      	movs	r3, #1
 80015b6:	e006      	b.n	80015c6 <_ZN11Finger_TASK3FSMEv+0x5a6>
 80015b8:	2000007c 	.word	0x2000007c
 80015bc:	20000084 	.word	0x20000084
 80015c0:	2000008c 	.word	0x2000008c
 80015c4:	2300      	movs	r3, #0
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 878f 	beq.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
				(*FLX).set_effort(0);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f002 fda0 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*XTN).set_effort(0);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f002 fd9a 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ADD).set_effort(0);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	2100      	movs	r1, #0
 80015ea:	4618      	mov	r0, r3
 80015ec:	f002 fd94 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ABD).set_effort(0);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f002 fd8e 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ADD).set_zero(); // Zero the encoder
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	4618      	mov	r0, r3
 8001602:	f002 fe6b 	bl	80042dc <_ZN5Motor8set_zeroEv>
				last_pos = (*ADD).position;  // Update last position
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	4a94      	ldr	r2, [pc, #592]	@ (8001860 <_ZN11Finger_TASK3FSMEv+0x840>)
 800160e:	6013      	str	r3, [r2, #0]
				_state = S2_HARDSTOP;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2202      	movs	r2, #2
 8001614:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		break;
 8001618:	f000 bf67 	b.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
		else if (ABD_homed == 0)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	7cdb      	ldrb	r3, [r3, #19]
 8001620:	2b00      	cmp	r3, #0
 8001622:	f040 8762 	bne.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
			(*FLX).set_effort(_FLX_pos.PID(-_RLX_max, (*FLX).position));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685c      	ldr	r4, [r3, #4]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f503 7084 	add.w	r0, r3, #264	@ 0x108
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001636:	4259      	negs	r1, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	461a      	mov	r2, r3
 8001640:	f7ff fb70 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001644:	4603      	mov	r3, r0
 8001646:	4619      	mov	r1, r3
 8001648:	4620      	mov	r0, r4
 800164a:	f002 fd65 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*XTN).set_effort(_XTN_pos.PID(-_RLX_max, (*XTN).position));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681c      	ldr	r4, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f103 00ec 	add.w	r0, r3, #236	@ 0xec
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800165e:	4259      	negs	r1, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	461a      	mov	r2, r3
 8001668:	f7ff fb5c 	bl	8000d24 <_ZN10Controller3PIDEll>
 800166c:	4603      	mov	r3, r0
 800166e:	4619      	mov	r1, r3
 8001670:	4620      	mov	r0, r4
 8001672:	f002 fd51 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ADD).set_effort(_ADD_pos.PID(-ADD_home, (*ADD).position));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	689c      	ldr	r4, [r3, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 8001680:	4b78      	ldr	r3, [pc, #480]	@ (8001864 <_ZN11Finger_TASK3FSMEv+0x844>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4259      	negs	r1, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	461a      	mov	r2, r3
 800168e:	f7ff fb49 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001692:	4603      	mov	r3, r0
 8001694:	4619      	mov	r1, r3
 8001696:	4620      	mov	r0, r4
 8001698:	f002 fd3e 	bl	8004118 <_ZN5Motor10set_effortEl>
			(*ABD).set_effort(_ABD_pos.PID(-ABD_home, (*ABD).position));
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	68dc      	ldr	r4, [r3, #12]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f503 70a0 	add.w	r0, r3, #320	@ 0x140
 80016a6:	4b70      	ldr	r3, [pc, #448]	@ (8001868 <_ZN11Finger_TASK3FSMEv+0x848>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4259      	negs	r1, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	461a      	mov	r2, r3
 80016b4:	f7ff fb36 	bl	8000d24 <_ZN10Controller3PIDEll>
 80016b8:	4603      	mov	r3, r0
 80016ba:	4619      	mov	r1, r3
 80016bc:	4620      	mov	r0, r4
 80016be:	f002 fd2b 	bl	8004118 <_ZN5Motor10set_effortEl>
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	685a      	ldr	r2, [r3, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016ce:	4413      	add	r3, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fbed 	bl	8000eb0 <_ZSt3absl>
 80016d6:	4603      	mov	r3, r0
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 80016d8:	2b31      	cmp	r3, #49	@ 0x31
 80016da:	dc26      	bgt.n	800172a <_ZN11Finger_TASK3FSMEv+0x70a>
			and	(abs((*XTN).position - (-_RLX_max)) < SETTLING_TOL)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	685a      	ldr	r2, [r3, #4]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016e8:	4413      	add	r3, r2
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fbe0 	bl	8000eb0 <_ZSt3absl>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b31      	cmp	r3, #49	@ 0x31
 80016f4:	dc19      	bgt.n	800172a <_ZN11Finger_TASK3FSMEv+0x70a>
			and (abs((*ADD).position - (-ADD_home)) < SETTLING_TOL)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	685a      	ldr	r2, [r3, #4]
 80016fc:	4b59      	ldr	r3, [pc, #356]	@ (8001864 <_ZN11Finger_TASK3FSMEv+0x844>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4413      	add	r3, r2
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fbd4 	bl	8000eb0 <_ZSt3absl>
 8001708:	4603      	mov	r3, r0
 800170a:	2b31      	cmp	r3, #49	@ 0x31
 800170c:	dc0d      	bgt.n	800172a <_ZN11Finger_TASK3FSMEv+0x70a>
			and (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	685a      	ldr	r2, [r3, #4]
 8001714:	4b54      	ldr	r3, [pc, #336]	@ (8001868 <_ZN11Finger_TASK3FSMEv+0x848>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4413      	add	r3, r2
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fbc8 	bl	8000eb0 <_ZSt3absl>
 8001720:	4603      	mov	r3, r0
 8001722:	2b31      	cmp	r3, #49	@ 0x31
 8001724:	dc01      	bgt.n	800172a <_ZN11Finger_TASK3FSMEv+0x70a>
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <_ZN11Finger_TASK3FSMEv+0x70c>
 800172a:	2300      	movs	r3, #0
			if ((abs((*FLX).position - (-_RLX_max)) < SETTLING_TOL)
 800172c:	2b00      	cmp	r3, #0
 800172e:	f000 86dc 	beq.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>
				(*FLX).set_effort(0);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2100      	movs	r1, #0
 8001738:	4618      	mov	r0, r3
 800173a:	f002 fced 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*XTN).set_effort(0);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2100      	movs	r1, #0
 8001744:	4618      	mov	r0, r3
 8001746:	f002 fce7 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ADD).set_effort(0);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2100      	movs	r1, #0
 8001750:	4618      	mov	r0, r3
 8001752:	f002 fce1 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ABD).set_effort(0);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	2100      	movs	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f002 fcdb 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ABD).set_zero(); // Zero the encoder
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	4618      	mov	r0, r3
 8001768:	f002 fdb8 	bl	80042dc <_ZN5Motor8set_zeroEv>
				last_pos = (*ABD).position;  // Update last position
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	4a3b      	ldr	r2, [pc, #236]	@ (8001860 <_ZN11Finger_TASK3FSMEv+0x840>)
 8001774:	6013      	str	r3, [r2, #0]
				_state = S2_HARDSTOP;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2202      	movs	r2, #2
 800177a:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		break;
 800177e:	f000 beb4 	b.w	80024ea <_ZN11Finger_TASK3FSMEv+0x14ca>

	case(S2_HARDSTOP):

		// First home FLX
		if (FLX_homed == 0)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	7c5b      	ldrb	r3, [r3, #17]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d172      	bne.n	8001870 <_ZN11Finger_TASK3FSMEv+0x850>
		{
			(*FLX).set_effort((_FLX3_max*100)/abs(_FLX3_max)); // Move MOT towards hardstop
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685d      	ldr	r5, [r3, #4]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001794:	2264      	movs	r2, #100	@ 0x64
 8001796:	fb02 f403 	mul.w	r4, r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fb85 	bl	8000eb0 <_ZSt3absl>
 80017a6:	4603      	mov	r3, r0
 80017a8:	fb94 f3f3 	sdiv	r3, r4, r3
 80017ac:	4619      	mov	r1, r3
 80017ae:	4628      	mov	r0, r5
 80017b0:	f002 fcb2 	bl	8004118 <_ZN5Motor10set_effortEl>

			// Check if the motor has gotten past the transient response
			if ((*FLX).position > 0.8*_RLX_max)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff f804 	bl	80007c8 <__aeabi_i2d>
 80017c0:	4604      	mov	r4, r0
 80017c2:	460d      	mov	r5, r1
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7fe fffc 	bl	80007c8 <__aeabi_i2d>
 80017d0:	a321      	add	r3, pc, #132	@ (adr r3, 8001858 <_ZN11Finger_TASK3FSMEv+0x838>)
 80017d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d6:	f7fe fd7b 	bl	80002d0 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4620      	mov	r0, r4
 80017e0:	4629      	mov	r1, r5
 80017e2:	f7ff f8d9 	bl	8000998 <__aeabi_dcmpgt>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d02d      	beq.n	8001848 <_ZN11Finger_TASK3FSMEv+0x828>
			{
				(*FLX).set_current(CURRENT_LIM); // Set MOT current limit
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017f4:	4618      	mov	r0, r3
 80017f6:	f002 fd7f 	bl	80042f8 <_ZN5Motor11set_currentEt>

				// Check if the position is still changing
				if ((*FLX).position == last_pos)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <_ZN11Finger_TASK3FSMEv+0x840>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d11c      	bne.n	8001842 <_ZN11Finger_TASK3FSMEv+0x822>
				{
					stuck_cnt++;
 8001808:	4b18      	ldr	r3, [pc, #96]	@ (800186c <_ZN11Finger_TASK3FSMEv+0x84c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	3301      	adds	r3, #1
 800180e:	4a17      	ldr	r2, [pc, #92]	@ (800186c <_ZN11Finger_TASK3FSMEv+0x84c>)
 8001810:	6013      	str	r3, [r2, #0]

					// Check if its been stuck many times in a row
					if (stuck_cnt > 300)
 8001812:	4b16      	ldr	r3, [pc, #88]	@ (800186c <_ZN11Finger_TASK3FSMEv+0x84c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800181a:	d915      	bls.n	8001848 <_ZN11Finger_TASK3FSMEv+0x828>
					{
						stuck_cnt = 0; // Reset stuck count
 800181c:	4b13      	ldr	r3, [pc, #76]	@ (800186c <_ZN11Finger_TASK3FSMEv+0x84c>)
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
						(*FLX).set_effort(0); // Stop motor moving
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2100      	movs	r1, #0
 8001828:	4618      	mov	r0, r3
 800182a:	f002 fc75 	bl	8004118 <_ZN5Motor10set_effortEl>
						(*FLX).set_zero(); // Zero the encoder
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	4618      	mov	r0, r3
 8001834:	f002 fd52 	bl	80042dc <_ZN5Motor8set_zeroEv>
						_state = S3_HOME;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2203      	movs	r2, #3
 800183c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001840:	e002      	b.n	8001848 <_ZN11Finger_TASK3FSMEv+0x828>
					}
				}
				else
				{
					stuck_cnt = 0; // Reset stuck count
 8001842:	4b0a      	ldr	r3, [pc, #40]	@ (800186c <_ZN11Finger_TASK3FSMEv+0x84c>)
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
				}
			}

			last_pos = (*FLX).position;  // Update last position
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	4a04      	ldr	r2, [pc, #16]	@ (8001860 <_ZN11Finger_TASK3FSMEv+0x840>)
 8001850:	6013      	str	r3, [r2, #0]
				}
			}

			last_pos = (*ABD).position;  // Update last position
		}
		break;
 8001852:	f000 be4c 	b.w	80024ee <_ZN11Finger_TASK3FSMEv+0x14ce>
 8001856:	bf00      	nop
 8001858:	9999999a 	.word	0x9999999a
 800185c:	3fe99999 	.word	0x3fe99999
 8001860:	2000007c 	.word	0x2000007c
 8001864:	20000084 	.word	0x20000084
 8001868:	2000008c 	.word	0x2000008c
 800186c:	20000080 	.word	0x20000080
		else if (XTN_homed == 0)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	7c1b      	ldrb	r3, [r3, #16]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d170      	bne.n	800195a <_ZN11Finger_TASK3FSMEv+0x93a>
			(*XTN).set_effort((_XTN_max*100)/abs(_XTN_max)); // Move MOT towards hardstop
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681d      	ldr	r5, [r3, #0]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001882:	2264      	movs	r2, #100	@ 0x64
 8001884:	fb02 f403 	mul.w	r4, r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fb0e 	bl	8000eb0 <_ZSt3absl>
 8001894:	4603      	mov	r3, r0
 8001896:	fb94 f3f3 	sdiv	r3, r4, r3
 800189a:	4619      	mov	r1, r3
 800189c:	4628      	mov	r0, r5
 800189e:	f002 fc3b 	bl	8004118 <_ZN5Motor10set_effortEl>
			if (abs((*XTN).position) > 0.8*_RLX_max)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fb01 	bl	8000eb0 <_ZSt3absl>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe ff89 	bl	80007c8 <__aeabi_i2d>
 80018b6:	4604      	mov	r4, r0
 80018b8:	460d      	mov	r5, r1
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe ff81 	bl	80007c8 <__aeabi_i2d>
 80018c6:	a39a      	add	r3, pc, #616	@ (adr r3, 8001b30 <_ZN11Finger_TASK3FSMEv+0xb10>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe fd00 	bl	80002d0 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	2101      	movs	r1, #1
 80018d6:	460e      	mov	r6, r1
 80018d8:	4620      	mov	r0, r4
 80018da:	4629      	mov	r1, r5
 80018dc:	f7ff f85c 	bl	8000998 <__aeabi_dcmpgt>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <_ZN11Finger_TASK3FSMEv+0x8ca>
 80018e6:	2300      	movs	r3, #0
 80018e8:	461e      	mov	r6, r3
 80018ea:	b2f3      	uxtb	r3, r6
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d02d      	beq.n	800194c <_ZN11Finger_TASK3FSMEv+0x92c>
				(*XTN).set_current(CURRENT_LIM); // Set MOT current limit
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018f8:	4618      	mov	r0, r3
 80018fa:	f002 fcfd 	bl	80042f8 <_ZN5Motor11set_currentEt>
				if ((*XTN).position == last_pos)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	4b8c      	ldr	r3, [pc, #560]	@ (8001b38 <_ZN11Finger_TASK3FSMEv+0xb18>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	429a      	cmp	r2, r3
 800190a:	d11c      	bne.n	8001946 <_ZN11Finger_TASK3FSMEv+0x926>
					stuck_cnt++;
 800190c:	4b8b      	ldr	r3, [pc, #556]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	3301      	adds	r3, #1
 8001912:	4a8a      	ldr	r2, [pc, #552]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001914:	6013      	str	r3, [r2, #0]
					if (stuck_cnt > 300)
 8001916:	4b89      	ldr	r3, [pc, #548]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800191e:	d915      	bls.n	800194c <_ZN11Finger_TASK3FSMEv+0x92c>
						stuck_cnt = 0; // Reset stuck count
 8001920:	4b86      	ldr	r3, [pc, #536]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
						(*XTN).set_effort(0); // Stop motor moving
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2100      	movs	r1, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f002 fbf3 	bl	8004118 <_ZN5Motor10set_effortEl>
						(*XTN).set_zero(); // Zero the encoder
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f002 fcd0 	bl	80042dc <_ZN5Motor8set_zeroEv>
						_state = S3_HOME;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2203      	movs	r2, #3
 8001940:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001944:	e002      	b.n	800194c <_ZN11Finger_TASK3FSMEv+0x92c>
					stuck_cnt = 0; // Reset stuck count
 8001946:	4b7d      	ldr	r3, [pc, #500]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
			last_pos = (*XTN).position;  // Update last position
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	4a79      	ldr	r2, [pc, #484]	@ (8001b38 <_ZN11Finger_TASK3FSMEv+0xb18>)
 8001954:	6013      	str	r3, [r2, #0]
		break;
 8001956:	f000 bdca 	b.w	80024ee <_ZN11Finger_TASK3FSMEv+0x14ce>
		else if (ADD_homed == 0)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	7c9b      	ldrb	r3, [r3, #18]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d16f      	bne.n	8001a42 <_ZN11Finger_TASK3FSMEv+0xa22>
			(*ADD).set_effort((_ADD_max*100)/abs(_ADD_max)); // Move MOT towards hardstop
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	689d      	ldr	r5, [r3, #8]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800196c:	2264      	movs	r2, #100	@ 0x64
 800196e:	fb02 f403 	mul.w	r4, r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fa99 	bl	8000eb0 <_ZSt3absl>
 800197e:	4603      	mov	r3, r0
 8001980:	fb94 f3f3 	sdiv	r3, r4, r3
 8001984:	4619      	mov	r1, r3
 8001986:	4628      	mov	r0, r5
 8001988:	f002 fbc6 	bl	8004118 <_ZN5Motor10set_effortEl>
			if (abs((*ADD).position) > 0.8*ADD_home)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fa8c 	bl	8000eb0 <_ZSt3absl>
 8001998:	4603      	mov	r3, r0
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe ff14 	bl	80007c8 <__aeabi_i2d>
 80019a0:	4604      	mov	r4, r0
 80019a2:	460d      	mov	r5, r1
 80019a4:	4b66      	ldr	r3, [pc, #408]	@ (8001b40 <_ZN11Finger_TASK3FSMEv+0xb20>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe ff0d 	bl	80007c8 <__aeabi_i2d>
 80019ae:	a360      	add	r3, pc, #384	@ (adr r3, 8001b30 <_ZN11Finger_TASK3FSMEv+0xb10>)
 80019b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b4:	f7fe fc8c 	bl	80002d0 <__aeabi_dmul>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	2101      	movs	r1, #1
 80019be:	460e      	mov	r6, r1
 80019c0:	4620      	mov	r0, r4
 80019c2:	4629      	mov	r1, r5
 80019c4:	f7fe ffe8 	bl	8000998 <__aeabi_dcmpgt>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <_ZN11Finger_TASK3FSMEv+0x9b2>
 80019ce:	2300      	movs	r3, #0
 80019d0:	461e      	mov	r6, r3
 80019d2:	b2f3      	uxtb	r3, r6
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d02d      	beq.n	8001a34 <_ZN11Finger_TASK3FSMEv+0xa14>
				(*ADD).set_current(CURRENT_LIM); // Set MOT current limit
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80019e0:	4618      	mov	r0, r3
 80019e2:	f002 fc89 	bl	80042f8 <_ZN5Motor11set_currentEt>
				if ((*ADD).position == last_pos)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	685a      	ldr	r2, [r3, #4]
 80019ec:	4b52      	ldr	r3, [pc, #328]	@ (8001b38 <_ZN11Finger_TASK3FSMEv+0xb18>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d11c      	bne.n	8001a2e <_ZN11Finger_TASK3FSMEv+0xa0e>
					stuck_cnt++;
 80019f4:	4b51      	ldr	r3, [pc, #324]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	3301      	adds	r3, #1
 80019fa:	4a50      	ldr	r2, [pc, #320]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 80019fc:	6013      	str	r3, [r2, #0]
					if (stuck_cnt > 300)
 80019fe:	4b4f      	ldr	r3, [pc, #316]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001a06:	d915      	bls.n	8001a34 <_ZN11Finger_TASK3FSMEv+0xa14>
						stuck_cnt = 0; // Reset stuck count
 8001a08:	4b4c      	ldr	r3, [pc, #304]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
						(*ADD).set_effort(0); // Stop motor moving
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	2100      	movs	r1, #0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f002 fb7f 	bl	8004118 <_ZN5Motor10set_effortEl>
						(*ADD).set_zero(); // Zero the encoder
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f002 fc5c 	bl	80042dc <_ZN5Motor8set_zeroEv>
						_state = S3_HOME;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2203      	movs	r2, #3
 8001a28:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001a2c:	e002      	b.n	8001a34 <_ZN11Finger_TASK3FSMEv+0xa14>
					stuck_cnt = 0; // Reset stuck count
 8001a2e:	4b43      	ldr	r3, [pc, #268]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
			last_pos = (*ADD).position; // Update last position
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	4a3f      	ldr	r2, [pc, #252]	@ (8001b38 <_ZN11Finger_TASK3FSMEv+0xb18>)
 8001a3c:	6013      	str	r3, [r2, #0]
		break;
 8001a3e:	f000 bd56 	b.w	80024ee <_ZN11Finger_TASK3FSMEv+0x14ce>
		else if (ABD_homed == 0)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	7cdb      	ldrb	r3, [r3, #19]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f040 8551 	bne.w	80024ee <_ZN11Finger_TASK3FSMEv+0x14ce>
			(*ABD).set_effort((_ABD_max*100)/abs(_ABD_max)); // Move MOT towards hardstop
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	68dd      	ldr	r5, [r3, #12]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001a56:	2264      	movs	r2, #100	@ 0x64
 8001a58:	fb02 f403 	mul.w	r4, r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff fa24 	bl	8000eb0 <_ZSt3absl>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	fb94 f3f3 	sdiv	r3, r4, r3
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4628      	mov	r0, r5
 8001a72:	f002 fb51 	bl	8004118 <_ZN5Motor10set_effortEl>
			if (abs((*ABD).position) > 0.8*ABD_home)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff fa17 	bl	8000eb0 <_ZSt3absl>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fe9f 	bl	80007c8 <__aeabi_i2d>
 8001a8a:	4604      	mov	r4, r0
 8001a8c:	460d      	mov	r5, r1
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <_ZN11Finger_TASK3FSMEv+0xb24>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7fe fe98 	bl	80007c8 <__aeabi_i2d>
 8001a98:	a325      	add	r3, pc, #148	@ (adr r3, 8001b30 <_ZN11Finger_TASK3FSMEv+0xb10>)
 8001a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9e:	f7fe fc17 	bl	80002d0 <__aeabi_dmul>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	460e      	mov	r6, r1
 8001aaa:	4620      	mov	r0, r4
 8001aac:	4629      	mov	r1, r5
 8001aae:	f7fe ff73 	bl	8000998 <__aeabi_dcmpgt>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <_ZN11Finger_TASK3FSMEv+0xa9c>
 8001ab8:	2300      	movs	r3, #0
 8001aba:	461e      	mov	r6, r3
 8001abc:	b2f3      	uxtb	r3, r6
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d02d      	beq.n	8001b1e <_ZN11Finger_TASK3FSMEv+0xafe>
				(*ABD).set_current(CURRENT_LIM); // Set MOT current limit
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001aca:	4618      	mov	r0, r3
 8001acc:	f002 fc14 	bl	80042f8 <_ZN5Motor11set_currentEt>
				if ((*ABD).position == last_pos)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	685a      	ldr	r2, [r3, #4]
 8001ad6:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <_ZN11Finger_TASK3FSMEv+0xb18>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d11c      	bne.n	8001b18 <_ZN11Finger_TASK3FSMEv+0xaf8>
					stuck_cnt++;
 8001ade:	4b17      	ldr	r3, [pc, #92]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	4a15      	ldr	r2, [pc, #84]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001ae6:	6013      	str	r3, [r2, #0]
					if (stuck_cnt > 300)
 8001ae8:	4b14      	ldr	r3, [pc, #80]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001af0:	d915      	bls.n	8001b1e <_ZN11Finger_TASK3FSMEv+0xafe>
						stuck_cnt = 0; // Reset stuck count
 8001af2:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
						(*ABD).set_effort(0); // Stop motor moving
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	2100      	movs	r1, #0
 8001afe:	4618      	mov	r0, r3
 8001b00:	f002 fb0a 	bl	8004118 <_ZN5Motor10set_effortEl>
						(*ABD).set_zero(); // Zero the encoder
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f002 fbe7 	bl	80042dc <_ZN5Motor8set_zeroEv>
						_state = S3_HOME;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2203      	movs	r2, #3
 8001b12:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001b16:	e002      	b.n	8001b1e <_ZN11Finger_TASK3FSMEv+0xafe>
					stuck_cnt = 0; // Reset stuck count
 8001b18:	4b08      	ldr	r3, [pc, #32]	@ (8001b3c <_ZN11Finger_TASK3FSMEv+0xb1c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
			last_pos = (*ABD).position;  // Update last position
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	4a04      	ldr	r2, [pc, #16]	@ (8001b38 <_ZN11Finger_TASK3FSMEv+0xb18>)
 8001b26:	6013      	str	r3, [r2, #0]
		break;
 8001b28:	f000 bce1 	b.w	80024ee <_ZN11Finger_TASK3FSMEv+0x14ce>
 8001b2c:	f3af 8000 	nop.w
 8001b30:	9999999a 	.word	0x9999999a
 8001b34:	3fe99999 	.word	0x3fe99999
 8001b38:	2000007c 	.word	0x2000007c
 8001b3c:	20000080 	.word	0x20000080
 8001b40:	20000084 	.word	0x20000084
 8001b44:	2000008c 	.word	0x2000008c

	case(S3_HOME):

		// First home FLX
		if (FLX_homed == 0)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	7c5b      	ldrb	r3, [r3, #17]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d17a      	bne.n	8001c46 <_ZN11Finger_TASK3FSMEv+0xc26>
		{
			(*FLX).set_current(4095); // Remove current limit for motor
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f002 fbcd 	bl	80042f8 <_ZN5Motor11set_currentEt>
			(*FLX).set_effort(_FLX_pos.PID(-_FLX3_max, (*FLX).position)); // Send FLX to home position
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685c      	ldr	r4, [r3, #4]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f503 7084 	add.w	r0, r3, #264	@ 0x108
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001b6e:	4259      	negs	r1, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	461a      	mov	r2, r3
 8001b78:	f7ff f8d4 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4620      	mov	r0, r4
 8001b82:	f002 fac9 	bl	8004118 <_ZN5Motor10set_effortEl>

			// Check if FLX settled
			if (abs((*FLX).position - (-_FLX3_max)) < SETTLING_TOL)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001b92:	4413      	add	r3, r2
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff f98b 	bl	8000eb0 <_ZSt3absl>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b31      	cmp	r3, #49	@ 0x31
 8001b9e:	bfd4      	ite	le
 8001ba0:	2301      	movle	r3, #1
 8001ba2:	2300      	movgt	r3, #0
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 84a3 	beq.w	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
			{
				(*FLX).set_effort(0); // Stop motor moving
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 fab0 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*FLX).set_zero(); // Zero the encoder
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f002 fb8d 	bl	80042dc <_ZN5Motor8set_zeroEv>
				FLX_homed = 1; // Mark FLX as homed
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	745a      	strb	r2, [r3, #17]

				// Check if all motors homed
				if ((FLX_homed == 1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	7c5b      	ldrb	r3, [r3, #17]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d134      	bne.n	8001c3a <_ZN11Finger_TASK3FSMEv+0xc1a>
				and (XTN_homed == 1)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	7c1b      	ldrb	r3, [r3, #16]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d130      	bne.n	8001c3a <_ZN11Finger_TASK3FSMEv+0xc1a>
				and (ADD_homed == 1)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7c9b      	ldrb	r3, [r3, #18]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d12c      	bne.n	8001c3a <_ZN11Finger_TASK3FSMEv+0xc1a>
				and (ABD_homed == 1))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7cdb      	ldrb	r3, [r3, #19]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d128      	bne.n	8001c3a <_ZN11Finger_TASK3FSMEv+0xc1a>
				{
					// Send to zero
					FLX_set = 0;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					// Clear the list of commands
					motion_index = 0;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					motion_cnt = 0;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
					// Set all motors to 0
					XTN_set = 0;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
					FLX_set = 0;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					_state = S4_HUB;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2204      	movs	r2, #4
 8001c34:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001c38:	e17c      	b.n	8001f34 <_ZN11Finger_TASK3FSMEv+0xf14>
				}
				else
				{
					_state = S1_RELAX;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
				{
					_state = S1_RELAX;
				}
			}
		}
		break;
 8001c42:	f000 bc56 	b.w	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
		else if (XTN_homed == 0)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	7c1b      	ldrb	r3, [r3, #16]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d179      	bne.n	8001d42 <_ZN11Finger_TASK3FSMEv+0xd22>
			(*XTN).set_current(4095); // Remove current limit for motor
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001c56:	4618      	mov	r0, r3
 8001c58:	f002 fb4e 	bl	80042f8 <_ZN5Motor11set_currentEt>
			(*XTN).set_effort(_XTN_pos.PID(-_XTN_max, (*XTN).position)); // Send XTN to home position
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681c      	ldr	r4, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f103 00ec 	add.w	r0, r3, #236	@ 0xec
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001c6c:	4259      	negs	r1, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	461a      	mov	r2, r3
 8001c76:	f7ff f855 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4620      	mov	r0, r4
 8001c80:	f002 fa4a 	bl	8004118 <_ZN5Motor10set_effortEl>
			if (abs((*XTN).position - (-_XTN_max)) < SETTLING_TOL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001c90:	4413      	add	r3, r2
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff f90c 	bl	8000eb0 <_ZSt3absl>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b31      	cmp	r3, #49	@ 0x31
 8001c9c:	bfd4      	ite	le
 8001c9e:	2301      	movle	r3, #1
 8001ca0:	2300      	movgt	r3, #0
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	f000 8424 	beq.w	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
				(*XTN).set_effort(0); // Stop motor moving
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f002 fa31 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*XTN).set_zero(); // Zero the encoder
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f002 fb0e 	bl	80042dc <_ZN5Motor8set_zeroEv>
				XTN_homed = 1; // Mark XTN as homed
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	741a      	strb	r2, [r3, #16]
				if ((FLX_homed == 1)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	7c5b      	ldrb	r3, [r3, #17]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d134      	bne.n	8001d38 <_ZN11Finger_TASK3FSMEv+0xd18>
				and (XTN_homed == 1)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	7c1b      	ldrb	r3, [r3, #16]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d130      	bne.n	8001d38 <_ZN11Finger_TASK3FSMEv+0xd18>
				and (ADD_homed == 1)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	7c9b      	ldrb	r3, [r3, #18]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d12c      	bne.n	8001d38 <_ZN11Finger_TASK3FSMEv+0xd18>
				and (ABD_homed == 1))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7cdb      	ldrb	r3, [r3, #19]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d128      	bne.n	8001d38 <_ZN11Finger_TASK3FSMEv+0xd18>
					FLX_set = 0;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					motion_index = 0;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					motion_cnt = 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
					XTN_set = 0;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
					FLX_set = 0;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					_state = S4_HUB;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2204      	movs	r2, #4
 8001d32:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001d36:	e0fd      	b.n	8001f34 <_ZN11Finger_TASK3FSMEv+0xf14>
					_state = S1_RELAX;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		break;
 8001d40:	e3d7      	b.n	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
		else if (ADD_homed == 0)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	7c9b      	ldrb	r3, [r3, #18]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d177      	bne.n	8001e3a <_ZN11Finger_TASK3FSMEv+0xe1a>
			(*ADD).set_current(4095); // Remove current limit for motor
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001d52:	4618      	mov	r0, r3
 8001d54:	f002 fad0 	bl	80042f8 <_ZN5Motor11set_currentEt>
			(*ADD).set_effort(_ADD_pos.PID(-ADD_home, (*ADD).position)); // Send ADD to home position
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689c      	ldr	r4, [r3, #8]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 8001d62:	4b9c      	ldr	r3, [pc, #624]	@ (8001fd4 <_ZN11Finger_TASK3FSMEv+0xfb4>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4259      	negs	r1, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	f7fe ffd8 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4619      	mov	r1, r3
 8001d78:	4620      	mov	r0, r4
 8001d7a:	f002 f9cd 	bl	8004118 <_ZN5Motor10set_effortEl>
			if (abs((*ADD).position - (-ADD_home)) < SETTLING_TOL)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	4b93      	ldr	r3, [pc, #588]	@ (8001fd4 <_ZN11Finger_TASK3FSMEv+0xfb4>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4413      	add	r3, r2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff f890 	bl	8000eb0 <_ZSt3absl>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b31      	cmp	r3, #49	@ 0x31
 8001d94:	bfd4      	ite	le
 8001d96:	2301      	movle	r3, #1
 8001d98:	2300      	movgt	r3, #0
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 83a8 	beq.w	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
				(*ADD).set_effort(0); // Stop motor moving
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2100      	movs	r1, #0
 8001da8:	4618      	mov	r0, r3
 8001daa:	f002 f9b5 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ADD).set_zero(); // Zero the encoder
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f002 fa92 	bl	80042dc <_ZN5Motor8set_zeroEv>
				ADD_homed = 1; // Mark ADD as homed
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	749a      	strb	r2, [r3, #18]
				if ((FLX_homed == 1)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7c5b      	ldrb	r3, [r3, #17]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d134      	bne.n	8001e30 <_ZN11Finger_TASK3FSMEv+0xe10>
				and (XTN_homed == 1)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	7c1b      	ldrb	r3, [r3, #16]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d130      	bne.n	8001e30 <_ZN11Finger_TASK3FSMEv+0xe10>
				and (ADD_homed == 1)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	7c9b      	ldrb	r3, [r3, #18]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d12c      	bne.n	8001e30 <_ZN11Finger_TASK3FSMEv+0xe10>
				and (ABD_homed == 1))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	7cdb      	ldrb	r3, [r3, #19]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d128      	bne.n	8001e30 <_ZN11Finger_TASK3FSMEv+0xe10>
					FLX_set = 0;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					motion_index = 0;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					motion_cnt = 0;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
					XTN_set = 0;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
					FLX_set = 0;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					_state = S4_HUB;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2204      	movs	r2, #4
 8001e2a:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001e2e:	e081      	b.n	8001f34 <_ZN11Finger_TASK3FSMEv+0xf14>
					_state = S1_RELAX;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		break;
 8001e38:	e35b      	b.n	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
		else if (ABD_homed == 0)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	7cdb      	ldrb	r3, [r3, #19]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f040 8357 	bne.w	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
			(*ABD).set_current(4095); // Remove current limit for motor
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f002 fa53 	bl	80042f8 <_ZN5Motor11set_currentEt>
			(*ABD).set_effort(_ABD_pos.PID(-ABD_home, (*ABD).position)); // Send ABD to home position
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	68dc      	ldr	r4, [r3, #12]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f503 70a0 	add.w	r0, r3, #320	@ 0x140
 8001e5c:	4b5e      	ldr	r3, [pc, #376]	@ (8001fd8 <_ZN11Finger_TASK3FSMEv+0xfb8>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4259      	negs	r1, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	f7fe ff5b 	bl	8000d24 <_ZN10Controller3PIDEll>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	4619      	mov	r1, r3
 8001e72:	4620      	mov	r0, r4
 8001e74:	f002 f950 	bl	8004118 <_ZN5Motor10set_effortEl>
			if (abs((*ABD).position - (-ABD_home)) < SETTLING_TOL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	685a      	ldr	r2, [r3, #4]
 8001e7e:	4b56      	ldr	r3, [pc, #344]	@ (8001fd8 <_ZN11Finger_TASK3FSMEv+0xfb8>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4413      	add	r3, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff f813 	bl	8000eb0 <_ZSt3absl>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b31      	cmp	r3, #49	@ 0x31
 8001e8e:	bfd4      	ite	le
 8001e90:	2301      	movle	r3, #1
 8001e92:	2300      	movgt	r3, #0
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f000 832b 	beq.w	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
				(*ABD).set_effort(0); // Stop motor moving
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f002 f938 	bl	8004118 <_ZN5Motor10set_effortEl>
				(*ABD).set_zero(); // Zero the encoder
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f002 fa15 	bl	80042dc <_ZN5Motor8set_zeroEv>
				ABD_homed = 1; // Mark ADD as homed
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	74da      	strb	r2, [r3, #19]
				if ((FLX_homed == 1)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	7c5b      	ldrb	r3, [r3, #17]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d134      	bne.n	8001f2a <_ZN11Finger_TASK3FSMEv+0xf0a>
				and (XTN_homed == 1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	7c1b      	ldrb	r3, [r3, #16]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d130      	bne.n	8001f2a <_ZN11Finger_TASK3FSMEv+0xf0a>
				and (ADD_homed == 1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	7c9b      	ldrb	r3, [r3, #18]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d12c      	bne.n	8001f2a <_ZN11Finger_TASK3FSMEv+0xf0a>
				and (ABD_homed == 1))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7cdb      	ldrb	r3, [r3, #19]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d128      	bne.n	8001f2a <_ZN11Finger_TASK3FSMEv+0xf0a>
					FLX_set = 0;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					motion_index = 0;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					motion_cnt = 0;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
					XTN_set = 0;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
					FLX_set = 0;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
					ADD_set = 0;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
					ABD_set = 0;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
					_state = S4_HUB;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2204      	movs	r2, #4
 8001f24:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8001f28:	e004      	b.n	8001f34 <_ZN11Finger_TASK3FSMEv+0xf14>
					_state = S1_RELAX;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
		break;
 8001f32:	e2de      	b.n	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>
 8001f34:	e2dd      	b.n	80024f2 <_ZN11Finger_TASK3FSMEv+0x14d2>

	case(S4_HUB):

		// Check that motion_index is within the bounds of the sequence
		if ((motion_index >= 0) and (motion_index < motion_cnt))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d25b      	bcs.n	8001ffe <_ZN11Finger_TASK3FSMEv+0xfde>
		{
			// Check if the delay has expired
			if ((HAL_GetTick() - start) >= motion_delay)
 8001f46:	f002 fff9 	bl	8004f3c <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <_ZN11Finger_TASK3FSMEv+0xfbc>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	1ad2      	subs	r2, r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	bf2c      	ite	cs
 8001f5c:	2301      	movcs	r3, #1
 8001f5e:	2300      	movcc	r3, #0
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d04b      	beq.n	8001ffe <_ZN11Finger_TASK3FSMEv+0xfde>
			{
				// Check if joints have settled
				if ((abs((*XTN).position - XTN_set) < SETTLING_TOL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe ff9b 	bl	8000eb0 <_ZSt3absl>
 8001f7a:	4603      	mov	r3, r0
				and	(abs((*FLX).position - FLX_set) < SETTLING_TOL)
				and (abs((*ADD).position - ADD_set) < SETTLING_TOL)
				and (abs((*ABD).position - ABD_set) < SETTLING_TOL))
 8001f7c:	2b31      	cmp	r3, #49	@ 0x31
 8001f7e:	dc2f      	bgt.n	8001fe0 <_ZN11Finger_TASK3FSMEv+0xfc0>
				and	(abs((*FLX).position - FLX_set) < SETTLING_TOL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7fe ff8e 	bl	8000eb0 <_ZSt3absl>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b31      	cmp	r3, #49	@ 0x31
 8001f98:	dc22      	bgt.n	8001fe0 <_ZN11Finger_TASK3FSMEv+0xfc0>
				and (abs((*ADD).position - ADD_set) < SETTLING_TOL)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	685a      	ldr	r2, [r3, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7fe ff81 	bl	8000eb0 <_ZSt3absl>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b31      	cmp	r3, #49	@ 0x31
 8001fb2:	dc15      	bgt.n	8001fe0 <_ZN11Finger_TASK3FSMEv+0xfc0>
				and (abs((*ABD).position - ABD_set) < SETTLING_TOL))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe ff74 	bl	8000eb0 <_ZSt3absl>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b31      	cmp	r3, #49	@ 0x31
 8001fcc:	dc08      	bgt.n	8001fe0 <_ZN11Finger_TASK3FSMEv+0xfc0>
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e007      	b.n	8001fe2 <_ZN11Finger_TASK3FSMEv+0xfc2>
 8001fd2:	bf00      	nop
 8001fd4:	20000084 	.word	0x20000084
 8001fd8:	2000008c 	.word	0x2000008c
 8001fdc:	200000a0 	.word	0x200000a0
 8001fe0:	2300      	movs	r3, #0
				if ((abs((*XTN).position - XTN_set) < SETTLING_TOL)
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00b      	beq.n	8001ffe <_ZN11Finger_TASK3FSMEv+0xfde>
				{
					motion_index++; // Start next motion
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001fec:	1c5a      	adds	r2, r3, #1
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
					start = HAL_GetTick(); // Update start time for delay
 8001ff4:	f002 ffa2 	bl	8004f3c <HAL_GetTick>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	4aa4      	ldr	r2, [pc, #656]	@ (800228c <_ZN11Finger_TASK3FSMEv+0x126c>)
 8001ffc:	6013      	str	r3, [r2, #0]
				}
			}
		}

		switch(motion_list[motion_index].form) // Switch behavior based on motion form
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	3302      	adds	r3, #2
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	4413      	add	r3, r2
 800200c:	791b      	ldrb	r3, [r3, #4]
 800200e:	3b01      	subs	r3, #1
 8002010:	2b08      	cmp	r3, #8
 8002012:	f200 821d 	bhi.w	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
 8002016:	a201      	add	r2, pc, #4	@ (adr r2, 800201c <_ZN11Finger_TASK3FSMEv+0xffc>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	08002041 	.word	0x08002041
 8002020:	08002451 	.word	0x08002451
 8002024:	08002451 	.word	0x08002451
 8002028:	08002063 	.word	0x08002063
 800202c:	0800207f 	.word	0x0800207f
 8002030:	0800214d 	.word	0x0800214d
 8002034:	080021e9 	.word	0x080021e9
 8002038:	080022a5 	.word	0x080022a5
 800203c:	0800237b 	.word	0x0800237b
		{
		case(HOME): // Home the finger
			// Set all homed flags to false
			FLX_homed = 0;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	745a      	strb	r2, [r3, #17]
			XTN_homed = 0;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	741a      	strb	r2, [r3, #16]
			ADD_homed = 0;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	749a      	strb	r2, [r3, #18]
			ABD_homed = 0;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	74da      	strb	r2, [r3, #19]
			_state = S1_RELAX;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
			break;
 8002060:	e1f6      	b.n	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
		case(HUB): // Restart sequence (keeps at zero until motions added or allows loops)
			motion_index = 0;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
			start = HAL_GetTick() - motion_delay; // Makes it so loop command doesnt delay
 800206a:	f002 ff67 	bl	8004f3c <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	4a84      	ldr	r2, [pc, #528]	@ (800228c <_ZN11Finger_TASK3FSMEv+0x126c>)
 800207a:	6013      	str	r3, [r2, #0]
			break;
 800207c:	e1e8      	b.n	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
		case(FLX3):
			setpoint = motion_list[motion_index].setpoint; // Update setpoint
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	3302      	adds	r3, #2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	4413      	add	r3, r2
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	4a80      	ldr	r2, [pc, #512]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 8002090:	6013      	str	r3, [r2, #0]

			// Update desired motor positions
			XTN_set = (-(setpoint*_XTN_max)-(setpoint*_RLX_max))/100;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8002098:	4a7d      	ldr	r2, [pc, #500]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 800209a:	6812      	ldr	r2, [r2, #0]
 800209c:	fb02 f303 	mul.w	r3, r2, r3
 80020a0:	425a      	negs	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020a8:	4979      	ldr	r1, [pc, #484]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 80020aa:	6809      	ldr	r1, [r1, #0]
 80020ac:	fb01 f303 	mul.w	r3, r1, r3
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	4a78      	ldr	r2, [pc, #480]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 80020b4:	fb82 1203 	smull	r1, r2, r2, r3
 80020b8:	1152      	asrs	r2, r2, #5
 80020ba:	17db      	asrs	r3, r3, #31
 80020bc:	1ad2      	subs	r2, r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
			FLX_set = (setpoint*_FLX3_max)/100;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80020ca:	4a71      	ldr	r2, [pc, #452]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	fb02 f303 	mul.w	r3, r2, r3
 80020d2:	4a70      	ldr	r2, [pc, #448]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 80020d4:	fb82 1203 	smull	r1, r2, r2, r3
 80020d8:	1152      	asrs	r2, r2, #5
 80020da:	17db      	asrs	r3, r3, #31
 80020dc:	1ad2      	subs	r2, r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
			ADD_set = ((ADD_setpoint*_ADD_max)-(setpoint*_RLX_max))/100;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ea:	4a6b      	ldr	r2, [pc, #428]	@ (8002298 <_ZN11Finger_TASK3FSMEv+0x1278>)
 80020ec:	6812      	ldr	r2, [r2, #0]
 80020ee:	fb03 f202 	mul.w	r2, r3, r2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020f8:	4965      	ldr	r1, [pc, #404]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 80020fa:	6809      	ldr	r1, [r1, #0]
 80020fc:	fb01 f303 	mul.w	r3, r1, r3
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	4a64      	ldr	r2, [pc, #400]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 8002104:	fb82 1203 	smull	r1, r2, r2, r3
 8002108:	1152      	asrs	r2, r2, #5
 800210a:	17db      	asrs	r3, r3, #31
 800210c:	1ad2      	subs	r2, r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
			ABD_set = ((ABD_setpoint*_ABD_max)-(setpoint*_RLX_max))/100;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800211a:	4a60      	ldr	r2, [pc, #384]	@ (800229c <_ZN11Finger_TASK3FSMEv+0x127c>)
 800211c:	6812      	ldr	r2, [r2, #0]
 800211e:	fb03 f202 	mul.w	r2, r3, r2
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002128:	4959      	ldr	r1, [pc, #356]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 800212a:	6809      	ldr	r1, [r1, #0]
 800212c:	fb01 f303 	mul.w	r3, r1, r3
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	4a58      	ldr	r2, [pc, #352]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 8002134:	fb82 1203 	smull	r1, r2, r2, r3
 8002138:	1152      	asrs	r2, r2, #5
 800213a:	17db      	asrs	r3, r3, #31
 800213c:	1ad2      	subs	r2, r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

			prev_form = FLX3; // Update previous form for ADD/ABD
 8002144:	4b56      	ldr	r3, [pc, #344]	@ (80022a0 <_ZN11Finger_TASK3FSMEv+0x1280>)
 8002146:	2205      	movs	r2, #5
 8002148:	701a      	strb	r2, [r3, #0]
			break;
 800214a:	e181      	b.n	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
		case(FLX2):
			setpoint = motion_list[motion_index].setpoint; // Update setpoint
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	3302      	adds	r3, #2
 8002156:	00db      	lsls	r3, r3, #3
 8002158:	4413      	add	r3, r2
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	4a4c      	ldr	r2, [pc, #304]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 800215e:	6013      	str	r3, [r2, #0]

			// Update desired motor positions
			XTN_set = -(setpoint*_XTN_max)/100;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8002166:	4a4a      	ldr	r2, [pc, #296]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	fb02 f303 	mul.w	r3, r2, r3
 800216e:	4a49      	ldr	r2, [pc, #292]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 8002170:	fb82 1203 	smull	r1, r2, r2, r3
 8002174:	1152      	asrs	r2, r2, #5
 8002176:	17db      	asrs	r3, r3, #31
 8002178:	1a9a      	subs	r2, r3, r2
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
			FLX_set = (setpoint*_FLX2_max)/100;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002186:	4a42      	ldr	r2, [pc, #264]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 8002188:	6812      	ldr	r2, [r2, #0]
 800218a:	fb02 f303 	mul.w	r3, r2, r3
 800218e:	4a41      	ldr	r2, [pc, #260]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 8002190:	fb82 1203 	smull	r1, r2, r2, r3
 8002194:	1152      	asrs	r2, r2, #5
 8002196:	17db      	asrs	r3, r3, #31
 8002198:	1ad2      	subs	r2, r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
			ADD_set = (ADD_setpoint*_ADD_max)/100;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021a6:	4a3c      	ldr	r2, [pc, #240]	@ (8002298 <_ZN11Finger_TASK3FSMEv+0x1278>)
 80021a8:	6812      	ldr	r2, [r2, #0]
 80021aa:	fb02 f303 	mul.w	r3, r2, r3
 80021ae:	4a39      	ldr	r2, [pc, #228]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 80021b0:	fb82 1203 	smull	r1, r2, r2, r3
 80021b4:	1152      	asrs	r2, r2, #5
 80021b6:	17db      	asrs	r3, r3, #31
 80021b8:	1ad2      	subs	r2, r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
			ABD_set = (ABD_setpoint*_ABD_max)/100;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80021c6:	4a35      	ldr	r2, [pc, #212]	@ (800229c <_ZN11Finger_TASK3FSMEv+0x127c>)
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	fb02 f303 	mul.w	r3, r2, r3
 80021ce:	4a31      	ldr	r2, [pc, #196]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 80021d0:	fb82 1203 	smull	r1, r2, r2, r3
 80021d4:	1152      	asrs	r2, r2, #5
 80021d6:	17db      	asrs	r3, r3, #31
 80021d8:	1ad2      	subs	r2, r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

			prev_form = FLX2; // Update previous form for ADD/ABD
 80021e0:	4b2f      	ldr	r3, [pc, #188]	@ (80022a0 <_ZN11Finger_TASK3FSMEv+0x1280>)
 80021e2:	2206      	movs	r2, #6
 80021e4:	701a      	strb	r2, [r3, #0]
			break;
 80021e6:	e133      	b.n	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
		case(FLX1):
			setpoint = motion_list[motion_index].setpoint;  // Update setpoint
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	3302      	adds	r3, #2
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	4413      	add	r3, r2
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	4a25      	ldr	r2, [pc, #148]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 80021fa:	6013      	str	r3, [r2, #0]

			// Update desired motor positions
			XTN_set = 0;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
			FLX_set = (setpoint*_FLX1_max)/100;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800220a:	4a21      	ldr	r2, [pc, #132]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 800220c:	6812      	ldr	r2, [r2, #0]
 800220e:	fb02 f303 	mul.w	r3, r2, r3
 8002212:	4a20      	ldr	r2, [pc, #128]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 8002214:	fb82 1203 	smull	r1, r2, r2, r3
 8002218:	1152      	asrs	r2, r2, #5
 800221a:	17db      	asrs	r3, r3, #31
 800221c:	1ad2      	subs	r2, r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
			ADD_set = ((ADD_setpoint*_ADD_max)-(setpoint*_RLX_max))/100;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800222a:	4a1b      	ldr	r2, [pc, #108]	@ (8002298 <_ZN11Finger_TASK3FSMEv+0x1278>)
 800222c:	6812      	ldr	r2, [r2, #0]
 800222e:	fb03 f202 	mul.w	r2, r3, r2
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002238:	4915      	ldr	r1, [pc, #84]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 800223a:	6809      	ldr	r1, [r1, #0]
 800223c:	fb01 f303 	mul.w	r3, r1, r3
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	4a14      	ldr	r2, [pc, #80]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 8002244:	fb82 1203 	smull	r1, r2, r2, r3
 8002248:	1152      	asrs	r2, r2, #5
 800224a:	17db      	asrs	r3, r3, #31
 800224c:	1ad2      	subs	r2, r2, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
			ABD_set = ((ABD_setpoint*_ABD_max)-(setpoint*_RLX_max))/100;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800225a:	4a10      	ldr	r2, [pc, #64]	@ (800229c <_ZN11Finger_TASK3FSMEv+0x127c>)
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	fb03 f202 	mul.w	r2, r3, r2
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002268:	4909      	ldr	r1, [pc, #36]	@ (8002290 <_ZN11Finger_TASK3FSMEv+0x1270>)
 800226a:	6809      	ldr	r1, [r1, #0]
 800226c:	fb01 f303 	mul.w	r3, r1, r3
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	4a08      	ldr	r2, [pc, #32]	@ (8002294 <_ZN11Finger_TASK3FSMEv+0x1274>)
 8002274:	fb82 1203 	smull	r1, r2, r2, r3
 8002278:	1152      	asrs	r2, r2, #5
 800227a:	17db      	asrs	r3, r3, #31
 800227c:	1ad2      	subs	r2, r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

			prev_form = FLX1; // Update previous form for ADD/ABD
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <_ZN11Finger_TASK3FSMEv+0x1280>)
 8002286:	2207      	movs	r2, #7
 8002288:	701a      	strb	r2, [r3, #0]
			break;
 800228a:	e0e1      	b.n	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
 800228c:	200000a0 	.word	0x200000a0
 8002290:	20000094 	.word	0x20000094
 8002294:	51eb851f 	.word	0x51eb851f
 8002298:	20000098 	.word	0x20000098
 800229c:	2000009c 	.word	0x2000009c
 80022a0:	20000000 	.word	0x20000000
		case(ADDN):
			// Update ADD/ABD setpoints
			ADD_setpoint =  motion_list[motion_index].setpoint;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	3302      	adds	r3, #2
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	4413      	add	r3, r2
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	4a91      	ldr	r2, [pc, #580]	@ (80024fc <_ZN11Finger_TASK3FSMEv+0x14dc>)
 80022b6:	6013      	str	r3, [r2, #0]
			ABD_setpoint = -motion_list[motion_index].setpoint;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	3302      	adds	r3, #2
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	4413      	add	r3, r2
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	425b      	negs	r3, r3
 80022ca:	4a8d      	ldr	r2, [pc, #564]	@ (8002500 <_ZN11Finger_TASK3FSMEv+0x14e0>)
 80022cc:	6013      	str	r3, [r2, #0]

			if (prev_form == FLX2) // If last form was FLX2 ADD/ABD needs to be a bit different
 80022ce:	4b8d      	ldr	r3, [pc, #564]	@ (8002504 <_ZN11Finger_TASK3FSMEv+0x14e4>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b06      	cmp	r3, #6
 80022d4:	d120      	bne.n	8002318 <_ZN11Finger_TASK3FSMEv+0x12f8>
			{
				// Update desired motor positions
				ADD_set = (ADD_setpoint*_ADD_max)/100;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022dc:	4a87      	ldr	r2, [pc, #540]	@ (80024fc <_ZN11Finger_TASK3FSMEv+0x14dc>)
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	fb02 f303 	mul.w	r3, r2, r3
 80022e4:	4a88      	ldr	r2, [pc, #544]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 80022e6:	fb82 1203 	smull	r1, r2, r2, r3
 80022ea:	1152      	asrs	r2, r2, #5
 80022ec:	17db      	asrs	r3, r3, #31
 80022ee:	1ad2      	subs	r2, r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
				ABD_set = (ABD_setpoint*_ABD_max)/100;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80022fc:	4a80      	ldr	r2, [pc, #512]	@ (8002500 <_ZN11Finger_TASK3FSMEv+0x14e0>)
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	fb02 f303 	mul.w	r3, r2, r3
 8002304:	4a80      	ldr	r2, [pc, #512]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 8002306:	fb82 1203 	smull	r1, r2, r2, r3
 800230a:	1152      	asrs	r2, r2, #5
 800230c:	17db      	asrs	r3, r3, #31
 800230e:	1ad2      	subs	r2, r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			{
				// Update desired motor positions
				ADD_set = ((ADD_setpoint*_ADD_max)-(setpoint*_RLX_max))/100;
				ABD_set = ((ABD_setpoint*_ABD_max)-(setpoint*_RLX_max))/100;
			}
			break;
 8002316:	e09b      	b.n	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
				ADD_set = ((ADD_setpoint*_ADD_max)-(setpoint*_RLX_max))/100;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800231e:	4a77      	ldr	r2, [pc, #476]	@ (80024fc <_ZN11Finger_TASK3FSMEv+0x14dc>)
 8002320:	6812      	ldr	r2, [r2, #0]
 8002322:	fb03 f202 	mul.w	r2, r3, r2
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800232c:	4977      	ldr	r1, [pc, #476]	@ (800250c <_ZN11Finger_TASK3FSMEv+0x14ec>)
 800232e:	6809      	ldr	r1, [r1, #0]
 8002330:	fb01 f303 	mul.w	r3, r1, r3
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	4a74      	ldr	r2, [pc, #464]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 8002338:	fb82 1203 	smull	r1, r2, r2, r3
 800233c:	1152      	asrs	r2, r2, #5
 800233e:	17db      	asrs	r3, r3, #31
 8002340:	1ad2      	subs	r2, r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
				ABD_set = ((ABD_setpoint*_ABD_max)-(setpoint*_RLX_max))/100;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800234e:	4a6c      	ldr	r2, [pc, #432]	@ (8002500 <_ZN11Finger_TASK3FSMEv+0x14e0>)
 8002350:	6812      	ldr	r2, [r2, #0]
 8002352:	fb03 f202 	mul.w	r2, r3, r2
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800235c:	496b      	ldr	r1, [pc, #428]	@ (800250c <_ZN11Finger_TASK3FSMEv+0x14ec>)
 800235e:	6809      	ldr	r1, [r1, #0]
 8002360:	fb01 f303 	mul.w	r3, r1, r3
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	4a68      	ldr	r2, [pc, #416]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 8002368:	fb82 1203 	smull	r1, r2, r2, r3
 800236c:	1152      	asrs	r2, r2, #5
 800236e:	17db      	asrs	r3, r3, #31
 8002370:	1ad2      	subs	r2, r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			break;
 8002378:	e06a      	b.n	8002450 <_ZN11Finger_TASK3FSMEv+0x1430>
		case(ABDN):
			// Update ADD/ABD setpoints
			ADD_setpoint = -motion_list[motion_index].setpoint;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	3302      	adds	r3, #2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	4413      	add	r3, r2
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	425b      	negs	r3, r3
 800238c:	4a5b      	ldr	r2, [pc, #364]	@ (80024fc <_ZN11Finger_TASK3FSMEv+0x14dc>)
 800238e:	6013      	str	r3, [r2, #0]
			ABD_setpoint =  motion_list[motion_index].setpoint;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	3302      	adds	r3, #2
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	4413      	add	r3, r2
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	4a57      	ldr	r2, [pc, #348]	@ (8002500 <_ZN11Finger_TASK3FSMEv+0x14e0>)
 80023a2:	6013      	str	r3, [r2, #0]

			if (prev_form == FLX2) // If last form was FLX2 ADD/ABD needs to be a bit different
 80023a4:	4b57      	ldr	r3, [pc, #348]	@ (8002504 <_ZN11Finger_TASK3FSMEv+0x14e4>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	2b06      	cmp	r3, #6
 80023aa:	d120      	bne.n	80023ee <_ZN11Finger_TASK3FSMEv+0x13ce>
			{
				// Update desired motor positions
				ADD_set = (ADD_setpoint*_ADD_max)/100;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023b2:	4a52      	ldr	r2, [pc, #328]	@ (80024fc <_ZN11Finger_TASK3FSMEv+0x14dc>)
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	fb02 f303 	mul.w	r3, r2, r3
 80023ba:	4a53      	ldr	r2, [pc, #332]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 80023bc:	fb82 1203 	smull	r1, r2, r2, r3
 80023c0:	1152      	asrs	r2, r2, #5
 80023c2:	17db      	asrs	r3, r3, #31
 80023c4:	1ad2      	subs	r2, r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
				ABD_set = (ABD_setpoint*_ABD_max)/100;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80023d2:	4a4b      	ldr	r2, [pc, #300]	@ (8002500 <_ZN11Finger_TASK3FSMEv+0x14e0>)
 80023d4:	6812      	ldr	r2, [r2, #0]
 80023d6:	fb02 f303 	mul.w	r3, r2, r3
 80023da:	4a4b      	ldr	r2, [pc, #300]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 80023dc:	fb82 1203 	smull	r1, r2, r2, r3
 80023e0:	1152      	asrs	r2, r2, #5
 80023e2:	17db      	asrs	r3, r3, #31
 80023e4:	1ad2      	subs	r2, r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			{
				// Update desired motor positions
				ADD_set = ((ADD_setpoint*_ADD_max)-(setpoint*_RLX_max))/100;
				ABD_set = ((ABD_setpoint*_ABD_max)-(setpoint*_RLX_max))/100;
			}
			break;
 80023ec:	e02f      	b.n	800244e <_ZN11Finger_TASK3FSMEv+0x142e>
				ADD_set = ((ADD_setpoint*_ADD_max)-(setpoint*_RLX_max))/100;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023f4:	4a41      	ldr	r2, [pc, #260]	@ (80024fc <_ZN11Finger_TASK3FSMEv+0x14dc>)
 80023f6:	6812      	ldr	r2, [r2, #0]
 80023f8:	fb03 f202 	mul.w	r2, r3, r2
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002402:	4942      	ldr	r1, [pc, #264]	@ (800250c <_ZN11Finger_TASK3FSMEv+0x14ec>)
 8002404:	6809      	ldr	r1, [r1, #0]
 8002406:	fb01 f303 	mul.w	r3, r1, r3
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	4a3e      	ldr	r2, [pc, #248]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 800240e:	fb82 1203 	smull	r1, r2, r2, r3
 8002412:	1152      	asrs	r2, r2, #5
 8002414:	17db      	asrs	r3, r3, #31
 8002416:	1ad2      	subs	r2, r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
				ABD_set = ((ABD_setpoint*_ABD_max)-(setpoint*_RLX_max))/100;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002424:	4a36      	ldr	r2, [pc, #216]	@ (8002500 <_ZN11Finger_TASK3FSMEv+0x14e0>)
 8002426:	6812      	ldr	r2, [r2, #0]
 8002428:	fb03 f202 	mul.w	r2, r3, r2
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002432:	4936      	ldr	r1, [pc, #216]	@ (800250c <_ZN11Finger_TASK3FSMEv+0x14ec>)
 8002434:	6809      	ldr	r1, [r1, #0]
 8002436:	fb01 f303 	mul.w	r3, r1, r3
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	4a32      	ldr	r2, [pc, #200]	@ (8002508 <_ZN11Finger_TASK3FSMEv+0x14e8>)
 800243e:	fb82 1203 	smull	r1, r2, r2, r3
 8002442:	1152      	asrs	r2, r2, #5
 8002444:	17db      	asrs	r3, r3, #31
 8002446:	1ad2      	subs	r2, r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			break;
 800244e:	bf00      	nop
		#ifdef THUMB_FINGER
					(*XTN).position = XTN_set;
		#endif

		// Run motor PID
		(*XTN).set_effort(_XTN_pos.PID(XTN_set,(*XTN).position));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681c      	ldr	r4, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f103 00ec 	add.w	r0, r3, #236	@ 0xec
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	461a      	mov	r2, r3
 8002468:	f7fe fc5c 	bl	8000d24 <_ZN10Controller3PIDEll>
 800246c:	4603      	mov	r3, r0
 800246e:	4619      	mov	r1, r3
 8002470:	4620      	mov	r0, r4
 8002472:	f001 fe51 	bl	8004118 <_ZN5Motor10set_effortEl>
		(*FLX).set_effort(_FLX_pos.PID(FLX_set,(*FLX).position));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685c      	ldr	r4, [r3, #4]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f503 7084 	add.w	r0, r3, #264	@ 0x108
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	461a      	mov	r2, r3
 800248e:	f7fe fc49 	bl	8000d24 <_ZN10Controller3PIDEll>
 8002492:	4603      	mov	r3, r0
 8002494:	4619      	mov	r1, r3
 8002496:	4620      	mov	r0, r4
 8002498:	f001 fe3e 	bl	8004118 <_ZN5Motor10set_effortEl>
		(*ADD).set_effort(_ADD_pos.PID(ADD_set,(*ADD).position));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689c      	ldr	r4, [r3, #8]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	461a      	mov	r2, r3
 80024b4:	f7fe fc36 	bl	8000d24 <_ZN10Controller3PIDEll>
 80024b8:	4603      	mov	r3, r0
 80024ba:	4619      	mov	r1, r3
 80024bc:	4620      	mov	r0, r4
 80024be:	f001 fe2b 	bl	8004118 <_ZN5Motor10set_effortEl>
		(*ABD).set_effort(_ABD_pos.PID(ABD_set,(*ABD).position));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	68dc      	ldr	r4, [r3, #12]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f503 70a0 	add.w	r0, r3, #320	@ 0x140
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f8d3 10cc 	ldr.w	r1, [r3, #204]	@ 0xcc
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	461a      	mov	r2, r3
 80024da:	f7fe fc23 	bl	8000d24 <_ZN10Controller3PIDEll>
 80024de:	4603      	mov	r3, r0
 80024e0:	4619      	mov	r1, r3
 80024e2:	4620      	mov	r0, r4
 80024e4:	f001 fe18 	bl	8004118 <_ZN5Motor10set_effortEl>
		break;
 80024e8:	e004      	b.n	80024f4 <_ZN11Finger_TASK3FSMEv+0x14d4>
		break;
 80024ea:	bf00      	nop
 80024ec:	e002      	b.n	80024f4 <_ZN11Finger_TASK3FSMEv+0x14d4>
		break;
 80024ee:	bf00      	nop
 80024f0:	e000      	b.n	80024f4 <_ZN11Finger_TASK3FSMEv+0x14d4>
		break;
 80024f2:	bf00      	nop
	}
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024fc:	20000098 	.word	0x20000098
 8002500:	2000009c 	.word	0x2000009c
 8002504:	20000000 	.word	0x20000000
 8002508:	51eb851f 	.word	0x51eb851f
 800250c:	20000094 	.word	0x20000094

08002510 <_ZNSt11char_traitsIcE7compareEPKcS2_j>:
	return (static_cast<unsigned char>(__c1)
		< static_cast<unsigned char>(__c2));
      }

      static _GLIBCXX17_CONSTEXPR int
      compare(const char_type* __s1, const char_type* __s2, size_t __n)
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
      {
	if (__n == 0)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x16>
	  return 0;
 8002522:	2300      	movs	r3, #0
 8002524:	e006      	b.n	8002534 <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x24>
	      else if (lt(__s2[__i], __s1[__i]))
		return 1;
	    return 0;
	  }
#endif
	return __builtin_memcmp(__s1, __s2, __n);
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	68b9      	ldr	r1, [r7, #8]
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f009 fd16 	bl	800bf5c <memcmp>
 8002530:	4603      	mov	r3, r0
 8002532:	bf00      	nop
      }
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <_ZNSt11char_traitsIcE6lengthEPKc>:

      static _GLIBCXX17_CONSTEXPR size_t
      length(const char_type* __s)
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
      {
#if __cplusplus >= 201703L
	if (std::__is_constant_evaluated())
	  return __gnu_cxx::char_traits<char_type>::length(__s);
#endif
	return __builtin_strlen(__s);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f7fd febb 	bl	80002c0 <strlen>
 800254a:	4603      	mov	r3, r0
      }
 800254c:	4618      	mov	r0, r3
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002554:	b598      	push	{r3, r4, r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002558:	f002 fc8b 	bl	8004e72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800255c:	f000 f86a 	bl	8002634 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002560:	f000 ff3a 	bl	80033d8 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 8002564:	f000 f8b0 	bl	80026c8 <_ZL12MX_ADC1_Initv>
  MX_DAC1_Init();
 8002568:	f000 f98a 	bl	8002880 <_ZL12MX_DAC1_Initv>
  MX_DAC2_Init();
 800256c:	f000 f9dc 	bl	8002928 <_ZL12MX_DAC2_Initv>
  MX_DAC3_Init();
 8002570:	f000 fa1e 	bl	80029b0 <_ZL12MX_DAC3_Initv>
  MX_DAC4_Init();
 8002574:	f000 fa60 	bl	8002a38 <_ZL12MX_DAC4_Initv>
  MX_OPAMP1_Init();
 8002578:	f000 faf0 	bl	8002b5c <_ZL14MX_OPAMP1_Initv>
  MX_OPAMP4_Init();
 800257c:	f000 fb18 	bl	8002bb0 <_ZL14MX_OPAMP4_Initv>
  MX_TIM1_Init();
 8002580:	f000 fb40 	bl	8002c04 <_ZL12MX_TIM1_Initv>
  MX_TIM2_Init();
 8002584:	f000 fc18 	bl	8002db8 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 8002588:	f000 fc74 	bl	8002e74 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 800258c:	f000 fcd2 	bl	8002f34 <_ZL12MX_TIM4_Initv>
  MX_TIM5_Init();
 8002590:	f000 fd30 	bl	8002ff4 <_ZL12MX_TIM5_Initv>
  MX_TIM8_Init();
 8002594:	f000 fdce 	bl	8003134 <_ZL12MX_TIM8_Initv>
  MX_USART1_UART_Init();
 8002598:	f000 febe 	bl	8003318 <_ZL19MX_USART1_UART_Initv>
  MX_TIM17_Init();
 800259c:	f000 fe2e 	bl	80031fc <_ZL13MX_TIM17_Initv>
  MX_I2C3_Init();
 80025a0:	f000 fa8e 	bl	8002ac0 <_ZL12MX_I2C3_Initv>
  MX_TIM6_Init();
 80025a4:	f000 fd86 	bl	80030b4 <_ZL12MX_TIM6_Initv>
  /* USER CODE BEGIN 2 */

  // Start UART
#ifdef INDEX_FINGER
  msg = sprintf(reply,"\n\rWelcome! Please enter your sequence of motion commands: (INDEX)\n\r");
 80025a8:	4918      	ldr	r1, [pc, #96]	@ (800260c <main+0xb8>)
 80025aa:	4819      	ldr	r0, [pc, #100]	@ (8002610 <main+0xbc>)
 80025ac:	f009 fc86 	bl	800bebc <siprintf>
 80025b0:	4603      	mov	r3, r0
 80025b2:	4a18      	ldr	r2, [pc, #96]	@ (8002614 <main+0xc0>)
 80025b4:	6013      	str	r3, [r2, #0]
#endif

#ifdef THUMB_FINGER
  msg = sprintf(reply,"\n\rWelcome! Please enter your sequence of motion commands: (THUMB)\n\r");
#endif
  HAL_UART_Transmit(&huart1,(unsigned char*)reply,msg,1000);
 80025b6:	4b17      	ldr	r3, [pc, #92]	@ (8002614 <main+0xc0>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c0:	4913      	ldr	r1, [pc, #76]	@ (8002610 <main+0xbc>)
 80025c2:	4815      	ldr	r0, [pc, #84]	@ (8002618 <main+0xc4>)
 80025c4:	f007 f916 	bl	80097f4 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1,&buf,sizeof(buf));
 80025c8:	2201      	movs	r2, #1
 80025ca:	4914      	ldr	r1, [pc, #80]	@ (800261c <main+0xc8>)
 80025cc:	4812      	ldr	r0, [pc, #72]	@ (8002618 <main+0xc4>)
 80025ce:	f007 f99f 	bl	8009910 <HAL_UART_Receive_IT>

  // Transmit the list of commands
  HAL_UART_Transmit(&huart1,(unsigned char*)command_list.c_str(),command_list.size(),1000);
 80025d2:	4813      	ldr	r0, [pc, #76]	@ (8002620 <main+0xcc>)
 80025d4:	f009 fb16 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80025d8:	4604      	mov	r4, r0
 80025da:	4811      	ldr	r0, [pc, #68]	@ (8002620 <main+0xcc>)
 80025dc:	f009 fa9f 	bl	800bb1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 80025e0:	4603      	mov	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025e8:	4621      	mov	r1, r4
 80025ea:	480b      	ldr	r0, [pc, #44]	@ (8002618 <main+0xc4>)
 80025ec:	f007 f902 	bl	80097f4 <HAL_UART_Transmit>

  // Start OPAMPs for DAC 3 and 4
  HAL_OPAMP_Start(&hopamp1); // OPAMP 1 for DAC3 CH1
 80025f0:	480c      	ldr	r0, [pc, #48]	@ (8002624 <main+0xd0>)
 80025f2:	f004 fea5 	bl	8007340 <HAL_OPAMP_Start>
  HAL_OPAMP_Start(&hopamp4); // OPAMP 4 for DAC4 CH1
 80025f6:	480c      	ldr	r0, [pc, #48]	@ (8002628 <main+0xd4>)
 80025f8:	f004 fea2 	bl	8007340 <HAL_OPAMP_Start>

  HAL_TIM_Base_Start(&htim6); // Start Timer 6 for Microseconds Clock
 80025fc:	480b      	ldr	r0, [pc, #44]	@ (800262c <main+0xd8>)
 80025fe:	f005 ff59 	bl	80084b4 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  FINGER.FSM(); // Run finger task FSM
 8002602:	480b      	ldr	r0, [pc, #44]	@ (8002630 <main+0xdc>)
 8002604:	f7fe fd0c 	bl	8001020 <_ZN11Finger_TASK3FSMEv>
 8002608:	e7fb      	b.n	8002602 <main+0xae>
 800260a:	bf00      	nop
 800260c:	0800d0b8 	.word	0x0800d0b8
 8002610:	20000810 	.word	0x20000810
 8002614:	200007ec 	.word	0x200007ec
 8002618:	20000490 	.word	0x20000490
 800261c:	20000874 	.word	0x20000874
 8002620:	2000087c 	.word	0x2000087c
 8002624:	200001b8 	.word	0x200001b8
 8002628:	200001f4 	.word	0x200001f4
 800262c:	200003ac 	.word	0x200003ac
 8002630:	2000068c 	.word	0x2000068c

08002634 <_Z18SystemClock_Configv>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b094      	sub	sp, #80	@ 0x50
 8002638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800263a:	f107 0318 	add.w	r3, r7, #24
 800263e:	2238      	movs	r2, #56	@ 0x38
 8002640:	2100      	movs	r1, #0
 8002642:	4618      	mov	r0, r3
 8002644:	f009 fcb4 	bl	800bfb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002648:	1d3b      	adds	r3, r7, #4
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	605a      	str	r2, [r3, #4]
 8002650:	609a      	str	r2, [r3, #8]
 8002652:	60da      	str	r2, [r3, #12]
 8002654:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002656:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800265a:	f004 fea3 	bl	80073a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800265e:	2302      	movs	r3, #2
 8002660:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002662:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002666:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002668:	2340      	movs	r3, #64	@ 0x40
 800266a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800266c:	2300      	movs	r3, #0
 800266e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002670:	f107 0318 	add.w	r3, r7, #24
 8002674:	4618      	mov	r0, r3
 8002676:	f004 ff49 	bl	800750c <HAL_RCC_OscConfig>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	bf14      	ite	ne
 8002680:	2301      	movne	r3, #1
 8002682:	2300      	moveq	r3, #0
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <_Z18SystemClock_Configv+0x5a>
  {
    Error_Handler();
 800268a:	f001 fb6d 	bl	8003d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800268e:	230f      	movs	r3, #15
 8002690:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002692:	2301      	movs	r3, #1
 8002694:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026a2:	1d3b      	adds	r3, r7, #4
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f005 fa42 	bl	8007b30 <HAL_RCC_ClockConfig>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	bf14      	ite	ne
 80026b2:	2301      	movne	r3, #1
 80026b4:	2300      	moveq	r3, #0
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <_Z18SystemClock_Configv+0x8c>
  {
    Error_Handler();
 80026bc:	f001 fb54 	bl	8003d68 <Error_Handler>
  }
}
 80026c0:	bf00      	nop
 80026c2:	3750      	adds	r7, #80	@ 0x50
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08c      	sub	sp, #48	@ 0x30
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80026ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80026da:	1d3b      	adds	r3, r7, #4
 80026dc:	2220      	movs	r2, #32
 80026de:	2100      	movs	r1, #0
 80026e0:	4618      	mov	r0, r3
 80026e2:	f009 fc65 	bl	800bfb0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80026e6:	4b60      	ldr	r3, [pc, #384]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 80026e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80026ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80026ee:	4b5e      	ldr	r3, [pc, #376]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 80026f0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80026f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026fc:	4b5a      	ldr	r3, [pc, #360]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 80026fe:	2200      	movs	r2, #0
 8002700:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002702:	4b59      	ldr	r3, [pc, #356]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002704:	2200      	movs	r2, #0
 8002706:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002708:	4b57      	ldr	r3, [pc, #348]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 800270a:	2201      	movs	r2, #1
 800270c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800270e:	4b56      	ldr	r3, [pc, #344]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002710:	2204      	movs	r2, #4
 8002712:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002714:	4b54      	ldr	r3, [pc, #336]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002716:	2200      	movs	r2, #0
 8002718:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800271a:	4b53      	ldr	r3, [pc, #332]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 800271c:	2200      	movs	r2, #0
 800271e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 5;
 8002720:	4b51      	ldr	r3, [pc, #324]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002722:	2205      	movs	r2, #5
 8002724:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002726:	4b50      	ldr	r3, [pc, #320]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800272e:	4b4e      	ldr	r3, [pc, #312]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002730:	2200      	movs	r2, #0
 8002732:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002734:	4b4c      	ldr	r3, [pc, #304]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002736:	2200      	movs	r2, #0
 8002738:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800273a:	4b4b      	ldr	r3, [pc, #300]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002742:	4b49      	ldr	r3, [pc, #292]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002744:	2200      	movs	r2, #0
 8002746:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002748:	4b47      	ldr	r3, [pc, #284]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002750:	4845      	ldr	r0, [pc, #276]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002752:	f002 fdfb 	bl	800534c <HAL_ADC_Init>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 8002766:	f001 faff 	bl	8003d68 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800276a:	2300      	movs	r3, #0
 800276c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800276e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002772:	4619      	mov	r1, r3
 8002774:	483c      	ldr	r0, [pc, #240]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002776:	f003 fcf9 	bl	800616c <HAL_ADCEx_MultiModeConfigChannel>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	bf14      	ite	ne
 8002780:	2301      	movne	r3, #1
 8002782:	2300      	moveq	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 800278a:	f001 faed 	bl	8003d68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800278e:	4b37      	ldr	r3, [pc, #220]	@ (800286c <_ZL12MX_ADC1_Initv+0x1a4>)
 8002790:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002792:	2306      	movs	r3, #6
 8002794:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002796:	2307      	movs	r3, #7
 8002798:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800279a:	237f      	movs	r3, #127	@ 0x7f
 800279c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800279e:	2304      	movs	r3, #4
 80027a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027a6:	1d3b      	adds	r3, r7, #4
 80027a8:	4619      	mov	r1, r3
 80027aa:	482f      	ldr	r0, [pc, #188]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 80027ac:	f002 ff8a 	bl	80056c4 <HAL_ADC_ConfigChannel>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	bf14      	ite	ne
 80027b6:	2301      	movne	r3, #1
 80027b8:	2300      	moveq	r3, #0
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <_ZL12MX_ADC1_Initv+0xfc>
  {
    Error_Handler();
 80027c0:	f001 fad2 	bl	8003d68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80027c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002870 <_ZL12MX_ADC1_Initv+0x1a8>)
 80027c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80027c8:	230c      	movs	r3, #12
 80027ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027cc:	1d3b      	adds	r3, r7, #4
 80027ce:	4619      	mov	r1, r3
 80027d0:	4825      	ldr	r0, [pc, #148]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 80027d2:	f002 ff77 	bl	80056c4 <HAL_ADC_ConfigChannel>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	bf14      	ite	ne
 80027dc:	2301      	movne	r3, #1
 80027de:	2300      	moveq	r3, #0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <_ZL12MX_ADC1_Initv+0x122>
  {
    Error_Handler();
 80027e6:	f001 fabf 	bl	8003d68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80027ea:	4b22      	ldr	r3, [pc, #136]	@ (8002874 <_ZL12MX_ADC1_Initv+0x1ac>)
 80027ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80027ee:	2312      	movs	r3, #18
 80027f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027f2:	1d3b      	adds	r3, r7, #4
 80027f4:	4619      	mov	r1, r3
 80027f6:	481c      	ldr	r0, [pc, #112]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 80027f8:	f002 ff64 	bl	80056c4 <HAL_ADC_ConfigChannel>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	bf14      	ite	ne
 8002802:	2301      	movne	r3, #1
 8002804:	2300      	moveq	r3, #0
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <_ZL12MX_ADC1_Initv+0x148>
  {
    Error_Handler();
 800280c:	f001 faac 	bl	8003d68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002810:	4b19      	ldr	r3, [pc, #100]	@ (8002878 <_ZL12MX_ADC1_Initv+0x1b0>)
 8002812:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002814:	2318      	movs	r3, #24
 8002816:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002818:	1d3b      	adds	r3, r7, #4
 800281a:	4619      	mov	r1, r3
 800281c:	4812      	ldr	r0, [pc, #72]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 800281e:	f002 ff51 	bl	80056c4 <HAL_ADC_ConfigChannel>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	bf14      	ite	ne
 8002828:	2301      	movne	r3, #1
 800282a:	2300      	moveq	r3, #0
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <_ZL12MX_ADC1_Initv+0x16e>
  {
    Error_Handler();
 8002832:	f001 fa99 	bl	8003d68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002836:	4b11      	ldr	r3, [pc, #68]	@ (800287c <_ZL12MX_ADC1_Initv+0x1b4>)
 8002838:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800283a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800283e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002840:	1d3b      	adds	r3, r7, #4
 8002842:	4619      	mov	r1, r3
 8002844:	4808      	ldr	r0, [pc, #32]	@ (8002868 <_ZL12MX_ADC1_Initv+0x1a0>)
 8002846:	f002 ff3d 	bl	80056c4 <HAL_ADC_ConfigChannel>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	bf14      	ite	ne
 8002850:	2301      	movne	r3, #1
 8002852:	2300      	moveq	r3, #0
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <_ZL12MX_ADC1_Initv+0x196>
  {
    Error_Handler();
 800285a:	f001 fa85 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	3730      	adds	r7, #48	@ 0x30
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	200000a8 	.word	0x200000a8
 800286c:	10c00010 	.word	0x10c00010
 8002870:	14f00020 	.word	0x14f00020
 8002874:	19200040 	.word	0x19200040
 8002878:	1d500080 	.word	0x1d500080
 800287c:	21800100 	.word	0x21800100

08002880 <_ZL12MX_DAC1_Initv>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08c      	sub	sp, #48	@ 0x30
 8002884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002886:	463b      	mov	r3, r7
 8002888:	2230      	movs	r2, #48	@ 0x30
 800288a:	2100      	movs	r1, #0
 800288c:	4618      	mov	r0, r3
 800288e:	f009 fb8f 	bl	800bfb0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002892:	4b23      	ldr	r3, [pc, #140]	@ (8002920 <_ZL12MX_DAC1_Initv+0xa0>)
 8002894:	4a23      	ldr	r2, [pc, #140]	@ (8002924 <_ZL12MX_DAC1_Initv+0xa4>)
 8002896:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002898:	4821      	ldr	r0, [pc, #132]	@ (8002920 <_ZL12MX_DAC1_Initv+0xa0>)
 800289a:	f003 fe7e 	bl	800659a <HAL_DAC_Init>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	bf14      	ite	ne
 80028a4:	2301      	movne	r3, #1
 80028a6:	2300      	moveq	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <_ZL12MX_DAC1_Initv+0x32>
  {
    Error_Handler();
 80028ae:	f001 fa5b 	bl	8003d68 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80028b2:	2302      	movs	r3, #2
 80028b4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80028b6:	2300      	movs	r3, #0
 80028b8:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80028ba:	2300      	movs	r3, #0
 80028bc:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80028be:	2300      	movs	r3, #0
 80028c0:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80028c2:	2300      	movs	r3, #0
 80028c4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80028c6:	2300      	movs	r3, #0
 80028c8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80028ca:	2300      	movs	r3, #0
 80028cc:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80028ce:	2301      	movs	r3, #1
 80028d0:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80028d6:	463b      	mov	r3, r7
 80028d8:	2200      	movs	r2, #0
 80028da:	4619      	mov	r1, r3
 80028dc:	4810      	ldr	r0, [pc, #64]	@ (8002920 <_ZL12MX_DAC1_Initv+0xa0>)
 80028de:	f003 ff19 	bl	8006714 <HAL_DAC_ConfigChannel>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	bf14      	ite	ne
 80028e8:	2301      	movne	r3, #1
 80028ea:	2300      	moveq	r3, #0
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <_ZL12MX_DAC1_Initv+0x76>
  {
    Error_Handler();
 80028f2:	f001 fa39 	bl	8003d68 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80028f6:	463b      	mov	r3, r7
 80028f8:	2210      	movs	r2, #16
 80028fa:	4619      	mov	r1, r3
 80028fc:	4808      	ldr	r0, [pc, #32]	@ (8002920 <_ZL12MX_DAC1_Initv+0xa0>)
 80028fe:	f003 ff09 	bl	8006714 <HAL_DAC_ConfigChannel>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	bf14      	ite	ne
 8002908:	2301      	movne	r3, #1
 800290a:	2300      	moveq	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <_ZL12MX_DAC1_Initv+0x96>
  {
    Error_Handler();
 8002912:	f001 fa29 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002916:	bf00      	nop
 8002918:	3730      	adds	r7, #48	@ 0x30
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000114 	.word	0x20000114
 8002924:	50000800 	.word	0x50000800

08002928 <_ZL12MX_DAC2_Initv>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08c      	sub	sp, #48	@ 0x30
 800292c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800292e:	463b      	mov	r3, r7
 8002930:	2230      	movs	r2, #48	@ 0x30
 8002932:	2100      	movs	r1, #0
 8002934:	4618      	mov	r0, r3
 8002936:	f009 fb3b 	bl	800bfb0 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 800293a:	4b1b      	ldr	r3, [pc, #108]	@ (80029a8 <_ZL12MX_DAC2_Initv+0x80>)
 800293c:	4a1b      	ldr	r2, [pc, #108]	@ (80029ac <_ZL12MX_DAC2_Initv+0x84>)
 800293e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8002940:	4819      	ldr	r0, [pc, #100]	@ (80029a8 <_ZL12MX_DAC2_Initv+0x80>)
 8002942:	f003 fe2a 	bl	800659a <HAL_DAC_Init>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	bf14      	ite	ne
 800294c:	2301      	movne	r3, #1
 800294e:	2300      	moveq	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <_ZL12MX_DAC2_Initv+0x32>
  {
    Error_Handler();
 8002956:	f001 fa07 	bl	8003d68 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800295a:	2302      	movs	r3, #2
 800295c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800295e:	2300      	movs	r3, #0
 8002960:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002962:	2300      	movs	r3, #0
 8002964:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002976:	2301      	movs	r3, #1
 8002978:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800297e:	463b      	mov	r3, r7
 8002980:	2200      	movs	r2, #0
 8002982:	4619      	mov	r1, r3
 8002984:	4808      	ldr	r0, [pc, #32]	@ (80029a8 <_ZL12MX_DAC2_Initv+0x80>)
 8002986:	f003 fec5 	bl	8006714 <HAL_DAC_ConfigChannel>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	bf14      	ite	ne
 8002990:	2301      	movne	r3, #1
 8002992:	2300      	moveq	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <_ZL12MX_DAC2_Initv+0x76>
  {
    Error_Handler();
 800299a:	f001 f9e5 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 800299e:	bf00      	nop
 80029a0:	3730      	adds	r7, #48	@ 0x30
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	20000128 	.word	0x20000128
 80029ac:	50000c00 	.word	0x50000c00

080029b0 <_ZL12MX_DAC3_Initv>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08c      	sub	sp, #48	@ 0x30
 80029b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80029b6:	463b      	mov	r3, r7
 80029b8:	2230      	movs	r2, #48	@ 0x30
 80029ba:	2100      	movs	r1, #0
 80029bc:	4618      	mov	r0, r3
 80029be:	f009 faf7 	bl	800bfb0 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 80029c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002a30 <_ZL12MX_DAC3_Initv+0x80>)
 80029c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002a34 <_ZL12MX_DAC3_Initv+0x84>)
 80029c6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80029c8:	4819      	ldr	r0, [pc, #100]	@ (8002a30 <_ZL12MX_DAC3_Initv+0x80>)
 80029ca:	f003 fde6 	bl	800659a <HAL_DAC_Init>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	bf14      	ite	ne
 80029d4:	2301      	movne	r3, #1
 80029d6:	2300      	moveq	r3, #0
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <_ZL12MX_DAC3_Initv+0x32>
  {
    Error_Handler();
 80029de:	f001 f9c3 	bl	8003d68 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80029e2:	2302      	movs	r3, #2
 80029e4:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80029e6:	2300      	movs	r3, #0
 80029e8:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80029ea:	2300      	movs	r3, #0
 80029ec:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80029ee:	2300      	movs	r3, #0
 80029f0:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80029fa:	2302      	movs	r3, #2
 80029fc:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80029fe:	2302      	movs	r3, #2
 8002a00:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002a02:	2300      	movs	r3, #0
 8002a04:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002a06:	463b      	mov	r3, r7
 8002a08:	2200      	movs	r2, #0
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4808      	ldr	r0, [pc, #32]	@ (8002a30 <_ZL12MX_DAC3_Initv+0x80>)
 8002a0e:	f003 fe81 	bl	8006714 <HAL_DAC_ConfigChannel>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	bf14      	ite	ne
 8002a18:	2301      	movne	r3, #1
 8002a1a:	2300      	moveq	r3, #0
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <_ZL12MX_DAC3_Initv+0x76>
  {
    Error_Handler();
 8002a22:	f001 f9a1 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8002a26:	bf00      	nop
 8002a28:	3730      	adds	r7, #48	@ 0x30
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	2000013c 	.word	0x2000013c
 8002a34:	50001000 	.word	0x50001000

08002a38 <_ZL12MX_DAC4_Initv>:
  * @brief DAC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC4_Init(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08c      	sub	sp, #48	@ 0x30
 8002a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC4_Init 0 */

  /* USER CODE END DAC4_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002a3e:	463b      	mov	r3, r7
 8002a40:	2230      	movs	r2, #48	@ 0x30
 8002a42:	2100      	movs	r1, #0
 8002a44:	4618      	mov	r0, r3
 8002a46:	f009 fab3 	bl	800bfb0 <memset>

  /* USER CODE END DAC4_Init 1 */

  /** DAC Initialization
  */
  hdac4.Instance = DAC4;
 8002a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab8 <_ZL12MX_DAC4_Initv+0x80>)
 8002a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8002abc <_ZL12MX_DAC4_Initv+0x84>)
 8002a4e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac4) != HAL_OK)
 8002a50:	4819      	ldr	r0, [pc, #100]	@ (8002ab8 <_ZL12MX_DAC4_Initv+0x80>)
 8002a52:	f003 fda2 	bl	800659a <HAL_DAC_Init>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	bf14      	ite	ne
 8002a5c:	2301      	movne	r3, #1
 8002a5e:	2300      	moveq	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <_ZL12MX_DAC4_Initv+0x32>
  {
    Error_Handler();
 8002a66:	f001 f97f 	bl	8003d68 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002a72:	2300      	movs	r3, #0
 8002a74:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8002a82:	2302      	movs	r3, #2
 8002a84:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8002a86:	2302      	movs	r3, #2
 8002a88:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac4, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002a8e:	463b      	mov	r3, r7
 8002a90:	2200      	movs	r2, #0
 8002a92:	4619      	mov	r1, r3
 8002a94:	4808      	ldr	r0, [pc, #32]	@ (8002ab8 <_ZL12MX_DAC4_Initv+0x80>)
 8002a96:	f003 fe3d 	bl	8006714 <HAL_DAC_ConfigChannel>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	bf14      	ite	ne
 8002aa0:	2301      	movne	r3, #1
 8002aa2:	2300      	moveq	r3, #0
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <_ZL12MX_DAC4_Initv+0x76>
  {
    Error_Handler();
 8002aaa:	f001 f95d 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN DAC4_Init 2 */

  /* USER CODE END DAC4_Init 2 */

}
 8002aae:	bf00      	nop
 8002ab0:	3730      	adds	r7, #48	@ 0x30
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000150 	.word	0x20000150
 8002abc:	50001400 	.word	0x50001400

08002ac0 <_ZL12MX_I2C3_Initv>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002ac4:	4b22      	ldr	r3, [pc, #136]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002ac6:	4a23      	ldr	r2, [pc, #140]	@ (8002b54 <_ZL12MX_I2C3_Initv+0x94>)
 8002ac8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00300617;
 8002aca:	4b21      	ldr	r3, [pc, #132]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002acc:	4a22      	ldr	r2, [pc, #136]	@ (8002b58 <_ZL12MX_I2C3_Initv+0x98>)
 8002ace:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 2;
 8002ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002ad8:	2201      	movs	r2, #1
 8002ada:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002adc:	4b1c      	ldr	r3, [pc, #112]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ae8:	4b19      	ldr	r3, [pc, #100]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002aee:	4b18      	ldr	r3, [pc, #96]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002af4:	4b16      	ldr	r3, [pc, #88]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002afa:	4815      	ldr	r0, [pc, #84]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002afc:	f004 fa1e 	bl	8006f3c <HAL_I2C_Init>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	bf14      	ite	ne
 8002b06:	2301      	movne	r3, #1
 8002b08:	2300      	moveq	r3, #0
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <_ZL12MX_I2C3_Initv+0x54>
  {
    Error_Handler();
 8002b10:	f001 f92a 	bl	8003d68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b14:	2100      	movs	r1, #0
 8002b16:	480e      	ldr	r0, [pc, #56]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002b18:	f004 faab 	bl	8007072 <HAL_I2CEx_ConfigAnalogFilter>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	bf14      	ite	ne
 8002b22:	2301      	movne	r3, #1
 8002b24:	2300      	moveq	r3, #0
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <_ZL12MX_I2C3_Initv+0x70>
  {
    Error_Handler();
 8002b2c:	f001 f91c 	bl	8003d68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002b30:	2100      	movs	r1, #0
 8002b32:	4807      	ldr	r0, [pc, #28]	@ (8002b50 <_ZL12MX_I2C3_Initv+0x90>)
 8002b34:	f004 fae8 	bl	8007108 <HAL_I2CEx_ConfigDigitalFilter>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	bf14      	ite	ne
 8002b3e:	2301      	movne	r3, #1
 8002b40:	2300      	moveq	r3, #0
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <_ZL12MX_I2C3_Initv+0x8c>
  {
    Error_Handler();
 8002b48:	f001 f90e 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002b4c:	bf00      	nop
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	20000164 	.word	0x20000164
 8002b54:	40007800 	.word	0x40007800
 8002b58:	00300617 	.word	0x00300617

08002b5c <_ZL14MX_OPAMP1_Initv>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8002b60:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b62:	4a12      	ldr	r2, [pc, #72]	@ (8002bac <_ZL14MX_OPAMP1_Initv+0x50>)
 8002b64:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002b66:	4b10      	ldr	r3, [pc, #64]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8002b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b6e:	2260      	movs	r2, #96	@ 0x60
 8002b70:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC;
 8002b72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b74:	220c      	movs	r2, #12
 8002b76:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8002b78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	619a      	str	r2, [r3, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002b84:	4b08      	ldr	r3, [pc, #32]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8002b8a:	4807      	ldr	r0, [pc, #28]	@ (8002ba8 <_ZL14MX_OPAMP1_Initv+0x4c>)
 8002b8c:	f004 fb08 	bl	80071a0 <HAL_OPAMP_Init>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	bf14      	ite	ne
 8002b96:	2301      	movne	r3, #1
 8002b98:	2300      	moveq	r3, #0
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <_ZL14MX_OPAMP1_Initv+0x48>
  {
    Error_Handler();
 8002ba0:	f001 f8e2 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	200001b8 	.word	0x200001b8
 8002bac:	40010300 	.word	0x40010300

08002bb0 <_ZL14MX_OPAMP4_Initv>:
  * @brief OPAMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP4_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP4_Init 0 */

  /* USER CODE BEGIN OPAMP4_Init 1 */

  /* USER CODE END OPAMP4_Init 1 */
  hopamp4.Instance = OPAMP4;
 8002bb4:	4b11      	ldr	r3, [pc, #68]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002bb6:	4a12      	ldr	r2, [pc, #72]	@ (8002c00 <_ZL14MX_OPAMP4_Initv+0x50>)
 8002bb8:	601a      	str	r2, [r3, #0]
  hopamp4.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8002bba:	4b10      	ldr	r3, [pc, #64]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	605a      	str	r2, [r3, #4]
  hopamp4.Init.Mode = OPAMP_FOLLOWER_MODE;
 8002bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002bc2:	2260      	movs	r2, #96	@ 0x60
 8002bc4:	609a      	str	r2, [r3, #8]
  hopamp4.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC;
 8002bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002bc8:	220c      	movs	r2, #12
 8002bca:	611a      	str	r2, [r3, #16]
  hopamp4.Init.InternalOutput = DISABLE;
 8002bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	751a      	strb	r2, [r3, #20]
  hopamp4.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	619a      	str	r2, [r3, #24]
  hopamp4.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002bd8:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp4) != HAL_OK)
 8002bde:	4807      	ldr	r0, [pc, #28]	@ (8002bfc <_ZL14MX_OPAMP4_Initv+0x4c>)
 8002be0:	f004 fade 	bl	80071a0 <HAL_OPAMP_Init>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	bf14      	ite	ne
 8002bea:	2301      	movne	r3, #1
 8002bec:	2300      	moveq	r3, #0
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <_ZL14MX_OPAMP4_Initv+0x48>
  {
    Error_Handler();
 8002bf4:	f001 f8b8 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP4_Init 2 */

  /* USER CODE END OPAMP4_Init 2 */

}
 8002bf8:	bf00      	nop
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	200001f4 	.word	0x200001f4
 8002c00:	4001030c 	.word	0x4001030c

08002c04 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b098      	sub	sp, #96	@ 0x60
 8002c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c0a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c16:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	605a      	str	r2, [r3, #4]
 8002c20:	609a      	str	r2, [r3, #8]
 8002c22:	60da      	str	r2, [r3, #12]
 8002c24:	611a      	str	r2, [r3, #16]
 8002c26:	615a      	str	r2, [r3, #20]
 8002c28:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c2a:	1d3b      	adds	r3, r7, #4
 8002c2c:	2234      	movs	r2, #52	@ 0x34
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f009 f9bd 	bl	800bfb0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c36:	4b5e      	ldr	r3, [pc, #376]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c38:	4a5e      	ldr	r2, [pc, #376]	@ (8002db4 <_ZL12MX_TIM1_Initv+0x1b0>)
 8002c3a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002c3c:	4b5c      	ldr	r3, [pc, #368]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c42:	4b5b      	ldr	r3, [pc, #364]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 799;
 8002c48:	4b59      	ldr	r3, [pc, #356]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c4a:	f240 321f 	movw	r2, #799	@ 0x31f
 8002c4e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c50:	4b57      	ldr	r3, [pc, #348]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c56:	4b56      	ldr	r3, [pc, #344]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c5c:	4b54      	ldr	r3, [pc, #336]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c62:	4853      	ldr	r0, [pc, #332]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c64:	f005 fc96 	bl	8008594 <HAL_TIM_PWM_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	bf14      	ite	ne
 8002c6e:	2301      	movne	r3, #1
 8002c70:	2300      	moveq	r3, #0
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <_ZL12MX_TIM1_Initv+0x78>
  {
    Error_Handler();
 8002c78:	f001 f876 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002c80:	2300      	movs	r3, #0
 8002c82:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c84:	2300      	movs	r3, #0
 8002c86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c88:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4848      	ldr	r0, [pc, #288]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002c90:	f006 fc36 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	bf14      	ite	ne
 8002c9a:	2301      	movne	r3, #1
 8002c9c:	2300      	moveq	r3, #0
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <_ZL12MX_TIM1_Initv+0xa4>
  {
    Error_Handler();
 8002ca4:	f001 f860 	bl	8003d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ca8:	2360      	movs	r3, #96	@ 0x60
 8002caa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002cac:	2300      	movs	r3, #0
 8002cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cc4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002cc8:	2200      	movs	r2, #0
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4838      	ldr	r0, [pc, #224]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002cce:	f005 feff 	bl	8008ad0 <HAL_TIM_PWM_ConfigChannel>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	bf14      	ite	ne
 8002cd8:	2301      	movne	r3, #1
 8002cda:	2300      	moveq	r3, #0
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <_ZL12MX_TIM1_Initv+0xe2>
  {
    Error_Handler();
 8002ce2:	f001 f841 	bl	8003d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ce6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002cea:	2204      	movs	r2, #4
 8002cec:	4619      	mov	r1, r3
 8002cee:	4830      	ldr	r0, [pc, #192]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002cf0:	f005 feee 	bl	8008ad0 <HAL_TIM_PWM_ConfigChannel>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	bf14      	ite	ne
 8002cfa:	2301      	movne	r3, #1
 8002cfc:	2300      	moveq	r3, #0
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <_ZL12MX_TIM1_Initv+0x104>
  {
    Error_Handler();
 8002d04:	f001 f830 	bl	8003d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d08:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002d0c:	2208      	movs	r2, #8
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4827      	ldr	r0, [pc, #156]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002d12:	f005 fedd 	bl	8008ad0 <HAL_TIM_PWM_ConfigChannel>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	bf14      	ite	ne
 8002d1c:	2301      	movne	r3, #1
 8002d1e:	2300      	moveq	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <_ZL12MX_TIM1_Initv+0x126>
  {
    Error_Handler();
 8002d26:	f001 f81f 	bl	8003d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002d2a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002d2e:	220c      	movs	r2, #12
 8002d30:	4619      	mov	r1, r3
 8002d32:	481f      	ldr	r0, [pc, #124]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002d34:	f005 fecc 	bl	8008ad0 <HAL_TIM_PWM_ConfigChannel>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	bf14      	ite	ne
 8002d3e:	2301      	movne	r3, #1
 8002d40:	2300      	moveq	r3, #0
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <_ZL12MX_TIM1_Initv+0x148>
  {
    Error_Handler();
 8002d48:	f001 f80e 	bl	8003d68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002d60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d64:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002d66:	2300      	movs	r3, #0
 8002d68:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002d72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d76:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002d80:	2300      	movs	r3, #0
 8002d82:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002d84:	1d3b      	adds	r3, r7, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	4809      	ldr	r0, [pc, #36]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002d8a:	f006 fc4f 	bl	800962c <HAL_TIMEx_ConfigBreakDeadTime>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	bf14      	ite	ne
 8002d94:	2301      	movne	r3, #1
 8002d96:	2300      	moveq	r3, #0
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <_ZL12MX_TIM1_Initv+0x19e>
  {
    Error_Handler();
 8002d9e:	f000 ffe3 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002da2:	4803      	ldr	r0, [pc, #12]	@ (8002db0 <_ZL12MX_TIM1_Initv+0x1ac>)
 8002da4:	f001 fe9c 	bl	8004ae0 <HAL_TIM_MspPostInit>

}
 8002da8:	bf00      	nop
 8002daa:	3760      	adds	r7, #96	@ 0x60
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20000230 	.word	0x20000230
 8002db4:	40012c00 	.word	0x40012c00

08002db8 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08c      	sub	sp, #48	@ 0x30
 8002dbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002dbe:	f107 030c 	add.w	r3, r7, #12
 8002dc2:	2224      	movs	r2, #36	@ 0x24
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f009 f8f2 	bl	800bfb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dcc:	463b      	mov	r3, r7
 8002dce:	2200      	movs	r2, #0
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	605a      	str	r2, [r3, #4]
 8002dd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dd6:	4b26      	ldr	r3, [pc, #152]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002dd8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ddc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002dde:	4b24      	ldr	r3, [pc, #144]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002de4:	4b22      	ldr	r3, [pc, #136]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002dea:	4b21      	ldr	r3, [pc, #132]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002dec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002df0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002df2:	4b1f      	ldr	r3, [pc, #124]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002df8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002e02:	2300      	movs	r3, #0
 8002e04:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002e06:	2301      	movs	r3, #1
 8002e08:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002e12:	2300      	movs	r3, #0
 8002e14:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e16:	2301      	movs	r3, #1
 8002e18:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002e22:	f107 030c 	add.w	r3, r7, #12
 8002e26:	4619      	mov	r1, r3
 8002e28:	4811      	ldr	r0, [pc, #68]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002e2a:	f005 fd1d 	bl	8008868 <HAL_TIM_Encoder_Init>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	bf14      	ite	ne
 8002e34:	2301      	movne	r3, #1
 8002e36:	2300      	moveq	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <_ZL12MX_TIM2_Initv+0x8a>
  {
    Error_Handler();
 8002e3e:	f000 ff93 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e42:	2300      	movs	r3, #0
 8002e44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e46:	2300      	movs	r3, #0
 8002e48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e4a:	463b      	mov	r3, r7
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4808      	ldr	r0, [pc, #32]	@ (8002e70 <_ZL12MX_TIM2_Initv+0xb8>)
 8002e50:	f006 fb56 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	bf14      	ite	ne
 8002e5a:	2301      	movne	r3, #1
 8002e5c:	2300      	moveq	r3, #0
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 8002e64:	f000 ff80 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e68:	bf00      	nop
 8002e6a:	3730      	adds	r7, #48	@ 0x30
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	2000027c 	.word	0x2000027c

08002e74 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08c      	sub	sp, #48	@ 0x30
 8002e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002e7a:	f107 030c 	add.w	r3, r7, #12
 8002e7e:	2224      	movs	r2, #36	@ 0x24
 8002e80:	2100      	movs	r1, #0
 8002e82:	4618      	mov	r0, r3
 8002e84:	f009 f894 	bl	800bfb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e88:	463b      	mov	r3, r7
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	605a      	str	r2, [r3, #4]
 8002e90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e92:	4b26      	ldr	r3, [pc, #152]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002e94:	4a26      	ldr	r2, [pc, #152]	@ (8002f30 <_ZL12MX_TIM3_Initv+0xbc>)
 8002e96:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002e98:	4b24      	ldr	r3, [pc, #144]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e9e:	4b23      	ldr	r3, [pc, #140]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002ea4:	4b21      	ldr	r3, [pc, #132]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002ea6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002eaa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002eac:	4b1f      	ldr	r3, [pc, #124]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002edc:	f107 030c 	add.w	r3, r7, #12
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4812      	ldr	r0, [pc, #72]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002ee4:	f005 fcc0 	bl	8008868 <HAL_TIM_Encoder_Init>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	bf14      	ite	ne
 8002eee:	2301      	movne	r3, #1
 8002ef0:	2300      	moveq	r3, #0
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d001      	beq.n	8002efc <_ZL12MX_TIM3_Initv+0x88>
  {
    Error_Handler();
 8002ef8:	f000 ff36 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002efc:	2300      	movs	r3, #0
 8002efe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f00:	2300      	movs	r3, #0
 8002f02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f04:	463b      	mov	r3, r7
 8002f06:	4619      	mov	r1, r3
 8002f08:	4808      	ldr	r0, [pc, #32]	@ (8002f2c <_ZL12MX_TIM3_Initv+0xb8>)
 8002f0a:	f006 faf9 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	bf14      	ite	ne
 8002f14:	2301      	movne	r3, #1
 8002f16:	2300      	moveq	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 8002f1e:	f000 ff23 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002f22:	bf00      	nop
 8002f24:	3730      	adds	r7, #48	@ 0x30
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	200002c8 	.word	0x200002c8
 8002f30:	40000400 	.word	0x40000400

08002f34 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b08c      	sub	sp, #48	@ 0x30
 8002f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f3a:	f107 030c 	add.w	r3, r7, #12
 8002f3e:	2224      	movs	r2, #36	@ 0x24
 8002f40:	2100      	movs	r1, #0
 8002f42:	4618      	mov	r0, r3
 8002f44:	f009 f834 	bl	800bfb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f48:	463b      	mov	r3, r7
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	601a      	str	r2, [r3, #0]
 8002f4e:	605a      	str	r2, [r3, #4]
 8002f50:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f52:	4b26      	ldr	r3, [pc, #152]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002f54:	4a26      	ldr	r2, [pc, #152]	@ (8002ff0 <_ZL12MX_TIM4_Initv+0xbc>)
 8002f56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f58:	4b24      	ldr	r3, [pc, #144]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f5e:	4b23      	ldr	r3, [pc, #140]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002f64:	4b21      	ldr	r3, [pc, #132]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002f66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f72:	4b1e      	ldr	r3, [pc, #120]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f80:	2301      	movs	r3, #1
 8002f82:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f90:	2301      	movs	r3, #1
 8002f92:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002f94:	2300      	movs	r3, #0
 8002f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002f9c:	f107 030c 	add.w	r3, r7, #12
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4812      	ldr	r0, [pc, #72]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002fa4:	f005 fc60 	bl	8008868 <HAL_TIM_Encoder_Init>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	bf14      	ite	ne
 8002fae:	2301      	movne	r3, #1
 8002fb0:	2300      	moveq	r3, #0
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <_ZL12MX_TIM4_Initv+0x88>
  {
    Error_Handler();
 8002fb8:	f000 fed6 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002fc4:	463b      	mov	r3, r7
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	4808      	ldr	r0, [pc, #32]	@ (8002fec <_ZL12MX_TIM4_Initv+0xb8>)
 8002fca:	f006 fa99 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	bf14      	ite	ne
 8002fd4:	2301      	movne	r3, #1
 8002fd6:	2300      	moveq	r3, #0
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <_ZL12MX_TIM4_Initv+0xae>
  {
    Error_Handler();
 8002fde:	f000 fec3 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002fe2:	bf00      	nop
 8002fe4:	3730      	adds	r7, #48	@ 0x30
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000314 	.word	0x20000314
 8002ff0:	40000800 	.word	0x40000800

08002ff4 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08c      	sub	sp, #48	@ 0x30
 8002ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ffa:	f107 030c 	add.w	r3, r7, #12
 8002ffe:	2224      	movs	r2, #36	@ 0x24
 8003000:	2100      	movs	r1, #0
 8003002:	4618      	mov	r0, r3
 8003004:	f008 ffd4 	bl	800bfb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003008:	463b      	mov	r3, r7
 800300a:	2200      	movs	r2, #0
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	605a      	str	r2, [r3, #4]
 8003010:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003012:	4b26      	ldr	r3, [pc, #152]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 8003014:	4a26      	ldr	r2, [pc, #152]	@ (80030b0 <_ZL12MX_TIM5_Initv+0xbc>)
 8003016:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003018:	4b24      	ldr	r3, [pc, #144]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 800301a:	2200      	movs	r2, #0
 800301c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800301e:	4b23      	ldr	r3, [pc, #140]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8003024:	4b21      	ldr	r3, [pc, #132]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 8003026:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800302a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800302c:	4b1f      	ldr	r3, [pc, #124]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 800302e:	2200      	movs	r2, #0
 8003030:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003032:	4b1e      	ldr	r3, [pc, #120]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 8003034:	2200      	movs	r2, #0
 8003036:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003038:	2301      	movs	r3, #1
 800303a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800303c:	2300      	movs	r3, #0
 800303e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003040:	2301      	movs	r3, #1
 8003042:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003044:	2300      	movs	r3, #0
 8003046:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003048:	2300      	movs	r3, #0
 800304a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800304c:	2300      	movs	r3, #0
 800304e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003050:	2301      	movs	r3, #1
 8003052:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003054:	2300      	movs	r3, #0
 8003056:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003058:	2300      	movs	r3, #0
 800305a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800305c:	f107 030c 	add.w	r3, r7, #12
 8003060:	4619      	mov	r1, r3
 8003062:	4812      	ldr	r0, [pc, #72]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 8003064:	f005 fc00 	bl	8008868 <HAL_TIM_Encoder_Init>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	bf14      	ite	ne
 800306e:	2301      	movne	r3, #1
 8003070:	2300      	moveq	r3, #0
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <_ZL12MX_TIM5_Initv+0x88>
  {
    Error_Handler();
 8003078:	f000 fe76 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800307c:	2300      	movs	r3, #0
 800307e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003080:	2300      	movs	r3, #0
 8003082:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003084:	463b      	mov	r3, r7
 8003086:	4619      	mov	r1, r3
 8003088:	4808      	ldr	r0, [pc, #32]	@ (80030ac <_ZL12MX_TIM5_Initv+0xb8>)
 800308a:	f006 fa39 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	bf14      	ite	ne
 8003094:	2301      	movne	r3, #1
 8003096:	2300      	moveq	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <_ZL12MX_TIM5_Initv+0xae>
  {
    Error_Handler();
 800309e:	f000 fe63 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80030a2:	bf00      	nop
 80030a4:	3730      	adds	r7, #48	@ 0x30
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20000360 	.word	0x20000360
 80030b0:	40000c00 	.word	0x40000c00

080030b4 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030ba:	1d3b      	adds	r3, r7, #4
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80030c4:	4b19      	ldr	r3, [pc, #100]	@ (800312c <_ZL12MX_TIM6_Initv+0x78>)
 80030c6:	4a1a      	ldr	r2, [pc, #104]	@ (8003130 <_ZL12MX_TIM6_Initv+0x7c>)
 80030c8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15;
 80030ca:	4b18      	ldr	r3, [pc, #96]	@ (800312c <_ZL12MX_TIM6_Initv+0x78>)
 80030cc:	220f      	movs	r2, #15
 80030ce:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030d0:	4b16      	ldr	r3, [pc, #88]	@ (800312c <_ZL12MX_TIM6_Initv+0x78>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80030d6:	4b15      	ldr	r3, [pc, #84]	@ (800312c <_ZL12MX_TIM6_Initv+0x78>)
 80030d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030dc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030de:	4b13      	ldr	r3, [pc, #76]	@ (800312c <_ZL12MX_TIM6_Initv+0x78>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80030e4:	4811      	ldr	r0, [pc, #68]	@ (800312c <_ZL12MX_TIM6_Initv+0x78>)
 80030e6:	f005 f98d 	bl	8008404 <HAL_TIM_Base_Init>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	bf14      	ite	ne
 80030f0:	2301      	movne	r3, #1
 80030f2:	2300      	moveq	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 80030fa:	f000 fe35 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030fe:	2300      	movs	r3, #0
 8003100:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003106:	1d3b      	adds	r3, r7, #4
 8003108:	4619      	mov	r1, r3
 800310a:	4808      	ldr	r0, [pc, #32]	@ (800312c <_ZL12MX_TIM6_Initv+0x78>)
 800310c:	f006 f9f8 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	bf14      	ite	ne
 8003116:	2301      	movne	r3, #1
 8003118:	2300      	moveq	r3, #0
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 8003120:	f000 fe22 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003124:	bf00      	nop
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	200003ac 	.word	0x200003ac
 8003130:	40001000 	.word	0x40001000

08003134 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b08c      	sub	sp, #48	@ 0x30
 8003138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800313a:	f107 030c 	add.w	r3, r7, #12
 800313e:	2224      	movs	r2, #36	@ 0x24
 8003140:	2100      	movs	r1, #0
 8003142:	4618      	mov	r0, r3
 8003144:	f008 ff34 	bl	800bfb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003148:	463b      	mov	r3, r7
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	605a      	str	r2, [r3, #4]
 8003150:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003152:	4b28      	ldr	r3, [pc, #160]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 8003154:	4a28      	ldr	r2, [pc, #160]	@ (80031f8 <_ZL12MX_TIM8_Initv+0xc4>)
 8003156:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003158:	4b26      	ldr	r3, [pc, #152]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 800315a:	2200      	movs	r2, #0
 800315c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800315e:	4b25      	ldr	r3, [pc, #148]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003164:	4b23      	ldr	r3, [pc, #140]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 8003166:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800316a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800316c:	4b21      	ldr	r3, [pc, #132]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 800316e:	2200      	movs	r2, #0
 8003170:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003172:	4b20      	ldr	r3, [pc, #128]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 8003174:	2200      	movs	r2, #0
 8003176:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003178:	4b1e      	ldr	r3, [pc, #120]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 800317a:	2200      	movs	r2, #0
 800317c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800317e:	2301      	movs	r3, #1
 8003180:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003186:	2301      	movs	r3, #1
 8003188:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800318a:	2300      	movs	r3, #0
 800318c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003192:	2300      	movs	r3, #0
 8003194:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003196:	2301      	movs	r3, #1
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800319a:	2300      	movs	r3, #0
 800319c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80031a2:	f107 030c 	add.w	r3, r7, #12
 80031a6:	4619      	mov	r1, r3
 80031a8:	4812      	ldr	r0, [pc, #72]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 80031aa:	f005 fb5d 	bl	8008868 <HAL_TIM_Encoder_Init>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	bf14      	ite	ne
 80031b4:	2301      	movne	r3, #1
 80031b6:	2300      	moveq	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <_ZL12MX_TIM8_Initv+0x8e>
  {
    Error_Handler();
 80031be:	f000 fdd3 	bl	8003d68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031c2:	2300      	movs	r3, #0
 80031c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80031c6:	2300      	movs	r3, #0
 80031c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031ca:	2300      	movs	r3, #0
 80031cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80031ce:	463b      	mov	r3, r7
 80031d0:	4619      	mov	r1, r3
 80031d2:	4808      	ldr	r0, [pc, #32]	@ (80031f4 <_ZL12MX_TIM8_Initv+0xc0>)
 80031d4:	f006 f994 	bl	8009500 <HAL_TIMEx_MasterConfigSynchronization>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bf14      	ite	ne
 80031de:	2301      	movne	r3, #1
 80031e0:	2300      	moveq	r3, #0
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <_ZL12MX_TIM8_Initv+0xb8>
  {
    Error_Handler();
 80031e8:	f000 fdbe 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80031ec:	bf00      	nop
 80031ee:	3730      	adds	r7, #48	@ 0x30
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	200003f8 	.word	0x200003f8
 80031f8:	40013400 	.word	0x40013400

080031fc <_ZL13MX_TIM17_Initv>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b094      	sub	sp, #80	@ 0x50
 8003200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003202:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003206:	2200      	movs	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	605a      	str	r2, [r3, #4]
 800320c:	609a      	str	r2, [r3, #8]
 800320e:	60da      	str	r2, [r3, #12]
 8003210:	611a      	str	r2, [r3, #16]
 8003212:	615a      	str	r2, [r3, #20]
 8003214:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003216:	463b      	mov	r3, r7
 8003218:	2234      	movs	r2, #52	@ 0x34
 800321a:	2100      	movs	r1, #0
 800321c:	4618      	mov	r0, r3
 800321e:	f008 fec7 	bl	800bfb0 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003222:	4b3b      	ldr	r3, [pc, #236]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 8003224:	4a3b      	ldr	r2, [pc, #236]	@ (8003314 <_ZL13MX_TIM17_Initv+0x118>)
 8003226:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8003228:	4b39      	ldr	r3, [pc, #228]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 800322a:	2200      	movs	r2, #0
 800322c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800322e:	4b38      	ldr	r3, [pc, #224]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 8003230:	2200      	movs	r2, #0
 8003232:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 799;
 8003234:	4b36      	ldr	r3, [pc, #216]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 8003236:	f240 321f 	movw	r2, #799	@ 0x31f
 800323a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800323c:	4b34      	ldr	r3, [pc, #208]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 800323e:	2200      	movs	r2, #0
 8003240:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003242:	4b33      	ldr	r3, [pc, #204]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003248:	4b31      	ldr	r3, [pc, #196]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 800324a:	2200      	movs	r2, #0
 800324c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800324e:	4830      	ldr	r0, [pc, #192]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 8003250:	f005 f8d8 	bl	8008404 <HAL_TIM_Base_Init>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	bf14      	ite	ne
 800325a:	2301      	movne	r3, #1
 800325c:	2300      	moveq	r3, #0
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <_ZL13MX_TIM17_Initv+0x6c>
  {
    Error_Handler();
 8003264:	f000 fd80 	bl	8003d68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8003268:	4829      	ldr	r0, [pc, #164]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 800326a:	f005 f993 	bl	8008594 <HAL_TIM_PWM_Init>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	bf14      	ite	ne
 8003274:	2301      	movne	r3, #1
 8003276:	2300      	moveq	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <_ZL13MX_TIM17_Initv+0x86>
  {
    Error_Handler();
 800327e:	f000 fd73 	bl	8003d68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003282:	2360      	movs	r3, #96	@ 0x60
 8003284:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800328a:	2300      	movs	r3, #0
 800328c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800328e:	2300      	movs	r3, #0
 8003290:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003292:	2300      	movs	r3, #0
 8003294:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003296:	2300      	movs	r3, #0
 8003298:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800329a:	2300      	movs	r3, #0
 800329c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800329e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80032a2:	2200      	movs	r2, #0
 80032a4:	4619      	mov	r1, r3
 80032a6:	481a      	ldr	r0, [pc, #104]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 80032a8:	f005 fc12 	bl	8008ad0 <HAL_TIM_PWM_ConfigChannel>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	bf14      	ite	ne
 80032b2:	2301      	movne	r3, #1
 80032b4:	2300      	moveq	r3, #0
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <_ZL13MX_TIM17_Initv+0xc4>
  {
    Error_Handler();
 80032bc:	f000 fd54 	bl	8003d68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80032c0:	2300      	movs	r3, #0
 80032c2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032c4:	2300      	movs	r3, #0
 80032c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032c8:	2300      	movs	r3, #0
 80032ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032d0:	2300      	movs	r3, #0
 80032d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80032d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032de:	2300      	movs	r3, #0
 80032e0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80032e2:	463b      	mov	r3, r7
 80032e4:	4619      	mov	r1, r3
 80032e6:	480a      	ldr	r0, [pc, #40]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 80032e8:	f006 f9a0 	bl	800962c <HAL_TIMEx_ConfigBreakDeadTime>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	bf14      	ite	ne
 80032f2:	2301      	movne	r3, #1
 80032f4:	2300      	moveq	r3, #0
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <_ZL13MX_TIM17_Initv+0x104>
  {
    Error_Handler();
 80032fc:	f000 fd34 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8003300:	4803      	ldr	r0, [pc, #12]	@ (8003310 <_ZL13MX_TIM17_Initv+0x114>)
 8003302:	f001 fbed 	bl	8004ae0 <HAL_TIM_MspPostInit>

}
 8003306:	bf00      	nop
 8003308:	3750      	adds	r7, #80	@ 0x50
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20000444 	.word	0x20000444
 8003314:	40014800 	.word	0x40014800

08003318 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800331c:	4b2c      	ldr	r3, [pc, #176]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800331e:	4a2d      	ldr	r2, [pc, #180]	@ (80033d4 <_ZL19MX_USART1_UART_Initv+0xbc>)
 8003320:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003322:	4b2b      	ldr	r3, [pc, #172]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8003324:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003328:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800332a:	4b29      	ldr	r3, [pc, #164]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800332c:	2200      	movs	r2, #0
 800332e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003330:	4b27      	ldr	r3, [pc, #156]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8003332:	2200      	movs	r2, #0
 8003334:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003336:	4b26      	ldr	r3, [pc, #152]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8003338:	2200      	movs	r2, #0
 800333a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800333c:	4b24      	ldr	r3, [pc, #144]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800333e:	220c      	movs	r2, #12
 8003340:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003342:	4b23      	ldr	r3, [pc, #140]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8003344:	2200      	movs	r2, #0
 8003346:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003348:	4b21      	ldr	r3, [pc, #132]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800334a:	2200      	movs	r2, #0
 800334c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800334e:	4b20      	ldr	r3, [pc, #128]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8003350:	2200      	movs	r2, #0
 8003352:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003354:	4b1e      	ldr	r3, [pc, #120]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8003356:	2200      	movs	r2, #0
 8003358:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800335a:	4b1d      	ldr	r3, [pc, #116]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800335c:	2200      	movs	r2, #0
 800335e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003360:	481b      	ldr	r0, [pc, #108]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8003362:	f006 f9f7 	bl	8009754 <HAL_UART_Init>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	bf14      	ite	ne
 800336c:	2301      	movne	r3, #1
 800336e:	2300      	moveq	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <_ZL19MX_USART1_UART_Initv+0x62>
  {
    Error_Handler();
 8003376:	f000 fcf7 	bl	8003d68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800337a:	2100      	movs	r1, #0
 800337c:	4814      	ldr	r0, [pc, #80]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800337e:	f008 fa68 	bl	800b852 <HAL_UARTEx_SetTxFifoThreshold>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	bf14      	ite	ne
 8003388:	2301      	movne	r3, #1
 800338a:	2300      	moveq	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <_ZL19MX_USART1_UART_Initv+0x7e>
  {
    Error_Handler();
 8003392:	f000 fce9 	bl	8003d68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003396:	2100      	movs	r1, #0
 8003398:	480d      	ldr	r0, [pc, #52]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800339a:	f008 fa98 	bl	800b8ce <HAL_UARTEx_SetRxFifoThreshold>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	bf14      	ite	ne
 80033a4:	2301      	movne	r3, #1
 80033a6:	2300      	moveq	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <_ZL19MX_USART1_UART_Initv+0x9a>
  {
    Error_Handler();
 80033ae:	f000 fcdb 	bl	8003d68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80033b2:	4807      	ldr	r0, [pc, #28]	@ (80033d0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 80033b4:	f008 fa14 	bl	800b7e0 <HAL_UARTEx_DisableFifoMode>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	bf14      	ite	ne
 80033be:	2301      	movne	r3, #1
 80033c0:	2300      	moveq	r3, #0
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <_ZL19MX_USART1_UART_Initv+0xb4>
  {
    Error_Handler();
 80033c8:	f000 fcce 	bl	8003d68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80033cc:	bf00      	nop
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	20000490 	.word	0x20000490
 80033d4:	40013800 	.word	0x40013800

080033d8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08a      	sub	sp, #40	@ 0x28
 80033dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033de:	f107 0314 	add.w	r3, r7, #20
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	605a      	str	r2, [r3, #4]
 80033e8:	609a      	str	r2, [r3, #8]
 80033ea:	60da      	str	r2, [r3, #12]
 80033ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033ee:	4b45      	ldr	r3, [pc, #276]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 80033f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f2:	4a44      	ldr	r2, [pc, #272]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 80033f4:	f043 0304 	orr.w	r3, r3, #4
 80033f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033fa:	4b42      	ldr	r3, [pc, #264]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 80033fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033fe:	f003 0304 	and.w	r3, r3, #4
 8003402:	613b      	str	r3, [r7, #16]
 8003404:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003406:	4b3f      	ldr	r3, [pc, #252]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 8003408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800340a:	4a3e      	ldr	r2, [pc, #248]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003412:	4b3c      	ldr	r3, [pc, #240]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 8003414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	60fb      	str	r3, [r7, #12]
 800341c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800341e:	4b39      	ldr	r3, [pc, #228]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 8003420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003422:	4a38      	ldr	r2, [pc, #224]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 8003424:	f043 0302 	orr.w	r3, r3, #2
 8003428:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800342a:	4b36      	ldr	r3, [pc, #216]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 800342c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003436:	4b33      	ldr	r3, [pc, #204]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 8003438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800343a:	4a32      	ldr	r2, [pc, #200]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 800343c:	f043 0308 	orr.w	r3, r3, #8
 8003440:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003442:	4b30      	ldr	r3, [pc, #192]	@ (8003504 <_ZL12MX_GPIO_Initv+0x12c>)
 8003444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	607b      	str	r3, [r7, #4]
 800344c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NSLEEP_3_Pin|PH_3_Pin|NSLEEP_5_Pin, GPIO_PIN_RESET);
 800344e:	2200      	movs	r2, #0
 8003450:	f44f 4148 	mov.w	r1, #51200	@ 0xc800
 8003454:	482c      	ldr	r0, [pc, #176]	@ (8003508 <_ZL12MX_GPIO_Initv+0x130>)
 8003456:	f003 fd59 	bl	8006f0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSLEEP_2_Pin|PH_2_Pin|NSLEEP_1_Pin|PH_1_Pin
 800345a:	2200      	movs	r2, #0
 800345c:	f24a 2143 	movw	r1, #41539	@ 0xa243
 8003460:	482a      	ldr	r0, [pc, #168]	@ (800350c <_ZL12MX_GPIO_Initv+0x134>)
 8003462:	f003 fd53 	bl	8006f0c <HAL_GPIO_WritePin>
                          |NSLEEP_4_Pin|PH_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PH_5_GPIO_Port, PH_5_Pin, GPIO_PIN_RESET);
 8003466:	2200      	movs	r2, #0
 8003468:	2104      	movs	r1, #4
 800346a:	4829      	ldr	r0, [pc, #164]	@ (8003510 <_ZL12MX_GPIO_Initv+0x138>)
 800346c:	f003 fd4e 	bl	8006f0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NFAULT_3_Pin NFAULT_2_Pin NFAULT_5_Pin */
  GPIO_InitStruct.Pin = NFAULT_3_Pin|NFAULT_2_Pin|NFAULT_5_Pin;
 8003470:	f242 4320 	movw	r3, #9248	@ 0x2420
 8003474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003476:	2300      	movs	r3, #0
 8003478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347a:	2300      	movs	r3, #0
 800347c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800347e:	f107 0314 	add.w	r3, r7, #20
 8003482:	4619      	mov	r1, r3
 8003484:	4820      	ldr	r0, [pc, #128]	@ (8003508 <_ZL12MX_GPIO_Initv+0x130>)
 8003486:	f003 fbbf 	bl	8006c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSLEEP_3_Pin PH_3_Pin NSLEEP_5_Pin */
  GPIO_InitStruct.Pin = NSLEEP_3_Pin|PH_3_Pin|NSLEEP_5_Pin;
 800348a:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 800348e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003490:	2301      	movs	r3, #1
 8003492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003494:	2300      	movs	r3, #0
 8003496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003498:	2300      	movs	r3, #0
 800349a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800349c:	f107 0314 	add.w	r3, r7, #20
 80034a0:	4619      	mov	r1, r3
 80034a2:	4819      	ldr	r0, [pc, #100]	@ (8003508 <_ZL12MX_GPIO_Initv+0x130>)
 80034a4:	f003 fbb0 	bl	8006c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSLEEP_2_Pin PH_2_Pin NSLEEP_1_Pin PH_1_Pin
                           NSLEEP_4_Pin PH_4_Pin */
  GPIO_InitStruct.Pin = NSLEEP_2_Pin|PH_2_Pin|NSLEEP_1_Pin|PH_1_Pin
 80034a8:	f24a 2343 	movw	r3, #41539	@ 0xa243
 80034ac:	617b      	str	r3, [r7, #20]
                          |NSLEEP_4_Pin|PH_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034ae:	2301      	movs	r3, #1
 80034b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b2:	2300      	movs	r3, #0
 80034b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b6:	2300      	movs	r3, #0
 80034b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ba:	f107 0314 	add.w	r3, r7, #20
 80034be:	4619      	mov	r1, r3
 80034c0:	4812      	ldr	r0, [pc, #72]	@ (800350c <_ZL12MX_GPIO_Initv+0x134>)
 80034c2:	f003 fba1 	bl	8006c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : NFAULT_1_Pin NFAULT_4_Pin */
  GPIO_InitStruct.Pin = NFAULT_1_Pin|NFAULT_4_Pin;
 80034c6:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 80034ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034cc:	2300      	movs	r3, #0
 80034ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d0:	2300      	movs	r3, #0
 80034d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034d4:	f107 0314 	add.w	r3, r7, #20
 80034d8:	4619      	mov	r1, r3
 80034da:	480c      	ldr	r0, [pc, #48]	@ (800350c <_ZL12MX_GPIO_Initv+0x134>)
 80034dc:	f003 fb94 	bl	8006c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH_5_Pin */
  GPIO_InitStruct.Pin = PH_5_Pin;
 80034e0:	2304      	movs	r3, #4
 80034e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034e4:	2301      	movs	r3, #1
 80034e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ec:	2300      	movs	r3, #0
 80034ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PH_5_GPIO_Port, &GPIO_InitStruct);
 80034f0:	f107 0314 	add.w	r3, r7, #20
 80034f4:	4619      	mov	r1, r3
 80034f6:	4806      	ldr	r0, [pc, #24]	@ (8003510 <_ZL12MX_GPIO_Initv+0x138>)
 80034f8:	f003 fb86 	bl	8006c08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80034fc:	bf00      	nop
 80034fe:	3728      	adds	r7, #40	@ 0x28
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40021000 	.word	0x40021000
 8003508:	48000800 	.word	0x48000800
 800350c:	48000400 	.word	0x48000400
 8003510:	48000c00 	.word	0x48000c00

08003514 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
/* USER CODE BEGIN 4 */
/**
 * @brief Run the command parser
 */
void cmd_parse(int* msg, std::string* command)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b09a      	sub	sp, #104	@ 0x68
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]

	if ((*command) == "ZRO") // If the command is "ZRO" home the finger
 800351e:	4982      	ldr	r1, [pc, #520]	@ (8003728 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x214>)
 8003520:	6838      	ldr	r0, [r7, #0]
 8003522:	f000 fc27 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d02a      	beq.n	8003582 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e>
	{
		// Check if there is room to add the motion
		if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 800352c:	4b7f      	ldr	r3, [pc, #508]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 800352e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003532:	2b12      	cmp	r3, #18
 8003534:	d81d      	bhi.n	8003572 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x5e>
		{
			FINGER.motion_cnt++; // Increment to identify that there has been a motion added
 8003536:	4b7d      	ldr	r3, [pc, #500]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003538:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800353c:	3301      	adds	r3, #1
 800353e:	4a7b      	ldr	r2, [pc, #492]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003540:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
			FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::HOME,0}; // Add motion to motion list
 8003544:	4b79      	ldr	r3, [pc, #484]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003546:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800354a:	4978      	ldr	r1, [pc, #480]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 800354c:	1c93      	adds	r3, r2, #2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	440b      	add	r3, r1
 8003552:	2101      	movs	r1, #1
 8003554:	7119      	strb	r1, [r3, #4]
 8003556:	4975      	ldr	r1, [pc, #468]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003558:	1c93      	adds	r3, r2, #2
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	440b      	add	r3, r1
 800355e:	2200      	movs	r2, #0
 8003560:	609a      	str	r2, [r3, #8]
			(*msg) = sprintf(reply,"\r\nHoming Commenced\r\n"); // Prepare UI reply message
 8003562:	4973      	ldr	r1, [pc, #460]	@ (8003730 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x21c>)
 8003564:	4873      	ldr	r0, [pc, #460]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 8003566:	f008 fca9 	bl	800bebc <siprintf>
 800356a:	4602      	mov	r2, r0
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	601a      	str	r2, [r3, #0]
	else
	{
		// Prepare UI reply
		(*msg) = sprintf(reply,"\r\nInvalid Command: %s \r\n",buffer.c_str());
	}
}
 8003570:	e336      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
			(*msg) = sprintf(reply,"\r\nCommand List Full, you can reset the list with the 'CLR' command\r\n");
 8003572:	4971      	ldr	r1, [pc, #452]	@ (8003738 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x224>)
 8003574:	486f      	ldr	r0, [pc, #444]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 8003576:	f008 fca1 	bl	800bebc <siprintf>
 800357a:	4602      	mov	r2, r0
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	601a      	str	r2, [r3, #0]
}
 8003580:	e32e      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
	else if ((*command) == "FLX") // If the command is "FLX" flex the finger
 8003582:	496e      	ldr	r1, [pc, #440]	@ (800373c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x228>)
 8003584:	6838      	ldr	r0, [r7, #0]
 8003586:	f000 fbf5 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80ed 	beq.w	800376c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x258>
		valid = sscanf(buffer.substr(3).c_str(),"%1d%ld",&flex,&TEMP_set);
 8003592:	f107 0008 	add.w	r0, r7, #8
 8003596:	f04f 33ff 	mov.w	r3, #4294967295
 800359a:	2203      	movs	r2, #3
 800359c:	4968      	ldr	r1, [pc, #416]	@ (8003740 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x22c>)
 800359e:	f008 fb73 	bl	800bc88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 80035a2:	f107 0308 	add.w	r3, r7, #8
 80035a6:	4618      	mov	r0, r3
 80035a8:	f008 fb2c 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80035ac:	4b65      	ldr	r3, [pc, #404]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80035ae:	4a66      	ldr	r2, [pc, #408]	@ (8003748 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x234>)
 80035b0:	4966      	ldr	r1, [pc, #408]	@ (800374c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x238>)
 80035b2:	f008 fca5 	bl	800bf00 <siscanf>
 80035b6:	4603      	mov	r3, r0
 80035b8:	4a65      	ldr	r2, [pc, #404]	@ (8003750 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x23c>)
 80035ba:	6013      	str	r3, [r2, #0]
 80035bc:	f107 0308 	add.w	r3, r7, #8
 80035c0:	4618      	mov	r0, r3
 80035c2:	f008 faa6 	bl	800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		if (valid >= 1)
 80035c6:	4b62      	ldr	r3, [pc, #392]	@ (8003750 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x23c>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f340 809f 	ble.w	800370e <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1fa>
			if (valid < 2)
 80035d0:	4b5f      	ldr	r3, [pc, #380]	@ (8003750 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x23c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	dc0b      	bgt.n	80035f0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>
				if (FINGER.FLX_set == 0)
 80035d8:	4b54      	ldr	r3, [pc, #336]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 80035da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d103      	bne.n	80035ea <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xd6>
					TEMP_set = 100;
 80035e2:	4b58      	ldr	r3, [pc, #352]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80035e4:	2264      	movs	r2, #100	@ 0x64
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	e002      	b.n	80035f0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>
					TEMP_set = 0;
 80035ea:	4b56      	ldr	r3, [pc, #344]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]
			if ((TEMP_set >= 0) and (TEMP_set <= 100))
 80035f0:	4b54      	ldr	r3, [pc, #336]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	db7f      	blt.n	80036f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1e4>
 80035f8:	4b52      	ldr	r3, [pc, #328]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2b64      	cmp	r3, #100	@ 0x64
 80035fe:	dc7b      	bgt.n	80036f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1e4>
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 8003600:	4b4a      	ldr	r3, [pc, #296]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003602:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003606:	2b12      	cmp	r3, #18
 8003608:	d86d      	bhi.n	80036e6 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1d2>
					FINGER.motion_cnt++; // Increment command count
 800360a:	4b48      	ldr	r3, [pc, #288]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 800360c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003610:	3301      	adds	r3, #1
 8003612:	4a46      	ldr	r2, [pc, #280]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003614:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
					switch(flex) // Switch behavior based on which flex form
 8003618:	4b4b      	ldr	r3, [pc, #300]	@ (8003748 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x234>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2b03      	cmp	r3, #3
 800361e:	d006      	beq.n	800362e <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x11a>
 8003620:	2b03      	cmp	r3, #3
 8003622:	dc55      	bgt.n	80036d0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1bc>
 8003624:	2b01      	cmp	r3, #1
 8003626:	d038      	beq.n	800369a <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x186>
 8003628:	2b02      	cmp	r3, #2
 800362a:	d01b      	beq.n	8003664 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x150>
 800362c:	e050      	b.n	80036d0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1bc>
						FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::FLX3,TEMP_set};
 800362e:	4b3f      	ldr	r3, [pc, #252]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003630:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8003634:	4b43      	ldr	r3, [pc, #268]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 8003636:	6819      	ldr	r1, [r3, #0]
 8003638:	483c      	ldr	r0, [pc, #240]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 800363a:	1c93      	adds	r3, r2, #2
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	4403      	add	r3, r0
 8003640:	2005      	movs	r0, #5
 8003642:	7118      	strb	r0, [r3, #4]
 8003644:	4839      	ldr	r0, [pc, #228]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003646:	1c93      	adds	r3, r2, #2
 8003648:	00db      	lsls	r3, r3, #3
 800364a:	4403      	add	r3, r0
 800364c:	6099      	str	r1, [r3, #8]
						(*msg) = sprintf(reply,"\r\n%ld%% Closed in form Flexion 3\r\n",TEMP_set);
 800364e:	4b3d      	ldr	r3, [pc, #244]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	461a      	mov	r2, r3
 8003654:	493f      	ldr	r1, [pc, #252]	@ (8003754 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x240>)
 8003656:	4837      	ldr	r0, [pc, #220]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 8003658:	f008 fc30 	bl	800bebc <siprintf>
 800365c:	4602      	mov	r2, r0
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	601a      	str	r2, [r3, #0]
						break;
 8003662:	e048      	b.n	80036f6 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1e2>
						FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::FLX2,TEMP_set};
 8003664:	4b31      	ldr	r3, [pc, #196]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003666:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800366a:	4b36      	ldr	r3, [pc, #216]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 800366c:	6819      	ldr	r1, [r3, #0]
 800366e:	482f      	ldr	r0, [pc, #188]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 8003670:	1c93      	adds	r3, r2, #2
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	4403      	add	r3, r0
 8003676:	2006      	movs	r0, #6
 8003678:	7118      	strb	r0, [r3, #4]
 800367a:	482c      	ldr	r0, [pc, #176]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 800367c:	1c93      	adds	r3, r2, #2
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	4403      	add	r3, r0
 8003682:	6099      	str	r1, [r3, #8]
						(*msg) = sprintf(reply,"\r\n%ld%% Closed in form Flexion 2\r\n",TEMP_set);
 8003684:	4b2f      	ldr	r3, [pc, #188]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	461a      	mov	r2, r3
 800368a:	4933      	ldr	r1, [pc, #204]	@ (8003758 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x244>)
 800368c:	4829      	ldr	r0, [pc, #164]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 800368e:	f008 fc15 	bl	800bebc <siprintf>
 8003692:	4602      	mov	r2, r0
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	601a      	str	r2, [r3, #0]
						break;
 8003698:	e02d      	b.n	80036f6 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1e2>
						FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::FLX1,TEMP_set};
 800369a:	4b24      	ldr	r3, [pc, #144]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 800369c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80036a0:	4b28      	ldr	r3, [pc, #160]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80036a2:	6819      	ldr	r1, [r3, #0]
 80036a4:	4821      	ldr	r0, [pc, #132]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 80036a6:	1c93      	adds	r3, r2, #2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4403      	add	r3, r0
 80036ac:	2007      	movs	r0, #7
 80036ae:	7118      	strb	r0, [r3, #4]
 80036b0:	481e      	ldr	r0, [pc, #120]	@ (800372c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x218>)
 80036b2:	1c93      	adds	r3, r2, #2
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	4403      	add	r3, r0
 80036b8:	6099      	str	r1, [r3, #8]
						(*msg) = sprintf(reply,"\r\n%ld%% Closed in form Flexion 1\r\n",TEMP_set);
 80036ba:	4b22      	ldr	r3, [pc, #136]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	461a      	mov	r2, r3
 80036c0:	4926      	ldr	r1, [pc, #152]	@ (800375c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x248>)
 80036c2:	481c      	ldr	r0, [pc, #112]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 80036c4:	f008 fbfa 	bl	800bebc <siprintf>
 80036c8:	4602      	mov	r2, r0
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	601a      	str	r2, [r3, #0]
						break;
 80036ce:	e012      	b.n	80036f6 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x1e2>
						(*msg) = sprintf(reply,"\r\nInvalid Flexion Form Entered: %d\r\n",flex);
 80036d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003748 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x234>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	461a      	mov	r2, r3
 80036d6:	4922      	ldr	r1, [pc, #136]	@ (8003760 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24c>)
 80036d8:	4816      	ldr	r0, [pc, #88]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 80036da:	f008 fbef 	bl	800bebc <siprintf>
 80036de:	4602      	mov	r2, r0
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	601a      	str	r2, [r3, #0]
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 80036e4:	e27c      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
					(*msg) = sprintf(reply,"\r\nCommand List Full, you can reset the list with the 'CLR' command\r\n");
 80036e6:	4914      	ldr	r1, [pc, #80]	@ (8003738 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x224>)
 80036e8:	4812      	ldr	r0, [pc, #72]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 80036ea:	f008 fbe7 	bl	800bebc <siprintf>
 80036ee:	4602      	mov	r2, r0
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	601a      	str	r2, [r3, #0]
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 80036f4:	e274      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
 80036f6:	e273      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
				(*msg) = sprintf(reply,"\r\nInvalid %% Entered: %ld\r\n",TEMP_set);
 80036f8:	4b12      	ldr	r3, [pc, #72]	@ (8003744 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x230>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	4919      	ldr	r1, [pc, #100]	@ (8003764 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x250>)
 8003700:	480c      	ldr	r0, [pc, #48]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 8003702:	f008 fbdb 	bl	800bebc <siprintf>
 8003706:	4602      	mov	r2, r0
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	601a      	str	r2, [r3, #0]
}
 800370c:	e268      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
			(*msg) = sprintf(reply,"\r\nInvalid FLX Command Syntax: %s\r\n",buffer.c_str());
 800370e:	480c      	ldr	r0, [pc, #48]	@ (8003740 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x22c>)
 8003710:	f008 fa78 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8003714:	4603      	mov	r3, r0
 8003716:	461a      	mov	r2, r3
 8003718:	4913      	ldr	r1, [pc, #76]	@ (8003768 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x254>)
 800371a:	4806      	ldr	r0, [pc, #24]	@ (8003734 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x220>)
 800371c:	f008 fbce 	bl	800bebc <siprintf>
 8003720:	4602      	mov	r2, r0
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	601a      	str	r2, [r3, #0]
}
 8003726:	e25b      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
 8003728:	0800d0fc 	.word	0x0800d0fc
 800372c:	2000068c 	.word	0x2000068c
 8003730:	0800d100 	.word	0x0800d100
 8003734:	20000810 	.word	0x20000810
 8003738:	0800d118 	.word	0x0800d118
 800373c:	0800d160 	.word	0x0800d160
 8003740:	200007f8 	.word	0x200007f8
 8003744:	20000878 	.word	0x20000878
 8003748:	200007f4 	.word	0x200007f4
 800374c:	0800d164 	.word	0x0800d164
 8003750:	200007f0 	.word	0x200007f0
 8003754:	0800d16c 	.word	0x0800d16c
 8003758:	0800d190 	.word	0x0800d190
 800375c:	0800d1b4 	.word	0x0800d1b4
 8003760:	0800d1d8 	.word	0x0800d1d8
 8003764:	0800d200 	.word	0x0800d200
 8003768:	0800d21c 	.word	0x0800d21c
	else if ((*command) == "ADD") // If command is "ADD" adduct the finger
 800376c:	49a0      	ldr	r1, [pc, #640]	@ (80039f0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4dc>)
 800376e:	6838      	ldr	r0, [r7, #0]
 8003770:	f000 fb00 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d06d      	beq.n	8003856 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x342>
		valid = sscanf(buffer.substr(3).c_str(),"%ld",&TEMP_set);
 800377a:	f107 0020 	add.w	r0, r7, #32
 800377e:	f04f 33ff 	mov.w	r3, #4294967295
 8003782:	2203      	movs	r2, #3
 8003784:	499b      	ldr	r1, [pc, #620]	@ (80039f4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e0>)
 8003786:	f008 fa7f 	bl	800bc88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 800378a:	f107 0320 	add.w	r3, r7, #32
 800378e:	4618      	mov	r0, r3
 8003790:	f008 fa38 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8003794:	4603      	mov	r3, r0
 8003796:	4a98      	ldr	r2, [pc, #608]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 8003798:	4998      	ldr	r1, [pc, #608]	@ (80039fc <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e8>)
 800379a:	4618      	mov	r0, r3
 800379c:	f008 fbb0 	bl	800bf00 <siscanf>
 80037a0:	4603      	mov	r3, r0
 80037a2:	4a97      	ldr	r2, [pc, #604]	@ (8003a00 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4ec>)
 80037a4:	6013      	str	r3, [r2, #0]
 80037a6:	f107 0320 	add.w	r3, r7, #32
 80037aa:	4618      	mov	r0, r3
 80037ac:	f008 f9b1 	bl	800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		if (valid == 1) // If it is valid
 80037b0:	4b93      	ldr	r3, [pc, #588]	@ (8003a00 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4ec>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d141      	bne.n	800383c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x328>
			if ((TEMP_set >= 0) and (TEMP_set <= 100))
 80037b8:	4b8f      	ldr	r3, [pc, #572]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	db32      	blt.n	8003826 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x312>
 80037c0:	4b8d      	ldr	r3, [pc, #564]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b64      	cmp	r3, #100	@ 0x64
 80037c6:	dc2e      	bgt.n	8003826 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x312>
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 80037c8:	4b8e      	ldr	r3, [pc, #568]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80037ca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80037ce:	2b12      	cmp	r3, #18
 80037d0:	d821      	bhi.n	8003816 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x302>
					FINGER.motion_cnt++; // Increment command count
 80037d2:	4b8c      	ldr	r3, [pc, #560]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80037d4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80037d8:	3301      	adds	r3, #1
 80037da:	4a8a      	ldr	r2, [pc, #552]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80037dc:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
					FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::ADDN,TEMP_set};
 80037e0:	4b88      	ldr	r3, [pc, #544]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80037e2:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80037e6:	4b84      	ldr	r3, [pc, #528]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 80037e8:	6819      	ldr	r1, [r3, #0]
 80037ea:	4886      	ldr	r0, [pc, #536]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80037ec:	1c93      	adds	r3, r2, #2
 80037ee:	00db      	lsls	r3, r3, #3
 80037f0:	4403      	add	r3, r0
 80037f2:	2008      	movs	r0, #8
 80037f4:	7118      	strb	r0, [r3, #4]
 80037f6:	4883      	ldr	r0, [pc, #524]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80037f8:	1c93      	adds	r3, r2, #2
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	4403      	add	r3, r0
 80037fe:	6099      	str	r1, [r3, #8]
					(*msg) = sprintf(reply,"\r\n%ld%% Adducted\r\n",TEMP_set);
 8003800:	4b7d      	ldr	r3, [pc, #500]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	461a      	mov	r2, r3
 8003806:	4980      	ldr	r1, [pc, #512]	@ (8003a08 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f4>)
 8003808:	4880      	ldr	r0, [pc, #512]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 800380a:	f008 fb57 	bl	800bebc <siprintf>
 800380e:	4602      	mov	r2, r0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	601a      	str	r2, [r3, #0]
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 8003814:	e1e4      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
					(*msg) = sprintf(reply,"\r\nCommand List Full, you can reset the list with the 'CLR' command\r\n");
 8003816:	497e      	ldr	r1, [pc, #504]	@ (8003a10 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4fc>)
 8003818:	487c      	ldr	r0, [pc, #496]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 800381a:	f008 fb4f 	bl	800bebc <siprintf>
 800381e:	4602      	mov	r2, r0
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	601a      	str	r2, [r3, #0]
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 8003824:	e1dc      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
				(*msg) = sprintf(reply,"\r\nInvalid Adduction %%: %ld\r\n",TEMP_set);
 8003826:	4b74      	ldr	r3, [pc, #464]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	461a      	mov	r2, r3
 800382c:	4979      	ldr	r1, [pc, #484]	@ (8003a14 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x500>)
 800382e:	4877      	ldr	r0, [pc, #476]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 8003830:	f008 fb44 	bl	800bebc <siprintf>
 8003834:	4602      	mov	r2, r0
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	601a      	str	r2, [r3, #0]
}
 800383a:	e1d1      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
			(*msg) = sprintf(reply,"\r\nInvalid ADD Command Syntax: %s\r\n",buffer.c_str());
 800383c:	486d      	ldr	r0, [pc, #436]	@ (80039f4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e0>)
 800383e:	f008 f9e1 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8003842:	4603      	mov	r3, r0
 8003844:	461a      	mov	r2, r3
 8003846:	4974      	ldr	r1, [pc, #464]	@ (8003a18 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x504>)
 8003848:	4870      	ldr	r0, [pc, #448]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 800384a:	f008 fb37 	bl	800bebc <siprintf>
 800384e:	4602      	mov	r2, r0
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	601a      	str	r2, [r3, #0]
}
 8003854:	e1c4      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
	else if ((*command) == "ABD") // If command is "ABD" abduct the finger
 8003856:	4971      	ldr	r1, [pc, #452]	@ (8003a1c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x508>)
 8003858:	6838      	ldr	r0, [r7, #0]
 800385a:	f000 fa8b 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d06d      	beq.n	8003940 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x42c>
		valid = sscanf(buffer.substr(3).c_str(),"%ld",&TEMP_set);
 8003864:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8003868:	f04f 33ff 	mov.w	r3, #4294967295
 800386c:	2203      	movs	r2, #3
 800386e:	4961      	ldr	r1, [pc, #388]	@ (80039f4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e0>)
 8003870:	f008 fa0a 	bl	800bc88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 8003874:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003878:	4618      	mov	r0, r3
 800387a:	f008 f9c3 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800387e:	4603      	mov	r3, r0
 8003880:	4a5d      	ldr	r2, [pc, #372]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 8003882:	495e      	ldr	r1, [pc, #376]	@ (80039fc <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e8>)
 8003884:	4618      	mov	r0, r3
 8003886:	f008 fb3b 	bl	800bf00 <siscanf>
 800388a:	4603      	mov	r3, r0
 800388c:	4a5c      	ldr	r2, [pc, #368]	@ (8003a00 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4ec>)
 800388e:	6013      	str	r3, [r2, #0]
 8003890:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003894:	4618      	mov	r0, r3
 8003896:	f008 f93c 	bl	800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		if (valid == 1) // If it is valid
 800389a:	4b59      	ldr	r3, [pc, #356]	@ (8003a00 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4ec>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d141      	bne.n	8003926 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x412>
			if ((TEMP_set >= 0) and (TEMP_set <= 100))
 80038a2:	4b55      	ldr	r3, [pc, #340]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	db32      	blt.n	8003910 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3fc>
 80038aa:	4b53      	ldr	r3, [pc, #332]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2b64      	cmp	r3, #100	@ 0x64
 80038b0:	dc2e      	bgt.n	8003910 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3fc>
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 80038b2:	4b54      	ldr	r3, [pc, #336]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80038b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80038b8:	2b12      	cmp	r3, #18
 80038ba:	d821      	bhi.n	8003900 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x3ec>
					FINGER.motion_cnt++; // Increment command count
 80038bc:	4b51      	ldr	r3, [pc, #324]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80038be:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80038c2:	3301      	adds	r3, #1
 80038c4:	4a4f      	ldr	r2, [pc, #316]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80038c6:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
					FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::ABDN,TEMP_set};
 80038ca:	4b4e      	ldr	r3, [pc, #312]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80038cc:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80038d0:	4b49      	ldr	r3, [pc, #292]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 80038d2:	6819      	ldr	r1, [r3, #0]
 80038d4:	484b      	ldr	r0, [pc, #300]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80038d6:	1c93      	adds	r3, r2, #2
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	4403      	add	r3, r0
 80038dc:	2009      	movs	r0, #9
 80038de:	7118      	strb	r0, [r3, #4]
 80038e0:	4848      	ldr	r0, [pc, #288]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80038e2:	1c93      	adds	r3, r2, #2
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	4403      	add	r3, r0
 80038e8:	6099      	str	r1, [r3, #8]
					(*msg) = sprintf(reply,"\r\n%ld%% Abducted\r\n",TEMP_set);
 80038ea:	4b43      	ldr	r3, [pc, #268]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	461a      	mov	r2, r3
 80038f0:	494b      	ldr	r1, [pc, #300]	@ (8003a20 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x50c>)
 80038f2:	4846      	ldr	r0, [pc, #280]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 80038f4:	f008 fae2 	bl	800bebc <siprintf>
 80038f8:	4602      	mov	r2, r0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	601a      	str	r2, [r3, #0]
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 80038fe:	e16f      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
					(*msg) = sprintf(reply,"\r\nCommand List Full, you can reset the list with the 'CLR' command\r\n");
 8003900:	4943      	ldr	r1, [pc, #268]	@ (8003a10 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4fc>)
 8003902:	4842      	ldr	r0, [pc, #264]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 8003904:	f008 fada 	bl	800bebc <siprintf>
 8003908:	4602      	mov	r2, r0
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	601a      	str	r2, [r3, #0]
				if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 800390e:	e167      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
				(*msg) = sprintf(reply,"\r\nInvalid Abduction %%: %ld\r\n",TEMP_set);
 8003910:	4b39      	ldr	r3, [pc, #228]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	461a      	mov	r2, r3
 8003916:	4943      	ldr	r1, [pc, #268]	@ (8003a24 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x510>)
 8003918:	483c      	ldr	r0, [pc, #240]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 800391a:	f008 facf 	bl	800bebc <siprintf>
 800391e:	4602      	mov	r2, r0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	601a      	str	r2, [r3, #0]
}
 8003924:	e15c      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
			(*msg) = sprintf(reply,"\r\nInvalid ABD Command Syntax: %s\r\n",buffer.c_str());
 8003926:	4833      	ldr	r0, [pc, #204]	@ (80039f4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e0>)
 8003928:	f008 f96c 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800392c:	4603      	mov	r3, r0
 800392e:	461a      	mov	r2, r3
 8003930:	493d      	ldr	r1, [pc, #244]	@ (8003a28 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x514>)
 8003932:	4836      	ldr	r0, [pc, #216]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 8003934:	f008 fac2 	bl	800bebc <siprintf>
 8003938:	4602      	mov	r2, r0
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	601a      	str	r2, [r3, #0]
}
 800393e:	e14f      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
	else if ((*command) == "DLY") // If the command is "DLY" change the delay between instructions
 8003940:	493a      	ldr	r1, [pc, #232]	@ (8003a2c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x518>)
 8003942:	6838      	ldr	r0, [r7, #0]
 8003944:	f000 fa16 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d03c      	beq.n	80039c8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4b4>
		valid = sscanf(buffer.substr(3).c_str(),"%ld",&TEMP_set);
 800394e:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8003952:	f04f 33ff 	mov.w	r3, #4294967295
 8003956:	2203      	movs	r2, #3
 8003958:	4926      	ldr	r1, [pc, #152]	@ (80039f4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e0>)
 800395a:	f008 f995 	bl	800bc88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>
 800395e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003962:	4618      	mov	r0, r3
 8003964:	f008 f94e 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8003968:	4603      	mov	r3, r0
 800396a:	4a23      	ldr	r2, [pc, #140]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 800396c:	4923      	ldr	r1, [pc, #140]	@ (80039fc <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e8>)
 800396e:	4618      	mov	r0, r3
 8003970:	f008 fac6 	bl	800bf00 <siscanf>
 8003974:	4603      	mov	r3, r0
 8003976:	4a22      	ldr	r2, [pc, #136]	@ (8003a00 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4ec>)
 8003978:	6013      	str	r3, [r2, #0]
 800397a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800397e:	4618      	mov	r0, r3
 8003980:	f008 f8c7 	bl	800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
		if (valid == 1)
 8003984:	4b1e      	ldr	r3, [pc, #120]	@ (8003a00 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4ec>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d110      	bne.n	80039ae <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x49a>
			FINGER.motion_delay = TEMP_set; // Update the delay
 800398c:	4b1a      	ldr	r3, [pc, #104]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	461a      	mov	r2, r3
 8003992:	4b1c      	ldr	r3, [pc, #112]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 8003994:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
			(*msg) = sprintf(reply,"\r\nDelay set to %ld milliseconds\r\n",TEMP_set); // Prepare UI reply
 8003998:	4b17      	ldr	r3, [pc, #92]	@ (80039f8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e4>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	461a      	mov	r2, r3
 800399e:	4924      	ldr	r1, [pc, #144]	@ (8003a30 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x51c>)
 80039a0:	481a      	ldr	r0, [pc, #104]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 80039a2:	f008 fa8b 	bl	800bebc <siprintf>
 80039a6:	4602      	mov	r2, r0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	601a      	str	r2, [r3, #0]
}
 80039ac:	e118      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
			(*msg) = sprintf(reply,"\r\nInvalid SPD Command Syntax: %s\r\n",buffer.c_str());
 80039ae:	4811      	ldr	r0, [pc, #68]	@ (80039f4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4e0>)
 80039b0:	f008 f928 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 80039b4:	4603      	mov	r3, r0
 80039b6:	461a      	mov	r2, r3
 80039b8:	491e      	ldr	r1, [pc, #120]	@ (8003a34 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x520>)
 80039ba:	4814      	ldr	r0, [pc, #80]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 80039bc:	f008 fa7e 	bl	800bebc <siprintf>
 80039c0:	4602      	mov	r2, r0
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	601a      	str	r2, [r3, #0]
}
 80039c6:	e10b      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
	else if ((*command) == "RUN") // If the command is "RUN" run the sequence once
 80039c8:	491b      	ldr	r1, [pc, #108]	@ (8003a38 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x524>)
 80039ca:	6838      	ldr	r0, [r7, #0]
 80039cc:	f000 f9d2 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d034      	beq.n	8003a40 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x52c>
		FINGER.motion_index = 0; // Set the index back to 0
 80039d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003a04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f0>)
 80039d8:	2200      	movs	r2, #0
 80039da:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
		(*msg) = sprintf(reply,"\r\nRunning Commands\r\n"); // Prepare UI reply
 80039de:	4917      	ldr	r1, [pc, #92]	@ (8003a3c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x528>)
 80039e0:	480a      	ldr	r0, [pc, #40]	@ (8003a0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x4f8>)
 80039e2:	f008 fa6b 	bl	800bebc <siprintf>
 80039e6:	4602      	mov	r2, r0
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	601a      	str	r2, [r3, #0]
}
 80039ec:	e0f8      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
 80039ee:	bf00      	nop
 80039f0:	0800d240 	.word	0x0800d240
 80039f4:	200007f8 	.word	0x200007f8
 80039f8:	20000878 	.word	0x20000878
 80039fc:	0800d244 	.word	0x0800d244
 8003a00:	200007f0 	.word	0x200007f0
 8003a04:	2000068c 	.word	0x2000068c
 8003a08:	0800d248 	.word	0x0800d248
 8003a0c:	20000810 	.word	0x20000810
 8003a10:	0800d118 	.word	0x0800d118
 8003a14:	0800d25c 	.word	0x0800d25c
 8003a18:	0800d27c 	.word	0x0800d27c
 8003a1c:	0800d2a0 	.word	0x0800d2a0
 8003a20:	0800d2a4 	.word	0x0800d2a4
 8003a24:	0800d2b8 	.word	0x0800d2b8
 8003a28:	0800d2d8 	.word	0x0800d2d8
 8003a2c:	0800d2fc 	.word	0x0800d2fc
 8003a30:	0800d300 	.word	0x0800d300
 8003a34:	0800d324 	.word	0x0800d324
 8003a38:	0800d348 	.word	0x0800d348
 8003a3c:	0800d34c 	.word	0x0800d34c
	else if ((*command) == "LPG") // If the command is "LPG" loop the sequence indefinitely
 8003a40:	4969      	ldr	r1, [pc, #420]	@ (8003be8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d4>)
 8003a42:	6838      	ldr	r0, [r7, #0]
 8003a44:	f000 f996 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d02a      	beq.n	8003aa4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x590>
		if (FINGER.motion_cnt < (sizeof(FINGER.motion_list)/sizeof(Finger_TASK::motion_t)-1))
 8003a4e:	4b67      	ldr	r3, [pc, #412]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003a50:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a54:	2b12      	cmp	r3, #18
 8003a56:	d81d      	bhi.n	8003a94 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x580>
			FINGER.motion_cnt++;  // Increment command count
 8003a58:	4b64      	ldr	r3, [pc, #400]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003a5a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a5e:	3301      	adds	r3, #1
 8003a60:	4a62      	ldr	r2, [pc, #392]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003a62:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
			FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::HUB,0};
 8003a66:	4b61      	ldr	r3, [pc, #388]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003a68:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8003a6c:	495f      	ldr	r1, [pc, #380]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003a6e:	1c93      	adds	r3, r2, #2
 8003a70:	00db      	lsls	r3, r3, #3
 8003a72:	440b      	add	r3, r1
 8003a74:	2104      	movs	r1, #4
 8003a76:	7119      	strb	r1, [r3, #4]
 8003a78:	495c      	ldr	r1, [pc, #368]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003a7a:	1c93      	adds	r3, r2, #2
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	440b      	add	r3, r1
 8003a80:	2200      	movs	r2, #0
 8003a82:	609a      	str	r2, [r3, #8]
			(*msg) = sprintf(reply,"\r\nLooping Commands\r\n");
 8003a84:	495a      	ldr	r1, [pc, #360]	@ (8003bf0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6dc>)
 8003a86:	485b      	ldr	r0, [pc, #364]	@ (8003bf4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e0>)
 8003a88:	f008 fa18 	bl	800bebc <siprintf>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	601a      	str	r2, [r3, #0]
}
 8003a92:	e0a5      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
			(*msg) = sprintf(reply,"\r\nCommand List Full, you can reset the list with the 'CLR' command\r\n");
 8003a94:	4958      	ldr	r1, [pc, #352]	@ (8003bf8 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e4>)
 8003a96:	4857      	ldr	r0, [pc, #348]	@ (8003bf4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e0>)
 8003a98:	f008 fa10 	bl	800bebc <siprintf>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	601a      	str	r2, [r3, #0]
}
 8003aa2:	e09d      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
	else if ((*command) == "STP") // If command is "STP" stop the loop
 8003aa4:	4955      	ldr	r1, [pc, #340]	@ (8003bfc <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e8>)
 8003aa6:	6838      	ldr	r0, [r7, #0]
 8003aa8:	f000 f964 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00e      	beq.n	8003ad0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x5bc>
		FINGER.motion_cnt--; // Remove the HUB command from the list (Can also be used to undo)
 8003ab2:	4b4e      	ldr	r3, [pc, #312]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003ab4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003ab8:	3b01      	subs	r3, #1
 8003aba:	4a4c      	ldr	r2, [pc, #304]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003abc:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
		(*msg) = sprintf(reply,"\r\nStopping Loop\r\n"); // Prepare UI reply
 8003ac0:	494f      	ldr	r1, [pc, #316]	@ (8003c00 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6ec>)
 8003ac2:	484c      	ldr	r0, [pc, #304]	@ (8003bf4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e0>)
 8003ac4:	f008 f9fa 	bl	800bebc <siprintf>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	601a      	str	r2, [r3, #0]
}
 8003ace:	e087      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
	else if ((*command) == "CLR") // If commad is "CLR" cleat the sequence
 8003ad0:	494c      	ldr	r1, [pc, #304]	@ (8003c04 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6f0>)
 8003ad2:	6838      	ldr	r0, [r7, #0]
 8003ad4:	f000 f94e 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d01e      	beq.n	8003b1c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x608>
		FINGER.motion_index = 0; // Send back to start
 8003ade:	4b43      	ldr	r3, [pc, #268]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
		FINGER.motion_cnt = 0; // Remove all commands from list
 8003ae6:	4b41      	ldr	r3, [pc, #260]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
		FINGER.motion_list[FINGER.motion_cnt] = {Finger_TASK::HUB,0}; // Make sure first command is hub
 8003aee:	4b3f      	ldr	r3, [pc, #252]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003af0:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8003af4:	493d      	ldr	r1, [pc, #244]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003af6:	1c93      	adds	r3, r2, #2
 8003af8:	00db      	lsls	r3, r3, #3
 8003afa:	440b      	add	r3, r1
 8003afc:	2104      	movs	r1, #4
 8003afe:	7119      	strb	r1, [r3, #4]
 8003b00:	493a      	ldr	r1, [pc, #232]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b02:	1c93      	adds	r3, r2, #2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	440b      	add	r3, r1
 8003b08:	2200      	movs	r2, #0
 8003b0a:	609a      	str	r2, [r3, #8]
		(*msg) = sprintf(reply,"\r\nCommand List Cleared\r\n"); // Prepare UI reply
 8003b0c:	493e      	ldr	r1, [pc, #248]	@ (8003c08 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6f4>)
 8003b0e:	4839      	ldr	r0, [pc, #228]	@ (8003bf4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e0>)
 8003b10:	f008 f9d4 	bl	800bebc <siprintf>
 8003b14:	4602      	mov	r2, r0
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	601a      	str	r2, [r3, #0]
}
 8003b1a:	e061      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
	else if ((*command) == "DMO") // If command is "DMO" start pre-programmed demo
 8003b1c:	493b      	ldr	r1, [pc, #236]	@ (8003c0c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6f8>)
 8003b1e:	6838      	ldr	r0, [r7, #0]
 8003b20:	f000 f928 	bl	8003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d04d      	beq.n	8003bc6 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6b2>
		FINGER.motion_index = 0; // Send back to start
 8003b2a:	4b30      	ldr	r3, [pc, #192]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
			FINGER.motion_list[0] = {Finger_TASK::HUB,0};
 8003b32:	4b2e      	ldr	r3, [pc, #184]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b34:	2204      	movs	r2, #4
 8003b36:	751a      	strb	r2, [r3, #20]
 8003b38:	4b2c      	ldr	r3, [pc, #176]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	619a      	str	r2, [r3, #24]
			FINGER.motion_list[1] = {Finger_TASK::ADDN,100};
 8003b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b40:	4a33      	ldr	r2, [pc, #204]	@ (8003c10 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6fc>)
 8003b42:	331c      	adds	r3, #28
 8003b44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b48:	e883 0003 	stmia.w	r3, {r0, r1}
			FINGER.motion_list[2] = {Finger_TASK::FLX2,100};
 8003b4c:	4b27      	ldr	r3, [pc, #156]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b4e:	4a31      	ldr	r2, [pc, #196]	@ (8003c14 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x700>)
 8003b50:	3324      	adds	r3, #36	@ 0x24
 8003b52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b56:	e883 0003 	stmia.w	r3, {r0, r1}
			FINGER.motion_list[3] = {Finger_TASK::FLX3,100};
 8003b5a:	4b24      	ldr	r3, [pc, #144]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b5c:	4a2e      	ldr	r2, [pc, #184]	@ (8003c18 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x704>)
 8003b5e:	332c      	adds	r3, #44	@ 0x2c
 8003b60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b64:	e883 0003 	stmia.w	r3, {r0, r1}
			FINGER.motion_list[4] = {Finger_TASK::ABDN,100};
 8003b68:	4b20      	ldr	r3, [pc, #128]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b6a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c1c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x708>)
 8003b6c:	3334      	adds	r3, #52	@ 0x34
 8003b6e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b72:	e883 0003 	stmia.w	r3, {r0, r1}
			FINGER.motion_list[5] = {Finger_TASK::FLX1,100};
 8003b76:	4b1d      	ldr	r3, [pc, #116]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b78:	4a29      	ldr	r2, [pc, #164]	@ (8003c20 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x70c>)
 8003b7a:	333c      	adds	r3, #60	@ 0x3c
 8003b7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b80:	e883 0003 	stmia.w	r3, {r0, r1}
			FINGER.motion_list[6] = {Finger_TASK::FLX1,0};
 8003b84:	4b19      	ldr	r3, [pc, #100]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b86:	2207      	movs	r2, #7
 8003b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b8c:	4b17      	ldr	r3, [pc, #92]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	649a      	str	r2, [r3, #72]	@ 0x48
			FINGER.motion_list[7] = {Finger_TASK::ABDN,0};
 8003b92:	4b16      	ldr	r3, [pc, #88]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b94:	2209      	movs	r2, #9
 8003b96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8003b9a:	4b14      	ldr	r3, [pc, #80]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	651a      	str	r2, [r3, #80]	@ 0x50
			FINGER.motion_list[8] = {Finger_TASK::HUB,0};
 8003ba0:	4b12      	ldr	r3, [pc, #72]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003ba2:	2204      	movs	r2, #4
 8003ba4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003ba8:	4b10      	ldr	r3, [pc, #64]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	659a      	str	r2, [r3, #88]	@ 0x58
			FINGER.motion_cnt = 8;
 8003bae:	4b0f      	ldr	r3, [pc, #60]	@ (8003bec <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6d8>)
 8003bb0:	2208      	movs	r2, #8
 8003bb2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
		(*msg) = sprintf(reply,"\r\nBegin demo motion sequence\r\n");
 8003bb6:	491b      	ldr	r1, [pc, #108]	@ (8003c24 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x710>)
 8003bb8:	480e      	ldr	r0, [pc, #56]	@ (8003bf4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e0>)
 8003bba:	f008 f97f 	bl	800bebc <siprintf>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	601a      	str	r2, [r3, #0]
}
 8003bc4:	e00c      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
		(*msg) = sprintf(reply,"\r\nInvalid Command: %s \r\n",buffer.c_str());
 8003bc6:	4818      	ldr	r0, [pc, #96]	@ (8003c28 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x714>)
 8003bc8:	f008 f81c 	bl	800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	461a      	mov	r2, r3
 8003bd0:	4916      	ldr	r1, [pc, #88]	@ (8003c2c <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x718>)
 8003bd2:	4808      	ldr	r0, [pc, #32]	@ (8003bf4 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6e0>)
 8003bd4:	f008 f972 	bl	800bebc <siprintf>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	601a      	str	r2, [r3, #0]
}
 8003bde:	e7ff      	b.n	8003be0 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6cc>
 8003be0:	bf00      	nop
 8003be2:	3768      	adds	r7, #104	@ 0x68
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	0800d364 	.word	0x0800d364
 8003bec:	2000068c 	.word	0x2000068c
 8003bf0:	0800d368 	.word	0x0800d368
 8003bf4:	20000810 	.word	0x20000810
 8003bf8:	0800d118 	.word	0x0800d118
 8003bfc:	0800d380 	.word	0x0800d380
 8003c00:	0800d384 	.word	0x0800d384
 8003c04:	0800d398 	.word	0x0800d398
 8003c08:	0800d39c 	.word	0x0800d39c
 8003c0c:	0800d3b8 	.word	0x0800d3b8
 8003c10:	0800d3f8 	.word	0x0800d3f8
 8003c14:	0800d400 	.word	0x0800d400
 8003c18:	0800d408 	.word	0x0800d408
 8003c1c:	0800d410 	.word	0x0800d410
 8003c20:	0800d418 	.word	0x0800d418
 8003c24:	0800d3bc 	.word	0x0800d3bc
 8003c28:	200007f8 	.word	0x200007f8
 8003c2c:	0800d3dc 	.word	0x0800d3dc

08003c30 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART Callback
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b08a      	sub	sp, #40	@ 0x28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,&buf,sizeof(buf),1000); // Echo keys
 8003c38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	4926      	ldr	r1, [pc, #152]	@ (8003cd8 <HAL_UART_RxCpltCallback+0xa8>)
 8003c40:	4826      	ldr	r0, [pc, #152]	@ (8003cdc <HAL_UART_RxCpltCallback+0xac>)
 8003c42:	f005 fdd7 	bl	80097f4 <HAL_UART_Transmit>

	// If enter is pressed
	if ((buf == '\n') || (buf == '\r'))
 8003c46:	4b24      	ldr	r3, [pc, #144]	@ (8003cd8 <HAL_UART_RxCpltCallback+0xa8>)
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	2b0a      	cmp	r3, #10
 8003c4c:	d003      	beq.n	8003c56 <HAL_UART_RxCpltCallback+0x26>
 8003c4e:	4b22      	ldr	r3, [pc, #136]	@ (8003cd8 <HAL_UART_RxCpltCallback+0xa8>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	2b0d      	cmp	r3, #13
 8003c54:	d11f      	bne.n	8003c96 <HAL_UART_RxCpltCallback+0x66>
	{
		int msg; // creat message variable

		std::string command = buffer.substr(0,3); // Isolate the command
 8003c56:	f107 000c 	add.w	r0, r7, #12
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	4920      	ldr	r1, [pc, #128]	@ (8003ce0 <HAL_UART_RxCpltCallback+0xb0>)
 8003c60:	f008 f812 	bl	800bc88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>

		cmd_parse(&msg,&command); // Parse the command
 8003c64:	f107 020c 	add.w	r2, r7, #12
 8003c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7ff fc50 	bl	8003514 <_Z9cmd_parsePiPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

		HAL_UART_Transmit(&huart1,(unsigned char*)reply,msg,1000); // Transmit UI reply
 8003c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c7c:	4919      	ldr	r1, [pc, #100]	@ (8003ce4 <HAL_UART_RxCpltCallback+0xb4>)
 8003c7e:	4817      	ldr	r0, [pc, #92]	@ (8003cdc <HAL_UART_RxCpltCallback+0xac>)
 8003c80:	f005 fdb8 	bl	80097f4 <HAL_UART_Transmit>
		buffer.clear(); // Clear the buffer to prevent re-running same command
 8003c84:	4816      	ldr	r0, [pc, #88]	@ (8003ce0 <HAL_UART_RxCpltCallback+0xb0>)
 8003c86:	f007 ff8d 	bl	800bba4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>
	}
 8003c8a:	f107 030c 	add.w	r3, r7, #12
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f007 ff3f 	bl	800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8003c94:	e016      	b.n	8003cc4 <HAL_UART_RxCpltCallback+0x94>
	else if (buf == '\177') // IF backspace pressed
 8003c96:	4b10      	ldr	r3, [pc, #64]	@ (8003cd8 <HAL_UART_RxCpltCallback+0xa8>)
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8003c9c:	d10c      	bne.n	8003cb8 <HAL_UART_RxCpltCallback+0x88>
	{
		if (not buffer.empty()) // Make sure the string isnt empty
 8003c9e:	4810      	ldr	r0, [pc, #64]	@ (8003ce0 <HAL_UART_RxCpltCallback+0xb0>)
 8003ca0:	f007 ff85 	bl	800bbae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	f083 0301 	eor.w	r3, r3, #1
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d009      	beq.n	8003cc4 <HAL_UART_RxCpltCallback+0x94>
		{
			buffer.pop_back(); // Remove the most recent character
 8003cb0:	480b      	ldr	r0, [pc, #44]	@ (8003ce0 <HAL_UART_RxCpltCallback+0xb0>)
 8003cb2:	f007 ffa0 	bl	800bbf6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8pop_backEv>
 8003cb6:	e005      	b.n	8003cc4 <HAL_UART_RxCpltCallback+0x94>
		}
	}
	else // Otherwise
	{
		buffer += buf; // Add buf to buffer
 8003cb8:	4b07      	ldr	r3, [pc, #28]	@ (8003cd8 <HAL_UART_RxCpltCallback+0xa8>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4808      	ldr	r0, [pc, #32]	@ (8003ce0 <HAL_UART_RxCpltCallback+0xb0>)
 8003cc0:	f007 ff93 	bl	800bbea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
	}

	HAL_UART_Receive_IT(&huart1,&buf,sizeof(buf)); // Set up to recieve again
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	4904      	ldr	r1, [pc, #16]	@ (8003cd8 <HAL_UART_RxCpltCallback+0xa8>)
 8003cc8:	4804      	ldr	r0, [pc, #16]	@ (8003cdc <HAL_UART_RxCpltCallback+0xac>)
 8003cca:	f005 fe21 	bl	8009910 <HAL_UART_Receive_IT>
}
 8003cce:	bf00      	nop
 8003cd0:	3728      	adds	r7, #40	@ 0x28
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20000874 	.word	0x20000874
 8003cdc:	20000490 	.word	0x20000490
 8003ce0:	200007f8 	.word	0x200007f8
 8003ce4:	20000810 	.word	0x20000810

08003ce8 <_Z6microsv>:
/**
 * @brief Get the current time in microseconds
 * @return Count of microseconds timer
 */
uint16_t micros(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
	return (&htim6)->Instance->CNT; // Get the microseconds timer count
 8003cec:	4b04      	ldr	r3, [pc, #16]	@ (8003d00 <_Z6microsv+0x18>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf2:	b29b      	uxth	r3, r3
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	200003ac 	.word	0x200003ac

08003d04 <_Z9time_difftt>:
 * @param initial_t Initial Time in microseconds
 * @param final_t Final Time in microseconds
 * @return Difference between initial and final time in microseconds
 */
uint16_t time_diff(uint16_t initial_t, uint16_t final_t)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	460a      	mov	r2, r1
 8003d0e:	80fb      	strh	r3, [r7, #6]
 8003d10:	4613      	mov	r3, r2
 8003d12:	80bb      	strh	r3, [r7, #4]
	uint16_t dt = final_t - initial_t; // Calculate the change in time
 8003d14:	88ba      	ldrh	r2, [r7, #4]
 8003d16:	88fb      	ldrh	r3, [r7, #6]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	81fb      	strh	r3, [r7, #14]

	uint16_t AR = __HAL_TIM_GET_AUTORELOAD(&htim6); // Retrieve AR for CLK
 8003d1c:	4b11      	ldr	r3, [pc, #68]	@ (8003d64 <_Z9time_difftt+0x60>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d22:	81bb      	strh	r3, [r7, #12]

	if (abs(dt) > (AR + 1)/2) // Account for overflow
 8003d24:	89fa      	ldrh	r2, [r7, #14]
 8003d26:	89bb      	ldrh	r3, [r7, #12]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	0fd9      	lsrs	r1, r3, #31
 8003d2c:	440b      	add	r3, r1
 8003d2e:	105b      	asrs	r3, r3, #1
 8003d30:	429a      	cmp	r2, r3
 8003d32:	dd0f      	ble.n	8003d54 <_Z9time_difftt+0x50>
	{
		if (dt > 0)
 8003d34:	89fb      	ldrh	r3, [r7, #14]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d006      	beq.n	8003d48 <_Z9time_difftt+0x44>
		{
			dt -= (AR + 1);
 8003d3a:	89fa      	ldrh	r2, [r7, #14]
 8003d3c:	89bb      	ldrh	r3, [r7, #12]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b01      	subs	r3, #1
 8003d44:	81fb      	strh	r3, [r7, #14]
 8003d46:	e005      	b.n	8003d54 <_Z9time_difftt+0x50>
		}
		else
		{
			dt += (AR + 1);
 8003d48:	89ba      	ldrh	r2, [r7, #12]
 8003d4a:	89fb      	ldrh	r3, [r7, #14]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3301      	adds	r3, #1
 8003d52:	81fb      	strh	r3, [r7, #14]
		}
	}

	return dt;
 8003d54:	89fb      	ldrh	r3, [r7, #14]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	200003ac 	.word	0x200003ac

08003d68 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  */
void Error_Handler(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d6c:	b672      	cpsid	i
}
 8003d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d70:	bf00      	nop
 8003d72:	e7fd      	b.n	8003d70 <Error_Handler+0x8>

08003d74 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_>:
   *  @return  True if @a __lhs.compare(@a __rhs) == 0.  False otherwise.
   */
  template<typename _CharT, typename _Traits, typename _Alloc>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator==(const basic_string<_CharT, _Traits, _Alloc>& __lhs,
 8003d74:	b590      	push	{r4, r7, lr}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
	       const _CharT* __rhs)
    {
      return __lhs.size() == _Traits::length(__rhs)
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f007 fecd 	bl	800bb1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003d84:	4604      	mov	r4, r0
 8003d86:	6838      	ldr	r0, [r7, #0]
 8003d88:	f7fe fbd8 	bl	800253c <_ZNSt11char_traitsIcE6lengthEPKc>
 8003d8c:	4603      	mov	r3, r0
	       && !_Traits::compare(__lhs.data(), __rhs, __lhs.size());
 8003d8e:	429c      	cmp	r4, r3
 8003d90:	d111      	bne.n	8003db6 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_+0x42>
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f007 ff38 	bl	800bc08 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
 8003d98:	4604      	mov	r4, r0
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f007 febf 	bl	800bb1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
 8003da0:	4603      	mov	r3, r0
 8003da2:	461a      	mov	r2, r3
 8003da4:	6839      	ldr	r1, [r7, #0]
 8003da6:	4620      	mov	r0, r4
 8003da8:	f7fe fbb2 	bl	8002510 <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_+0x42>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <_ZSteqIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS5_+0x44>
 8003db6:	2300      	movs	r3, #0
    }
 8003db8:	4618      	mov	r0, r3
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd90      	pop	{r4, r7, pc}

08003dc0 <_ZNSt15__new_allocatorIcED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
	...

08003dd8 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08a      	sub	sp, #40	@ 0x28
 8003ddc:	af08      	add	r7, sp, #32
				  ,&hdac1,DAC_CHANNEL_1);
 8003dde:	2300      	movs	r3, #0
 8003de0:	9307      	str	r3, [sp, #28]
 8003de2:	4b54      	ldr	r3, [pc, #336]	@ (8003f34 <_Z41__static_initialization_and_destruction_0v+0x15c>)
 8003de4:	9306      	str	r3, [sp, #24]
 8003de6:	4b54      	ldr	r3, [pc, #336]	@ (8003f38 <_Z41__static_initialization_and_destruction_0v+0x160>)
 8003de8:	9305      	str	r3, [sp, #20]
 8003dea:	4b54      	ldr	r3, [pc, #336]	@ (8003f3c <_Z41__static_initialization_and_destruction_0v+0x164>)
 8003dec:	9304      	str	r3, [sp, #16]
 8003dee:	4b54      	ldr	r3, [pc, #336]	@ (8003f40 <_Z41__static_initialization_and_destruction_0v+0x168>)
 8003df0:	9303      	str	r3, [sp, #12]
 8003df2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003df6:	9302      	str	r3, [sp, #8]
 8003df8:	4b52      	ldr	r3, [pc, #328]	@ (8003f44 <_Z41__static_initialization_and_destruction_0v+0x16c>)
 8003dfa:	9301      	str	r3, [sp, #4]
 8003dfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	4b50      	ldr	r3, [pc, #320]	@ (8003f44 <_Z41__static_initialization_and_destruction_0v+0x16c>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	4950      	ldr	r1, [pc, #320]	@ (8003f48 <_Z41__static_initialization_and_destruction_0v+0x170>)
 8003e08:	4850      	ldr	r0, [pc, #320]	@ (8003f4c <_Z41__static_initialization_and_destruction_0v+0x174>)
 8003e0a:	f000 f8eb 	bl	8003fe4 <_ZN5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeftS3_tS1_P17ADC_HandleTypeDefmP17DAC_HandleTypeDefm>
				  ,&hdac1,DAC_CHANNEL_2);
 8003e0e:	2310      	movs	r3, #16
 8003e10:	9307      	str	r3, [sp, #28]
 8003e12:	4b48      	ldr	r3, [pc, #288]	@ (8003f34 <_Z41__static_initialization_and_destruction_0v+0x15c>)
 8003e14:	9306      	str	r3, [sp, #24]
 8003e16:	4b4e      	ldr	r3, [pc, #312]	@ (8003f50 <_Z41__static_initialization_and_destruction_0v+0x178>)
 8003e18:	9305      	str	r3, [sp, #20]
 8003e1a:	4b48      	ldr	r3, [pc, #288]	@ (8003f3c <_Z41__static_initialization_and_destruction_0v+0x164>)
 8003e1c:	9304      	str	r3, [sp, #16]
 8003e1e:	4b4d      	ldr	r3, [pc, #308]	@ (8003f54 <_Z41__static_initialization_and_destruction_0v+0x17c>)
 8003e20:	9303      	str	r3, [sp, #12]
 8003e22:	2302      	movs	r3, #2
 8003e24:	9302      	str	r3, [sp, #8]
 8003e26:	4b47      	ldr	r3, [pc, #284]	@ (8003f44 <_Z41__static_initialization_and_destruction_0v+0x16c>)
 8003e28:	9301      	str	r3, [sp, #4]
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	9300      	str	r3, [sp, #0]
 8003e2e:	4b45      	ldr	r3, [pc, #276]	@ (8003f44 <_Z41__static_initialization_and_destruction_0v+0x16c>)
 8003e30:	2204      	movs	r2, #4
 8003e32:	4945      	ldr	r1, [pc, #276]	@ (8003f48 <_Z41__static_initialization_and_destruction_0v+0x170>)
 8003e34:	4848      	ldr	r0, [pc, #288]	@ (8003f58 <_Z41__static_initialization_and_destruction_0v+0x180>)
 8003e36:	f000 f8d5 	bl	8003fe4 <_ZN5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeftS3_tS1_P17ADC_HandleTypeDefmP17DAC_HandleTypeDefm>
				  ,&hdac2,DAC_CHANNEL_1);
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	9307      	str	r3, [sp, #28]
 8003e3e:	4b47      	ldr	r3, [pc, #284]	@ (8003f5c <_Z41__static_initialization_and_destruction_0v+0x184>)
 8003e40:	9306      	str	r3, [sp, #24]
 8003e42:	4b47      	ldr	r3, [pc, #284]	@ (8003f60 <_Z41__static_initialization_and_destruction_0v+0x188>)
 8003e44:	9305      	str	r3, [sp, #20]
 8003e46:	4b3d      	ldr	r3, [pc, #244]	@ (8003f3c <_Z41__static_initialization_and_destruction_0v+0x164>)
 8003e48:	9304      	str	r3, [sp, #16]
 8003e4a:	4b46      	ldr	r3, [pc, #280]	@ (8003f64 <_Z41__static_initialization_and_destruction_0v+0x18c>)
 8003e4c:	9303      	str	r3, [sp, #12]
 8003e4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e52:	9302      	str	r3, [sp, #8]
 8003e54:	4b44      	ldr	r3, [pc, #272]	@ (8003f68 <_Z41__static_initialization_and_destruction_0v+0x190>)
 8003e56:	9301      	str	r3, [sp, #4]
 8003e58:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	4b42      	ldr	r3, [pc, #264]	@ (8003f68 <_Z41__static_initialization_and_destruction_0v+0x190>)
 8003e60:	2208      	movs	r2, #8
 8003e62:	4939      	ldr	r1, [pc, #228]	@ (8003f48 <_Z41__static_initialization_and_destruction_0v+0x170>)
 8003e64:	4841      	ldr	r0, [pc, #260]	@ (8003f6c <_Z41__static_initialization_and_destruction_0v+0x194>)
 8003e66:	f000 f8bd 	bl	8003fe4 <_ZN5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeftS3_tS1_P17ADC_HandleTypeDefmP17DAC_HandleTypeDefm>
				  ,&hdac3,DAC_CHANNEL_1);
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	9307      	str	r3, [sp, #28]
 8003e6e:	4b40      	ldr	r3, [pc, #256]	@ (8003f70 <_Z41__static_initialization_and_destruction_0v+0x198>)
 8003e70:	9306      	str	r3, [sp, #24]
 8003e72:	4b40      	ldr	r3, [pc, #256]	@ (8003f74 <_Z41__static_initialization_and_destruction_0v+0x19c>)
 8003e74:	9305      	str	r3, [sp, #20]
 8003e76:	4b31      	ldr	r3, [pc, #196]	@ (8003f3c <_Z41__static_initialization_and_destruction_0v+0x164>)
 8003e78:	9304      	str	r3, [sp, #16]
 8003e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f78 <_Z41__static_initialization_and_destruction_0v+0x1a0>)
 8003e7c:	9303      	str	r3, [sp, #12]
 8003e7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e82:	9302      	str	r3, [sp, #8]
 8003e84:	4b2f      	ldr	r3, [pc, #188]	@ (8003f44 <_Z41__static_initialization_and_destruction_0v+0x16c>)
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	2340      	movs	r3, #64	@ 0x40
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8003f44 <_Z41__static_initialization_and_destruction_0v+0x16c>)
 8003e8e:	220c      	movs	r2, #12
 8003e90:	492d      	ldr	r1, [pc, #180]	@ (8003f48 <_Z41__static_initialization_and_destruction_0v+0x170>)
 8003e92:	483a      	ldr	r0, [pc, #232]	@ (8003f7c <_Z41__static_initialization_and_destruction_0v+0x1a4>)
 8003e94:	f000 f8a6 	bl	8003fe4 <_ZN5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeftS3_tS1_P17ADC_HandleTypeDefmP17DAC_HandleTypeDefm>
				  ,&hdac4,DAC_CHANNEL_1);
 8003e98:	2300      	movs	r3, #0
 8003e9a:	9307      	str	r3, [sp, #28]
 8003e9c:	4b38      	ldr	r3, [pc, #224]	@ (8003f80 <_Z41__static_initialization_and_destruction_0v+0x1a8>)
 8003e9e:	9306      	str	r3, [sp, #24]
 8003ea0:	4b38      	ldr	r3, [pc, #224]	@ (8003f84 <_Z41__static_initialization_and_destruction_0v+0x1ac>)
 8003ea2:	9305      	str	r3, [sp, #20]
 8003ea4:	4b25      	ldr	r3, [pc, #148]	@ (8003f3c <_Z41__static_initialization_and_destruction_0v+0x164>)
 8003ea6:	9304      	str	r3, [sp, #16]
 8003ea8:	4b37      	ldr	r3, [pc, #220]	@ (8003f88 <_Z41__static_initialization_and_destruction_0v+0x1b0>)
 8003eaa:	9303      	str	r3, [sp, #12]
 8003eac:	2304      	movs	r3, #4
 8003eae:	9302      	str	r3, [sp, #8]
 8003eb0:	4b36      	ldr	r3, [pc, #216]	@ (8003f8c <_Z41__static_initialization_and_destruction_0v+0x1b4>)
 8003eb2:	9301      	str	r3, [sp, #4]
 8003eb4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003eb8:	9300      	str	r3, [sp, #0]
 8003eba:	4b2b      	ldr	r3, [pc, #172]	@ (8003f68 <_Z41__static_initialization_and_destruction_0v+0x190>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	4934      	ldr	r1, [pc, #208]	@ (8003f90 <_Z41__static_initialization_and_destruction_0v+0x1b8>)
 8003ec0:	4834      	ldr	r0, [pc, #208]	@ (8003f94 <_Z41__static_initialization_and_destruction_0v+0x1bc>)
 8003ec2:	f000 f88f 	bl	8003fe4 <_ZN5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeftS3_tS1_P17ADC_HandleTypeDefmP17DAC_HandleTypeDefm>
							    ,2.0,0.0,0.01,0.001);
 8003ec6:	f240 1313 	movw	r3, #275	@ 0x113
 8003eca:	9307      	str	r3, [sp, #28]
 8003ecc:	2396      	movs	r3, #150	@ 0x96
 8003ece:	9306      	str	r3, [sp, #24]
 8003ed0:	4b30      	ldr	r3, [pc, #192]	@ (8003f94 <_Z41__static_initialization_and_destruction_0v+0x1bc>)
 8003ed2:	9305      	str	r3, [sp, #20]
 8003ed4:	2396      	movs	r3, #150	@ 0x96
 8003ed6:	9304      	str	r3, [sp, #16]
 8003ed8:	4b28      	ldr	r3, [pc, #160]	@ (8003f7c <_Z41__static_initialization_and_destruction_0v+0x1a4>)
 8003eda:	9303      	str	r3, [sp, #12]
 8003edc:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8003ee0:	9302      	str	r3, [sp, #8]
 8003ee2:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8003ee6:	9301      	str	r3, [sp, #4]
 8003ee8:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	eddf 1a2a 	vldr	s3, [pc, #168]	@ 8003f98 <_Z41__static_initialization_and_destruction_0v+0x1c0>
 8003ef2:	ed9f 1a2a 	vldr	s2, [pc, #168]	@ 8003f9c <_Z41__static_initialization_and_destruction_0v+0x1c4>
 8003ef6:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8003fa0 <_Z41__static_initialization_and_destruction_0v+0x1c8>
 8003efa:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8003efe:	4b1b      	ldr	r3, [pc, #108]	@ (8003f6c <_Z41__static_initialization_and_destruction_0v+0x194>)
 8003f00:	f240 1245 	movw	r2, #325	@ 0x145
 8003f04:	4914      	ldr	r1, [pc, #80]	@ (8003f58 <_Z41__static_initialization_and_destruction_0v+0x180>)
 8003f06:	4827      	ldr	r0, [pc, #156]	@ (8003fa4 <_Z41__static_initialization_and_destruction_0v+0x1cc>)
 8003f08:	f7fc ffe0 	bl	8000ecc <_ZN11Finger_TASKC1EP5MotorlS1_lllS1_lS1_llffff>
std::string buffer; /**< @brief UART entire entered message buffer*/
 8003f0c:	4826      	ldr	r0, [pc, #152]	@ (8003fa8 <_Z41__static_initialization_and_destruction_0v+0x1d0>)
 8003f0e:	f007 fdf9 	bl	800bb04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 8003f12:	463b      	mov	r3, r7
 8003f14:	607b      	str	r3, [r7, #4]
		                   "\n\r\n\r";
 8003f16:	463b      	mov	r3, r7
 8003f18:	461a      	mov	r2, r3
 8003f1a:	4924      	ldr	r1, [pc, #144]	@ (8003fac <_Z41__static_initialization_and_destruction_0v+0x1d4>)
 8003f1c:	4824      	ldr	r0, [pc, #144]	@ (8003fb0 <_Z41__static_initialization_and_destruction_0v+0x1d8>)
 8003f1e:	f007 fec7 	bl	800bcb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8003f22:	463b      	mov	r3, r7
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff ff4b 	bl	8003dc0 <_ZNSt15__new_allocatorIcED1Ev>
}
 8003f2a:	bf00      	nop
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000114 	.word	0x20000114
 8003f38:	10c00010 	.word	0x10c00010
 8003f3c:	200000a8 	.word	0x200000a8
 8003f40:	2000027c 	.word	0x2000027c
 8003f44:	48000400 	.word	0x48000400
 8003f48:	20000230 	.word	0x20000230
 8003f4c:	20000524 	.word	0x20000524
 8003f50:	14f00020 	.word	0x14f00020
 8003f54:	200002c8 	.word	0x200002c8
 8003f58:	2000056c 	.word	0x2000056c
 8003f5c:	20000128 	.word	0x20000128
 8003f60:	19200040 	.word	0x19200040
 8003f64:	20000314 	.word	0x20000314
 8003f68:	48000800 	.word	0x48000800
 8003f6c:	200005b4 	.word	0x200005b4
 8003f70:	2000013c 	.word	0x2000013c
 8003f74:	1d500080 	.word	0x1d500080
 8003f78:	20000360 	.word	0x20000360
 8003f7c:	200005fc 	.word	0x200005fc
 8003f80:	20000150 	.word	0x20000150
 8003f84:	21800100 	.word	0x21800100
 8003f88:	200003f8 	.word	0x200003f8
 8003f8c:	48000c00 	.word	0x48000c00
 8003f90:	20000444 	.word	0x20000444
 8003f94:	20000644 	.word	0x20000644
 8003f98:	3a83126f 	.word	0x3a83126f
 8003f9c:	3c23d70a 	.word	0x3c23d70a
 8003fa0:	00000000 	.word	0x00000000
 8003fa4:	2000068c 	.word	0x2000068c
 8003fa8:	200007f8 	.word	0x200007f8
 8003fac:	0800d420 	.word	0x0800d420
 8003fb0:	2000087c 	.word	0x2000087c

08003fb4 <_Z41__static_initialization_and_destruction_1v>:
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
std::string command_list = "\n\rCommands:"
 8003fb8:	4803      	ldr	r0, [pc, #12]	@ (8003fc8 <_Z41__static_initialization_and_destruction_1v+0x14>)
 8003fba:	f007 fdaa 	bl	800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
std::string buffer; /**< @brief UART entire entered message buffer*/
 8003fbe:	4803      	ldr	r0, [pc, #12]	@ (8003fcc <_Z41__static_initialization_and_destruction_1v+0x18>)
 8003fc0:	f007 fda7 	bl	800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8003fc4:	bf00      	nop
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	2000087c 	.word	0x2000087c
 8003fcc:	200007f8 	.word	0x200007f8

08003fd0 <_GLOBAL__sub_I_hadc1>:
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	f7ff ff00 	bl	8003dd8 <_Z41__static_initialization_and_destruction_0v>
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <_GLOBAL__sub_D_hadc1>:
 8003fda:	b580      	push	{r7, lr}
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	f7ff ffe9 	bl	8003fb4 <_Z41__static_initialization_and_destruction_1v>
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <_ZN5MotorC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeftS3_tS1_P17ADC_HandleTypeDefmP17DAC_HandleTypeDefm>:
 * @param DAC_Channel The selected DAC channel
 *         This parameter can be one of the following values:
 *           @arg DAC_CHANNEL_1: DAC Channel1 selected
 *           @arg DAC_CHANNEL_2: DAC Channel2 selected
 */
Motor::Motor(TIM_HandleTypeDef *htim_PWM
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
 8003ff0:	603b      	str	r3, [r7, #0]
,_PH_Pin(PH_Pin)
,_htim_ENC(htim_ENC)
,_hadc(hadc)
,_ADC_Channel(ADC_Channel)
,_hdac(hdac)
,_DAC_Channel(DAC_Channel)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	701a      	strb	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	609a      	str	r2, [r3, #8]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	819a      	strh	r2, [r3, #12]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8004010:	81da      	strh	r2, [r3, #14]
:_htim_PWM(htim_PWM)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	611a      	str	r2, [r3, #16]
,_PWM_Channel(PWM_Channel)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	615a      	str	r2, [r3, #20]
,_NSLEEP_GPIO_Port(NSLEEP_GPIO_Port)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	619a      	str	r2, [r3, #24]
,_NSLEEP_Pin(NSLEEP_Pin)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	8b3a      	ldrh	r2, [r7, #24]
 8004028:	839a      	strh	r2, [r3, #28]
,_PH_GPIO_Port(PH_GPIO_Port)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	69fa      	ldr	r2, [r7, #28]
 800402e:	621a      	str	r2, [r3, #32]
,_PH_Pin(PH_Pin)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8c3a      	ldrh	r2, [r7, #32]
 8004034:	849a      	strh	r2, [r3, #36]	@ 0x24
,_htim_ENC(htim_ENC)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800403a:	629a      	str	r2, [r3, #40]	@ 0x28
,_hadc(hadc)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004040:	62da      	str	r2, [r3, #44]	@ 0x2c
,_ADC_Channel(ADC_Channel)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004046:	631a      	str	r2, [r3, #48]	@ 0x30
,_hdac(hdac)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800404c:	635a      	str	r2, [r3, #52]	@ 0x34
,_DAC_Channel(DAC_Channel)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004052:	639a      	str	r2, [r3, #56]	@ 0x38
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	879a      	strh	r2, [r3, #60]	@ 0x3c
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	645a      	str	r2, [r3, #68]	@ 0x44
{}
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	4618      	mov	r0, r3
 800406a:	3714      	adds	r7, #20
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <_ZN5Motor5startEv>:

/**
 * @brief Start motor and associated peripherals
 */
void Motor::start(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
	disable(); // Disable Motor
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 f83c 	bl	80040fa <_ZN5Motor7disableEv>
	HAL_TIM_PWM_Start(_htim_PWM,_PWM_Channel); // Start PWM Timer
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691a      	ldr	r2, [r3, #16]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	4619      	mov	r1, r3
 800408c:	4610      	mov	r0, r2
 800408e:	f004 fad9 	bl	8008644 <HAL_TIM_PWM_Start>
	set_effort(0); // Set motor effort to 0
 8004092:	2100      	movs	r1, #0
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f83f 	bl	8004118 <_ZN5Motor10set_effortEl>
	HAL_TIM_Encoder_Start(_htim_ENC, TIM_CHANNEL_ALL); // Start Encoder Timer
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800409e:	213c      	movs	r1, #60	@ 0x3c
 80040a0:	4618      	mov	r0, r3
 80040a2:	f004 fc87 	bl	80089b4 <HAL_TIM_Encoder_Start>
	HAL_DAC_Start(_hdac,_DAC_Channel); // Start DAC
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ae:	4619      	mov	r1, r3
 80040b0:	4610      	mov	r0, r2
 80040b2:	f002 fa95 	bl	80065e0 <HAL_DAC_Start>
	HAL_DAC_SetValue(_hdac,_DAC_Channel,DAC_ALIGN_12B_R,current_lim); // Set current limit to max
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	89db      	ldrh	r3, [r3, #14]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f002 faf8 	bl	80066b8 <HAL_DAC_SetValue>
	HAL_ADCEx_Calibration_Start(_hadc,ADC_SINGLE_ENDED); // Calibrate ADC
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040cc:	217f      	movs	r1, #127	@ 0x7f
 80040ce:	4618      	mov	r0, r3
 80040d0:	f001 ffea 	bl	80060a8 <HAL_ADCEx_Calibration_Start>
}
 80040d4:	bf00      	nop
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <_ZN5Motor6enableEv>:

/**
 * @brief Enable the motor
 */
void Motor::enable(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
	_NSLEEP_GPIO_Port->BSRR = _NSLEEP_Pin; // Set NSLEEP Pin
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	8b9a      	ldrh	r2, [r3, #28]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	619a      	str	r2, [r3, #24]
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr

080040fa <_ZN5Motor7disableEv>:

/**
 * @brief Disable the motor
 */
void Motor::disable(void)
{
 80040fa:	b480      	push	{r7}
 80040fc:	b083      	sub	sp, #12
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
	_NSLEEP_GPIO_Port->BRR = _NSLEEP_Pin; // Reset NSLEEP Pin
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	8b9a      	ldrh	r2, [r3, #28]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <_ZN5Motor10set_effortEl>:
/**
 * @brief Set motor effort between -100 and 100
 * @param duty Desired duty cycle of the motor
 */
void Motor::set_effort(int32_t duty)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
	effort = std::max(int32_t(-100), std::min(int32_t(100), duty)); // Constrain -100 < effort < 100
 8004122:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8004126:	60bb      	str	r3, [r7, #8]
 8004128:	2364      	movs	r3, #100	@ 0x64
 800412a:	60fb      	str	r3, [r7, #12]
 800412c:	463a      	mov	r2, r7
 800412e:	f107 030c 	add.w	r3, r7, #12
 8004132:	4611      	mov	r1, r2
 8004134:	4618      	mov	r0, r3
 8004136:	f7fc fe93 	bl	8000e60 <_ZSt3minIlERKT_S2_S2_>
 800413a:	4602      	mov	r2, r0
 800413c:	f107 0308 	add.w	r3, r7, #8
 8004140:	4611      	mov	r1, r2
 8004142:	4618      	mov	r0, r3
 8004144:	f7fc fea0 	bl	8000e88 <_ZSt3maxIlERKT_S2_S2_>
 8004148:	4603      	mov	r3, r0
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	b25a      	sxtb	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	701a      	strb	r2, [r3, #0]
	uint16_t AR = __HAL_TIM_GET_AUTORELOAD(_htim_PWM); // Retrieve AR for PWM
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415a:	82fb      	strh	r3, [r7, #22]
	int compare = abs((int8_t(effort)*AR)/100); // Convert duty cycle to compare value
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f993 3000 	ldrsb.w	r3, [r3]
 8004162:	461a      	mov	r2, r3
 8004164:	8afb      	ldrh	r3, [r7, #22]
 8004166:	fb02 f303 	mul.w	r3, r2, r3
 800416a:	4a2a      	ldr	r2, [pc, #168]	@ (8004214 <_ZN5Motor10set_effortEl+0xfc>)
 800416c:	fb82 1203 	smull	r1, r2, r2, r3
 8004170:	1152      	asrs	r2, r2, #5
 8004172:	17db      	asrs	r3, r3, #31
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	bfb8      	it	lt
 800417a:	425b      	neglt	r3, r3
 800417c:	613b      	str	r3, [r7, #16]

	if (effort > 0)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f993 3000 	ldrsb.w	r3, [r3]
 8004184:	2b00      	cmp	r3, #0
 8004186:	dd05      	ble.n	8004194 <_ZN5Motor10set_effortEl+0x7c>
	{
		_PH_GPIO_Port->BSRR = _PH_Pin; // Set PH Pin
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	619a      	str	r2, [r3, #24]
 8004192:	e004      	b.n	800419e <_ZN5Motor10set_effortEl+0x86>
	}
	else
	{
		_PH_GPIO_Port->BRR = _PH_Pin; // Reset PH Pin
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	__HAL_TIM_SET_COMPARE(_htim_PWM,_PWM_Channel,compare); // Change compare value
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d105      	bne.n	80041b2 <_ZN5Motor10set_effortEl+0x9a>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80041b0:	e02c      	b.n	800420c <_ZN5Motor10set_effortEl+0xf4>
	__HAL_TIM_SET_COMPARE(_htim_PWM,_PWM_Channel,compare); // Change compare value
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d105      	bne.n	80041c6 <_ZN5Motor10set_effortEl+0xae>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80041c4:	e022      	b.n	800420c <_ZN5Motor10set_effortEl+0xf4>
	__HAL_TIM_SET_COMPARE(_htim_PWM,_PWM_Channel,compare); // Change compare value
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d105      	bne.n	80041da <_ZN5Motor10set_effortEl+0xc2>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80041d8:	e018      	b.n	800420c <_ZN5Motor10set_effortEl+0xf4>
	__HAL_TIM_SET_COMPARE(_htim_PWM,_PWM_Channel,compare); // Change compare value
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	2b0c      	cmp	r3, #12
 80041e0:	d105      	bne.n	80041ee <_ZN5Motor10set_effortEl+0xd6>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80041ec:	e00e      	b.n	800420c <_ZN5Motor10set_effortEl+0xf4>
	__HAL_TIM_SET_COMPARE(_htim_PWM,_PWM_Channel,compare); // Change compare value
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	2b10      	cmp	r3, #16
 80041f4:	d105      	bne.n	8004202 <_ZN5Motor10set_effortEl+0xea>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8004200:	e004      	b.n	800420c <_ZN5Motor10set_effortEl+0xf4>
	__HAL_TIM_SET_COMPARE(_htim_PWM,_PWM_Channel,compare); // Change compare value
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800420c:	bf00      	nop
 800420e:	3718      	adds	r7, #24
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}
 8004214:	51eb851f 	.word	0x51eb851f

08004218 <_ZN5Motor10update_encEv>:

/**
 * @brief Update encoder count and check for counter reload
 */
void Motor::update_enc(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
	uint16_t count = (_htim_ENC)->Instance->CNT; // Get the current encoder count
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004228:	81fb      	strh	r3, [r7, #14]
	_delta = count - _prev_cnt; // Calculate the change in count
 800422a:	89fb      	ldrh	r3, [r7, #14]
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8004230:	1a9a      	subs	r2, r3, r2
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	641a      	str	r2, [r3, #64]	@ 0x40
	uint16_t time = micros(); // Get the current time
 8004236:	f7ff fd57 	bl	8003ce8 <_Z6microsv>
 800423a:	4603      	mov	r3, r0
 800423c:	81bb      	strh	r3, [r7, #12]
	_dt = time_diff(_prev_time,time); // Calculate the change in time
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004242:	89ba      	ldrh	r2, [r7, #12]
 8004244:	4611      	mov	r1, r2
 8004246:	4618      	mov	r0, r3
 8004248:	f7ff fd5c 	bl	8003d04 <_Z9time_difftt>
 800424c:	4603      	mov	r3, r0
 800424e:	461a      	mov	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	645a      	str	r2, [r3, #68]	@ 0x44

	uint16_t AR = __HAL_TIM_GET_AUTORELOAD(_htim_ENC); // Retrieve AR for ENC
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425c:	817b      	strh	r3, [r7, #10]

	if (abs(_delta) > (AR + 1)/2) // Account for overflow
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004262:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004266:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800426a:	897b      	ldrh	r3, [r7, #10]
 800426c:	3301      	adds	r3, #1
 800426e:	0fd9      	lsrs	r1, r3, #31
 8004270:	440b      	add	r3, r1
 8004272:	105b      	asrs	r3, r3, #1
 8004274:	429a      	cmp	r2, r3
 8004276:	dd12      	ble.n	800429e <_ZN5Motor10update_encEv+0x86>
	{
		if (_delta > 0)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427c:	2b00      	cmp	r3, #0
 800427e:	dd07      	ble.n	8004290 <_ZN5Motor10update_encEv+0x78>
		{
			_delta -= (AR + 1);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004284:	897b      	ldrh	r3, [r7, #10]
 8004286:	3301      	adds	r3, #1
 8004288:	1ad2      	subs	r2, r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	641a      	str	r2, [r3, #64]	@ 0x40
 800428e:	e006      	b.n	800429e <_ZN5Motor10update_encEv+0x86>
		}
		else
		{
			_delta += (AR + 1);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004294:	897b      	ldrh	r3, [r7, #10]
 8004296:	3301      	adds	r3, #1
 8004298:	441a      	add	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	641a      	str	r2, [r3, #64]	@ 0x40
		}
	}

	// Update Position and Velocity
	position += _delta;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	441a      	add	r2, r3
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	605a      	str	r2, [r3, #4]
	velocity = (_delta*1000000)/_dt;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b0:	4a09      	ldr	r2, [pc, #36]	@ (80042d8 <_ZN5Motor10update_encEv+0xc0>)
 80042b2:	fb03 f202 	mul.w	r2, r3, r2
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ba:	fb92 f2f3 	sdiv	r2, r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	609a      	str	r2, [r3, #8]

	// Update the previous values to be the most recent values
	_prev_cnt = count;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	89fa      	ldrh	r2, [r7, #14]
 80042c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
	_prev_time = time;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	89ba      	ldrh	r2, [r7, #12]
 80042cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
}
 80042ce:	bf00      	nop
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	000f4240 	.word	0x000f4240

080042dc <_ZN5Motor8set_zeroEv>:

/**
 * @brief Update encoder and set current position to zero
 */
void Motor::set_zero(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
	update_enc(); // Update encoder
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7ff ff97 	bl	8004218 <_ZN5Motor10update_encEv>
	position = 0; // Reset position to 0
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	605a      	str	r2, [r3, #4]
}
 80042f0:	bf00      	nop
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <_ZN5Motor11set_currentEt>:
/**
 * @brief Set the Current Limit using DAC
 * @param current Desired current limit as a 12-bit Right-Aligned number
 */
void Motor::set_current(uint16_t current)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	460b      	mov	r3, r1
 8004302:	807b      	strh	r3, [r7, #2]
	current_lim = std::max(uint16_t(0), std::min(uint16_t(4095), current)); // Constrain 0 < current_lim < 4095
 8004304:	2300      	movs	r3, #0
 8004306:	81bb      	strh	r3, [r7, #12]
 8004308:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800430c:	81fb      	strh	r3, [r7, #14]
 800430e:	1cba      	adds	r2, r7, #2
 8004310:	f107 030e 	add.w	r3, r7, #14
 8004314:	4611      	mov	r1, r2
 8004316:	4618      	mov	r0, r3
 8004318:	f000 f818 	bl	800434c <_ZSt3minItERKT_S2_S2_>
 800431c:	4602      	mov	r2, r0
 800431e:	f107 030c 	add.w	r3, r7, #12
 8004322:	4611      	mov	r1, r2
 8004324:	4618      	mov	r0, r3
 8004326:	f000 f825 	bl	8004374 <_ZSt3maxItERKT_S2_S2_>
 800432a:	4603      	mov	r3, r0
 800432c:	881a      	ldrh	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	81da      	strh	r2, [r3, #14]
	HAL_DAC_SetValue(_hdac,_DAC_Channel,DAC_ALIGN_12B_R,current_lim); // Set DAC Value
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	89db      	ldrh	r3, [r3, #14]
 800433e:	2200      	movs	r2, #0
 8004340:	f002 f9ba 	bl	80066b8 <HAL_DAC_SetValue>
}
 8004344:	bf00      	nop
 8004346:	3710      	adds	r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <_ZSt3minItERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	881a      	ldrh	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	881b      	ldrh	r3, [r3, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d201      	bcs.n	8004366 <_ZSt3minItERKT_S2_S2_+0x1a>
	return __b;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	e000      	b.n	8004368 <_ZSt3minItERKT_S2_S2_+0x1c>
      return __a;
 8004366:	687b      	ldr	r3, [r7, #4]
    }
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <_ZSt3maxItERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	881a      	ldrh	r2, [r3, #0]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	881b      	ldrh	r3, [r3, #0]
 8004386:	429a      	cmp	r2, r3
 8004388:	d201      	bcs.n	800438e <_ZSt3maxItERKT_S2_S2_+0x1a>
	return __b;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	e000      	b.n	8004390 <_ZSt3maxItERKT_S2_S2_+0x1c>
      return __a;
 800438e:	687b      	ldr	r3, [r7, #4]
    }
 8004390:	4618      	mov	r0, r3
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043a2:	4b0f      	ldr	r3, [pc, #60]	@ (80043e0 <HAL_MspInit+0x44>)
 80043a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a6:	4a0e      	ldr	r2, [pc, #56]	@ (80043e0 <HAL_MspInit+0x44>)
 80043a8:	f043 0301 	orr.w	r3, r3, #1
 80043ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80043ae:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <HAL_MspInit+0x44>)
 80043b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	607b      	str	r3, [r7, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80043ba:	4b09      	ldr	r3, [pc, #36]	@ (80043e0 <HAL_MspInit+0x44>)
 80043bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043be:	4a08      	ldr	r2, [pc, #32]	@ (80043e0 <HAL_MspInit+0x44>)
 80043c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80043c6:	4b06      	ldr	r3, [pc, #24]	@ (80043e0 <HAL_MspInit+0x44>)
 80043c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80043d2:	f003 f88b 	bl	80074ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043d6:	bf00      	nop
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	40021000 	.word	0x40021000

080043e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b0a0      	sub	sp, #128	@ 0x80
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]
 80043f4:	605a      	str	r2, [r3, #4]
 80043f6:	609a      	str	r2, [r3, #8]
 80043f8:	60da      	str	r2, [r3, #12]
 80043fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043fc:	f107 0318 	add.w	r3, r7, #24
 8004400:	2254      	movs	r2, #84	@ 0x54
 8004402:	2100      	movs	r1, #0
 8004404:	4618      	mov	r0, r3
 8004406:	f007 fdd3 	bl	800bfb0 <memset>
  if(hadc->Instance==ADC1)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004412:	d165      	bne.n	80044e0 <HAL_ADC_MspInit+0xfc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004414:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004418:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800441a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800441e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004420:	f107 0318 	add.w	r3, r7, #24
 8004424:	4618      	mov	r0, r3
 8004426:	f003 fd9f 	bl	8007f68 <HAL_RCCEx_PeriphCLKConfig>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004430:	f7ff fc9a 	bl	8003d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004434:	4b2c      	ldr	r3, [pc, #176]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 8004436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004438:	4a2b      	ldr	r2, [pc, #172]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 800443a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800443e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004440:	4b29      	ldr	r3, [pc, #164]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 8004442:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004444:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004448:	617b      	str	r3, [r7, #20]
 800444a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800444c:	4b26      	ldr	r3, [pc, #152]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 800444e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004450:	4a25      	ldr	r2, [pc, #148]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 8004452:	f043 0304 	orr.w	r3, r3, #4
 8004456:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004458:	4b23      	ldr	r3, [pc, #140]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 800445a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	613b      	str	r3, [r7, #16]
 8004462:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004464:	4b20      	ldr	r3, [pc, #128]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 8004466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004468:	4a1f      	ldr	r2, [pc, #124]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 800446a:	f043 0301 	orr.w	r3, r3, #1
 800446e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004470:	4b1d      	ldr	r3, [pc, #116]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 8004472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800447c:	4b1a      	ldr	r3, [pc, #104]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 800447e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004480:	4a19      	ldr	r2, [pc, #100]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 8004482:	f043 0302 	orr.w	r3, r3, #2
 8004486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004488:	4b17      	ldr	r3, [pc, #92]	@ (80044e8 <HAL_ADC_MspInit+0x104>)
 800448a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	60bb      	str	r3, [r7, #8]
 8004492:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN8
    PA3     ------> ADC1_IN4
    PB11     ------> ADC1_IN14
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8004494:	2307      	movs	r3, #7
 8004496:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004498:	2303      	movs	r3, #3
 800449a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800449c:	2300      	movs	r3, #0
 800449e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044a0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80044a4:	4619      	mov	r1, r3
 80044a6:	4811      	ldr	r0, [pc, #68]	@ (80044ec <HAL_ADC_MspInit+0x108>)
 80044a8:	f002 fbae 	bl	8006c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80044ac:	2308      	movs	r3, #8
 80044ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044b0:	2303      	movs	r3, #3
 80044b2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b4:	2300      	movs	r3, #0
 80044b6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044b8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80044bc:	4619      	mov	r1, r3
 80044be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80044c2:	f002 fba1 	bl	8006c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_14;
 80044c6:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 80044ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80044cc:	2303      	movs	r3, #3
 80044ce:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d0:	2300      	movs	r3, #0
 80044d2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044d4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80044d8:	4619      	mov	r1, r3
 80044da:	4805      	ldr	r0, [pc, #20]	@ (80044f0 <HAL_ADC_MspInit+0x10c>)
 80044dc:	f002 fb94 	bl	8006c08 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80044e0:	bf00      	nop
 80044e2:	3780      	adds	r7, #128	@ 0x80
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40021000 	.word	0x40021000
 80044ec:	48000800 	.word	0x48000800
 80044f0:	48000400 	.word	0x48000400

080044f4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b08e      	sub	sp, #56	@ 0x38
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	605a      	str	r2, [r3, #4]
 8004506:	609a      	str	r2, [r3, #8]
 8004508:	60da      	str	r2, [r3, #12]
 800450a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a3d      	ldr	r2, [pc, #244]	@ (8004608 <HAL_DAC_MspInit+0x114>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d125      	bne.n	8004562 <HAL_DAC_MspInit+0x6e>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004516:	4b3d      	ldr	r3, [pc, #244]	@ (800460c <HAL_DAC_MspInit+0x118>)
 8004518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800451a:	4a3c      	ldr	r2, [pc, #240]	@ (800460c <HAL_DAC_MspInit+0x118>)
 800451c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004522:	4b3a      	ldr	r3, [pc, #232]	@ (800460c <HAL_DAC_MspInit+0x118>)
 8004524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800452a:	623b      	str	r3, [r7, #32]
 800452c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800452e:	4b37      	ldr	r3, [pc, #220]	@ (800460c <HAL_DAC_MspInit+0x118>)
 8004530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004532:	4a36      	ldr	r2, [pc, #216]	@ (800460c <HAL_DAC_MspInit+0x118>)
 8004534:	f043 0301 	orr.w	r3, r3, #1
 8004538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800453a:	4b34      	ldr	r3, [pc, #208]	@ (800460c <HAL_DAC_MspInit+0x118>)
 800453c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	61fb      	str	r3, [r7, #28]
 8004544:	69fb      	ldr	r3, [r7, #28]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004546:	2330      	movs	r3, #48	@ 0x30
 8004548:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800454a:	2303      	movs	r3, #3
 800454c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454e:	2300      	movs	r3, #0
 8004550:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004556:	4619      	mov	r1, r3
 8004558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800455c:	f002 fb54 	bl	8006c08 <HAL_GPIO_Init>
    /* USER CODE BEGIN DAC4_MspInit 1 */

    /* USER CODE END DAC4_MspInit 1 */
  }

}
 8004560:	e04d      	b.n	80045fe <HAL_DAC_MspInit+0x10a>
  else if(hdac->Instance==DAC2)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a2a      	ldr	r2, [pc, #168]	@ (8004610 <HAL_DAC_MspInit+0x11c>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d125      	bne.n	80045b8 <HAL_DAC_MspInit+0xc4>
    __HAL_RCC_DAC2_CLK_ENABLE();
 800456c:	4b27      	ldr	r3, [pc, #156]	@ (800460c <HAL_DAC_MspInit+0x118>)
 800456e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004570:	4a26      	ldr	r2, [pc, #152]	@ (800460c <HAL_DAC_MspInit+0x118>)
 8004572:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004576:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004578:	4b24      	ldr	r3, [pc, #144]	@ (800460c <HAL_DAC_MspInit+0x118>)
 800457a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800457c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004580:	61bb      	str	r3, [r7, #24]
 8004582:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004584:	4b21      	ldr	r3, [pc, #132]	@ (800460c <HAL_DAC_MspInit+0x118>)
 8004586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004588:	4a20      	ldr	r2, [pc, #128]	@ (800460c <HAL_DAC_MspInit+0x118>)
 800458a:	f043 0301 	orr.w	r3, r3, #1
 800458e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004590:	4b1e      	ldr	r3, [pc, #120]	@ (800460c <HAL_DAC_MspInit+0x118>)
 8004592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	617b      	str	r3, [r7, #20]
 800459a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800459c:	2340      	movs	r3, #64	@ 0x40
 800459e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80045a0:	2303      	movs	r3, #3
 80045a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a4:	2300      	movs	r3, #0
 80045a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80045ac:	4619      	mov	r1, r3
 80045ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045b2:	f002 fb29 	bl	8006c08 <HAL_GPIO_Init>
}
 80045b6:	e022      	b.n	80045fe <HAL_DAC_MspInit+0x10a>
  else if(hdac->Instance==DAC3)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a15      	ldr	r2, [pc, #84]	@ (8004614 <HAL_DAC_MspInit+0x120>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d10c      	bne.n	80045dc <HAL_DAC_MspInit+0xe8>
    __HAL_RCC_DAC3_CLK_ENABLE();
 80045c2:	4b12      	ldr	r3, [pc, #72]	@ (800460c <HAL_DAC_MspInit+0x118>)
 80045c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045c6:	4a11      	ldr	r2, [pc, #68]	@ (800460c <HAL_DAC_MspInit+0x118>)
 80045c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045ce:	4b0f      	ldr	r3, [pc, #60]	@ (800460c <HAL_DAC_MspInit+0x118>)
 80045d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045d6:	613b      	str	r3, [r7, #16]
 80045d8:	693b      	ldr	r3, [r7, #16]
}
 80045da:	e010      	b.n	80045fe <HAL_DAC_MspInit+0x10a>
  else if(hdac->Instance==DAC4)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a0d      	ldr	r2, [pc, #52]	@ (8004618 <HAL_DAC_MspInit+0x124>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d10b      	bne.n	80045fe <HAL_DAC_MspInit+0x10a>
    __HAL_RCC_DAC4_CLK_ENABLE();
 80045e6:	4b09      	ldr	r3, [pc, #36]	@ (800460c <HAL_DAC_MspInit+0x118>)
 80045e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ea:	4a08      	ldr	r2, [pc, #32]	@ (800460c <HAL_DAC_MspInit+0x118>)
 80045ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80045f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045f2:	4b06      	ldr	r3, [pc, #24]	@ (800460c <HAL_DAC_MspInit+0x118>)
 80045f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	68fb      	ldr	r3, [r7, #12]
}
 80045fe:	bf00      	nop
 8004600:	3738      	adds	r7, #56	@ 0x38
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	50000800 	.word	0x50000800
 800460c:	40021000 	.word	0x40021000
 8004610:	50000c00 	.word	0x50000c00
 8004614:	50001000 	.word	0x50001000
 8004618:	50001400 	.word	0x50001400

0800461c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b09e      	sub	sp, #120	@ 0x78
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004624:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004628:	2200      	movs	r2, #0
 800462a:	601a      	str	r2, [r3, #0]
 800462c:	605a      	str	r2, [r3, #4]
 800462e:	609a      	str	r2, [r3, #8]
 8004630:	60da      	str	r2, [r3, #12]
 8004632:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004634:	f107 0310 	add.w	r3, r7, #16
 8004638:	2254      	movs	r2, #84	@ 0x54
 800463a:	2100      	movs	r1, #0
 800463c:	4618      	mov	r0, r3
 800463e:	f007 fcb7 	bl	800bfb0 <memset>
  if(hi2c->Instance==I2C3)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a1f      	ldr	r2, [pc, #124]	@ (80046c4 <HAL_I2C_MspInit+0xa8>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d137      	bne.n	80046bc <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800464c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004650:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8004652:	2300      	movs	r3, #0
 8004654:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004656:	f107 0310 	add.w	r3, r7, #16
 800465a:	4618      	mov	r0, r3
 800465c:	f003 fc84 	bl	8007f68 <HAL_RCCEx_PeriphCLKConfig>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004666:	f7ff fb7f 	bl	8003d68 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800466a:	4b17      	ldr	r3, [pc, #92]	@ (80046c8 <HAL_I2C_MspInit+0xac>)
 800466c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800466e:	4a16      	ldr	r2, [pc, #88]	@ (80046c8 <HAL_I2C_MspInit+0xac>)
 8004670:	f043 0304 	orr.w	r3, r3, #4
 8004674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004676:	4b14      	ldr	r3, [pc, #80]	@ (80046c8 <HAL_I2C_MspInit+0xac>)
 8004678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004682:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004686:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004688:	2312      	movs	r3, #18
 800468a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800468c:	2300      	movs	r3, #0
 800468e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004690:	2300      	movs	r3, #0
 8004692:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8004694:	2308      	movs	r3, #8
 8004696:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004698:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800469c:	4619      	mov	r1, r3
 800469e:	480b      	ldr	r0, [pc, #44]	@ (80046cc <HAL_I2C_MspInit+0xb0>)
 80046a0:	f002 fab2 	bl	8006c08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80046a4:	4b08      	ldr	r3, [pc, #32]	@ (80046c8 <HAL_I2C_MspInit+0xac>)
 80046a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a8:	4a07      	ldr	r2, [pc, #28]	@ (80046c8 <HAL_I2C_MspInit+0xac>)
 80046aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80046b0:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <HAL_I2C_MspInit+0xac>)
 80046b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80046b8:	60bb      	str	r3, [r7, #8]
 80046ba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80046bc:	bf00      	nop
 80046be:	3778      	adds	r7, #120	@ 0x78
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40007800 	.word	0x40007800
 80046c8:	40021000 	.word	0x40021000
 80046cc:	48000800 	.word	0x48000800

080046d0 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b08a      	sub	sp, #40	@ 0x28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046d8:	f107 0314 	add.w	r3, r7, #20
 80046dc:	2200      	movs	r2, #0
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	605a      	str	r2, [r3, #4]
 80046e2:	609a      	str	r2, [r3, #8]
 80046e4:	60da      	str	r2, [r3, #12]
 80046e6:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a1f      	ldr	r2, [pc, #124]	@ (800476c <HAL_OPAMP_MspInit+0x9c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d119      	bne.n	8004726 <HAL_OPAMP_MspInit+0x56>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004770 <HAL_OPAMP_MspInit+0xa0>)
 80046f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004770 <HAL_OPAMP_MspInit+0xa0>)
 80046f8:	f043 0301 	orr.w	r3, r3, #1
 80046fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046fe:	4b1c      	ldr	r3, [pc, #112]	@ (8004770 <HAL_OPAMP_MspInit+0xa0>)
 8004700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	613b      	str	r3, [r7, #16]
 8004708:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA2     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800470a:	2304      	movs	r3, #4
 800470c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800470e:	2303      	movs	r3, #3
 8004710:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004712:	2300      	movs	r3, #0
 8004714:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004716:	f107 0314 	add.w	r3, r7, #20
 800471a:	4619      	mov	r1, r3
 800471c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004720:	f002 fa72 	bl	8006c08 <HAL_GPIO_Init>
    /* USER CODE BEGIN OPAMP4_MspInit 1 */

    /* USER CODE END OPAMP4_MspInit 1 */
  }

}
 8004724:	e01d      	b.n	8004762 <HAL_OPAMP_MspInit+0x92>
  else if(hopamp->Instance==OPAMP4)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a12      	ldr	r2, [pc, #72]	@ (8004774 <HAL_OPAMP_MspInit+0xa4>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d118      	bne.n	8004762 <HAL_OPAMP_MspInit+0x92>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004730:	4b0f      	ldr	r3, [pc, #60]	@ (8004770 <HAL_OPAMP_MspInit+0xa0>)
 8004732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004734:	4a0e      	ldr	r2, [pc, #56]	@ (8004770 <HAL_OPAMP_MspInit+0xa0>)
 8004736:	f043 0302 	orr.w	r3, r3, #2
 800473a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800473c:	4b0c      	ldr	r3, [pc, #48]	@ (8004770 <HAL_OPAMP_MspInit+0xa0>)
 800473e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004748:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800474c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800474e:	2303      	movs	r3, #3
 8004750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004752:	2300      	movs	r3, #0
 8004754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004756:	f107 0314 	add.w	r3, r7, #20
 800475a:	4619      	mov	r1, r3
 800475c:	4806      	ldr	r0, [pc, #24]	@ (8004778 <HAL_OPAMP_MspInit+0xa8>)
 800475e:	f002 fa53 	bl	8006c08 <HAL_GPIO_Init>
}
 8004762:	bf00      	nop
 8004764:	3728      	adds	r7, #40	@ 0x28
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40010300 	.word	0x40010300
 8004770:	40021000 	.word	0x40021000
 8004774:	4001030c 	.word	0x4001030c
 8004778:	48000400 	.word	0x48000400

0800477c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a0a      	ldr	r2, [pc, #40]	@ (80047b4 <HAL_TIM_PWM_MspInit+0x38>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d10b      	bne.n	80047a6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800478e:	4b0a      	ldr	r3, [pc, #40]	@ (80047b8 <HAL_TIM_PWM_MspInit+0x3c>)
 8004790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004792:	4a09      	ldr	r2, [pc, #36]	@ (80047b8 <HAL_TIM_PWM_MspInit+0x3c>)
 8004794:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004798:	6613      	str	r3, [r2, #96]	@ 0x60
 800479a:	4b07      	ldr	r3, [pc, #28]	@ (80047b8 <HAL_TIM_PWM_MspInit+0x3c>)
 800479c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800479e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80047a6:	bf00      	nop
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	40012c00 	.word	0x40012c00
 80047b8:	40021000 	.word	0x40021000

080047bc <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b094      	sub	sp, #80	@ 0x50
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	609a      	str	r2, [r3, #8]
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047dc:	d129      	bne.n	8004832 <HAL_TIM_Encoder_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80047de:	4b9f      	ldr	r3, [pc, #636]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80047e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e2:	4a9e      	ldr	r2, [pc, #632]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80047ea:	4b9c      	ldr	r3, [pc, #624]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80047ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047f6:	4b99      	ldr	r3, [pc, #612]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80047f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047fa:	4a98      	ldr	r2, [pc, #608]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80047fc:	f043 0301 	orr.w	r3, r3, #1
 8004800:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004802:	4b96      	ldr	r3, [pc, #600]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	637b      	str	r3, [r7, #52]	@ 0x34
 800480c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800480e:	2303      	movs	r3, #3
 8004810:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004812:	2302      	movs	r3, #2
 8004814:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004816:	2301      	movs	r3, #1
 8004818:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800481a:	2300      	movs	r3, #0
 800481c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800481e:	2301      	movs	r3, #1
 8004820:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004822:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004826:	4619      	mov	r1, r3
 8004828:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800482c:	f002 f9ec 	bl	8006c08 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004830:	e110      	b.n	8004a54 <HAL_TIM_Encoder_MspInit+0x298>
  else if(htim_encoder->Instance==TIM3)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a8a      	ldr	r2, [pc, #552]	@ (8004a60 <HAL_TIM_Encoder_MspInit+0x2a4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d145      	bne.n	80048c8 <HAL_TIM_Encoder_MspInit+0x10c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800483c:	4b87      	ldr	r3, [pc, #540]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 800483e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004840:	4a86      	ldr	r2, [pc, #536]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004842:	f043 0302 	orr.w	r3, r3, #2
 8004846:	6593      	str	r3, [r2, #88]	@ 0x58
 8004848:	4b84      	ldr	r3, [pc, #528]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 800484a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	633b      	str	r3, [r7, #48]	@ 0x30
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004854:	4b81      	ldr	r3, [pc, #516]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004858:	4a80      	ldr	r2, [pc, #512]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 800485a:	f043 0301 	orr.w	r3, r3, #1
 800485e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004860:	4b7e      	ldr	r3, [pc, #504]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800486a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800486c:	4b7b      	ldr	r3, [pc, #492]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 800486e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004870:	4a7a      	ldr	r2, [pc, #488]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004872:	f043 0304 	orr.w	r3, r3, #4
 8004876:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004878:	4b78      	ldr	r3, [pc, #480]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 800487a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004884:	2380      	movs	r3, #128	@ 0x80
 8004886:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004888:	2302      	movs	r3, #2
 800488a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800488c:	2301      	movs	r3, #1
 800488e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004890:	2300      	movs	r3, #0
 8004892:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004894:	2302      	movs	r3, #2
 8004896:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004898:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800489c:	4619      	mov	r1, r3
 800489e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80048a2:	f002 f9b1 	bl	8006c08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80048a6:	2340      	movs	r3, #64	@ 0x40
 80048a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048aa:	2302      	movs	r3, #2
 80048ac:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048ae:	2301      	movs	r3, #1
 80048b0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048b2:	2300      	movs	r3, #0
 80048b4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80048b6:	2302      	movs	r3, #2
 80048b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048ba:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80048be:	4619      	mov	r1, r3
 80048c0:	4868      	ldr	r0, [pc, #416]	@ (8004a64 <HAL_TIM_Encoder_MspInit+0x2a8>)
 80048c2:	f002 f9a1 	bl	8006c08 <HAL_GPIO_Init>
}
 80048c6:	e0c5      	b.n	8004a54 <HAL_TIM_Encoder_MspInit+0x298>
  else if(htim_encoder->Instance==TIM4)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a66      	ldr	r2, [pc, #408]	@ (8004a68 <HAL_TIM_Encoder_MspInit+0x2ac>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d12a      	bne.n	8004928 <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80048d2:	4b62      	ldr	r3, [pc, #392]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80048d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d6:	4a61      	ldr	r2, [pc, #388]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80048d8:	f043 0304 	orr.w	r3, r3, #4
 80048dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80048de:	4b5f      	ldr	r3, [pc, #380]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80048e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ea:	4b5c      	ldr	r3, [pc, #368]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80048ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ee:	4a5b      	ldr	r2, [pc, #364]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80048f0:	f043 0301 	orr.w	r3, r3, #1
 80048f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048f6:	4b59      	ldr	r3, [pc, #356]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80048f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	623b      	str	r3, [r7, #32]
 8004900:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004902:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004906:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004908:	2302      	movs	r3, #2
 800490a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800490c:	2301      	movs	r3, #1
 800490e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004910:	2300      	movs	r3, #0
 8004912:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8004914:	230a      	movs	r3, #10
 8004916:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004918:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800491c:	4619      	mov	r1, r3
 800491e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004922:	f002 f971 	bl	8006c08 <HAL_GPIO_Init>
}
 8004926:	e095      	b.n	8004a54 <HAL_TIM_Encoder_MspInit+0x298>
  else if(htim_encoder->Instance==TIM5)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a4f      	ldr	r2, [pc, #316]	@ (8004a6c <HAL_TIM_Encoder_MspInit+0x2b0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d145      	bne.n	80049be <HAL_TIM_Encoder_MspInit+0x202>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004932:	4b4a      	ldr	r3, [pc, #296]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004936:	4a49      	ldr	r2, [pc, #292]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004938:	f043 0308 	orr.w	r3, r3, #8
 800493c:	6593      	str	r3, [r2, #88]	@ 0x58
 800493e:	4b47      	ldr	r3, [pc, #284]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	61fb      	str	r3, [r7, #28]
 8004948:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800494a:	4b44      	ldr	r3, [pc, #272]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 800494c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800494e:	4a43      	ldr	r2, [pc, #268]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004950:	f043 0302 	orr.w	r3, r3, #2
 8004954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004956:	4b41      	ldr	r3, [pc, #260]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	61bb      	str	r3, [r7, #24]
 8004960:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004962:	4b3e      	ldr	r3, [pc, #248]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004966:	4a3d      	ldr	r2, [pc, #244]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004968:	f043 0304 	orr.w	r3, r3, #4
 800496c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800496e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004972:	f003 0304 	and.w	r3, r3, #4
 8004976:	617b      	str	r3, [r7, #20]
 8004978:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800497a:	2304      	movs	r3, #4
 800497c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800497e:	2302      	movs	r3, #2
 8004980:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004982:	2301      	movs	r3, #1
 8004984:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004986:	2300      	movs	r3, #0
 8004988:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800498a:	2302      	movs	r3, #2
 800498c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800498e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004992:	4619      	mov	r1, r3
 8004994:	4836      	ldr	r0, [pc, #216]	@ (8004a70 <HAL_TIM_Encoder_MspInit+0x2b4>)
 8004996:	f002 f937 	bl	8006c08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800499a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800499e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049a0:	2302      	movs	r3, #2
 80049a2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049a4:	2301      	movs	r3, #1
 80049a6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a8:	2300      	movs	r3, #0
 80049aa:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 80049ac:	2301      	movs	r3, #1
 80049ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80049b4:	4619      	mov	r1, r3
 80049b6:	482b      	ldr	r0, [pc, #172]	@ (8004a64 <HAL_TIM_Encoder_MspInit+0x2a8>)
 80049b8:	f002 f926 	bl	8006c08 <HAL_GPIO_Init>
}
 80049bc:	e04a      	b.n	8004a54 <HAL_TIM_Encoder_MspInit+0x298>
  else if(htim_encoder->Instance==TIM8)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a2c      	ldr	r2, [pc, #176]	@ (8004a74 <HAL_TIM_Encoder_MspInit+0x2b8>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d145      	bne.n	8004a54 <HAL_TIM_Encoder_MspInit+0x298>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80049c8:	4b24      	ldr	r3, [pc, #144]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049cc:	4a23      	ldr	r2, [pc, #140]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80049d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80049d4:	4b21      	ldr	r3, [pc, #132]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049dc:	613b      	str	r3, [r7, #16]
 80049de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80049e0:	4b1e      	ldr	r3, [pc, #120]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e4:	4a1d      	ldr	r2, [pc, #116]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049e6:	f043 0304 	orr.w	r3, r3, #4
 80049ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049ec:	4b1b      	ldr	r3, [pc, #108]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f0:	f003 0304 	and.w	r3, r3, #4
 80049f4:	60fb      	str	r3, [r7, #12]
 80049f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f8:	4b18      	ldr	r3, [pc, #96]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049fc:	4a17      	ldr	r2, [pc, #92]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 80049fe:	f043 0301 	orr.w	r3, r3, #1
 8004a02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a04:	4b15      	ldr	r3, [pc, #84]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x2a0>)
 8004a06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	60bb      	str	r3, [r7, #8]
 8004a0e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004a10:	2380      	movs	r3, #128	@ 0x80
 8004a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a14:	2302      	movs	r3, #2
 8004a16:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004a20:	2304      	movs	r3, #4
 8004a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a24:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004a28:	4619      	mov	r1, r3
 8004a2a:	480e      	ldr	r0, [pc, #56]	@ (8004a64 <HAL_TIM_Encoder_MspInit+0x2a8>)
 8004a2c:	f002 f8ec 	bl	8006c08 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004a30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a36:	2302      	movs	r3, #2
 8004a38:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8004a42:	2302      	movs	r3, #2
 8004a44:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a46:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a50:	f002 f8da 	bl	8006c08 <HAL_GPIO_Init>
}
 8004a54:	bf00      	nop
 8004a56:	3750      	adds	r7, #80	@ 0x50
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	40021000 	.word	0x40021000
 8004a60:	40000400 	.word	0x40000400
 8004a64:	48000800 	.word	0x48000800
 8004a68:	40000800 	.word	0x40000800
 8004a6c:	40000c00 	.word	0x40000c00
 8004a70:	48000400 	.word	0x48000400
 8004a74:	40013400 	.word	0x40013400

08004a78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a13      	ldr	r2, [pc, #76]	@ (8004ad4 <HAL_TIM_Base_MspInit+0x5c>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d10c      	bne.n	8004aa4 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a8a:	4b13      	ldr	r3, [pc, #76]	@ (8004ad8 <HAL_TIM_Base_MspInit+0x60>)
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a8e:	4a12      	ldr	r2, [pc, #72]	@ (8004ad8 <HAL_TIM_Base_MspInit+0x60>)
 8004a90:	f043 0310 	orr.w	r3, r3, #16
 8004a94:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a96:	4b10      	ldr	r3, [pc, #64]	@ (8004ad8 <HAL_TIM_Base_MspInit+0x60>)
 8004a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a9a:	f003 0310 	and.w	r3, r3, #16
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8004aa2:	e010      	b.n	8004ac6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8004adc <HAL_TIM_Base_MspInit+0x64>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d10b      	bne.n	8004ac6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004aae:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad8 <HAL_TIM_Base_MspInit+0x60>)
 8004ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab2:	4a09      	ldr	r2, [pc, #36]	@ (8004ad8 <HAL_TIM_Base_MspInit+0x60>)
 8004ab4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ab8:	6613      	str	r3, [r2, #96]	@ 0x60
 8004aba:	4b07      	ldr	r3, [pc, #28]	@ (8004ad8 <HAL_TIM_Base_MspInit+0x60>)
 8004abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ac2:	60bb      	str	r3, [r7, #8]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
}
 8004ac6:	bf00      	nop
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40001000 	.word	0x40001000
 8004ad8:	40021000 	.word	0x40021000
 8004adc:	40014800 	.word	0x40014800

08004ae0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08a      	sub	sp, #40	@ 0x28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae8:	f107 0314 	add.w	r3, r7, #20
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	605a      	str	r2, [r3, #4]
 8004af2:	609a      	str	r2, [r3, #8]
 8004af4:	60da      	str	r2, [r3, #12]
 8004af6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a31      	ldr	r2, [pc, #196]	@ (8004bc4 <HAL_TIM_MspPostInit+0xe4>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d13a      	bne.n	8004b78 <HAL_TIM_MspPostInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b02:	4b31      	ldr	r3, [pc, #196]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b06:	4a30      	ldr	r2, [pc, #192]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b08:	f043 0304 	orr.w	r3, r3, #4
 8004b0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b0e:	4b2e      	ldr	r3, [pc, #184]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b12:	f003 0304 	and.w	r3, r3, #4
 8004b16:	613b      	str	r3, [r7, #16]
 8004b18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b1e:	4a2a      	ldr	r2, [pc, #168]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b20:	f043 0301 	orr.w	r3, r3, #1
 8004b24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b26:	4b28      	ldr	r3, [pc, #160]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	60fb      	str	r3, [r7, #12]
 8004b30:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004b32:	2308      	movs	r3, #8
 8004b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b36:	2302      	movs	r3, #2
 8004b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004b42:	2302      	movs	r3, #2
 8004b44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b46:	f107 0314 	add.w	r3, r7, #20
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	481f      	ldr	r0, [pc, #124]	@ (8004bcc <HAL_TIM_MspPostInit+0xec>)
 8004b4e:	f002 f85b 	bl	8006c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004b52:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8004b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b58:	2302      	movs	r3, #2
 8004b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b60:	2300      	movs	r3, #0
 8004b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004b64:	2306      	movs	r3, #6
 8004b66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b68:	f107 0314 	add.w	r3, r7, #20
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b72:	f002 f849 	bl	8006c08 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8004b76:	e020      	b.n	8004bba <HAL_TIM_MspPostInit+0xda>
  else if(htim->Instance==TIM17)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a14      	ldr	r2, [pc, #80]	@ (8004bd0 <HAL_TIM_MspPostInit+0xf0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d11b      	bne.n	8004bba <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b82:	4b11      	ldr	r3, [pc, #68]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b86:	4a10      	ldr	r2, [pc, #64]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b88:	f043 0302 	orr.w	r3, r3, #2
 8004b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc8 <HAL_TIM_MspPostInit+0xe8>)
 8004b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	60bb      	str	r3, [r7, #8]
 8004b98:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004b9a:	2320      	movs	r3, #32
 8004b9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8004baa:	230a      	movs	r3, #10
 8004bac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bae:	f107 0314 	add.w	r3, r7, #20
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	4807      	ldr	r0, [pc, #28]	@ (8004bd4 <HAL_TIM_MspPostInit+0xf4>)
 8004bb6:	f002 f827 	bl	8006c08 <HAL_GPIO_Init>
}
 8004bba:	bf00      	nop
 8004bbc:	3728      	adds	r7, #40	@ 0x28
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40012c00 	.word	0x40012c00
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	48000800 	.word	0x48000800
 8004bd0:	40014800 	.word	0x40014800
 8004bd4:	48000400 	.word	0x48000400

08004bd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b0a0      	sub	sp, #128	@ 0x80
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004be4:	2200      	movs	r2, #0
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	605a      	str	r2, [r3, #4]
 8004bea:	609a      	str	r2, [r3, #8]
 8004bec:	60da      	str	r2, [r3, #12]
 8004bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bf0:	f107 0318 	add.w	r3, r7, #24
 8004bf4:	2254      	movs	r2, #84	@ 0x54
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f007 f9d9 	bl	800bfb0 <memset>
  if(huart->Instance==USART1)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a30      	ldr	r2, [pc, #192]	@ (8004cc4 <HAL_UART_MspInit+0xec>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d159      	bne.n	8004cbc <HAL_UART_MspInit+0xe4>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c10:	f107 0318 	add.w	r3, r7, #24
 8004c14:	4618      	mov	r0, r3
 8004c16:	f003 f9a7 	bl	8007f68 <HAL_RCCEx_PeriphCLKConfig>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004c20:	f7ff f8a2 	bl	8003d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c24:	4b28      	ldr	r3, [pc, #160]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c28:	4a27      	ldr	r2, [pc, #156]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004c30:	4b25      	ldr	r3, [pc, #148]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c38:	617b      	str	r3, [r7, #20]
 8004c3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c3c:	4b22      	ldr	r3, [pc, #136]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c40:	4a21      	ldr	r2, [pc, #132]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c42:	f043 0304 	orr.w	r3, r3, #4
 8004c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c48:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4c:	f003 0304 	and.w	r3, r3, #4
 8004c50:	613b      	str	r3, [r7, #16]
 8004c52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c54:	4b1c      	ldr	r3, [pc, #112]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c58:	4a1b      	ldr	r2, [pc, #108]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c5a:	f043 0302 	orr.w	r3, r3, #2
 8004c5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c60:	4b19      	ldr	r3, [pc, #100]	@ (8004cc8 <HAL_UART_MspInit+0xf0>)
 8004c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	60fb      	str	r3, [r7, #12]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004c6c:	2310      	movs	r3, #16
 8004c6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c70:	2302      	movs	r3, #2
 8004c72:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c74:	2300      	movs	r3, #0
 8004c76:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c7c:	2307      	movs	r3, #7
 8004c7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c80:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004c84:	4619      	mov	r1, r3
 8004c86:	4811      	ldr	r0, [pc, #68]	@ (8004ccc <HAL_UART_MspInit+0xf4>)
 8004c88:	f001 ffbe 	bl	8006c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004c8c:	2380      	movs	r3, #128	@ 0x80
 8004c8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c90:	2302      	movs	r3, #2
 8004c92:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c94:	2300      	movs	r3, #0
 8004c96:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c9c:	2307      	movs	r3, #7
 8004c9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ca0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	480a      	ldr	r0, [pc, #40]	@ (8004cd0 <HAL_UART_MspInit+0xf8>)
 8004ca8:	f001 ffae 	bl	8006c08 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004cac:	2200      	movs	r2, #0
 8004cae:	2100      	movs	r1, #0
 8004cb0:	2025      	movs	r0, #37	@ 0x25
 8004cb2:	f001 fc3e 	bl	8006532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004cb6:	2025      	movs	r0, #37	@ 0x25
 8004cb8:	f001 fc55 	bl	8006566 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004cbc:	bf00      	nop
 8004cbe:	3780      	adds	r7, #128	@ 0x80
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	40013800 	.word	0x40013800
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	48000800 	.word	0x48000800
 8004cd0:	48000400 	.word	0x48000400

08004cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004cd8:	bf00      	nop
 8004cda:	e7fd      	b.n	8004cd8 <NMI_Handler+0x4>

08004cdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ce0:	bf00      	nop
 8004ce2:	e7fd      	b.n	8004ce0 <HardFault_Handler+0x4>

08004ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ce8:	bf00      	nop
 8004cea:	e7fd      	b.n	8004ce8 <MemManage_Handler+0x4>

08004cec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cec:	b480      	push	{r7}
 8004cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cf0:	bf00      	nop
 8004cf2:	e7fd      	b.n	8004cf0 <BusFault_Handler+0x4>

08004cf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cf8:	bf00      	nop
 8004cfa:	e7fd      	b.n	8004cf8 <UsageFault_Handler+0x4>

08004cfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d00:	bf00      	nop
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr

08004d0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d0e:	bf00      	nop
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d1c:	bf00      	nop
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d2a:	f000 f8f5 	bl	8004f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
	...

08004d34 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d38:	4802      	ldr	r0, [pc, #8]	@ (8004d44 <USART1_IRQHandler+0x10>)
 8004d3a:	f004 fe35 	bl	80099a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d3e:	bf00      	nop
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	20000490 	.word	0x20000490

08004d48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
  return 1;
 8004d4c:	2301      	movs	r3, #1
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <_kill>:

int _kill(int pid, int sig)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d62:	f007 f981 	bl	800c068 <__errno>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2216      	movs	r2, #22
 8004d6a:	601a      	str	r2, [r3, #0]
  return -1;
 8004d6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <_exit>:

void _exit (int status)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d80:	f04f 31ff 	mov.w	r1, #4294967295
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f7ff ffe7 	bl	8004d58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d8a:	bf00      	nop
 8004d8c:	e7fd      	b.n	8004d8a <_exit+0x12>
	...

08004d90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d98:	4a14      	ldr	r2, [pc, #80]	@ (8004dec <_sbrk+0x5c>)
 8004d9a:	4b15      	ldr	r3, [pc, #84]	@ (8004df0 <_sbrk+0x60>)
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004da4:	4b13      	ldr	r3, [pc, #76]	@ (8004df4 <_sbrk+0x64>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004dac:	4b11      	ldr	r3, [pc, #68]	@ (8004df4 <_sbrk+0x64>)
 8004dae:	4a12      	ldr	r2, [pc, #72]	@ (8004df8 <_sbrk+0x68>)
 8004db0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004db2:	4b10      	ldr	r3, [pc, #64]	@ (8004df4 <_sbrk+0x64>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4413      	add	r3, r2
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d207      	bcs.n	8004dd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dc0:	f007 f952 	bl	800c068 <__errno>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	220c      	movs	r2, #12
 8004dc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295
 8004dce:	e009      	b.n	8004de4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004dd0:	4b08      	ldr	r3, [pc, #32]	@ (8004df4 <_sbrk+0x64>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dd6:	4b07      	ldr	r3, [pc, #28]	@ (8004df4 <_sbrk+0x64>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4413      	add	r3, r2
 8004dde:	4a05      	ldr	r2, [pc, #20]	@ (8004df4 <_sbrk+0x64>)
 8004de0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004de2:	68fb      	ldr	r3, [r7, #12]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	20020000 	.word	0x20020000
 8004df0:	00000400 	.word	0x00000400
 8004df4:	20000894 	.word	0x20000894
 8004df8:	200009e8 	.word	0x200009e8

08004dfc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e00:	4b06      	ldr	r3, [pc, #24]	@ (8004e1c <SystemInit+0x20>)
 8004e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e06:	4a05      	ldr	r2, [pc, #20]	@ (8004e1c <SystemInit+0x20>)
 8004e08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e10:	bf00      	nop
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	e000ed00 	.word	0xe000ed00

08004e20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004e20:	480d      	ldr	r0, [pc, #52]	@ (8004e58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004e22:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004e24:	f7ff ffea 	bl	8004dfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e28:	480c      	ldr	r0, [pc, #48]	@ (8004e5c <LoopForever+0x6>)
  ldr r1, =_edata
 8004e2a:	490d      	ldr	r1, [pc, #52]	@ (8004e60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8004e64 <LoopForever+0xe>)
  movs r3, #0
 8004e2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004e30:	e002      	b.n	8004e38 <LoopCopyDataInit>

08004e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e36:	3304      	adds	r3, #4

08004e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e3c:	d3f9      	bcc.n	8004e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004e40:	4c0a      	ldr	r4, [pc, #40]	@ (8004e6c <LoopForever+0x16>)
  movs r3, #0
 8004e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e44:	e001      	b.n	8004e4a <LoopFillZerobss>

08004e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e48:	3204      	adds	r2, #4

08004e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e4c:	d3fb      	bcc.n	8004e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e4e:	f007 f911 	bl	800c074 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e52:	f7fd fb7f 	bl	8002554 <main>

08004e56 <LoopForever>:

LoopForever:
    b LoopForever
 8004e56:	e7fe      	b.n	8004e56 <LoopForever>
  ldr   r0, =_estack
 8004e58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e60:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8004e64:	0800d8f4 	.word	0x0800d8f4
  ldr r2, =_sbss
 8004e68:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8004e6c:	200009e8 	.word	0x200009e8

08004e70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e70:	e7fe      	b.n	8004e70 <ADC1_2_IRQHandler>

08004e72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e7c:	2003      	movs	r0, #3
 8004e7e:	f001 fb4d 	bl	800651c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e82:	200f      	movs	r0, #15
 8004e84:	f000 f80e 	bl	8004ea4 <HAL_InitTick>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d002      	beq.n	8004e94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	71fb      	strb	r3, [r7, #7]
 8004e92:	e001      	b.n	8004e98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004e94:	f7ff fa82 	bl	800439c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004e98:	79fb      	ldrb	r3, [r7, #7]

}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3708      	adds	r7, #8
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
	...

08004ea4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004eac:	2300      	movs	r3, #0
 8004eae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004eb0:	4b16      	ldr	r3, [pc, #88]	@ (8004f0c <HAL_InitTick+0x68>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d022      	beq.n	8004efe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004eb8:	4b15      	ldr	r3, [pc, #84]	@ (8004f10 <HAL_InitTick+0x6c>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	4b13      	ldr	r3, [pc, #76]	@ (8004f0c <HAL_InitTick+0x68>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004ec4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f001 fb58 	bl	8006582 <HAL_SYSTICK_Config>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10f      	bne.n	8004ef8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b0f      	cmp	r3, #15
 8004edc:	d809      	bhi.n	8004ef2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ede:	2200      	movs	r2, #0
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee6:	f001 fb24 	bl	8006532 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004eea:	4a0a      	ldr	r2, [pc, #40]	@ (8004f14 <HAL_InitTick+0x70>)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	e007      	b.n	8004f02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	73fb      	strb	r3, [r7, #15]
 8004ef6:	e004      	b.n	8004f02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	73fb      	strb	r3, [r7, #15]
 8004efc:	e001      	b.n	8004f02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3710      	adds	r7, #16
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	2000000c 	.word	0x2000000c
 8004f10:	20000004 	.word	0x20000004
 8004f14:	20000008 	.word	0x20000008

08004f18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f1c:	4b05      	ldr	r3, [pc, #20]	@ (8004f34 <HAL_IncTick+0x1c>)
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	4b05      	ldr	r3, [pc, #20]	@ (8004f38 <HAL_IncTick+0x20>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4413      	add	r3, r2
 8004f26:	4a03      	ldr	r2, [pc, #12]	@ (8004f34 <HAL_IncTick+0x1c>)
 8004f28:	6013      	str	r3, [r2, #0]
}
 8004f2a:	bf00      	nop
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	20000898 	.word	0x20000898
 8004f38:	2000000c 	.word	0x2000000c

08004f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f40:	4b03      	ldr	r3, [pc, #12]	@ (8004f50 <HAL_GetTick+0x14>)
 8004f42:	681b      	ldr	r3, [r3, #0]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	20000898 	.word	0x20000898

08004f54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	609a      	str	r2, [r3, #8]
}
 8004f6e:	bf00      	nop
 8004f70:	370c      	adds	r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	609a      	str	r2, [r3, #8]
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b087      	sub	sp, #28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
 8004fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	3360      	adds	r3, #96	@ 0x60
 8004fce:	461a      	mov	r2, r3
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	4413      	add	r3, r2
 8004fd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	4b08      	ldr	r3, [pc, #32]	@ (8005000 <LL_ADC_SetOffset+0x44>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	4313      	orrs	r3, r2
 8004fec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004ff4:	bf00      	nop
 8004ff6:	371c      	adds	r7, #28
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	03fff000 	.word	0x03fff000

08005004 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	3360      	adds	r3, #96	@ 0x60
 8005012:	461a      	mov	r2, r3
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005024:	4618      	mov	r0, r3
 8005026:	3714      	adds	r7, #20
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	3360      	adds	r3, #96	@ 0x60
 8005040:	461a      	mov	r2, r3
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	431a      	orrs	r2, r3
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800505a:	bf00      	nop
 800505c:	371c      	adds	r7, #28
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005066:	b480      	push	{r7}
 8005068:	b087      	sub	sp, #28
 800506a:	af00      	add	r7, sp, #0
 800506c:	60f8      	str	r0, [r7, #12]
 800506e:	60b9      	str	r1, [r7, #8]
 8005070:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	3360      	adds	r3, #96	@ 0x60
 8005076:	461a      	mov	r2, r3
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	431a      	orrs	r2, r3
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005090:	bf00      	nop
 8005092:	371c      	adds	r7, #28
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	3360      	adds	r3, #96	@ 0x60
 80050ac:	461a      	mov	r2, r3
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	431a      	orrs	r2, r3
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80050c6:	bf00      	nop
 80050c8:	371c      	adds	r7, #28
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b083      	sub	sp, #12
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	615a      	str	r2, [r3, #20]
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	3330      	adds	r3, #48	@ 0x30
 8005108:	461a      	mov	r2, r3
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	0a1b      	lsrs	r3, r3, #8
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	f003 030c 	and.w	r3, r3, #12
 8005114:	4413      	add	r3, r2
 8005116:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f003 031f 	and.w	r3, r3, #31
 8005122:	211f      	movs	r1, #31
 8005124:	fa01 f303 	lsl.w	r3, r1, r3
 8005128:	43db      	mvns	r3, r3
 800512a:	401a      	ands	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	0e9b      	lsrs	r3, r3, #26
 8005130:	f003 011f 	and.w	r1, r3, #31
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 031f 	and.w	r3, r3, #31
 800513a:	fa01 f303 	lsl.w	r3, r1, r3
 800513e:	431a      	orrs	r2, r3
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005144:	bf00      	nop
 8005146:	371c      	adds	r7, #28
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005150:	b480      	push	{r7}
 8005152:	b087      	sub	sp, #28
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	3314      	adds	r3, #20
 8005160:	461a      	mov	r2, r3
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	0e5b      	lsrs	r3, r3, #25
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	f003 0304 	and.w	r3, r3, #4
 800516c:	4413      	add	r3, r2
 800516e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	0d1b      	lsrs	r3, r3, #20
 8005178:	f003 031f 	and.w	r3, r3, #31
 800517c:	2107      	movs	r1, #7
 800517e:	fa01 f303 	lsl.w	r3, r1, r3
 8005182:	43db      	mvns	r3, r3
 8005184:	401a      	ands	r2, r3
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	0d1b      	lsrs	r3, r3, #20
 800518a:	f003 031f 	and.w	r3, r3, #31
 800518e:	6879      	ldr	r1, [r7, #4]
 8005190:	fa01 f303 	lsl.w	r3, r1, r3
 8005194:	431a      	orrs	r2, r3
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800519a:	bf00      	nop
 800519c:	371c      	adds	r7, #28
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
	...

080051a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051c0:	43db      	mvns	r3, r3
 80051c2:	401a      	ands	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f003 0318 	and.w	r3, r3, #24
 80051ca:	4908      	ldr	r1, [pc, #32]	@ (80051ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80051cc:	40d9      	lsrs	r1, r3
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	400b      	ands	r3, r1
 80051d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051d6:	431a      	orrs	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80051de:	bf00      	nop
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	0007ffff 	.word	0x0007ffff

080051f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005200:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6093      	str	r3, [r2, #8]
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005224:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005228:	d101      	bne.n	800522e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800523c:	b480      	push	{r7}
 800523e:	b083      	sub	sp, #12
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800524c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005250:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005274:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005278:	d101      	bne.n	800527e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800527a:	2301      	movs	r3, #1
 800527c:	e000      	b.n	8005280 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800529c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052a0:	f043 0202 	orr.w	r2, r3, #2
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d101      	bne.n	80052cc <LL_ADC_IsEnabled+0x18>
 80052c8:	2301      	movs	r3, #1
 80052ca:	e000      	b.n	80052ce <LL_ADC_IsEnabled+0x1a>
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d101      	bne.n	80052f2 <LL_ADC_IsDisableOngoing+0x18>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e000      	b.n	80052f4 <LL_ADC_IsDisableOngoing+0x1a>
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f003 0304 	and.w	r3, r3, #4
 8005310:	2b04      	cmp	r3, #4
 8005312:	d101      	bne.n	8005318 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005326:	b480      	push	{r7}
 8005328:	b083      	sub	sp, #12
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f003 0308 	and.w	r3, r3, #8
 8005336:	2b08      	cmp	r3, #8
 8005338:	d101      	bne.n	800533e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800533a:	2301      	movs	r3, #1
 800533c:	e000      	b.n	8005340 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800534c:	b590      	push	{r4, r7, lr}
 800534e:	b089      	sub	sp, #36	@ 0x24
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005354:	2300      	movs	r3, #0
 8005356:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e1a9      	b.n	80056ba <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005370:	2b00      	cmp	r3, #0
 8005372:	d109      	bne.n	8005388 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f7ff f835 	bl	80043e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4618      	mov	r0, r3
 800538e:	f7ff ff41 	bl	8005214 <LL_ADC_IsDeepPowerDownEnabled>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d004      	beq.n	80053a2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4618      	mov	r0, r3
 800539e:	f7ff ff27 	bl	80051f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7ff ff5c 	bl	8005264 <LL_ADC_IsInternalRegulatorEnabled>
 80053ac:	4603      	mov	r3, r0
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d115      	bne.n	80053de <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7ff ff40 	bl	800523c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053bc:	4b9c      	ldr	r3, [pc, #624]	@ (8005630 <HAL_ADC_Init+0x2e4>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	099b      	lsrs	r3, r3, #6
 80053c2:	4a9c      	ldr	r2, [pc, #624]	@ (8005634 <HAL_ADC_Init+0x2e8>)
 80053c4:	fba2 2303 	umull	r2, r3, r2, r3
 80053c8:	099b      	lsrs	r3, r3, #6
 80053ca:	3301      	adds	r3, #1
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80053d0:	e002      	b.n	80053d8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	3b01      	subs	r3, #1
 80053d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1f9      	bne.n	80053d2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7ff ff3e 	bl	8005264 <LL_ADC_IsInternalRegulatorEnabled>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10d      	bne.n	800540a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053f2:	f043 0210 	orr.w	r2, r3, #16
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053fe:	f043 0201 	orr.w	r2, r3, #1
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4618      	mov	r0, r3
 8005410:	f7ff ff76 	bl	8005300 <LL_ADC_REG_IsConversionOngoing>
 8005414:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800541a:	f003 0310 	and.w	r3, r3, #16
 800541e:	2b00      	cmp	r3, #0
 8005420:	f040 8142 	bne.w	80056a8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	2b00      	cmp	r3, #0
 8005428:	f040 813e 	bne.w	80056a8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005430:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005434:	f043 0202 	orr.w	r2, r3, #2
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff ff37 	bl	80052b4 <LL_ADC_IsEnabled>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d141      	bne.n	80054d0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005454:	d004      	beq.n	8005460 <HAL_ADC_Init+0x114>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a77      	ldr	r2, [pc, #476]	@ (8005638 <HAL_ADC_Init+0x2ec>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d10f      	bne.n	8005480 <HAL_ADC_Init+0x134>
 8005460:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005464:	f7ff ff26 	bl	80052b4 <LL_ADC_IsEnabled>
 8005468:	4604      	mov	r4, r0
 800546a:	4873      	ldr	r0, [pc, #460]	@ (8005638 <HAL_ADC_Init+0x2ec>)
 800546c:	f7ff ff22 	bl	80052b4 <LL_ADC_IsEnabled>
 8005470:	4603      	mov	r3, r0
 8005472:	4323      	orrs	r3, r4
 8005474:	2b00      	cmp	r3, #0
 8005476:	bf0c      	ite	eq
 8005478:	2301      	moveq	r3, #1
 800547a:	2300      	movne	r3, #0
 800547c:	b2db      	uxtb	r3, r3
 800547e:	e012      	b.n	80054a6 <HAL_ADC_Init+0x15a>
 8005480:	486e      	ldr	r0, [pc, #440]	@ (800563c <HAL_ADC_Init+0x2f0>)
 8005482:	f7ff ff17 	bl	80052b4 <LL_ADC_IsEnabled>
 8005486:	4604      	mov	r4, r0
 8005488:	486d      	ldr	r0, [pc, #436]	@ (8005640 <HAL_ADC_Init+0x2f4>)
 800548a:	f7ff ff13 	bl	80052b4 <LL_ADC_IsEnabled>
 800548e:	4603      	mov	r3, r0
 8005490:	431c      	orrs	r4, r3
 8005492:	486c      	ldr	r0, [pc, #432]	@ (8005644 <HAL_ADC_Init+0x2f8>)
 8005494:	f7ff ff0e 	bl	80052b4 <LL_ADC_IsEnabled>
 8005498:	4603      	mov	r3, r0
 800549a:	4323      	orrs	r3, r4
 800549c:	2b00      	cmp	r3, #0
 800549e:	bf0c      	ite	eq
 80054a0:	2301      	moveq	r3, #1
 80054a2:	2300      	movne	r3, #0
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d012      	beq.n	80054d0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054b2:	d004      	beq.n	80054be <HAL_ADC_Init+0x172>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a5f      	ldr	r2, [pc, #380]	@ (8005638 <HAL_ADC_Init+0x2ec>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d101      	bne.n	80054c2 <HAL_ADC_Init+0x176>
 80054be:	4a62      	ldr	r2, [pc, #392]	@ (8005648 <HAL_ADC_Init+0x2fc>)
 80054c0:	e000      	b.n	80054c4 <HAL_ADC_Init+0x178>
 80054c2:	4a62      	ldr	r2, [pc, #392]	@ (800564c <HAL_ADC_Init+0x300>)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	4619      	mov	r1, r3
 80054ca:	4610      	mov	r0, r2
 80054cc:	f7ff fd42 	bl	8004f54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	7f5b      	ldrb	r3, [r3, #29]
 80054d4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80054da:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80054e0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80054e6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80054ee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80054f0:	4313      	orrs	r3, r2
 80054f2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d106      	bne.n	800550c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005502:	3b01      	subs	r3, #1
 8005504:	045b      	lsls	r3, r3, #17
 8005506:	69ba      	ldr	r2, [r7, #24]
 8005508:	4313      	orrs	r3, r2
 800550a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005510:	2b00      	cmp	r3, #0
 8005512:	d009      	beq.n	8005528 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005518:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005520:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	4313      	orrs	r3, r2
 8005526:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68da      	ldr	r2, [r3, #12]
 800552e:	4b48      	ldr	r3, [pc, #288]	@ (8005650 <HAL_ADC_Init+0x304>)
 8005530:	4013      	ands	r3, r2
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	69b9      	ldr	r1, [r7, #24]
 8005538:	430b      	orrs	r3, r1
 800553a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f7ff fee5 	bl	8005326 <LL_ADC_INJ_IsConversionOngoing>
 800555c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d17f      	bne.n	8005664 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d17c      	bne.n	8005664 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800556e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005576:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005578:	4313      	orrs	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005586:	f023 0302 	bic.w	r3, r3, #2
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6812      	ldr	r2, [r2, #0]
 800558e:	69b9      	ldr	r1, [r7, #24]
 8005590:	430b      	orrs	r3, r1
 8005592:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d017      	beq.n	80055cc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	691a      	ldr	r2, [r3, #16]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80055aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80055b4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80055b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	6911      	ldr	r1, [r2, #16]
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	6812      	ldr	r2, [r2, #0]
 80055c4:	430b      	orrs	r3, r1
 80055c6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80055ca:	e013      	b.n	80055f4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	691a      	ldr	r2, [r3, #16]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80055da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6812      	ldr	r2, [r2, #0]
 80055e8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80055ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055f0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d12a      	bne.n	8005654 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005608:	f023 0304 	bic.w	r3, r3, #4
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005614:	4311      	orrs	r1, r2
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800561a:	4311      	orrs	r1, r2
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005620:	430a      	orrs	r2, r1
 8005622:	431a      	orrs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f042 0201 	orr.w	r2, r2, #1
 800562c:	611a      	str	r2, [r3, #16]
 800562e:	e019      	b.n	8005664 <HAL_ADC_Init+0x318>
 8005630:	20000004 	.word	0x20000004
 8005634:	053e2d63 	.word	0x053e2d63
 8005638:	50000100 	.word	0x50000100
 800563c:	50000400 	.word	0x50000400
 8005640:	50000500 	.word	0x50000500
 8005644:	50000600 	.word	0x50000600
 8005648:	50000300 	.word	0x50000300
 800564c:	50000700 	.word	0x50000700
 8005650:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	691a      	ldr	r2, [r3, #16]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0201 	bic.w	r2, r2, #1
 8005662:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	695b      	ldr	r3, [r3, #20]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d10c      	bne.n	8005686 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005672:	f023 010f 	bic.w	r1, r3, #15
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	1e5a      	subs	r2, r3, #1
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	430a      	orrs	r2, r1
 8005682:	631a      	str	r2, [r3, #48]	@ 0x30
 8005684:	e007      	b.n	8005696 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f022 020f 	bic.w	r2, r2, #15
 8005694:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800569a:	f023 0303 	bic.w	r3, r3, #3
 800569e:	f043 0201 	orr.w	r2, r3, #1
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056a6:	e007      	b.n	80056b8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ac:	f043 0210 	orr.w	r2, r3, #16
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80056b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3724      	adds	r7, #36	@ 0x24
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd90      	pop	{r4, r7, pc}
 80056c2:	bf00      	nop

080056c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b0b6      	sub	sp, #216	@ 0xd8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056ce:	2300      	movs	r3, #0
 80056d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80056d4:	2300      	movs	r3, #0
 80056d6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d102      	bne.n	80056e8 <HAL_ADC_ConfigChannel+0x24>
 80056e2:	2302      	movs	r3, #2
 80056e4:	f000 bc13 	b.w	8005f0e <HAL_ADC_ConfigChannel+0x84a>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4618      	mov	r0, r3
 80056f6:	f7ff fe03 	bl	8005300 <LL_ADC_REG_IsConversionOngoing>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f040 83f3 	bne.w	8005ee8 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6818      	ldr	r0, [r3, #0]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	6859      	ldr	r1, [r3, #4]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	461a      	mov	r2, r3
 8005710:	f7ff fcf2 	bl	80050f8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff fdf1 	bl	8005300 <LL_ADC_REG_IsConversionOngoing>
 800571e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4618      	mov	r0, r3
 8005728:	f7ff fdfd 	bl	8005326 <LL_ADC_INJ_IsConversionOngoing>
 800572c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005730:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005734:	2b00      	cmp	r3, #0
 8005736:	f040 81d9 	bne.w	8005aec <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800573a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800573e:	2b00      	cmp	r3, #0
 8005740:	f040 81d4 	bne.w	8005aec <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800574c:	d10f      	bne.n	800576e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2200      	movs	r2, #0
 8005758:	4619      	mov	r1, r3
 800575a:	f7ff fcf9 	bl	8005150 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005766:	4618      	mov	r0, r3
 8005768:	f7ff fcb3 	bl	80050d2 <LL_ADC_SetSamplingTimeCommonConfig>
 800576c:	e00e      	b.n	800578c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6818      	ldr	r0, [r3, #0]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	6819      	ldr	r1, [r3, #0]
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	461a      	mov	r2, r3
 800577c:	f7ff fce8 	bl	8005150 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2100      	movs	r1, #0
 8005786:	4618      	mov	r0, r3
 8005788:	f7ff fca3 	bl	80050d2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	695a      	ldr	r2, [r3, #20]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	08db      	lsrs	r3, r3, #3
 8005798:	f003 0303 	and.w	r3, r3, #3
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	fa02 f303 	lsl.w	r3, r2, r3
 80057a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	2b04      	cmp	r3, #4
 80057ac:	d022      	beq.n	80057f4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6818      	ldr	r0, [r3, #0]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	6919      	ldr	r1, [r3, #16]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80057be:	f7ff fbfd 	bl	8004fbc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6818      	ldr	r0, [r3, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	6919      	ldr	r1, [r3, #16]
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	461a      	mov	r2, r3
 80057d0:	f7ff fc49 	bl	8005066 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6818      	ldr	r0, [r3, #0]
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d102      	bne.n	80057ea <HAL_ADC_ConfigChannel+0x126>
 80057e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057e8:	e000      	b.n	80057ec <HAL_ADC_ConfigChannel+0x128>
 80057ea:	2300      	movs	r3, #0
 80057ec:	461a      	mov	r2, r3
 80057ee:	f7ff fc55 	bl	800509c <LL_ADC_SetOffsetSaturation>
 80057f2:	e17b      	b.n	8005aec <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2100      	movs	r1, #0
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff fc02 	bl	8005004 <LL_ADC_GetOffsetChannel>
 8005800:	4603      	mov	r3, r0
 8005802:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005806:	2b00      	cmp	r3, #0
 8005808:	d10a      	bne.n	8005820 <HAL_ADC_ConfigChannel+0x15c>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2100      	movs	r1, #0
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff fbf7 	bl	8005004 <LL_ADC_GetOffsetChannel>
 8005816:	4603      	mov	r3, r0
 8005818:	0e9b      	lsrs	r3, r3, #26
 800581a:	f003 021f 	and.w	r2, r3, #31
 800581e:	e01e      	b.n	800585e <HAL_ADC_ConfigChannel+0x19a>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2100      	movs	r1, #0
 8005826:	4618      	mov	r0, r3
 8005828:	f7ff fbec 	bl	8005004 <LL_ADC_GetOffsetChannel>
 800582c:	4603      	mov	r3, r0
 800582e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005832:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005836:	fa93 f3a3 	rbit	r3, r3
 800583a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800583e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005842:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005846:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800584e:	2320      	movs	r3, #32
 8005850:	e004      	b.n	800585c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005852:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005856:	fab3 f383 	clz	r3, r3
 800585a:	b2db      	uxtb	r3, r3
 800585c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005866:	2b00      	cmp	r3, #0
 8005868:	d105      	bne.n	8005876 <HAL_ADC_ConfigChannel+0x1b2>
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	0e9b      	lsrs	r3, r3, #26
 8005870:	f003 031f 	and.w	r3, r3, #31
 8005874:	e018      	b.n	80058a8 <HAL_ADC_ConfigChannel+0x1e4>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800587e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005882:	fa93 f3a3 	rbit	r3, r3
 8005886:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800588a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800588e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005892:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800589a:	2320      	movs	r3, #32
 800589c:	e004      	b.n	80058a8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800589e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80058a2:	fab3 f383 	clz	r3, r3
 80058a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d106      	bne.n	80058ba <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2200      	movs	r2, #0
 80058b2:	2100      	movs	r1, #0
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7ff fbbb 	bl	8005030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2101      	movs	r1, #1
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff fb9f 	bl	8005004 <LL_ADC_GetOffsetChannel>
 80058c6:	4603      	mov	r3, r0
 80058c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10a      	bne.n	80058e6 <HAL_ADC_ConfigChannel+0x222>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2101      	movs	r1, #1
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7ff fb94 	bl	8005004 <LL_ADC_GetOffsetChannel>
 80058dc:	4603      	mov	r3, r0
 80058de:	0e9b      	lsrs	r3, r3, #26
 80058e0:	f003 021f 	and.w	r2, r3, #31
 80058e4:	e01e      	b.n	8005924 <HAL_ADC_ConfigChannel+0x260>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2101      	movs	r1, #1
 80058ec:	4618      	mov	r0, r3
 80058ee:	f7ff fb89 	bl	8005004 <LL_ADC_GetOffsetChannel>
 80058f2:	4603      	mov	r3, r0
 80058f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058fc:	fa93 f3a3 	rbit	r3, r3
 8005900:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005904:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005908:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800590c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005910:	2b00      	cmp	r3, #0
 8005912:	d101      	bne.n	8005918 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005914:	2320      	movs	r3, #32
 8005916:	e004      	b.n	8005922 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005918:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800591c:	fab3 f383 	clz	r3, r3
 8005920:	b2db      	uxtb	r3, r3
 8005922:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800592c:	2b00      	cmp	r3, #0
 800592e:	d105      	bne.n	800593c <HAL_ADC_ConfigChannel+0x278>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	0e9b      	lsrs	r3, r3, #26
 8005936:	f003 031f 	and.w	r3, r3, #31
 800593a:	e018      	b.n	800596e <HAL_ADC_ConfigChannel+0x2aa>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005944:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005948:	fa93 f3a3 	rbit	r3, r3
 800594c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005950:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005954:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005958:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800595c:	2b00      	cmp	r3, #0
 800595e:	d101      	bne.n	8005964 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005960:	2320      	movs	r3, #32
 8005962:	e004      	b.n	800596e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005964:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005968:	fab3 f383 	clz	r3, r3
 800596c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800596e:	429a      	cmp	r2, r3
 8005970:	d106      	bne.n	8005980 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2200      	movs	r2, #0
 8005978:	2101      	movs	r1, #1
 800597a:	4618      	mov	r0, r3
 800597c:	f7ff fb58 	bl	8005030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2102      	movs	r1, #2
 8005986:	4618      	mov	r0, r3
 8005988:	f7ff fb3c 	bl	8005004 <LL_ADC_GetOffsetChannel>
 800598c:	4603      	mov	r3, r0
 800598e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10a      	bne.n	80059ac <HAL_ADC_ConfigChannel+0x2e8>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2102      	movs	r1, #2
 800599c:	4618      	mov	r0, r3
 800599e:	f7ff fb31 	bl	8005004 <LL_ADC_GetOffsetChannel>
 80059a2:	4603      	mov	r3, r0
 80059a4:	0e9b      	lsrs	r3, r3, #26
 80059a6:	f003 021f 	and.w	r2, r3, #31
 80059aa:	e01e      	b.n	80059ea <HAL_ADC_ConfigChannel+0x326>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2102      	movs	r1, #2
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff fb26 	bl	8005004 <LL_ADC_GetOffsetChannel>
 80059b8:	4603      	mov	r3, r0
 80059ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059c2:	fa93 f3a3 	rbit	r3, r3
 80059c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80059ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80059d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d101      	bne.n	80059de <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80059da:	2320      	movs	r3, #32
 80059dc:	e004      	b.n	80059e8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80059de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80059e2:	fab3 f383 	clz	r3, r3
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d105      	bne.n	8005a02 <HAL_ADC_ConfigChannel+0x33e>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	0e9b      	lsrs	r3, r3, #26
 80059fc:	f003 031f 	and.w	r3, r3, #31
 8005a00:	e016      	b.n	8005a30 <HAL_ADC_ConfigChannel+0x36c>
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a0e:	fa93 f3a3 	rbit	r3, r3
 8005a12:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005a14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005a16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005a1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005a22:	2320      	movs	r3, #32
 8005a24:	e004      	b.n	8005a30 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005a26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a2a:	fab3 f383 	clz	r3, r3
 8005a2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d106      	bne.n	8005a42 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	2102      	movs	r1, #2
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7ff faf7 	bl	8005030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2103      	movs	r1, #3
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff fadb 	bl	8005004 <LL_ADC_GetOffsetChannel>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10a      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x3aa>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2103      	movs	r1, #3
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7ff fad0 	bl	8005004 <LL_ADC_GetOffsetChannel>
 8005a64:	4603      	mov	r3, r0
 8005a66:	0e9b      	lsrs	r3, r3, #26
 8005a68:	f003 021f 	and.w	r2, r3, #31
 8005a6c:	e017      	b.n	8005a9e <HAL_ADC_ConfigChannel+0x3da>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2103      	movs	r1, #3
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7ff fac5 	bl	8005004 <LL_ADC_GetOffsetChannel>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a80:	fa93 f3a3 	rbit	r3, r3
 8005a84:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005a86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a88:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005a8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005a90:	2320      	movs	r3, #32
 8005a92:	e003      	b.n	8005a9c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005a94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a96:	fab3 f383 	clz	r3, r3
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d105      	bne.n	8005ab6 <HAL_ADC_ConfigChannel+0x3f2>
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	0e9b      	lsrs	r3, r3, #26
 8005ab0:	f003 031f 	and.w	r3, r3, #31
 8005ab4:	e011      	b.n	8005ada <HAL_ADC_ConfigChannel+0x416>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005abc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005abe:	fa93 f3a3 	rbit	r3, r3
 8005ac2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ac6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005ac8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005ace:	2320      	movs	r3, #32
 8005ad0:	e003      	b.n	8005ada <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005ad2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ad4:	fab3 f383 	clz	r3, r3
 8005ad8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d106      	bne.n	8005aec <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	2103      	movs	r1, #3
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7ff faa2 	bl	8005030 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff fbdf 	bl	80052b4 <LL_ADC_IsEnabled>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f040 813d 	bne.w	8005d78 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6818      	ldr	r0, [r3, #0]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	6819      	ldr	r1, [r3, #0]
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	f7ff fb4c 	bl	80051a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	4aa2      	ldr	r2, [pc, #648]	@ (8005da0 <HAL_ADC_ConfigChannel+0x6dc>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	f040 812e 	bne.w	8005d78 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10b      	bne.n	8005b44 <HAL_ADC_ConfigChannel+0x480>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	0e9b      	lsrs	r3, r3, #26
 8005b32:	3301      	adds	r3, #1
 8005b34:	f003 031f 	and.w	r3, r3, #31
 8005b38:	2b09      	cmp	r3, #9
 8005b3a:	bf94      	ite	ls
 8005b3c:	2301      	movls	r3, #1
 8005b3e:	2300      	movhi	r3, #0
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	e019      	b.n	8005b78 <HAL_ADC_ConfigChannel+0x4b4>
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b4c:	fa93 f3a3 	rbit	r3, r3
 8005b50:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005b52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b54:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005b56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d101      	bne.n	8005b60 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005b5c:	2320      	movs	r3, #32
 8005b5e:	e003      	b.n	8005b68 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005b60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b62:	fab3 f383 	clz	r3, r3
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	3301      	adds	r3, #1
 8005b6a:	f003 031f 	and.w	r3, r3, #31
 8005b6e:	2b09      	cmp	r3, #9
 8005b70:	bf94      	ite	ls
 8005b72:	2301      	movls	r3, #1
 8005b74:	2300      	movhi	r3, #0
 8005b76:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d079      	beq.n	8005c70 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d107      	bne.n	8005b98 <HAL_ADC_ConfigChannel+0x4d4>
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	0e9b      	lsrs	r3, r3, #26
 8005b8e:	3301      	adds	r3, #1
 8005b90:	069b      	lsls	r3, r3, #26
 8005b92:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b96:	e015      	b.n	8005bc4 <HAL_ADC_ConfigChannel+0x500>
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ba0:	fa93 f3a3 	rbit	r3, r3
 8005ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ba8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005baa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005bb0:	2320      	movs	r3, #32
 8005bb2:	e003      	b.n	8005bbc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005bb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bb6:	fab3 f383 	clz	r3, r3
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	069b      	lsls	r3, r3, #26
 8005bc0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d109      	bne.n	8005be4 <HAL_ADC_ConfigChannel+0x520>
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	0e9b      	lsrs	r3, r3, #26
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	f003 031f 	and.w	r3, r3, #31
 8005bdc:	2101      	movs	r1, #1
 8005bde:	fa01 f303 	lsl.w	r3, r1, r3
 8005be2:	e017      	b.n	8005c14 <HAL_ADC_ConfigChannel+0x550>
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bec:	fa93 f3a3 	rbit	r3, r3
 8005bf0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d101      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8005bfc:	2320      	movs	r3, #32
 8005bfe:	e003      	b.n	8005c08 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c02:	fab3 f383 	clz	r3, r3
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	3301      	adds	r3, #1
 8005c0a:	f003 031f 	and.w	r3, r3, #31
 8005c0e:	2101      	movs	r1, #1
 8005c10:	fa01 f303 	lsl.w	r3, r1, r3
 8005c14:	ea42 0103 	orr.w	r1, r2, r3
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d10a      	bne.n	8005c3a <HAL_ADC_ConfigChannel+0x576>
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	0e9b      	lsrs	r3, r3, #26
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	f003 021f 	and.w	r2, r3, #31
 8005c30:	4613      	mov	r3, r2
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	4413      	add	r3, r2
 8005c36:	051b      	lsls	r3, r3, #20
 8005c38:	e018      	b.n	8005c6c <HAL_ADC_ConfigChannel+0x5a8>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c42:	fa93 f3a3 	rbit	r3, r3
 8005c46:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8005c52:	2320      	movs	r3, #32
 8005c54:	e003      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c58:	fab3 f383 	clz	r3, r3
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	3301      	adds	r3, #1
 8005c60:	f003 021f 	and.w	r2, r3, #31
 8005c64:	4613      	mov	r3, r2
 8005c66:	005b      	lsls	r3, r3, #1
 8005c68:	4413      	add	r3, r2
 8005c6a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c6c:	430b      	orrs	r3, r1
 8005c6e:	e07e      	b.n	8005d6e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d107      	bne.n	8005c8c <HAL_ADC_ConfigChannel+0x5c8>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	0e9b      	lsrs	r3, r3, #26
 8005c82:	3301      	adds	r3, #1
 8005c84:	069b      	lsls	r3, r3, #26
 8005c86:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c8a:	e015      	b.n	8005cb8 <HAL_ADC_ConfigChannel+0x5f4>
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c94:	fa93 f3a3 	rbit	r3, r3
 8005c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d101      	bne.n	8005ca8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005ca4:	2320      	movs	r3, #32
 8005ca6:	e003      	b.n	8005cb0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005caa:	fab3 f383 	clz	r3, r3
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	3301      	adds	r3, #1
 8005cb2:	069b      	lsls	r3, r3, #26
 8005cb4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d109      	bne.n	8005cd8 <HAL_ADC_ConfigChannel+0x614>
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	0e9b      	lsrs	r3, r3, #26
 8005cca:	3301      	adds	r3, #1
 8005ccc:	f003 031f 	and.w	r3, r3, #31
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd6:	e017      	b.n	8005d08 <HAL_ADC_ConfigChannel+0x644>
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cde:	6a3b      	ldr	r3, [r7, #32]
 8005ce0:	fa93 f3a3 	rbit	r3, r3
 8005ce4:	61fb      	str	r3, [r7, #28]
  return result;
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d101      	bne.n	8005cf4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005cf0:	2320      	movs	r3, #32
 8005cf2:	e003      	b.n	8005cfc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf6:	fab3 f383 	clz	r3, r3
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	f003 031f 	and.w	r3, r3, #31
 8005d02:	2101      	movs	r1, #1
 8005d04:	fa01 f303 	lsl.w	r3, r1, r3
 8005d08:	ea42 0103 	orr.w	r1, r2, r3
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d10d      	bne.n	8005d34 <HAL_ADC_ConfigChannel+0x670>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	0e9b      	lsrs	r3, r3, #26
 8005d1e:	3301      	adds	r3, #1
 8005d20:	f003 021f 	and.w	r2, r3, #31
 8005d24:	4613      	mov	r3, r2
 8005d26:	005b      	lsls	r3, r3, #1
 8005d28:	4413      	add	r3, r2
 8005d2a:	3b1e      	subs	r3, #30
 8005d2c:	051b      	lsls	r3, r3, #20
 8005d2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005d32:	e01b      	b.n	8005d6c <HAL_ADC_ConfigChannel+0x6a8>
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	fa93 f3a3 	rbit	r3, r3
 8005d40:	613b      	str	r3, [r7, #16]
  return result;
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d101      	bne.n	8005d50 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005d4c:	2320      	movs	r3, #32
 8005d4e:	e003      	b.n	8005d58 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	fab3 f383 	clz	r3, r3
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	3301      	adds	r3, #1
 8005d5a:	f003 021f 	and.w	r2, r3, #31
 8005d5e:	4613      	mov	r3, r2
 8005d60:	005b      	lsls	r3, r3, #1
 8005d62:	4413      	add	r3, r2
 8005d64:	3b1e      	subs	r3, #30
 8005d66:	051b      	lsls	r3, r3, #20
 8005d68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d6c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d72:	4619      	mov	r1, r3
 8005d74:	f7ff f9ec 	bl	8005150 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	4b09      	ldr	r3, [pc, #36]	@ (8005da4 <HAL_ADC_ConfigChannel+0x6e0>)
 8005d7e:	4013      	ands	r3, r2
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 80be 	beq.w	8005f02 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d8e:	d004      	beq.n	8005d9a <HAL_ADC_ConfigChannel+0x6d6>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a04      	ldr	r2, [pc, #16]	@ (8005da8 <HAL_ADC_ConfigChannel+0x6e4>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d10a      	bne.n	8005db0 <HAL_ADC_ConfigChannel+0x6ec>
 8005d9a:	4b04      	ldr	r3, [pc, #16]	@ (8005dac <HAL_ADC_ConfigChannel+0x6e8>)
 8005d9c:	e009      	b.n	8005db2 <HAL_ADC_ConfigChannel+0x6ee>
 8005d9e:	bf00      	nop
 8005da0:	407f0000 	.word	0x407f0000
 8005da4:	80080000 	.word	0x80080000
 8005da8:	50000100 	.word	0x50000100
 8005dac:	50000300 	.word	0x50000300
 8005db0:	4b59      	ldr	r3, [pc, #356]	@ (8005f18 <HAL_ADC_ConfigChannel+0x854>)
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7ff f8f4 	bl	8004fa0 <LL_ADC_GetCommonPathInternalCh>
 8005db8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a56      	ldr	r2, [pc, #344]	@ (8005f1c <HAL_ADC_ConfigChannel+0x858>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d004      	beq.n	8005dd0 <HAL_ADC_ConfigChannel+0x70c>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a55      	ldr	r2, [pc, #340]	@ (8005f20 <HAL_ADC_ConfigChannel+0x85c>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d13a      	bne.n	8005e46 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005dd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005dd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d134      	bne.n	8005e46 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005de4:	d005      	beq.n	8005df2 <HAL_ADC_ConfigChannel+0x72e>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a4e      	ldr	r2, [pc, #312]	@ (8005f24 <HAL_ADC_ConfigChannel+0x860>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	f040 8085 	bne.w	8005efc <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005dfa:	d004      	beq.n	8005e06 <HAL_ADC_ConfigChannel+0x742>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a49      	ldr	r2, [pc, #292]	@ (8005f28 <HAL_ADC_ConfigChannel+0x864>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d101      	bne.n	8005e0a <HAL_ADC_ConfigChannel+0x746>
 8005e06:	4a49      	ldr	r2, [pc, #292]	@ (8005f2c <HAL_ADC_ConfigChannel+0x868>)
 8005e08:	e000      	b.n	8005e0c <HAL_ADC_ConfigChannel+0x748>
 8005e0a:	4a43      	ldr	r2, [pc, #268]	@ (8005f18 <HAL_ADC_ConfigChannel+0x854>)
 8005e0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005e14:	4619      	mov	r1, r3
 8005e16:	4610      	mov	r0, r2
 8005e18:	f7ff f8af 	bl	8004f7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005e1c:	4b44      	ldr	r3, [pc, #272]	@ (8005f30 <HAL_ADC_ConfigChannel+0x86c>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	099b      	lsrs	r3, r3, #6
 8005e22:	4a44      	ldr	r2, [pc, #272]	@ (8005f34 <HAL_ADC_ConfigChannel+0x870>)
 8005e24:	fba2 2303 	umull	r2, r3, r2, r3
 8005e28:	099b      	lsrs	r3, r3, #6
 8005e2a:	1c5a      	adds	r2, r3, #1
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	4413      	add	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005e36:	e002      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f9      	bne.n	8005e38 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005e44:	e05a      	b.n	8005efc <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a3b      	ldr	r2, [pc, #236]	@ (8005f38 <HAL_ADC_ConfigChannel+0x874>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d125      	bne.n	8005e9c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005e50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d11f      	bne.n	8005e9c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a31      	ldr	r2, [pc, #196]	@ (8005f28 <HAL_ADC_ConfigChannel+0x864>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d104      	bne.n	8005e70 <HAL_ADC_ConfigChannel+0x7ac>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a34      	ldr	r2, [pc, #208]	@ (8005f3c <HAL_ADC_ConfigChannel+0x878>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d047      	beq.n	8005f00 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e78:	d004      	beq.n	8005e84 <HAL_ADC_ConfigChannel+0x7c0>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8005f28 <HAL_ADC_ConfigChannel+0x864>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d101      	bne.n	8005e88 <HAL_ADC_ConfigChannel+0x7c4>
 8005e84:	4a29      	ldr	r2, [pc, #164]	@ (8005f2c <HAL_ADC_ConfigChannel+0x868>)
 8005e86:	e000      	b.n	8005e8a <HAL_ADC_ConfigChannel+0x7c6>
 8005e88:	4a23      	ldr	r2, [pc, #140]	@ (8005f18 <HAL_ADC_ConfigChannel+0x854>)
 8005e8a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005e8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e92:	4619      	mov	r1, r3
 8005e94:	4610      	mov	r0, r2
 8005e96:	f7ff f870 	bl	8004f7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e9a:	e031      	b.n	8005f00 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a27      	ldr	r2, [pc, #156]	@ (8005f40 <HAL_ADC_ConfigChannel+0x87c>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d12d      	bne.n	8005f02 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005ea6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005eaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d127      	bne.n	8005f02 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8005f28 <HAL_ADC_ConfigChannel+0x864>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d022      	beq.n	8005f02 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ec4:	d004      	beq.n	8005ed0 <HAL_ADC_ConfigChannel+0x80c>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a17      	ldr	r2, [pc, #92]	@ (8005f28 <HAL_ADC_ConfigChannel+0x864>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d101      	bne.n	8005ed4 <HAL_ADC_ConfigChannel+0x810>
 8005ed0:	4a16      	ldr	r2, [pc, #88]	@ (8005f2c <HAL_ADC_ConfigChannel+0x868>)
 8005ed2:	e000      	b.n	8005ed6 <HAL_ADC_ConfigChannel+0x812>
 8005ed4:	4a10      	ldr	r2, [pc, #64]	@ (8005f18 <HAL_ADC_ConfigChannel+0x854>)
 8005ed6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005eda:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ede:	4619      	mov	r1, r3
 8005ee0:	4610      	mov	r0, r2
 8005ee2:	f7ff f84a 	bl	8004f7a <LL_ADC_SetCommonPathInternalCh>
 8005ee6:	e00c      	b.n	8005f02 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eec:	f043 0220 	orr.w	r2, r3, #32
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005efa:	e002      	b.n	8005f02 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005efc:	bf00      	nop
 8005efe:	e000      	b.n	8005f02 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005f00:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005f0a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	37d8      	adds	r7, #216	@ 0xd8
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	50000700 	.word	0x50000700
 8005f1c:	c3210000 	.word	0xc3210000
 8005f20:	90c00010 	.word	0x90c00010
 8005f24:	50000600 	.word	0x50000600
 8005f28:	50000100 	.word	0x50000100
 8005f2c:	50000300 	.word	0x50000300
 8005f30:	20000004 	.word	0x20000004
 8005f34:	053e2d63 	.word	0x053e2d63
 8005f38:	c7520000 	.word	0xc7520000
 8005f3c:	50000500 	.word	0x50000500
 8005f40:	cb840000 	.word	0xcb840000

08005f44 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff f9c2 	bl	80052da <LL_ADC_IsDisableOngoing>
 8005f56:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f7ff f9a9 	bl	80052b4 <LL_ADC_IsEnabled>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d047      	beq.n	8005ff8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d144      	bne.n	8005ff8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f003 030d 	and.w	r3, r3, #13
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d10c      	bne.n	8005f96 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7ff f983 	bl	800528c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2203      	movs	r2, #3
 8005f8c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005f8e:	f7fe ffd5 	bl	8004f3c <HAL_GetTick>
 8005f92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005f94:	e029      	b.n	8005fea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f9a:	f043 0210 	orr.w	r2, r3, #16
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fa6:	f043 0201 	orr.w	r2, r3, #1
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e023      	b.n	8005ffa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005fb2:	f7fe ffc3 	bl	8004f3c <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d914      	bls.n	8005fea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00d      	beq.n	8005fea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fd2:	f043 0210 	orr.w	r2, r3, #16
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fde:	f043 0201 	orr.w	r2, r3, #1
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e007      	b.n	8005ffa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d1dc      	bne.n	8005fb2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <LL_ADC_IsEnabled>:
{
 8006002:	b480      	push	{r7}
 8006004:	b083      	sub	sp, #12
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	2b01      	cmp	r3, #1
 8006014:	d101      	bne.n	800601a <LL_ADC_IsEnabled+0x18>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <LL_ADC_IsEnabled+0x1a>
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <LL_ADC_StartCalibration>:
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800603a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800603e:	683a      	ldr	r2, [r7, #0]
 8006040:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006044:	4313      	orrs	r3, r2
 8006046:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	609a      	str	r2, [r3, #8]
}
 800604e:	bf00      	nop
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr

0800605a <LL_ADC_IsCalibrationOnGoing>:
{
 800605a:	b480      	push	{r7}
 800605c:	b083      	sub	sp, #12
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800606a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800606e:	d101      	bne.n	8006074 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	370c      	adds	r7, #12
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <LL_ADC_REG_IsConversionOngoing>:
{
 8006082:	b480      	push	{r7}
 8006084:	b083      	sub	sp, #12
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f003 0304 	and.w	r3, r3, #4
 8006092:	2b04      	cmp	r3, #4
 8006094:	d101      	bne.n	800609a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006096:	2301      	movs	r3, #1
 8006098:	e000      	b.n	800609c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80060b2:	2300      	movs	r3, #0
 80060b4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d101      	bne.n	80060c4 <HAL_ADCEx_Calibration_Start+0x1c>
 80060c0:	2302      	movs	r3, #2
 80060c2:	e04d      	b.n	8006160 <HAL_ADCEx_Calibration_Start+0xb8>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f7ff ff39 	bl	8005f44 <ADC_Disable>
 80060d2:	4603      	mov	r3, r0
 80060d4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80060d6:	7bfb      	ldrb	r3, [r7, #15]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d136      	bne.n	800614a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80060e4:	f023 0302 	bic.w	r3, r3, #2
 80060e8:	f043 0202 	orr.w	r2, r3, #2
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6839      	ldr	r1, [r7, #0]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7ff ff96 	bl	8006028 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80060fc:	e014      	b.n	8006128 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	3301      	adds	r3, #1
 8006102:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	4a18      	ldr	r2, [pc, #96]	@ (8006168 <HAL_ADCEx_Calibration_Start+0xc0>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d90d      	bls.n	8006128 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006110:	f023 0312 	bic.w	r3, r3, #18
 8006114:	f043 0210 	orr.w	r2, r3, #16
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e01b      	b.n	8006160 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4618      	mov	r0, r3
 800612e:	f7ff ff94 	bl	800605a <LL_ADC_IsCalibrationOnGoing>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1e2      	bne.n	80060fe <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800613c:	f023 0303 	bic.w	r3, r3, #3
 8006140:	f043 0201 	orr.w	r2, r3, #1
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006148:	e005      	b.n	8006156 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800614e:	f043 0210 	orr.w	r2, r3, #16
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800615e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	0004de01 	.word	0x0004de01

0800616c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800616c:	b590      	push	{r4, r7, lr}
 800616e:	b0a1      	sub	sp, #132	@ 0x84
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006176:	2300      	movs	r3, #0
 8006178:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006182:	2b01      	cmp	r3, #1
 8006184:	d101      	bne.n	800618a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006186:	2302      	movs	r3, #2
 8006188:	e0e7      	b.n	800635a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006192:	2300      	movs	r3, #0
 8006194:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006196:	2300      	movs	r3, #0
 8006198:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061a2:	d102      	bne.n	80061aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80061a4:	4b6f      	ldr	r3, [pc, #444]	@ (8006364 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80061a6:	60bb      	str	r3, [r7, #8]
 80061a8:	e009      	b.n	80061be <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a6e      	ldr	r2, [pc, #440]	@ (8006368 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d102      	bne.n	80061ba <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80061b4:	4b6d      	ldr	r3, [pc, #436]	@ (800636c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80061b6:	60bb      	str	r3, [r7, #8]
 80061b8:	e001      	b.n	80061be <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80061ba:	2300      	movs	r3, #0
 80061bc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10b      	bne.n	80061dc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061c8:	f043 0220 	orr.w	r2, r3, #32
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e0be      	b.n	800635a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	4618      	mov	r0, r3
 80061e0:	f7ff ff4f 	bl	8006082 <LL_ADC_REG_IsConversionOngoing>
 80061e4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7ff ff49 	bl	8006082 <LL_ADC_REG_IsConversionOngoing>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f040 80a0 	bne.w	8006338 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80061f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f040 809c 	bne.w	8006338 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006208:	d004      	beq.n	8006214 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a55      	ldr	r2, [pc, #340]	@ (8006364 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d101      	bne.n	8006218 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8006214:	4b56      	ldr	r3, [pc, #344]	@ (8006370 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8006216:	e000      	b.n	800621a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8006218:	4b56      	ldr	r3, [pc, #344]	@ (8006374 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800621a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d04b      	beq.n	80062bc <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006224:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	6859      	ldr	r1, [r3, #4]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006236:	035b      	lsls	r3, r3, #13
 8006238:	430b      	orrs	r3, r1
 800623a:	431a      	orrs	r2, r3
 800623c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800623e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006248:	d004      	beq.n	8006254 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a45      	ldr	r2, [pc, #276]	@ (8006364 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d10f      	bne.n	8006274 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8006254:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006258:	f7ff fed3 	bl	8006002 <LL_ADC_IsEnabled>
 800625c:	4604      	mov	r4, r0
 800625e:	4841      	ldr	r0, [pc, #260]	@ (8006364 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006260:	f7ff fecf 	bl	8006002 <LL_ADC_IsEnabled>
 8006264:	4603      	mov	r3, r0
 8006266:	4323      	orrs	r3, r4
 8006268:	2b00      	cmp	r3, #0
 800626a:	bf0c      	ite	eq
 800626c:	2301      	moveq	r3, #1
 800626e:	2300      	movne	r3, #0
 8006270:	b2db      	uxtb	r3, r3
 8006272:	e012      	b.n	800629a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006274:	483c      	ldr	r0, [pc, #240]	@ (8006368 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006276:	f7ff fec4 	bl	8006002 <LL_ADC_IsEnabled>
 800627a:	4604      	mov	r4, r0
 800627c:	483b      	ldr	r0, [pc, #236]	@ (800636c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800627e:	f7ff fec0 	bl	8006002 <LL_ADC_IsEnabled>
 8006282:	4603      	mov	r3, r0
 8006284:	431c      	orrs	r4, r3
 8006286:	483c      	ldr	r0, [pc, #240]	@ (8006378 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006288:	f7ff febb 	bl	8006002 <LL_ADC_IsEnabled>
 800628c:	4603      	mov	r3, r0
 800628e:	4323      	orrs	r3, r4
 8006290:	2b00      	cmp	r3, #0
 8006292:	bf0c      	ite	eq
 8006294:	2301      	moveq	r3, #1
 8006296:	2300      	movne	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d056      	beq.n	800634c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800629e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80062a6:	f023 030f 	bic.w	r3, r3, #15
 80062aa:	683a      	ldr	r2, [r7, #0]
 80062ac:	6811      	ldr	r1, [r2, #0]
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	6892      	ldr	r2, [r2, #8]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	431a      	orrs	r2, r3
 80062b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062b8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80062ba:	e047      	b.n	800634c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80062bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80062c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062c6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062d0:	d004      	beq.n	80062dc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a23      	ldr	r2, [pc, #140]	@ (8006364 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d10f      	bne.n	80062fc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80062dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80062e0:	f7ff fe8f 	bl	8006002 <LL_ADC_IsEnabled>
 80062e4:	4604      	mov	r4, r0
 80062e6:	481f      	ldr	r0, [pc, #124]	@ (8006364 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80062e8:	f7ff fe8b 	bl	8006002 <LL_ADC_IsEnabled>
 80062ec:	4603      	mov	r3, r0
 80062ee:	4323      	orrs	r3, r4
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	bf0c      	ite	eq
 80062f4:	2301      	moveq	r3, #1
 80062f6:	2300      	movne	r3, #0
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	e012      	b.n	8006322 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80062fc:	481a      	ldr	r0, [pc, #104]	@ (8006368 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80062fe:	f7ff fe80 	bl	8006002 <LL_ADC_IsEnabled>
 8006302:	4604      	mov	r4, r0
 8006304:	4819      	ldr	r0, [pc, #100]	@ (800636c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006306:	f7ff fe7c 	bl	8006002 <LL_ADC_IsEnabled>
 800630a:	4603      	mov	r3, r0
 800630c:	431c      	orrs	r4, r3
 800630e:	481a      	ldr	r0, [pc, #104]	@ (8006378 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006310:	f7ff fe77 	bl	8006002 <LL_ADC_IsEnabled>
 8006314:	4603      	mov	r3, r0
 8006316:	4323      	orrs	r3, r4
 8006318:	2b00      	cmp	r3, #0
 800631a:	bf0c      	ite	eq
 800631c:	2301      	moveq	r3, #1
 800631e:	2300      	movne	r3, #0
 8006320:	b2db      	uxtb	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d012      	beq.n	800634c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800632e:	f023 030f 	bic.w	r3, r3, #15
 8006332:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006334:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006336:	e009      	b.n	800634c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800633c:	f043 0220 	orr.w	r2, r3, #32
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800634a:	e000      	b.n	800634e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800634c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006356:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800635a:	4618      	mov	r0, r3
 800635c:	3784      	adds	r7, #132	@ 0x84
 800635e:	46bd      	mov	sp, r7
 8006360:	bd90      	pop	{r4, r7, pc}
 8006362:	bf00      	nop
 8006364:	50000100 	.word	0x50000100
 8006368:	50000400 	.word	0x50000400
 800636c:	50000500 	.word	0x50000500
 8006370:	50000300 	.word	0x50000300
 8006374:	50000700 	.word	0x50000700
 8006378:	50000600 	.word	0x50000600

0800637c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800637c:	b480      	push	{r7}
 800637e:	b085      	sub	sp, #20
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f003 0307 	and.w	r3, r3, #7
 800638a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800638c:	4b0c      	ldr	r3, [pc, #48]	@ (80063c0 <__NVIC_SetPriorityGrouping+0x44>)
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006398:	4013      	ands	r3, r2
 800639a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80063a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063ae:	4a04      	ldr	r2, [pc, #16]	@ (80063c0 <__NVIC_SetPriorityGrouping+0x44>)
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	60d3      	str	r3, [r2, #12]
}
 80063b4:	bf00      	nop
 80063b6:	3714      	adds	r7, #20
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr
 80063c0:	e000ed00 	.word	0xe000ed00

080063c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063c4:	b480      	push	{r7}
 80063c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063c8:	4b04      	ldr	r3, [pc, #16]	@ (80063dc <__NVIC_GetPriorityGrouping+0x18>)
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	0a1b      	lsrs	r3, r3, #8
 80063ce:	f003 0307 	and.w	r3, r3, #7
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr
 80063dc:	e000ed00 	.word	0xe000ed00

080063e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	4603      	mov	r3, r0
 80063e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	db0b      	blt.n	800640a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063f2:	79fb      	ldrb	r3, [r7, #7]
 80063f4:	f003 021f 	and.w	r2, r3, #31
 80063f8:	4907      	ldr	r1, [pc, #28]	@ (8006418 <__NVIC_EnableIRQ+0x38>)
 80063fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063fe:	095b      	lsrs	r3, r3, #5
 8006400:	2001      	movs	r0, #1
 8006402:	fa00 f202 	lsl.w	r2, r0, r2
 8006406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800640a:	bf00      	nop
 800640c:	370c      	adds	r7, #12
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	e000e100 	.word	0xe000e100

0800641c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	4603      	mov	r3, r0
 8006424:	6039      	str	r1, [r7, #0]
 8006426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800642c:	2b00      	cmp	r3, #0
 800642e:	db0a      	blt.n	8006446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	b2da      	uxtb	r2, r3
 8006434:	490c      	ldr	r1, [pc, #48]	@ (8006468 <__NVIC_SetPriority+0x4c>)
 8006436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800643a:	0112      	lsls	r2, r2, #4
 800643c:	b2d2      	uxtb	r2, r2
 800643e:	440b      	add	r3, r1
 8006440:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006444:	e00a      	b.n	800645c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	b2da      	uxtb	r2, r3
 800644a:	4908      	ldr	r1, [pc, #32]	@ (800646c <__NVIC_SetPriority+0x50>)
 800644c:	79fb      	ldrb	r3, [r7, #7]
 800644e:	f003 030f 	and.w	r3, r3, #15
 8006452:	3b04      	subs	r3, #4
 8006454:	0112      	lsls	r2, r2, #4
 8006456:	b2d2      	uxtb	r2, r2
 8006458:	440b      	add	r3, r1
 800645a:	761a      	strb	r2, [r3, #24]
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr
 8006468:	e000e100 	.word	0xe000e100
 800646c:	e000ed00 	.word	0xe000ed00

08006470 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006470:	b480      	push	{r7}
 8006472:	b089      	sub	sp, #36	@ 0x24
 8006474:	af00      	add	r7, sp, #0
 8006476:	60f8      	str	r0, [r7, #12]
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f003 0307 	and.w	r3, r3, #7
 8006482:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	f1c3 0307 	rsb	r3, r3, #7
 800648a:	2b04      	cmp	r3, #4
 800648c:	bf28      	it	cs
 800648e:	2304      	movcs	r3, #4
 8006490:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	3304      	adds	r3, #4
 8006496:	2b06      	cmp	r3, #6
 8006498:	d902      	bls.n	80064a0 <NVIC_EncodePriority+0x30>
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	3b03      	subs	r3, #3
 800649e:	e000      	b.n	80064a2 <NVIC_EncodePriority+0x32>
 80064a0:	2300      	movs	r3, #0
 80064a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064a4:	f04f 32ff 	mov.w	r2, #4294967295
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	fa02 f303 	lsl.w	r3, r2, r3
 80064ae:	43da      	mvns	r2, r3
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	401a      	ands	r2, r3
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064b8:	f04f 31ff 	mov.w	r1, #4294967295
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	fa01 f303 	lsl.w	r3, r1, r3
 80064c2:	43d9      	mvns	r1, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064c8:	4313      	orrs	r3, r2
         );
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3724      	adds	r7, #36	@ 0x24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
	...

080064d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	3b01      	subs	r3, #1
 80064e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064e8:	d301      	bcc.n	80064ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064ea:	2301      	movs	r3, #1
 80064ec:	e00f      	b.n	800650e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064ee:	4a0a      	ldr	r2, [pc, #40]	@ (8006518 <SysTick_Config+0x40>)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	3b01      	subs	r3, #1
 80064f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064f6:	210f      	movs	r1, #15
 80064f8:	f04f 30ff 	mov.w	r0, #4294967295
 80064fc:	f7ff ff8e 	bl	800641c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006500:	4b05      	ldr	r3, [pc, #20]	@ (8006518 <SysTick_Config+0x40>)
 8006502:	2200      	movs	r2, #0
 8006504:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006506:	4b04      	ldr	r3, [pc, #16]	@ (8006518 <SysTick_Config+0x40>)
 8006508:	2207      	movs	r2, #7
 800650a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	e000e010 	.word	0xe000e010

0800651c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f7ff ff29 	bl	800637c <__NVIC_SetPriorityGrouping>
}
 800652a:	bf00      	nop
 800652c:	3708      	adds	r7, #8
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006532:	b580      	push	{r7, lr}
 8006534:	b086      	sub	sp, #24
 8006536:	af00      	add	r7, sp, #0
 8006538:	4603      	mov	r3, r0
 800653a:	60b9      	str	r1, [r7, #8]
 800653c:	607a      	str	r2, [r7, #4]
 800653e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006540:	f7ff ff40 	bl	80063c4 <__NVIC_GetPriorityGrouping>
 8006544:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	68b9      	ldr	r1, [r7, #8]
 800654a:	6978      	ldr	r0, [r7, #20]
 800654c:	f7ff ff90 	bl	8006470 <NVIC_EncodePriority>
 8006550:	4602      	mov	r2, r0
 8006552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006556:	4611      	mov	r1, r2
 8006558:	4618      	mov	r0, r3
 800655a:	f7ff ff5f 	bl	800641c <__NVIC_SetPriority>
}
 800655e:	bf00      	nop
 8006560:	3718      	adds	r7, #24
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006566:	b580      	push	{r7, lr}
 8006568:	b082      	sub	sp, #8
 800656a:	af00      	add	r7, sp, #0
 800656c:	4603      	mov	r3, r0
 800656e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006574:	4618      	mov	r0, r3
 8006576:	f7ff ff33 	bl	80063e0 <__NVIC_EnableIRQ>
}
 800657a:	bf00      	nop
 800657c:	3708      	adds	r7, #8
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b082      	sub	sp, #8
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f7ff ffa4 	bl	80064d8 <SysTick_Config>
 8006590:	4603      	mov	r3, r0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3708      	adds	r7, #8
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b082      	sub	sp, #8
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d101      	bne.n	80065ac <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e014      	b.n	80065d6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	791b      	ldrb	r3, [r3, #4]
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d105      	bne.n	80065c2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f7fd ff99 	bl	80044f4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2202      	movs	r2, #2
 80065c6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3708      	adds	r7, #8
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
	...

080065e0 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e056      	b.n	80066a2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	795b      	ldrb	r3, [r3, #5]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d101      	bne.n	8006600 <HAL_DAC_Start+0x20>
 80065fc:	2302      	movs	r3, #2
 80065fe:	e050      	b.n	80066a2 <HAL_DAC_Start+0xc2>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2202      	movs	r2, #2
 800660a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6819      	ldr	r1, [r3, #0]
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	f003 0310 	and.w	r3, r3, #16
 8006618:	2201      	movs	r2, #1
 800661a:	409a      	lsls	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006624:	4b22      	ldr	r3, [pc, #136]	@ (80066b0 <HAL_DAC_Start+0xd0>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	099b      	lsrs	r3, r3, #6
 800662a:	4a22      	ldr	r2, [pc, #136]	@ (80066b4 <HAL_DAC_Start+0xd4>)
 800662c:	fba2 2303 	umull	r2, r3, r2, r3
 8006630:	099b      	lsrs	r3, r3, #6
 8006632:	3301      	adds	r3, #1
 8006634:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006636:	e002      	b.n	800663e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	3b01      	subs	r3, #1
 800663c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1f9      	bne.n	8006638 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10f      	bne.n	800666a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8006654:	2b02      	cmp	r3, #2
 8006656:	d11d      	bne.n	8006694 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0201 	orr.w	r2, r2, #1
 8006666:	605a      	str	r2, [r3, #4]
 8006668:	e014      	b.n	8006694 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	f003 0310 	and.w	r3, r3, #16
 800667a:	2102      	movs	r1, #2
 800667c:	fa01 f303 	lsl.w	r3, r1, r3
 8006680:	429a      	cmp	r2, r3
 8006682:	d107      	bne.n	8006694 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 0202 	orr.w	r2, r2, #2
 8006692:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80066a0:	2300      	movs	r3, #0
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	3714      	adds	r7, #20
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	20000004 	.word	0x20000004
 80066b4:	053e2d63 	.word	0x053e2d63

080066b8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	607a      	str	r2, [r7, #4]
 80066c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80066c6:	2300      	movs	r3, #0
 80066c8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d101      	bne.n	80066d4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	e018      	b.n	8006706 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d105      	bne.n	80066f2 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4413      	add	r3, r2
 80066ec:	3308      	adds	r3, #8
 80066ee:	617b      	str	r3, [r7, #20]
 80066f0:	e004      	b.n	80066fc <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4413      	add	r3, r2
 80066f8:	3314      	adds	r3, #20
 80066fa:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	461a      	mov	r2, r3
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	371c      	adds	r7, #28
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr
	...

08006714 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b08a      	sub	sp, #40	@ 0x28
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006720:	2300      	movs	r3, #0
 8006722:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d002      	beq.n	8006730 <HAL_DAC_ConfigChannel+0x1c>
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e1a1      	b.n	8006a78 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	795b      	ldrb	r3, [r3, #5]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d101      	bne.n	8006746 <HAL_DAC_ConfigChannel+0x32>
 8006742:	2302      	movs	r3, #2
 8006744:	e198      	b.n	8006a78 <HAL_DAC_ConfigChannel+0x364>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2201      	movs	r2, #1
 800674a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2202      	movs	r2, #2
 8006750:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	2b04      	cmp	r3, #4
 8006758:	d17a      	bne.n	8006850 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800675a:	f7fe fbef 	bl	8004f3c <HAL_GetTick>
 800675e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d13d      	bne.n	80067e2 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006766:	e018      	b.n	800679a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006768:	f7fe fbe8 	bl	8004f3c <HAL_GetTick>
 800676c:	4602      	mov	r2, r0
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	2b01      	cmp	r3, #1
 8006774:	d911      	bls.n	800679a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800677c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006780:	2b00      	cmp	r3, #0
 8006782:	d00a      	beq.n	800679a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	f043 0208 	orr.w	r2, r3, #8
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2203      	movs	r2, #3
 8006794:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e16e      	b.n	8006a78 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1df      	bne.n	8006768 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80067b2:	e020      	b.n	80067f6 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80067b4:	f7fe fbc2 	bl	8004f3c <HAL_GetTick>
 80067b8:	4602      	mov	r2, r0
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d90f      	bls.n	80067e2 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	da0a      	bge.n	80067e2 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	f043 0208 	orr.w	r2, r3, #8
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2203      	movs	r2, #3
 80067dc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e14a      	b.n	8006a78 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	dbe3      	blt.n	80067b4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f003 0310 	and.w	r3, r3, #16
 8006802:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006806:	fa01 f303 	lsl.w	r3, r1, r3
 800680a:	43db      	mvns	r3, r3
 800680c:	ea02 0103 	and.w	r1, r2, r3
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f003 0310 	and.w	r3, r3, #16
 800681a:	409a      	lsls	r2, r3
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	430a      	orrs	r2, r1
 8006822:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f003 0310 	and.w	r3, r3, #16
 8006830:	21ff      	movs	r1, #255	@ 0xff
 8006832:	fa01 f303 	lsl.w	r3, r1, r3
 8006836:	43db      	mvns	r3, r3
 8006838:	ea02 0103 	and.w	r1, r2, r3
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f003 0310 	and.w	r3, r3, #16
 8006846:	409a      	lsls	r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	430a      	orrs	r2, r1
 800684e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d11d      	bne.n	8006894 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f003 0310 	and.w	r3, r3, #16
 8006866:	221f      	movs	r2, #31
 8006868:	fa02 f303 	lsl.w	r3, r2, r3
 800686c:	43db      	mvns	r3, r3
 800686e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006870:	4013      	ands	r3, r2
 8006872:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	6a1b      	ldr	r3, [r3, #32]
 8006878:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f003 0310 	and.w	r3, r3, #16
 8006880:	697a      	ldr	r2, [r7, #20]
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006888:	4313      	orrs	r3, r2
 800688a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006892:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f003 0310 	and.w	r3, r3, #16
 80068a2:	2207      	movs	r2, #7
 80068a4:	fa02 f303 	lsl.w	r3, r2, r3
 80068a8:	43db      	mvns	r3, r3
 80068aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ac:	4013      	ands	r3, r2
 80068ae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d102      	bne.n	80068be <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80068b8:	2300      	movs	r3, #0
 80068ba:	623b      	str	r3, [r7, #32]
 80068bc:	e00f      	b.n	80068de <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d102      	bne.n	80068cc <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80068c6:	2301      	movs	r3, #1
 80068c8:	623b      	str	r3, [r7, #32]
 80068ca:	e008      	b.n	80068de <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	695b      	ldr	r3, [r3, #20]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d102      	bne.n	80068da <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80068d4:	2301      	movs	r3, #1
 80068d6:	623b      	str	r3, [r7, #32]
 80068d8:	e001      	b.n	80068de <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80068da:	2300      	movs	r3, #0
 80068dc:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	6a3a      	ldr	r2, [r7, #32]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f003 0310 	and.w	r3, r3, #16
 80068f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068f8:	fa02 f303 	lsl.w	r3, r2, r3
 80068fc:	43db      	mvns	r3, r3
 80068fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006900:	4013      	ands	r3, r2
 8006902:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	791b      	ldrb	r3, [r3, #4]
 8006908:	2b01      	cmp	r3, #1
 800690a:	d102      	bne.n	8006912 <HAL_DAC_ConfigChannel+0x1fe>
 800690c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006910:	e000      	b.n	8006914 <HAL_DAC_ConfigChannel+0x200>
 8006912:	2300      	movs	r3, #0
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	4313      	orrs	r3, r2
 8006918:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f003 0310 	and.w	r3, r3, #16
 8006920:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	43db      	mvns	r3, r3
 800692a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800692c:	4013      	ands	r3, r2
 800692e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	795b      	ldrb	r3, [r3, #5]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d102      	bne.n	800693e <HAL_DAC_ConfigChannel+0x22a>
 8006938:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800693c:	e000      	b.n	8006940 <HAL_DAC_ConfigChannel+0x22c>
 800693e:	2300      	movs	r3, #0
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	4313      	orrs	r3, r2
 8006944:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2b02      	cmp	r3, #2
 8006954:	d114      	bne.n	8006980 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006956:	f001 fa89 	bl	8007e6c <HAL_RCC_GetHCLKFreq>
 800695a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	4a48      	ldr	r2, [pc, #288]	@ (8006a80 <HAL_DAC_ConfigChannel+0x36c>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d904      	bls.n	800696e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006966:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800696a:	627b      	str	r3, [r7, #36]	@ 0x24
 800696c:	e00f      	b.n	800698e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	4a44      	ldr	r2, [pc, #272]	@ (8006a84 <HAL_DAC_ConfigChannel+0x370>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d90a      	bls.n	800698c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006978:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800697c:	627b      	str	r3, [r7, #36]	@ 0x24
 800697e:	e006      	b.n	800698e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006986:	4313      	orrs	r3, r2
 8006988:	627b      	str	r3, [r7, #36]	@ 0x24
 800698a:	e000      	b.n	800698e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800698c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f003 0310 	and.w	r3, r3, #16
 8006994:	697a      	ldr	r2, [r7, #20]
 8006996:	fa02 f303 	lsl.w	r3, r2, r3
 800699a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800699c:	4313      	orrs	r3, r2
 800699e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	6819      	ldr	r1, [r3, #0]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f003 0310 	and.w	r3, r3, #16
 80069b4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80069b8:	fa02 f303 	lsl.w	r3, r2, r3
 80069bc:	43da      	mvns	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	400a      	ands	r2, r1
 80069c4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f003 0310 	and.w	r3, r3, #16
 80069d4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80069d8:	fa02 f303 	lsl.w	r3, r2, r3
 80069dc:	43db      	mvns	r3, r3
 80069de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069e0:	4013      	ands	r3, r2
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f003 0310 	and.w	r3, r3, #16
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	fa02 f303 	lsl.w	r3, r2, r3
 80069f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f8:	4313      	orrs	r3, r2
 80069fa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a02:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	6819      	ldr	r1, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f003 0310 	and.w	r3, r3, #16
 8006a10:	22c0      	movs	r2, #192	@ 0xc0
 8006a12:	fa02 f303 	lsl.w	r3, r2, r3
 8006a16:	43da      	mvns	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	400a      	ands	r2, r1
 8006a1e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	089b      	lsrs	r3, r3, #2
 8006a26:	f003 030f 	and.w	r3, r3, #15
 8006a2a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	089b      	lsrs	r3, r3, #2
 8006a32:	021b      	lsls	r3, r3, #8
 8006a34:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a38:	697a      	ldr	r2, [r7, #20]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f003 0310 	and.w	r3, r3, #16
 8006a4a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a52:	43db      	mvns	r3, r3
 8006a54:	ea02 0103 	and.w	r1, r2, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f003 0310 	and.w	r3, r3, #16
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	409a      	lsls	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	430a      	orrs	r2, r1
 8006a68:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006a76:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3728      	adds	r7, #40	@ 0x28
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	09896800 	.word	0x09896800
 8006a84:	04c4b400 	.word	0x04c4b400

08006a88 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a90:	2300      	movs	r3, #0
 8006a92:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d005      	beq.n	8006aac <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2204      	movs	r2, #4
 8006aa4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	73fb      	strb	r3, [r7, #15]
 8006aaa:	e037      	b.n	8006b1c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 020e 	bic.w	r2, r2, #14
 8006aba:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ac6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006aca:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f022 0201 	bic.w	r2, r2, #1
 8006ada:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ae0:	f003 021f 	and.w	r2, r3, #31
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae8:	2101      	movs	r1, #1
 8006aea:	fa01 f202 	lsl.w	r2, r1, r2
 8006aee:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006af8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00c      	beq.n	8006b1c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b10:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006b1a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3714      	adds	r7, #20
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b084      	sub	sp, #16
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b42:	2300      	movs	r3, #0
 8006b44:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d00d      	beq.n	8006b6e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2204      	movs	r2, #4
 8006b56:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	73fb      	strb	r3, [r7, #15]
 8006b6c:	e047      	b.n	8006bfe <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f022 020e 	bic.w	r2, r2, #14
 8006b7c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 0201 	bic.w	r2, r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ba2:	f003 021f 	and.w	r2, r3, #31
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006baa:	2101      	movs	r1, #1
 8006bac:	fa01 f202 	lsl.w	r2, r1, r2
 8006bb0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006bba:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00c      	beq.n	8006bde <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006bd2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006bdc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d003      	beq.n	8006bfe <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	4798      	blx	r3
    }
  }
  return status;
 8006bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b087      	sub	sp, #28
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006c12:	2300      	movs	r3, #0
 8006c14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006c16:	e15a      	b.n	8006ece <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	2101      	movs	r1, #1
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	fa01 f303 	lsl.w	r3, r1, r3
 8006c24:	4013      	ands	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f000 814c 	beq.w	8006ec8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	f003 0303 	and.w	r3, r3, #3
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d005      	beq.n	8006c48 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d130      	bne.n	8006caa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	005b      	lsls	r3, r3, #1
 8006c52:	2203      	movs	r2, #3
 8006c54:	fa02 f303 	lsl.w	r3, r2, r3
 8006c58:	43db      	mvns	r3, r3
 8006c5a:	693a      	ldr	r2, [r7, #16]
 8006c5c:	4013      	ands	r3, r2
 8006c5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	68da      	ldr	r2, [r3, #12]
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	005b      	lsls	r3, r3, #1
 8006c68:	fa02 f303 	lsl.w	r3, r2, r3
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c7e:	2201      	movs	r2, #1
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	fa02 f303 	lsl.w	r3, r2, r3
 8006c86:	43db      	mvns	r3, r3
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	4013      	ands	r3, r2
 8006c8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	091b      	lsrs	r3, r3, #4
 8006c94:	f003 0201 	and.w	r2, r3, #1
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9e:	693a      	ldr	r2, [r7, #16]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	693a      	ldr	r2, [r7, #16]
 8006ca8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f003 0303 	and.w	r3, r3, #3
 8006cb2:	2b03      	cmp	r3, #3
 8006cb4:	d017      	beq.n	8006ce6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	005b      	lsls	r3, r3, #1
 8006cc0:	2203      	movs	r2, #3
 8006cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc6:	43db      	mvns	r3, r3
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	4013      	ands	r3, r2
 8006ccc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	689a      	ldr	r2, [r3, #8]
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	005b      	lsls	r3, r3, #1
 8006cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f003 0303 	and.w	r3, r3, #3
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d123      	bne.n	8006d3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	08da      	lsrs	r2, r3, #3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	3208      	adds	r2, #8
 8006cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f003 0307 	and.w	r3, r3, #7
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	220f      	movs	r2, #15
 8006d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d0e:	43db      	mvns	r3, r3
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	4013      	ands	r3, r2
 8006d14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	691a      	ldr	r2, [r3, #16]
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	f003 0307 	and.w	r3, r3, #7
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	693a      	ldr	r2, [r7, #16]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	08da      	lsrs	r2, r3, #3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	3208      	adds	r2, #8
 8006d34:	6939      	ldr	r1, [r7, #16]
 8006d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	005b      	lsls	r3, r3, #1
 8006d44:	2203      	movs	r2, #3
 8006d46:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4a:	43db      	mvns	r3, r3
 8006d4c:	693a      	ldr	r2, [r7, #16]
 8006d4e:	4013      	ands	r3, r2
 8006d50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	f003 0203 	and.w	r2, r3, #3
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	005b      	lsls	r3, r3, #1
 8006d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d62:	693a      	ldr	r2, [r7, #16]
 8006d64:	4313      	orrs	r3, r2
 8006d66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 80a6 	beq.w	8006ec8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d7c:	4b5b      	ldr	r3, [pc, #364]	@ (8006eec <HAL_GPIO_Init+0x2e4>)
 8006d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d80:	4a5a      	ldr	r2, [pc, #360]	@ (8006eec <HAL_GPIO_Init+0x2e4>)
 8006d82:	f043 0301 	orr.w	r3, r3, #1
 8006d86:	6613      	str	r3, [r2, #96]	@ 0x60
 8006d88:	4b58      	ldr	r3, [pc, #352]	@ (8006eec <HAL_GPIO_Init+0x2e4>)
 8006d8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	60bb      	str	r3, [r7, #8]
 8006d92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d94:	4a56      	ldr	r2, [pc, #344]	@ (8006ef0 <HAL_GPIO_Init+0x2e8>)
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	089b      	lsrs	r3, r3, #2
 8006d9a:	3302      	adds	r3, #2
 8006d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006da0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f003 0303 	and.w	r3, r3, #3
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	220f      	movs	r2, #15
 8006dac:	fa02 f303 	lsl.w	r3, r2, r3
 8006db0:	43db      	mvns	r3, r3
 8006db2:	693a      	ldr	r2, [r7, #16]
 8006db4:	4013      	ands	r3, r2
 8006db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006dbe:	d01f      	beq.n	8006e00 <HAL_GPIO_Init+0x1f8>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a4c      	ldr	r2, [pc, #304]	@ (8006ef4 <HAL_GPIO_Init+0x2ec>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d019      	beq.n	8006dfc <HAL_GPIO_Init+0x1f4>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a4b      	ldr	r2, [pc, #300]	@ (8006ef8 <HAL_GPIO_Init+0x2f0>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d013      	beq.n	8006df8 <HAL_GPIO_Init+0x1f0>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a4a      	ldr	r2, [pc, #296]	@ (8006efc <HAL_GPIO_Init+0x2f4>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d00d      	beq.n	8006df4 <HAL_GPIO_Init+0x1ec>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a49      	ldr	r2, [pc, #292]	@ (8006f00 <HAL_GPIO_Init+0x2f8>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d007      	beq.n	8006df0 <HAL_GPIO_Init+0x1e8>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a48      	ldr	r2, [pc, #288]	@ (8006f04 <HAL_GPIO_Init+0x2fc>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d101      	bne.n	8006dec <HAL_GPIO_Init+0x1e4>
 8006de8:	2305      	movs	r3, #5
 8006dea:	e00a      	b.n	8006e02 <HAL_GPIO_Init+0x1fa>
 8006dec:	2306      	movs	r3, #6
 8006dee:	e008      	b.n	8006e02 <HAL_GPIO_Init+0x1fa>
 8006df0:	2304      	movs	r3, #4
 8006df2:	e006      	b.n	8006e02 <HAL_GPIO_Init+0x1fa>
 8006df4:	2303      	movs	r3, #3
 8006df6:	e004      	b.n	8006e02 <HAL_GPIO_Init+0x1fa>
 8006df8:	2302      	movs	r3, #2
 8006dfa:	e002      	b.n	8006e02 <HAL_GPIO_Init+0x1fa>
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e000      	b.n	8006e02 <HAL_GPIO_Init+0x1fa>
 8006e00:	2300      	movs	r3, #0
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	f002 0203 	and.w	r2, r2, #3
 8006e08:	0092      	lsls	r2, r2, #2
 8006e0a:	4093      	lsls	r3, r2
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e12:	4937      	ldr	r1, [pc, #220]	@ (8006ef0 <HAL_GPIO_Init+0x2e8>)
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	089b      	lsrs	r3, r3, #2
 8006e18:	3302      	adds	r3, #2
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e20:	4b39      	ldr	r3, [pc, #228]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	43db      	mvns	r3, r3
 8006e2a:	693a      	ldr	r2, [r7, #16]
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006e44:	4a30      	ldr	r2, [pc, #192]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	43db      	mvns	r3, r3
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	4013      	ands	r3, r2
 8006e58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d003      	beq.n	8006e6e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006e6e:	4a26      	ldr	r2, [pc, #152]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006e74:	4b24      	ldr	r3, [pc, #144]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	43db      	mvns	r3, r3
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4013      	ands	r3, r2
 8006e82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006e98:	4a1b      	ldr	r2, [pc, #108]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	43db      	mvns	r3, r3
 8006ea8:	693a      	ldr	r2, [r7, #16]
 8006eaa:	4013      	ands	r3, r2
 8006eac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d003      	beq.n	8006ec2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006eba:	693a      	ldr	r2, [r7, #16]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006ec2:	4a11      	ldr	r2, [pc, #68]	@ (8006f08 <HAL_GPIO_Init+0x300>)
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	3301      	adds	r3, #1
 8006ecc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	f47f ae9d 	bne.w	8006c18 <HAL_GPIO_Init+0x10>
  }
}
 8006ede:	bf00      	nop
 8006ee0:	bf00      	nop
 8006ee2:	371c      	adds	r7, #28
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eea:	4770      	bx	lr
 8006eec:	40021000 	.word	0x40021000
 8006ef0:	40010000 	.word	0x40010000
 8006ef4:	48000400 	.word	0x48000400
 8006ef8:	48000800 	.word	0x48000800
 8006efc:	48000c00 	.word	0x48000c00
 8006f00:	48001000 	.word	0x48001000
 8006f04:	48001400 	.word	0x48001400
 8006f08:	40010400 	.word	0x40010400

08006f0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	460b      	mov	r3, r1
 8006f16:	807b      	strh	r3, [r7, #2]
 8006f18:	4613      	mov	r3, r2
 8006f1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006f1c:	787b      	ldrb	r3, [r7, #1]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006f22:	887a      	ldrh	r2, [r7, #2]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006f28:	e002      	b.n	8006f30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006f2a:	887a      	ldrh	r2, [r7, #2]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006f30:	bf00      	nop
 8006f32:	370c      	adds	r7, #12
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b082      	sub	sp, #8
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d101      	bne.n	8006f4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e08d      	b.n	800706a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d106      	bne.n	8006f68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7fd fb5a 	bl	800461c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2224      	movs	r2, #36	@ 0x24
 8006f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f022 0201 	bic.w	r2, r2, #1
 8006f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	685a      	ldr	r2, [r3, #4]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006f8c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	689a      	ldr	r2, [r3, #8]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006f9c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d107      	bne.n	8006fb6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	689a      	ldr	r2, [r3, #8]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006fb2:	609a      	str	r2, [r3, #8]
 8006fb4:	e006      	b.n	8006fc4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	689a      	ldr	r2, [r3, #8]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006fc2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	d108      	bne.n	8006fde <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	685a      	ldr	r2, [r3, #4]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fda:	605a      	str	r2, [r3, #4]
 8006fdc:	e007      	b.n	8006fee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	685a      	ldr	r2, [r3, #4]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006fec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	6812      	ldr	r2, [r2, #0]
 8006ff8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006ffc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007000:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68da      	ldr	r2, [r3, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007010:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	691a      	ldr	r2, [r3, #16]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	430a      	orrs	r2, r1
 800702a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	69d9      	ldr	r1, [r3, #28]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a1a      	ldr	r2, [r3, #32]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	430a      	orrs	r2, r1
 800703a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f042 0201 	orr.w	r2, r2, #1
 800704a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2220      	movs	r2, #32
 8007056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}

08007072 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007072:	b480      	push	{r7}
 8007074:	b083      	sub	sp, #12
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
 800707a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b20      	cmp	r3, #32
 8007086:	d138      	bne.n	80070fa <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800708e:	2b01      	cmp	r3, #1
 8007090:	d101      	bne.n	8007096 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007092:	2302      	movs	r3, #2
 8007094:	e032      	b.n	80070fc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2201      	movs	r2, #1
 800709a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2224      	movs	r2, #36	@ 0x24
 80070a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f022 0201 	bic.w	r2, r2, #1
 80070b4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070c4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	6819      	ldr	r1, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	683a      	ldr	r2, [r7, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0201 	orr.w	r2, r2, #1
 80070e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2220      	movs	r2, #32
 80070ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80070f6:	2300      	movs	r3, #0
 80070f8:	e000      	b.n	80070fc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80070fa:	2302      	movs	r3, #2
  }
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007108:	b480      	push	{r7}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007118:	b2db      	uxtb	r3, r3
 800711a:	2b20      	cmp	r3, #32
 800711c:	d139      	bne.n	8007192 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007124:	2b01      	cmp	r3, #1
 8007126:	d101      	bne.n	800712c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007128:	2302      	movs	r3, #2
 800712a:	e033      	b.n	8007194 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2224      	movs	r2, #36	@ 0x24
 8007138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 0201 	bic.w	r2, r2, #1
 800714a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800715a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	021b      	lsls	r3, r3, #8
 8007160:	68fa      	ldr	r2, [r7, #12]
 8007162:	4313      	orrs	r3, r2
 8007164:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f042 0201 	orr.w	r2, r2, #1
 800717c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2220      	movs	r2, #32
 8007182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	e000      	b.n	8007194 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007192:	2302      	movs	r3, #2
  }
}
 8007194:	4618      	mov	r0, r3
 8007196:	3714      	adds	r7, #20
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071a8:	2300      	movs	r3, #0
 80071aa:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d101      	bne.n	80071b6 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e0bb      	b.n	800732e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	2b05      	cmp	r3, #5
 80071c0:	d101      	bne.n	80071c6 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e0b3      	b.n	800732e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d101      	bne.n	80071d6 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e0ab      	b.n	800732e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071d6:	4b58      	ldr	r3, [pc, #352]	@ (8007338 <HAL_OPAMP_Init+0x198>)
 80071d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071da:	4a57      	ldr	r2, [pc, #348]	@ (8007338 <HAL_OPAMP_Init+0x198>)
 80071dc:	f043 0301 	orr.w	r3, r3, #1
 80071e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80071e2:	4b55      	ldr	r3, [pc, #340]	@ (8007338 <HAL_OPAMP_Init+0x198>)
 80071e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	60bb      	str	r3, [r7, #8]
 80071ec:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d103      	bne.n	8007202 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f7fd fa64 	bl	80046d0 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	2b40      	cmp	r3, #64	@ 0x40
 800720e:	d003      	beq.n	8007218 <HAL_OPAMP_Init+0x78>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	2b60      	cmp	r3, #96	@ 0x60
 8007216:	d133      	bne.n	8007280 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f023 0110 	bic.w	r1, r3, #16
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	430a      	orrs	r2, r1
 800722c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	4b41      	ldr	r3, [pc, #260]	@ (800733c <HAL_OPAMP_Init+0x19c>)
 8007236:	4013      	ands	r3, r2
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	6851      	ldr	r1, [r2, #4]
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	6892      	ldr	r2, [r2, #8]
 8007240:	4311      	orrs	r1, r2
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	6912      	ldr	r2, [r2, #16]
 8007246:	430a      	orrs	r2, r1
 8007248:	6879      	ldr	r1, [r7, #4]
 800724a:	7d09      	ldrb	r1, [r1, #20]
 800724c:	2901      	cmp	r1, #1
 800724e:	d102      	bne.n	8007256 <HAL_OPAMP_Init+0xb6>
 8007250:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007254:	e000      	b.n	8007258 <HAL_OPAMP_Init+0xb8>
 8007256:	2100      	movs	r1, #0
 8007258:	4311      	orrs	r1, r2
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800725e:	4311      	orrs	r1, r2
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007264:	4311      	orrs	r1, r2
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800726a:	04d2      	lsls	r2, r2, #19
 800726c:	4311      	orrs	r1, r2
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007272:	0612      	lsls	r2, r2, #24
 8007274:	4311      	orrs	r1, r2
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	6812      	ldr	r2, [r2, #0]
 800727a:	430b      	orrs	r3, r1
 800727c:	6013      	str	r3, [r2, #0]
 800727e:	e035      	b.n	80072ec <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f023 0110 	bic.w	r1, r3, #16
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	430a      	orrs	r2, r1
 8007294:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	4b27      	ldr	r3, [pc, #156]	@ (800733c <HAL_OPAMP_Init+0x19c>)
 800729e:	4013      	ands	r3, r2
 80072a0:	687a      	ldr	r2, [r7, #4]
 80072a2:	6851      	ldr	r1, [r2, #4]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	6892      	ldr	r2, [r2, #8]
 80072a8:	4311      	orrs	r1, r2
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	68d2      	ldr	r2, [r2, #12]
 80072ae:	4311      	orrs	r1, r2
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	6912      	ldr	r2, [r2, #16]
 80072b4:	430a      	orrs	r2, r1
 80072b6:	6879      	ldr	r1, [r7, #4]
 80072b8:	7d09      	ldrb	r1, [r1, #20]
 80072ba:	2901      	cmp	r1, #1
 80072bc:	d102      	bne.n	80072c4 <HAL_OPAMP_Init+0x124>
 80072be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80072c2:	e000      	b.n	80072c6 <HAL_OPAMP_Init+0x126>
 80072c4:	2100      	movs	r1, #0
 80072c6:	4311      	orrs	r1, r2
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80072cc:	4311      	orrs	r1, r2
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80072d2:	4311      	orrs	r1, r2
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80072d8:	04d2      	lsls	r2, r2, #19
 80072da:	4311      	orrs	r1, r2
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80072e0:	0612      	lsls	r2, r2, #24
 80072e2:	4311      	orrs	r1, r2
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	6812      	ldr	r2, [r2, #0]
 80072e8:	430b      	orrs	r3, r1
 80072ea:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	699b      	ldr	r3, [r3, #24]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	db10      	blt.n	8007318 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	699a      	ldr	r2, [r3, #24]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	69db      	ldr	r3, [r3, #28]
 8007308:	431a      	orrs	r2, r3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	431a      	orrs	r2, r3
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	430a      	orrs	r2, r1
 8007316:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800731e:	b2db      	uxtb	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	d103      	bne.n	800732c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800732c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	40021000 	.word	0x40021000
 800733c:	e0003e11 	.word	0xe0003e11

08007340 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007348:	2300      	movs	r3, #0
 800734a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d102      	bne.n	8007358 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	73fb      	strb	r3, [r7, #15]
 8007356:	e01d      	b.n	8007394 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b05      	cmp	r3, #5
 8007362:	d102      	bne.n	800736a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	73fb      	strb	r3, [r7, #15]
 8007368:	e014      	b.n	8007394 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007370:	b2db      	uxtb	r3, r3
 8007372:	2b01      	cmp	r3, #1
 8007374:	d10c      	bne.n	8007390 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f042 0201 	orr.w	r2, r2, #1
 8007384:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2204      	movs	r2, #4
 800738a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800738e:	e001      	b.n	8007394 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8007394:	7bfb      	ldrb	r3, [r7, #15]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3714      	adds	r7, #20
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
	...

080073a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d141      	bne.n	8007436 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80073b2:	4b4b      	ldr	r3, [pc, #300]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80073ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073be:	d131      	bne.n	8007424 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80073c0:	4b47      	ldr	r3, [pc, #284]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073c6:	4a46      	ldr	r2, [pc, #280]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80073d0:	4b43      	ldr	r3, [pc, #268]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80073d8:	4a41      	ldr	r2, [pc, #260]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80073de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80073e0:	4b40      	ldr	r3, [pc, #256]	@ (80074e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2232      	movs	r2, #50	@ 0x32
 80073e6:	fb02 f303 	mul.w	r3, r2, r3
 80073ea:	4a3f      	ldr	r2, [pc, #252]	@ (80074e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80073ec:	fba2 2303 	umull	r2, r3, r2, r3
 80073f0:	0c9b      	lsrs	r3, r3, #18
 80073f2:	3301      	adds	r3, #1
 80073f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073f6:	e002      	b.n	80073fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	3b01      	subs	r3, #1
 80073fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073fe:	4b38      	ldr	r3, [pc, #224]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007406:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800740a:	d102      	bne.n	8007412 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1f2      	bne.n	80073f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007412:	4b33      	ldr	r3, [pc, #204]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007414:	695b      	ldr	r3, [r3, #20]
 8007416:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800741a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800741e:	d158      	bne.n	80074d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e057      	b.n	80074d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007424:	4b2e      	ldr	r3, [pc, #184]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800742a:	4a2d      	ldr	r2, [pc, #180]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800742c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007430:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007434:	e04d      	b.n	80074d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800743c:	d141      	bne.n	80074c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800743e:	4b28      	ldr	r3, [pc, #160]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800744a:	d131      	bne.n	80074b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800744c:	4b24      	ldr	r3, [pc, #144]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800744e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007452:	4a23      	ldr	r2, [pc, #140]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007458:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800745c:	4b20      	ldr	r3, [pc, #128]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007464:	4a1e      	ldr	r2, [pc, #120]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007466:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800746a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800746c:	4b1d      	ldr	r3, [pc, #116]	@ (80074e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2232      	movs	r2, #50	@ 0x32
 8007472:	fb02 f303 	mul.w	r3, r2, r3
 8007476:	4a1c      	ldr	r2, [pc, #112]	@ (80074e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007478:	fba2 2303 	umull	r2, r3, r2, r3
 800747c:	0c9b      	lsrs	r3, r3, #18
 800747e:	3301      	adds	r3, #1
 8007480:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007482:	e002      	b.n	800748a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	3b01      	subs	r3, #1
 8007488:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800748a:	4b15      	ldr	r3, [pc, #84]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800748c:	695b      	ldr	r3, [r3, #20]
 800748e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007492:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007496:	d102      	bne.n	800749e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f2      	bne.n	8007484 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800749e:	4b10      	ldr	r3, [pc, #64]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074a0:	695b      	ldr	r3, [r3, #20]
 80074a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074aa:	d112      	bne.n	80074d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e011      	b.n	80074d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80074b0:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074b6:	4a0a      	ldr	r2, [pc, #40]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80074c0:	e007      	b.n	80074d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80074c2:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80074ca:	4a05      	ldr	r2, [pc, #20]	@ (80074e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80074d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3714      	adds	r7, #20
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	40007000 	.word	0x40007000
 80074e4:	20000004 	.word	0x20000004
 80074e8:	431bde83 	.word	0x431bde83

080074ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80074ec:	b480      	push	{r7}
 80074ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80074f0:	4b05      	ldr	r3, [pc, #20]	@ (8007508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	4a04      	ldr	r2, [pc, #16]	@ (8007508 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80074f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80074fa:	6093      	str	r3, [r2, #8]
}
 80074fc:	bf00      	nop
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	40007000 	.word	0x40007000

0800750c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b088      	sub	sp, #32
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d101      	bne.n	800751e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e2fe      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d075      	beq.n	8007616 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800752a:	4b97      	ldr	r3, [pc, #604]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	f003 030c 	and.w	r3, r3, #12
 8007532:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007534:	4b94      	ldr	r3, [pc, #592]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	f003 0303 	and.w	r3, r3, #3
 800753c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	2b0c      	cmp	r3, #12
 8007542:	d102      	bne.n	800754a <HAL_RCC_OscConfig+0x3e>
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	2b03      	cmp	r3, #3
 8007548:	d002      	beq.n	8007550 <HAL_RCC_OscConfig+0x44>
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	2b08      	cmp	r3, #8
 800754e:	d10b      	bne.n	8007568 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007550:	4b8d      	ldr	r3, [pc, #564]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007558:	2b00      	cmp	r3, #0
 800755a:	d05b      	beq.n	8007614 <HAL_RCC_OscConfig+0x108>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d157      	bne.n	8007614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e2d9      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	685b      	ldr	r3, [r3, #4]
 800756c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007570:	d106      	bne.n	8007580 <HAL_RCC_OscConfig+0x74>
 8007572:	4b85      	ldr	r3, [pc, #532]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a84      	ldr	r2, [pc, #528]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	e01d      	b.n	80075bc <HAL_RCC_OscConfig+0xb0>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007588:	d10c      	bne.n	80075a4 <HAL_RCC_OscConfig+0x98>
 800758a:	4b7f      	ldr	r3, [pc, #508]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a7e      	ldr	r2, [pc, #504]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007590:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007594:	6013      	str	r3, [r2, #0]
 8007596:	4b7c      	ldr	r3, [pc, #496]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a7b      	ldr	r2, [pc, #492]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800759c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075a0:	6013      	str	r3, [r2, #0]
 80075a2:	e00b      	b.n	80075bc <HAL_RCC_OscConfig+0xb0>
 80075a4:	4b78      	ldr	r3, [pc, #480]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a77      	ldr	r2, [pc, #476]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80075aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075ae:	6013      	str	r3, [r2, #0]
 80075b0:	4b75      	ldr	r3, [pc, #468]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a74      	ldr	r2, [pc, #464]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80075b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80075ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d013      	beq.n	80075ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075c4:	f7fd fcba 	bl	8004f3c <HAL_GetTick>
 80075c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075ca:	e008      	b.n	80075de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075cc:	f7fd fcb6 	bl	8004f3c <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	2b64      	cmp	r3, #100	@ 0x64
 80075d8:	d901      	bls.n	80075de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80075da:	2303      	movs	r3, #3
 80075dc:	e29e      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075de:	4b6a      	ldr	r3, [pc, #424]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d0f0      	beq.n	80075cc <HAL_RCC_OscConfig+0xc0>
 80075ea:	e014      	b.n	8007616 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ec:	f7fd fca6 	bl	8004f3c <HAL_GetTick>
 80075f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80075f2:	e008      	b.n	8007606 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075f4:	f7fd fca2 	bl	8004f3c <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	2b64      	cmp	r3, #100	@ 0x64
 8007600:	d901      	bls.n	8007606 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	e28a      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007606:	4b60      	ldr	r3, [pc, #384]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1f0      	bne.n	80075f4 <HAL_RCC_OscConfig+0xe8>
 8007612:	e000      	b.n	8007616 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0302 	and.w	r3, r3, #2
 800761e:	2b00      	cmp	r3, #0
 8007620:	d075      	beq.n	800770e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007622:	4b59      	ldr	r3, [pc, #356]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f003 030c 	and.w	r3, r3, #12
 800762a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800762c:	4b56      	ldr	r3, [pc, #344]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	f003 0303 	and.w	r3, r3, #3
 8007634:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	2b0c      	cmp	r3, #12
 800763a:	d102      	bne.n	8007642 <HAL_RCC_OscConfig+0x136>
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	2b02      	cmp	r3, #2
 8007640:	d002      	beq.n	8007648 <HAL_RCC_OscConfig+0x13c>
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	2b04      	cmp	r3, #4
 8007646:	d11f      	bne.n	8007688 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007648:	4b4f      	ldr	r3, [pc, #316]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007650:	2b00      	cmp	r3, #0
 8007652:	d005      	beq.n	8007660 <HAL_RCC_OscConfig+0x154>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d101      	bne.n	8007660 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800765c:	2301      	movs	r3, #1
 800765e:	e25d      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007660:	4b49      	ldr	r3, [pc, #292]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	061b      	lsls	r3, r3, #24
 800766e:	4946      	ldr	r1, [pc, #280]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007670:	4313      	orrs	r3, r2
 8007672:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007674:	4b45      	ldr	r3, [pc, #276]	@ (800778c <HAL_RCC_OscConfig+0x280>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4618      	mov	r0, r3
 800767a:	f7fd fc13 	bl	8004ea4 <HAL_InitTick>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d043      	beq.n	800770c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e249      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d023      	beq.n	80076d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007690:	4b3d      	ldr	r3, [pc, #244]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a3c      	ldr	r2, [pc, #240]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007696:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800769a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800769c:	f7fd fc4e 	bl	8004f3c <HAL_GetTick>
 80076a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076a2:	e008      	b.n	80076b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076a4:	f7fd fc4a 	bl	8004f3c <HAL_GetTick>
 80076a8:	4602      	mov	r2, r0
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d901      	bls.n	80076b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e232      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80076b6:	4b34      	ldr	r3, [pc, #208]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0f0      	beq.n	80076a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076c2:	4b31      	ldr	r3, [pc, #196]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	061b      	lsls	r3, r3, #24
 80076d0:	492d      	ldr	r1, [pc, #180]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	604b      	str	r3, [r1, #4]
 80076d6:	e01a      	b.n	800770e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80076d8:	4b2b      	ldr	r3, [pc, #172]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 80076de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076e4:	f7fd fc2a 	bl	8004f3c <HAL_GetTick>
 80076e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80076ea:	e008      	b.n	80076fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80076ec:	f7fd fc26 	bl	8004f3c <HAL_GetTick>
 80076f0:	4602      	mov	r2, r0
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	1ad3      	subs	r3, r2, r3
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d901      	bls.n	80076fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e20e      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80076fe:	4b22      	ldr	r3, [pc, #136]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1f0      	bne.n	80076ec <HAL_RCC_OscConfig+0x1e0>
 800770a:	e000      	b.n	800770e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800770c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0308 	and.w	r3, r3, #8
 8007716:	2b00      	cmp	r3, #0
 8007718:	d041      	beq.n	800779e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	695b      	ldr	r3, [r3, #20]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d01c      	beq.n	800775c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007722:	4b19      	ldr	r3, [pc, #100]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007724:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007728:	4a17      	ldr	r2, [pc, #92]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800772a:	f043 0301 	orr.w	r3, r3, #1
 800772e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007732:	f7fd fc03 	bl	8004f3c <HAL_GetTick>
 8007736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007738:	e008      	b.n	800774c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800773a:	f7fd fbff 	bl	8004f3c <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	2b02      	cmp	r3, #2
 8007746:	d901      	bls.n	800774c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e1e7      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800774c:	4b0e      	ldr	r3, [pc, #56]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800774e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007752:	f003 0302 	and.w	r3, r3, #2
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0ef      	beq.n	800773a <HAL_RCC_OscConfig+0x22e>
 800775a:	e020      	b.n	800779e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800775c:	4b0a      	ldr	r3, [pc, #40]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 800775e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007762:	4a09      	ldr	r2, [pc, #36]	@ (8007788 <HAL_RCC_OscConfig+0x27c>)
 8007764:	f023 0301 	bic.w	r3, r3, #1
 8007768:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800776c:	f7fd fbe6 	bl	8004f3c <HAL_GetTick>
 8007770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007772:	e00d      	b.n	8007790 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007774:	f7fd fbe2 	bl	8004f3c <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	2b02      	cmp	r3, #2
 8007780:	d906      	bls.n	8007790 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007782:	2303      	movs	r3, #3
 8007784:	e1ca      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
 8007786:	bf00      	nop
 8007788:	40021000 	.word	0x40021000
 800778c:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007790:	4b8c      	ldr	r3, [pc, #560]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1ea      	bne.n	8007774 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0304 	and.w	r3, r3, #4
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f000 80a6 	beq.w	80078f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077ac:	2300      	movs	r3, #0
 80077ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80077b0:	4b84      	ldr	r3, [pc, #528]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80077b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d101      	bne.n	80077c0 <HAL_RCC_OscConfig+0x2b4>
 80077bc:	2301      	movs	r3, #1
 80077be:	e000      	b.n	80077c2 <HAL_RCC_OscConfig+0x2b6>
 80077c0:	2300      	movs	r3, #0
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d00d      	beq.n	80077e2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077c6:	4b7f      	ldr	r3, [pc, #508]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80077c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ca:	4a7e      	ldr	r2, [pc, #504]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80077cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80077d2:	4b7c      	ldr	r3, [pc, #496]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80077d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077da:	60fb      	str	r3, [r7, #12]
 80077dc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80077de:	2301      	movs	r3, #1
 80077e0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077e2:	4b79      	ldr	r3, [pc, #484]	@ (80079c8 <HAL_RCC_OscConfig+0x4bc>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d118      	bne.n	8007820 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077ee:	4b76      	ldr	r3, [pc, #472]	@ (80079c8 <HAL_RCC_OscConfig+0x4bc>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a75      	ldr	r2, [pc, #468]	@ (80079c8 <HAL_RCC_OscConfig+0x4bc>)
 80077f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80077fa:	f7fd fb9f 	bl	8004f3c <HAL_GetTick>
 80077fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007800:	e008      	b.n	8007814 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007802:	f7fd fb9b 	bl	8004f3c <HAL_GetTick>
 8007806:	4602      	mov	r2, r0
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	1ad3      	subs	r3, r2, r3
 800780c:	2b02      	cmp	r3, #2
 800780e:	d901      	bls.n	8007814 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007810:	2303      	movs	r3, #3
 8007812:	e183      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007814:	4b6c      	ldr	r3, [pc, #432]	@ (80079c8 <HAL_RCC_OscConfig+0x4bc>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800781c:	2b00      	cmp	r3, #0
 800781e:	d0f0      	beq.n	8007802 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d108      	bne.n	800783a <HAL_RCC_OscConfig+0x32e>
 8007828:	4b66      	ldr	r3, [pc, #408]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800782a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800782e:	4a65      	ldr	r2, [pc, #404]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007830:	f043 0301 	orr.w	r3, r3, #1
 8007834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007838:	e024      	b.n	8007884 <HAL_RCC_OscConfig+0x378>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	2b05      	cmp	r3, #5
 8007840:	d110      	bne.n	8007864 <HAL_RCC_OscConfig+0x358>
 8007842:	4b60      	ldr	r3, [pc, #384]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007848:	4a5e      	ldr	r2, [pc, #376]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800784a:	f043 0304 	orr.w	r3, r3, #4
 800784e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007852:	4b5c      	ldr	r3, [pc, #368]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007858:	4a5a      	ldr	r2, [pc, #360]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800785a:	f043 0301 	orr.w	r3, r3, #1
 800785e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007862:	e00f      	b.n	8007884 <HAL_RCC_OscConfig+0x378>
 8007864:	4b57      	ldr	r3, [pc, #348]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800786a:	4a56      	ldr	r2, [pc, #344]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800786c:	f023 0301 	bic.w	r3, r3, #1
 8007870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007874:	4b53      	ldr	r3, [pc, #332]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800787a:	4a52      	ldr	r2, [pc, #328]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800787c:	f023 0304 	bic.w	r3, r3, #4
 8007880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d016      	beq.n	80078ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800788c:	f7fd fb56 	bl	8004f3c <HAL_GetTick>
 8007890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007892:	e00a      	b.n	80078aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007894:	f7fd fb52 	bl	8004f3c <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d901      	bls.n	80078aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80078a6:	2303      	movs	r3, #3
 80078a8:	e138      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078aa:	4b46      	ldr	r3, [pc, #280]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80078ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078b0:	f003 0302 	and.w	r3, r3, #2
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0ed      	beq.n	8007894 <HAL_RCC_OscConfig+0x388>
 80078b8:	e015      	b.n	80078e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078ba:	f7fd fb3f 	bl	8004f3c <HAL_GetTick>
 80078be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078c0:	e00a      	b.n	80078d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078c2:	f7fd fb3b 	bl	8004f3c <HAL_GetTick>
 80078c6:	4602      	mov	r2, r0
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d901      	bls.n	80078d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e121      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80078d8:	4b3a      	ldr	r3, [pc, #232]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80078da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078de:	f003 0302 	and.w	r3, r3, #2
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1ed      	bne.n	80078c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80078e6:	7ffb      	ldrb	r3, [r7, #31]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d105      	bne.n	80078f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078ec:	4b35      	ldr	r3, [pc, #212]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80078ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078f0:	4a34      	ldr	r2, [pc, #208]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80078f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 0320 	and.w	r3, r3, #32
 8007900:	2b00      	cmp	r3, #0
 8007902:	d03c      	beq.n	800797e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	699b      	ldr	r3, [r3, #24]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d01c      	beq.n	8007946 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800790c:	4b2d      	ldr	r3, [pc, #180]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800790e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007912:	4a2c      	ldr	r2, [pc, #176]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007914:	f043 0301 	orr.w	r3, r3, #1
 8007918:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800791c:	f7fd fb0e 	bl	8004f3c <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007922:	e008      	b.n	8007936 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007924:	f7fd fb0a 	bl	8004f3c <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d901      	bls.n	8007936 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e0f2      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007936:	4b23      	ldr	r3, [pc, #140]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007938:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b00      	cmp	r3, #0
 8007942:	d0ef      	beq.n	8007924 <HAL_RCC_OscConfig+0x418>
 8007944:	e01b      	b.n	800797e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007946:	4b1f      	ldr	r3, [pc, #124]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007948:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800794c:	4a1d      	ldr	r2, [pc, #116]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800794e:	f023 0301 	bic.w	r3, r3, #1
 8007952:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007956:	f7fd faf1 	bl	8004f3c <HAL_GetTick>
 800795a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800795c:	e008      	b.n	8007970 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800795e:	f7fd faed 	bl	8004f3c <HAL_GetTick>
 8007962:	4602      	mov	r2, r0
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	2b02      	cmp	r3, #2
 800796a:	d901      	bls.n	8007970 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e0d5      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007970:	4b14      	ldr	r3, [pc, #80]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 8007972:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1ef      	bne.n	800795e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	69db      	ldr	r3, [r3, #28]
 8007982:	2b00      	cmp	r3, #0
 8007984:	f000 80c9 	beq.w	8007b1a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007988:	4b0e      	ldr	r3, [pc, #56]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	f003 030c 	and.w	r3, r3, #12
 8007990:	2b0c      	cmp	r3, #12
 8007992:	f000 8083 	beq.w	8007a9c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	69db      	ldr	r3, [r3, #28]
 800799a:	2b02      	cmp	r3, #2
 800799c:	d15e      	bne.n	8007a5c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800799e:	4b09      	ldr	r3, [pc, #36]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a08      	ldr	r2, [pc, #32]	@ (80079c4 <HAL_RCC_OscConfig+0x4b8>)
 80079a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80079a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079aa:	f7fd fac7 	bl	8004f3c <HAL_GetTick>
 80079ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079b0:	e00c      	b.n	80079cc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079b2:	f7fd fac3 	bl	8004f3c <HAL_GetTick>
 80079b6:	4602      	mov	r2, r0
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	2b02      	cmp	r3, #2
 80079be:	d905      	bls.n	80079cc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e0ab      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
 80079c4:	40021000 	.word	0x40021000
 80079c8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079cc:	4b55      	ldr	r3, [pc, #340]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1ec      	bne.n	80079b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80079d8:	4b52      	ldr	r3, [pc, #328]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 80079da:	68da      	ldr	r2, [r3, #12]
 80079dc:	4b52      	ldr	r3, [pc, #328]	@ (8007b28 <HAL_RCC_OscConfig+0x61c>)
 80079de:	4013      	ands	r3, r2
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	6a11      	ldr	r1, [r2, #32]
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80079e8:	3a01      	subs	r2, #1
 80079ea:	0112      	lsls	r2, r2, #4
 80079ec:	4311      	orrs	r1, r2
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80079f2:	0212      	lsls	r2, r2, #8
 80079f4:	4311      	orrs	r1, r2
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80079fa:	0852      	lsrs	r2, r2, #1
 80079fc:	3a01      	subs	r2, #1
 80079fe:	0552      	lsls	r2, r2, #21
 8007a00:	4311      	orrs	r1, r2
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007a06:	0852      	lsrs	r2, r2, #1
 8007a08:	3a01      	subs	r2, #1
 8007a0a:	0652      	lsls	r2, r2, #25
 8007a0c:	4311      	orrs	r1, r2
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007a12:	06d2      	lsls	r2, r2, #27
 8007a14:	430a      	orrs	r2, r1
 8007a16:	4943      	ldr	r1, [pc, #268]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a1c:	4b41      	ldr	r3, [pc, #260]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a40      	ldr	r2, [pc, #256]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a26:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a28:	4b3e      	ldr	r3, [pc, #248]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	4a3d      	ldr	r2, [pc, #244]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a34:	f7fd fa82 	bl	8004f3c <HAL_GetTick>
 8007a38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a3a:	e008      	b.n	8007a4e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a3c:	f7fd fa7e 	bl	8004f3c <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d901      	bls.n	8007a4e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007a4a:	2303      	movs	r3, #3
 8007a4c:	e066      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007a4e:	4b35      	ldr	r3, [pc, #212]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d0f0      	beq.n	8007a3c <HAL_RCC_OscConfig+0x530>
 8007a5a:	e05e      	b.n	8007b1a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a5c:	4b31      	ldr	r3, [pc, #196]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a30      	ldr	r2, [pc, #192]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a68:	f7fd fa68 	bl	8004f3c <HAL_GetTick>
 8007a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a6e:	e008      	b.n	8007a82 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a70:	f7fd fa64 	bl	8004f3c <HAL_GetTick>
 8007a74:	4602      	mov	r2, r0
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	1ad3      	subs	r3, r2, r3
 8007a7a:	2b02      	cmp	r3, #2
 8007a7c:	d901      	bls.n	8007a82 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e04c      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a82:	4b28      	ldr	r3, [pc, #160]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d1f0      	bne.n	8007a70 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007a8e:	4b25      	ldr	r3, [pc, #148]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a90:	68da      	ldr	r2, [r3, #12]
 8007a92:	4924      	ldr	r1, [pc, #144]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007a94:	4b25      	ldr	r3, [pc, #148]	@ (8007b2c <HAL_RCC_OscConfig+0x620>)
 8007a96:	4013      	ands	r3, r2
 8007a98:	60cb      	str	r3, [r1, #12]
 8007a9a:	e03e      	b.n	8007b1a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	69db      	ldr	r3, [r3, #28]
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d101      	bne.n	8007aa8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e039      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8007b24 <HAL_RCC_OscConfig+0x618>)
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	f003 0203 	and.w	r2, r3, #3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d12c      	bne.n	8007b16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d123      	bne.n	8007b16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d11b      	bne.n	8007b16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ae8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d113      	bne.n	8007b16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007af8:	085b      	lsrs	r3, r3, #1
 8007afa:	3b01      	subs	r3, #1
 8007afc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d109      	bne.n	8007b16 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b0c:	085b      	lsrs	r3, r3, #1
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d001      	beq.n	8007b1a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e000      	b.n	8007b1c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3720      	adds	r7, #32
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	40021000 	.word	0x40021000
 8007b28:	019f800c 	.word	0x019f800c
 8007b2c:	feeefffc 	.word	0xfeeefffc

08007b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d101      	bne.n	8007b48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007b44:	2301      	movs	r3, #1
 8007b46:	e11e      	b.n	8007d86 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b48:	4b91      	ldr	r3, [pc, #580]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 030f 	and.w	r3, r3, #15
 8007b50:	683a      	ldr	r2, [r7, #0]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d910      	bls.n	8007b78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b56:	4b8e      	ldr	r3, [pc, #568]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f023 020f 	bic.w	r2, r3, #15
 8007b5e:	498c      	ldr	r1, [pc, #560]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b66:	4b8a      	ldr	r3, [pc, #552]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 030f 	and.w	r3, r3, #15
 8007b6e:	683a      	ldr	r2, [r7, #0]
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d001      	beq.n	8007b78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e106      	b.n	8007d86 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0301 	and.w	r3, r3, #1
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d073      	beq.n	8007c6c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	2b03      	cmp	r3, #3
 8007b8a:	d129      	bne.n	8007be0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b8c:	4b81      	ldr	r3, [pc, #516]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d101      	bne.n	8007b9c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e0f4      	b.n	8007d86 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007b9c:	f000 f99e 	bl	8007edc <RCC_GetSysClockFreqFromPLLSource>
 8007ba0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	4a7c      	ldr	r2, [pc, #496]	@ (8007d98 <HAL_RCC_ClockConfig+0x268>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d93f      	bls.n	8007c2a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007baa:	4b7a      	ldr	r3, [pc, #488]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d009      	beq.n	8007bca <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d033      	beq.n	8007c2a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d12f      	bne.n	8007c2a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007bca:	4b72      	ldr	r3, [pc, #456]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bd2:	4a70      	ldr	r2, [pc, #448]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bd8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007bda:	2380      	movs	r3, #128	@ 0x80
 8007bdc:	617b      	str	r3, [r7, #20]
 8007bde:	e024      	b.n	8007c2a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	2b02      	cmp	r3, #2
 8007be6:	d107      	bne.n	8007bf8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007be8:	4b6a      	ldr	r3, [pc, #424]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d109      	bne.n	8007c08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	e0c6      	b.n	8007d86 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bf8:	4b66      	ldr	r3, [pc, #408]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d101      	bne.n	8007c08 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e0be      	b.n	8007d86 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007c08:	f000 f8ce 	bl	8007da8 <HAL_RCC_GetSysClockFreq>
 8007c0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	4a61      	ldr	r2, [pc, #388]	@ (8007d98 <HAL_RCC_ClockConfig+0x268>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d909      	bls.n	8007c2a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007c16:	4b5f      	ldr	r3, [pc, #380]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c1e:	4a5d      	ldr	r2, [pc, #372]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c24:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007c26:	2380      	movs	r3, #128	@ 0x80
 8007c28:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c2a:	4b5a      	ldr	r3, [pc, #360]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	f023 0203 	bic.w	r2, r3, #3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	4957      	ldr	r1, [pc, #348]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c3c:	f7fd f97e 	bl	8004f3c <HAL_GetTick>
 8007c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c42:	e00a      	b.n	8007c5a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c44:	f7fd f97a 	bl	8004f3c <HAL_GetTick>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	1ad3      	subs	r3, r2, r3
 8007c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d901      	bls.n	8007c5a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007c56:	2303      	movs	r3, #3
 8007c58:	e095      	b.n	8007d86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f003 020c 	and.w	r2, r3, #12
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d1eb      	bne.n	8007c44 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0302 	and.w	r3, r3, #2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d023      	beq.n	8007cc0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0304 	and.w	r3, r3, #4
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d005      	beq.n	8007c90 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c84:	4b43      	ldr	r3, [pc, #268]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	4a42      	ldr	r2, [pc, #264]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007c8e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 0308 	and.w	r3, r3, #8
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d007      	beq.n	8007cac <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007c9c:	4b3d      	ldr	r3, [pc, #244]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007ca4:	4a3b      	ldr	r2, [pc, #236]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007ca6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007caa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cac:	4b39      	ldr	r3, [pc, #228]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	4936      	ldr	r1, [pc, #216]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	608b      	str	r3, [r1, #8]
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	2b80      	cmp	r3, #128	@ 0x80
 8007cc4:	d105      	bne.n	8007cd2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007cc6:	4b33      	ldr	r3, [pc, #204]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	4a32      	ldr	r2, [pc, #200]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007ccc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cd0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007cd2:	4b2f      	ldr	r3, [pc, #188]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 030f 	and.w	r3, r3, #15
 8007cda:	683a      	ldr	r2, [r7, #0]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d21d      	bcs.n	8007d1c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f023 020f 	bic.w	r2, r3, #15
 8007ce8:	4929      	ldr	r1, [pc, #164]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007cf0:	f7fd f924 	bl	8004f3c <HAL_GetTick>
 8007cf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cf6:	e00a      	b.n	8007d0e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cf8:	f7fd f920 	bl	8004f3c <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d901      	bls.n	8007d0e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	e03b      	b.n	8007d86 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d0e:	4b20      	ldr	r3, [pc, #128]	@ (8007d90 <HAL_RCC_ClockConfig+0x260>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f003 030f 	and.w	r3, r3, #15
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d1ed      	bne.n	8007cf8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f003 0304 	and.w	r3, r3, #4
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d008      	beq.n	8007d3a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d28:	4b1a      	ldr	r3, [pc, #104]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	4917      	ldr	r1, [pc, #92]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007d36:	4313      	orrs	r3, r2
 8007d38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f003 0308 	and.w	r3, r3, #8
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d009      	beq.n	8007d5a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d46:	4b13      	ldr	r3, [pc, #76]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	490f      	ldr	r1, [pc, #60]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007d56:	4313      	orrs	r3, r2
 8007d58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007d5a:	f000 f825 	bl	8007da8 <HAL_RCC_GetSysClockFreq>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	4b0c      	ldr	r3, [pc, #48]	@ (8007d94 <HAL_RCC_ClockConfig+0x264>)
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	091b      	lsrs	r3, r3, #4
 8007d66:	f003 030f 	and.w	r3, r3, #15
 8007d6a:	490c      	ldr	r1, [pc, #48]	@ (8007d9c <HAL_RCC_ClockConfig+0x26c>)
 8007d6c:	5ccb      	ldrb	r3, [r1, r3]
 8007d6e:	f003 031f 	and.w	r3, r3, #31
 8007d72:	fa22 f303 	lsr.w	r3, r2, r3
 8007d76:	4a0a      	ldr	r2, [pc, #40]	@ (8007da0 <HAL_RCC_ClockConfig+0x270>)
 8007d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8007da4 <HAL_RCC_ClockConfig+0x274>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f7fd f890 	bl	8004ea4 <HAL_InitTick>
 8007d84:	4603      	mov	r3, r0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3718      	adds	r7, #24
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	40022000 	.word	0x40022000
 8007d94:	40021000 	.word	0x40021000
 8007d98:	04c4b400 	.word	0x04c4b400
 8007d9c:	0800d69c 	.word	0x0800d69c
 8007da0:	20000004 	.word	0x20000004
 8007da4:	20000008 	.word	0x20000008

08007da8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b087      	sub	sp, #28
 8007dac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007dae:	4b2c      	ldr	r3, [pc, #176]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	f003 030c 	and.w	r3, r3, #12
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	d102      	bne.n	8007dc0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007dba:	4b2a      	ldr	r3, [pc, #168]	@ (8007e64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007dbc:	613b      	str	r3, [r7, #16]
 8007dbe:	e047      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007dc0:	4b27      	ldr	r3, [pc, #156]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	f003 030c 	and.w	r3, r3, #12
 8007dc8:	2b08      	cmp	r3, #8
 8007dca:	d102      	bne.n	8007dd2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007dcc:	4b26      	ldr	r3, [pc, #152]	@ (8007e68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007dce:	613b      	str	r3, [r7, #16]
 8007dd0:	e03e      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007dd2:	4b23      	ldr	r3, [pc, #140]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	f003 030c 	and.w	r3, r3, #12
 8007dda:	2b0c      	cmp	r3, #12
 8007ddc:	d136      	bne.n	8007e4c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007dde:	4b20      	ldr	r3, [pc, #128]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	f003 0303 	and.w	r3, r3, #3
 8007de6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007de8:	4b1d      	ldr	r3, [pc, #116]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	091b      	lsrs	r3, r3, #4
 8007dee:	f003 030f 	and.w	r3, r3, #15
 8007df2:	3301      	adds	r3, #1
 8007df4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2b03      	cmp	r3, #3
 8007dfa:	d10c      	bne.n	8007e16 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007dfc:	4a1a      	ldr	r2, [pc, #104]	@ (8007e68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e04:	4a16      	ldr	r2, [pc, #88]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e06:	68d2      	ldr	r2, [r2, #12]
 8007e08:	0a12      	lsrs	r2, r2, #8
 8007e0a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007e0e:	fb02 f303 	mul.w	r3, r2, r3
 8007e12:	617b      	str	r3, [r7, #20]
      break;
 8007e14:	e00c      	b.n	8007e30 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e16:	4a13      	ldr	r2, [pc, #76]	@ (8007e64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e1e:	4a10      	ldr	r2, [pc, #64]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e20:	68d2      	ldr	r2, [r2, #12]
 8007e22:	0a12      	lsrs	r2, r2, #8
 8007e24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007e28:	fb02 f303 	mul.w	r3, r2, r3
 8007e2c:	617b      	str	r3, [r7, #20]
      break;
 8007e2e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007e30:	4b0b      	ldr	r3, [pc, #44]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	0e5b      	lsrs	r3, r3, #25
 8007e36:	f003 0303 	and.w	r3, r3, #3
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	005b      	lsls	r3, r3, #1
 8007e3e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007e40:	697a      	ldr	r2, [r7, #20]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e48:	613b      	str	r3, [r7, #16]
 8007e4a:	e001      	b.n	8007e50 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007e50:	693b      	ldr	r3, [r7, #16]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	371c      	adds	r7, #28
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	40021000 	.word	0x40021000
 8007e64:	00f42400 	.word	0x00f42400
 8007e68:	007a1200 	.word	0x007a1200

08007e6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e70:	4b03      	ldr	r3, [pc, #12]	@ (8007e80 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e72:	681b      	ldr	r3, [r3, #0]
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	20000004 	.word	0x20000004

08007e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007e88:	f7ff fff0 	bl	8007e6c <HAL_RCC_GetHCLKFreq>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	4b06      	ldr	r3, [pc, #24]	@ (8007ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	0a1b      	lsrs	r3, r3, #8
 8007e94:	f003 0307 	and.w	r3, r3, #7
 8007e98:	4904      	ldr	r1, [pc, #16]	@ (8007eac <HAL_RCC_GetPCLK1Freq+0x28>)
 8007e9a:	5ccb      	ldrb	r3, [r1, r3]
 8007e9c:	f003 031f 	and.w	r3, r3, #31
 8007ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	40021000 	.word	0x40021000
 8007eac:	0800d6ac 	.word	0x0800d6ac

08007eb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007eb4:	f7ff ffda 	bl	8007e6c <HAL_RCC_GetHCLKFreq>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	4b06      	ldr	r3, [pc, #24]	@ (8007ed4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	0adb      	lsrs	r3, r3, #11
 8007ec0:	f003 0307 	and.w	r3, r3, #7
 8007ec4:	4904      	ldr	r1, [pc, #16]	@ (8007ed8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007ec6:	5ccb      	ldrb	r3, [r1, r3]
 8007ec8:	f003 031f 	and.w	r3, r3, #31
 8007ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	40021000 	.word	0x40021000
 8007ed8:	0800d6ac 	.word	0x0800d6ac

08007edc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b087      	sub	sp, #28
 8007ee0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8007f5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	f003 0303 	and.w	r3, r3, #3
 8007eea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007eec:	4b1b      	ldr	r3, [pc, #108]	@ (8007f5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	091b      	lsrs	r3, r3, #4
 8007ef2:	f003 030f 	and.w	r3, r3, #15
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	2b03      	cmp	r3, #3
 8007efe:	d10c      	bne.n	8007f1a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f00:	4a17      	ldr	r2, [pc, #92]	@ (8007f60 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f08:	4a14      	ldr	r2, [pc, #80]	@ (8007f5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f0a:	68d2      	ldr	r2, [r2, #12]
 8007f0c:	0a12      	lsrs	r2, r2, #8
 8007f0e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f12:	fb02 f303 	mul.w	r3, r2, r3
 8007f16:	617b      	str	r3, [r7, #20]
    break;
 8007f18:	e00c      	b.n	8007f34 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f1a:	4a12      	ldr	r2, [pc, #72]	@ (8007f64 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f22:	4a0e      	ldr	r2, [pc, #56]	@ (8007f5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f24:	68d2      	ldr	r2, [r2, #12]
 8007f26:	0a12      	lsrs	r2, r2, #8
 8007f28:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f2c:	fb02 f303 	mul.w	r3, r2, r3
 8007f30:	617b      	str	r3, [r7, #20]
    break;
 8007f32:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f34:	4b09      	ldr	r3, [pc, #36]	@ (8007f5c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	0e5b      	lsrs	r3, r3, #25
 8007f3a:	f003 0303 	and.w	r3, r3, #3
 8007f3e:	3301      	adds	r3, #1
 8007f40:	005b      	lsls	r3, r3, #1
 8007f42:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007f44:	697a      	ldr	r2, [r7, #20]
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f4c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007f4e:	687b      	ldr	r3, [r7, #4]
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	371c      	adds	r7, #28
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr
 8007f5c:	40021000 	.word	0x40021000
 8007f60:	007a1200 	.word	0x007a1200
 8007f64:	00f42400 	.word	0x00f42400

08007f68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f70:	2300      	movs	r3, #0
 8007f72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f74:	2300      	movs	r3, #0
 8007f76:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	f000 8098 	beq.w	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f86:	2300      	movs	r3, #0
 8007f88:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f8a:	4b43      	ldr	r3, [pc, #268]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d10d      	bne.n	8007fb2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f96:	4b40      	ldr	r3, [pc, #256]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f9a:	4a3f      	ldr	r2, [pc, #252]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fa2:	4b3d      	ldr	r3, [pc, #244]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007faa:	60bb      	str	r3, [r7, #8]
 8007fac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007fb2:	4b3a      	ldr	r3, [pc, #232]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a39      	ldr	r2, [pc, #228]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007fbe:	f7fc ffbd 	bl	8004f3c <HAL_GetTick>
 8007fc2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007fc4:	e009      	b.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fc6:	f7fc ffb9 	bl	8004f3c <HAL_GetTick>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	1ad3      	subs	r3, r2, r3
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d902      	bls.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	74fb      	strb	r3, [r7, #19]
        break;
 8007fd8:	e005      	b.n	8007fe6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007fda:	4b30      	ldr	r3, [pc, #192]	@ (800809c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0ef      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007fe6:	7cfb      	ldrb	r3, [r7, #19]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d159      	bne.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007fec:	4b2a      	ldr	r3, [pc, #168]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ff2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ff6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d01e      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008002:	697a      	ldr	r2, [r7, #20]
 8008004:	429a      	cmp	r2, r3
 8008006:	d019      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008008:	4b23      	ldr	r3, [pc, #140]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800800a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800800e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008012:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008014:	4b20      	ldr	r3, [pc, #128]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800801a:	4a1f      	ldr	r2, [pc, #124]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800801c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008020:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008024:	4b1c      	ldr	r3, [pc, #112]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800802a:	4a1b      	ldr	r2, [pc, #108]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800802c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008030:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008034:	4a18      	ldr	r2, [pc, #96]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	d016      	beq.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008046:	f7fc ff79 	bl	8004f3c <HAL_GetTick>
 800804a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800804c:	e00b      	b.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800804e:	f7fc ff75 	bl	8004f3c <HAL_GetTick>
 8008052:	4602      	mov	r2, r0
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	1ad3      	subs	r3, r2, r3
 8008058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800805c:	4293      	cmp	r3, r2
 800805e:	d902      	bls.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	74fb      	strb	r3, [r7, #19]
            break;
 8008064:	e006      	b.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008066:	4b0c      	ldr	r3, [pc, #48]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b00      	cmp	r3, #0
 8008072:	d0ec      	beq.n	800804e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008074:	7cfb      	ldrb	r3, [r7, #19]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10b      	bne.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800807a:	4b07      	ldr	r3, [pc, #28]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800807c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008080:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008088:	4903      	ldr	r1, [pc, #12]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800808a:	4313      	orrs	r3, r2
 800808c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008090:	e008      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008092:	7cfb      	ldrb	r3, [r7, #19]
 8008094:	74bb      	strb	r3, [r7, #18]
 8008096:	e005      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008098:	40021000 	.word	0x40021000
 800809c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080a0:	7cfb      	ldrb	r3, [r7, #19]
 80080a2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80080a4:	7c7b      	ldrb	r3, [r7, #17]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d105      	bne.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080aa:	4ba7      	ldr	r3, [pc, #668]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080ae:	4aa6      	ldr	r2, [pc, #664]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00a      	beq.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080c2:	4ba1      	ldr	r3, [pc, #644]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080c8:	f023 0203 	bic.w	r2, r3, #3
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	499d      	ldr	r1, [pc, #628]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080d2:	4313      	orrs	r3, r2
 80080d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f003 0302 	and.w	r3, r3, #2
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d00a      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80080e4:	4b98      	ldr	r3, [pc, #608]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ea:	f023 020c 	bic.w	r2, r3, #12
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	4995      	ldr	r1, [pc, #596]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080f4:	4313      	orrs	r3, r2
 80080f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f003 0304 	and.w	r3, r3, #4
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00a      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008106:	4b90      	ldr	r3, [pc, #576]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800810c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	498c      	ldr	r1, [pc, #560]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008116:	4313      	orrs	r3, r2
 8008118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 0308 	and.w	r3, r3, #8
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00a      	beq.n	800813e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008128:	4b87      	ldr	r3, [pc, #540]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800812a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800812e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	691b      	ldr	r3, [r3, #16]
 8008136:	4984      	ldr	r1, [pc, #528]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008138:	4313      	orrs	r3, r2
 800813a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0310 	and.w	r3, r3, #16
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00a      	beq.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800814a:	4b7f      	ldr	r3, [pc, #508]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800814c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008150:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	695b      	ldr	r3, [r3, #20]
 8008158:	497b      	ldr	r1, [pc, #492]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800815a:	4313      	orrs	r3, r2
 800815c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0320 	and.w	r3, r3, #32
 8008168:	2b00      	cmp	r3, #0
 800816a:	d00a      	beq.n	8008182 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800816c:	4b76      	ldr	r3, [pc, #472]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800816e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008172:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	4973      	ldr	r1, [pc, #460]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800817c:	4313      	orrs	r3, r2
 800817e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800818a:	2b00      	cmp	r3, #0
 800818c:	d00a      	beq.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800818e:	4b6e      	ldr	r3, [pc, #440]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008194:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	69db      	ldr	r3, [r3, #28]
 800819c:	496a      	ldr	r1, [pc, #424]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d00a      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80081b0:	4b65      	ldr	r3, [pc, #404]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6a1b      	ldr	r3, [r3, #32]
 80081be:	4962      	ldr	r1, [pc, #392]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081c0:	4313      	orrs	r3, r2
 80081c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00a      	beq.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80081d2:	4b5d      	ldr	r3, [pc, #372]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e0:	4959      	ldr	r1, [pc, #356]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081e2:	4313      	orrs	r3, r2
 80081e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d00a      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80081f4:	4b54      	ldr	r3, [pc, #336]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80081fa:	f023 0203 	bic.w	r2, r3, #3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008202:	4951      	ldr	r1, [pc, #324]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008204:	4313      	orrs	r3, r2
 8008206:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00a      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008216:	4b4c      	ldr	r3, [pc, #304]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800821c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008224:	4948      	ldr	r1, [pc, #288]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008226:	4313      	orrs	r3, r2
 8008228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008234:	2b00      	cmp	r3, #0
 8008236:	d015      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008238:	4b43      	ldr	r3, [pc, #268]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800823a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800823e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008246:	4940      	ldr	r1, [pc, #256]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008248:	4313      	orrs	r3, r2
 800824a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008252:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008256:	d105      	bne.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008258:	4b3b      	ldr	r3, [pc, #236]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	4a3a      	ldr	r2, [pc, #232]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800825e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008262:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800826c:	2b00      	cmp	r3, #0
 800826e:	d015      	beq.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008270:	4b35      	ldr	r3, [pc, #212]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008276:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800827e:	4932      	ldr	r1, [pc, #200]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008280:	4313      	orrs	r3, r2
 8008282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800828a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800828e:	d105      	bne.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008290:	4b2d      	ldr	r3, [pc, #180]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	4a2c      	ldr	r2, [pc, #176]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800829a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d015      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80082a8:	4b27      	ldr	r3, [pc, #156]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082ae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b6:	4924      	ldr	r1, [pc, #144]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082c6:	d105      	bne.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082c8:	4b1f      	ldr	r3, [pc, #124]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	4a1e      	ldr	r2, [pc, #120]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082d2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d015      	beq.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80082e0:	4b19      	ldr	r3, [pc, #100]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ee:	4916      	ldr	r1, [pc, #88]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082f0:	4313      	orrs	r3, r2
 80082f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082fe:	d105      	bne.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008300:	4b11      	ldr	r3, [pc, #68]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	4a10      	ldr	r2, [pc, #64]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800830a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008314:	2b00      	cmp	r3, #0
 8008316:	d019      	beq.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008318:	4b0b      	ldr	r3, [pc, #44]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800831a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800831e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008326:	4908      	ldr	r1, [pc, #32]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008328:	4313      	orrs	r3, r2
 800832a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008332:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008336:	d109      	bne.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008338:	4b03      	ldr	r3, [pc, #12]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	4a02      	ldr	r2, [pc, #8]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800833e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008342:	60d3      	str	r3, [r2, #12]
 8008344:	e002      	b.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008346:	bf00      	nop
 8008348:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008354:	2b00      	cmp	r3, #0
 8008356:	d015      	beq.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008358:	4b29      	ldr	r3, [pc, #164]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800835a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800835e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008366:	4926      	ldr	r1, [pc, #152]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008368:	4313      	orrs	r3, r2
 800836a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008372:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008376:	d105      	bne.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008378:	4b21      	ldr	r3, [pc, #132]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	4a20      	ldr	r2, [pc, #128]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800837e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008382:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800838c:	2b00      	cmp	r3, #0
 800838e:	d015      	beq.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008390:	4b1b      	ldr	r3, [pc, #108]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008396:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800839e:	4918      	ldr	r1, [pc, #96]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083a0:	4313      	orrs	r3, r2
 80083a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083ae:	d105      	bne.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80083b0:	4b13      	ldr	r3, [pc, #76]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	4a12      	ldr	r2, [pc, #72]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083ba:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d015      	beq.n	80083f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80083c8:	4b0d      	ldr	r3, [pc, #52]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80083ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083d6:	490a      	ldr	r1, [pc, #40]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083d8:	4313      	orrs	r3, r2
 80083da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083e6:	d105      	bne.n	80083f4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80083e8:	4b05      	ldr	r3, [pc, #20]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	4a04      	ldr	r2, [pc, #16]	@ (8008400 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083f2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80083f4:	7cbb      	ldrb	r3, [r7, #18]
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3718      	adds	r7, #24
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	40021000 	.word	0x40021000

08008404 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d101      	bne.n	8008416 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e049      	b.n	80084aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800841c:	b2db      	uxtb	r3, r3
 800841e:	2b00      	cmp	r3, #0
 8008420:	d106      	bne.n	8008430 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f7fc fb24 	bl	8004a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2202      	movs	r2, #2
 8008434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	3304      	adds	r3, #4
 8008440:	4619      	mov	r1, r3
 8008442:	4610      	mov	r0, r2
 8008444:	f000 fc58 	bl	8008cf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3708      	adds	r7, #8
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
	...

080084b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d001      	beq.n	80084cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80084c8:	2301      	movs	r3, #1
 80084ca:	e04c      	b.n	8008566 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2202      	movs	r2, #2
 80084d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a26      	ldr	r2, [pc, #152]	@ (8008574 <HAL_TIM_Base_Start+0xc0>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d022      	beq.n	8008524 <HAL_TIM_Base_Start+0x70>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084e6:	d01d      	beq.n	8008524 <HAL_TIM_Base_Start+0x70>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a22      	ldr	r2, [pc, #136]	@ (8008578 <HAL_TIM_Base_Start+0xc4>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d018      	beq.n	8008524 <HAL_TIM_Base_Start+0x70>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a21      	ldr	r2, [pc, #132]	@ (800857c <HAL_TIM_Base_Start+0xc8>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d013      	beq.n	8008524 <HAL_TIM_Base_Start+0x70>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a1f      	ldr	r2, [pc, #124]	@ (8008580 <HAL_TIM_Base_Start+0xcc>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d00e      	beq.n	8008524 <HAL_TIM_Base_Start+0x70>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a1e      	ldr	r2, [pc, #120]	@ (8008584 <HAL_TIM_Base_Start+0xd0>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d009      	beq.n	8008524 <HAL_TIM_Base_Start+0x70>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a1c      	ldr	r2, [pc, #112]	@ (8008588 <HAL_TIM_Base_Start+0xd4>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d004      	beq.n	8008524 <HAL_TIM_Base_Start+0x70>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a1b      	ldr	r2, [pc, #108]	@ (800858c <HAL_TIM_Base_Start+0xd8>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d115      	bne.n	8008550 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	689a      	ldr	r2, [r3, #8]
 800852a:	4b19      	ldr	r3, [pc, #100]	@ (8008590 <HAL_TIM_Base_Start+0xdc>)
 800852c:	4013      	ands	r3, r2
 800852e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2b06      	cmp	r3, #6
 8008534:	d015      	beq.n	8008562 <HAL_TIM_Base_Start+0xae>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800853c:	d011      	beq.n	8008562 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f042 0201 	orr.w	r2, r2, #1
 800854c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800854e:	e008      	b.n	8008562 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f042 0201 	orr.w	r2, r2, #1
 800855e:	601a      	str	r2, [r3, #0]
 8008560:	e000      	b.n	8008564 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008562:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008564:	2300      	movs	r3, #0
}
 8008566:	4618      	mov	r0, r3
 8008568:	3714      	adds	r7, #20
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	40012c00 	.word	0x40012c00
 8008578:	40000400 	.word	0x40000400
 800857c:	40000800 	.word	0x40000800
 8008580:	40000c00 	.word	0x40000c00
 8008584:	40013400 	.word	0x40013400
 8008588:	40014000 	.word	0x40014000
 800858c:	40015000 	.word	0x40015000
 8008590:	00010007 	.word	0x00010007

08008594 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d101      	bne.n	80085a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	e049      	b.n	800863a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d106      	bne.n	80085c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7fc f8de 	bl	800477c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2202      	movs	r2, #2
 80085c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	3304      	adds	r3, #4
 80085d0:	4619      	mov	r1, r3
 80085d2:	4610      	mov	r0, r2
 80085d4:	f000 fb90 	bl	8008cf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2201      	movs	r2, #1
 80085dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2201      	movs	r2, #1
 80085fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2201      	movs	r2, #1
 800860c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2201      	movs	r2, #1
 800861c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2201      	movs	r2, #1
 8008624:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3708      	adds	r7, #8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
	...

08008644 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d109      	bne.n	8008668 <HAL_TIM_PWM_Start+0x24>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800865a:	b2db      	uxtb	r3, r3
 800865c:	2b01      	cmp	r3, #1
 800865e:	bf14      	ite	ne
 8008660:	2301      	movne	r3, #1
 8008662:	2300      	moveq	r3, #0
 8008664:	b2db      	uxtb	r3, r3
 8008666:	e03c      	b.n	80086e2 <HAL_TIM_PWM_Start+0x9e>
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	2b04      	cmp	r3, #4
 800866c:	d109      	bne.n	8008682 <HAL_TIM_PWM_Start+0x3e>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008674:	b2db      	uxtb	r3, r3
 8008676:	2b01      	cmp	r3, #1
 8008678:	bf14      	ite	ne
 800867a:	2301      	movne	r3, #1
 800867c:	2300      	moveq	r3, #0
 800867e:	b2db      	uxtb	r3, r3
 8008680:	e02f      	b.n	80086e2 <HAL_TIM_PWM_Start+0x9e>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b08      	cmp	r3, #8
 8008686:	d109      	bne.n	800869c <HAL_TIM_PWM_Start+0x58>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800868e:	b2db      	uxtb	r3, r3
 8008690:	2b01      	cmp	r3, #1
 8008692:	bf14      	ite	ne
 8008694:	2301      	movne	r3, #1
 8008696:	2300      	moveq	r3, #0
 8008698:	b2db      	uxtb	r3, r3
 800869a:	e022      	b.n	80086e2 <HAL_TIM_PWM_Start+0x9e>
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	2b0c      	cmp	r3, #12
 80086a0:	d109      	bne.n	80086b6 <HAL_TIM_PWM_Start+0x72>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	bf14      	ite	ne
 80086ae:	2301      	movne	r3, #1
 80086b0:	2300      	moveq	r3, #0
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	e015      	b.n	80086e2 <HAL_TIM_PWM_Start+0x9e>
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	2b10      	cmp	r3, #16
 80086ba:	d109      	bne.n	80086d0 <HAL_TIM_PWM_Start+0x8c>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	bf14      	ite	ne
 80086c8:	2301      	movne	r3, #1
 80086ca:	2300      	moveq	r3, #0
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	e008      	b.n	80086e2 <HAL_TIM_PWM_Start+0x9e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	2b01      	cmp	r3, #1
 80086da:	bf14      	ite	ne
 80086dc:	2301      	movne	r3, #1
 80086de:	2300      	moveq	r3, #0
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d001      	beq.n	80086ea <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	e0a6      	b.n	8008838 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d104      	bne.n	80086fa <HAL_TIM_PWM_Start+0xb6>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2202      	movs	r2, #2
 80086f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086f8:	e023      	b.n	8008742 <HAL_TIM_PWM_Start+0xfe>
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	2b04      	cmp	r3, #4
 80086fe:	d104      	bne.n	800870a <HAL_TIM_PWM_Start+0xc6>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2202      	movs	r2, #2
 8008704:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008708:	e01b      	b.n	8008742 <HAL_TIM_PWM_Start+0xfe>
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b08      	cmp	r3, #8
 800870e:	d104      	bne.n	800871a <HAL_TIM_PWM_Start+0xd6>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2202      	movs	r2, #2
 8008714:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008718:	e013      	b.n	8008742 <HAL_TIM_PWM_Start+0xfe>
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	2b0c      	cmp	r3, #12
 800871e:	d104      	bne.n	800872a <HAL_TIM_PWM_Start+0xe6>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2202      	movs	r2, #2
 8008724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008728:	e00b      	b.n	8008742 <HAL_TIM_PWM_Start+0xfe>
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	2b10      	cmp	r3, #16
 800872e:	d104      	bne.n	800873a <HAL_TIM_PWM_Start+0xf6>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2202      	movs	r2, #2
 8008734:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008738:	e003      	b.n	8008742 <HAL_TIM_PWM_Start+0xfe>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2202      	movs	r2, #2
 800873e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2201      	movs	r2, #1
 8008748:	6839      	ldr	r1, [r7, #0]
 800874a:	4618      	mov	r0, r3
 800874c:	f000 feb2 	bl	80094b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a3a      	ldr	r2, [pc, #232]	@ (8008840 <HAL_TIM_PWM_Start+0x1fc>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d018      	beq.n	800878c <HAL_TIM_PWM_Start+0x148>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a39      	ldr	r2, [pc, #228]	@ (8008844 <HAL_TIM_PWM_Start+0x200>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d013      	beq.n	800878c <HAL_TIM_PWM_Start+0x148>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a37      	ldr	r2, [pc, #220]	@ (8008848 <HAL_TIM_PWM_Start+0x204>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d00e      	beq.n	800878c <HAL_TIM_PWM_Start+0x148>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a36      	ldr	r2, [pc, #216]	@ (800884c <HAL_TIM_PWM_Start+0x208>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d009      	beq.n	800878c <HAL_TIM_PWM_Start+0x148>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a34      	ldr	r2, [pc, #208]	@ (8008850 <HAL_TIM_PWM_Start+0x20c>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d004      	beq.n	800878c <HAL_TIM_PWM_Start+0x148>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4a33      	ldr	r2, [pc, #204]	@ (8008854 <HAL_TIM_PWM_Start+0x210>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d101      	bne.n	8008790 <HAL_TIM_PWM_Start+0x14c>
 800878c:	2301      	movs	r3, #1
 800878e:	e000      	b.n	8008792 <HAL_TIM_PWM_Start+0x14e>
 8008790:	2300      	movs	r3, #0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d007      	beq.n	80087a6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a25      	ldr	r2, [pc, #148]	@ (8008840 <HAL_TIM_PWM_Start+0x1fc>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d022      	beq.n	80087f6 <HAL_TIM_PWM_Start+0x1b2>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087b8:	d01d      	beq.n	80087f6 <HAL_TIM_PWM_Start+0x1b2>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a26      	ldr	r2, [pc, #152]	@ (8008858 <HAL_TIM_PWM_Start+0x214>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d018      	beq.n	80087f6 <HAL_TIM_PWM_Start+0x1b2>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a24      	ldr	r2, [pc, #144]	@ (800885c <HAL_TIM_PWM_Start+0x218>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d013      	beq.n	80087f6 <HAL_TIM_PWM_Start+0x1b2>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a23      	ldr	r2, [pc, #140]	@ (8008860 <HAL_TIM_PWM_Start+0x21c>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d00e      	beq.n	80087f6 <HAL_TIM_PWM_Start+0x1b2>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a19      	ldr	r2, [pc, #100]	@ (8008844 <HAL_TIM_PWM_Start+0x200>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d009      	beq.n	80087f6 <HAL_TIM_PWM_Start+0x1b2>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a18      	ldr	r2, [pc, #96]	@ (8008848 <HAL_TIM_PWM_Start+0x204>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d004      	beq.n	80087f6 <HAL_TIM_PWM_Start+0x1b2>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a18      	ldr	r2, [pc, #96]	@ (8008854 <HAL_TIM_PWM_Start+0x210>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d115      	bne.n	8008822 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	689a      	ldr	r2, [r3, #8]
 80087fc:	4b19      	ldr	r3, [pc, #100]	@ (8008864 <HAL_TIM_PWM_Start+0x220>)
 80087fe:	4013      	ands	r3, r2
 8008800:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2b06      	cmp	r3, #6
 8008806:	d015      	beq.n	8008834 <HAL_TIM_PWM_Start+0x1f0>
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800880e:	d011      	beq.n	8008834 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f042 0201 	orr.w	r2, r2, #1
 800881e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008820:	e008      	b.n	8008834 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f042 0201 	orr.w	r2, r2, #1
 8008830:	601a      	str	r2, [r3, #0]
 8008832:	e000      	b.n	8008836 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008834:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008836:	2300      	movs	r3, #0
}
 8008838:	4618      	mov	r0, r3
 800883a:	3710      	adds	r7, #16
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}
 8008840:	40012c00 	.word	0x40012c00
 8008844:	40013400 	.word	0x40013400
 8008848:	40014000 	.word	0x40014000
 800884c:	40014400 	.word	0x40014400
 8008850:	40014800 	.word	0x40014800
 8008854:	40015000 	.word	0x40015000
 8008858:	40000400 	.word	0x40000400
 800885c:	40000800 	.word	0x40000800
 8008860:	40000c00 	.word	0x40000c00
 8008864:	00010007 	.word	0x00010007

08008868 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b086      	sub	sp, #24
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e097      	b.n	80089ac <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008882:	b2db      	uxtb	r3, r3
 8008884:	2b00      	cmp	r3, #0
 8008886:	d106      	bne.n	8008896 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f7fb ff93 	bl	80047bc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2202      	movs	r2, #2
 800889a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	6812      	ldr	r2, [r2, #0]
 80088a8:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80088ac:	f023 0307 	bic.w	r3, r3, #7
 80088b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	3304      	adds	r3, #4
 80088ba:	4619      	mov	r1, r3
 80088bc:	4610      	mov	r0, r2
 80088be:	f000 fa1b 	bl	8008cf8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	689b      	ldr	r3, [r3, #8]
 80088c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	697a      	ldr	r2, [r7, #20]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088ea:	f023 0303 	bic.w	r3, r3, #3
 80088ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	689a      	ldr	r2, [r3, #8]
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	021b      	lsls	r3, r3, #8
 80088fa:	4313      	orrs	r3, r2
 80088fc:	693a      	ldr	r2, [r7, #16]
 80088fe:	4313      	orrs	r3, r2
 8008900:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008908:	f023 030c 	bic.w	r3, r3, #12
 800890c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008914:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008918:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	68da      	ldr	r2, [r3, #12]
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	69db      	ldr	r3, [r3, #28]
 8008922:	021b      	lsls	r3, r3, #8
 8008924:	4313      	orrs	r3, r2
 8008926:	693a      	ldr	r2, [r7, #16]
 8008928:	4313      	orrs	r3, r2
 800892a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	691b      	ldr	r3, [r3, #16]
 8008930:	011a      	lsls	r2, r3, #4
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	031b      	lsls	r3, r3, #12
 8008938:	4313      	orrs	r3, r2
 800893a:	693a      	ldr	r2, [r7, #16]
 800893c:	4313      	orrs	r3, r2
 800893e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008946:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800894e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	685a      	ldr	r2, [r3, #4]
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	695b      	ldr	r3, [r3, #20]
 8008958:	011b      	lsls	r3, r3, #4
 800895a:	4313      	orrs	r3, r2
 800895c:	68fa      	ldr	r2, [r7, #12]
 800895e:	4313      	orrs	r3, r2
 8008960:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	697a      	ldr	r2, [r7, #20]
 8008968:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	693a      	ldr	r2, [r7, #16]
 8008970:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2201      	movs	r2, #1
 800897e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2201      	movs	r2, #1
 8008996:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2201      	movs	r2, #1
 800899e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3718      	adds	r7, #24
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80089c4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80089cc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089d4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089dc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d110      	bne.n	8008a06 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80089e4:	7bfb      	ldrb	r3, [r7, #15]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d102      	bne.n	80089f0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80089ea:	7b7b      	ldrb	r3, [r7, #13]
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d001      	beq.n	80089f4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	e069      	b.n	8008ac8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2202      	movs	r2, #2
 80089f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2202      	movs	r2, #2
 8008a00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a04:	e031      	b.n	8008a6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	2b04      	cmp	r3, #4
 8008a0a:	d110      	bne.n	8008a2e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a0c:	7bbb      	ldrb	r3, [r7, #14]
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d102      	bne.n	8008a18 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a12:	7b3b      	ldrb	r3, [r7, #12]
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d001      	beq.n	8008a1c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e055      	b.n	8008ac8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2202      	movs	r2, #2
 8008a20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2202      	movs	r2, #2
 8008a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a2c:	e01d      	b.n	8008a6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a2e:	7bfb      	ldrb	r3, [r7, #15]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d108      	bne.n	8008a46 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a34:	7bbb      	ldrb	r3, [r7, #14]
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d105      	bne.n	8008a46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a3a:	7b7b      	ldrb	r3, [r7, #13]
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d102      	bne.n	8008a46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a40:	7b3b      	ldrb	r3, [r7, #12]
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	d001      	beq.n	8008a4a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e03e      	b.n	8008ac8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2202      	movs	r2, #2
 8008a4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2202      	movs	r2, #2
 8008a56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2202      	movs	r2, #2
 8008a5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2202      	movs	r2, #2
 8008a66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d003      	beq.n	8008a78 <HAL_TIM_Encoder_Start+0xc4>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	d008      	beq.n	8008a88 <HAL_TIM_Encoder_Start+0xd4>
 8008a76:	e00f      	b.n	8008a98 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2201      	movs	r2, #1
 8008a7e:	2100      	movs	r1, #0
 8008a80:	4618      	mov	r0, r3
 8008a82:	f000 fd17 	bl	80094b4 <TIM_CCxChannelCmd>
      break;
 8008a86:	e016      	b.n	8008ab6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	2104      	movs	r1, #4
 8008a90:	4618      	mov	r0, r3
 8008a92:	f000 fd0f 	bl	80094b4 <TIM_CCxChannelCmd>
      break;
 8008a96:	e00e      	b.n	8008ab6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	2100      	movs	r1, #0
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	f000 fd07 	bl	80094b4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	2104      	movs	r1, #4
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f000 fd00 	bl	80094b4 <TIM_CCxChannelCmd>
      break;
 8008ab4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f042 0201 	orr.w	r2, r2, #1
 8008ac4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3710      	adds	r7, #16
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008adc:	2300      	movs	r3, #0
 8008ade:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d101      	bne.n	8008aee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008aea:	2302      	movs	r3, #2
 8008aec:	e0ff      	b.n	8008cee <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2201      	movs	r2, #1
 8008af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2b14      	cmp	r3, #20
 8008afa:	f200 80f0 	bhi.w	8008cde <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008afe:	a201      	add	r2, pc, #4	@ (adr r2, 8008b04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b04:	08008b59 	.word	0x08008b59
 8008b08:	08008cdf 	.word	0x08008cdf
 8008b0c:	08008cdf 	.word	0x08008cdf
 8008b10:	08008cdf 	.word	0x08008cdf
 8008b14:	08008b99 	.word	0x08008b99
 8008b18:	08008cdf 	.word	0x08008cdf
 8008b1c:	08008cdf 	.word	0x08008cdf
 8008b20:	08008cdf 	.word	0x08008cdf
 8008b24:	08008bdb 	.word	0x08008bdb
 8008b28:	08008cdf 	.word	0x08008cdf
 8008b2c:	08008cdf 	.word	0x08008cdf
 8008b30:	08008cdf 	.word	0x08008cdf
 8008b34:	08008c1b 	.word	0x08008c1b
 8008b38:	08008cdf 	.word	0x08008cdf
 8008b3c:	08008cdf 	.word	0x08008cdf
 8008b40:	08008cdf 	.word	0x08008cdf
 8008b44:	08008c5d 	.word	0x08008c5d
 8008b48:	08008cdf 	.word	0x08008cdf
 8008b4c:	08008cdf 	.word	0x08008cdf
 8008b50:	08008cdf 	.word	0x08008cdf
 8008b54:	08008c9d 	.word	0x08008c9d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68b9      	ldr	r1, [r7, #8]
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f000 f97e 	bl	8008e60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	699a      	ldr	r2, [r3, #24]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f042 0208 	orr.w	r2, r2, #8
 8008b72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	699a      	ldr	r2, [r3, #24]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f022 0204 	bic.w	r2, r2, #4
 8008b82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	6999      	ldr	r1, [r3, #24]
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	691a      	ldr	r2, [r3, #16]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	430a      	orrs	r2, r1
 8008b94:	619a      	str	r2, [r3, #24]
      break;
 8008b96:	e0a5      	b.n	8008ce4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68b9      	ldr	r1, [r7, #8]
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f000 f9f8 	bl	8008f94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	699a      	ldr	r2, [r3, #24]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008bb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	699a      	ldr	r2, [r3, #24]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	6999      	ldr	r1, [r3, #24]
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	691b      	ldr	r3, [r3, #16]
 8008bce:	021a      	lsls	r2, r3, #8
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	619a      	str	r2, [r3, #24]
      break;
 8008bd8:	e084      	b.n	8008ce4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68b9      	ldr	r1, [r7, #8]
 8008be0:	4618      	mov	r0, r3
 8008be2:	f000 fa6b 	bl	80090bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	69da      	ldr	r2, [r3, #28]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f042 0208 	orr.w	r2, r2, #8
 8008bf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	69da      	ldr	r2, [r3, #28]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f022 0204 	bic.w	r2, r2, #4
 8008c04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	69d9      	ldr	r1, [r3, #28]
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	691a      	ldr	r2, [r3, #16]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	430a      	orrs	r2, r1
 8008c16:	61da      	str	r2, [r3, #28]
      break;
 8008c18:	e064      	b.n	8008ce4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68b9      	ldr	r1, [r7, #8]
 8008c20:	4618      	mov	r0, r3
 8008c22:	f000 fadd 	bl	80091e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	69da      	ldr	r2, [r3, #28]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	69da      	ldr	r2, [r3, #28]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	69d9      	ldr	r1, [r3, #28]
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	691b      	ldr	r3, [r3, #16]
 8008c50:	021a      	lsls	r2, r3, #8
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	430a      	orrs	r2, r1
 8008c58:	61da      	str	r2, [r3, #28]
      break;
 8008c5a:	e043      	b.n	8008ce4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68b9      	ldr	r1, [r7, #8]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f000 fb50 	bl	8009308 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f042 0208 	orr.w	r2, r2, #8
 8008c76:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f022 0204 	bic.w	r2, r2, #4
 8008c86:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	691a      	ldr	r2, [r3, #16]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008c9a:	e023      	b.n	8008ce4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68b9      	ldr	r1, [r7, #8]
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 fb9a 	bl	80093dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cb6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cc6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	691b      	ldr	r3, [r3, #16]
 8008cd2:	021a      	lsls	r2, r3, #8
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	430a      	orrs	r2, r1
 8008cda:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008cdc:	e002      	b.n	8008ce4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	75fb      	strb	r3, [r7, #23]
      break;
 8008ce2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cec:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3718      	adds	r7, #24
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop

08008cf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b085      	sub	sp, #20
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a4c      	ldr	r2, [pc, #304]	@ (8008e3c <TIM_Base_SetConfig+0x144>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d017      	beq.n	8008d40 <TIM_Base_SetConfig+0x48>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d16:	d013      	beq.n	8008d40 <TIM_Base_SetConfig+0x48>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	4a49      	ldr	r2, [pc, #292]	@ (8008e40 <TIM_Base_SetConfig+0x148>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d00f      	beq.n	8008d40 <TIM_Base_SetConfig+0x48>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	4a48      	ldr	r2, [pc, #288]	@ (8008e44 <TIM_Base_SetConfig+0x14c>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d00b      	beq.n	8008d40 <TIM_Base_SetConfig+0x48>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	4a47      	ldr	r2, [pc, #284]	@ (8008e48 <TIM_Base_SetConfig+0x150>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d007      	beq.n	8008d40 <TIM_Base_SetConfig+0x48>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	4a46      	ldr	r2, [pc, #280]	@ (8008e4c <TIM_Base_SetConfig+0x154>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d003      	beq.n	8008d40 <TIM_Base_SetConfig+0x48>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a45      	ldr	r2, [pc, #276]	@ (8008e50 <TIM_Base_SetConfig+0x158>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d108      	bne.n	8008d52 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a39      	ldr	r2, [pc, #228]	@ (8008e3c <TIM_Base_SetConfig+0x144>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d023      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d60:	d01f      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a36      	ldr	r2, [pc, #216]	@ (8008e40 <TIM_Base_SetConfig+0x148>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d01b      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4a35      	ldr	r2, [pc, #212]	@ (8008e44 <TIM_Base_SetConfig+0x14c>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d017      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a34      	ldr	r2, [pc, #208]	@ (8008e48 <TIM_Base_SetConfig+0x150>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d013      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a33      	ldr	r2, [pc, #204]	@ (8008e4c <TIM_Base_SetConfig+0x154>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d00f      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a33      	ldr	r2, [pc, #204]	@ (8008e54 <TIM_Base_SetConfig+0x15c>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d00b      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a32      	ldr	r2, [pc, #200]	@ (8008e58 <TIM_Base_SetConfig+0x160>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d007      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a31      	ldr	r2, [pc, #196]	@ (8008e5c <TIM_Base_SetConfig+0x164>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d003      	beq.n	8008da2 <TIM_Base_SetConfig+0xaa>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a2c      	ldr	r2, [pc, #176]	@ (8008e50 <TIM_Base_SetConfig+0x158>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d108      	bne.n	8008db4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008da8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	68db      	ldr	r3, [r3, #12]
 8008dae:	68fa      	ldr	r2, [r7, #12]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	695b      	ldr	r3, [r3, #20]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	68fa      	ldr	r2, [r7, #12]
 8008dc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	689a      	ldr	r2, [r3, #8]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a18      	ldr	r2, [pc, #96]	@ (8008e3c <TIM_Base_SetConfig+0x144>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d013      	beq.n	8008e08 <TIM_Base_SetConfig+0x110>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	4a1a      	ldr	r2, [pc, #104]	@ (8008e4c <TIM_Base_SetConfig+0x154>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d00f      	beq.n	8008e08 <TIM_Base_SetConfig+0x110>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a1a      	ldr	r2, [pc, #104]	@ (8008e54 <TIM_Base_SetConfig+0x15c>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d00b      	beq.n	8008e08 <TIM_Base_SetConfig+0x110>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a19      	ldr	r2, [pc, #100]	@ (8008e58 <TIM_Base_SetConfig+0x160>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d007      	beq.n	8008e08 <TIM_Base_SetConfig+0x110>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a18      	ldr	r2, [pc, #96]	@ (8008e5c <TIM_Base_SetConfig+0x164>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d003      	beq.n	8008e08 <TIM_Base_SetConfig+0x110>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a13      	ldr	r2, [pc, #76]	@ (8008e50 <TIM_Base_SetConfig+0x158>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d103      	bne.n	8008e10 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	691a      	ldr	r2, [r3, #16]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	f003 0301 	and.w	r3, r3, #1
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d105      	bne.n	8008e2e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	f023 0201 	bic.w	r2, r3, #1
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	611a      	str	r2, [r3, #16]
  }
}
 8008e2e:	bf00      	nop
 8008e30:	3714      	adds	r7, #20
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	40012c00 	.word	0x40012c00
 8008e40:	40000400 	.word	0x40000400
 8008e44:	40000800 	.word	0x40000800
 8008e48:	40000c00 	.word	0x40000c00
 8008e4c:	40013400 	.word	0x40013400
 8008e50:	40015000 	.word	0x40015000
 8008e54:	40014000 	.word	0x40014000
 8008e58:	40014400 	.word	0x40014400
 8008e5c:	40014800 	.word	0x40014800

08008e60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b087      	sub	sp, #28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6a1b      	ldr	r3, [r3, #32]
 8008e74:	f023 0201 	bic.w	r2, r3, #1
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	699b      	ldr	r3, [r3, #24]
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0303 	bic.w	r3, r3, #3
 8008e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	f023 0302 	bic.w	r3, r3, #2
 8008eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	689b      	ldr	r3, [r3, #8]
 8008eb2:	697a      	ldr	r2, [r7, #20]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4a30      	ldr	r2, [pc, #192]	@ (8008f7c <TIM_OC1_SetConfig+0x11c>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d013      	beq.n	8008ee8 <TIM_OC1_SetConfig+0x88>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	4a2f      	ldr	r2, [pc, #188]	@ (8008f80 <TIM_OC1_SetConfig+0x120>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d00f      	beq.n	8008ee8 <TIM_OC1_SetConfig+0x88>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	4a2e      	ldr	r2, [pc, #184]	@ (8008f84 <TIM_OC1_SetConfig+0x124>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d00b      	beq.n	8008ee8 <TIM_OC1_SetConfig+0x88>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	4a2d      	ldr	r2, [pc, #180]	@ (8008f88 <TIM_OC1_SetConfig+0x128>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d007      	beq.n	8008ee8 <TIM_OC1_SetConfig+0x88>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	4a2c      	ldr	r2, [pc, #176]	@ (8008f8c <TIM_OC1_SetConfig+0x12c>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d003      	beq.n	8008ee8 <TIM_OC1_SetConfig+0x88>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a2b      	ldr	r2, [pc, #172]	@ (8008f90 <TIM_OC1_SetConfig+0x130>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d10c      	bne.n	8008f02 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	f023 0308 	bic.w	r3, r3, #8
 8008eee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	697a      	ldr	r2, [r7, #20]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	f023 0304 	bic.w	r3, r3, #4
 8008f00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a1d      	ldr	r2, [pc, #116]	@ (8008f7c <TIM_OC1_SetConfig+0x11c>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d013      	beq.n	8008f32 <TIM_OC1_SetConfig+0xd2>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8008f80 <TIM_OC1_SetConfig+0x120>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d00f      	beq.n	8008f32 <TIM_OC1_SetConfig+0xd2>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a1b      	ldr	r2, [pc, #108]	@ (8008f84 <TIM_OC1_SetConfig+0x124>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d00b      	beq.n	8008f32 <TIM_OC1_SetConfig+0xd2>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a1a      	ldr	r2, [pc, #104]	@ (8008f88 <TIM_OC1_SetConfig+0x128>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d007      	beq.n	8008f32 <TIM_OC1_SetConfig+0xd2>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a19      	ldr	r2, [pc, #100]	@ (8008f8c <TIM_OC1_SetConfig+0x12c>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d003      	beq.n	8008f32 <TIM_OC1_SetConfig+0xd2>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4a18      	ldr	r2, [pc, #96]	@ (8008f90 <TIM_OC1_SetConfig+0x130>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d111      	bne.n	8008f56 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	695b      	ldr	r3, [r3, #20]
 8008f46:	693a      	ldr	r2, [r7, #16]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	699b      	ldr	r3, [r3, #24]
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	4313      	orrs	r3, r2
 8008f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	693a      	ldr	r2, [r7, #16]
 8008f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	685a      	ldr	r2, [r3, #4]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	697a      	ldr	r2, [r7, #20]
 8008f6e:	621a      	str	r2, [r3, #32]
}
 8008f70:	bf00      	nop
 8008f72:	371c      	adds	r7, #28
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr
 8008f7c:	40012c00 	.word	0x40012c00
 8008f80:	40013400 	.word	0x40013400
 8008f84:	40014000 	.word	0x40014000
 8008f88:	40014400 	.word	0x40014400
 8008f8c:	40014800 	.word	0x40014800
 8008f90:	40015000 	.word	0x40015000

08008f94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b087      	sub	sp, #28
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6a1b      	ldr	r3, [r3, #32]
 8008fa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6a1b      	ldr	r3, [r3, #32]
 8008fa8:	f023 0210 	bic.w	r2, r3, #16
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	021b      	lsls	r3, r3, #8
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	4313      	orrs	r3, r2
 8008fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f023 0320 	bic.w	r3, r3, #32
 8008fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	011b      	lsls	r3, r3, #4
 8008fea:	697a      	ldr	r2, [r7, #20]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4a2c      	ldr	r2, [pc, #176]	@ (80090a4 <TIM_OC2_SetConfig+0x110>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d007      	beq.n	8009008 <TIM_OC2_SetConfig+0x74>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	4a2b      	ldr	r2, [pc, #172]	@ (80090a8 <TIM_OC2_SetConfig+0x114>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d003      	beq.n	8009008 <TIM_OC2_SetConfig+0x74>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	4a2a      	ldr	r2, [pc, #168]	@ (80090ac <TIM_OC2_SetConfig+0x118>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d10d      	bne.n	8009024 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800900e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	68db      	ldr	r3, [r3, #12]
 8009014:	011b      	lsls	r3, r3, #4
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	4313      	orrs	r3, r2
 800901a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009022:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a1f      	ldr	r2, [pc, #124]	@ (80090a4 <TIM_OC2_SetConfig+0x110>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d013      	beq.n	8009054 <TIM_OC2_SetConfig+0xc0>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a1e      	ldr	r2, [pc, #120]	@ (80090a8 <TIM_OC2_SetConfig+0x114>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d00f      	beq.n	8009054 <TIM_OC2_SetConfig+0xc0>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a1e      	ldr	r2, [pc, #120]	@ (80090b0 <TIM_OC2_SetConfig+0x11c>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d00b      	beq.n	8009054 <TIM_OC2_SetConfig+0xc0>
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4a1d      	ldr	r2, [pc, #116]	@ (80090b4 <TIM_OC2_SetConfig+0x120>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d007      	beq.n	8009054 <TIM_OC2_SetConfig+0xc0>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	4a1c      	ldr	r2, [pc, #112]	@ (80090b8 <TIM_OC2_SetConfig+0x124>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d003      	beq.n	8009054 <TIM_OC2_SetConfig+0xc0>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	4a17      	ldr	r2, [pc, #92]	@ (80090ac <TIM_OC2_SetConfig+0x118>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d113      	bne.n	800907c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800905a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009062:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	695b      	ldr	r3, [r3, #20]
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	693a      	ldr	r2, [r7, #16]
 800906c:	4313      	orrs	r3, r2
 800906e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	699b      	ldr	r3, [r3, #24]
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	693a      	ldr	r2, [r7, #16]
 8009078:	4313      	orrs	r3, r2
 800907a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	693a      	ldr	r2, [r7, #16]
 8009080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	68fa      	ldr	r2, [r7, #12]
 8009086:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	685a      	ldr	r2, [r3, #4]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	697a      	ldr	r2, [r7, #20]
 8009094:	621a      	str	r2, [r3, #32]
}
 8009096:	bf00      	nop
 8009098:	371c      	adds	r7, #28
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	40012c00 	.word	0x40012c00
 80090a8:	40013400 	.word	0x40013400
 80090ac:	40015000 	.word	0x40015000
 80090b0:	40014000 	.word	0x40014000
 80090b4:	40014400 	.word	0x40014400
 80090b8:	40014800 	.word	0x40014800

080090bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090bc:	b480      	push	{r7}
 80090be:	b087      	sub	sp, #28
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a1b      	ldr	r3, [r3, #32]
 80090d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	69db      	ldr	r3, [r3, #28]
 80090e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80090ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f023 0303 	bic.w	r3, r3, #3
 80090f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	4313      	orrs	r3, r2
 8009100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009108:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	021b      	lsls	r3, r3, #8
 8009110:	697a      	ldr	r2, [r7, #20]
 8009112:	4313      	orrs	r3, r2
 8009114:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	4a2b      	ldr	r2, [pc, #172]	@ (80091c8 <TIM_OC3_SetConfig+0x10c>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d007      	beq.n	800912e <TIM_OC3_SetConfig+0x72>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4a2a      	ldr	r2, [pc, #168]	@ (80091cc <TIM_OC3_SetConfig+0x110>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d003      	beq.n	800912e <TIM_OC3_SetConfig+0x72>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	4a29      	ldr	r2, [pc, #164]	@ (80091d0 <TIM_OC3_SetConfig+0x114>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d10d      	bne.n	800914a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009134:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	021b      	lsls	r3, r3, #8
 800913c:	697a      	ldr	r2, [r7, #20]
 800913e:	4313      	orrs	r3, r2
 8009140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	4a1e      	ldr	r2, [pc, #120]	@ (80091c8 <TIM_OC3_SetConfig+0x10c>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d013      	beq.n	800917a <TIM_OC3_SetConfig+0xbe>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	4a1d      	ldr	r2, [pc, #116]	@ (80091cc <TIM_OC3_SetConfig+0x110>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d00f      	beq.n	800917a <TIM_OC3_SetConfig+0xbe>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4a1d      	ldr	r2, [pc, #116]	@ (80091d4 <TIM_OC3_SetConfig+0x118>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d00b      	beq.n	800917a <TIM_OC3_SetConfig+0xbe>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4a1c      	ldr	r2, [pc, #112]	@ (80091d8 <TIM_OC3_SetConfig+0x11c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d007      	beq.n	800917a <TIM_OC3_SetConfig+0xbe>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	4a1b      	ldr	r2, [pc, #108]	@ (80091dc <TIM_OC3_SetConfig+0x120>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d003      	beq.n	800917a <TIM_OC3_SetConfig+0xbe>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	4a16      	ldr	r2, [pc, #88]	@ (80091d0 <TIM_OC3_SetConfig+0x114>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d113      	bne.n	80091a2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009180:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009188:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	695b      	ldr	r3, [r3, #20]
 800918e:	011b      	lsls	r3, r3, #4
 8009190:	693a      	ldr	r2, [r7, #16]
 8009192:	4313      	orrs	r3, r2
 8009194:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	699b      	ldr	r3, [r3, #24]
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	693a      	ldr	r2, [r7, #16]
 800919e:	4313      	orrs	r3, r2
 80091a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	693a      	ldr	r2, [r7, #16]
 80091a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	68fa      	ldr	r2, [r7, #12]
 80091ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	685a      	ldr	r2, [r3, #4]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	697a      	ldr	r2, [r7, #20]
 80091ba:	621a      	str	r2, [r3, #32]
}
 80091bc:	bf00      	nop
 80091be:	371c      	adds	r7, #28
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr
 80091c8:	40012c00 	.word	0x40012c00
 80091cc:	40013400 	.word	0x40013400
 80091d0:	40015000 	.word	0x40015000
 80091d4:	40014000 	.word	0x40014000
 80091d8:	40014400 	.word	0x40014400
 80091dc:	40014800 	.word	0x40014800

080091e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b087      	sub	sp, #28
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a1b      	ldr	r3, [r3, #32]
 80091ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6a1b      	ldr	r3, [r3, #32]
 80091f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	69db      	ldr	r3, [r3, #28]
 8009206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800920e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800921a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	021b      	lsls	r3, r3, #8
 8009222:	68fa      	ldr	r2, [r7, #12]
 8009224:	4313      	orrs	r3, r2
 8009226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800922e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	031b      	lsls	r3, r3, #12
 8009236:	697a      	ldr	r2, [r7, #20]
 8009238:	4313      	orrs	r3, r2
 800923a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	4a2c      	ldr	r2, [pc, #176]	@ (80092f0 <TIM_OC4_SetConfig+0x110>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d007      	beq.n	8009254 <TIM_OC4_SetConfig+0x74>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4a2b      	ldr	r2, [pc, #172]	@ (80092f4 <TIM_OC4_SetConfig+0x114>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d003      	beq.n	8009254 <TIM_OC4_SetConfig+0x74>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	4a2a      	ldr	r2, [pc, #168]	@ (80092f8 <TIM_OC4_SetConfig+0x118>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d10d      	bne.n	8009270 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800925a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	031b      	lsls	r3, r3, #12
 8009262:	697a      	ldr	r2, [r7, #20]
 8009264:	4313      	orrs	r3, r2
 8009266:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800926e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	4a1f      	ldr	r2, [pc, #124]	@ (80092f0 <TIM_OC4_SetConfig+0x110>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d013      	beq.n	80092a0 <TIM_OC4_SetConfig+0xc0>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	4a1e      	ldr	r2, [pc, #120]	@ (80092f4 <TIM_OC4_SetConfig+0x114>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d00f      	beq.n	80092a0 <TIM_OC4_SetConfig+0xc0>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	4a1e      	ldr	r2, [pc, #120]	@ (80092fc <TIM_OC4_SetConfig+0x11c>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d00b      	beq.n	80092a0 <TIM_OC4_SetConfig+0xc0>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	4a1d      	ldr	r2, [pc, #116]	@ (8009300 <TIM_OC4_SetConfig+0x120>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d007      	beq.n	80092a0 <TIM_OC4_SetConfig+0xc0>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	4a1c      	ldr	r2, [pc, #112]	@ (8009304 <TIM_OC4_SetConfig+0x124>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d003      	beq.n	80092a0 <TIM_OC4_SetConfig+0xc0>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	4a17      	ldr	r2, [pc, #92]	@ (80092f8 <TIM_OC4_SetConfig+0x118>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d113      	bne.n	80092c8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092a6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092ae:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	695b      	ldr	r3, [r3, #20]
 80092b4:	019b      	lsls	r3, r3, #6
 80092b6:	693a      	ldr	r2, [r7, #16]
 80092b8:	4313      	orrs	r3, r2
 80092ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	699b      	ldr	r3, [r3, #24]
 80092c0:	019b      	lsls	r3, r3, #6
 80092c2:	693a      	ldr	r2, [r7, #16]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	693a      	ldr	r2, [r7, #16]
 80092cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	68fa      	ldr	r2, [r7, #12]
 80092d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	685a      	ldr	r2, [r3, #4]
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	697a      	ldr	r2, [r7, #20]
 80092e0:	621a      	str	r2, [r3, #32]
}
 80092e2:	bf00      	nop
 80092e4:	371c      	adds	r7, #28
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr
 80092ee:	bf00      	nop
 80092f0:	40012c00 	.word	0x40012c00
 80092f4:	40013400 	.word	0x40013400
 80092f8:	40015000 	.word	0x40015000
 80092fc:	40014000 	.word	0x40014000
 8009300:	40014400 	.word	0x40014400
 8009304:	40014800 	.word	0x40014800

08009308 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009308:	b480      	push	{r7}
 800930a:	b087      	sub	sp, #28
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a1b      	ldr	r3, [r3, #32]
 8009316:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a1b      	ldr	r3, [r3, #32]
 800931c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800932e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800933a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	68fa      	ldr	r2, [r7, #12]
 8009342:	4313      	orrs	r3, r2
 8009344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800934c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	041b      	lsls	r3, r3, #16
 8009354:	693a      	ldr	r2, [r7, #16]
 8009356:	4313      	orrs	r3, r2
 8009358:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4a19      	ldr	r2, [pc, #100]	@ (80093c4 <TIM_OC5_SetConfig+0xbc>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d013      	beq.n	800938a <TIM_OC5_SetConfig+0x82>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a18      	ldr	r2, [pc, #96]	@ (80093c8 <TIM_OC5_SetConfig+0xc0>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d00f      	beq.n	800938a <TIM_OC5_SetConfig+0x82>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a17      	ldr	r2, [pc, #92]	@ (80093cc <TIM_OC5_SetConfig+0xc4>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d00b      	beq.n	800938a <TIM_OC5_SetConfig+0x82>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	4a16      	ldr	r2, [pc, #88]	@ (80093d0 <TIM_OC5_SetConfig+0xc8>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d007      	beq.n	800938a <TIM_OC5_SetConfig+0x82>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	4a15      	ldr	r2, [pc, #84]	@ (80093d4 <TIM_OC5_SetConfig+0xcc>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d003      	beq.n	800938a <TIM_OC5_SetConfig+0x82>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4a14      	ldr	r2, [pc, #80]	@ (80093d8 <TIM_OC5_SetConfig+0xd0>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d109      	bne.n	800939e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009390:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	695b      	ldr	r3, [r3, #20]
 8009396:	021b      	lsls	r3, r3, #8
 8009398:	697a      	ldr	r2, [r7, #20]
 800939a:	4313      	orrs	r3, r2
 800939c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	697a      	ldr	r2, [r7, #20]
 80093a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	68fa      	ldr	r2, [r7, #12]
 80093a8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	685a      	ldr	r2, [r3, #4]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	693a      	ldr	r2, [r7, #16]
 80093b6:	621a      	str	r2, [r3, #32]
}
 80093b8:	bf00      	nop
 80093ba:	371c      	adds	r7, #28
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr
 80093c4:	40012c00 	.word	0x40012c00
 80093c8:	40013400 	.word	0x40013400
 80093cc:	40014000 	.word	0x40014000
 80093d0:	40014400 	.word	0x40014400
 80093d4:	40014800 	.word	0x40014800
 80093d8:	40015000 	.word	0x40015000

080093dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80093dc:	b480      	push	{r7}
 80093de:	b087      	sub	sp, #28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a1b      	ldr	r3, [r3, #32]
 80093ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a1b      	ldr	r3, [r3, #32]
 80093f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800940a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800940e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	021b      	lsls	r3, r3, #8
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	4313      	orrs	r3, r2
 800941a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009422:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	051b      	lsls	r3, r3, #20
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	4313      	orrs	r3, r2
 800942e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a1a      	ldr	r2, [pc, #104]	@ (800949c <TIM_OC6_SetConfig+0xc0>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d013      	beq.n	8009460 <TIM_OC6_SetConfig+0x84>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a19      	ldr	r2, [pc, #100]	@ (80094a0 <TIM_OC6_SetConfig+0xc4>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d00f      	beq.n	8009460 <TIM_OC6_SetConfig+0x84>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4a18      	ldr	r2, [pc, #96]	@ (80094a4 <TIM_OC6_SetConfig+0xc8>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d00b      	beq.n	8009460 <TIM_OC6_SetConfig+0x84>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	4a17      	ldr	r2, [pc, #92]	@ (80094a8 <TIM_OC6_SetConfig+0xcc>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d007      	beq.n	8009460 <TIM_OC6_SetConfig+0x84>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	4a16      	ldr	r2, [pc, #88]	@ (80094ac <TIM_OC6_SetConfig+0xd0>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d003      	beq.n	8009460 <TIM_OC6_SetConfig+0x84>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	4a15      	ldr	r2, [pc, #84]	@ (80094b0 <TIM_OC6_SetConfig+0xd4>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d109      	bne.n	8009474 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009466:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	695b      	ldr	r3, [r3, #20]
 800946c:	029b      	lsls	r3, r3, #10
 800946e:	697a      	ldr	r2, [r7, #20]
 8009470:	4313      	orrs	r3, r2
 8009472:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	697a      	ldr	r2, [r7, #20]
 8009478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	68fa      	ldr	r2, [r7, #12]
 800947e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	685a      	ldr	r2, [r3, #4]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	693a      	ldr	r2, [r7, #16]
 800948c:	621a      	str	r2, [r3, #32]
}
 800948e:	bf00      	nop
 8009490:	371c      	adds	r7, #28
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr
 800949a:	bf00      	nop
 800949c:	40012c00 	.word	0x40012c00
 80094a0:	40013400 	.word	0x40013400
 80094a4:	40014000 	.word	0x40014000
 80094a8:	40014400 	.word	0x40014400
 80094ac:	40014800 	.word	0x40014800
 80094b0:	40015000 	.word	0x40015000

080094b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b087      	sub	sp, #28
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	60f8      	str	r0, [r7, #12]
 80094bc:	60b9      	str	r1, [r7, #8]
 80094be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	f003 031f 	and.w	r3, r3, #31
 80094c6:	2201      	movs	r2, #1
 80094c8:	fa02 f303 	lsl.w	r3, r2, r3
 80094cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	6a1a      	ldr	r2, [r3, #32]
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	43db      	mvns	r3, r3
 80094d6:	401a      	ands	r2, r3
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6a1a      	ldr	r2, [r3, #32]
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	f003 031f 	and.w	r3, r3, #31
 80094e6:	6879      	ldr	r1, [r7, #4]
 80094e8:	fa01 f303 	lsl.w	r3, r1, r3
 80094ec:	431a      	orrs	r2, r3
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	621a      	str	r2, [r3, #32]
}
 80094f2:	bf00      	nop
 80094f4:	371c      	adds	r7, #28
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr
	...

08009500 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009510:	2b01      	cmp	r3, #1
 8009512:	d101      	bne.n	8009518 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009514:	2302      	movs	r3, #2
 8009516:	e074      	b.n	8009602 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2201      	movs	r2, #1
 800951c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2202      	movs	r2, #2
 8009524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a34      	ldr	r2, [pc, #208]	@ (8009610 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d009      	beq.n	8009556 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a33      	ldr	r2, [pc, #204]	@ (8009614 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d004      	beq.n	8009556 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a31      	ldr	r2, [pc, #196]	@ (8009618 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d108      	bne.n	8009568 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800955c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	68fa      	ldr	r2, [r7, #12]
 8009564:	4313      	orrs	r3, r2
 8009566:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800956e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009572:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	4313      	orrs	r3, r2
 800957c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a21      	ldr	r2, [pc, #132]	@ (8009610 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d022      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009598:	d01d      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a1f      	ldr	r2, [pc, #124]	@ (800961c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d018      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009620 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d013      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a1c      	ldr	r2, [pc, #112]	@ (8009624 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d00e      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a15      	ldr	r2, [pc, #84]	@ (8009614 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d009      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a18      	ldr	r2, [pc, #96]	@ (8009628 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d004      	beq.n	80095d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a11      	ldr	r2, [pc, #68]	@ (8009618 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d10c      	bne.n	80095f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68ba      	ldr	r2, [r7, #8]
 80095ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009600:	2300      	movs	r3, #0
}
 8009602:	4618      	mov	r0, r3
 8009604:	3714      	adds	r7, #20
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	40012c00 	.word	0x40012c00
 8009614:	40013400 	.word	0x40013400
 8009618:	40015000 	.word	0x40015000
 800961c:	40000400 	.word	0x40000400
 8009620:	40000800 	.word	0x40000800
 8009624:	40000c00 	.word	0x40000c00
 8009628:	40014000 	.word	0x40014000

0800962c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800962c:	b480      	push	{r7}
 800962e:	b085      	sub	sp, #20
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009636:	2300      	movs	r3, #0
 8009638:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009640:	2b01      	cmp	r3, #1
 8009642:	d101      	bne.n	8009648 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009644:	2302      	movs	r3, #2
 8009646:	e078      	b.n	800973a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2201      	movs	r2, #1
 800964c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	4313      	orrs	r3, r2
 800965c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	4313      	orrs	r3, r2
 800966a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	4313      	orrs	r3, r2
 8009678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4313      	orrs	r3, r2
 8009686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	691b      	ldr	r3, [r3, #16]
 8009692:	4313      	orrs	r3, r2
 8009694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	695b      	ldr	r3, [r3, #20]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ae:	4313      	orrs	r3, r2
 80096b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	699b      	ldr	r3, [r3, #24]
 80096bc:	041b      	lsls	r3, r3, #16
 80096be:	4313      	orrs	r3, r2
 80096c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	69db      	ldr	r3, [r3, #28]
 80096cc:	4313      	orrs	r3, r2
 80096ce:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009748 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d009      	beq.n	80096ee <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a1b      	ldr	r2, [pc, #108]	@ (800974c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d004      	beq.n	80096ee <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a19      	ldr	r2, [pc, #100]	@ (8009750 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d11c      	bne.n	8009728 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f8:	051b      	lsls	r3, r3, #20
 80096fa:	4313      	orrs	r3, r2
 80096fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	6a1b      	ldr	r3, [r3, #32]
 8009708:	4313      	orrs	r3, r2
 800970a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009716:	4313      	orrs	r3, r2
 8009718:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009724:	4313      	orrs	r3, r2
 8009726:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3714      	adds	r7, #20
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	40012c00 	.word	0x40012c00
 800974c:	40013400 	.word	0x40013400
 8009750:	40015000 	.word	0x40015000

08009754 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b082      	sub	sp, #8
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d101      	bne.n	8009766 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e042      	b.n	80097ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800976c:	2b00      	cmp	r3, #0
 800976e:	d106      	bne.n	800977e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f7fb fa2d 	bl	8004bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2224      	movs	r2, #36	@ 0x24
 8009782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	681a      	ldr	r2, [r3, #0]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f022 0201 	bic.w	r2, r2, #1
 8009794:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979a:	2b00      	cmp	r3, #0
 800979c:	d002      	beq.n	80097a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 ff60 	bl	800a664 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 fc61 	bl	800a06c <UART_SetConfig>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d101      	bne.n	80097b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80097b0:	2301      	movs	r3, #1
 80097b2:	e01b      	b.n	80097ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80097c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	689a      	ldr	r2, [r3, #8]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80097d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f042 0201 	orr.w	r2, r2, #1
 80097e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f000 ffdf 	bl	800a7a8 <UART_CheckIdleState>
 80097ea:	4603      	mov	r3, r0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3708      	adds	r7, #8
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b08a      	sub	sp, #40	@ 0x28
 80097f8:	af02      	add	r7, sp, #8
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	603b      	str	r3, [r7, #0]
 8009800:	4613      	mov	r3, r2
 8009802:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800980a:	2b20      	cmp	r3, #32
 800980c:	d17b      	bne.n	8009906 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d002      	beq.n	800981a <HAL_UART_Transmit+0x26>
 8009814:	88fb      	ldrh	r3, [r7, #6]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d101      	bne.n	800981e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800981a:	2301      	movs	r3, #1
 800981c:	e074      	b.n	8009908 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2200      	movs	r2, #0
 8009822:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2221      	movs	r2, #33	@ 0x21
 800982a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800982e:	f7fb fb85 	bl	8004f3c <HAL_GetTick>
 8009832:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	88fa      	ldrh	r2, [r7, #6]
 8009838:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	88fa      	ldrh	r2, [r7, #6]
 8009840:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800984c:	d108      	bne.n	8009860 <HAL_UART_Transmit+0x6c>
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	691b      	ldr	r3, [r3, #16]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d104      	bne.n	8009860 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009856:	2300      	movs	r3, #0
 8009858:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	61bb      	str	r3, [r7, #24]
 800985e:	e003      	b.n	8009868 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009864:	2300      	movs	r3, #0
 8009866:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009868:	e030      	b.n	80098cc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	9300      	str	r3, [sp, #0]
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	2200      	movs	r2, #0
 8009872:	2180      	movs	r1, #128	@ 0x80
 8009874:	68f8      	ldr	r0, [r7, #12]
 8009876:	f001 f841 	bl	800a8fc <UART_WaitOnFlagUntilTimeout>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d005      	beq.n	800988c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2220      	movs	r2, #32
 8009884:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009888:	2303      	movs	r3, #3
 800988a:	e03d      	b.n	8009908 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800988c:	69fb      	ldr	r3, [r7, #28]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d10b      	bne.n	80098aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	881b      	ldrh	r3, [r3, #0]
 8009896:	461a      	mov	r2, r3
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80098a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80098a2:	69bb      	ldr	r3, [r7, #24]
 80098a4:	3302      	adds	r3, #2
 80098a6:	61bb      	str	r3, [r7, #24]
 80098a8:	e007      	b.n	80098ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	781a      	ldrb	r2, [r3, #0]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80098b4:	69fb      	ldr	r3, [r7, #28]
 80098b6:	3301      	adds	r3, #1
 80098b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	3b01      	subs	r3, #1
 80098c4:	b29a      	uxth	r2, r3
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1c8      	bne.n	800986a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	9300      	str	r3, [sp, #0]
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	2200      	movs	r2, #0
 80098e0:	2140      	movs	r1, #64	@ 0x40
 80098e2:	68f8      	ldr	r0, [r7, #12]
 80098e4:	f001 f80a 	bl	800a8fc <UART_WaitOnFlagUntilTimeout>
 80098e8:	4603      	mov	r3, r0
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d005      	beq.n	80098fa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2220      	movs	r2, #32
 80098f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e006      	b.n	8009908 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2220      	movs	r2, #32
 80098fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009902:	2300      	movs	r3, #0
 8009904:	e000      	b.n	8009908 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009906:	2302      	movs	r3, #2
  }
}
 8009908:	4618      	mov	r0, r3
 800990a:	3720      	adds	r7, #32
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b08a      	sub	sp, #40	@ 0x28
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	4613      	mov	r3, r2
 800991c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009924:	2b20      	cmp	r3, #32
 8009926:	d137      	bne.n	8009998 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d002      	beq.n	8009934 <HAL_UART_Receive_IT+0x24>
 800992e:	88fb      	ldrh	r3, [r7, #6]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d101      	bne.n	8009938 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	e030      	b.n	800999a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2200      	movs	r2, #0
 800993c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a18      	ldr	r2, [pc, #96]	@ (80099a4 <HAL_UART_Receive_IT+0x94>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d01f      	beq.n	8009988 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009952:	2b00      	cmp	r3, #0
 8009954:	d018      	beq.n	8009988 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	e853 3f00 	ldrex	r3, [r3]
 8009962:	613b      	str	r3, [r7, #16]
   return(result);
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800996a:	627b      	str	r3, [r7, #36]	@ 0x24
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	461a      	mov	r2, r3
 8009972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009974:	623b      	str	r3, [r7, #32]
 8009976:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009978:	69f9      	ldr	r1, [r7, #28]
 800997a:	6a3a      	ldr	r2, [r7, #32]
 800997c:	e841 2300 	strex	r3, r2, [r1]
 8009980:	61bb      	str	r3, [r7, #24]
   return(result);
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d1e6      	bne.n	8009956 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009988:	88fb      	ldrh	r3, [r7, #6]
 800998a:	461a      	mov	r2, r3
 800998c:	68b9      	ldr	r1, [r7, #8]
 800998e:	68f8      	ldr	r0, [r7, #12]
 8009990:	f001 f822 	bl	800a9d8 <UART_Start_Receive_IT>
 8009994:	4603      	mov	r3, r0
 8009996:	e000      	b.n	800999a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009998:	2302      	movs	r3, #2
  }
}
 800999a:	4618      	mov	r0, r3
 800999c:	3728      	adds	r7, #40	@ 0x28
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop
 80099a4:	40008000 	.word	0x40008000

080099a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b0ba      	sub	sp, #232	@ 0xe8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	69db      	ldr	r3, [r3, #28]
 80099b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80099ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80099d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80099d6:	4013      	ands	r3, r2
 80099d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80099dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d11b      	bne.n	8009a1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80099e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099e8:	f003 0320 	and.w	r3, r3, #32
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d015      	beq.n	8009a1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80099f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099f4:	f003 0320 	and.w	r3, r3, #32
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d105      	bne.n	8009a08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80099fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d009      	beq.n	8009a1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f000 8300 	beq.w	800a012 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	4798      	blx	r3
      }
      return;
 8009a1a:	e2fa      	b.n	800a012 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009a1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	f000 8123 	beq.w	8009c6c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009a26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009a2a:	4b8d      	ldr	r3, [pc, #564]	@ (8009c60 <HAL_UART_IRQHandler+0x2b8>)
 8009a2c:	4013      	ands	r3, r2
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d106      	bne.n	8009a40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009a32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009a36:	4b8b      	ldr	r3, [pc, #556]	@ (8009c64 <HAL_UART_IRQHandler+0x2bc>)
 8009a38:	4013      	ands	r3, r2
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f000 8116 	beq.w	8009c6c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a44:	f003 0301 	and.w	r3, r3, #1
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d011      	beq.n	8009a70 <HAL_UART_IRQHandler+0xc8>
 8009a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d00b      	beq.n	8009a70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2201      	movs	r2, #1
 8009a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a66:	f043 0201 	orr.w	r2, r3, #1
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a74:	f003 0302 	and.w	r3, r3, #2
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d011      	beq.n	8009aa0 <HAL_UART_IRQHandler+0xf8>
 8009a7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a80:	f003 0301 	and.w	r3, r3, #1
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d00b      	beq.n	8009aa0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	2202      	movs	r2, #2
 8009a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a96:	f043 0204 	orr.w	r2, r3, #4
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009aa4:	f003 0304 	and.w	r3, r3, #4
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d011      	beq.n	8009ad0 <HAL_UART_IRQHandler+0x128>
 8009aac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ab0:	f003 0301 	and.w	r3, r3, #1
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00b      	beq.n	8009ad0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2204      	movs	r2, #4
 8009abe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ac6:	f043 0202 	orr.w	r2, r3, #2
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ad4:	f003 0308 	and.w	r3, r3, #8
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d017      	beq.n	8009b0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ae0:	f003 0320 	and.w	r3, r3, #32
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d105      	bne.n	8009af4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009ae8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009aec:	4b5c      	ldr	r3, [pc, #368]	@ (8009c60 <HAL_UART_IRQHandler+0x2b8>)
 8009aee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d00b      	beq.n	8009b0c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2208      	movs	r2, #8
 8009afa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b02:	f043 0208 	orr.w	r2, r3, #8
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d012      	beq.n	8009b3e <HAL_UART_IRQHandler+0x196>
 8009b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d00c      	beq.n	8009b3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b34:	f043 0220 	orr.w	r2, r3, #32
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	f000 8266 	beq.w	800a016 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b4e:	f003 0320 	and.w	r3, r3, #32
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d013      	beq.n	8009b7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b5a:	f003 0320 	and.w	r3, r3, #32
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d105      	bne.n	8009b6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d007      	beq.n	8009b7e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d003      	beq.n	8009b7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	689b      	ldr	r3, [r3, #8]
 8009b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b92:	2b40      	cmp	r3, #64	@ 0x40
 8009b94:	d005      	beq.n	8009ba2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009b96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009b9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d054      	beq.n	8009c4c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f001 f83a 	bl	800ac1c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	689b      	ldr	r3, [r3, #8]
 8009bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bb2:	2b40      	cmp	r3, #64	@ 0x40
 8009bb4:	d146      	bne.n	8009c44 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	3308      	adds	r3, #8
 8009bbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009bc4:	e853 3f00 	ldrex	r3, [r3]
 8009bc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009bcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009bd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	3308      	adds	r3, #8
 8009bde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009be2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009be6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009bee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009bf2:	e841 2300 	strex	r3, r2, [r1]
 8009bf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009bfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d1d9      	bne.n	8009bb6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d017      	beq.n	8009c3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c12:	4a15      	ldr	r2, [pc, #84]	@ (8009c68 <HAL_UART_IRQHandler+0x2c0>)
 8009c14:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7fc ff8c 	bl	8006b3a <HAL_DMA_Abort_IT>
 8009c22:	4603      	mov	r3, r0
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d019      	beq.n	8009c5c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009c36:	4610      	mov	r0, r2
 8009c38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c3a:	e00f      	b.n	8009c5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 f9ff 	bl	800a040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c42:	e00b      	b.n	8009c5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 f9fb 	bl	800a040 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c4a:	e007      	b.n	8009c5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f000 f9f7 	bl	800a040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009c5a:	e1dc      	b.n	800a016 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c5c:	bf00      	nop
    return;
 8009c5e:	e1da      	b.n	800a016 <HAL_UART_IRQHandler+0x66e>
 8009c60:	10000001 	.word	0x10000001
 8009c64:	04000120 	.word	0x04000120
 8009c68:	0800ace9 	.word	0x0800ace9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	f040 8170 	bne.w	8009f56 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c7a:	f003 0310 	and.w	r3, r3, #16
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f000 8169 	beq.w	8009f56 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c88:	f003 0310 	and.w	r3, r3, #16
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f000 8162 	beq.w	8009f56 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2210      	movs	r2, #16
 8009c98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ca4:	2b40      	cmp	r3, #64	@ 0x40
 8009ca6:	f040 80d8 	bne.w	8009e5a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009cb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	f000 80af 	beq.w	8009e20 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009cc8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	f080 80a7 	bcs.w	8009e20 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009cd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f003 0320 	and.w	r3, r3, #32
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	f040 8087 	bne.w	8009dfe <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009cfc:	e853 3f00 	ldrex	r3, [r3]
 8009d00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009d04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	461a      	mov	r2, r3
 8009d16:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009d1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d1e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d22:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009d26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009d2a:	e841 2300 	strex	r3, r2, [r1]
 8009d2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009d32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d1da      	bne.n	8009cf0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	3308      	adds	r3, #8
 8009d40:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d44:	e853 3f00 	ldrex	r3, [r3]
 8009d48:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009d4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d4c:	f023 0301 	bic.w	r3, r3, #1
 8009d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	3308      	adds	r3, #8
 8009d5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009d5e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009d62:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d64:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009d66:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009d6a:	e841 2300 	strex	r3, r2, [r1]
 8009d6e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009d70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d1e1      	bne.n	8009d3a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	3308      	adds	r3, #8
 8009d7c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d80:	e853 3f00 	ldrex	r3, [r3]
 8009d84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009d86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	3308      	adds	r3, #8
 8009d96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009d9a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009da0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009da8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1e3      	bne.n	8009d76 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2220      	movs	r2, #32
 8009db2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dc4:	e853 3f00 	ldrex	r3, [r3]
 8009dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dcc:	f023 0310 	bic.w	r3, r3, #16
 8009dd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	461a      	mov	r2, r3
 8009dda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dde:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009de0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009de4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009de6:	e841 2300 	strex	r3, r2, [r1]
 8009dea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009dec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d1e4      	bne.n	8009dbc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f7fc fe45 	bl	8006a88 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2202      	movs	r2, #2
 8009e02:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e10:	b29b      	uxth	r3, r3
 8009e12:	1ad3      	subs	r3, r2, r3
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	4619      	mov	r1, r3
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 f91b 	bl	800a054 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009e1e:	e0fc      	b.n	800a01a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	f040 80f5 	bne.w	800a01a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f003 0320 	and.w	r3, r3, #32
 8009e3e:	2b20      	cmp	r3, #32
 8009e40:	f040 80eb 	bne.w	800a01a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2202      	movs	r2, #2
 8009e48:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e50:	4619      	mov	r1, r3
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 f8fe 	bl	800a054 <HAL_UARTEx_RxEventCallback>
      return;
 8009e58:	e0df      	b.n	800a01a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	1ad3      	subs	r3, r2, r3
 8009e6a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	f000 80d1 	beq.w	800a01e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009e7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f000 80cc 	beq.w	800a01e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e8e:	e853 3f00 	ldrex	r3, [r3]
 8009e92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eaa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009eae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009eb0:	e841 2300 	strex	r3, r2, [r1]
 8009eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d1e4      	bne.n	8009e86 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	3308      	adds	r3, #8
 8009ec2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec6:	e853 3f00 	ldrex	r3, [r3]
 8009eca:	623b      	str	r3, [r7, #32]
   return(result);
 8009ecc:	6a3b      	ldr	r3, [r7, #32]
 8009ece:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009ed2:	f023 0301 	bic.w	r3, r3, #1
 8009ed6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3308      	adds	r3, #8
 8009ee0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009ee4:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eec:	e841 2300 	strex	r3, r2, [r1]
 8009ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1e1      	bne.n	8009ebc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2220      	movs	r2, #32
 8009efc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	e853 3f00 	ldrex	r3, [r3]
 8009f18:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f023 0310 	bic.w	r3, r3, #16
 8009f20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	461a      	mov	r2, r3
 8009f2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009f2e:	61fb      	str	r3, [r7, #28]
 8009f30:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f32:	69b9      	ldr	r1, [r7, #24]
 8009f34:	69fa      	ldr	r2, [r7, #28]
 8009f36:	e841 2300 	strex	r3, r2, [r1]
 8009f3a:	617b      	str	r3, [r7, #20]
   return(result);
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d1e4      	bne.n	8009f0c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2202      	movs	r2, #2
 8009f46:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f880 	bl	800a054 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009f54:	e063      	b.n	800a01e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d00e      	beq.n	8009f80 <HAL_UART_IRQHandler+0x5d8>
 8009f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d008      	beq.n	8009f80 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009f76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f001 fc13 	bl	800b7a4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009f7e:	e051      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009f80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d014      	beq.n	8009fb6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d105      	bne.n	8009fa4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d008      	beq.n	8009fb6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d03a      	beq.n	800a022 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	4798      	blx	r3
    }
    return;
 8009fb4:	e035      	b.n	800a022 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d009      	beq.n	8009fd6 <HAL_UART_IRQHandler+0x62e>
 8009fc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d003      	beq.n	8009fd6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 fe9c 	bl	800ad0c <UART_EndTransmit_IT>
    return;
 8009fd4:	e026      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d009      	beq.n	8009ff6 <HAL_UART_IRQHandler+0x64e>
 8009fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fe6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d003      	beq.n	8009ff6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f001 fbec 	bl	800b7cc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009ff4:	e016      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ffa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d010      	beq.n	800a024 <HAL_UART_IRQHandler+0x67c>
 800a002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a006:	2b00      	cmp	r3, #0
 800a008:	da0c      	bge.n	800a024 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f001 fbd4 	bl	800b7b8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a010:	e008      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
      return;
 800a012:	bf00      	nop
 800a014:	e006      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
    return;
 800a016:	bf00      	nop
 800a018:	e004      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
      return;
 800a01a:	bf00      	nop
 800a01c:	e002      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
      return;
 800a01e:	bf00      	nop
 800a020:	e000      	b.n	800a024 <HAL_UART_IRQHandler+0x67c>
    return;
 800a022:	bf00      	nop
  }
}
 800a024:	37e8      	adds	r7, #232	@ 0xe8
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}
 800a02a:	bf00      	nop

0800a02c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a034:	bf00      	nop
 800a036:	370c      	adds	r7, #12
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a040:	b480      	push	{r7}
 800a042:	b083      	sub	sp, #12
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a048:	bf00      	nop
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	460b      	mov	r3, r1
 800a05e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a060:	bf00      	nop
 800a062:	370c      	adds	r7, #12
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a06c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a070:	b08c      	sub	sp, #48	@ 0x30
 800a072:	af00      	add	r7, sp, #0
 800a074:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a076:	2300      	movs	r3, #0
 800a078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	689a      	ldr	r2, [r3, #8]
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	691b      	ldr	r3, [r3, #16]
 800a084:	431a      	orrs	r2, r3
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	695b      	ldr	r3, [r3, #20]
 800a08a:	431a      	orrs	r2, r3
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	69db      	ldr	r3, [r3, #28]
 800a090:	4313      	orrs	r3, r2
 800a092:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a094:	697b      	ldr	r3, [r7, #20]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	4baa      	ldr	r3, [pc, #680]	@ (800a344 <UART_SetConfig+0x2d8>)
 800a09c:	4013      	ands	r3, r2
 800a09e:	697a      	ldr	r2, [r7, #20]
 800a0a0:	6812      	ldr	r2, [r2, #0]
 800a0a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0a4:	430b      	orrs	r3, r1
 800a0a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	68da      	ldr	r2, [r3, #12]
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	430a      	orrs	r2, r1
 800a0bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	699b      	ldr	r3, [r3, #24]
 800a0c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a9f      	ldr	r2, [pc, #636]	@ (800a348 <UART_SetConfig+0x2dc>)
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d004      	beq.n	800a0d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	6a1b      	ldr	r3, [r3, #32]
 800a0d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a0e2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a0e6:	697a      	ldr	r2, [r7, #20]
 800a0e8:	6812      	ldr	r2, [r2, #0]
 800a0ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0ec:	430b      	orrs	r3, r1
 800a0ee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f6:	f023 010f 	bic.w	r1, r3, #15
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4a90      	ldr	r2, [pc, #576]	@ (800a34c <UART_SetConfig+0x2e0>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d125      	bne.n	800a15c <UART_SetConfig+0xf0>
 800a110:	4b8f      	ldr	r3, [pc, #572]	@ (800a350 <UART_SetConfig+0x2e4>)
 800a112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a116:	f003 0303 	and.w	r3, r3, #3
 800a11a:	2b03      	cmp	r3, #3
 800a11c:	d81a      	bhi.n	800a154 <UART_SetConfig+0xe8>
 800a11e:	a201      	add	r2, pc, #4	@ (adr r2, 800a124 <UART_SetConfig+0xb8>)
 800a120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a124:	0800a135 	.word	0x0800a135
 800a128:	0800a145 	.word	0x0800a145
 800a12c:	0800a13d 	.word	0x0800a13d
 800a130:	0800a14d 	.word	0x0800a14d
 800a134:	2301      	movs	r3, #1
 800a136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a13a:	e116      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a13c:	2302      	movs	r3, #2
 800a13e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a142:	e112      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a144:	2304      	movs	r3, #4
 800a146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a14a:	e10e      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a14c:	2308      	movs	r3, #8
 800a14e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a152:	e10a      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a154:	2310      	movs	r3, #16
 800a156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a15a:	e106      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a7c      	ldr	r2, [pc, #496]	@ (800a354 <UART_SetConfig+0x2e8>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d138      	bne.n	800a1d8 <UART_SetConfig+0x16c>
 800a166:	4b7a      	ldr	r3, [pc, #488]	@ (800a350 <UART_SetConfig+0x2e4>)
 800a168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a16c:	f003 030c 	and.w	r3, r3, #12
 800a170:	2b0c      	cmp	r3, #12
 800a172:	d82d      	bhi.n	800a1d0 <UART_SetConfig+0x164>
 800a174:	a201      	add	r2, pc, #4	@ (adr r2, 800a17c <UART_SetConfig+0x110>)
 800a176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17a:	bf00      	nop
 800a17c:	0800a1b1 	.word	0x0800a1b1
 800a180:	0800a1d1 	.word	0x0800a1d1
 800a184:	0800a1d1 	.word	0x0800a1d1
 800a188:	0800a1d1 	.word	0x0800a1d1
 800a18c:	0800a1c1 	.word	0x0800a1c1
 800a190:	0800a1d1 	.word	0x0800a1d1
 800a194:	0800a1d1 	.word	0x0800a1d1
 800a198:	0800a1d1 	.word	0x0800a1d1
 800a19c:	0800a1b9 	.word	0x0800a1b9
 800a1a0:	0800a1d1 	.word	0x0800a1d1
 800a1a4:	0800a1d1 	.word	0x0800a1d1
 800a1a8:	0800a1d1 	.word	0x0800a1d1
 800a1ac:	0800a1c9 	.word	0x0800a1c9
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1b6:	e0d8      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a1b8:	2302      	movs	r3, #2
 800a1ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1be:	e0d4      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a1c0:	2304      	movs	r3, #4
 800a1c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1c6:	e0d0      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a1c8:	2308      	movs	r3, #8
 800a1ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1ce:	e0cc      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a1d0:	2310      	movs	r3, #16
 800a1d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1d6:	e0c8      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4a5e      	ldr	r2, [pc, #376]	@ (800a358 <UART_SetConfig+0x2ec>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d125      	bne.n	800a22e <UART_SetConfig+0x1c2>
 800a1e2:	4b5b      	ldr	r3, [pc, #364]	@ (800a350 <UART_SetConfig+0x2e4>)
 800a1e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a1ec:	2b30      	cmp	r3, #48	@ 0x30
 800a1ee:	d016      	beq.n	800a21e <UART_SetConfig+0x1b2>
 800a1f0:	2b30      	cmp	r3, #48	@ 0x30
 800a1f2:	d818      	bhi.n	800a226 <UART_SetConfig+0x1ba>
 800a1f4:	2b20      	cmp	r3, #32
 800a1f6:	d00a      	beq.n	800a20e <UART_SetConfig+0x1a2>
 800a1f8:	2b20      	cmp	r3, #32
 800a1fa:	d814      	bhi.n	800a226 <UART_SetConfig+0x1ba>
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d002      	beq.n	800a206 <UART_SetConfig+0x19a>
 800a200:	2b10      	cmp	r3, #16
 800a202:	d008      	beq.n	800a216 <UART_SetConfig+0x1aa>
 800a204:	e00f      	b.n	800a226 <UART_SetConfig+0x1ba>
 800a206:	2300      	movs	r3, #0
 800a208:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a20c:	e0ad      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a20e:	2302      	movs	r3, #2
 800a210:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a214:	e0a9      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a216:	2304      	movs	r3, #4
 800a218:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a21c:	e0a5      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a21e:	2308      	movs	r3, #8
 800a220:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a224:	e0a1      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a226:	2310      	movs	r3, #16
 800a228:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a22c:	e09d      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a4a      	ldr	r2, [pc, #296]	@ (800a35c <UART_SetConfig+0x2f0>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d125      	bne.n	800a284 <UART_SetConfig+0x218>
 800a238:	4b45      	ldr	r3, [pc, #276]	@ (800a350 <UART_SetConfig+0x2e4>)
 800a23a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a23e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a242:	2bc0      	cmp	r3, #192	@ 0xc0
 800a244:	d016      	beq.n	800a274 <UART_SetConfig+0x208>
 800a246:	2bc0      	cmp	r3, #192	@ 0xc0
 800a248:	d818      	bhi.n	800a27c <UART_SetConfig+0x210>
 800a24a:	2b80      	cmp	r3, #128	@ 0x80
 800a24c:	d00a      	beq.n	800a264 <UART_SetConfig+0x1f8>
 800a24e:	2b80      	cmp	r3, #128	@ 0x80
 800a250:	d814      	bhi.n	800a27c <UART_SetConfig+0x210>
 800a252:	2b00      	cmp	r3, #0
 800a254:	d002      	beq.n	800a25c <UART_SetConfig+0x1f0>
 800a256:	2b40      	cmp	r3, #64	@ 0x40
 800a258:	d008      	beq.n	800a26c <UART_SetConfig+0x200>
 800a25a:	e00f      	b.n	800a27c <UART_SetConfig+0x210>
 800a25c:	2300      	movs	r3, #0
 800a25e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a262:	e082      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a264:	2302      	movs	r3, #2
 800a266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a26a:	e07e      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a26c:	2304      	movs	r3, #4
 800a26e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a272:	e07a      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a274:	2308      	movs	r3, #8
 800a276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a27a:	e076      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a27c:	2310      	movs	r3, #16
 800a27e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a282:	e072      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a35      	ldr	r2, [pc, #212]	@ (800a360 <UART_SetConfig+0x2f4>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d12a      	bne.n	800a2e4 <UART_SetConfig+0x278>
 800a28e:	4b30      	ldr	r3, [pc, #192]	@ (800a350 <UART_SetConfig+0x2e4>)
 800a290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a294:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a298:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a29c:	d01a      	beq.n	800a2d4 <UART_SetConfig+0x268>
 800a29e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2a2:	d81b      	bhi.n	800a2dc <UART_SetConfig+0x270>
 800a2a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2a8:	d00c      	beq.n	800a2c4 <UART_SetConfig+0x258>
 800a2aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2ae:	d815      	bhi.n	800a2dc <UART_SetConfig+0x270>
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d003      	beq.n	800a2bc <UART_SetConfig+0x250>
 800a2b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2b8:	d008      	beq.n	800a2cc <UART_SetConfig+0x260>
 800a2ba:	e00f      	b.n	800a2dc <UART_SetConfig+0x270>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2c2:	e052      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a2c4:	2302      	movs	r3, #2
 800a2c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ca:	e04e      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a2cc:	2304      	movs	r3, #4
 800a2ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2d2:	e04a      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a2d4:	2308      	movs	r3, #8
 800a2d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2da:	e046      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a2dc:	2310      	movs	r3, #16
 800a2de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2e2:	e042      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a17      	ldr	r2, [pc, #92]	@ (800a348 <UART_SetConfig+0x2dc>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d13a      	bne.n	800a364 <UART_SetConfig+0x2f8>
 800a2ee:	4b18      	ldr	r3, [pc, #96]	@ (800a350 <UART_SetConfig+0x2e4>)
 800a2f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a2f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a2fc:	d01a      	beq.n	800a334 <UART_SetConfig+0x2c8>
 800a2fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a302:	d81b      	bhi.n	800a33c <UART_SetConfig+0x2d0>
 800a304:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a308:	d00c      	beq.n	800a324 <UART_SetConfig+0x2b8>
 800a30a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a30e:	d815      	bhi.n	800a33c <UART_SetConfig+0x2d0>
 800a310:	2b00      	cmp	r3, #0
 800a312:	d003      	beq.n	800a31c <UART_SetConfig+0x2b0>
 800a314:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a318:	d008      	beq.n	800a32c <UART_SetConfig+0x2c0>
 800a31a:	e00f      	b.n	800a33c <UART_SetConfig+0x2d0>
 800a31c:	2300      	movs	r3, #0
 800a31e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a322:	e022      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a324:	2302      	movs	r3, #2
 800a326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a32a:	e01e      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a32c:	2304      	movs	r3, #4
 800a32e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a332:	e01a      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a334:	2308      	movs	r3, #8
 800a336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a33a:	e016      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a33c:	2310      	movs	r3, #16
 800a33e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a342:	e012      	b.n	800a36a <UART_SetConfig+0x2fe>
 800a344:	cfff69f3 	.word	0xcfff69f3
 800a348:	40008000 	.word	0x40008000
 800a34c:	40013800 	.word	0x40013800
 800a350:	40021000 	.word	0x40021000
 800a354:	40004400 	.word	0x40004400
 800a358:	40004800 	.word	0x40004800
 800a35c:	40004c00 	.word	0x40004c00
 800a360:	40005000 	.word	0x40005000
 800a364:	2310      	movs	r3, #16
 800a366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4aae      	ldr	r2, [pc, #696]	@ (800a628 <UART_SetConfig+0x5bc>)
 800a370:	4293      	cmp	r3, r2
 800a372:	f040 8097 	bne.w	800a4a4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a376:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a37a:	2b08      	cmp	r3, #8
 800a37c:	d823      	bhi.n	800a3c6 <UART_SetConfig+0x35a>
 800a37e:	a201      	add	r2, pc, #4	@ (adr r2, 800a384 <UART_SetConfig+0x318>)
 800a380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a384:	0800a3a9 	.word	0x0800a3a9
 800a388:	0800a3c7 	.word	0x0800a3c7
 800a38c:	0800a3b1 	.word	0x0800a3b1
 800a390:	0800a3c7 	.word	0x0800a3c7
 800a394:	0800a3b7 	.word	0x0800a3b7
 800a398:	0800a3c7 	.word	0x0800a3c7
 800a39c:	0800a3c7 	.word	0x0800a3c7
 800a3a0:	0800a3c7 	.word	0x0800a3c7
 800a3a4:	0800a3bf 	.word	0x0800a3bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3a8:	f7fd fd6c 	bl	8007e84 <HAL_RCC_GetPCLK1Freq>
 800a3ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a3ae:	e010      	b.n	800a3d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3b0:	4b9e      	ldr	r3, [pc, #632]	@ (800a62c <UART_SetConfig+0x5c0>)
 800a3b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a3b4:	e00d      	b.n	800a3d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3b6:	f7fd fcf7 	bl	8007da8 <HAL_RCC_GetSysClockFreq>
 800a3ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a3bc:	e009      	b.n	800a3d2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a3c4:	e005      	b.n	800a3d2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a3d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	f000 8130 	beq.w	800a63a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3de:	4a94      	ldr	r2, [pc, #592]	@ (800a630 <UART_SetConfig+0x5c4>)
 800a3e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3ec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	685a      	ldr	r2, [r3, #4]
 800a3f2:	4613      	mov	r3, r2
 800a3f4:	005b      	lsls	r3, r3, #1
 800a3f6:	4413      	add	r3, r2
 800a3f8:	69ba      	ldr	r2, [r7, #24]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d305      	bcc.n	800a40a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a404:	69ba      	ldr	r2, [r7, #24]
 800a406:	429a      	cmp	r2, r3
 800a408:	d903      	bls.n	800a412 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a40a:	2301      	movs	r3, #1
 800a40c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a410:	e113      	b.n	800a63a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a414:	2200      	movs	r2, #0
 800a416:	60bb      	str	r3, [r7, #8]
 800a418:	60fa      	str	r2, [r7, #12]
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a41e:	4a84      	ldr	r2, [pc, #528]	@ (800a630 <UART_SetConfig+0x5c4>)
 800a420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a424:	b29b      	uxth	r3, r3
 800a426:	2200      	movs	r2, #0
 800a428:	603b      	str	r3, [r7, #0]
 800a42a:	607a      	str	r2, [r7, #4]
 800a42c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a430:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a434:	f7f6 faba 	bl	80009ac <__aeabi_uldivmod>
 800a438:	4602      	mov	r2, r0
 800a43a:	460b      	mov	r3, r1
 800a43c:	4610      	mov	r0, r2
 800a43e:	4619      	mov	r1, r3
 800a440:	f04f 0200 	mov.w	r2, #0
 800a444:	f04f 0300 	mov.w	r3, #0
 800a448:	020b      	lsls	r3, r1, #8
 800a44a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a44e:	0202      	lsls	r2, r0, #8
 800a450:	6979      	ldr	r1, [r7, #20]
 800a452:	6849      	ldr	r1, [r1, #4]
 800a454:	0849      	lsrs	r1, r1, #1
 800a456:	2000      	movs	r0, #0
 800a458:	460c      	mov	r4, r1
 800a45a:	4605      	mov	r5, r0
 800a45c:	eb12 0804 	adds.w	r8, r2, r4
 800a460:	eb43 0905 	adc.w	r9, r3, r5
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	469a      	mov	sl, r3
 800a46c:	4693      	mov	fp, r2
 800a46e:	4652      	mov	r2, sl
 800a470:	465b      	mov	r3, fp
 800a472:	4640      	mov	r0, r8
 800a474:	4649      	mov	r1, r9
 800a476:	f7f6 fa99 	bl	80009ac <__aeabi_uldivmod>
 800a47a:	4602      	mov	r2, r0
 800a47c:	460b      	mov	r3, r1
 800a47e:	4613      	mov	r3, r2
 800a480:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a482:	6a3b      	ldr	r3, [r7, #32]
 800a484:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a488:	d308      	bcc.n	800a49c <UART_SetConfig+0x430>
 800a48a:	6a3b      	ldr	r3, [r7, #32]
 800a48c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a490:	d204      	bcs.n	800a49c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	6a3a      	ldr	r2, [r7, #32]
 800a498:	60da      	str	r2, [r3, #12]
 800a49a:	e0ce      	b.n	800a63a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a49c:	2301      	movs	r3, #1
 800a49e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a4a2:	e0ca      	b.n	800a63a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	69db      	ldr	r3, [r3, #28]
 800a4a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4ac:	d166      	bne.n	800a57c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a4ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a4b2:	2b08      	cmp	r3, #8
 800a4b4:	d827      	bhi.n	800a506 <UART_SetConfig+0x49a>
 800a4b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a4bc <UART_SetConfig+0x450>)
 800a4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4bc:	0800a4e1 	.word	0x0800a4e1
 800a4c0:	0800a4e9 	.word	0x0800a4e9
 800a4c4:	0800a4f1 	.word	0x0800a4f1
 800a4c8:	0800a507 	.word	0x0800a507
 800a4cc:	0800a4f7 	.word	0x0800a4f7
 800a4d0:	0800a507 	.word	0x0800a507
 800a4d4:	0800a507 	.word	0x0800a507
 800a4d8:	0800a507 	.word	0x0800a507
 800a4dc:	0800a4ff 	.word	0x0800a4ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4e0:	f7fd fcd0 	bl	8007e84 <HAL_RCC_GetPCLK1Freq>
 800a4e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4e6:	e014      	b.n	800a512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4e8:	f7fd fce2 	bl	8007eb0 <HAL_RCC_GetPCLK2Freq>
 800a4ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4ee:	e010      	b.n	800a512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4f0:	4b4e      	ldr	r3, [pc, #312]	@ (800a62c <UART_SetConfig+0x5c0>)
 800a4f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4f4:	e00d      	b.n	800a512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4f6:	f7fd fc57 	bl	8007da8 <HAL_RCC_GetSysClockFreq>
 800a4fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4fc:	e009      	b.n	800a512 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a502:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a504:	e005      	b.n	800a512 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a506:	2300      	movs	r3, #0
 800a508:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a50a:	2301      	movs	r3, #1
 800a50c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a510:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a514:	2b00      	cmp	r3, #0
 800a516:	f000 8090 	beq.w	800a63a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a51e:	4a44      	ldr	r2, [pc, #272]	@ (800a630 <UART_SetConfig+0x5c4>)
 800a520:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a524:	461a      	mov	r2, r3
 800a526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a528:	fbb3 f3f2 	udiv	r3, r3, r2
 800a52c:	005a      	lsls	r2, r3, #1
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	685b      	ldr	r3, [r3, #4]
 800a532:	085b      	lsrs	r3, r3, #1
 800a534:	441a      	add	r2, r3
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a53e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a540:	6a3b      	ldr	r3, [r7, #32]
 800a542:	2b0f      	cmp	r3, #15
 800a544:	d916      	bls.n	800a574 <UART_SetConfig+0x508>
 800a546:	6a3b      	ldr	r3, [r7, #32]
 800a548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a54c:	d212      	bcs.n	800a574 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a54e:	6a3b      	ldr	r3, [r7, #32]
 800a550:	b29b      	uxth	r3, r3
 800a552:	f023 030f 	bic.w	r3, r3, #15
 800a556:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a558:	6a3b      	ldr	r3, [r7, #32]
 800a55a:	085b      	lsrs	r3, r3, #1
 800a55c:	b29b      	uxth	r3, r3
 800a55e:	f003 0307 	and.w	r3, r3, #7
 800a562:	b29a      	uxth	r2, r3
 800a564:	8bfb      	ldrh	r3, [r7, #30]
 800a566:	4313      	orrs	r3, r2
 800a568:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	8bfa      	ldrh	r2, [r7, #30]
 800a570:	60da      	str	r2, [r3, #12]
 800a572:	e062      	b.n	800a63a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a574:	2301      	movs	r3, #1
 800a576:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a57a:	e05e      	b.n	800a63a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a57c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a580:	2b08      	cmp	r3, #8
 800a582:	d828      	bhi.n	800a5d6 <UART_SetConfig+0x56a>
 800a584:	a201      	add	r2, pc, #4	@ (adr r2, 800a58c <UART_SetConfig+0x520>)
 800a586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a58a:	bf00      	nop
 800a58c:	0800a5b1 	.word	0x0800a5b1
 800a590:	0800a5b9 	.word	0x0800a5b9
 800a594:	0800a5c1 	.word	0x0800a5c1
 800a598:	0800a5d7 	.word	0x0800a5d7
 800a59c:	0800a5c7 	.word	0x0800a5c7
 800a5a0:	0800a5d7 	.word	0x0800a5d7
 800a5a4:	0800a5d7 	.word	0x0800a5d7
 800a5a8:	0800a5d7 	.word	0x0800a5d7
 800a5ac:	0800a5cf 	.word	0x0800a5cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5b0:	f7fd fc68 	bl	8007e84 <HAL_RCC_GetPCLK1Freq>
 800a5b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5b6:	e014      	b.n	800a5e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5b8:	f7fd fc7a 	bl	8007eb0 <HAL_RCC_GetPCLK2Freq>
 800a5bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5be:	e010      	b.n	800a5e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a5c0:	4b1a      	ldr	r3, [pc, #104]	@ (800a62c <UART_SetConfig+0x5c0>)
 800a5c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5c4:	e00d      	b.n	800a5e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a5c6:	f7fd fbef 	bl	8007da8 <HAL_RCC_GetSysClockFreq>
 800a5ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a5cc:	e009      	b.n	800a5e2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a5d4:	e005      	b.n	800a5e2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a5e0:	bf00      	nop
    }

    if (pclk != 0U)
 800a5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d028      	beq.n	800a63a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5e8:	697b      	ldr	r3, [r7, #20]
 800a5ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5ec:	4a10      	ldr	r2, [pc, #64]	@ (800a630 <UART_SetConfig+0x5c4>)
 800a5ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5f6:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	685b      	ldr	r3, [r3, #4]
 800a5fe:	085b      	lsrs	r3, r3, #1
 800a600:	441a      	add	r2, r3
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	fbb2 f3f3 	udiv	r3, r2, r3
 800a60a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a60c:	6a3b      	ldr	r3, [r7, #32]
 800a60e:	2b0f      	cmp	r3, #15
 800a610:	d910      	bls.n	800a634 <UART_SetConfig+0x5c8>
 800a612:	6a3b      	ldr	r3, [r7, #32]
 800a614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a618:	d20c      	bcs.n	800a634 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a61a:	6a3b      	ldr	r3, [r7, #32]
 800a61c:	b29a      	uxth	r2, r3
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	60da      	str	r2, [r3, #12]
 800a624:	e009      	b.n	800a63a <UART_SetConfig+0x5ce>
 800a626:	bf00      	nop
 800a628:	40008000 	.word	0x40008000
 800a62c:	00f42400 	.word	0x00f42400
 800a630:	0800d6b4 	.word	0x0800d6b4
      }
      else
      {
        ret = HAL_ERROR;
 800a634:	2301      	movs	r3, #1
 800a636:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	2201      	movs	r2, #1
 800a646:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	2200      	movs	r2, #0
 800a64e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	2200      	movs	r2, #0
 800a654:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a656:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3730      	adds	r7, #48	@ 0x30
 800a65e:	46bd      	mov	sp, r7
 800a660:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a664 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a664:	b480      	push	{r7}
 800a666:	b083      	sub	sp, #12
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a670:	f003 0308 	and.w	r3, r3, #8
 800a674:	2b00      	cmp	r3, #0
 800a676:	d00a      	beq.n	800a68e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	430a      	orrs	r2, r1
 800a68c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a692:	f003 0301 	and.w	r3, r3, #1
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00a      	beq.n	800a6b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	430a      	orrs	r2, r1
 800a6ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6b4:	f003 0302 	and.w	r3, r3, #2
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d00a      	beq.n	800a6d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	685b      	ldr	r3, [r3, #4]
 800a6c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	430a      	orrs	r2, r1
 800a6d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6d6:	f003 0304 	and.w	r3, r3, #4
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d00a      	beq.n	800a6f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	430a      	orrs	r2, r1
 800a6f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f8:	f003 0310 	and.w	r3, r3, #16
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00a      	beq.n	800a716 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	430a      	orrs	r2, r1
 800a714:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a71a:	f003 0320 	and.w	r3, r3, #32
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d00a      	beq.n	800a738 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	430a      	orrs	r2, r1
 800a736:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a73c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a740:	2b00      	cmp	r3, #0
 800a742:	d01a      	beq.n	800a77a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	685b      	ldr	r3, [r3, #4]
 800a74a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	430a      	orrs	r2, r1
 800a758:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a75e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a762:	d10a      	bne.n	800a77a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	430a      	orrs	r2, r1
 800a778:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a77e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a782:	2b00      	cmp	r3, #0
 800a784:	d00a      	beq.n	800a79c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	430a      	orrs	r2, r1
 800a79a:	605a      	str	r2, [r3, #4]
  }
}
 800a79c:	bf00      	nop
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b098      	sub	sp, #96	@ 0x60
 800a7ac:	af02      	add	r7, sp, #8
 800a7ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a7b8:	f7fa fbc0 	bl	8004f3c <HAL_GetTick>
 800a7bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f003 0308 	and.w	r3, r3, #8
 800a7c8:	2b08      	cmp	r3, #8
 800a7ca:	d12f      	bne.n	800a82c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a7d0:	9300      	str	r3, [sp, #0]
 800a7d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 f88e 	bl	800a8fc <UART_WaitOnFlagUntilTimeout>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d022      	beq.n	800a82c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ee:	e853 3f00 	ldrex	r3, [r3]
 800a7f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a7f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7fa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	461a      	mov	r2, r3
 800a802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a804:	647b      	str	r3, [r7, #68]	@ 0x44
 800a806:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a808:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a80a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a80c:	e841 2300 	strex	r3, r2, [r1]
 800a810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a814:	2b00      	cmp	r3, #0
 800a816:	d1e6      	bne.n	800a7e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2220      	movs	r2, #32
 800a81c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a828:	2303      	movs	r3, #3
 800a82a:	e063      	b.n	800a8f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f003 0304 	and.w	r3, r3, #4
 800a836:	2b04      	cmp	r3, #4
 800a838:	d149      	bne.n	800a8ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a83a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a83e:	9300      	str	r3, [sp, #0]
 800a840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a842:	2200      	movs	r2, #0
 800a844:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 f857 	bl	800a8fc <UART_WaitOnFlagUntilTimeout>
 800a84e:	4603      	mov	r3, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	d03c      	beq.n	800a8ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a85c:	e853 3f00 	ldrex	r3, [r3]
 800a860:	623b      	str	r3, [r7, #32]
   return(result);
 800a862:	6a3b      	ldr	r3, [r7, #32]
 800a864:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a868:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	461a      	mov	r2, r3
 800a870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a872:	633b      	str	r3, [r7, #48]	@ 0x30
 800a874:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a876:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a87a:	e841 2300 	strex	r3, r2, [r1]
 800a87e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a882:	2b00      	cmp	r3, #0
 800a884:	d1e6      	bne.n	800a854 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	3308      	adds	r3, #8
 800a88c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	e853 3f00 	ldrex	r3, [r3]
 800a894:	60fb      	str	r3, [r7, #12]
   return(result);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	f023 0301 	bic.w	r3, r3, #1
 800a89c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	3308      	adds	r3, #8
 800a8a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8a6:	61fa      	str	r2, [r7, #28]
 800a8a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8aa:	69b9      	ldr	r1, [r7, #24]
 800a8ac:	69fa      	ldr	r2, [r7, #28]
 800a8ae:	e841 2300 	strex	r3, r2, [r1]
 800a8b2:	617b      	str	r3, [r7, #20]
   return(result);
 800a8b4:	697b      	ldr	r3, [r7, #20]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1e5      	bne.n	800a886 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2220      	movs	r2, #32
 800a8be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8ca:	2303      	movs	r3, #3
 800a8cc:	e012      	b.n	800a8f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2220      	movs	r2, #32
 800a8d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2220      	movs	r2, #32
 800a8da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8f2:	2300      	movs	r3, #0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3758      	adds	r7, #88	@ 0x58
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	603b      	str	r3, [r7, #0]
 800a908:	4613      	mov	r3, r2
 800a90a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a90c:	e04f      	b.n	800a9ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a90e:	69bb      	ldr	r3, [r7, #24]
 800a910:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a914:	d04b      	beq.n	800a9ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a916:	f7fa fb11 	bl	8004f3c <HAL_GetTick>
 800a91a:	4602      	mov	r2, r0
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	1ad3      	subs	r3, r2, r3
 800a920:	69ba      	ldr	r2, [r7, #24]
 800a922:	429a      	cmp	r2, r3
 800a924:	d302      	bcc.n	800a92c <UART_WaitOnFlagUntilTimeout+0x30>
 800a926:	69bb      	ldr	r3, [r7, #24]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d101      	bne.n	800a930 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a92c:	2303      	movs	r3, #3
 800a92e:	e04e      	b.n	800a9ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f003 0304 	and.w	r3, r3, #4
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d037      	beq.n	800a9ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	2b80      	cmp	r3, #128	@ 0x80
 800a942:	d034      	beq.n	800a9ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	2b40      	cmp	r3, #64	@ 0x40
 800a948:	d031      	beq.n	800a9ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	69db      	ldr	r3, [r3, #28]
 800a950:	f003 0308 	and.w	r3, r3, #8
 800a954:	2b08      	cmp	r3, #8
 800a956:	d110      	bne.n	800a97a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	2208      	movs	r2, #8
 800a95e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a960:	68f8      	ldr	r0, [r7, #12]
 800a962:	f000 f95b 	bl	800ac1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2208      	movs	r2, #8
 800a96a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	2200      	movs	r2, #0
 800a972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a976:	2301      	movs	r3, #1
 800a978:	e029      	b.n	800a9ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	69db      	ldr	r3, [r3, #28]
 800a980:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a988:	d111      	bne.n	800a9ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a992:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a994:	68f8      	ldr	r0, [r7, #12]
 800a996:	f000 f941 	bl	800ac1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2220      	movs	r2, #32
 800a99e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a9aa:	2303      	movs	r3, #3
 800a9ac:	e00f      	b.n	800a9ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	69da      	ldr	r2, [r3, #28]
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	4013      	ands	r3, r2
 800a9b8:	68ba      	ldr	r2, [r7, #8]
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	bf0c      	ite	eq
 800a9be:	2301      	moveq	r3, #1
 800a9c0:	2300      	movne	r3, #0
 800a9c2:	b2db      	uxtb	r3, r3
 800a9c4:	461a      	mov	r2, r3
 800a9c6:	79fb      	ldrb	r3, [r7, #7]
 800a9c8:	429a      	cmp	r2, r3
 800a9ca:	d0a0      	beq.n	800a90e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a9cc:	2300      	movs	r3, #0
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3710      	adds	r7, #16
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
	...

0800a9d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	b0a3      	sub	sp, #140	@ 0x8c
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	68ba      	ldr	r2, [r7, #8]
 800a9ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	88fa      	ldrh	r2, [r7, #6]
 800a9f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	88fa      	ldrh	r2, [r7, #6]
 800a9f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa0a:	d10e      	bne.n	800aa2a <UART_Start_Receive_IT+0x52>
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d105      	bne.n	800aa20 <UART_Start_Receive_IT+0x48>
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800aa1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa1e:	e02d      	b.n	800aa7c <UART_Start_Receive_IT+0xa4>
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	22ff      	movs	r2, #255	@ 0xff
 800aa24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa28:	e028      	b.n	800aa7c <UART_Start_Receive_IT+0xa4>
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	689b      	ldr	r3, [r3, #8]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d10d      	bne.n	800aa4e <UART_Start_Receive_IT+0x76>
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	691b      	ldr	r3, [r3, #16]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d104      	bne.n	800aa44 <UART_Start_Receive_IT+0x6c>
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	22ff      	movs	r2, #255	@ 0xff
 800aa3e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa42:	e01b      	b.n	800aa7c <UART_Start_Receive_IT+0xa4>
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	227f      	movs	r2, #127	@ 0x7f
 800aa48:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa4c:	e016      	b.n	800aa7c <UART_Start_Receive_IT+0xa4>
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	689b      	ldr	r3, [r3, #8]
 800aa52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa56:	d10d      	bne.n	800aa74 <UART_Start_Receive_IT+0x9c>
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	691b      	ldr	r3, [r3, #16]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d104      	bne.n	800aa6a <UART_Start_Receive_IT+0x92>
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	227f      	movs	r2, #127	@ 0x7f
 800aa64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa68:	e008      	b.n	800aa7c <UART_Start_Receive_IT+0xa4>
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	223f      	movs	r2, #63	@ 0x3f
 800aa6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa72:	e003      	b.n	800aa7c <UART_Start_Receive_IT+0xa4>
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2200      	movs	r2, #0
 800aa78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2222      	movs	r2, #34	@ 0x22
 800aa88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	3308      	adds	r3, #8
 800aa92:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa96:	e853 3f00 	ldrex	r3, [r3]
 800aa9a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800aa9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa9e:	f043 0301 	orr.w	r3, r3, #1
 800aaa2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	3308      	adds	r3, #8
 800aaac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800aab0:	673a      	str	r2, [r7, #112]	@ 0x70
 800aab2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aab4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800aab6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800aab8:	e841 2300 	strex	r3, r2, [r1]
 800aabc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800aabe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d1e3      	bne.n	800aa8c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aac8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aacc:	d14f      	bne.n	800ab6e <UART_Start_Receive_IT+0x196>
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aad4:	88fa      	ldrh	r2, [r7, #6]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d349      	bcc.n	800ab6e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	689b      	ldr	r3, [r3, #8]
 800aade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aae2:	d107      	bne.n	800aaf4 <UART_Start_Receive_IT+0x11c>
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	691b      	ldr	r3, [r3, #16]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d103      	bne.n	800aaf4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	4a47      	ldr	r2, [pc, #284]	@ (800ac0c <UART_Start_Receive_IT+0x234>)
 800aaf0:	675a      	str	r2, [r3, #116]	@ 0x74
 800aaf2:	e002      	b.n	800aafa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	4a46      	ldr	r2, [pc, #280]	@ (800ac10 <UART_Start_Receive_IT+0x238>)
 800aaf8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d01a      	beq.n	800ab38 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab0a:	e853 3f00 	ldrex	r3, [r3]
 800ab0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ab10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ab16:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	461a      	mov	r2, r3
 800ab20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab26:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab28:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ab2a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ab2c:	e841 2300 	strex	r3, r2, [r1]
 800ab30:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800ab32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e4      	bne.n	800ab02 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	3308      	adds	r3, #8
 800ab3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab42:	e853 3f00 	ldrex	r3, [r3]
 800ab46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	3308      	adds	r3, #8
 800ab56:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ab58:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ab5a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab5c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ab5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab60:	e841 2300 	strex	r3, r2, [r1]
 800ab64:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ab66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d1e5      	bne.n	800ab38 <UART_Start_Receive_IT+0x160>
 800ab6c:	e046      	b.n	800abfc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	689b      	ldr	r3, [r3, #8]
 800ab72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab76:	d107      	bne.n	800ab88 <UART_Start_Receive_IT+0x1b0>
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	691b      	ldr	r3, [r3, #16]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d103      	bne.n	800ab88 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	4a24      	ldr	r2, [pc, #144]	@ (800ac14 <UART_Start_Receive_IT+0x23c>)
 800ab84:	675a      	str	r2, [r3, #116]	@ 0x74
 800ab86:	e002      	b.n	800ab8e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	4a23      	ldr	r2, [pc, #140]	@ (800ac18 <UART_Start_Receive_IT+0x240>)
 800ab8c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	691b      	ldr	r3, [r3, #16]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d019      	beq.n	800abca <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab9e:	e853 3f00 	ldrex	r3, [r3]
 800aba2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800abaa:	677b      	str	r3, [r7, #116]	@ 0x74
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	461a      	mov	r2, r3
 800abb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abb4:	637b      	str	r3, [r7, #52]	@ 0x34
 800abb6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800abba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800abbc:	e841 2300 	strex	r3, r2, [r1]
 800abc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800abc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d1e6      	bne.n	800ab96 <UART_Start_Receive_IT+0x1be>
 800abc8:	e018      	b.n	800abfc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abd0:	697b      	ldr	r3, [r7, #20]
 800abd2:	e853 3f00 	ldrex	r3, [r3]
 800abd6:	613b      	str	r3, [r7, #16]
   return(result);
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	f043 0320 	orr.w	r3, r3, #32
 800abde:	67bb      	str	r3, [r7, #120]	@ 0x78
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	461a      	mov	r2, r3
 800abe6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800abe8:	623b      	str	r3, [r7, #32]
 800abea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abec:	69f9      	ldr	r1, [r7, #28]
 800abee:	6a3a      	ldr	r2, [r7, #32]
 800abf0:	e841 2300 	strex	r3, r2, [r1]
 800abf4:	61bb      	str	r3, [r7, #24]
   return(result);
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d1e6      	bne.n	800abca <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800abfc:	2300      	movs	r3, #0
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	378c      	adds	r7, #140	@ 0x8c
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr
 800ac0a:	bf00      	nop
 800ac0c:	0800b439 	.word	0x0800b439
 800ac10:	0800b0d5 	.word	0x0800b0d5
 800ac14:	0800af1d 	.word	0x0800af1d
 800ac18:	0800ad65 	.word	0x0800ad65

0800ac1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b095      	sub	sp, #84	@ 0x54
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac2c:	e853 3f00 	ldrex	r3, [r3]
 800ac30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ac32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac42:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ac48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ac4a:	e841 2300 	strex	r3, r2, [r1]
 800ac4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d1e6      	bne.n	800ac24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	3308      	adds	r3, #8
 800ac5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac5e:	6a3b      	ldr	r3, [r7, #32]
 800ac60:	e853 3f00 	ldrex	r3, [r3]
 800ac64:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ac6c:	f023 0301 	bic.w	r3, r3, #1
 800ac70:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	3308      	adds	r3, #8
 800ac78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ac7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac82:	e841 2300 	strex	r3, r2, [r1]
 800ac86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1e3      	bne.n	800ac56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d118      	bne.n	800acc8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	e853 3f00 	ldrex	r3, [r3]
 800aca2:	60bb      	str	r3, [r7, #8]
   return(result);
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	f023 0310 	bic.w	r3, r3, #16
 800acaa:	647b      	str	r3, [r7, #68]	@ 0x44
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	461a      	mov	r2, r3
 800acb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acb4:	61bb      	str	r3, [r7, #24]
 800acb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb8:	6979      	ldr	r1, [r7, #20]
 800acba:	69ba      	ldr	r2, [r7, #24]
 800acbc:	e841 2300 	strex	r3, r2, [r1]
 800acc0:	613b      	str	r3, [r7, #16]
   return(result);
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d1e6      	bne.n	800ac96 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2220      	movs	r2, #32
 800accc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2200      	movs	r2, #0
 800acd4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2200      	movs	r2, #0
 800acda:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800acdc:	bf00      	nop
 800acde:	3754      	adds	r7, #84	@ 0x54
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr

0800ace8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acf4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800acfe:	68f8      	ldr	r0, [r7, #12]
 800ad00:	f7ff f99e 	bl	800a040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad04:	bf00      	nop
 800ad06:	3710      	adds	r7, #16
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b088      	sub	sp, #32
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	e853 3f00 	ldrex	r3, [r3]
 800ad20:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad28:	61fb      	str	r3, [r7, #28]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	461a      	mov	r2, r3
 800ad30:	69fb      	ldr	r3, [r7, #28]
 800ad32:	61bb      	str	r3, [r7, #24]
 800ad34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad36:	6979      	ldr	r1, [r7, #20]
 800ad38:	69ba      	ldr	r2, [r7, #24]
 800ad3a:	e841 2300 	strex	r3, r2, [r1]
 800ad3e:	613b      	str	r3, [r7, #16]
   return(result);
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d1e6      	bne.n	800ad14 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2220      	movs	r2, #32
 800ad4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2200      	movs	r2, #0
 800ad52:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f7ff f969 	bl	800a02c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad5a:	bf00      	nop
 800ad5c:	3720      	adds	r7, #32
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
	...

0800ad64 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b09c      	sub	sp, #112	@ 0x70
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ad72:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ad7c:	2b22      	cmp	r3, #34	@ 0x22
 800ad7e:	f040 80be 	bne.w	800aefe <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad88:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ad8c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ad90:	b2d9      	uxtb	r1, r3
 800ad92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ad96:	b2da      	uxtb	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad9c:	400a      	ands	r2, r1
 800ad9e:	b2d2      	uxtb	r2, r2
 800ada0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ada6:	1c5a      	adds	r2, r3, #1
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800adb2:	b29b      	uxth	r3, r3
 800adb4:	3b01      	subs	r3, #1
 800adb6:	b29a      	uxth	r2, r3
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f040 80a1 	bne.w	800af0e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800add4:	e853 3f00 	ldrex	r3, [r3]
 800add8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800adda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800addc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ade0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	461a      	mov	r2, r3
 800ade8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800adea:	65bb      	str	r3, [r7, #88]	@ 0x58
 800adec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800adf0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800adf2:	e841 2300 	strex	r3, r2, [r1]
 800adf6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800adf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d1e6      	bne.n	800adcc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	3308      	adds	r3, #8
 800ae04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae08:	e853 3f00 	ldrex	r3, [r3]
 800ae0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ae0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae10:	f023 0301 	bic.w	r3, r3, #1
 800ae14:	667b      	str	r3, [r7, #100]	@ 0x64
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	3308      	adds	r3, #8
 800ae1c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ae1e:	647a      	str	r2, [r7, #68]	@ 0x44
 800ae20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae26:	e841 2300 	strex	r3, r2, [r1]
 800ae2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1e5      	bne.n	800adfe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2220      	movs	r2, #32
 800ae36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2200      	movs	r2, #0
 800ae44:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4a33      	ldr	r2, [pc, #204]	@ (800af18 <UART_RxISR_8BIT+0x1b4>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d01f      	beq.n	800ae90 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d018      	beq.n	800ae90 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae66:	e853 3f00 	ldrex	r3, [r3]
 800ae6a:	623b      	str	r3, [r7, #32]
   return(result);
 800ae6c:	6a3b      	ldr	r3, [r7, #32]
 800ae6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ae72:	663b      	str	r3, [r7, #96]	@ 0x60
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	461a      	mov	r2, r3
 800ae7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ae7c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae84:	e841 2300 	strex	r3, r2, [r1]
 800ae88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d1e6      	bne.n	800ae5e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d12e      	bne.n	800aef6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	e853 3f00 	ldrex	r3, [r3]
 800aeaa:	60fb      	str	r3, [r7, #12]
   return(result);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f023 0310 	bic.w	r3, r3, #16
 800aeb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	461a      	mov	r2, r3
 800aeba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aebc:	61fb      	str	r3, [r7, #28]
 800aebe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aec0:	69b9      	ldr	r1, [r7, #24]
 800aec2:	69fa      	ldr	r2, [r7, #28]
 800aec4:	e841 2300 	strex	r3, r2, [r1]
 800aec8:	617b      	str	r3, [r7, #20]
   return(result);
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d1e6      	bne.n	800ae9e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	69db      	ldr	r3, [r3, #28]
 800aed6:	f003 0310 	and.w	r3, r3, #16
 800aeda:	2b10      	cmp	r3, #16
 800aedc:	d103      	bne.n	800aee6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2210      	movs	r2, #16
 800aee4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aeec:	4619      	mov	r1, r3
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f7ff f8b0 	bl	800a054 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aef4:	e00b      	b.n	800af0e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f7f8 fe9a 	bl	8003c30 <HAL_UART_RxCpltCallback>
}
 800aefc:	e007      	b.n	800af0e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	699a      	ldr	r2, [r3, #24]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f042 0208 	orr.w	r2, r2, #8
 800af0c:	619a      	str	r2, [r3, #24]
}
 800af0e:	bf00      	nop
 800af10:	3770      	adds	r7, #112	@ 0x70
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}
 800af16:	bf00      	nop
 800af18:	40008000 	.word	0x40008000

0800af1c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b09c      	sub	sp, #112	@ 0x70
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800af2a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af34:	2b22      	cmp	r3, #34	@ 0x22
 800af36:	f040 80be 	bne.w	800b0b6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af40:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af48:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800af4a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800af4e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800af52:	4013      	ands	r3, r2
 800af54:	b29a      	uxth	r2, r3
 800af56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af58:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af5e:	1c9a      	adds	r2, r3, #2
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	3b01      	subs	r3, #1
 800af6e:	b29a      	uxth	r2, r3
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	2b00      	cmp	r3, #0
 800af80:	f040 80a1 	bne.w	800b0c6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af8c:	e853 3f00 	ldrex	r3, [r3]
 800af90:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800af92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af98:	667b      	str	r3, [r7, #100]	@ 0x64
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	461a      	mov	r2, r3
 800afa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800afa2:	657b      	str	r3, [r7, #84]	@ 0x54
 800afa4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800afa8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800afaa:	e841 2300 	strex	r3, r2, [r1]
 800afae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800afb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d1e6      	bne.n	800af84 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	3308      	adds	r3, #8
 800afbc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afc0:	e853 3f00 	ldrex	r3, [r3]
 800afc4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800afc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afc8:	f023 0301 	bic.w	r3, r3, #1
 800afcc:	663b      	str	r3, [r7, #96]	@ 0x60
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	3308      	adds	r3, #8
 800afd4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800afd6:	643a      	str	r2, [r7, #64]	@ 0x40
 800afd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afda:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800afdc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800afde:	e841 2300 	strex	r3, r2, [r1]
 800afe2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800afe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d1e5      	bne.n	800afb6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2220      	movs	r2, #32
 800afee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2200      	movs	r2, #0
 800aff6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a33      	ldr	r2, [pc, #204]	@ (800b0d0 <UART_RxISR_16BIT+0x1b4>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d01f      	beq.n	800b048 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b012:	2b00      	cmp	r3, #0
 800b014:	d018      	beq.n	800b048 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b01c:	6a3b      	ldr	r3, [r7, #32]
 800b01e:	e853 3f00 	ldrex	r3, [r3]
 800b022:	61fb      	str	r3, [r7, #28]
   return(result);
 800b024:	69fb      	ldr	r3, [r7, #28]
 800b026:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b02a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	461a      	mov	r2, r3
 800b032:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b036:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b038:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b03a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b03c:	e841 2300 	strex	r3, r2, [r1]
 800b040:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b044:	2b00      	cmp	r3, #0
 800b046:	d1e6      	bne.n	800b016 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d12e      	bne.n	800b0ae <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2200      	movs	r2, #0
 800b054:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	e853 3f00 	ldrex	r3, [r3]
 800b062:	60bb      	str	r3, [r7, #8]
   return(result);
 800b064:	68bb      	ldr	r3, [r7, #8]
 800b066:	f023 0310 	bic.w	r3, r3, #16
 800b06a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	461a      	mov	r2, r3
 800b072:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b074:	61bb      	str	r3, [r7, #24]
 800b076:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b078:	6979      	ldr	r1, [r7, #20]
 800b07a:	69ba      	ldr	r2, [r7, #24]
 800b07c:	e841 2300 	strex	r3, r2, [r1]
 800b080:	613b      	str	r3, [r7, #16]
   return(result);
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d1e6      	bne.n	800b056 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	69db      	ldr	r3, [r3, #28]
 800b08e:	f003 0310 	and.w	r3, r3, #16
 800b092:	2b10      	cmp	r3, #16
 800b094:	d103      	bne.n	800b09e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	2210      	movs	r2, #16
 800b09c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f7fe ffd4 	bl	800a054 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b0ac:	e00b      	b.n	800b0c6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800b0ae:	6878      	ldr	r0, [r7, #4]
 800b0b0:	f7f8 fdbe 	bl	8003c30 <HAL_UART_RxCpltCallback>
}
 800b0b4:	e007      	b.n	800b0c6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	699a      	ldr	r2, [r3, #24]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f042 0208 	orr.w	r2, r2, #8
 800b0c4:	619a      	str	r2, [r3, #24]
}
 800b0c6:	bf00      	nop
 800b0c8:	3770      	adds	r7, #112	@ 0x70
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}
 800b0ce:	bf00      	nop
 800b0d0:	40008000 	.word	0x40008000

0800b0d4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b0ac      	sub	sp, #176	@ 0xb0
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b0e2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	69db      	ldr	r3, [r3, #28]
 800b0ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	689b      	ldr	r3, [r3, #8]
 800b100:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b10a:	2b22      	cmp	r3, #34	@ 0x22
 800b10c:	f040 8183 	bne.w	800b416 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b116:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b11a:	e126      	b.n	800b36a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b122:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b126:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800b12a:	b2d9      	uxtb	r1, r3
 800b12c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800b130:	b2da      	uxtb	r2, r3
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b136:	400a      	ands	r2, r1
 800b138:	b2d2      	uxtb	r2, r2
 800b13a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b140:	1c5a      	adds	r2, r3, #1
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	3b01      	subs	r3, #1
 800b150:	b29a      	uxth	r2, r3
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	69db      	ldr	r3, [r3, #28]
 800b15e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b162:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b166:	f003 0307 	and.w	r3, r3, #7
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d053      	beq.n	800b216 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b16e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b172:	f003 0301 	and.w	r3, r3, #1
 800b176:	2b00      	cmp	r3, #0
 800b178:	d011      	beq.n	800b19e <UART_RxISR_8BIT_FIFOEN+0xca>
 800b17a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b17e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b182:	2b00      	cmp	r3, #0
 800b184:	d00b      	beq.n	800b19e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2201      	movs	r2, #1
 800b18c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b194:	f043 0201 	orr.w	r2, r3, #1
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b19e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1a2:	f003 0302 	and.w	r3, r3, #2
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d011      	beq.n	800b1ce <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b1aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b1ae:	f003 0301 	and.w	r3, r3, #1
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d00b      	beq.n	800b1ce <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	2202      	movs	r2, #2
 800b1bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1c4:	f043 0204 	orr.w	r2, r3, #4
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b1ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1d2:	f003 0304 	and.w	r3, r3, #4
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d011      	beq.n	800b1fe <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b1da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b1de:	f003 0301 	and.w	r3, r3, #1
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00b      	beq.n	800b1fe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2204      	movs	r2, #4
 800b1ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1f4:	f043 0202 	orr.w	r2, r3, #2
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b204:	2b00      	cmp	r3, #0
 800b206:	d006      	beq.n	800b216 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	f7fe ff19 	bl	800a040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2200      	movs	r2, #0
 800b212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	2b00      	cmp	r3, #0
 800b220:	f040 80a3 	bne.w	800b36a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b22c:	e853 3f00 	ldrex	r3, [r3]
 800b230:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b238:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	461a      	mov	r2, r3
 800b242:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b246:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b248:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b24c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b24e:	e841 2300 	strex	r3, r2, [r1]
 800b252:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b254:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1e4      	bne.n	800b224 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	3308      	adds	r3, #8
 800b260:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b262:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b264:	e853 3f00 	ldrex	r3, [r3]
 800b268:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b26a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b26c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b270:	f023 0301 	bic.w	r3, r3, #1
 800b274:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	3308      	adds	r3, #8
 800b27e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b282:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b284:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b286:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b288:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b28a:	e841 2300 	strex	r3, r2, [r1]
 800b28e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b290:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b292:	2b00      	cmp	r3, #0
 800b294:	d1e1      	bne.n	800b25a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2220      	movs	r2, #32
 800b29a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	4a60      	ldr	r2, [pc, #384]	@ (800b430 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d021      	beq.n	800b2f8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d01a      	beq.n	800b2f8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2ca:	e853 3f00 	ldrex	r3, [r3]
 800b2ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b2d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b2d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b2d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	461a      	mov	r2, r3
 800b2e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b2e4:	657b      	str	r3, [r7, #84]	@ 0x54
 800b2e6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b2ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b2ec:	e841 2300 	strex	r3, r2, [r1]
 800b2f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b2f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d1e4      	bne.n	800b2c2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d130      	bne.n	800b362 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2200      	movs	r2, #0
 800b304:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b30c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b30e:	e853 3f00 	ldrex	r3, [r3]
 800b312:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b316:	f023 0310 	bic.w	r3, r3, #16
 800b31a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	461a      	mov	r2, r3
 800b324:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b328:	643b      	str	r3, [r7, #64]	@ 0x40
 800b32a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b32c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b32e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b330:	e841 2300 	strex	r3, r2, [r1]
 800b334:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d1e4      	bne.n	800b306 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	69db      	ldr	r3, [r3, #28]
 800b342:	f003 0310 	and.w	r3, r3, #16
 800b346:	2b10      	cmp	r3, #16
 800b348:	d103      	bne.n	800b352 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2210      	movs	r2, #16
 800b350:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b358:	4619      	mov	r1, r3
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	f7fe fe7a 	bl	800a054 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b360:	e00e      	b.n	800b380 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7f8 fc64 	bl	8003c30 <HAL_UART_RxCpltCallback>
        break;
 800b368:	e00a      	b.n	800b380 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b36a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d006      	beq.n	800b380 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b376:	f003 0320 	and.w	r3, r3, #32
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	f47f aece 	bne.w	800b11c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b386:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b38a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d049      	beq.n	800b426 <UART_RxISR_8BIT_FIFOEN+0x352>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b398:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d242      	bcs.n	800b426 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	3308      	adds	r3, #8
 800b3a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3a8:	6a3b      	ldr	r3, [r7, #32]
 800b3aa:	e853 3f00 	ldrex	r3, [r3]
 800b3ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3b0:	69fb      	ldr	r3, [r7, #28]
 800b3b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b3b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	3308      	adds	r3, #8
 800b3c0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b3c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b3c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b3ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b3cc:	e841 2300 	strex	r3, r2, [r1]
 800b3d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d1e3      	bne.n	800b3a0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	4a16      	ldr	r2, [pc, #88]	@ (800b434 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b3dc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	e853 3f00 	ldrex	r3, [r3]
 800b3ea:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	f043 0320 	orr.w	r3, r3, #32
 800b3f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b400:	61bb      	str	r3, [r7, #24]
 800b402:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b404:	6979      	ldr	r1, [r7, #20]
 800b406:	69ba      	ldr	r2, [r7, #24]
 800b408:	e841 2300 	strex	r3, r2, [r1]
 800b40c:	613b      	str	r3, [r7, #16]
   return(result);
 800b40e:	693b      	ldr	r3, [r7, #16]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d1e4      	bne.n	800b3de <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b414:	e007      	b.n	800b426 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	699a      	ldr	r2, [r3, #24]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f042 0208 	orr.w	r2, r2, #8
 800b424:	619a      	str	r2, [r3, #24]
}
 800b426:	bf00      	nop
 800b428:	37b0      	adds	r7, #176	@ 0xb0
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	40008000 	.word	0x40008000
 800b434:	0800ad65 	.word	0x0800ad65

0800b438 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b0ae      	sub	sp, #184	@ 0xb8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b446:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	69db      	ldr	r3, [r3, #28]
 800b450:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b46e:	2b22      	cmp	r3, #34	@ 0x22
 800b470:	f040 8187 	bne.w	800b782 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b47a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b47e:	e12a      	b.n	800b6d6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b486:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b48e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b492:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b496:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b49a:	4013      	ands	r3, r2
 800b49c:	b29a      	uxth	r2, r3
 800b49e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b4a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4a8:	1c9a      	adds	r2, r3, #2
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	b29a      	uxth	r2, r3
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	69db      	ldr	r3, [r3, #28]
 800b4c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b4ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b4ce:	f003 0307 	and.w	r3, r3, #7
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d053      	beq.n	800b57e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b4d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b4da:	f003 0301 	and.w	r3, r3, #1
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d011      	beq.n	800b506 <UART_RxISR_16BIT_FIFOEN+0xce>
 800b4e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d00b      	beq.n	800b506 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4fc:	f043 0201 	orr.w	r2, r3, #1
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b506:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b50a:	f003 0302 	and.w	r3, r3, #2
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d011      	beq.n	800b536 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b512:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b516:	f003 0301 	and.w	r3, r3, #1
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d00b      	beq.n	800b536 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	2202      	movs	r2, #2
 800b524:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b52c:	f043 0204 	orr.w	r2, r3, #4
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b536:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b53a:	f003 0304 	and.w	r3, r3, #4
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d011      	beq.n	800b566 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b542:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b546:	f003 0301 	and.w	r3, r3, #1
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d00b      	beq.n	800b566 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	2204      	movs	r2, #4
 800b554:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b55c:	f043 0202 	orr.w	r2, r3, #2
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d006      	beq.n	800b57e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f7fe fd65 	bl	800a040 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2200      	movs	r2, #0
 800b57a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b584:	b29b      	uxth	r3, r3
 800b586:	2b00      	cmp	r3, #0
 800b588:	f040 80a5 	bne.w	800b6d6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b594:	e853 3f00 	ldrex	r3, [r3]
 800b598:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b59a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b59c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b5ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b5b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b5b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b5ba:	e841 2300 	strex	r3, r2, [r1]
 800b5be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b5c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d1e2      	bne.n	800b58c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	3308      	adds	r3, #8
 800b5cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5d0:	e853 3f00 	ldrex	r3, [r3]
 800b5d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b5d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5dc:	f023 0301 	bic.w	r3, r3, #1
 800b5e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	3308      	adds	r3, #8
 800b5ea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b5ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b5f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b5f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b5f6:	e841 2300 	strex	r3, r2, [r1]
 800b5fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b5fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d1e1      	bne.n	800b5c6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2220      	movs	r2, #32
 800b606:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2200      	movs	r2, #0
 800b614:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4a60      	ldr	r2, [pc, #384]	@ (800b79c <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d021      	beq.n	800b664 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	685b      	ldr	r3, [r3, #4]
 800b626:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d01a      	beq.n	800b664 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b634:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b636:	e853 3f00 	ldrex	r3, [r3]
 800b63a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b63c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b63e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b642:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	461a      	mov	r2, r3
 800b64c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b650:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b652:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b654:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b656:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b658:	e841 2300 	strex	r3, r2, [r1]
 800b65c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b65e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b660:	2b00      	cmp	r3, #0
 800b662:	d1e4      	bne.n	800b62e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b668:	2b01      	cmp	r3, #1
 800b66a:	d130      	bne.n	800b6ce <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b67a:	e853 3f00 	ldrex	r3, [r3]
 800b67e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b682:	f023 0310 	bic.w	r3, r3, #16
 800b686:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	461a      	mov	r2, r3
 800b690:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b694:	647b      	str	r3, [r7, #68]	@ 0x44
 800b696:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b698:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b69a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b69c:	e841 2300 	strex	r3, r2, [r1]
 800b6a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b6a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d1e4      	bne.n	800b672 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	69db      	ldr	r3, [r3, #28]
 800b6ae:	f003 0310 	and.w	r3, r3, #16
 800b6b2:	2b10      	cmp	r3, #16
 800b6b4:	d103      	bne.n	800b6be <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	2210      	movs	r2, #16
 800b6bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b6c4:	4619      	mov	r1, r3
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f7fe fcc4 	bl	800a054 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b6cc:	e00e      	b.n	800b6ec <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f7f8 faae 	bl	8003c30 <HAL_UART_RxCpltCallback>
        break;
 800b6d4:	e00a      	b.n	800b6ec <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b6d6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d006      	beq.n	800b6ec <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800b6de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b6e2:	f003 0320 	and.w	r3, r3, #32
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	f47f aeca 	bne.w	800b480 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b6f2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b6f6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d049      	beq.n	800b792 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b704:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b708:	429a      	cmp	r2, r3
 800b70a:	d242      	bcs.n	800b792 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	3308      	adds	r3, #8
 800b712:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b716:	e853 3f00 	ldrex	r3, [r3]
 800b71a:	623b      	str	r3, [r7, #32]
   return(result);
 800b71c:	6a3b      	ldr	r3, [r7, #32]
 800b71e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b722:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	3308      	adds	r3, #8
 800b72c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b730:	633a      	str	r2, [r7, #48]	@ 0x30
 800b732:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b734:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b738:	e841 2300 	strex	r3, r2, [r1]
 800b73c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b73e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b740:	2b00      	cmp	r3, #0
 800b742:	d1e3      	bne.n	800b70c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	4a16      	ldr	r2, [pc, #88]	@ (800b7a0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b748:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	e853 3f00 	ldrex	r3, [r3]
 800b756:	60fb      	str	r3, [r7, #12]
   return(result);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	f043 0320 	orr.w	r3, r3, #32
 800b75e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	461a      	mov	r2, r3
 800b768:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b76c:	61fb      	str	r3, [r7, #28]
 800b76e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b770:	69b9      	ldr	r1, [r7, #24]
 800b772:	69fa      	ldr	r2, [r7, #28]
 800b774:	e841 2300 	strex	r3, r2, [r1]
 800b778:	617b      	str	r3, [r7, #20]
   return(result);
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1e4      	bne.n	800b74a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b780:	e007      	b.n	800b792 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	699a      	ldr	r2, [r3, #24]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f042 0208 	orr.w	r2, r2, #8
 800b790:	619a      	str	r2, [r3, #24]
}
 800b792:	bf00      	nop
 800b794:	37b8      	adds	r7, #184	@ 0xb8
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
 800b79a:	bf00      	nop
 800b79c:	40008000 	.word	0x40008000
 800b7a0:	0800af1d 	.word	0x0800af1d

0800b7a4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b7ac:	bf00      	nop
 800b7ae:	370c      	adds	r7, #12
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr

0800b7b8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b7c0:	bf00      	nop
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b085      	sub	sp, #20
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7ee:	2b01      	cmp	r3, #1
 800b7f0:	d101      	bne.n	800b7f6 <HAL_UARTEx_DisableFifoMode+0x16>
 800b7f2:	2302      	movs	r3, #2
 800b7f4:	e027      	b.n	800b846 <HAL_UARTEx_DisableFifoMode+0x66>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2224      	movs	r2, #36	@ 0x24
 800b802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	681a      	ldr	r2, [r3, #0]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f022 0201 	bic.w	r2, r2, #1
 800b81c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b824:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2200      	movs	r2, #0
 800b82a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	68fa      	ldr	r2, [r7, #12]
 800b832:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2220      	movs	r2, #32
 800b838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2200      	movs	r2, #0
 800b840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b844:	2300      	movs	r3, #0
}
 800b846:	4618      	mov	r0, r3
 800b848:	3714      	adds	r7, #20
 800b84a:	46bd      	mov	sp, r7
 800b84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b850:	4770      	bx	lr

0800b852 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b084      	sub	sp, #16
 800b856:	af00      	add	r7, sp, #0
 800b858:	6078      	str	r0, [r7, #4]
 800b85a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b862:	2b01      	cmp	r3, #1
 800b864:	d101      	bne.n	800b86a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b866:	2302      	movs	r3, #2
 800b868:	e02d      	b.n	800b8c6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2201      	movs	r2, #1
 800b86e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2224      	movs	r2, #36	@ 0x24
 800b876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f022 0201 	bic.w	r2, r2, #1
 800b890:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	683a      	ldr	r2, [r7, #0]
 800b8a2:	430a      	orrs	r2, r1
 800b8a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f000 f850 	bl	800b94c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2220      	movs	r2, #32
 800b8b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8c4:	2300      	movs	r3, #0
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}

0800b8ce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b8ce:	b580      	push	{r7, lr}
 800b8d0:	b084      	sub	sp, #16
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	6078      	str	r0, [r7, #4]
 800b8d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8de:	2b01      	cmp	r3, #1
 800b8e0:	d101      	bne.n	800b8e6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b8e2:	2302      	movs	r3, #2
 800b8e4:	e02d      	b.n	800b942 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2224      	movs	r2, #36	@ 0x24
 800b8f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	681a      	ldr	r2, [r3, #0]
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f022 0201 	bic.w	r2, r2, #1
 800b90c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	689b      	ldr	r3, [r3, #8]
 800b914:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	683a      	ldr	r2, [r7, #0]
 800b91e:	430a      	orrs	r2, r1
 800b920:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f000 f812 	bl	800b94c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	68fa      	ldr	r2, [r7, #12]
 800b92e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2220      	movs	r2, #32
 800b934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3710      	adds	r7, #16
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
	...

0800b94c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b94c:	b480      	push	{r7}
 800b94e:	b085      	sub	sp, #20
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d108      	bne.n	800b96e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2201      	movs	r2, #1
 800b968:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b96c:	e031      	b.n	800b9d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b96e:	2308      	movs	r3, #8
 800b970:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b972:	2308      	movs	r3, #8
 800b974:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	0e5b      	lsrs	r3, r3, #25
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	f003 0307 	and.w	r3, r3, #7
 800b984:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	0f5b      	lsrs	r3, r3, #29
 800b98e:	b2db      	uxtb	r3, r3
 800b990:	f003 0307 	and.w	r3, r3, #7
 800b994:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b996:	7bbb      	ldrb	r3, [r7, #14]
 800b998:	7b3a      	ldrb	r2, [r7, #12]
 800b99a:	4911      	ldr	r1, [pc, #68]	@ (800b9e0 <UARTEx_SetNbDataToProcess+0x94>)
 800b99c:	5c8a      	ldrb	r2, [r1, r2]
 800b99e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b9a2:	7b3a      	ldrb	r2, [r7, #12]
 800b9a4:	490f      	ldr	r1, [pc, #60]	@ (800b9e4 <UARTEx_SetNbDataToProcess+0x98>)
 800b9a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b9a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9ac:	b29a      	uxth	r2, r3
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9b4:	7bfb      	ldrb	r3, [r7, #15]
 800b9b6:	7b7a      	ldrb	r2, [r7, #13]
 800b9b8:	4909      	ldr	r1, [pc, #36]	@ (800b9e0 <UARTEx_SetNbDataToProcess+0x94>)
 800b9ba:	5c8a      	ldrb	r2, [r1, r2]
 800b9bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b9c0:	7b7a      	ldrb	r2, [r7, #13]
 800b9c2:	4908      	ldr	r1, [pc, #32]	@ (800b9e4 <UARTEx_SetNbDataToProcess+0x98>)
 800b9c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b9c6:	fb93 f3f2 	sdiv	r3, r3, r2
 800b9ca:	b29a      	uxth	r2, r3
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b9d2:	bf00      	nop
 800b9d4:	3714      	adds	r7, #20
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9dc:	4770      	bx	lr
 800b9de:	bf00      	nop
 800b9e0:	0800d6cc 	.word	0x0800d6cc
 800b9e4:	0800d6d4 	.word	0x0800d6d4

0800b9e8 <__cxa_guard_acquire>:
 800b9e8:	6802      	ldr	r2, [r0, #0]
 800b9ea:	07d2      	lsls	r2, r2, #31
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	d405      	bmi.n	800b9fc <__cxa_guard_acquire+0x14>
 800b9f0:	7842      	ldrb	r2, [r0, #1]
 800b9f2:	b102      	cbz	r2, 800b9f6 <__cxa_guard_acquire+0xe>
 800b9f4:	deff      	udf	#255	@ 0xff
 800b9f6:	2001      	movs	r0, #1
 800b9f8:	7058      	strb	r0, [r3, #1]
 800b9fa:	4770      	bx	lr
 800b9fc:	2000      	movs	r0, #0
 800b9fe:	4770      	bx	lr

0800ba00 <__cxa_guard_release>:
 800ba00:	2301      	movs	r3, #1
 800ba02:	6003      	str	r3, [r0, #0]
 800ba04:	4770      	bx	lr

0800ba06 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>:
 800ba06:	b10a      	cbz	r2, 800ba0c <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0+0x6>
 800ba08:	f000 bb5a 	b.w	800c0c0 <memcpy>
 800ba0c:	4770      	bx	lr

0800ba0e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>:
 800ba0e:	1e08      	subs	r0, r1, #0
 800ba10:	b508      	push	{r3, lr}
 800ba12:	da01      	bge.n	800ba18 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j+0xa>
 800ba14:	f000 f977 	bl	800bd06 <_ZSt17__throw_bad_allocv>
 800ba18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ba1c:	f000 b962 	b.w	800bce4 <_Znwj>

0800ba20 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 800ba20:	f850 3b08 	ldr.w	r3, [r0], #8
 800ba24:	1a1b      	subs	r3, r3, r0
 800ba26:	4258      	negs	r0, r3
 800ba28:	4158      	adcs	r0, r3
 800ba2a:	4770      	bx	lr

0800ba2c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800ba2c:	680b      	ldr	r3, [r1, #0]
 800ba2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba32:	b510      	push	{r4, lr}
 800ba34:	d302      	bcc.n	800ba3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800ba36:	480b      	ldr	r0, [pc, #44]	@ (800ba64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x38>)
 800ba38:	f000 f96b 	bl	800bd12 <_ZSt20__throw_length_errorPKc>
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d90b      	bls.n	800ba58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800ba40:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800ba44:	ea4f 0442 	mov.w	r4, r2, lsl #1
 800ba48:	d206      	bcs.n	800ba58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800ba4a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800ba4e:	bf2a      	itet	cs
 800ba50:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 800ba54:	600c      	strcc	r4, [r1, #0]
 800ba56:	600b      	strcs	r3, [r1, #0]
 800ba58:	6809      	ldr	r1, [r1, #0]
 800ba5a:	3101      	adds	r1, #1
 800ba5c:	f7ff ffd7 	bl	800ba0e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_S_allocateERS3_j>
 800ba60:	bd10      	pop	{r4, pc}
 800ba62:	bf00      	nop
 800ba64:	0800d6dc 	.word	0x0800d6dc

0800ba68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>:
 800ba68:	6800      	ldr	r0, [r0, #0]
 800ba6a:	f000 b939 	b.w	800bce0 <_ZdlPv>

0800ba6e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800ba6e:	b510      	push	{r4, lr}
 800ba70:	4604      	mov	r4, r0
 800ba72:	f7ff ffd5 	bl	800ba20 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800ba76:	b918      	cbnz	r0, 800ba80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x12>
 800ba78:	68a1      	ldr	r1, [r4, #8]
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	f7ff fff4 	bl	800ba68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_destroyEj>
 800ba80:	bd10      	pop	{r4, pc}
	...

0800ba84 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>:
 800ba84:	b508      	push	{r3, lr}
 800ba86:	4603      	mov	r3, r0
 800ba88:	4608      	mov	r0, r1
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	4298      	cmp	r0, r3
 800ba8e:	4611      	mov	r1, r2
 800ba90:	d903      	bls.n	800ba9a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x16>
 800ba92:	4602      	mov	r2, r0
 800ba94:	4801      	ldr	r0, [pc, #4]	@ (800ba9c <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc+0x18>)
 800ba96:	f000 f93f 	bl	800bd18 <_ZSt24__throw_out_of_range_fmtPKcz>
 800ba9a:	bd08      	pop	{r3, pc}
 800ba9c:	0800d6f4 	.word	0x0800d6f4

0800baa0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>:
 800baa0:	2a01      	cmp	r2, #1
 800baa2:	b410      	push	{r4}
 800baa4:	d104      	bne.n	800bab0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj+0x10>
 800baa6:	780a      	ldrb	r2, [r1, #0]
 800baa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800baac:	7002      	strb	r2, [r0, #0]
 800baae:	4770      	bx	lr
 800bab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bab4:	f7ff bfa7 	b.w	800ba06 <_ZNSt11char_traitsIcE4copyEPcPKcj.isra.0>

0800bab8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>:
 800bab8:	2a01      	cmp	r2, #1
 800baba:	b430      	push	{r4, r5}
 800babc:	d103      	bne.n	800bac6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xe>
 800babe:	780b      	ldrb	r3, [r1, #0]
 800bac0:	7003      	strb	r3, [r0, #0]
 800bac2:	bc30      	pop	{r4, r5}
 800bac4:	4770      	bx	lr
 800bac6:	2a00      	cmp	r2, #0
 800bac8:	d0fb      	beq.n	800bac2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj+0xa>
 800baca:	bc30      	pop	{r4, r5}
 800bacc:	f000 ba56 	b.w	800bf7c <memmove>

0800bad0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>:
 800bad0:	b508      	push	{r3, lr}
 800bad2:	1a52      	subs	r2, r2, r1
 800bad4:	f7ff ffe4 	bl	800baa0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bad8:	bd08      	pop	{r3, pc}

0800bada <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>:
 800bada:	b538      	push	{r3, r4, r5, lr}
 800badc:	4604      	mov	r4, r0
 800bade:	4615      	mov	r5, r2
 800bae0:	4608      	mov	r0, r1
 800bae2:	4411      	add	r1, r2
 800bae4:	6862      	ldr	r2, [r4, #4]
 800bae6:	1a52      	subs	r2, r2, r1
 800bae8:	d005      	beq.n	800baf6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x1c>
 800baea:	b125      	cbz	r5, 800baf6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj+0x1c>
 800baec:	6823      	ldr	r3, [r4, #0]
 800baee:	4419      	add	r1, r3
 800baf0:	4418      	add	r0, r3
 800baf2:	f7ff ffe1 	bl	800bab8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_moveEPcPKcj>
 800baf6:	6863      	ldr	r3, [r4, #4]
 800baf8:	6822      	ldr	r2, [r4, #0]
 800bafa:	1b5b      	subs	r3, r3, r5
 800bafc:	2100      	movs	r1, #0
 800bafe:	6063      	str	r3, [r4, #4]
 800bb00:	54d1      	strb	r1, [r2, r3]
 800bb02:	bd38      	pop	{r3, r4, r5, pc}

0800bb04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 800bb04:	f100 0208 	add.w	r2, r0, #8
 800bb08:	6002      	str	r2, [r0, #0]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	6042      	str	r2, [r0, #4]
 800bb0e:	7202      	strb	r2, [r0, #8]
 800bb10:	4770      	bx	lr

0800bb12 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800bb12:	b510      	push	{r4, lr}
 800bb14:	4604      	mov	r4, r0
 800bb16:	f7ff ffaa 	bl	800ba6e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	bd10      	pop	{r4, pc}

0800bb1e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>:
 800bb1e:	6840      	ldr	r0, [r0, #4]
 800bb20:	4770      	bx	lr

0800bb22 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>:
 800bb22:	b510      	push	{r4, lr}
 800bb24:	4604      	mov	r4, r0
 800bb26:	f7ff ff7b 	bl	800ba20 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800bb2a:	b908      	cbnz	r0, 800bb30 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xe>
 800bb2c:	68a0      	ldr	r0, [r4, #8]
 800bb2e:	bd10      	pop	{r4, pc}
 800bb30:	200f      	movs	r0, #15
 800bb32:	e7fc      	b.n	800bb2e <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv+0xc>

0800bb34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>:
 800bb34:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb38:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bb3a:	461f      	mov	r7, r3
 800bb3c:	6843      	ldr	r3, [r0, #4]
 800bb3e:	eb01 0802 	add.w	r8, r1, r2
 800bb42:	1ab2      	subs	r2, r6, r2
 800bb44:	441a      	add	r2, r3
 800bb46:	4604      	mov	r4, r0
 800bb48:	460d      	mov	r5, r1
 800bb4a:	eba3 0908 	sub.w	r9, r3, r8
 800bb4e:	9201      	str	r2, [sp, #4]
 800bb50:	f7ff ffe7 	bl	800bb22 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800bb54:	a901      	add	r1, sp, #4
 800bb56:	4602      	mov	r2, r0
 800bb58:	4620      	mov	r0, r4
 800bb5a:	f7ff ff67 	bl	800ba2c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800bb5e:	4682      	mov	sl, r0
 800bb60:	b11d      	cbz	r5, 800bb6a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x36>
 800bb62:	6821      	ldr	r1, [r4, #0]
 800bb64:	462a      	mov	r2, r5
 800bb66:	f7ff ff9b 	bl	800baa0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bb6a:	b137      	cbz	r7, 800bb7a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 800bb6c:	b12e      	cbz	r6, 800bb7a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x46>
 800bb6e:	4632      	mov	r2, r6
 800bb70:	4639      	mov	r1, r7
 800bb72:	eb0a 0005 	add.w	r0, sl, r5
 800bb76:	f7ff ff93 	bl	800baa0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bb7a:	f1b9 0f00 	cmp.w	r9, #0
 800bb7e:	d007      	beq.n	800bb90 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj+0x5c>
 800bb80:	6821      	ldr	r1, [r4, #0]
 800bb82:	4435      	add	r5, r6
 800bb84:	464a      	mov	r2, r9
 800bb86:	4441      	add	r1, r8
 800bb88:	eb0a 0005 	add.w	r0, sl, r5
 800bb8c:	f7ff ff88 	bl	800baa0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_S_copyEPcPKcj>
 800bb90:	4620      	mov	r0, r4
 800bb92:	f7ff ff6c 	bl	800ba6e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800bb96:	9b01      	ldr	r3, [sp, #4]
 800bb98:	f8c4 a000 	str.w	sl, [r4]
 800bb9c:	60a3      	str	r3, [r4, #8]
 800bb9e:	b002      	add	sp, #8
 800bba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bba4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5clearEv>:
 800bba4:	6802      	ldr	r2, [r0, #0]
 800bba6:	2300      	movs	r3, #0
 800bba8:	6043      	str	r3, [r0, #4]
 800bbaa:	7013      	strb	r3, [r2, #0]
 800bbac:	4770      	bx	lr

0800bbae <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5emptyEv>:
 800bbae:	6840      	ldr	r0, [r0, #4]
 800bbb0:	fab0 f080 	clz	r0, r0
 800bbb4:	0940      	lsrs	r0, r0, #5
 800bbb6:	4770      	bx	lr

0800bbb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>:
 800bbb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbba:	6846      	ldr	r6, [r0, #4]
 800bbbc:	4604      	mov	r4, r0
 800bbbe:	460f      	mov	r7, r1
 800bbc0:	f7ff ffaf 	bl	800bb22 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
 800bbc4:	1c75      	adds	r5, r6, #1
 800bbc6:	4285      	cmp	r5, r0
 800bbc8:	d907      	bls.n	800bbda <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc+0x22>
 800bbca:	2301      	movs	r3, #1
 800bbcc:	9300      	str	r3, [sp, #0]
 800bbce:	2300      	movs	r3, #0
 800bbd0:	461a      	mov	r2, r3
 800bbd2:	4631      	mov	r1, r6
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	f7ff ffad 	bl	800bb34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEjjPKcj>
 800bbda:	6823      	ldr	r3, [r4, #0]
 800bbdc:	559f      	strb	r7, [r3, r6]
 800bbde:	6823      	ldr	r3, [r4, #0]
 800bbe0:	6065      	str	r5, [r4, #4]
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	555a      	strb	r2, [r3, r5]
 800bbe6:	b003      	add	sp, #12
 800bbe8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bbea <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>:
 800bbea:	b510      	push	{r4, lr}
 800bbec:	4604      	mov	r4, r0
 800bbee:	f7ff ffe3 	bl	800bbb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 800bbf2:	4620      	mov	r0, r4
 800bbf4:	bd10      	pop	{r4, pc}

0800bbf6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8pop_backEv>:
 800bbf6:	b508      	push	{r3, lr}
 800bbf8:	6841      	ldr	r1, [r0, #4]
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	3901      	subs	r1, #1
 800bbfe:	f7ff ff6c 	bl	800bada <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_eraseEjj>
 800bc02:	bd08      	pop	{r3, pc}

0800bc04 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 800bc04:	6800      	ldr	r0, [r0, #0]
 800bc06:	4770      	bx	lr

0800bc08 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>:
 800bc08:	6800      	ldr	r0, [r0, #0]
 800bc0a:	4770      	bx	lr

0800bc0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 800bc0c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc0e:	1a53      	subs	r3, r2, r1
 800bc10:	2b0f      	cmp	r3, #15
 800bc12:	4604      	mov	r4, r0
 800bc14:	460d      	mov	r5, r1
 800bc16:	4616      	mov	r6, r2
 800bc18:	9301      	str	r3, [sp, #4]
 800bc1a:	d906      	bls.n	800bc2a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x1e>
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	a901      	add	r1, sp, #4
 800bc20:	f7ff ff04 	bl	800ba2c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 800bc24:	9b01      	ldr	r3, [sp, #4]
 800bc26:	6020      	str	r0, [r4, #0]
 800bc28:	60a3      	str	r3, [r4, #8]
 800bc2a:	4632      	mov	r2, r6
 800bc2c:	4629      	mov	r1, r5
 800bc2e:	6820      	ldr	r0, [r4, #0]
 800bc30:	f7ff ff4e 	bl	800bad0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcPKcS7_>
 800bc34:	9b01      	ldr	r3, [sp, #4]
 800bc36:	6822      	ldr	r2, [r4, #0]
 800bc38:	6063      	str	r3, [r4, #4]
 800bc3a:	2100      	movs	r1, #0
 800bc3c:	54d1      	strb	r1, [r2, r3]
 800bc3e:	b002      	add	sp, #8
 800bc40:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bc44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj>:
 800bc44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc48:	4698      	mov	r8, r3
 800bc4a:	f100 0308 	add.w	r3, r0, #8
 800bc4e:	460d      	mov	r5, r1
 800bc50:	4617      	mov	r7, r2
 800bc52:	6003      	str	r3, [r0, #0]
 800bc54:	680e      	ldr	r6, [r1, #0]
 800bc56:	4a0b      	ldr	r2, [pc, #44]	@ (800bc84 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj+0x40>)
 800bc58:	4604      	mov	r4, r0
 800bc5a:	4639      	mov	r1, r7
 800bc5c:	4628      	mov	r0, r5
 800bc5e:	f7ff ff11 	bl	800ba84 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 800bc62:	686a      	ldr	r2, [r5, #4]
 800bc64:	1831      	adds	r1, r6, r0
 800bc66:	1bd2      	subs	r2, r2, r7
 800bc68:	4620      	mov	r0, r4
 800bc6a:	f04f 0300 	mov.w	r3, #0
 800bc6e:	4542      	cmp	r2, r8
 800bc70:	bf94      	ite	ls
 800bc72:	188a      	addls	r2, r1, r2
 800bc74:	eb01 0208 	addhi.w	r2, r1, r8
 800bc78:	f7ff ffc8 	bl	800bc0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc82:	bf00      	nop
 800bc84:	0800d72b 	.word	0x0800d72b

0800bc88 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj>:
 800bc88:	b570      	push	{r4, r5, r6, lr}
 800bc8a:	460d      	mov	r5, r1
 800bc8c:	4604      	mov	r4, r0
 800bc8e:	4611      	mov	r1, r2
 800bc90:	4628      	mov	r0, r5
 800bc92:	4a06      	ldr	r2, [pc, #24]	@ (800bcac <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6substrEjj+0x24>)
 800bc94:	461e      	mov	r6, r3
 800bc96:	f7ff fef5 	bl	800ba84 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8_M_checkEjPKc>
 800bc9a:	4633      	mov	r3, r6
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	4629      	mov	r1, r5
 800bca0:	4620      	mov	r0, r4
 800bca2:	f7ff ffcf 	bl	800bc44 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_jj>
 800bca6:	4620      	mov	r0, r4
 800bca8:	bd70      	pop	{r4, r5, r6, pc}
 800bcaa:	bf00      	nop
 800bcac:	0800d746 	.word	0x0800d746

0800bcb0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 800bcb0:	b538      	push	{r3, r4, r5, lr}
 800bcb2:	f100 0308 	add.w	r3, r0, #8
 800bcb6:	4604      	mov	r4, r0
 800bcb8:	6003      	str	r3, [r0, #0]
 800bcba:	460d      	mov	r5, r1
 800bcbc:	b911      	cbnz	r1, 800bcc4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x14>
 800bcbe:	4807      	ldr	r0, [pc, #28]	@ (800bcdc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x2c>)
 800bcc0:	f000 f824 	bl	800bd0c <_ZSt19__throw_logic_errorPKc>
 800bcc4:	4608      	mov	r0, r1
 800bcc6:	f7f4 fafb 	bl	80002c0 <strlen>
 800bcca:	f04f 0300 	mov.w	r3, #0
 800bcce:	182a      	adds	r2, r5, r0
 800bcd0:	4629      	mov	r1, r5
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	f7ff ff9a 	bl	800bc0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 800bcd8:	4620      	mov	r0, r4
 800bcda:	bd38      	pop	{r3, r4, r5, pc}
 800bcdc:	0800d75b 	.word	0x0800d75b

0800bce0 <_ZdlPv>:
 800bce0:	f000 b836 	b.w	800bd50 <free>

0800bce4 <_Znwj>:
 800bce4:	2801      	cmp	r0, #1
 800bce6:	bf38      	it	cc
 800bce8:	2001      	movcc	r0, #1
 800bcea:	b510      	push	{r4, lr}
 800bcec:	4604      	mov	r4, r0
 800bcee:	4620      	mov	r0, r4
 800bcf0:	f000 f826 	bl	800bd40 <malloc>
 800bcf4:	b100      	cbz	r0, 800bcf8 <_Znwj+0x14>
 800bcf6:	bd10      	pop	{r4, pc}
 800bcf8:	f000 f812 	bl	800bd20 <_ZSt15get_new_handlerv>
 800bcfc:	b908      	cbnz	r0, 800bd02 <_Znwj+0x1e>
 800bcfe:	f000 f817 	bl	800bd30 <abort>
 800bd02:	4780      	blx	r0
 800bd04:	e7f3      	b.n	800bcee <_Znwj+0xa>

0800bd06 <_ZSt17__throw_bad_allocv>:
 800bd06:	b508      	push	{r3, lr}
 800bd08:	f000 f812 	bl	800bd30 <abort>

0800bd0c <_ZSt19__throw_logic_errorPKc>:
 800bd0c:	b508      	push	{r3, lr}
 800bd0e:	f000 f80f 	bl	800bd30 <abort>

0800bd12 <_ZSt20__throw_length_errorPKc>:
 800bd12:	b508      	push	{r3, lr}
 800bd14:	f000 f80c 	bl	800bd30 <abort>

0800bd18 <_ZSt24__throw_out_of_range_fmtPKcz>:
 800bd18:	b40f      	push	{r0, r1, r2, r3}
 800bd1a:	b508      	push	{r3, lr}
 800bd1c:	f000 f808 	bl	800bd30 <abort>

0800bd20 <_ZSt15get_new_handlerv>:
 800bd20:	4b02      	ldr	r3, [pc, #8]	@ (800bd2c <_ZSt15get_new_handlerv+0xc>)
 800bd22:	6818      	ldr	r0, [r3, #0]
 800bd24:	f3bf 8f5b 	dmb	ish
 800bd28:	4770      	bx	lr
 800bd2a:	bf00      	nop
 800bd2c:	2000089c 	.word	0x2000089c

0800bd30 <abort>:
 800bd30:	b508      	push	{r3, lr}
 800bd32:	2006      	movs	r0, #6
 800bd34:	f000 f96c 	bl	800c010 <raise>
 800bd38:	2001      	movs	r0, #1
 800bd3a:	f7f9 f81d 	bl	8004d78 <_exit>
	...

0800bd40 <malloc>:
 800bd40:	4b02      	ldr	r3, [pc, #8]	@ (800bd4c <malloc+0xc>)
 800bd42:	4601      	mov	r1, r0
 800bd44:	6818      	ldr	r0, [r3, #0]
 800bd46:	f000 b82d 	b.w	800bda4 <_malloc_r>
 800bd4a:	bf00      	nop
 800bd4c:	20000010 	.word	0x20000010

0800bd50 <free>:
 800bd50:	4b02      	ldr	r3, [pc, #8]	@ (800bd5c <free+0xc>)
 800bd52:	4601      	mov	r1, r0
 800bd54:	6818      	ldr	r0, [r3, #0]
 800bd56:	f000 b9c1 	b.w	800c0dc <_free_r>
 800bd5a:	bf00      	nop
 800bd5c:	20000010 	.word	0x20000010

0800bd60 <sbrk_aligned>:
 800bd60:	b570      	push	{r4, r5, r6, lr}
 800bd62:	4e0f      	ldr	r6, [pc, #60]	@ (800bda0 <sbrk_aligned+0x40>)
 800bd64:	460c      	mov	r4, r1
 800bd66:	6831      	ldr	r1, [r6, #0]
 800bd68:	4605      	mov	r5, r0
 800bd6a:	b911      	cbnz	r1, 800bd72 <sbrk_aligned+0x12>
 800bd6c:	f000 f96c 	bl	800c048 <_sbrk_r>
 800bd70:	6030      	str	r0, [r6, #0]
 800bd72:	4621      	mov	r1, r4
 800bd74:	4628      	mov	r0, r5
 800bd76:	f000 f967 	bl	800c048 <_sbrk_r>
 800bd7a:	1c43      	adds	r3, r0, #1
 800bd7c:	d103      	bne.n	800bd86 <sbrk_aligned+0x26>
 800bd7e:	f04f 34ff 	mov.w	r4, #4294967295
 800bd82:	4620      	mov	r0, r4
 800bd84:	bd70      	pop	{r4, r5, r6, pc}
 800bd86:	1cc4      	adds	r4, r0, #3
 800bd88:	f024 0403 	bic.w	r4, r4, #3
 800bd8c:	42a0      	cmp	r0, r4
 800bd8e:	d0f8      	beq.n	800bd82 <sbrk_aligned+0x22>
 800bd90:	1a21      	subs	r1, r4, r0
 800bd92:	4628      	mov	r0, r5
 800bd94:	f000 f958 	bl	800c048 <_sbrk_r>
 800bd98:	3001      	adds	r0, #1
 800bd9a:	d1f2      	bne.n	800bd82 <sbrk_aligned+0x22>
 800bd9c:	e7ef      	b.n	800bd7e <sbrk_aligned+0x1e>
 800bd9e:	bf00      	nop
 800bda0:	200008a0 	.word	0x200008a0

0800bda4 <_malloc_r>:
 800bda4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bda8:	1ccd      	adds	r5, r1, #3
 800bdaa:	f025 0503 	bic.w	r5, r5, #3
 800bdae:	3508      	adds	r5, #8
 800bdb0:	2d0c      	cmp	r5, #12
 800bdb2:	bf38      	it	cc
 800bdb4:	250c      	movcc	r5, #12
 800bdb6:	2d00      	cmp	r5, #0
 800bdb8:	4606      	mov	r6, r0
 800bdba:	db01      	blt.n	800bdc0 <_malloc_r+0x1c>
 800bdbc:	42a9      	cmp	r1, r5
 800bdbe:	d904      	bls.n	800bdca <_malloc_r+0x26>
 800bdc0:	230c      	movs	r3, #12
 800bdc2:	6033      	str	r3, [r6, #0]
 800bdc4:	2000      	movs	r0, #0
 800bdc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bea0 <_malloc_r+0xfc>
 800bdce:	f000 f869 	bl	800bea4 <__malloc_lock>
 800bdd2:	f8d8 3000 	ldr.w	r3, [r8]
 800bdd6:	461c      	mov	r4, r3
 800bdd8:	bb44      	cbnz	r4, 800be2c <_malloc_r+0x88>
 800bdda:	4629      	mov	r1, r5
 800bddc:	4630      	mov	r0, r6
 800bdde:	f7ff ffbf 	bl	800bd60 <sbrk_aligned>
 800bde2:	1c43      	adds	r3, r0, #1
 800bde4:	4604      	mov	r4, r0
 800bde6:	d158      	bne.n	800be9a <_malloc_r+0xf6>
 800bde8:	f8d8 4000 	ldr.w	r4, [r8]
 800bdec:	4627      	mov	r7, r4
 800bdee:	2f00      	cmp	r7, #0
 800bdf0:	d143      	bne.n	800be7a <_malloc_r+0xd6>
 800bdf2:	2c00      	cmp	r4, #0
 800bdf4:	d04b      	beq.n	800be8e <_malloc_r+0xea>
 800bdf6:	6823      	ldr	r3, [r4, #0]
 800bdf8:	4639      	mov	r1, r7
 800bdfa:	4630      	mov	r0, r6
 800bdfc:	eb04 0903 	add.w	r9, r4, r3
 800be00:	f000 f922 	bl	800c048 <_sbrk_r>
 800be04:	4581      	cmp	r9, r0
 800be06:	d142      	bne.n	800be8e <_malloc_r+0xea>
 800be08:	6821      	ldr	r1, [r4, #0]
 800be0a:	1a6d      	subs	r5, r5, r1
 800be0c:	4629      	mov	r1, r5
 800be0e:	4630      	mov	r0, r6
 800be10:	f7ff ffa6 	bl	800bd60 <sbrk_aligned>
 800be14:	3001      	adds	r0, #1
 800be16:	d03a      	beq.n	800be8e <_malloc_r+0xea>
 800be18:	6823      	ldr	r3, [r4, #0]
 800be1a:	442b      	add	r3, r5
 800be1c:	6023      	str	r3, [r4, #0]
 800be1e:	f8d8 3000 	ldr.w	r3, [r8]
 800be22:	685a      	ldr	r2, [r3, #4]
 800be24:	bb62      	cbnz	r2, 800be80 <_malloc_r+0xdc>
 800be26:	f8c8 7000 	str.w	r7, [r8]
 800be2a:	e00f      	b.n	800be4c <_malloc_r+0xa8>
 800be2c:	6822      	ldr	r2, [r4, #0]
 800be2e:	1b52      	subs	r2, r2, r5
 800be30:	d420      	bmi.n	800be74 <_malloc_r+0xd0>
 800be32:	2a0b      	cmp	r2, #11
 800be34:	d917      	bls.n	800be66 <_malloc_r+0xc2>
 800be36:	1961      	adds	r1, r4, r5
 800be38:	42a3      	cmp	r3, r4
 800be3a:	6025      	str	r5, [r4, #0]
 800be3c:	bf18      	it	ne
 800be3e:	6059      	strne	r1, [r3, #4]
 800be40:	6863      	ldr	r3, [r4, #4]
 800be42:	bf08      	it	eq
 800be44:	f8c8 1000 	streq.w	r1, [r8]
 800be48:	5162      	str	r2, [r4, r5]
 800be4a:	604b      	str	r3, [r1, #4]
 800be4c:	4630      	mov	r0, r6
 800be4e:	f000 f82f 	bl	800beb0 <__malloc_unlock>
 800be52:	f104 000b 	add.w	r0, r4, #11
 800be56:	1d23      	adds	r3, r4, #4
 800be58:	f020 0007 	bic.w	r0, r0, #7
 800be5c:	1ac2      	subs	r2, r0, r3
 800be5e:	bf1c      	itt	ne
 800be60:	1a1b      	subne	r3, r3, r0
 800be62:	50a3      	strne	r3, [r4, r2]
 800be64:	e7af      	b.n	800bdc6 <_malloc_r+0x22>
 800be66:	6862      	ldr	r2, [r4, #4]
 800be68:	42a3      	cmp	r3, r4
 800be6a:	bf0c      	ite	eq
 800be6c:	f8c8 2000 	streq.w	r2, [r8]
 800be70:	605a      	strne	r2, [r3, #4]
 800be72:	e7eb      	b.n	800be4c <_malloc_r+0xa8>
 800be74:	4623      	mov	r3, r4
 800be76:	6864      	ldr	r4, [r4, #4]
 800be78:	e7ae      	b.n	800bdd8 <_malloc_r+0x34>
 800be7a:	463c      	mov	r4, r7
 800be7c:	687f      	ldr	r7, [r7, #4]
 800be7e:	e7b6      	b.n	800bdee <_malloc_r+0x4a>
 800be80:	461a      	mov	r2, r3
 800be82:	685b      	ldr	r3, [r3, #4]
 800be84:	42a3      	cmp	r3, r4
 800be86:	d1fb      	bne.n	800be80 <_malloc_r+0xdc>
 800be88:	2300      	movs	r3, #0
 800be8a:	6053      	str	r3, [r2, #4]
 800be8c:	e7de      	b.n	800be4c <_malloc_r+0xa8>
 800be8e:	230c      	movs	r3, #12
 800be90:	6033      	str	r3, [r6, #0]
 800be92:	4630      	mov	r0, r6
 800be94:	f000 f80c 	bl	800beb0 <__malloc_unlock>
 800be98:	e794      	b.n	800bdc4 <_malloc_r+0x20>
 800be9a:	6005      	str	r5, [r0, #0]
 800be9c:	e7d6      	b.n	800be4c <_malloc_r+0xa8>
 800be9e:	bf00      	nop
 800bea0:	200008a4 	.word	0x200008a4

0800bea4 <__malloc_lock>:
 800bea4:	4801      	ldr	r0, [pc, #4]	@ (800beac <__malloc_lock+0x8>)
 800bea6:	f000 b909 	b.w	800c0bc <__retarget_lock_acquire_recursive>
 800beaa:	bf00      	nop
 800beac:	200009e4 	.word	0x200009e4

0800beb0 <__malloc_unlock>:
 800beb0:	4801      	ldr	r0, [pc, #4]	@ (800beb8 <__malloc_unlock+0x8>)
 800beb2:	f000 b904 	b.w	800c0be <__retarget_lock_release_recursive>
 800beb6:	bf00      	nop
 800beb8:	200009e4 	.word	0x200009e4

0800bebc <siprintf>:
 800bebc:	b40e      	push	{r1, r2, r3}
 800bebe:	b510      	push	{r4, lr}
 800bec0:	b09d      	sub	sp, #116	@ 0x74
 800bec2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bec4:	9002      	str	r0, [sp, #8]
 800bec6:	9006      	str	r0, [sp, #24]
 800bec8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800becc:	480a      	ldr	r0, [pc, #40]	@ (800bef8 <siprintf+0x3c>)
 800bece:	9107      	str	r1, [sp, #28]
 800bed0:	9104      	str	r1, [sp, #16]
 800bed2:	490a      	ldr	r1, [pc, #40]	@ (800befc <siprintf+0x40>)
 800bed4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bed8:	9105      	str	r1, [sp, #20]
 800beda:	2400      	movs	r4, #0
 800bedc:	a902      	add	r1, sp, #8
 800bede:	6800      	ldr	r0, [r0, #0]
 800bee0:	9301      	str	r3, [sp, #4]
 800bee2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bee4:	f000 f9a0 	bl	800c228 <_svfiprintf_r>
 800bee8:	9b02      	ldr	r3, [sp, #8]
 800beea:	701c      	strb	r4, [r3, #0]
 800beec:	b01d      	add	sp, #116	@ 0x74
 800beee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bef2:	b003      	add	sp, #12
 800bef4:	4770      	bx	lr
 800bef6:	bf00      	nop
 800bef8:	20000010 	.word	0x20000010
 800befc:	ffff0208 	.word	0xffff0208

0800bf00 <siscanf>:
 800bf00:	b40e      	push	{r1, r2, r3}
 800bf02:	b570      	push	{r4, r5, r6, lr}
 800bf04:	b09d      	sub	sp, #116	@ 0x74
 800bf06:	ac21      	add	r4, sp, #132	@ 0x84
 800bf08:	2500      	movs	r5, #0
 800bf0a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800bf0e:	f854 6b04 	ldr.w	r6, [r4], #4
 800bf12:	f8ad 2014 	strh.w	r2, [sp, #20]
 800bf16:	951b      	str	r5, [sp, #108]	@ 0x6c
 800bf18:	9002      	str	r0, [sp, #8]
 800bf1a:	9006      	str	r0, [sp, #24]
 800bf1c:	f7f4 f9d0 	bl	80002c0 <strlen>
 800bf20:	4b0b      	ldr	r3, [pc, #44]	@ (800bf50 <siscanf+0x50>)
 800bf22:	9003      	str	r0, [sp, #12]
 800bf24:	9007      	str	r0, [sp, #28]
 800bf26:	480b      	ldr	r0, [pc, #44]	@ (800bf54 <siscanf+0x54>)
 800bf28:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bf2e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bf32:	4632      	mov	r2, r6
 800bf34:	4623      	mov	r3, r4
 800bf36:	a902      	add	r1, sp, #8
 800bf38:	6800      	ldr	r0, [r0, #0]
 800bf3a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800bf3c:	9514      	str	r5, [sp, #80]	@ 0x50
 800bf3e:	9401      	str	r4, [sp, #4]
 800bf40:	f000 fac8 	bl	800c4d4 <__ssvfiscanf_r>
 800bf44:	b01d      	add	sp, #116	@ 0x74
 800bf46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bf4a:	b003      	add	sp, #12
 800bf4c:	4770      	bx	lr
 800bf4e:	bf00      	nop
 800bf50:	0800bf59 	.word	0x0800bf59
 800bf54:	20000010 	.word	0x20000010

0800bf58 <__seofread>:
 800bf58:	2000      	movs	r0, #0
 800bf5a:	4770      	bx	lr

0800bf5c <memcmp>:
 800bf5c:	b510      	push	{r4, lr}
 800bf5e:	3901      	subs	r1, #1
 800bf60:	4402      	add	r2, r0
 800bf62:	4290      	cmp	r0, r2
 800bf64:	d101      	bne.n	800bf6a <memcmp+0xe>
 800bf66:	2000      	movs	r0, #0
 800bf68:	e005      	b.n	800bf76 <memcmp+0x1a>
 800bf6a:	7803      	ldrb	r3, [r0, #0]
 800bf6c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bf70:	42a3      	cmp	r3, r4
 800bf72:	d001      	beq.n	800bf78 <memcmp+0x1c>
 800bf74:	1b18      	subs	r0, r3, r4
 800bf76:	bd10      	pop	{r4, pc}
 800bf78:	3001      	adds	r0, #1
 800bf7a:	e7f2      	b.n	800bf62 <memcmp+0x6>

0800bf7c <memmove>:
 800bf7c:	4288      	cmp	r0, r1
 800bf7e:	b510      	push	{r4, lr}
 800bf80:	eb01 0402 	add.w	r4, r1, r2
 800bf84:	d902      	bls.n	800bf8c <memmove+0x10>
 800bf86:	4284      	cmp	r4, r0
 800bf88:	4623      	mov	r3, r4
 800bf8a:	d807      	bhi.n	800bf9c <memmove+0x20>
 800bf8c:	1e43      	subs	r3, r0, #1
 800bf8e:	42a1      	cmp	r1, r4
 800bf90:	d008      	beq.n	800bfa4 <memmove+0x28>
 800bf92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf9a:	e7f8      	b.n	800bf8e <memmove+0x12>
 800bf9c:	4402      	add	r2, r0
 800bf9e:	4601      	mov	r1, r0
 800bfa0:	428a      	cmp	r2, r1
 800bfa2:	d100      	bne.n	800bfa6 <memmove+0x2a>
 800bfa4:	bd10      	pop	{r4, pc}
 800bfa6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bfaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bfae:	e7f7      	b.n	800bfa0 <memmove+0x24>

0800bfb0 <memset>:
 800bfb0:	4402      	add	r2, r0
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	4293      	cmp	r3, r2
 800bfb6:	d100      	bne.n	800bfba <memset+0xa>
 800bfb8:	4770      	bx	lr
 800bfba:	f803 1b01 	strb.w	r1, [r3], #1
 800bfbe:	e7f9      	b.n	800bfb4 <memset+0x4>

0800bfc0 <_raise_r>:
 800bfc0:	291f      	cmp	r1, #31
 800bfc2:	b538      	push	{r3, r4, r5, lr}
 800bfc4:	4605      	mov	r5, r0
 800bfc6:	460c      	mov	r4, r1
 800bfc8:	d904      	bls.n	800bfd4 <_raise_r+0x14>
 800bfca:	2316      	movs	r3, #22
 800bfcc:	6003      	str	r3, [r0, #0]
 800bfce:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd2:	bd38      	pop	{r3, r4, r5, pc}
 800bfd4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bfd6:	b112      	cbz	r2, 800bfde <_raise_r+0x1e>
 800bfd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bfdc:	b94b      	cbnz	r3, 800bff2 <_raise_r+0x32>
 800bfde:	4628      	mov	r0, r5
 800bfe0:	f000 f830 	bl	800c044 <_getpid_r>
 800bfe4:	4622      	mov	r2, r4
 800bfe6:	4601      	mov	r1, r0
 800bfe8:	4628      	mov	r0, r5
 800bfea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bfee:	f000 b817 	b.w	800c020 <_kill_r>
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	d00a      	beq.n	800c00c <_raise_r+0x4c>
 800bff6:	1c59      	adds	r1, r3, #1
 800bff8:	d103      	bne.n	800c002 <_raise_r+0x42>
 800bffa:	2316      	movs	r3, #22
 800bffc:	6003      	str	r3, [r0, #0]
 800bffe:	2001      	movs	r0, #1
 800c000:	e7e7      	b.n	800bfd2 <_raise_r+0x12>
 800c002:	2100      	movs	r1, #0
 800c004:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c008:	4620      	mov	r0, r4
 800c00a:	4798      	blx	r3
 800c00c:	2000      	movs	r0, #0
 800c00e:	e7e0      	b.n	800bfd2 <_raise_r+0x12>

0800c010 <raise>:
 800c010:	4b02      	ldr	r3, [pc, #8]	@ (800c01c <raise+0xc>)
 800c012:	4601      	mov	r1, r0
 800c014:	6818      	ldr	r0, [r3, #0]
 800c016:	f7ff bfd3 	b.w	800bfc0 <_raise_r>
 800c01a:	bf00      	nop
 800c01c:	20000010 	.word	0x20000010

0800c020 <_kill_r>:
 800c020:	b538      	push	{r3, r4, r5, lr}
 800c022:	4d07      	ldr	r5, [pc, #28]	@ (800c040 <_kill_r+0x20>)
 800c024:	2300      	movs	r3, #0
 800c026:	4604      	mov	r4, r0
 800c028:	4608      	mov	r0, r1
 800c02a:	4611      	mov	r1, r2
 800c02c:	602b      	str	r3, [r5, #0]
 800c02e:	f7f8 fe93 	bl	8004d58 <_kill>
 800c032:	1c43      	adds	r3, r0, #1
 800c034:	d102      	bne.n	800c03c <_kill_r+0x1c>
 800c036:	682b      	ldr	r3, [r5, #0]
 800c038:	b103      	cbz	r3, 800c03c <_kill_r+0x1c>
 800c03a:	6023      	str	r3, [r4, #0]
 800c03c:	bd38      	pop	{r3, r4, r5, pc}
 800c03e:	bf00      	nop
 800c040:	200009e0 	.word	0x200009e0

0800c044 <_getpid_r>:
 800c044:	f7f8 be80 	b.w	8004d48 <_getpid>

0800c048 <_sbrk_r>:
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	4d06      	ldr	r5, [pc, #24]	@ (800c064 <_sbrk_r+0x1c>)
 800c04c:	2300      	movs	r3, #0
 800c04e:	4604      	mov	r4, r0
 800c050:	4608      	mov	r0, r1
 800c052:	602b      	str	r3, [r5, #0]
 800c054:	f7f8 fe9c 	bl	8004d90 <_sbrk>
 800c058:	1c43      	adds	r3, r0, #1
 800c05a:	d102      	bne.n	800c062 <_sbrk_r+0x1a>
 800c05c:	682b      	ldr	r3, [r5, #0]
 800c05e:	b103      	cbz	r3, 800c062 <_sbrk_r+0x1a>
 800c060:	6023      	str	r3, [r4, #0]
 800c062:	bd38      	pop	{r3, r4, r5, pc}
 800c064:	200009e0 	.word	0x200009e0

0800c068 <__errno>:
 800c068:	4b01      	ldr	r3, [pc, #4]	@ (800c070 <__errno+0x8>)
 800c06a:	6818      	ldr	r0, [r3, #0]
 800c06c:	4770      	bx	lr
 800c06e:	bf00      	nop
 800c070:	20000010 	.word	0x20000010

0800c074 <__libc_init_array>:
 800c074:	b570      	push	{r4, r5, r6, lr}
 800c076:	4d0d      	ldr	r5, [pc, #52]	@ (800c0ac <__libc_init_array+0x38>)
 800c078:	4c0d      	ldr	r4, [pc, #52]	@ (800c0b0 <__libc_init_array+0x3c>)
 800c07a:	1b64      	subs	r4, r4, r5
 800c07c:	10a4      	asrs	r4, r4, #2
 800c07e:	2600      	movs	r6, #0
 800c080:	42a6      	cmp	r6, r4
 800c082:	d109      	bne.n	800c098 <__libc_init_array+0x24>
 800c084:	4d0b      	ldr	r5, [pc, #44]	@ (800c0b4 <__libc_init_array+0x40>)
 800c086:	4c0c      	ldr	r4, [pc, #48]	@ (800c0b8 <__libc_init_array+0x44>)
 800c088:	f001 f80a 	bl	800d0a0 <_init>
 800c08c:	1b64      	subs	r4, r4, r5
 800c08e:	10a4      	asrs	r4, r4, #2
 800c090:	2600      	movs	r6, #0
 800c092:	42a6      	cmp	r6, r4
 800c094:	d105      	bne.n	800c0a2 <__libc_init_array+0x2e>
 800c096:	bd70      	pop	{r4, r5, r6, pc}
 800c098:	f855 3b04 	ldr.w	r3, [r5], #4
 800c09c:	4798      	blx	r3
 800c09e:	3601      	adds	r6, #1
 800c0a0:	e7ee      	b.n	800c080 <__libc_init_array+0xc>
 800c0a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0a6:	4798      	blx	r3
 800c0a8:	3601      	adds	r6, #1
 800c0aa:	e7f2      	b.n	800c092 <__libc_init_array+0x1e>
 800c0ac:	0800d8e4 	.word	0x0800d8e4
 800c0b0:	0800d8e4 	.word	0x0800d8e4
 800c0b4:	0800d8e4 	.word	0x0800d8e4
 800c0b8:	0800d8ec 	.word	0x0800d8ec

0800c0bc <__retarget_lock_acquire_recursive>:
 800c0bc:	4770      	bx	lr

0800c0be <__retarget_lock_release_recursive>:
 800c0be:	4770      	bx	lr

0800c0c0 <memcpy>:
 800c0c0:	440a      	add	r2, r1
 800c0c2:	4291      	cmp	r1, r2
 800c0c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0c8:	d100      	bne.n	800c0cc <memcpy+0xc>
 800c0ca:	4770      	bx	lr
 800c0cc:	b510      	push	{r4, lr}
 800c0ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0d6:	4291      	cmp	r1, r2
 800c0d8:	d1f9      	bne.n	800c0ce <memcpy+0xe>
 800c0da:	bd10      	pop	{r4, pc}

0800c0dc <_free_r>:
 800c0dc:	b538      	push	{r3, r4, r5, lr}
 800c0de:	4605      	mov	r5, r0
 800c0e0:	2900      	cmp	r1, #0
 800c0e2:	d041      	beq.n	800c168 <_free_r+0x8c>
 800c0e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0e8:	1f0c      	subs	r4, r1, #4
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	bfb8      	it	lt
 800c0ee:	18e4      	addlt	r4, r4, r3
 800c0f0:	f7ff fed8 	bl	800bea4 <__malloc_lock>
 800c0f4:	4a1d      	ldr	r2, [pc, #116]	@ (800c16c <_free_r+0x90>)
 800c0f6:	6813      	ldr	r3, [r2, #0]
 800c0f8:	b933      	cbnz	r3, 800c108 <_free_r+0x2c>
 800c0fa:	6063      	str	r3, [r4, #4]
 800c0fc:	6014      	str	r4, [r2, #0]
 800c0fe:	4628      	mov	r0, r5
 800c100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c104:	f7ff bed4 	b.w	800beb0 <__malloc_unlock>
 800c108:	42a3      	cmp	r3, r4
 800c10a:	d908      	bls.n	800c11e <_free_r+0x42>
 800c10c:	6820      	ldr	r0, [r4, #0]
 800c10e:	1821      	adds	r1, r4, r0
 800c110:	428b      	cmp	r3, r1
 800c112:	bf01      	itttt	eq
 800c114:	6819      	ldreq	r1, [r3, #0]
 800c116:	685b      	ldreq	r3, [r3, #4]
 800c118:	1809      	addeq	r1, r1, r0
 800c11a:	6021      	streq	r1, [r4, #0]
 800c11c:	e7ed      	b.n	800c0fa <_free_r+0x1e>
 800c11e:	461a      	mov	r2, r3
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	b10b      	cbz	r3, 800c128 <_free_r+0x4c>
 800c124:	42a3      	cmp	r3, r4
 800c126:	d9fa      	bls.n	800c11e <_free_r+0x42>
 800c128:	6811      	ldr	r1, [r2, #0]
 800c12a:	1850      	adds	r0, r2, r1
 800c12c:	42a0      	cmp	r0, r4
 800c12e:	d10b      	bne.n	800c148 <_free_r+0x6c>
 800c130:	6820      	ldr	r0, [r4, #0]
 800c132:	4401      	add	r1, r0
 800c134:	1850      	adds	r0, r2, r1
 800c136:	4283      	cmp	r3, r0
 800c138:	6011      	str	r1, [r2, #0]
 800c13a:	d1e0      	bne.n	800c0fe <_free_r+0x22>
 800c13c:	6818      	ldr	r0, [r3, #0]
 800c13e:	685b      	ldr	r3, [r3, #4]
 800c140:	6053      	str	r3, [r2, #4]
 800c142:	4408      	add	r0, r1
 800c144:	6010      	str	r0, [r2, #0]
 800c146:	e7da      	b.n	800c0fe <_free_r+0x22>
 800c148:	d902      	bls.n	800c150 <_free_r+0x74>
 800c14a:	230c      	movs	r3, #12
 800c14c:	602b      	str	r3, [r5, #0]
 800c14e:	e7d6      	b.n	800c0fe <_free_r+0x22>
 800c150:	6820      	ldr	r0, [r4, #0]
 800c152:	1821      	adds	r1, r4, r0
 800c154:	428b      	cmp	r3, r1
 800c156:	bf04      	itt	eq
 800c158:	6819      	ldreq	r1, [r3, #0]
 800c15a:	685b      	ldreq	r3, [r3, #4]
 800c15c:	6063      	str	r3, [r4, #4]
 800c15e:	bf04      	itt	eq
 800c160:	1809      	addeq	r1, r1, r0
 800c162:	6021      	streq	r1, [r4, #0]
 800c164:	6054      	str	r4, [r2, #4]
 800c166:	e7ca      	b.n	800c0fe <_free_r+0x22>
 800c168:	bd38      	pop	{r3, r4, r5, pc}
 800c16a:	bf00      	nop
 800c16c:	200008a4 	.word	0x200008a4

0800c170 <__ssputs_r>:
 800c170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c174:	688e      	ldr	r6, [r1, #8]
 800c176:	461f      	mov	r7, r3
 800c178:	42be      	cmp	r6, r7
 800c17a:	680b      	ldr	r3, [r1, #0]
 800c17c:	4682      	mov	sl, r0
 800c17e:	460c      	mov	r4, r1
 800c180:	4690      	mov	r8, r2
 800c182:	d82d      	bhi.n	800c1e0 <__ssputs_r+0x70>
 800c184:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c188:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c18c:	d026      	beq.n	800c1dc <__ssputs_r+0x6c>
 800c18e:	6965      	ldr	r5, [r4, #20]
 800c190:	6909      	ldr	r1, [r1, #16]
 800c192:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c196:	eba3 0901 	sub.w	r9, r3, r1
 800c19a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c19e:	1c7b      	adds	r3, r7, #1
 800c1a0:	444b      	add	r3, r9
 800c1a2:	106d      	asrs	r5, r5, #1
 800c1a4:	429d      	cmp	r5, r3
 800c1a6:	bf38      	it	cc
 800c1a8:	461d      	movcc	r5, r3
 800c1aa:	0553      	lsls	r3, r2, #21
 800c1ac:	d527      	bpl.n	800c1fe <__ssputs_r+0x8e>
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	f7ff fdf8 	bl	800bda4 <_malloc_r>
 800c1b4:	4606      	mov	r6, r0
 800c1b6:	b360      	cbz	r0, 800c212 <__ssputs_r+0xa2>
 800c1b8:	6921      	ldr	r1, [r4, #16]
 800c1ba:	464a      	mov	r2, r9
 800c1bc:	f7ff ff80 	bl	800c0c0 <memcpy>
 800c1c0:	89a3      	ldrh	r3, [r4, #12]
 800c1c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c1c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1ca:	81a3      	strh	r3, [r4, #12]
 800c1cc:	6126      	str	r6, [r4, #16]
 800c1ce:	6165      	str	r5, [r4, #20]
 800c1d0:	444e      	add	r6, r9
 800c1d2:	eba5 0509 	sub.w	r5, r5, r9
 800c1d6:	6026      	str	r6, [r4, #0]
 800c1d8:	60a5      	str	r5, [r4, #8]
 800c1da:	463e      	mov	r6, r7
 800c1dc:	42be      	cmp	r6, r7
 800c1de:	d900      	bls.n	800c1e2 <__ssputs_r+0x72>
 800c1e0:	463e      	mov	r6, r7
 800c1e2:	6820      	ldr	r0, [r4, #0]
 800c1e4:	4632      	mov	r2, r6
 800c1e6:	4641      	mov	r1, r8
 800c1e8:	f7ff fec8 	bl	800bf7c <memmove>
 800c1ec:	68a3      	ldr	r3, [r4, #8]
 800c1ee:	1b9b      	subs	r3, r3, r6
 800c1f0:	60a3      	str	r3, [r4, #8]
 800c1f2:	6823      	ldr	r3, [r4, #0]
 800c1f4:	4433      	add	r3, r6
 800c1f6:	6023      	str	r3, [r4, #0]
 800c1f8:	2000      	movs	r0, #0
 800c1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1fe:	462a      	mov	r2, r5
 800c200:	f000 fe2b 	bl	800ce5a <_realloc_r>
 800c204:	4606      	mov	r6, r0
 800c206:	2800      	cmp	r0, #0
 800c208:	d1e0      	bne.n	800c1cc <__ssputs_r+0x5c>
 800c20a:	6921      	ldr	r1, [r4, #16]
 800c20c:	4650      	mov	r0, sl
 800c20e:	f7ff ff65 	bl	800c0dc <_free_r>
 800c212:	230c      	movs	r3, #12
 800c214:	f8ca 3000 	str.w	r3, [sl]
 800c218:	89a3      	ldrh	r3, [r4, #12]
 800c21a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c21e:	81a3      	strh	r3, [r4, #12]
 800c220:	f04f 30ff 	mov.w	r0, #4294967295
 800c224:	e7e9      	b.n	800c1fa <__ssputs_r+0x8a>
	...

0800c228 <_svfiprintf_r>:
 800c228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c22c:	4698      	mov	r8, r3
 800c22e:	898b      	ldrh	r3, [r1, #12]
 800c230:	061b      	lsls	r3, r3, #24
 800c232:	b09d      	sub	sp, #116	@ 0x74
 800c234:	4607      	mov	r7, r0
 800c236:	460d      	mov	r5, r1
 800c238:	4614      	mov	r4, r2
 800c23a:	d510      	bpl.n	800c25e <_svfiprintf_r+0x36>
 800c23c:	690b      	ldr	r3, [r1, #16]
 800c23e:	b973      	cbnz	r3, 800c25e <_svfiprintf_r+0x36>
 800c240:	2140      	movs	r1, #64	@ 0x40
 800c242:	f7ff fdaf 	bl	800bda4 <_malloc_r>
 800c246:	6028      	str	r0, [r5, #0]
 800c248:	6128      	str	r0, [r5, #16]
 800c24a:	b930      	cbnz	r0, 800c25a <_svfiprintf_r+0x32>
 800c24c:	230c      	movs	r3, #12
 800c24e:	603b      	str	r3, [r7, #0]
 800c250:	f04f 30ff 	mov.w	r0, #4294967295
 800c254:	b01d      	add	sp, #116	@ 0x74
 800c256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c25a:	2340      	movs	r3, #64	@ 0x40
 800c25c:	616b      	str	r3, [r5, #20]
 800c25e:	2300      	movs	r3, #0
 800c260:	9309      	str	r3, [sp, #36]	@ 0x24
 800c262:	2320      	movs	r3, #32
 800c264:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c268:	f8cd 800c 	str.w	r8, [sp, #12]
 800c26c:	2330      	movs	r3, #48	@ 0x30
 800c26e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c40c <_svfiprintf_r+0x1e4>
 800c272:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c276:	f04f 0901 	mov.w	r9, #1
 800c27a:	4623      	mov	r3, r4
 800c27c:	469a      	mov	sl, r3
 800c27e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c282:	b10a      	cbz	r2, 800c288 <_svfiprintf_r+0x60>
 800c284:	2a25      	cmp	r2, #37	@ 0x25
 800c286:	d1f9      	bne.n	800c27c <_svfiprintf_r+0x54>
 800c288:	ebba 0b04 	subs.w	fp, sl, r4
 800c28c:	d00b      	beq.n	800c2a6 <_svfiprintf_r+0x7e>
 800c28e:	465b      	mov	r3, fp
 800c290:	4622      	mov	r2, r4
 800c292:	4629      	mov	r1, r5
 800c294:	4638      	mov	r0, r7
 800c296:	f7ff ff6b 	bl	800c170 <__ssputs_r>
 800c29a:	3001      	adds	r0, #1
 800c29c:	f000 80a7 	beq.w	800c3ee <_svfiprintf_r+0x1c6>
 800c2a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2a2:	445a      	add	r2, fp
 800c2a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2a6:	f89a 3000 	ldrb.w	r3, [sl]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	f000 809f 	beq.w	800c3ee <_svfiprintf_r+0x1c6>
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	f04f 32ff 	mov.w	r2, #4294967295
 800c2b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2ba:	f10a 0a01 	add.w	sl, sl, #1
 800c2be:	9304      	str	r3, [sp, #16]
 800c2c0:	9307      	str	r3, [sp, #28]
 800c2c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c2c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800c2c8:	4654      	mov	r4, sl
 800c2ca:	2205      	movs	r2, #5
 800c2cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2d0:	484e      	ldr	r0, [pc, #312]	@ (800c40c <_svfiprintf_r+0x1e4>)
 800c2d2:	f7f3 ffa5 	bl	8000220 <memchr>
 800c2d6:	9a04      	ldr	r2, [sp, #16]
 800c2d8:	b9d8      	cbnz	r0, 800c312 <_svfiprintf_r+0xea>
 800c2da:	06d0      	lsls	r0, r2, #27
 800c2dc:	bf44      	itt	mi
 800c2de:	2320      	movmi	r3, #32
 800c2e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c2e4:	0711      	lsls	r1, r2, #28
 800c2e6:	bf44      	itt	mi
 800c2e8:	232b      	movmi	r3, #43	@ 0x2b
 800c2ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c2ee:	f89a 3000 	ldrb.w	r3, [sl]
 800c2f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2f4:	d015      	beq.n	800c322 <_svfiprintf_r+0xfa>
 800c2f6:	9a07      	ldr	r2, [sp, #28]
 800c2f8:	4654      	mov	r4, sl
 800c2fa:	2000      	movs	r0, #0
 800c2fc:	f04f 0c0a 	mov.w	ip, #10
 800c300:	4621      	mov	r1, r4
 800c302:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c306:	3b30      	subs	r3, #48	@ 0x30
 800c308:	2b09      	cmp	r3, #9
 800c30a:	d94b      	bls.n	800c3a4 <_svfiprintf_r+0x17c>
 800c30c:	b1b0      	cbz	r0, 800c33c <_svfiprintf_r+0x114>
 800c30e:	9207      	str	r2, [sp, #28]
 800c310:	e014      	b.n	800c33c <_svfiprintf_r+0x114>
 800c312:	eba0 0308 	sub.w	r3, r0, r8
 800c316:	fa09 f303 	lsl.w	r3, r9, r3
 800c31a:	4313      	orrs	r3, r2
 800c31c:	9304      	str	r3, [sp, #16]
 800c31e:	46a2      	mov	sl, r4
 800c320:	e7d2      	b.n	800c2c8 <_svfiprintf_r+0xa0>
 800c322:	9b03      	ldr	r3, [sp, #12]
 800c324:	1d19      	adds	r1, r3, #4
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	9103      	str	r1, [sp, #12]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	bfbb      	ittet	lt
 800c32e:	425b      	neglt	r3, r3
 800c330:	f042 0202 	orrlt.w	r2, r2, #2
 800c334:	9307      	strge	r3, [sp, #28]
 800c336:	9307      	strlt	r3, [sp, #28]
 800c338:	bfb8      	it	lt
 800c33a:	9204      	strlt	r2, [sp, #16]
 800c33c:	7823      	ldrb	r3, [r4, #0]
 800c33e:	2b2e      	cmp	r3, #46	@ 0x2e
 800c340:	d10a      	bne.n	800c358 <_svfiprintf_r+0x130>
 800c342:	7863      	ldrb	r3, [r4, #1]
 800c344:	2b2a      	cmp	r3, #42	@ 0x2a
 800c346:	d132      	bne.n	800c3ae <_svfiprintf_r+0x186>
 800c348:	9b03      	ldr	r3, [sp, #12]
 800c34a:	1d1a      	adds	r2, r3, #4
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	9203      	str	r2, [sp, #12]
 800c350:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c354:	3402      	adds	r4, #2
 800c356:	9305      	str	r3, [sp, #20]
 800c358:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c41c <_svfiprintf_r+0x1f4>
 800c35c:	7821      	ldrb	r1, [r4, #0]
 800c35e:	2203      	movs	r2, #3
 800c360:	4650      	mov	r0, sl
 800c362:	f7f3 ff5d 	bl	8000220 <memchr>
 800c366:	b138      	cbz	r0, 800c378 <_svfiprintf_r+0x150>
 800c368:	9b04      	ldr	r3, [sp, #16]
 800c36a:	eba0 000a 	sub.w	r0, r0, sl
 800c36e:	2240      	movs	r2, #64	@ 0x40
 800c370:	4082      	lsls	r2, r0
 800c372:	4313      	orrs	r3, r2
 800c374:	3401      	adds	r4, #1
 800c376:	9304      	str	r3, [sp, #16]
 800c378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c37c:	4824      	ldr	r0, [pc, #144]	@ (800c410 <_svfiprintf_r+0x1e8>)
 800c37e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c382:	2206      	movs	r2, #6
 800c384:	f7f3 ff4c 	bl	8000220 <memchr>
 800c388:	2800      	cmp	r0, #0
 800c38a:	d036      	beq.n	800c3fa <_svfiprintf_r+0x1d2>
 800c38c:	4b21      	ldr	r3, [pc, #132]	@ (800c414 <_svfiprintf_r+0x1ec>)
 800c38e:	bb1b      	cbnz	r3, 800c3d8 <_svfiprintf_r+0x1b0>
 800c390:	9b03      	ldr	r3, [sp, #12]
 800c392:	3307      	adds	r3, #7
 800c394:	f023 0307 	bic.w	r3, r3, #7
 800c398:	3308      	adds	r3, #8
 800c39a:	9303      	str	r3, [sp, #12]
 800c39c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c39e:	4433      	add	r3, r6
 800c3a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3a2:	e76a      	b.n	800c27a <_svfiprintf_r+0x52>
 800c3a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3a8:	460c      	mov	r4, r1
 800c3aa:	2001      	movs	r0, #1
 800c3ac:	e7a8      	b.n	800c300 <_svfiprintf_r+0xd8>
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	3401      	adds	r4, #1
 800c3b2:	9305      	str	r3, [sp, #20]
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	f04f 0c0a 	mov.w	ip, #10
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3c0:	3a30      	subs	r2, #48	@ 0x30
 800c3c2:	2a09      	cmp	r2, #9
 800c3c4:	d903      	bls.n	800c3ce <_svfiprintf_r+0x1a6>
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d0c6      	beq.n	800c358 <_svfiprintf_r+0x130>
 800c3ca:	9105      	str	r1, [sp, #20]
 800c3cc:	e7c4      	b.n	800c358 <_svfiprintf_r+0x130>
 800c3ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	e7f0      	b.n	800c3ba <_svfiprintf_r+0x192>
 800c3d8:	ab03      	add	r3, sp, #12
 800c3da:	9300      	str	r3, [sp, #0]
 800c3dc:	462a      	mov	r2, r5
 800c3de:	4b0e      	ldr	r3, [pc, #56]	@ (800c418 <_svfiprintf_r+0x1f0>)
 800c3e0:	a904      	add	r1, sp, #16
 800c3e2:	4638      	mov	r0, r7
 800c3e4:	f3af 8000 	nop.w
 800c3e8:	1c42      	adds	r2, r0, #1
 800c3ea:	4606      	mov	r6, r0
 800c3ec:	d1d6      	bne.n	800c39c <_svfiprintf_r+0x174>
 800c3ee:	89ab      	ldrh	r3, [r5, #12]
 800c3f0:	065b      	lsls	r3, r3, #25
 800c3f2:	f53f af2d 	bmi.w	800c250 <_svfiprintf_r+0x28>
 800c3f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c3f8:	e72c      	b.n	800c254 <_svfiprintf_r+0x2c>
 800c3fa:	ab03      	add	r3, sp, #12
 800c3fc:	9300      	str	r3, [sp, #0]
 800c3fe:	462a      	mov	r2, r5
 800c400:	4b05      	ldr	r3, [pc, #20]	@ (800c418 <_svfiprintf_r+0x1f0>)
 800c402:	a904      	add	r1, sp, #16
 800c404:	4638      	mov	r0, r7
 800c406:	f000 fa49 	bl	800c89c <_printf_i>
 800c40a:	e7ed      	b.n	800c3e8 <_svfiprintf_r+0x1c0>
 800c40c:	0800d78d 	.word	0x0800d78d
 800c410:	0800d797 	.word	0x0800d797
 800c414:	00000000 	.word	0x00000000
 800c418:	0800c171 	.word	0x0800c171
 800c41c:	0800d793 	.word	0x0800d793

0800c420 <_sungetc_r>:
 800c420:	b538      	push	{r3, r4, r5, lr}
 800c422:	1c4b      	adds	r3, r1, #1
 800c424:	4614      	mov	r4, r2
 800c426:	d103      	bne.n	800c430 <_sungetc_r+0x10>
 800c428:	f04f 35ff 	mov.w	r5, #4294967295
 800c42c:	4628      	mov	r0, r5
 800c42e:	bd38      	pop	{r3, r4, r5, pc}
 800c430:	8993      	ldrh	r3, [r2, #12]
 800c432:	f023 0320 	bic.w	r3, r3, #32
 800c436:	8193      	strh	r3, [r2, #12]
 800c438:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c43a:	6852      	ldr	r2, [r2, #4]
 800c43c:	b2cd      	uxtb	r5, r1
 800c43e:	b18b      	cbz	r3, 800c464 <_sungetc_r+0x44>
 800c440:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c442:	4293      	cmp	r3, r2
 800c444:	dd08      	ble.n	800c458 <_sungetc_r+0x38>
 800c446:	6823      	ldr	r3, [r4, #0]
 800c448:	1e5a      	subs	r2, r3, #1
 800c44a:	6022      	str	r2, [r4, #0]
 800c44c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c450:	6863      	ldr	r3, [r4, #4]
 800c452:	3301      	adds	r3, #1
 800c454:	6063      	str	r3, [r4, #4]
 800c456:	e7e9      	b.n	800c42c <_sungetc_r+0xc>
 800c458:	4621      	mov	r1, r4
 800c45a:	f000 fcc4 	bl	800cde6 <__submore>
 800c45e:	2800      	cmp	r0, #0
 800c460:	d0f1      	beq.n	800c446 <_sungetc_r+0x26>
 800c462:	e7e1      	b.n	800c428 <_sungetc_r+0x8>
 800c464:	6921      	ldr	r1, [r4, #16]
 800c466:	6823      	ldr	r3, [r4, #0]
 800c468:	b151      	cbz	r1, 800c480 <_sungetc_r+0x60>
 800c46a:	4299      	cmp	r1, r3
 800c46c:	d208      	bcs.n	800c480 <_sungetc_r+0x60>
 800c46e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c472:	42a9      	cmp	r1, r5
 800c474:	d104      	bne.n	800c480 <_sungetc_r+0x60>
 800c476:	3b01      	subs	r3, #1
 800c478:	3201      	adds	r2, #1
 800c47a:	6023      	str	r3, [r4, #0]
 800c47c:	6062      	str	r2, [r4, #4]
 800c47e:	e7d5      	b.n	800c42c <_sungetc_r+0xc>
 800c480:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c484:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c488:	6363      	str	r3, [r4, #52]	@ 0x34
 800c48a:	2303      	movs	r3, #3
 800c48c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c48e:	4623      	mov	r3, r4
 800c490:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c494:	6023      	str	r3, [r4, #0]
 800c496:	2301      	movs	r3, #1
 800c498:	e7dc      	b.n	800c454 <_sungetc_r+0x34>

0800c49a <__ssrefill_r>:
 800c49a:	b510      	push	{r4, lr}
 800c49c:	460c      	mov	r4, r1
 800c49e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c4a0:	b169      	cbz	r1, 800c4be <__ssrefill_r+0x24>
 800c4a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c4a6:	4299      	cmp	r1, r3
 800c4a8:	d001      	beq.n	800c4ae <__ssrefill_r+0x14>
 800c4aa:	f7ff fe17 	bl	800c0dc <_free_r>
 800c4ae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c4b0:	6063      	str	r3, [r4, #4]
 800c4b2:	2000      	movs	r0, #0
 800c4b4:	6360      	str	r0, [r4, #52]	@ 0x34
 800c4b6:	b113      	cbz	r3, 800c4be <__ssrefill_r+0x24>
 800c4b8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c4ba:	6023      	str	r3, [r4, #0]
 800c4bc:	bd10      	pop	{r4, pc}
 800c4be:	6923      	ldr	r3, [r4, #16]
 800c4c0:	6023      	str	r3, [r4, #0]
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	6063      	str	r3, [r4, #4]
 800c4c6:	89a3      	ldrh	r3, [r4, #12]
 800c4c8:	f043 0320 	orr.w	r3, r3, #32
 800c4cc:	81a3      	strh	r3, [r4, #12]
 800c4ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d2:	e7f3      	b.n	800c4bc <__ssrefill_r+0x22>

0800c4d4 <__ssvfiscanf_r>:
 800c4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d8:	460c      	mov	r4, r1
 800c4da:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c4de:	2100      	movs	r1, #0
 800c4e0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c4e4:	49a6      	ldr	r1, [pc, #664]	@ (800c780 <__ssvfiscanf_r+0x2ac>)
 800c4e6:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c4e8:	f10d 0804 	add.w	r8, sp, #4
 800c4ec:	49a5      	ldr	r1, [pc, #660]	@ (800c784 <__ssvfiscanf_r+0x2b0>)
 800c4ee:	4fa6      	ldr	r7, [pc, #664]	@ (800c788 <__ssvfiscanf_r+0x2b4>)
 800c4f0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c4f4:	4606      	mov	r6, r0
 800c4f6:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	f892 9000 	ldrb.w	r9, [r2]
 800c4fe:	f1b9 0f00 	cmp.w	r9, #0
 800c502:	f000 8158 	beq.w	800c7b6 <__ssvfiscanf_r+0x2e2>
 800c506:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c50a:	f013 0308 	ands.w	r3, r3, #8
 800c50e:	f102 0501 	add.w	r5, r2, #1
 800c512:	d019      	beq.n	800c548 <__ssvfiscanf_r+0x74>
 800c514:	6863      	ldr	r3, [r4, #4]
 800c516:	2b00      	cmp	r3, #0
 800c518:	dd0f      	ble.n	800c53a <__ssvfiscanf_r+0x66>
 800c51a:	6823      	ldr	r3, [r4, #0]
 800c51c:	781a      	ldrb	r2, [r3, #0]
 800c51e:	5cba      	ldrb	r2, [r7, r2]
 800c520:	0712      	lsls	r2, r2, #28
 800c522:	d401      	bmi.n	800c528 <__ssvfiscanf_r+0x54>
 800c524:	462a      	mov	r2, r5
 800c526:	e7e8      	b.n	800c4fa <__ssvfiscanf_r+0x26>
 800c528:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c52a:	3201      	adds	r2, #1
 800c52c:	9245      	str	r2, [sp, #276]	@ 0x114
 800c52e:	6862      	ldr	r2, [r4, #4]
 800c530:	3301      	adds	r3, #1
 800c532:	3a01      	subs	r2, #1
 800c534:	6062      	str	r2, [r4, #4]
 800c536:	6023      	str	r3, [r4, #0]
 800c538:	e7ec      	b.n	800c514 <__ssvfiscanf_r+0x40>
 800c53a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c53c:	4621      	mov	r1, r4
 800c53e:	4630      	mov	r0, r6
 800c540:	4798      	blx	r3
 800c542:	2800      	cmp	r0, #0
 800c544:	d0e9      	beq.n	800c51a <__ssvfiscanf_r+0x46>
 800c546:	e7ed      	b.n	800c524 <__ssvfiscanf_r+0x50>
 800c548:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c54c:	f040 8085 	bne.w	800c65a <__ssvfiscanf_r+0x186>
 800c550:	9341      	str	r3, [sp, #260]	@ 0x104
 800c552:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c554:	7853      	ldrb	r3, [r2, #1]
 800c556:	2b2a      	cmp	r3, #42	@ 0x2a
 800c558:	bf02      	ittt	eq
 800c55a:	2310      	moveq	r3, #16
 800c55c:	1c95      	addeq	r5, r2, #2
 800c55e:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c560:	220a      	movs	r2, #10
 800c562:	46aa      	mov	sl, r5
 800c564:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c568:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c56c:	2b09      	cmp	r3, #9
 800c56e:	d91e      	bls.n	800c5ae <__ssvfiscanf_r+0xda>
 800c570:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c78c <__ssvfiscanf_r+0x2b8>
 800c574:	2203      	movs	r2, #3
 800c576:	4658      	mov	r0, fp
 800c578:	f7f3 fe52 	bl	8000220 <memchr>
 800c57c:	b138      	cbz	r0, 800c58e <__ssvfiscanf_r+0xba>
 800c57e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c580:	eba0 000b 	sub.w	r0, r0, fp
 800c584:	2301      	movs	r3, #1
 800c586:	4083      	lsls	r3, r0
 800c588:	4313      	orrs	r3, r2
 800c58a:	9341      	str	r3, [sp, #260]	@ 0x104
 800c58c:	4655      	mov	r5, sl
 800c58e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c592:	2b78      	cmp	r3, #120	@ 0x78
 800c594:	d806      	bhi.n	800c5a4 <__ssvfiscanf_r+0xd0>
 800c596:	2b57      	cmp	r3, #87	@ 0x57
 800c598:	d810      	bhi.n	800c5bc <__ssvfiscanf_r+0xe8>
 800c59a:	2b25      	cmp	r3, #37	@ 0x25
 800c59c:	d05d      	beq.n	800c65a <__ssvfiscanf_r+0x186>
 800c59e:	d857      	bhi.n	800c650 <__ssvfiscanf_r+0x17c>
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d075      	beq.n	800c690 <__ssvfiscanf_r+0x1bc>
 800c5a4:	2303      	movs	r3, #3
 800c5a6:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c5a8:	230a      	movs	r3, #10
 800c5aa:	9342      	str	r3, [sp, #264]	@ 0x108
 800c5ac:	e088      	b.n	800c6c0 <__ssvfiscanf_r+0x1ec>
 800c5ae:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c5b0:	fb02 1103 	mla	r1, r2, r3, r1
 800c5b4:	3930      	subs	r1, #48	@ 0x30
 800c5b6:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c5b8:	4655      	mov	r5, sl
 800c5ba:	e7d2      	b.n	800c562 <__ssvfiscanf_r+0x8e>
 800c5bc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c5c0:	2a20      	cmp	r2, #32
 800c5c2:	d8ef      	bhi.n	800c5a4 <__ssvfiscanf_r+0xd0>
 800c5c4:	a101      	add	r1, pc, #4	@ (adr r1, 800c5cc <__ssvfiscanf_r+0xf8>)
 800c5c6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c5ca:	bf00      	nop
 800c5cc:	0800c69f 	.word	0x0800c69f
 800c5d0:	0800c5a5 	.word	0x0800c5a5
 800c5d4:	0800c5a5 	.word	0x0800c5a5
 800c5d8:	0800c6f9 	.word	0x0800c6f9
 800c5dc:	0800c5a5 	.word	0x0800c5a5
 800c5e0:	0800c5a5 	.word	0x0800c5a5
 800c5e4:	0800c5a5 	.word	0x0800c5a5
 800c5e8:	0800c5a5 	.word	0x0800c5a5
 800c5ec:	0800c5a5 	.word	0x0800c5a5
 800c5f0:	0800c5a5 	.word	0x0800c5a5
 800c5f4:	0800c5a5 	.word	0x0800c5a5
 800c5f8:	0800c70f 	.word	0x0800c70f
 800c5fc:	0800c6f5 	.word	0x0800c6f5
 800c600:	0800c657 	.word	0x0800c657
 800c604:	0800c657 	.word	0x0800c657
 800c608:	0800c657 	.word	0x0800c657
 800c60c:	0800c5a5 	.word	0x0800c5a5
 800c610:	0800c6b1 	.word	0x0800c6b1
 800c614:	0800c5a5 	.word	0x0800c5a5
 800c618:	0800c5a5 	.word	0x0800c5a5
 800c61c:	0800c5a5 	.word	0x0800c5a5
 800c620:	0800c5a5 	.word	0x0800c5a5
 800c624:	0800c71f 	.word	0x0800c71f
 800c628:	0800c6b9 	.word	0x0800c6b9
 800c62c:	0800c697 	.word	0x0800c697
 800c630:	0800c5a5 	.word	0x0800c5a5
 800c634:	0800c5a5 	.word	0x0800c5a5
 800c638:	0800c71b 	.word	0x0800c71b
 800c63c:	0800c5a5 	.word	0x0800c5a5
 800c640:	0800c6f5 	.word	0x0800c6f5
 800c644:	0800c5a5 	.word	0x0800c5a5
 800c648:	0800c5a5 	.word	0x0800c5a5
 800c64c:	0800c69f 	.word	0x0800c69f
 800c650:	3b45      	subs	r3, #69	@ 0x45
 800c652:	2b02      	cmp	r3, #2
 800c654:	d8a6      	bhi.n	800c5a4 <__ssvfiscanf_r+0xd0>
 800c656:	2305      	movs	r3, #5
 800c658:	e031      	b.n	800c6be <__ssvfiscanf_r+0x1ea>
 800c65a:	6863      	ldr	r3, [r4, #4]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	dd0d      	ble.n	800c67c <__ssvfiscanf_r+0x1a8>
 800c660:	6823      	ldr	r3, [r4, #0]
 800c662:	781a      	ldrb	r2, [r3, #0]
 800c664:	454a      	cmp	r2, r9
 800c666:	f040 80a6 	bne.w	800c7b6 <__ssvfiscanf_r+0x2e2>
 800c66a:	3301      	adds	r3, #1
 800c66c:	6862      	ldr	r2, [r4, #4]
 800c66e:	6023      	str	r3, [r4, #0]
 800c670:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c672:	3a01      	subs	r2, #1
 800c674:	3301      	adds	r3, #1
 800c676:	6062      	str	r2, [r4, #4]
 800c678:	9345      	str	r3, [sp, #276]	@ 0x114
 800c67a:	e753      	b.n	800c524 <__ssvfiscanf_r+0x50>
 800c67c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c67e:	4621      	mov	r1, r4
 800c680:	4630      	mov	r0, r6
 800c682:	4798      	blx	r3
 800c684:	2800      	cmp	r0, #0
 800c686:	d0eb      	beq.n	800c660 <__ssvfiscanf_r+0x18c>
 800c688:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c68a:	2800      	cmp	r0, #0
 800c68c:	f040 808b 	bne.w	800c7a6 <__ssvfiscanf_r+0x2d2>
 800c690:	f04f 30ff 	mov.w	r0, #4294967295
 800c694:	e08b      	b.n	800c7ae <__ssvfiscanf_r+0x2da>
 800c696:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c698:	f042 0220 	orr.w	r2, r2, #32
 800c69c:	9241      	str	r2, [sp, #260]	@ 0x104
 800c69e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c6a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c6a4:	9241      	str	r2, [sp, #260]	@ 0x104
 800c6a6:	2210      	movs	r2, #16
 800c6a8:	2b6e      	cmp	r3, #110	@ 0x6e
 800c6aa:	9242      	str	r2, [sp, #264]	@ 0x108
 800c6ac:	d902      	bls.n	800c6b4 <__ssvfiscanf_r+0x1e0>
 800c6ae:	e005      	b.n	800c6bc <__ssvfiscanf_r+0x1e8>
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	9342      	str	r3, [sp, #264]	@ 0x108
 800c6b4:	2303      	movs	r3, #3
 800c6b6:	e002      	b.n	800c6be <__ssvfiscanf_r+0x1ea>
 800c6b8:	2308      	movs	r3, #8
 800c6ba:	9342      	str	r3, [sp, #264]	@ 0x108
 800c6bc:	2304      	movs	r3, #4
 800c6be:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c6c0:	6863      	ldr	r3, [r4, #4]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	dd39      	ble.n	800c73a <__ssvfiscanf_r+0x266>
 800c6c6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c6c8:	0659      	lsls	r1, r3, #25
 800c6ca:	d404      	bmi.n	800c6d6 <__ssvfiscanf_r+0x202>
 800c6cc:	6823      	ldr	r3, [r4, #0]
 800c6ce:	781a      	ldrb	r2, [r3, #0]
 800c6d0:	5cba      	ldrb	r2, [r7, r2]
 800c6d2:	0712      	lsls	r2, r2, #28
 800c6d4:	d438      	bmi.n	800c748 <__ssvfiscanf_r+0x274>
 800c6d6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c6d8:	2b02      	cmp	r3, #2
 800c6da:	dc47      	bgt.n	800c76c <__ssvfiscanf_r+0x298>
 800c6dc:	466b      	mov	r3, sp
 800c6de:	4622      	mov	r2, r4
 800c6e0:	a941      	add	r1, sp, #260	@ 0x104
 800c6e2:	4630      	mov	r0, r6
 800c6e4:	f000 f9f8 	bl	800cad8 <_scanf_chars>
 800c6e8:	2801      	cmp	r0, #1
 800c6ea:	d064      	beq.n	800c7b6 <__ssvfiscanf_r+0x2e2>
 800c6ec:	2802      	cmp	r0, #2
 800c6ee:	f47f af19 	bne.w	800c524 <__ssvfiscanf_r+0x50>
 800c6f2:	e7c9      	b.n	800c688 <__ssvfiscanf_r+0x1b4>
 800c6f4:	220a      	movs	r2, #10
 800c6f6:	e7d7      	b.n	800c6a8 <__ssvfiscanf_r+0x1d4>
 800c6f8:	4629      	mov	r1, r5
 800c6fa:	4640      	mov	r0, r8
 800c6fc:	f000 fb3a 	bl	800cd74 <__sccl>
 800c700:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c702:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c706:	9341      	str	r3, [sp, #260]	@ 0x104
 800c708:	4605      	mov	r5, r0
 800c70a:	2301      	movs	r3, #1
 800c70c:	e7d7      	b.n	800c6be <__ssvfiscanf_r+0x1ea>
 800c70e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c714:	9341      	str	r3, [sp, #260]	@ 0x104
 800c716:	2300      	movs	r3, #0
 800c718:	e7d1      	b.n	800c6be <__ssvfiscanf_r+0x1ea>
 800c71a:	2302      	movs	r3, #2
 800c71c:	e7cf      	b.n	800c6be <__ssvfiscanf_r+0x1ea>
 800c71e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c720:	06c3      	lsls	r3, r0, #27
 800c722:	f53f aeff 	bmi.w	800c524 <__ssvfiscanf_r+0x50>
 800c726:	9b00      	ldr	r3, [sp, #0]
 800c728:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c72a:	1d19      	adds	r1, r3, #4
 800c72c:	9100      	str	r1, [sp, #0]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	07c0      	lsls	r0, r0, #31
 800c732:	bf4c      	ite	mi
 800c734:	801a      	strhmi	r2, [r3, #0]
 800c736:	601a      	strpl	r2, [r3, #0]
 800c738:	e6f4      	b.n	800c524 <__ssvfiscanf_r+0x50>
 800c73a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c73c:	4621      	mov	r1, r4
 800c73e:	4630      	mov	r0, r6
 800c740:	4798      	blx	r3
 800c742:	2800      	cmp	r0, #0
 800c744:	d0bf      	beq.n	800c6c6 <__ssvfiscanf_r+0x1f2>
 800c746:	e79f      	b.n	800c688 <__ssvfiscanf_r+0x1b4>
 800c748:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c74a:	3201      	adds	r2, #1
 800c74c:	9245      	str	r2, [sp, #276]	@ 0x114
 800c74e:	6862      	ldr	r2, [r4, #4]
 800c750:	3a01      	subs	r2, #1
 800c752:	2a00      	cmp	r2, #0
 800c754:	6062      	str	r2, [r4, #4]
 800c756:	dd02      	ble.n	800c75e <__ssvfiscanf_r+0x28a>
 800c758:	3301      	adds	r3, #1
 800c75a:	6023      	str	r3, [r4, #0]
 800c75c:	e7b6      	b.n	800c6cc <__ssvfiscanf_r+0x1f8>
 800c75e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c760:	4621      	mov	r1, r4
 800c762:	4630      	mov	r0, r6
 800c764:	4798      	blx	r3
 800c766:	2800      	cmp	r0, #0
 800c768:	d0b0      	beq.n	800c6cc <__ssvfiscanf_r+0x1f8>
 800c76a:	e78d      	b.n	800c688 <__ssvfiscanf_r+0x1b4>
 800c76c:	2b04      	cmp	r3, #4
 800c76e:	dc0f      	bgt.n	800c790 <__ssvfiscanf_r+0x2bc>
 800c770:	466b      	mov	r3, sp
 800c772:	4622      	mov	r2, r4
 800c774:	a941      	add	r1, sp, #260	@ 0x104
 800c776:	4630      	mov	r0, r6
 800c778:	f000 fa08 	bl	800cb8c <_scanf_i>
 800c77c:	e7b4      	b.n	800c6e8 <__ssvfiscanf_r+0x214>
 800c77e:	bf00      	nop
 800c780:	0800c421 	.word	0x0800c421
 800c784:	0800c49b 	.word	0x0800c49b
 800c788:	0800d7dc 	.word	0x0800d7dc
 800c78c:	0800d793 	.word	0x0800d793
 800c790:	4b0a      	ldr	r3, [pc, #40]	@ (800c7bc <__ssvfiscanf_r+0x2e8>)
 800c792:	2b00      	cmp	r3, #0
 800c794:	f43f aec6 	beq.w	800c524 <__ssvfiscanf_r+0x50>
 800c798:	466b      	mov	r3, sp
 800c79a:	4622      	mov	r2, r4
 800c79c:	a941      	add	r1, sp, #260	@ 0x104
 800c79e:	4630      	mov	r0, r6
 800c7a0:	f3af 8000 	nop.w
 800c7a4:	e7a0      	b.n	800c6e8 <__ssvfiscanf_r+0x214>
 800c7a6:	89a3      	ldrh	r3, [r4, #12]
 800c7a8:	065b      	lsls	r3, r3, #25
 800c7aa:	f53f af71 	bmi.w	800c690 <__ssvfiscanf_r+0x1bc>
 800c7ae:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c7b8:	e7f9      	b.n	800c7ae <__ssvfiscanf_r+0x2da>
 800c7ba:	bf00      	nop
 800c7bc:	00000000 	.word	0x00000000

0800c7c0 <_printf_common>:
 800c7c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7c4:	4616      	mov	r6, r2
 800c7c6:	4698      	mov	r8, r3
 800c7c8:	688a      	ldr	r2, [r1, #8]
 800c7ca:	690b      	ldr	r3, [r1, #16]
 800c7cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c7d0:	4293      	cmp	r3, r2
 800c7d2:	bfb8      	it	lt
 800c7d4:	4613      	movlt	r3, r2
 800c7d6:	6033      	str	r3, [r6, #0]
 800c7d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c7dc:	4607      	mov	r7, r0
 800c7de:	460c      	mov	r4, r1
 800c7e0:	b10a      	cbz	r2, 800c7e6 <_printf_common+0x26>
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	6033      	str	r3, [r6, #0]
 800c7e6:	6823      	ldr	r3, [r4, #0]
 800c7e8:	0699      	lsls	r1, r3, #26
 800c7ea:	bf42      	ittt	mi
 800c7ec:	6833      	ldrmi	r3, [r6, #0]
 800c7ee:	3302      	addmi	r3, #2
 800c7f0:	6033      	strmi	r3, [r6, #0]
 800c7f2:	6825      	ldr	r5, [r4, #0]
 800c7f4:	f015 0506 	ands.w	r5, r5, #6
 800c7f8:	d106      	bne.n	800c808 <_printf_common+0x48>
 800c7fa:	f104 0a19 	add.w	sl, r4, #25
 800c7fe:	68e3      	ldr	r3, [r4, #12]
 800c800:	6832      	ldr	r2, [r6, #0]
 800c802:	1a9b      	subs	r3, r3, r2
 800c804:	42ab      	cmp	r3, r5
 800c806:	dc26      	bgt.n	800c856 <_printf_common+0x96>
 800c808:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c80c:	6822      	ldr	r2, [r4, #0]
 800c80e:	3b00      	subs	r3, #0
 800c810:	bf18      	it	ne
 800c812:	2301      	movne	r3, #1
 800c814:	0692      	lsls	r2, r2, #26
 800c816:	d42b      	bmi.n	800c870 <_printf_common+0xb0>
 800c818:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c81c:	4641      	mov	r1, r8
 800c81e:	4638      	mov	r0, r7
 800c820:	47c8      	blx	r9
 800c822:	3001      	adds	r0, #1
 800c824:	d01e      	beq.n	800c864 <_printf_common+0xa4>
 800c826:	6823      	ldr	r3, [r4, #0]
 800c828:	6922      	ldr	r2, [r4, #16]
 800c82a:	f003 0306 	and.w	r3, r3, #6
 800c82e:	2b04      	cmp	r3, #4
 800c830:	bf02      	ittt	eq
 800c832:	68e5      	ldreq	r5, [r4, #12]
 800c834:	6833      	ldreq	r3, [r6, #0]
 800c836:	1aed      	subeq	r5, r5, r3
 800c838:	68a3      	ldr	r3, [r4, #8]
 800c83a:	bf0c      	ite	eq
 800c83c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c840:	2500      	movne	r5, #0
 800c842:	4293      	cmp	r3, r2
 800c844:	bfc4      	itt	gt
 800c846:	1a9b      	subgt	r3, r3, r2
 800c848:	18ed      	addgt	r5, r5, r3
 800c84a:	2600      	movs	r6, #0
 800c84c:	341a      	adds	r4, #26
 800c84e:	42b5      	cmp	r5, r6
 800c850:	d11a      	bne.n	800c888 <_printf_common+0xc8>
 800c852:	2000      	movs	r0, #0
 800c854:	e008      	b.n	800c868 <_printf_common+0xa8>
 800c856:	2301      	movs	r3, #1
 800c858:	4652      	mov	r2, sl
 800c85a:	4641      	mov	r1, r8
 800c85c:	4638      	mov	r0, r7
 800c85e:	47c8      	blx	r9
 800c860:	3001      	adds	r0, #1
 800c862:	d103      	bne.n	800c86c <_printf_common+0xac>
 800c864:	f04f 30ff 	mov.w	r0, #4294967295
 800c868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c86c:	3501      	adds	r5, #1
 800c86e:	e7c6      	b.n	800c7fe <_printf_common+0x3e>
 800c870:	18e1      	adds	r1, r4, r3
 800c872:	1c5a      	adds	r2, r3, #1
 800c874:	2030      	movs	r0, #48	@ 0x30
 800c876:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c87a:	4422      	add	r2, r4
 800c87c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c880:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c884:	3302      	adds	r3, #2
 800c886:	e7c7      	b.n	800c818 <_printf_common+0x58>
 800c888:	2301      	movs	r3, #1
 800c88a:	4622      	mov	r2, r4
 800c88c:	4641      	mov	r1, r8
 800c88e:	4638      	mov	r0, r7
 800c890:	47c8      	blx	r9
 800c892:	3001      	adds	r0, #1
 800c894:	d0e6      	beq.n	800c864 <_printf_common+0xa4>
 800c896:	3601      	adds	r6, #1
 800c898:	e7d9      	b.n	800c84e <_printf_common+0x8e>
	...

0800c89c <_printf_i>:
 800c89c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c8a0:	7e0f      	ldrb	r7, [r1, #24]
 800c8a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c8a4:	2f78      	cmp	r7, #120	@ 0x78
 800c8a6:	4691      	mov	r9, r2
 800c8a8:	4680      	mov	r8, r0
 800c8aa:	460c      	mov	r4, r1
 800c8ac:	469a      	mov	sl, r3
 800c8ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c8b2:	d807      	bhi.n	800c8c4 <_printf_i+0x28>
 800c8b4:	2f62      	cmp	r7, #98	@ 0x62
 800c8b6:	d80a      	bhi.n	800c8ce <_printf_i+0x32>
 800c8b8:	2f00      	cmp	r7, #0
 800c8ba:	f000 80d1 	beq.w	800ca60 <_printf_i+0x1c4>
 800c8be:	2f58      	cmp	r7, #88	@ 0x58
 800c8c0:	f000 80b8 	beq.w	800ca34 <_printf_i+0x198>
 800c8c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c8c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c8cc:	e03a      	b.n	800c944 <_printf_i+0xa8>
 800c8ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c8d2:	2b15      	cmp	r3, #21
 800c8d4:	d8f6      	bhi.n	800c8c4 <_printf_i+0x28>
 800c8d6:	a101      	add	r1, pc, #4	@ (adr r1, 800c8dc <_printf_i+0x40>)
 800c8d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c8dc:	0800c935 	.word	0x0800c935
 800c8e0:	0800c949 	.word	0x0800c949
 800c8e4:	0800c8c5 	.word	0x0800c8c5
 800c8e8:	0800c8c5 	.word	0x0800c8c5
 800c8ec:	0800c8c5 	.word	0x0800c8c5
 800c8f0:	0800c8c5 	.word	0x0800c8c5
 800c8f4:	0800c949 	.word	0x0800c949
 800c8f8:	0800c8c5 	.word	0x0800c8c5
 800c8fc:	0800c8c5 	.word	0x0800c8c5
 800c900:	0800c8c5 	.word	0x0800c8c5
 800c904:	0800c8c5 	.word	0x0800c8c5
 800c908:	0800ca47 	.word	0x0800ca47
 800c90c:	0800c973 	.word	0x0800c973
 800c910:	0800ca01 	.word	0x0800ca01
 800c914:	0800c8c5 	.word	0x0800c8c5
 800c918:	0800c8c5 	.word	0x0800c8c5
 800c91c:	0800ca69 	.word	0x0800ca69
 800c920:	0800c8c5 	.word	0x0800c8c5
 800c924:	0800c973 	.word	0x0800c973
 800c928:	0800c8c5 	.word	0x0800c8c5
 800c92c:	0800c8c5 	.word	0x0800c8c5
 800c930:	0800ca09 	.word	0x0800ca09
 800c934:	6833      	ldr	r3, [r6, #0]
 800c936:	1d1a      	adds	r2, r3, #4
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	6032      	str	r2, [r6, #0]
 800c93c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c940:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c944:	2301      	movs	r3, #1
 800c946:	e09c      	b.n	800ca82 <_printf_i+0x1e6>
 800c948:	6833      	ldr	r3, [r6, #0]
 800c94a:	6820      	ldr	r0, [r4, #0]
 800c94c:	1d19      	adds	r1, r3, #4
 800c94e:	6031      	str	r1, [r6, #0]
 800c950:	0606      	lsls	r6, r0, #24
 800c952:	d501      	bpl.n	800c958 <_printf_i+0xbc>
 800c954:	681d      	ldr	r5, [r3, #0]
 800c956:	e003      	b.n	800c960 <_printf_i+0xc4>
 800c958:	0645      	lsls	r5, r0, #25
 800c95a:	d5fb      	bpl.n	800c954 <_printf_i+0xb8>
 800c95c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c960:	2d00      	cmp	r5, #0
 800c962:	da03      	bge.n	800c96c <_printf_i+0xd0>
 800c964:	232d      	movs	r3, #45	@ 0x2d
 800c966:	426d      	negs	r5, r5
 800c968:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c96c:	4858      	ldr	r0, [pc, #352]	@ (800cad0 <_printf_i+0x234>)
 800c96e:	230a      	movs	r3, #10
 800c970:	e011      	b.n	800c996 <_printf_i+0xfa>
 800c972:	6821      	ldr	r1, [r4, #0]
 800c974:	6833      	ldr	r3, [r6, #0]
 800c976:	0608      	lsls	r0, r1, #24
 800c978:	f853 5b04 	ldr.w	r5, [r3], #4
 800c97c:	d402      	bmi.n	800c984 <_printf_i+0xe8>
 800c97e:	0649      	lsls	r1, r1, #25
 800c980:	bf48      	it	mi
 800c982:	b2ad      	uxthmi	r5, r5
 800c984:	2f6f      	cmp	r7, #111	@ 0x6f
 800c986:	4852      	ldr	r0, [pc, #328]	@ (800cad0 <_printf_i+0x234>)
 800c988:	6033      	str	r3, [r6, #0]
 800c98a:	bf14      	ite	ne
 800c98c:	230a      	movne	r3, #10
 800c98e:	2308      	moveq	r3, #8
 800c990:	2100      	movs	r1, #0
 800c992:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c996:	6866      	ldr	r6, [r4, #4]
 800c998:	60a6      	str	r6, [r4, #8]
 800c99a:	2e00      	cmp	r6, #0
 800c99c:	db05      	blt.n	800c9aa <_printf_i+0x10e>
 800c99e:	6821      	ldr	r1, [r4, #0]
 800c9a0:	432e      	orrs	r6, r5
 800c9a2:	f021 0104 	bic.w	r1, r1, #4
 800c9a6:	6021      	str	r1, [r4, #0]
 800c9a8:	d04b      	beq.n	800ca42 <_printf_i+0x1a6>
 800c9aa:	4616      	mov	r6, r2
 800c9ac:	fbb5 f1f3 	udiv	r1, r5, r3
 800c9b0:	fb03 5711 	mls	r7, r3, r1, r5
 800c9b4:	5dc7      	ldrb	r7, [r0, r7]
 800c9b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c9ba:	462f      	mov	r7, r5
 800c9bc:	42bb      	cmp	r3, r7
 800c9be:	460d      	mov	r5, r1
 800c9c0:	d9f4      	bls.n	800c9ac <_printf_i+0x110>
 800c9c2:	2b08      	cmp	r3, #8
 800c9c4:	d10b      	bne.n	800c9de <_printf_i+0x142>
 800c9c6:	6823      	ldr	r3, [r4, #0]
 800c9c8:	07df      	lsls	r7, r3, #31
 800c9ca:	d508      	bpl.n	800c9de <_printf_i+0x142>
 800c9cc:	6923      	ldr	r3, [r4, #16]
 800c9ce:	6861      	ldr	r1, [r4, #4]
 800c9d0:	4299      	cmp	r1, r3
 800c9d2:	bfde      	ittt	le
 800c9d4:	2330      	movle	r3, #48	@ 0x30
 800c9d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c9da:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c9de:	1b92      	subs	r2, r2, r6
 800c9e0:	6122      	str	r2, [r4, #16]
 800c9e2:	f8cd a000 	str.w	sl, [sp]
 800c9e6:	464b      	mov	r3, r9
 800c9e8:	aa03      	add	r2, sp, #12
 800c9ea:	4621      	mov	r1, r4
 800c9ec:	4640      	mov	r0, r8
 800c9ee:	f7ff fee7 	bl	800c7c0 <_printf_common>
 800c9f2:	3001      	adds	r0, #1
 800c9f4:	d14a      	bne.n	800ca8c <_printf_i+0x1f0>
 800c9f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c9fa:	b004      	add	sp, #16
 800c9fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca00:	6823      	ldr	r3, [r4, #0]
 800ca02:	f043 0320 	orr.w	r3, r3, #32
 800ca06:	6023      	str	r3, [r4, #0]
 800ca08:	4832      	ldr	r0, [pc, #200]	@ (800cad4 <_printf_i+0x238>)
 800ca0a:	2778      	movs	r7, #120	@ 0x78
 800ca0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ca10:	6823      	ldr	r3, [r4, #0]
 800ca12:	6831      	ldr	r1, [r6, #0]
 800ca14:	061f      	lsls	r7, r3, #24
 800ca16:	f851 5b04 	ldr.w	r5, [r1], #4
 800ca1a:	d402      	bmi.n	800ca22 <_printf_i+0x186>
 800ca1c:	065f      	lsls	r7, r3, #25
 800ca1e:	bf48      	it	mi
 800ca20:	b2ad      	uxthmi	r5, r5
 800ca22:	6031      	str	r1, [r6, #0]
 800ca24:	07d9      	lsls	r1, r3, #31
 800ca26:	bf44      	itt	mi
 800ca28:	f043 0320 	orrmi.w	r3, r3, #32
 800ca2c:	6023      	strmi	r3, [r4, #0]
 800ca2e:	b11d      	cbz	r5, 800ca38 <_printf_i+0x19c>
 800ca30:	2310      	movs	r3, #16
 800ca32:	e7ad      	b.n	800c990 <_printf_i+0xf4>
 800ca34:	4826      	ldr	r0, [pc, #152]	@ (800cad0 <_printf_i+0x234>)
 800ca36:	e7e9      	b.n	800ca0c <_printf_i+0x170>
 800ca38:	6823      	ldr	r3, [r4, #0]
 800ca3a:	f023 0320 	bic.w	r3, r3, #32
 800ca3e:	6023      	str	r3, [r4, #0]
 800ca40:	e7f6      	b.n	800ca30 <_printf_i+0x194>
 800ca42:	4616      	mov	r6, r2
 800ca44:	e7bd      	b.n	800c9c2 <_printf_i+0x126>
 800ca46:	6833      	ldr	r3, [r6, #0]
 800ca48:	6825      	ldr	r5, [r4, #0]
 800ca4a:	6961      	ldr	r1, [r4, #20]
 800ca4c:	1d18      	adds	r0, r3, #4
 800ca4e:	6030      	str	r0, [r6, #0]
 800ca50:	062e      	lsls	r6, r5, #24
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	d501      	bpl.n	800ca5a <_printf_i+0x1be>
 800ca56:	6019      	str	r1, [r3, #0]
 800ca58:	e002      	b.n	800ca60 <_printf_i+0x1c4>
 800ca5a:	0668      	lsls	r0, r5, #25
 800ca5c:	d5fb      	bpl.n	800ca56 <_printf_i+0x1ba>
 800ca5e:	8019      	strh	r1, [r3, #0]
 800ca60:	2300      	movs	r3, #0
 800ca62:	6123      	str	r3, [r4, #16]
 800ca64:	4616      	mov	r6, r2
 800ca66:	e7bc      	b.n	800c9e2 <_printf_i+0x146>
 800ca68:	6833      	ldr	r3, [r6, #0]
 800ca6a:	1d1a      	adds	r2, r3, #4
 800ca6c:	6032      	str	r2, [r6, #0]
 800ca6e:	681e      	ldr	r6, [r3, #0]
 800ca70:	6862      	ldr	r2, [r4, #4]
 800ca72:	2100      	movs	r1, #0
 800ca74:	4630      	mov	r0, r6
 800ca76:	f7f3 fbd3 	bl	8000220 <memchr>
 800ca7a:	b108      	cbz	r0, 800ca80 <_printf_i+0x1e4>
 800ca7c:	1b80      	subs	r0, r0, r6
 800ca7e:	6060      	str	r0, [r4, #4]
 800ca80:	6863      	ldr	r3, [r4, #4]
 800ca82:	6123      	str	r3, [r4, #16]
 800ca84:	2300      	movs	r3, #0
 800ca86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca8a:	e7aa      	b.n	800c9e2 <_printf_i+0x146>
 800ca8c:	6923      	ldr	r3, [r4, #16]
 800ca8e:	4632      	mov	r2, r6
 800ca90:	4649      	mov	r1, r9
 800ca92:	4640      	mov	r0, r8
 800ca94:	47d0      	blx	sl
 800ca96:	3001      	adds	r0, #1
 800ca98:	d0ad      	beq.n	800c9f6 <_printf_i+0x15a>
 800ca9a:	6823      	ldr	r3, [r4, #0]
 800ca9c:	079b      	lsls	r3, r3, #30
 800ca9e:	d413      	bmi.n	800cac8 <_printf_i+0x22c>
 800caa0:	68e0      	ldr	r0, [r4, #12]
 800caa2:	9b03      	ldr	r3, [sp, #12]
 800caa4:	4298      	cmp	r0, r3
 800caa6:	bfb8      	it	lt
 800caa8:	4618      	movlt	r0, r3
 800caaa:	e7a6      	b.n	800c9fa <_printf_i+0x15e>
 800caac:	2301      	movs	r3, #1
 800caae:	4632      	mov	r2, r6
 800cab0:	4649      	mov	r1, r9
 800cab2:	4640      	mov	r0, r8
 800cab4:	47d0      	blx	sl
 800cab6:	3001      	adds	r0, #1
 800cab8:	d09d      	beq.n	800c9f6 <_printf_i+0x15a>
 800caba:	3501      	adds	r5, #1
 800cabc:	68e3      	ldr	r3, [r4, #12]
 800cabe:	9903      	ldr	r1, [sp, #12]
 800cac0:	1a5b      	subs	r3, r3, r1
 800cac2:	42ab      	cmp	r3, r5
 800cac4:	dcf2      	bgt.n	800caac <_printf_i+0x210>
 800cac6:	e7eb      	b.n	800caa0 <_printf_i+0x204>
 800cac8:	2500      	movs	r5, #0
 800caca:	f104 0619 	add.w	r6, r4, #25
 800cace:	e7f5      	b.n	800cabc <_printf_i+0x220>
 800cad0:	0800d79e 	.word	0x0800d79e
 800cad4:	0800d7af 	.word	0x0800d7af

0800cad8 <_scanf_chars>:
 800cad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cadc:	4615      	mov	r5, r2
 800cade:	688a      	ldr	r2, [r1, #8]
 800cae0:	4680      	mov	r8, r0
 800cae2:	460c      	mov	r4, r1
 800cae4:	b932      	cbnz	r2, 800caf4 <_scanf_chars+0x1c>
 800cae6:	698a      	ldr	r2, [r1, #24]
 800cae8:	2a00      	cmp	r2, #0
 800caea:	bf14      	ite	ne
 800caec:	f04f 32ff 	movne.w	r2, #4294967295
 800caf0:	2201      	moveq	r2, #1
 800caf2:	608a      	str	r2, [r1, #8]
 800caf4:	6822      	ldr	r2, [r4, #0]
 800caf6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800cb88 <_scanf_chars+0xb0>
 800cafa:	06d1      	lsls	r1, r2, #27
 800cafc:	bf5f      	itttt	pl
 800cafe:	681a      	ldrpl	r2, [r3, #0]
 800cb00:	1d11      	addpl	r1, r2, #4
 800cb02:	6019      	strpl	r1, [r3, #0]
 800cb04:	6816      	ldrpl	r6, [r2, #0]
 800cb06:	2700      	movs	r7, #0
 800cb08:	69a0      	ldr	r0, [r4, #24]
 800cb0a:	b188      	cbz	r0, 800cb30 <_scanf_chars+0x58>
 800cb0c:	2801      	cmp	r0, #1
 800cb0e:	d107      	bne.n	800cb20 <_scanf_chars+0x48>
 800cb10:	682b      	ldr	r3, [r5, #0]
 800cb12:	781a      	ldrb	r2, [r3, #0]
 800cb14:	6963      	ldr	r3, [r4, #20]
 800cb16:	5c9b      	ldrb	r3, [r3, r2]
 800cb18:	b953      	cbnz	r3, 800cb30 <_scanf_chars+0x58>
 800cb1a:	2f00      	cmp	r7, #0
 800cb1c:	d031      	beq.n	800cb82 <_scanf_chars+0xaa>
 800cb1e:	e022      	b.n	800cb66 <_scanf_chars+0x8e>
 800cb20:	2802      	cmp	r0, #2
 800cb22:	d120      	bne.n	800cb66 <_scanf_chars+0x8e>
 800cb24:	682b      	ldr	r3, [r5, #0]
 800cb26:	781b      	ldrb	r3, [r3, #0]
 800cb28:	f819 3003 	ldrb.w	r3, [r9, r3]
 800cb2c:	071b      	lsls	r3, r3, #28
 800cb2e:	d41a      	bmi.n	800cb66 <_scanf_chars+0x8e>
 800cb30:	6823      	ldr	r3, [r4, #0]
 800cb32:	06da      	lsls	r2, r3, #27
 800cb34:	bf5e      	ittt	pl
 800cb36:	682b      	ldrpl	r3, [r5, #0]
 800cb38:	781b      	ldrbpl	r3, [r3, #0]
 800cb3a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cb3e:	682a      	ldr	r2, [r5, #0]
 800cb40:	686b      	ldr	r3, [r5, #4]
 800cb42:	3201      	adds	r2, #1
 800cb44:	602a      	str	r2, [r5, #0]
 800cb46:	68a2      	ldr	r2, [r4, #8]
 800cb48:	3b01      	subs	r3, #1
 800cb4a:	3a01      	subs	r2, #1
 800cb4c:	606b      	str	r3, [r5, #4]
 800cb4e:	3701      	adds	r7, #1
 800cb50:	60a2      	str	r2, [r4, #8]
 800cb52:	b142      	cbz	r2, 800cb66 <_scanf_chars+0x8e>
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	dcd7      	bgt.n	800cb08 <_scanf_chars+0x30>
 800cb58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cb5c:	4629      	mov	r1, r5
 800cb5e:	4640      	mov	r0, r8
 800cb60:	4798      	blx	r3
 800cb62:	2800      	cmp	r0, #0
 800cb64:	d0d0      	beq.n	800cb08 <_scanf_chars+0x30>
 800cb66:	6823      	ldr	r3, [r4, #0]
 800cb68:	f013 0310 	ands.w	r3, r3, #16
 800cb6c:	d105      	bne.n	800cb7a <_scanf_chars+0xa2>
 800cb6e:	68e2      	ldr	r2, [r4, #12]
 800cb70:	3201      	adds	r2, #1
 800cb72:	60e2      	str	r2, [r4, #12]
 800cb74:	69a2      	ldr	r2, [r4, #24]
 800cb76:	b102      	cbz	r2, 800cb7a <_scanf_chars+0xa2>
 800cb78:	7033      	strb	r3, [r6, #0]
 800cb7a:	6923      	ldr	r3, [r4, #16]
 800cb7c:	443b      	add	r3, r7
 800cb7e:	6123      	str	r3, [r4, #16]
 800cb80:	2000      	movs	r0, #0
 800cb82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb86:	bf00      	nop
 800cb88:	0800d7dc 	.word	0x0800d7dc

0800cb8c <_scanf_i>:
 800cb8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb90:	4698      	mov	r8, r3
 800cb92:	4b74      	ldr	r3, [pc, #464]	@ (800cd64 <_scanf_i+0x1d8>)
 800cb94:	460c      	mov	r4, r1
 800cb96:	4682      	mov	sl, r0
 800cb98:	4616      	mov	r6, r2
 800cb9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cb9e:	b087      	sub	sp, #28
 800cba0:	ab03      	add	r3, sp, #12
 800cba2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cba6:	4b70      	ldr	r3, [pc, #448]	@ (800cd68 <_scanf_i+0x1dc>)
 800cba8:	69a1      	ldr	r1, [r4, #24]
 800cbaa:	4a70      	ldr	r2, [pc, #448]	@ (800cd6c <_scanf_i+0x1e0>)
 800cbac:	2903      	cmp	r1, #3
 800cbae:	bf08      	it	eq
 800cbb0:	461a      	moveq	r2, r3
 800cbb2:	68a3      	ldr	r3, [r4, #8]
 800cbb4:	9201      	str	r2, [sp, #4]
 800cbb6:	1e5a      	subs	r2, r3, #1
 800cbb8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cbbc:	bf88      	it	hi
 800cbbe:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cbc2:	4627      	mov	r7, r4
 800cbc4:	bf82      	ittt	hi
 800cbc6:	eb03 0905 	addhi.w	r9, r3, r5
 800cbca:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cbce:	60a3      	strhi	r3, [r4, #8]
 800cbd0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cbd4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800cbd8:	bf98      	it	ls
 800cbda:	f04f 0900 	movls.w	r9, #0
 800cbde:	6023      	str	r3, [r4, #0]
 800cbe0:	463d      	mov	r5, r7
 800cbe2:	f04f 0b00 	mov.w	fp, #0
 800cbe6:	6831      	ldr	r1, [r6, #0]
 800cbe8:	ab03      	add	r3, sp, #12
 800cbea:	7809      	ldrb	r1, [r1, #0]
 800cbec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cbf0:	2202      	movs	r2, #2
 800cbf2:	f7f3 fb15 	bl	8000220 <memchr>
 800cbf6:	b328      	cbz	r0, 800cc44 <_scanf_i+0xb8>
 800cbf8:	f1bb 0f01 	cmp.w	fp, #1
 800cbfc:	d159      	bne.n	800ccb2 <_scanf_i+0x126>
 800cbfe:	6862      	ldr	r2, [r4, #4]
 800cc00:	b92a      	cbnz	r2, 800cc0e <_scanf_i+0x82>
 800cc02:	6822      	ldr	r2, [r4, #0]
 800cc04:	2108      	movs	r1, #8
 800cc06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cc0a:	6061      	str	r1, [r4, #4]
 800cc0c:	6022      	str	r2, [r4, #0]
 800cc0e:	6822      	ldr	r2, [r4, #0]
 800cc10:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800cc14:	6022      	str	r2, [r4, #0]
 800cc16:	68a2      	ldr	r2, [r4, #8]
 800cc18:	1e51      	subs	r1, r2, #1
 800cc1a:	60a1      	str	r1, [r4, #8]
 800cc1c:	b192      	cbz	r2, 800cc44 <_scanf_i+0xb8>
 800cc1e:	6832      	ldr	r2, [r6, #0]
 800cc20:	1c51      	adds	r1, r2, #1
 800cc22:	6031      	str	r1, [r6, #0]
 800cc24:	7812      	ldrb	r2, [r2, #0]
 800cc26:	f805 2b01 	strb.w	r2, [r5], #1
 800cc2a:	6872      	ldr	r2, [r6, #4]
 800cc2c:	3a01      	subs	r2, #1
 800cc2e:	2a00      	cmp	r2, #0
 800cc30:	6072      	str	r2, [r6, #4]
 800cc32:	dc07      	bgt.n	800cc44 <_scanf_i+0xb8>
 800cc34:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800cc38:	4631      	mov	r1, r6
 800cc3a:	4650      	mov	r0, sl
 800cc3c:	4790      	blx	r2
 800cc3e:	2800      	cmp	r0, #0
 800cc40:	f040 8085 	bne.w	800cd4e <_scanf_i+0x1c2>
 800cc44:	f10b 0b01 	add.w	fp, fp, #1
 800cc48:	f1bb 0f03 	cmp.w	fp, #3
 800cc4c:	d1cb      	bne.n	800cbe6 <_scanf_i+0x5a>
 800cc4e:	6863      	ldr	r3, [r4, #4]
 800cc50:	b90b      	cbnz	r3, 800cc56 <_scanf_i+0xca>
 800cc52:	230a      	movs	r3, #10
 800cc54:	6063      	str	r3, [r4, #4]
 800cc56:	6863      	ldr	r3, [r4, #4]
 800cc58:	4945      	ldr	r1, [pc, #276]	@ (800cd70 <_scanf_i+0x1e4>)
 800cc5a:	6960      	ldr	r0, [r4, #20]
 800cc5c:	1ac9      	subs	r1, r1, r3
 800cc5e:	f000 f889 	bl	800cd74 <__sccl>
 800cc62:	f04f 0b00 	mov.w	fp, #0
 800cc66:	68a3      	ldr	r3, [r4, #8]
 800cc68:	6822      	ldr	r2, [r4, #0]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d03d      	beq.n	800ccea <_scanf_i+0x15e>
 800cc6e:	6831      	ldr	r1, [r6, #0]
 800cc70:	6960      	ldr	r0, [r4, #20]
 800cc72:	f891 c000 	ldrb.w	ip, [r1]
 800cc76:	f810 000c 	ldrb.w	r0, [r0, ip]
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d035      	beq.n	800ccea <_scanf_i+0x15e>
 800cc7e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800cc82:	d124      	bne.n	800ccce <_scanf_i+0x142>
 800cc84:	0510      	lsls	r0, r2, #20
 800cc86:	d522      	bpl.n	800ccce <_scanf_i+0x142>
 800cc88:	f10b 0b01 	add.w	fp, fp, #1
 800cc8c:	f1b9 0f00 	cmp.w	r9, #0
 800cc90:	d003      	beq.n	800cc9a <_scanf_i+0x10e>
 800cc92:	3301      	adds	r3, #1
 800cc94:	f109 39ff 	add.w	r9, r9, #4294967295
 800cc98:	60a3      	str	r3, [r4, #8]
 800cc9a:	6873      	ldr	r3, [r6, #4]
 800cc9c:	3b01      	subs	r3, #1
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	6073      	str	r3, [r6, #4]
 800cca2:	dd1b      	ble.n	800ccdc <_scanf_i+0x150>
 800cca4:	6833      	ldr	r3, [r6, #0]
 800cca6:	3301      	adds	r3, #1
 800cca8:	6033      	str	r3, [r6, #0]
 800ccaa:	68a3      	ldr	r3, [r4, #8]
 800ccac:	3b01      	subs	r3, #1
 800ccae:	60a3      	str	r3, [r4, #8]
 800ccb0:	e7d9      	b.n	800cc66 <_scanf_i+0xda>
 800ccb2:	f1bb 0f02 	cmp.w	fp, #2
 800ccb6:	d1ae      	bne.n	800cc16 <_scanf_i+0x8a>
 800ccb8:	6822      	ldr	r2, [r4, #0]
 800ccba:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ccbe:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ccc2:	d1c4      	bne.n	800cc4e <_scanf_i+0xc2>
 800ccc4:	2110      	movs	r1, #16
 800ccc6:	6061      	str	r1, [r4, #4]
 800ccc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cccc:	e7a2      	b.n	800cc14 <_scanf_i+0x88>
 800ccce:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ccd2:	6022      	str	r2, [r4, #0]
 800ccd4:	780b      	ldrb	r3, [r1, #0]
 800ccd6:	f805 3b01 	strb.w	r3, [r5], #1
 800ccda:	e7de      	b.n	800cc9a <_scanf_i+0x10e>
 800ccdc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cce0:	4631      	mov	r1, r6
 800cce2:	4650      	mov	r0, sl
 800cce4:	4798      	blx	r3
 800cce6:	2800      	cmp	r0, #0
 800cce8:	d0df      	beq.n	800ccaa <_scanf_i+0x11e>
 800ccea:	6823      	ldr	r3, [r4, #0]
 800ccec:	05d9      	lsls	r1, r3, #23
 800ccee:	d50d      	bpl.n	800cd0c <_scanf_i+0x180>
 800ccf0:	42bd      	cmp	r5, r7
 800ccf2:	d909      	bls.n	800cd08 <_scanf_i+0x17c>
 800ccf4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ccf8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccfc:	4632      	mov	r2, r6
 800ccfe:	4650      	mov	r0, sl
 800cd00:	4798      	blx	r3
 800cd02:	f105 39ff 	add.w	r9, r5, #4294967295
 800cd06:	464d      	mov	r5, r9
 800cd08:	42bd      	cmp	r5, r7
 800cd0a:	d028      	beq.n	800cd5e <_scanf_i+0x1d2>
 800cd0c:	6822      	ldr	r2, [r4, #0]
 800cd0e:	f012 0210 	ands.w	r2, r2, #16
 800cd12:	d113      	bne.n	800cd3c <_scanf_i+0x1b0>
 800cd14:	702a      	strb	r2, [r5, #0]
 800cd16:	6863      	ldr	r3, [r4, #4]
 800cd18:	9e01      	ldr	r6, [sp, #4]
 800cd1a:	4639      	mov	r1, r7
 800cd1c:	4650      	mov	r0, sl
 800cd1e:	47b0      	blx	r6
 800cd20:	f8d8 3000 	ldr.w	r3, [r8]
 800cd24:	6821      	ldr	r1, [r4, #0]
 800cd26:	1d1a      	adds	r2, r3, #4
 800cd28:	f8c8 2000 	str.w	r2, [r8]
 800cd2c:	f011 0f20 	tst.w	r1, #32
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	d00f      	beq.n	800cd54 <_scanf_i+0x1c8>
 800cd34:	6018      	str	r0, [r3, #0]
 800cd36:	68e3      	ldr	r3, [r4, #12]
 800cd38:	3301      	adds	r3, #1
 800cd3a:	60e3      	str	r3, [r4, #12]
 800cd3c:	6923      	ldr	r3, [r4, #16]
 800cd3e:	1bed      	subs	r5, r5, r7
 800cd40:	445d      	add	r5, fp
 800cd42:	442b      	add	r3, r5
 800cd44:	6123      	str	r3, [r4, #16]
 800cd46:	2000      	movs	r0, #0
 800cd48:	b007      	add	sp, #28
 800cd4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd4e:	f04f 0b00 	mov.w	fp, #0
 800cd52:	e7ca      	b.n	800ccea <_scanf_i+0x15e>
 800cd54:	07ca      	lsls	r2, r1, #31
 800cd56:	bf4c      	ite	mi
 800cd58:	8018      	strhmi	r0, [r3, #0]
 800cd5a:	6018      	strpl	r0, [r3, #0]
 800cd5c:	e7eb      	b.n	800cd36 <_scanf_i+0x1aa>
 800cd5e:	2001      	movs	r0, #1
 800cd60:	e7f2      	b.n	800cd48 <_scanf_i+0x1bc>
 800cd62:	bf00      	nop
 800cd64:	0800d690 	.word	0x0800d690
 800cd68:	0800cfad 	.word	0x0800cfad
 800cd6c:	0800d08d 	.word	0x0800d08d
 800cd70:	0800d7d0 	.word	0x0800d7d0

0800cd74 <__sccl>:
 800cd74:	b570      	push	{r4, r5, r6, lr}
 800cd76:	780b      	ldrb	r3, [r1, #0]
 800cd78:	4604      	mov	r4, r0
 800cd7a:	2b5e      	cmp	r3, #94	@ 0x5e
 800cd7c:	bf0b      	itete	eq
 800cd7e:	784b      	ldrbeq	r3, [r1, #1]
 800cd80:	1c4a      	addne	r2, r1, #1
 800cd82:	1c8a      	addeq	r2, r1, #2
 800cd84:	2100      	movne	r1, #0
 800cd86:	bf08      	it	eq
 800cd88:	2101      	moveq	r1, #1
 800cd8a:	3801      	subs	r0, #1
 800cd8c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800cd90:	f800 1f01 	strb.w	r1, [r0, #1]!
 800cd94:	42a8      	cmp	r0, r5
 800cd96:	d1fb      	bne.n	800cd90 <__sccl+0x1c>
 800cd98:	b90b      	cbnz	r3, 800cd9e <__sccl+0x2a>
 800cd9a:	1e50      	subs	r0, r2, #1
 800cd9c:	bd70      	pop	{r4, r5, r6, pc}
 800cd9e:	f081 0101 	eor.w	r1, r1, #1
 800cda2:	54e1      	strb	r1, [r4, r3]
 800cda4:	4610      	mov	r0, r2
 800cda6:	4602      	mov	r2, r0
 800cda8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cdac:	2d2d      	cmp	r5, #45	@ 0x2d
 800cdae:	d005      	beq.n	800cdbc <__sccl+0x48>
 800cdb0:	2d5d      	cmp	r5, #93	@ 0x5d
 800cdb2:	d016      	beq.n	800cde2 <__sccl+0x6e>
 800cdb4:	2d00      	cmp	r5, #0
 800cdb6:	d0f1      	beq.n	800cd9c <__sccl+0x28>
 800cdb8:	462b      	mov	r3, r5
 800cdba:	e7f2      	b.n	800cda2 <__sccl+0x2e>
 800cdbc:	7846      	ldrb	r6, [r0, #1]
 800cdbe:	2e5d      	cmp	r6, #93	@ 0x5d
 800cdc0:	d0fa      	beq.n	800cdb8 <__sccl+0x44>
 800cdc2:	42b3      	cmp	r3, r6
 800cdc4:	dcf8      	bgt.n	800cdb8 <__sccl+0x44>
 800cdc6:	3002      	adds	r0, #2
 800cdc8:	461a      	mov	r2, r3
 800cdca:	3201      	adds	r2, #1
 800cdcc:	4296      	cmp	r6, r2
 800cdce:	54a1      	strb	r1, [r4, r2]
 800cdd0:	dcfb      	bgt.n	800cdca <__sccl+0x56>
 800cdd2:	1af2      	subs	r2, r6, r3
 800cdd4:	3a01      	subs	r2, #1
 800cdd6:	1c5d      	adds	r5, r3, #1
 800cdd8:	42b3      	cmp	r3, r6
 800cdda:	bfa8      	it	ge
 800cddc:	2200      	movge	r2, #0
 800cdde:	18ab      	adds	r3, r5, r2
 800cde0:	e7e1      	b.n	800cda6 <__sccl+0x32>
 800cde2:	4610      	mov	r0, r2
 800cde4:	e7da      	b.n	800cd9c <__sccl+0x28>

0800cde6 <__submore>:
 800cde6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdea:	460c      	mov	r4, r1
 800cdec:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800cdee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdf2:	4299      	cmp	r1, r3
 800cdf4:	d11d      	bne.n	800ce32 <__submore+0x4c>
 800cdf6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cdfa:	f7fe ffd3 	bl	800bda4 <_malloc_r>
 800cdfe:	b918      	cbnz	r0, 800ce08 <__submore+0x22>
 800ce00:	f04f 30ff 	mov.w	r0, #4294967295
 800ce04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ce0c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ce0e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ce12:	6360      	str	r0, [r4, #52]	@ 0x34
 800ce14:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800ce18:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ce1c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ce20:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ce24:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ce28:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ce2c:	6020      	str	r0, [r4, #0]
 800ce2e:	2000      	movs	r0, #0
 800ce30:	e7e8      	b.n	800ce04 <__submore+0x1e>
 800ce32:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800ce34:	0077      	lsls	r7, r6, #1
 800ce36:	463a      	mov	r2, r7
 800ce38:	f000 f80f 	bl	800ce5a <_realloc_r>
 800ce3c:	4605      	mov	r5, r0
 800ce3e:	2800      	cmp	r0, #0
 800ce40:	d0de      	beq.n	800ce00 <__submore+0x1a>
 800ce42:	eb00 0806 	add.w	r8, r0, r6
 800ce46:	4601      	mov	r1, r0
 800ce48:	4632      	mov	r2, r6
 800ce4a:	4640      	mov	r0, r8
 800ce4c:	f7ff f938 	bl	800c0c0 <memcpy>
 800ce50:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800ce54:	f8c4 8000 	str.w	r8, [r4]
 800ce58:	e7e9      	b.n	800ce2e <__submore+0x48>

0800ce5a <_realloc_r>:
 800ce5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce5e:	4607      	mov	r7, r0
 800ce60:	4614      	mov	r4, r2
 800ce62:	460d      	mov	r5, r1
 800ce64:	b921      	cbnz	r1, 800ce70 <_realloc_r+0x16>
 800ce66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce6a:	4611      	mov	r1, r2
 800ce6c:	f7fe bf9a 	b.w	800bda4 <_malloc_r>
 800ce70:	b92a      	cbnz	r2, 800ce7e <_realloc_r+0x24>
 800ce72:	f7ff f933 	bl	800c0dc <_free_r>
 800ce76:	4625      	mov	r5, r4
 800ce78:	4628      	mov	r0, r5
 800ce7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce7e:	f000 f907 	bl	800d090 <_malloc_usable_size_r>
 800ce82:	4284      	cmp	r4, r0
 800ce84:	4606      	mov	r6, r0
 800ce86:	d802      	bhi.n	800ce8e <_realloc_r+0x34>
 800ce88:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce8c:	d8f4      	bhi.n	800ce78 <_realloc_r+0x1e>
 800ce8e:	4621      	mov	r1, r4
 800ce90:	4638      	mov	r0, r7
 800ce92:	f7fe ff87 	bl	800bda4 <_malloc_r>
 800ce96:	4680      	mov	r8, r0
 800ce98:	b908      	cbnz	r0, 800ce9e <_realloc_r+0x44>
 800ce9a:	4645      	mov	r5, r8
 800ce9c:	e7ec      	b.n	800ce78 <_realloc_r+0x1e>
 800ce9e:	42b4      	cmp	r4, r6
 800cea0:	4622      	mov	r2, r4
 800cea2:	4629      	mov	r1, r5
 800cea4:	bf28      	it	cs
 800cea6:	4632      	movcs	r2, r6
 800cea8:	f7ff f90a 	bl	800c0c0 <memcpy>
 800ceac:	4629      	mov	r1, r5
 800ceae:	4638      	mov	r0, r7
 800ceb0:	f7ff f914 	bl	800c0dc <_free_r>
 800ceb4:	e7f1      	b.n	800ce9a <_realloc_r+0x40>
	...

0800ceb8 <_strtol_l.isra.0>:
 800ceb8:	2b24      	cmp	r3, #36	@ 0x24
 800ceba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cebe:	4686      	mov	lr, r0
 800cec0:	4690      	mov	r8, r2
 800cec2:	d801      	bhi.n	800cec8 <_strtol_l.isra.0+0x10>
 800cec4:	2b01      	cmp	r3, #1
 800cec6:	d106      	bne.n	800ced6 <_strtol_l.isra.0+0x1e>
 800cec8:	f7ff f8ce 	bl	800c068 <__errno>
 800cecc:	2316      	movs	r3, #22
 800cece:	6003      	str	r3, [r0, #0]
 800ced0:	2000      	movs	r0, #0
 800ced2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ced6:	4834      	ldr	r0, [pc, #208]	@ (800cfa8 <_strtol_l.isra.0+0xf0>)
 800ced8:	460d      	mov	r5, r1
 800ceda:	462a      	mov	r2, r5
 800cedc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cee0:	5d06      	ldrb	r6, [r0, r4]
 800cee2:	f016 0608 	ands.w	r6, r6, #8
 800cee6:	d1f8      	bne.n	800ceda <_strtol_l.isra.0+0x22>
 800cee8:	2c2d      	cmp	r4, #45	@ 0x2d
 800ceea:	d110      	bne.n	800cf0e <_strtol_l.isra.0+0x56>
 800ceec:	782c      	ldrb	r4, [r5, #0]
 800ceee:	2601      	movs	r6, #1
 800cef0:	1c95      	adds	r5, r2, #2
 800cef2:	f033 0210 	bics.w	r2, r3, #16
 800cef6:	d115      	bne.n	800cf24 <_strtol_l.isra.0+0x6c>
 800cef8:	2c30      	cmp	r4, #48	@ 0x30
 800cefa:	d10d      	bne.n	800cf18 <_strtol_l.isra.0+0x60>
 800cefc:	782a      	ldrb	r2, [r5, #0]
 800cefe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cf02:	2a58      	cmp	r2, #88	@ 0x58
 800cf04:	d108      	bne.n	800cf18 <_strtol_l.isra.0+0x60>
 800cf06:	786c      	ldrb	r4, [r5, #1]
 800cf08:	3502      	adds	r5, #2
 800cf0a:	2310      	movs	r3, #16
 800cf0c:	e00a      	b.n	800cf24 <_strtol_l.isra.0+0x6c>
 800cf0e:	2c2b      	cmp	r4, #43	@ 0x2b
 800cf10:	bf04      	itt	eq
 800cf12:	782c      	ldrbeq	r4, [r5, #0]
 800cf14:	1c95      	addeq	r5, r2, #2
 800cf16:	e7ec      	b.n	800cef2 <_strtol_l.isra.0+0x3a>
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d1f6      	bne.n	800cf0a <_strtol_l.isra.0+0x52>
 800cf1c:	2c30      	cmp	r4, #48	@ 0x30
 800cf1e:	bf14      	ite	ne
 800cf20:	230a      	movne	r3, #10
 800cf22:	2308      	moveq	r3, #8
 800cf24:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cf28:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	fbbc f9f3 	udiv	r9, ip, r3
 800cf32:	4610      	mov	r0, r2
 800cf34:	fb03 ca19 	mls	sl, r3, r9, ip
 800cf38:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cf3c:	2f09      	cmp	r7, #9
 800cf3e:	d80f      	bhi.n	800cf60 <_strtol_l.isra.0+0xa8>
 800cf40:	463c      	mov	r4, r7
 800cf42:	42a3      	cmp	r3, r4
 800cf44:	dd1b      	ble.n	800cf7e <_strtol_l.isra.0+0xc6>
 800cf46:	1c57      	adds	r7, r2, #1
 800cf48:	d007      	beq.n	800cf5a <_strtol_l.isra.0+0xa2>
 800cf4a:	4581      	cmp	r9, r0
 800cf4c:	d314      	bcc.n	800cf78 <_strtol_l.isra.0+0xc0>
 800cf4e:	d101      	bne.n	800cf54 <_strtol_l.isra.0+0x9c>
 800cf50:	45a2      	cmp	sl, r4
 800cf52:	db11      	blt.n	800cf78 <_strtol_l.isra.0+0xc0>
 800cf54:	fb00 4003 	mla	r0, r0, r3, r4
 800cf58:	2201      	movs	r2, #1
 800cf5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf5e:	e7eb      	b.n	800cf38 <_strtol_l.isra.0+0x80>
 800cf60:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cf64:	2f19      	cmp	r7, #25
 800cf66:	d801      	bhi.n	800cf6c <_strtol_l.isra.0+0xb4>
 800cf68:	3c37      	subs	r4, #55	@ 0x37
 800cf6a:	e7ea      	b.n	800cf42 <_strtol_l.isra.0+0x8a>
 800cf6c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cf70:	2f19      	cmp	r7, #25
 800cf72:	d804      	bhi.n	800cf7e <_strtol_l.isra.0+0xc6>
 800cf74:	3c57      	subs	r4, #87	@ 0x57
 800cf76:	e7e4      	b.n	800cf42 <_strtol_l.isra.0+0x8a>
 800cf78:	f04f 32ff 	mov.w	r2, #4294967295
 800cf7c:	e7ed      	b.n	800cf5a <_strtol_l.isra.0+0xa2>
 800cf7e:	1c53      	adds	r3, r2, #1
 800cf80:	d108      	bne.n	800cf94 <_strtol_l.isra.0+0xdc>
 800cf82:	2322      	movs	r3, #34	@ 0x22
 800cf84:	f8ce 3000 	str.w	r3, [lr]
 800cf88:	4660      	mov	r0, ip
 800cf8a:	f1b8 0f00 	cmp.w	r8, #0
 800cf8e:	d0a0      	beq.n	800ced2 <_strtol_l.isra.0+0x1a>
 800cf90:	1e69      	subs	r1, r5, #1
 800cf92:	e006      	b.n	800cfa2 <_strtol_l.isra.0+0xea>
 800cf94:	b106      	cbz	r6, 800cf98 <_strtol_l.isra.0+0xe0>
 800cf96:	4240      	negs	r0, r0
 800cf98:	f1b8 0f00 	cmp.w	r8, #0
 800cf9c:	d099      	beq.n	800ced2 <_strtol_l.isra.0+0x1a>
 800cf9e:	2a00      	cmp	r2, #0
 800cfa0:	d1f6      	bne.n	800cf90 <_strtol_l.isra.0+0xd8>
 800cfa2:	f8c8 1000 	str.w	r1, [r8]
 800cfa6:	e794      	b.n	800ced2 <_strtol_l.isra.0+0x1a>
 800cfa8:	0800d7dc 	.word	0x0800d7dc

0800cfac <_strtol_r>:
 800cfac:	f7ff bf84 	b.w	800ceb8 <_strtol_l.isra.0>

0800cfb0 <_strtoul_l.isra.0>:
 800cfb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cfb4:	4e34      	ldr	r6, [pc, #208]	@ (800d088 <_strtoul_l.isra.0+0xd8>)
 800cfb6:	4686      	mov	lr, r0
 800cfb8:	460d      	mov	r5, r1
 800cfba:	4628      	mov	r0, r5
 800cfbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cfc0:	5d37      	ldrb	r7, [r6, r4]
 800cfc2:	f017 0708 	ands.w	r7, r7, #8
 800cfc6:	d1f8      	bne.n	800cfba <_strtoul_l.isra.0+0xa>
 800cfc8:	2c2d      	cmp	r4, #45	@ 0x2d
 800cfca:	d110      	bne.n	800cfee <_strtoul_l.isra.0+0x3e>
 800cfcc:	782c      	ldrb	r4, [r5, #0]
 800cfce:	2701      	movs	r7, #1
 800cfd0:	1c85      	adds	r5, r0, #2
 800cfd2:	f033 0010 	bics.w	r0, r3, #16
 800cfd6:	d115      	bne.n	800d004 <_strtoul_l.isra.0+0x54>
 800cfd8:	2c30      	cmp	r4, #48	@ 0x30
 800cfda:	d10d      	bne.n	800cff8 <_strtoul_l.isra.0+0x48>
 800cfdc:	7828      	ldrb	r0, [r5, #0]
 800cfde:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800cfe2:	2858      	cmp	r0, #88	@ 0x58
 800cfe4:	d108      	bne.n	800cff8 <_strtoul_l.isra.0+0x48>
 800cfe6:	786c      	ldrb	r4, [r5, #1]
 800cfe8:	3502      	adds	r5, #2
 800cfea:	2310      	movs	r3, #16
 800cfec:	e00a      	b.n	800d004 <_strtoul_l.isra.0+0x54>
 800cfee:	2c2b      	cmp	r4, #43	@ 0x2b
 800cff0:	bf04      	itt	eq
 800cff2:	782c      	ldrbeq	r4, [r5, #0]
 800cff4:	1c85      	addeq	r5, r0, #2
 800cff6:	e7ec      	b.n	800cfd2 <_strtoul_l.isra.0+0x22>
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d1f6      	bne.n	800cfea <_strtoul_l.isra.0+0x3a>
 800cffc:	2c30      	cmp	r4, #48	@ 0x30
 800cffe:	bf14      	ite	ne
 800d000:	230a      	movne	r3, #10
 800d002:	2308      	moveq	r3, #8
 800d004:	f04f 38ff 	mov.w	r8, #4294967295
 800d008:	2600      	movs	r6, #0
 800d00a:	fbb8 f8f3 	udiv	r8, r8, r3
 800d00e:	fb03 f908 	mul.w	r9, r3, r8
 800d012:	ea6f 0909 	mvn.w	r9, r9
 800d016:	4630      	mov	r0, r6
 800d018:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d01c:	f1bc 0f09 	cmp.w	ip, #9
 800d020:	d810      	bhi.n	800d044 <_strtoul_l.isra.0+0x94>
 800d022:	4664      	mov	r4, ip
 800d024:	42a3      	cmp	r3, r4
 800d026:	dd1e      	ble.n	800d066 <_strtoul_l.isra.0+0xb6>
 800d028:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d02c:	d007      	beq.n	800d03e <_strtoul_l.isra.0+0x8e>
 800d02e:	4580      	cmp	r8, r0
 800d030:	d316      	bcc.n	800d060 <_strtoul_l.isra.0+0xb0>
 800d032:	d101      	bne.n	800d038 <_strtoul_l.isra.0+0x88>
 800d034:	45a1      	cmp	r9, r4
 800d036:	db13      	blt.n	800d060 <_strtoul_l.isra.0+0xb0>
 800d038:	fb00 4003 	mla	r0, r0, r3, r4
 800d03c:	2601      	movs	r6, #1
 800d03e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d042:	e7e9      	b.n	800d018 <_strtoul_l.isra.0+0x68>
 800d044:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d048:	f1bc 0f19 	cmp.w	ip, #25
 800d04c:	d801      	bhi.n	800d052 <_strtoul_l.isra.0+0xa2>
 800d04e:	3c37      	subs	r4, #55	@ 0x37
 800d050:	e7e8      	b.n	800d024 <_strtoul_l.isra.0+0x74>
 800d052:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d056:	f1bc 0f19 	cmp.w	ip, #25
 800d05a:	d804      	bhi.n	800d066 <_strtoul_l.isra.0+0xb6>
 800d05c:	3c57      	subs	r4, #87	@ 0x57
 800d05e:	e7e1      	b.n	800d024 <_strtoul_l.isra.0+0x74>
 800d060:	f04f 36ff 	mov.w	r6, #4294967295
 800d064:	e7eb      	b.n	800d03e <_strtoul_l.isra.0+0x8e>
 800d066:	1c73      	adds	r3, r6, #1
 800d068:	d106      	bne.n	800d078 <_strtoul_l.isra.0+0xc8>
 800d06a:	2322      	movs	r3, #34	@ 0x22
 800d06c:	f8ce 3000 	str.w	r3, [lr]
 800d070:	4630      	mov	r0, r6
 800d072:	b932      	cbnz	r2, 800d082 <_strtoul_l.isra.0+0xd2>
 800d074:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d078:	b107      	cbz	r7, 800d07c <_strtoul_l.isra.0+0xcc>
 800d07a:	4240      	negs	r0, r0
 800d07c:	2a00      	cmp	r2, #0
 800d07e:	d0f9      	beq.n	800d074 <_strtoul_l.isra.0+0xc4>
 800d080:	b106      	cbz	r6, 800d084 <_strtoul_l.isra.0+0xd4>
 800d082:	1e69      	subs	r1, r5, #1
 800d084:	6011      	str	r1, [r2, #0]
 800d086:	e7f5      	b.n	800d074 <_strtoul_l.isra.0+0xc4>
 800d088:	0800d7dc 	.word	0x0800d7dc

0800d08c <_strtoul_r>:
 800d08c:	f7ff bf90 	b.w	800cfb0 <_strtoul_l.isra.0>

0800d090 <_malloc_usable_size_r>:
 800d090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d094:	1f18      	subs	r0, r3, #4
 800d096:	2b00      	cmp	r3, #0
 800d098:	bfbc      	itt	lt
 800d09a:	580b      	ldrlt	r3, [r1, r0]
 800d09c:	18c0      	addlt	r0, r0, r3
 800d09e:	4770      	bx	lr

0800d0a0 <_init>:
 800d0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0a2:	bf00      	nop
 800d0a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0a6:	bc08      	pop	{r3}
 800d0a8:	469e      	mov	lr, r3
 800d0aa:	4770      	bx	lr

0800d0ac <_fini>:
 800d0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ae:	bf00      	nop
 800d0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0b2:	bc08      	pop	{r3}
 800d0b4:	469e      	mov	lr, r3
 800d0b6:	4770      	bx	lr
