--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: dcm/dcm_sp_inst/CLKFX
  Logical resource: dcm/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm/clkfx
--------------------------------------------------------------------------------
Slack: 2.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: dcm/dcm_sp_inst/CLKFX180
  Logical resource: dcm/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: dcm/nclkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm/dcm_sp_inst/CLK0
  Logical resource: dcm/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: dcm/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm/dcm_sp_inst/CLK0
  Logical resource: dcm/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: dcm/clk0
--------------------------------------------------------------------------------
Slack: 195.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: dcm/dcm_sp_inst/CLKFX
  Logical resource: dcm/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm/clkfx
--------------------------------------------------------------------------------
Slack: 195.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: dcm/dcm_sp_inst/CLKFX180
  Logical resource: dcm/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: dcm/nclkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_SCK = PERIOD TIMEGRP "sck_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.866ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_SCK = PERIOD TIMEGRP "sck_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi0/SCKr<0>/CLK0
  Logical resource: spi0/SCKr_0/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_clkfx = PERIOD TIMEGRP "dcm_clkfx" TS_PER_CLK50 / 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15285 paths analyzed, 2647 endpoints analyzed, 466 failing endpoints
 466 timing errors detected. (466 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.235ns.
--------------------------------------------------------------------------------
Slack:                  -4.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               everloop0/reset_everloop_BRB1 (FF)
  Destination:          everloop0/everloop0/everloop_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      8.931ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.298 - 1.417)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: everloop0/reset_everloop_BRB1 to everloop0/everloop0/everloop_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y60.Q4      Tickq                 1.778   resetn_IBUF
                                                       everloop0/reset_everloop_BRB1
    SLICE_X3Y30.D4       net (fanout=1)        2.838   everloop0/reset_everloop_BRB1
    SLICE_X3Y30.DMUX     Tilo                  0.337   everloop0/reset_everloop_BRB2
                                                       everloop0/everloop0/everloop_d_rstpot
    OLOGIC_X7Y3.D1       net (fanout=1)        2.800   everloop0/everloop0/everloop_d_rstpot
    OLOGIC_X7Y3.CLK0     Todck                 1.178   everloop0/everloop0/everloop_d
                                                       everloop0/everloop0/everloop_d
    -------------------------------------------------  ---------------------------
    Total                                      8.931ns (3.293ns logic, 5.638ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.678 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X7Y20.CE       net (fanout=5)        0.751   gpio0/_n2204_inv
    SLICE_X7Y20.CLK      Tceck                 0.390   gpio0/gpio_dir<12>
                                                       gpio0/gpio_dir_12
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (1.759ns logic, 4.899ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/data_confn (FF)
  Destination:          gpio0/gpio_dir_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.678 - 0.737)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/data_confn to gpio0/gpio_dir_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.DMUX     Tshcko                0.576   spi0/_n0117_inv
                                                       spi0/data_confn
    SLICE_X5Y41.C3       net (fanout=3)        0.834   spi0/data_confn
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X7Y20.CE       net (fanout=5)        0.751   gpio0/_n2204_inv
    SLICE_X7Y20.CLK      Tceck                 0.390   gpio0/gpio_dir<12>
                                                       gpio0/gpio_dir_12
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (1.817ns logic, 4.758ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/rd_wrn (FF)
  Destination:          gpio0/gpio_dir_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.678 - 0.746)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/rd_wrn to gpio0/gpio_dir_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.AQ       Tcko                  0.525   spi0/auto_inc
                                                       spi0/rd_wrn
    SLICE_X5Y41.C1       net (fanout=2)        0.803   spi0/rd_wrn
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X7Y20.CE       net (fanout=5)        0.751   gpio0/_n2204_inv
    SLICE_X7Y20.CLK      Tceck                 0.390   gpio0/gpio_dir<12>
                                                       gpio0/gpio_dir_12
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.766ns logic, 4.727ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               everloop0/everloop0/clk_cnt_3 (FF)
  Destination:          everloop0/everloop0/everloop_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      7.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.535ns (1.298 - 0.763)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: everloop0/everloop0/clk_cnt_3 to everloop0/everloop0/everloop_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.DQ       Tcko                  0.525   everloop0/everloop0/clk_cnt<3>
                                                       everloop0/everloop0/clk_cnt_3
    SLICE_X0Y32.A5       net (fanout=1)        0.705   everloop0/everloop0/clk_cnt<3>
    SLICE_X0Y32.A        Tilo                  0.254   everloop0/everloop0/clk_cnt<3>
                                                       everloop0/everloop0/Mmux_PWR_13_o_clk_cnt[7]_Mux_22_o1_SW0
    SLICE_X3Y30.C6       net (fanout=1)        0.772   N2
    SLICE_X3Y30.C        Tilo                  0.259   everloop0/reset_everloop_BRB2
                                                       everloop0/everloop0/Mmux_PWR_13_o_clk_cnt[7]_Mux_22_o1
    SLICE_X3Y30.D5       net (fanout=1)        0.234   everloop0/everloop0/PWR_13_o_clk_cnt[7]_Mux_22_o
    SLICE_X3Y30.DMUX     Tilo                  0.337   everloop0/reset_everloop_BRB2
                                                       everloop0/everloop0/everloop_d_rstpot
    OLOGIC_X7Y3.D1       net (fanout=1)        2.800   everloop0/everloop0/everloop_d_rstpot
    OLOGIC_X7Y3.CLK0     Todck                 1.178   everloop0/everloop0/everloop_d
                                                       everloop0/everloop0/everloop_d
    -------------------------------------------------  ---------------------------
    Total                                      7.064ns (2.553ns logic, 4.511ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/pwm_duty_14_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.656 - 0.657)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/pwm_duty_14_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.408   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_10
    -------------------------------------------------  ---------------------------
    Total                                      6.486ns (1.777ns logic, 4.709ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               everloop0/reset_everloop_BRB1 (FF)
  Destination:          everloop0/reset_everloop_BRB2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.684ns (0.640 - 1.324)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: everloop0/reset_everloop_BRB1 to everloop0/reset_everloop_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y60.Q4      Tickq                 1.778   resetn_IBUF
                                                       everloop0/reset_everloop_BRB1
    SLICE_X3Y30.D4       net (fanout=1)        2.838   everloop0/reset_everloop_BRB1
    SLICE_X3Y30.D        Tilo                  0.259   everloop0/reset_everloop_BRB2
                                                       everloop0/reset_everloop_rstpot
    SLICE_X3Y30.B2       net (fanout=1)        0.543   everloop0/reset_everloop
    SLICE_X3Y30.CLK      Tas                   0.373   everloop0/reset_everloop_BRB2
                                                       everloop0/reset_everloop_glue_ce
                                                       everloop0/reset_everloop_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      5.791ns (2.410ns logic, 3.381ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/pwm_duty_14_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.468ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.656 - 0.657)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/pwm_duty_14_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.390   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_9
    -------------------------------------------------  ---------------------------
    Total                                      6.468ns (1.759ns logic, 4.709ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/pwm_duty_14_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.656 - 0.657)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/pwm_duty_14_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.382   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_11
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (1.751ns logic, 4.709ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/pwm_duty_14_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.656 - 0.657)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/pwm_duty_14_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.365   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_8
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (1.734ns logic, 4.709ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.689 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X8Y18.CE       net (fanout=5)        0.585   gpio0/_n2204_inv
    SLICE_X8Y18.CLK      Tceck                 0.269   gpio0/gpio_dir<0>
                                                       gpio0/gpio_dir_0
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (1.638ns logic, 4.733ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.678 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C        Tilo                  0.259   everloop0/swr_0_BRB2
                                                       spi0/strobe1
    SLICE_X6Y34.C6       net (fanout=8)        1.024   spi0_cyc
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X7Y20.CE       net (fanout=5)        0.751   gpio0/_n2204_inv
    SLICE_X7Y20.CLK      Tceck                 0.390   gpio0/gpio_dir<12>
                                                       gpio0/gpio_dir_12
    -------------------------------------------------  ---------------------------
    Total                                      6.339ns (1.681ns logic, 4.658ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/bit_count_4 (FF)
  Destination:          gpio0/gpio_dir_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (0.678 - 0.811)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/bit_count_4 to gpio0/gpio_dir_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.CQ       Tcko                  0.430   spi0/bit_count<4>
                                                       spi0/bit_count_4
    SLICE_X5Y41.C5       net (fanout=4)        0.667   spi0/bit_count<4>
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X7Y20.CE       net (fanout=5)        0.751   gpio0/_n2204_inv
    SLICE_X7Y20.CLK      Tceck                 0.390   gpio0/gpio_dir<12>
                                                       gpio0/gpio_dir_12
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (1.671ns logic, 4.591ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/data_confn (FF)
  Destination:          gpio0/pwm_duty_14_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.403ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.656 - 0.644)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/data_confn to gpio0/pwm_duty_14_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.DMUX     Tshcko                0.576   spi0/_n0117_inv
                                                       spi0/data_confn
    SLICE_X5Y41.C3       net (fanout=3)        0.834   spi0/data_confn
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.408   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_10
    -------------------------------------------------  ---------------------------
    Total                                      6.403ns (1.835ns logic, 4.568ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/data_confn (FF)
  Destination:          gpio0/pwm_duty_14_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.656 - 0.644)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/data_confn to gpio0/pwm_duty_14_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.DMUX     Tshcko                0.576   spi0/_n0117_inv
                                                       spi0/data_confn
    SLICE_X5Y41.C3       net (fanout=3)        0.834   spi0/data_confn
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.390   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_9
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (1.817ns logic, 4.568ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/data_confn (FF)
  Destination:          gpio0/pwm_duty_14_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.656 - 0.644)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/data_confn to gpio0/pwm_duty_14_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.DMUX     Tshcko                0.576   spi0/_n0117_inv
                                                       spi0/data_confn
    SLICE_X5Y41.C3       net (fanout=3)        0.834   spi0/data_confn
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.382   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_11
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (1.809ns logic, 4.568ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/pwm_duty_15_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.691 - 0.657)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/pwm_duty_15_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X5Y51.A5       net (fanout=19)       1.801   gpio0/_n2204_inv1
    SLICE_X5Y51.A        Tilo                  0.259   gpio0/pwm_duty_15_11
                                                       gpio0/_n3864_inv1
    SLICE_X5Y49.CE       net (fanout=3)        0.575   gpio0/_n3864_inv
    SLICE_X5Y49.CLK      Tceck                 0.408   gpio0/pwm_duty_15_12
                                                       gpio0/pwm_duty_15_12
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (1.777ns logic, 4.616ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/data_confn (FF)
  Destination:          gpio0/pwm_duty_14_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.360ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.656 - 0.644)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/data_confn to gpio0/pwm_duty_14_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.DMUX     Tshcko                0.576   spi0/_n0117_inv
                                                       spi0/data_confn
    SLICE_X5Y41.C3       net (fanout=3)        0.834   spi0/data_confn
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y51.C5       net (fanout=19)       1.894   gpio0/_n2204_inv1
    SLICE_X9Y51.C        Tilo                  0.259   gpio0/_n3752_inv
                                                       gpio0/_n3752_inv1
    SLICE_X9Y53.CE       net (fanout=3)        0.575   gpio0/_n3752_inv
    SLICE_X9Y53.CLK      Tceck                 0.365   gpio0/pwm_duty_14_11
                                                       gpio0/pwm_duty_14_8
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (1.792ns logic, 4.568ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.282ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.687 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X9Y19.CE       net (fanout=5)        0.357   gpio0/_n2204_inv
    SLICE_X9Y19.CLK      Tceck                 0.408   gpio0/gpio_dir<7>
                                                       gpio0/gpio_dir_6
    -------------------------------------------------  ---------------------------
    Total                                      6.282ns (1.777ns logic, 4.505ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.684 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X9Y20.CE       net (fanout=5)        0.372   gpio0/_n2204_inv
    SLICE_X9Y20.CLK      Tceck                 0.390   gpio0/gpio_dir<14>
                                                       gpio0/gpio_dir_14
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (1.759ns logic, 4.520ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.687 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X9Y19.CE       net (fanout=5)        0.357   gpio0/_n2204_inv
    SLICE_X9Y19.CLK      Tceck                 0.407   gpio0/gpio_dir<7>
                                                       gpio0/gpio_dir_3
    -------------------------------------------------  ---------------------------
    Total                                      6.281ns (1.776ns logic, 4.505ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.687 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X9Y19.CE       net (fanout=5)        0.357   gpio0/_n2204_inv
    SLICE_X9Y19.CLK      Tceck                 0.405   gpio0/gpio_dir<7>
                                                       gpio0/gpio_dir_13
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (1.774ns logic, 4.505ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/gpio_dir_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.687 - 0.750)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/gpio_dir_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X9Y19.CE       net (fanout=5)        0.357   gpio0/_n2204_inv
    SLICE_X9Y19.CLK      Tceck                 0.405   gpio0/gpio_dir<7>
                                                       gpio0/gpio_dir_15
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (1.774ns logic, 4.505ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/GND_8_o_auto_inc_AND_97_o11_FRB (FF)
  Destination:          gpio0/pwm_duty_15_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.375ns (Levels of Logic = 3)
  Clock Path Skew:      0.034ns (0.691 - 0.657)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/GND_8_o_auto_inc_AND_97_o11_FRB to gpio0/pwm_duty_15_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CMUX     Tshcko                0.518   spi0/bit_count<2>
                                                       spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.C2       net (fanout=3)        0.975   spi0/GND_8_o_auto_inc_AND_97_o11_FRB
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X5Y51.A5       net (fanout=19)       1.801   gpio0/_n2204_inv1
    SLICE_X5Y51.A        Tilo                  0.259   gpio0/pwm_duty_15_11
                                                       gpio0/_n3864_inv1
    SLICE_X5Y49.CE       net (fanout=3)        0.575   gpio0/_n3864_inv
    SLICE_X5Y49.CLK      Tceck                 0.390   gpio0/pwm_duty_15_12
                                                       gpio0/pwm_duty_15_9
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (1.759ns logic, 4.616ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi0/data_confn (FF)
  Destination:          gpio0/gpio_dir_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.689 - 0.737)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spi0/data_confn to gpio0/gpio_dir_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.DMUX     Tshcko                0.576   spi0/_n0117_inv
                                                       spi0/data_confn
    SLICE_X5Y41.C3       net (fanout=3)        0.834   spi0/data_confn
    SLICE_X5Y41.CMUX     Tilo                  0.337   everloop0/swr_0_BRB2
                                                       spi0/en_data_in_latched21
    SLICE_X6Y34.C4       net (fanout=12)       1.265   spi0_we
    SLICE_X6Y34.C        Tilo                  0.255   gpio0/_n2289_inv
                                                       gpio0/_n2204_inv11
    SLICE_X9Y20.A5       net (fanout=19)       1.908   gpio0/_n2204_inv1
    SLICE_X9Y20.A        Tilo                  0.259   gpio0/gpio_dir<14>
                                                       gpio0/_n2204_inv1
    SLICE_X8Y18.CE       net (fanout=5)        0.585   gpio0/_n2204_inv
    SLICE_X8Y18.CLK      Tceck                 0.269   gpio0/gpio_dir<0>
                                                       gpio0/gpio_dir_0
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (1.696ns logic, 4.592ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_clkfx = PERIOD TIMEGRP "dcm_clkfx" TS_PER_CLK50 / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: everloop0/everloopram0/Mram_ram/CLKAWRCLK
  Logical resource: everloop0/everloopram0/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: everloop0/everloopram0/Mram_ram/CLKBRDCLK
  Logical resource: everloop0/everloopram0/Mram_ram/CLKBRDCLK
  Location pin: RAMB8_X0Y13.CLKBRDCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcu_bram0/ram/CLKB
  Logical resource: mcu_bram0/ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bram0/Mram_ram/CLKA
  Logical resource: bram0/Mram_ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm/clkout1_buf/I0
  Logical resource: dcm/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dcm/clkfx
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: spi0/miso_sr<15>/CLK0
  Logical resource: spi0/miso_sr_15/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: everloop0/everloop0/everloop_d/CLK0
  Logical resource: everloop0/everloop0/everloop_d/CK0
  Location pin: OLOGIC_X7Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi0/SSELr<0>/CLK0
  Logical resource: spi0/SSELr_0/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi0/SCKr<0>/CLK0
  Logical resource: spi0/SCKr_0/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi0/MOSIr<0>/CLK0
  Logical resource: spi0/MOSIr_0/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi1/spi0/rx_register<0>/CLK0
  Logical resource: spi1/spi0/rx_register_0/CLK0
  Location pin: ILOGIC_X6Y63.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: spi1/spi0/rx_register<0>/SR
  Logical resource: spi1/spi0/rx_register_0/SR
  Location pin: ILOGIC_X6Y63.SR
  Clock network: resetn_IBUF
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: resetn_IBUF/CLK0
  Logical resource: everloop0/reset_everloop_BRB1/CLK0
  Location pin: ILOGIC_X7Y60.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: N31/CLK0
  Logical resource: gpio0/timer_stage[0].timer0/rTimer_input_0_BRB0/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: N30/CLK0
  Logical resource: gpio0/timer_stage[0].timer0/rTimer_input_3_BRB0/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: N29/CLK0
  Logical resource: gpio0/timer_stage[0].timer0/rTimer_input_6_BRB0/CLK0
  Location pin: ILOGIC_X12Y22.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: N28/CLK0
  Logical resource: gpio0/timer_stage[0].timer0/rTimer_input_9_BRB0/CLK0
  Location pin: ILOGIC_X12Y23.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<3>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<0>_FRB/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<3>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<1>_FRB/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<3>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<2>_FRB/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<3>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<3>_FRB/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<7>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<4>_FRB/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<7>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<5>_FRB/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<7>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<6>_FRB/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: everloop0/everloop0/Result<7>_FRB/CLK
  Logical resource: everloop0/everloop0/Result<7>_FRB/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_nclkfx = PERIOD TIMEGRP "dcm_nclkfx" TS_PER_CLK50 / 4 
PHASE 2.5 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.990ns.
--------------------------------------------------------------------------------
Slack:                  -1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_snwe (FF)
  Destination:          mcu_bram0/mcu_w_st (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.678ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.632ns (0.692 - 1.324)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_snwe to mcu_bram0/mcu_w_st
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y46.Q4     Tickq                 1.778   mcu_bram0/mcu_snwe
                                                       mcu_bram0/mcu_snwe
    SLICE_X2Y51.D5       net (fanout=1)        1.561   mcu_bram0/mcu_snwe
    SLICE_X2Y51.CLK      Tas                   0.339   mcu_bram0/mcu_w_st
                                                       mcu_bram0/mcu_w_st_rstpot
                                                       mcu_bram0/mcu_w_st
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (2.117ns logic, 1.561ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_snwe (FF)
  Destination:          mcu_bram0/mcu_we (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.632ns (0.692 - 1.324)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_snwe to mcu_bram0/mcu_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y46.Q4     Tickq                 1.778   mcu_bram0/mcu_snwe
                                                       mcu_bram0/mcu_snwe
    SLICE_X2Y51.D5       net (fanout=1)        1.561   mcu_bram0/mcu_snwe
    SLICE_X2Y51.CLK      Tas                   0.200   mcu_bram0/mcu_w_st
                                                       mcu_bram0/mcu_we_rstpot
                                                       mcu_bram0/mcu_we
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.978ns logic, 1.561ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_1 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.935ns (Levels of Logic = 0)
  Clock Path Skew:      -0.700ns (0.724 - 1.424)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_1 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y3.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_addr<1>
                                                       mcu_bram0/mcu_buffer_addr_1
    RAMB16_X0Y10.ADDRA4  net (fanout=1)        3.757   mcu_bram0/mcu_buffer_addr<1>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (2.178ns logic, 3.757ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_2 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.917ns (Levels of Logic = 0)
  Clock Path Skew:      -0.700ns (0.724 - 1.424)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_2 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_addr<2>
                                                       mcu_bram0/mcu_buffer_addr_2
    RAMB16_X0Y10.ADDRA5  net (fanout=1)        3.739   mcu_bram0/mcu_buffer_addr<2>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      5.917ns (2.178ns logic, 3.739ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_0 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 0)
  Clock Path Skew:      -0.700ns (0.724 - 1.424)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_0 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_addr<0>
                                                       mcu_bram0/mcu_buffer_addr_0
    RAMB16_X0Y10.ADDRA3  net (fanout=1)        3.710   mcu_bram0/mcu_buffer_addr<0>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (2.178ns logic, 3.710ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_4 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.695ns (0.724 - 1.419)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_4 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y2.Q4       Tickq                 1.778   mcu_bram0/mcu_buffer_addr<4>
                                                       mcu_bram0/mcu_buffer_addr_4
    RAMB16_X0Y10.ADDRA7  net (fanout=1)        3.650   mcu_bram0/mcu_buffer_addr<4>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (2.178ns logic, 3.650ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_3 (FF)
  Destination:          mcu_bram0/mcu_wdBus_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.290ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.726ns (0.599 - 1.325)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_3 to mcu_bram0/mcu_wdBus_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y61.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_data<3>
                                                       mcu_bram0/mcu_buffer_data_3
    SLICE_X7Y44.DX       net (fanout=1)        1.398   mcu_bram0/mcu_buffer_data<3>
    SLICE_X7Y44.CLK      Tdick                 0.114   mcu_bram0/mcu_wdBus<3>
                                                       mcu_bram0/mcu_wdBus_3
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.892ns logic, 1.398ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_3 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.805ns (Levels of Logic = 0)
  Clock Path Skew:      -0.696ns (0.724 - 1.420)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_3 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y1.Q4       Tickq                 1.778   mcu_bram0/mcu_buffer_addr<3>
                                                       mcu_bram0/mcu_buffer_addr_3
    RAMB16_X0Y10.ADDRA6  net (fanout=1)        3.627   mcu_bram0/mcu_buffer_addr<3>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      5.805ns (2.178ns logic, 3.627ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_sncs (FF)
  Destination:          mcu_bram0/mcu_w_st (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.052ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.661ns (0.325 - 0.986)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_sncs to mcu_bram0/mcu_w_st
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y49.Q4      Tickq                 1.778   mcu_ncs_IBUF
                                                       mcu_bram0/mcu_sncs
    SLICE_X2Y51.D3       net (fanout=1)        0.935   mcu_bram0/mcu_sncs
    SLICE_X2Y51.CLK      Tas                   0.339   mcu_bram0/mcu_w_st
                                                       mcu_bram0/mcu_w_st_rstpot
                                                       mcu_bram0/mcu_w_st
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (2.117ns logic, 0.935ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_1 (FF)
  Destination:          mcu_bram0/mcu_wdBus_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.980ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.671ns (0.285 - 0.956)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_1 to mcu_bram0/mcu_wdBus_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   mcu_bram0/mcu_buffer_data<1>
                                                       mcu_bram0/mcu_buffer_data_1
    SLICE_X7Y55.DX       net (fanout=1)        1.088   mcu_bram0/mcu_buffer_data<1>
    SLICE_X7Y55.CLK      Tdick                 0.114   mcu_bram0/mcu_wdBus<1>
                                                       mcu_bram0/mcu_wdBus_1
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (1.892ns logic, 1.088ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_5 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 0)
  Clock Path Skew:      -0.723ns (0.724 - 1.447)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_5 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   mcu_bram0/mcu_buffer_addr<5>
                                                       mcu_bram0/mcu_buffer_addr_5
    RAMB16_X0Y10.ADDRA8  net (fanout=1)        3.209   mcu_bram0/mcu_buffer_addr<5>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (2.178ns logic, 3.209ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_sncs (FF)
  Destination:          mcu_bram0/mcu_we (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.913ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.661ns (0.325 - 0.986)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_sncs to mcu_bram0/mcu_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y49.Q4      Tickq                 1.778   mcu_ncs_IBUF
                                                       mcu_bram0/mcu_sncs
    SLICE_X2Y51.D3       net (fanout=1)        0.935   mcu_bram0/mcu_sncs
    SLICE_X2Y51.CLK      Tas                   0.200   mcu_bram0/mcu_w_st
                                                       mcu_bram0/mcu_we_rstpot
                                                       mcu_bram0/mcu_we
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.978ns logic, 0.935ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_6 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.335ns (Levels of Logic = 0)
  Clock Path Skew:      -0.723ns (0.724 - 1.447)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_6 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y0.Q4       Tickq                 1.778   mcu_bram0/mcu_buffer_addr<6>
                                                       mcu_bram0/mcu_buffer_addr_6
    RAMB16_X0Y10.ADDRA9  net (fanout=1)        3.157   mcu_bram0/mcu_buffer_addr<6>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (2.178ns logic, 3.157ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_5 (FF)
  Destination:          mcu_bram0/mcu_wdBus_5 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.820ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.667ns (0.312 - 0.979)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_5 to mcu_bram0/mcu_wdBus_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y60.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_data<5>
                                                       mcu_bram0/mcu_buffer_data_5
    SLICE_X5Y54.CX       net (fanout=1)        0.928   mcu_bram0/mcu_buffer_data<5>
    SLICE_X5Y54.CLK      Tdick                 0.114   mcu_bram0/mcu_wdBus<5>
                                                       mcu_bram0/mcu_wdBus_5
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (1.892ns logic, 0.928ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_2 (FF)
  Destination:          mcu_bram0/mcu_wdBus_2 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.818ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.663ns (0.288 - 0.951)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_2 to mcu_bram0/mcu_wdBus_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_data<2>
                                                       mcu_bram0/mcu_buffer_data_2
    SLICE_X7Y56.CX       net (fanout=1)        0.926   mcu_bram0/mcu_buffer_data<2>
    SLICE_X7Y56.CLK      Tdick                 0.114   mcu_bram0/mcu_wdBus<2>
                                                       mcu_bram0/mcu_wdBus_2
    -------------------------------------------------  ---------------------------
    Total                                      2.818ns (1.892ns logic, 0.926ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_4 (FF)
  Destination:          mcu_bram0/mcu_wdBus_4 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.757ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.636ns (0.690 - 1.326)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_4 to mcu_bram0/mcu_wdBus_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y63.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_data<4>
                                                       mcu_bram0/mcu_buffer_data_4
    SLICE_X4Y59.AX       net (fanout=1)        0.894   mcu_bram0/mcu_buffer_data<4>
    SLICE_X4Y59.CLK      Tdick                 0.085   mcu_bram0/mcu_wdBus<4>
                                                       mcu_bram0/mcu_wdBus_4
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.863ns logic, 0.894ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_7 (FF)
  Destination:          mcu_bram0/mcu_wdBus_7 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.616ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.665ns (0.330 - 0.995)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_7 to mcu_bram0/mcu_wdBus_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y60.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_data<7>
                                                       mcu_bram0/mcu_buffer_data_7
    SLICE_X1Y55.DX       net (fanout=1)        0.724   mcu_bram0/mcu_buffer_data<7>
    SLICE_X1Y55.CLK      Tdick                 0.114   mcu_bram0/mcu_wdBus<7>
                                                       mcu_bram0/mcu_wdBus_7
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (1.892ns logic, 0.724ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_6 (FF)
  Destination:          mcu_bram0/mcu_wdBus_6 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.616ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.664ns (0.315 - 0.979)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_6 to mcu_bram0/mcu_wdBus_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y61.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_data<6>
                                                       mcu_bram0/mcu_buffer_data_6
    SLICE_X5Y55.DX       net (fanout=1)        0.724   mcu_bram0/mcu_buffer_data<6>
    SLICE_X5Y55.CLK      Tdick                 0.114   mcu_bram0/mcu_wdBus<6>
                                                       mcu_bram0/mcu_wdBus_6
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (1.892ns logic, 0.724ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_data_0 (FF)
  Destination:          mcu_bram0/mcu_wdBus_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.602ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.647ns (0.337 - 0.984)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk falling at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_data_0 to mcu_bram0/mcu_wdBus_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y51.Q4      Tickq                 1.778   mcu_bram0/mcu_buffer_data<0>
                                                       mcu_bram0/mcu_buffer_data_0
    SLICE_X1Y49.AX       net (fanout=1)        0.710   mcu_bram0/mcu_buffer_data<0>
    SLICE_X1Y49.CLK      Tdick                 0.114   mcu_bram0/mcu_wdBus<0>
                                                       mcu_bram0/mcu_wdBus_0
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (1.892ns logic, 0.710ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_7 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 0)
  Clock Path Skew:      -0.731ns (0.724 - 1.455)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_7 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   mcu_bram0/mcu_buffer_addr<7>
                                                       mcu_bram0/mcu_buffer_addr_7
    RAMB16_X0Y10.ADDRA10 net (fanout=1)        2.712   mcu_bram0/mcu_buffer_addr<7>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (2.178ns logic, 2.712ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_wdBus_2 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          2.500ns
  Data Path Delay:      3.077ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.636 - 0.679)
  Source Clock:         nclk falling at 0.000ns
  Destination Clock:    nclk rising at 2.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_wdBus_2 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.CQ       Tcko                  0.430   mcu_bram0/mcu_wdBus<2>
                                                       mcu_bram0/mcu_wdBus_2
    RAMB16_X0Y10.DIA2    net (fanout=1)        2.347   mcu_bram0/mcu_wdBus<2>
    RAMB16_X0Y10.CLKA    Trdck_DIA             0.300   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.730ns logic, 2.347ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_wdBus_1 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          2.500ns
  Data Path Delay:      3.055ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.636 - 0.676)
  Source Clock:         nclk falling at 0.000ns
  Destination Clock:    nclk rising at 2.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_wdBus_1 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.DQ       Tcko                  0.430   mcu_bram0/mcu_wdBus<1>
                                                       mcu_bram0/mcu_wdBus_1
    RAMB16_X0Y10.DIA1    net (fanout=1)        2.325   mcu_bram0/mcu_wdBus<1>
    RAMB16_X0Y10.CLKA    Trdck_DIA             0.300   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.730ns logic, 2.325ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_wdBus_4 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          2.500ns
  Data Path Delay:      3.012ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.636 - 0.714)
  Source Clock:         nclk falling at 0.000ns
  Destination Clock:    nclk rising at 2.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_wdBus_4 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.AQ       Tcko                  0.525   mcu_bram0/mcu_wdBus<4>
                                                       mcu_bram0/mcu_wdBus_4
    RAMB16_X0Y10.DIA4    net (fanout=1)        2.187   mcu_bram0/mcu_wdBus<4>
    RAMB16_X0Y10.CLKA    Trdck_DIA             0.300   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      3.012ns (0.825ns logic, 2.187ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_buffer_addr_10 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.685ns (0.636 - 1.321)
  Source Clock:         nclk rising at 2.500ns
  Destination Clock:    nclk rising at 7.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_buffer_addr_10 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   mcu_bram0/mcu_buffer_addr<10>
                                                       mcu_bram0/mcu_buffer_addr_10
    RAMB16_X0Y10.ADDRA13 net (fanout=1)        2.722   mcu_bram0/mcu_buffer_addr<10>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (2.178ns logic, 2.722ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcu_bram0/mcu_wdBus_5 (FF)
  Destination:          mcu_bram0/ram (RAM)
  Requirement:          2.500ns
  Data Path Delay:      2.891ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.636 - 0.703)
  Source Clock:         nclk falling at 0.000ns
  Destination Clock:    nclk rising at 2.500ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcu_bram0/mcu_wdBus_5 to mcu_bram0/ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.CQ       Tcko                  0.430   mcu_bram0/mcu_wdBus<5>
                                                       mcu_bram0/mcu_wdBus_5
    RAMB16_X0Y10.DIA5    net (fanout=1)        2.161   mcu_bram0/mcu_wdBus<5>
    RAMB16_X0Y10.CLKA    Trdck_DIA             0.300   mcu_bram0/ram
                                                       mcu_bram0/ram
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.730ns logic, 2.161ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_nclkfx = PERIOD TIMEGRP "dcm_nclkfx" TS_PER_CLK50 / 4 PHASE 2.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcu_bram0/ram/CLKA
  Logical resource: mcu_bram0/ram/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm/clkout2_buf/I0
  Logical resource: dcm/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dcm/nclkfx
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<0>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_0/CLK0
  Location pin: ILOGIC_X0Y51.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<1>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_1/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<2>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_2/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<3>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_3/CLK0
  Location pin: ILOGIC_X7Y61.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<4>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_4/CLK0
  Location pin: ILOGIC_X7Y63.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<5>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_5/CLK0
  Location pin: ILOGIC_X6Y60.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<6>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_6/CLK0
  Location pin: ILOGIC_X6Y61.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_data<7>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_data_7/CLK0
  Location pin: ILOGIC_X2Y60.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<10>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_10/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_snwe/CLK0
  Logical resource: mcu_bram0/mcu_snwe/CLK0
  Location pin: ILOGIC_X12Y46.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<0>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_0/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<1>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_1/CLK0
  Location pin: ILOGIC_X10Y3.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<2>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_2/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<3>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_3/CLK0
  Location pin: ILOGIC_X9Y1.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<4>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_4/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<5>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_5/CLK0
  Location pin: ILOGIC_X6Y1.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<6>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_6/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<7>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_7/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<8>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_8/CLK0
  Location pin: ILOGIC_X0Y33.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_bram0/mcu_buffer_addr<9>/CLK0
  Logical resource: mcu_bram0/mcu_buffer_addr_9/CLK0
  Location pin: ILOGIC_X0Y34.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mcu_ncs_IBUF/CLK0
  Logical resource: mcu_bram0/mcu_sncs/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mcu_bram0/mcu_w_st/CLK
  Logical resource: mcu_bram0/mcu_we/CK
  Location pin: SLICE_X2Y51.CLK
  Clock network: nclk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mcu_bram0/mcu_w_st/CLK
  Logical resource: mcu_bram0/mcu_w_st/CK
  Location pin: SLICE_X2Y51.CLK
  Clock network: nclk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     36.940ns|            0|          498|            0|        15321|
| TS_dcm_clkfx                  |      5.000ns|      9.235ns|          N/A|          466|            0|        15285|            0|
| TS_dcm_nclkfx                 |      5.000ns|      8.990ns|          N/A|           32|            0|           36|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    9.235|    3.923|    4.495|    4.898|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 498  Score: 383067  (Setup/Max: 383067, Hold: 0)

Constraints cover 15321 paths, 0 nets, and 2773 connections

Design statistics:
   Minimum period:   9.235ns{1}   (Maximum frequency: 108.284MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 22 11:52:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



