\hypertarget{classmux__using__with}{\section{mux\-\_\-using\-\_\-with Entity Reference}
\label{classmux__using__with}\index{mux\-\_\-using\-\_\-with@{mux\-\_\-using\-\_\-with}}
}


Mux entity brief description.  


\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classmux__using__with_af60b470af850edfe2a766ef15ffcc7c1}{din\-\_\-0}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Mux first input. \end{DoxyCompactList}\item 
\hypertarget{classmux__using__with_a45a6e584caaf4eb967f79e90560e13a5}{\hyperlink{classmux__using__with_a45a6e584caaf4eb967f79e90560e13a5}{din\-\_\-1}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} }\label{classmux__using__with_a45a6e584caaf4eb967f79e90560e13a5}

\begin{DoxyCompactList}\small\item\em Mux Second input. \end{DoxyCompactList}\item 
\hypertarget{classmux__using__with_afdf90ff4b63a502f4a623b0afbda6d80}{\hyperlink{classmux__using__with_afdf90ff4b63a502f4a623b0afbda6d80}{sel}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} }\label{classmux__using__with_afdf90ff4b63a502f4a623b0afbda6d80}

\begin{DoxyCompactList}\small\item\em Select input. \end{DoxyCompactList}\item 
\hypertarget{classmux__using__with_a22f89b66523a35bf7f80cac1d166fe0f}{\hyperlink{classmux__using__with_a22f89b66523a35bf7f80cac1d166fe0f}{mux\-\_\-out}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} }\label{classmux__using__with_a22f89b66523a35bf7f80cac1d166fe0f}

\begin{DoxyCompactList}\small\item\em Mux output. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Mux entity brief description. 

\subsection{Member Data Documentation}
\hypertarget{classmux__using__with_af60b470af850edfe2a766ef15ffcc7c1}{\index{mux\-\_\-using\-\_\-with@{mux\-\_\-using\-\_\-with}!din\-\_\-0@{din\-\_\-0}}
\index{din\-\_\-0@{din\-\_\-0}!mux_using_with@{mux\-\_\-using\-\_\-with}}
\subsubsection[{din\-\_\-0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf din\-\_\-0} {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}}\label{classmux__using__with_af60b470af850edfe2a766ef15ffcc7c1}


Mux first input. 

Detailed description of this mux design element. 

The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{mux_8vhdl}{mux.\-vhdl}\end{DoxyCompactItemize}
