Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Jun 14 01:04:39 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_1k_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 742 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.399        0.000                      0                 1816        0.025        0.000                      0                 1816        3.000        0.000                       0                   751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider    {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider     {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider     {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider_1  {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider_1   {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider                                                                                                                                                     27.278        0.000                       0                    25  
  clk_cpu_ClockDivider          60.853        0.000                      0                 1513        0.193        0.000                      0                 1513       55.056        0.000                       0                   664  
  clk_vga_ClockDivider           0.399        0.000                      0                  131        0.177        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider_1                                                                                                                                                   27.278        0.000                       0                    25  
  clk_cpu_ClockDivider_1        60.863        0.000                      0                 1513        0.193        0.000                      0                 1513       55.056        0.000                       0                   664  
  clk_vga_ClockDivider_1         0.401        0.000                      0                  131        0.177        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider         49.957        0.000                      0                  172        0.039        0.000                      0                  172  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider         49.966        0.000                      0                  172        0.049        0.000                      0                  172  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider          46.333        0.000                      0                    8        0.720        0.000                      0                    8  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider          46.333        0.000                      0                    8        0.720        0.000                      0                    8  
clk_cpu_ClockDivider_1   clk_cpu_ClockDivider          60.853        0.000                      0                 1513        0.025        0.000                      0                 1513  
clk_vga_ClockDivider_1   clk_vga_ClockDivider           0.399        0.000                      0                  131        0.061        0.000                      0                  131  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider_1       49.957        0.000                      0                  172        0.039        0.000                      0                  172  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider_1       49.966        0.000                      0                  172        0.049        0.000                      0                  172  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider_1        46.343        0.000                      0                    8        0.730        0.000                      0                    8  
clk_cpu_ClockDivider     clk_cpu_ClockDivider_1        60.853        0.000                      0                 1513        0.025        0.000                      0                 1513  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider_1        46.343        0.000                      0                    8        0.730        0.000                      0                    8  
clk_vga_ClockDivider     clk_vga_ClockDivider_1         0.399        0.000                      0                  131        0.061        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       60.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.853ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.792ns  (logic 17.711ns (35.570%)  route 32.081ns (64.430%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.639    48.837    keyboard0_n_36
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.837    
  -------------------------------------------------------------------
                         slack                                 60.853    

Slack (MET) :             61.053ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.592ns  (logic 17.711ns (35.713%)  route 31.881ns (64.287%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.440    48.637    keyboard0_n_36
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.637    
  -------------------------------------------------------------------
                         slack                                 61.053    

Slack (MET) :             61.240ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.405ns  (logic 17.567ns (35.557%)  route 31.838ns (64.443%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.661    46.921    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I2_O)        0.124    47.045 r  keyboard0/money2_i_1/O
                         net (fo=6, routed)           1.405    48.451    keyboard0_n_32
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.451    
  -------------------------------------------------------------------
                         slack                                 61.240    

Slack (MET) :             61.243ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.402ns  (logic 17.711ns (35.850%)  route 31.692ns (64.150%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.250    48.448    keyboard0_n_36
    DSP48_X1Y2           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__2
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -48.448    
  -------------------------------------------------------------------
                         slack                                 61.243    

Slack (MET) :             61.246ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.398ns  (logic 17.567ns (35.562%)  route 31.831ns (64.438%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.924    47.184    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124    47.308 r  keyboard0/money2_i_3/O
                         net (fo=6, routed)           1.136    48.444    keyboard0_n_34
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.444    
  -------------------------------------------------------------------
                         slack                                 61.246    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.317ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.328ns  (logic 16.809ns (34.076%)  route 32.519ns (65.924%))
  Logic Levels:           76  (CARRY4=50 LUT1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=12 LUT6=5)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.472    43.798    input[13]_i_4_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124    43.922 r  input[16]_i_13/O
                         net (fo=16, routed)          0.962    44.884    keyboard0/input_max_reg[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    45.008 f  keyboard0/input[1]_i_2/O
                         net (fo=2, routed)           1.159    46.167    keyboard0/input[1]_i_2_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I2_O)        0.124    46.291 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.083    48.374    keyboard0_n_47
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.374    
  -------------------------------------------------------------------
                         slack                                 61.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.312    prng0/p_0_in[4]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.066    -0.505    prng0/rnd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X50Y55         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.337    keyboard0/ascii_reg_n_0_[2]
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.834    -0.855    keyboard0/clk_cpu
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.052    -0.549    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    clk_cpu
    SLICE_X65Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.309    prng0/Q[13]
    SLICE_X65Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[13]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.092    -0.478    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.027%)  route 0.118ns (47.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.340    prng0/p_0_in[13]
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.012    -0.558    prng0/rnd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.101%)  route 0.138ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.321    prng0/Q[5]
    SLICE_X64Y40         LUT3 (Prop_lut3_I0_O)        0.098    -0.223 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    prng0/tmp_a[5]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.121    -0.450    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.359%)  route 0.115ns (43.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  prng0/tmp_a_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.325    prng0/p_0_in[7]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.017    -0.554    prng0/rnd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.248%)  route 0.171ns (54.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.275    prng0/p_0_in[11]
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.066    -0.504    prng0/rnd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X49Y56         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.304    keyboard0/ascii_reg_n_0_[6]
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.856    keyboard0/clk_cpu
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.066    -0.535    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.258    prng0/p_0_in[1]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.496    prng0/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.703%)  route 0.166ns (50.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.166    -0.257    prng0/p_0_in[6]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.072    -0.499    prng0/rnd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y5       money2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y3       money2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y2       money2__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y8       money2__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y7       money2__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y10      money2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y48     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y45     bet_higher_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X49Y58     keyboard0/ascii_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X41Y58     state_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X43Y57     state_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X42Y58     state_reg[11][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X40Y57     state_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X41Y57     state_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X40Y58     state_reg[9][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X46Y45     bet_higher_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y11     bet_money_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y12     bet_money_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y14     bet_money_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.291ns (26.629%)  route 6.313ns (73.371%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.705 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.611    -0.901    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -0.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.363     1.344    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     1.468 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.650     2.117    vga0/doutb[0]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  vga0/g0_b2_i_2/O
                         net (fo=124, routed)         1.501     3.743    vga0/g0_b2_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124     3.867 r  vga0/g13_b5/O
                         net (fo=1, routed)           0.000     3.867    vga0/g13_b5_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.245     4.112 r  vga0/vgaRed_reg[0]_i_148/O
                         net (fo=1, routed)           0.000     4.112    vga0/vgaRed_reg[0]_i_148_n_0
    SLICE_X3Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     4.216 r  vga0/vgaRed_reg[0]_i_63/O
                         net (fo=1, routed)           0.775     4.991    vga0/vgaRed_reg[0]_i_63_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.316     5.307 r  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.789     6.096    vga0/vgaRed[0]_i_20_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     6.220 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.802     7.022    vga0/vgaRed[0]_i_7_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.146 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.433     7.579    vga0/vgaRed[0]_i_3_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.703 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.703    vga0/vgaRed[0]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.705    vga0/clk_vga
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.484     8.189    
                         clock uncertainty           -0.116     8.073    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.029     8.102    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.689ns (36.304%)  route 4.718ns (63.696%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.094 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.094    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.316 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.821     6.137    vga0/fbOutAddr0[13]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.328     6.465 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.465    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.292ns (33.525%)  route 4.545ns (66.475%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.941 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.648     5.589    vga0/fbOutAddr0[12]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.306     5.895 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.895    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.079     8.241    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.779ns (41.373%)  route 3.938ns (58.627%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.565 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.939     5.504    vga0/fbOutAddr0[9]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.325     5.829 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.829    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.200    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 2.869ns (43.956%)  route 3.658ns (56.044%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.677 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.659     5.336    vga0/fbOutAddr0[10]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.077     8.159    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.773ns (44.061%)  route 3.521ns (55.939%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.582 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.104    vga0/fbOutAddr0[11]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.302     5.406 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.406    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.081     8.163    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.409ns (38.205%)  route 3.896ns (61.795%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.190 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.898     5.087    vga0/fbOutAddr0[8]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.330     5.417 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.417    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.200    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 2.345ns (37.173%)  route 3.963ns (62.827%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.997     2.185    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I4_O)        0.124     2.309 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.309    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.561 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.630     3.191    vga0/fbOutAddr1_0[6]
    SLICE_X7Y45          LUT4 (Prop_lut4_I0_O)        0.295     3.486 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.486    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.066 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.973     5.039    vga0/fbOutAddr0[7]
    SLICE_X8Y45          LUT3 (Prop_lut3_I2_O)        0.328     5.367 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.367    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.138ns (19.598%)  route 4.669ns (80.402%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.703     4.040    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.701     4.865    vga0/char[7]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk_vga
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     7.958    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.138ns (20.021%)  route 4.546ns (79.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 r  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.719     4.056    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.562     4.742    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205     7.957    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  3.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.278    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.313%)  route 0.511ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.511     0.059    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.121    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.367%)  route 0.228ns (60.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.228    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.553%)  route 0.236ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.236    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.279    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.375    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.632%)  route 0.136ns (45.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.136    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.059    -0.520    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.778%)  route 0.308ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X10Y45         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.308    -0.144    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.355    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.042%)  route 0.291ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.291    -0.160    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.837    -0.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.614    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.059    -0.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.372%)  route 0.587ns (80.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X11Y46         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[3]/Q
                         net (fo=3, routed)           0.587     0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.121    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y10     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y16     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y45      vga0/hSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y48      vga0/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y45      vga0/h_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y47      vga0/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y48      vga0/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y45      vga0/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y47     vga0/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y50      vga0/v_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y50      vga0/v_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y50      vga0/v_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y45      vga0/hSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y45      vga0/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider_1
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y4      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y3      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y6      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X49Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X48Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       60.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.863ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.792ns  (logic 17.711ns (35.570%)  route 32.081ns (64.430%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.639    48.837    keyboard0_n_36
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.837    
  -------------------------------------------------------------------
                         slack                                 60.863    

Slack (MET) :             61.063ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.592ns  (logic 17.711ns (35.713%)  route 31.881ns (64.287%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.440    48.637    keyboard0_n_36
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.700    money2__1
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.637    
  -------------------------------------------------------------------
                         slack                                 61.063    

Slack (MET) :             61.250ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.405ns  (logic 17.567ns (35.557%)  route 31.838ns (64.443%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.661    46.921    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I2_O)        0.124    47.045 r  keyboard0/money2_i_1/O
                         net (fo=6, routed)           1.405    48.451    keyboard0_n_32
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.700    money2__1
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.451    
  -------------------------------------------------------------------
                         slack                                 61.250    

Slack (MET) :             61.253ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.402ns  (logic 17.711ns (35.850%)  route 31.692ns (64.150%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.250    48.448    keyboard0_n_36
    DSP48_X1Y2           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.158   110.063    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.701    money2__2
  -------------------------------------------------------------------
                         required time                        109.701    
                         arrival time                         -48.448    
  -------------------------------------------------------------------
                         slack                                 61.253    

Slack (MET) :             61.256ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.398ns  (logic 17.567ns (35.562%)  route 31.831ns (64.438%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.924    47.184    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124    47.308 r  keyboard0/money2_i_3/O
                         net (fo=6, routed)           1.136    48.444    keyboard0_n_34
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.700    money2__1
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.444    
  -------------------------------------------------------------------
                         slack                                 61.256    

Slack (MET) :             61.278ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.278    

Slack (MET) :             61.278ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.278    

Slack (MET) :             61.278ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.278    

Slack (MET) :             61.278ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.278    

Slack (MET) :             61.326ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.328ns  (logic 16.809ns (34.076%)  route 32.519ns (65.924%))
  Logic Levels:           76  (CARRY4=50 LUT1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=12 LUT6=5)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.472    43.798    input[13]_i_4_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124    43.922 r  input[16]_i_13/O
                         net (fo=16, routed)          0.962    44.884    keyboard0/input_max_reg[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    45.008 f  keyboard0/input[1]_i_2/O
                         net (fo=2, routed)           1.159    46.167    keyboard0/input[1]_i_2_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I2_O)        0.124    46.291 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.083    48.374    keyboard0_n_47
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -48.374    
  -------------------------------------------------------------------
                         slack                                 61.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.312    prng0/p_0_in[4]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.066    -0.505    prng0/rnd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X50Y55         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.337    keyboard0/ascii_reg_n_0_[2]
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.834    -0.855    keyboard0/clk_cpu
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.052    -0.549    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    clk_cpu
    SLICE_X65Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.309    prng0/Q[13]
    SLICE_X65Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[13]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.092    -0.478    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.027%)  route 0.118ns (47.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.340    prng0/p_0_in[13]
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.012    -0.558    prng0/rnd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.101%)  route 0.138ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.321    prng0/Q[5]
    SLICE_X64Y40         LUT3 (Prop_lut3_I0_O)        0.098    -0.223 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    prng0/tmp_a[5]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.121    -0.450    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.359%)  route 0.115ns (43.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  prng0/tmp_a_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.325    prng0/p_0_in[7]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.017    -0.554    prng0/rnd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.248%)  route 0.171ns (54.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.275    prng0/p_0_in[11]
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.066    -0.504    prng0/rnd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X49Y56         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.304    keyboard0/ascii_reg_n_0_[6]
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.856    keyboard0/clk_cpu
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.066    -0.535    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.258    prng0/p_0_in[1]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.496    prng0/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.703%)  route 0.166ns (50.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.166    -0.257    prng0/p_0_in[6]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.072    -0.499    prng0/rnd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y5       money2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y3       money2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y2       money2__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y8       money2__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y7       money2__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y10      money2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y48     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y45     bet_higher_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X49Y58     keyboard0/ascii_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X41Y58     state_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X43Y57     state_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X42Y58     state_reg[11][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X40Y57     state_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X41Y57     state_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X40Y58     state_reg[9][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X46Y45     bet_higher_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y11     bet_money_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y12     bet_money_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y14     bet_money_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X59Y9      bet_money_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X36Y40     bets_index_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.291ns (26.629%)  route 6.313ns (73.371%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.705 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.611    -0.901    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -0.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.363     1.344    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     1.468 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.650     2.117    vga0/doutb[0]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  vga0/g0_b2_i_2/O
                         net (fo=124, routed)         1.501     3.743    vga0/g0_b2_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124     3.867 r  vga0/g13_b5/O
                         net (fo=1, routed)           0.000     3.867    vga0/g13_b5_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.245     4.112 r  vga0/vgaRed_reg[0]_i_148/O
                         net (fo=1, routed)           0.000     4.112    vga0/vgaRed_reg[0]_i_148_n_0
    SLICE_X3Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     4.216 r  vga0/vgaRed_reg[0]_i_63/O
                         net (fo=1, routed)           0.775     4.991    vga0/vgaRed_reg[0]_i_63_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.316     5.307 r  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.789     6.096    vga0/vgaRed[0]_i_20_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     6.220 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.802     7.022    vga0/vgaRed[0]_i_7_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.146 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.433     7.579    vga0/vgaRed[0]_i_3_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.703 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.703    vga0/vgaRed[0]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.705    vga0/clk_vga
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.484     8.189    
                         clock uncertainty           -0.114     8.075    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.029     8.104    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.689ns (36.304%)  route 4.718ns (63.696%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.094 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.094    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.316 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.821     6.137    vga0/fbOutAddr0[13]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.328     6.465 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.465    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.282    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.292ns (33.525%)  route 4.545ns (66.475%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.941 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.648     5.589    vga0/fbOutAddr0[12]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.306     5.895 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.895    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.079     8.243    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.779ns (41.373%)  route 3.938ns (58.627%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.565 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.939     5.504    vga0/fbOutAddr0[9]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.325     5.829 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.829    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.114     8.084    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.202    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 2.869ns (43.956%)  route 3.658ns (56.044%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.677 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.659     5.336    vga0/fbOutAddr0[10]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.114     8.084    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.077     8.161    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.773ns (44.061%)  route 3.521ns (55.939%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.582 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.104    vga0/fbOutAddr0[11]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.302     5.406 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.406    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.114     8.084    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.081     8.165    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.165    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.409ns (38.205%)  route 3.896ns (61.795%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.190 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.898     5.087    vga0/fbOutAddr0[8]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.330     5.417 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.417    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.114     8.084    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.202    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 2.345ns (37.173%)  route 3.963ns (62.827%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.997     2.185    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I4_O)        0.124     2.309 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.309    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.561 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.630     3.191    vga0/fbOutAddr1_0[6]
    SLICE_X7Y45          LUT4 (Prop_lut4_I0_O)        0.295     3.486 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.486    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.066 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.973     5.039    vga0/fbOutAddr0[7]
    SLICE_X8Y45          LUT3 (Prop_lut3_I2_O)        0.328     5.367 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.367    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118     8.282    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.138ns (19.598%)  route 4.669ns (80.402%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.703     4.040    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.701     4.865    vga0/char[7]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk_vga
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.114     8.165    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     7.960    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.138ns (20.021%)  route 4.546ns (79.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 r  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.719     4.056    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.562     4.742    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.114     8.164    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205     7.959    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  3.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.278    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.313%)  route 0.511ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.511     0.059    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.121    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.367%)  route 0.228ns (60.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.228    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.428    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.553%)  route 0.236ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.236    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.427    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.279    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.375    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.632%)  route 0.136ns (45.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.136    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.059    -0.520    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.778%)  route 0.308ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X10Y45         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.308    -0.144    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.355    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.042%)  route 0.291ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.291    -0.160    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.374    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.837    -0.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.614    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.059    -0.555    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.372%)  route 0.587ns (80.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X11Y46         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[3]/Q
                         net (fo=3, routed)           0.587     0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.121    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y9      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y10     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y16     frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y45      vga0/hSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y48      vga0/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y45      vga0/h_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y47      vga0/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y48      vga0/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y45      vga0/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y47     vga0/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y47      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y50      vga0/v_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y50      vga0/v_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y50      vga0/v_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y45      vga0/hSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y45      vga0/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y47      vga0/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y48      vga0/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.957ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.456ns (9.949%)  route 4.127ns (90.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           4.127     3.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.288    54.161    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.595    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.595    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 49.957    

Slack (MET) :             50.074ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.212%)  route 4.009ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           4.009     3.524    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.493    54.053    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.288    54.163    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.597    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.597    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                 50.074    

Slack (MET) :             50.134ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.718ns (15.835%)  route 3.816ns (84.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.999     2.473    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y4          LUT3 (Prop_lut3_I1_O)        0.299     2.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.818     3.590    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.723    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.723    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                 50.134    

Slack (MET) :             50.149ns  (required time - arrival time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.456ns (10.380%)  route 3.937ns (89.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           3.937     3.452    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 50.149    

Slack (MET) :             50.299ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           3.789     3.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 50.299    

Slack (MET) :             50.345ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.718ns (16.614%)  route 3.604ns (83.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.875     2.350    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     2.649 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.728     3.377    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.722    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.722    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 50.345    

Slack (MET) :             50.372ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.456ns (10.934%)  route 3.714ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.714     3.229    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 50.372    

Slack (MET) :             50.408ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.048%)  route 3.671ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 54.049 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.671     3.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.489    54.049    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.447    
                         clock uncertainty           -0.288    54.159    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.593    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.593    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                 50.408    

Slack (MET) :             50.446ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.456ns (11.128%)  route 3.642ns (88.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           3.642     3.154    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                 50.446    

Slack (MET) :             50.460ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.419ns (10.719%)  route 3.490ns (89.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.490     2.966    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741    53.425    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.425    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                 50.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.164ns (18.794%)  route 0.709ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.709     0.254    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.288     0.033    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.216    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.815     0.360    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.288     0.029    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.148ns (13.649%)  route 0.936ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.561    -0.620    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           0.936     0.464    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.275    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.141ns (12.275%)  route 1.008ns (87.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.008     0.530    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.288     0.033    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X47Y42         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.899     0.422    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.288     0.033    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.216    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.616%)  route 0.886ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.886     0.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.215    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.164ns (15.424%)  route 0.899ns (84.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y40         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.899     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.215    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.923%)  route 1.014ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           1.014     0.559    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.467%)  route 0.906ns (86.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.565    -0.616    clk_cpu
    SLICE_X49Y40         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           0.906     0.431    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.909     0.432    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.966ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.456ns (9.949%)  route 4.127ns (90.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           4.127     3.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.278    54.171    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.605    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.605    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 49.966    

Slack (MET) :             50.084ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.212%)  route 4.009ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           4.009     3.524    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.493    54.053    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.278    54.173    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.607    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.607    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                 50.084    

Slack (MET) :             50.143ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.718ns (15.835%)  route 3.816ns (84.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.999     2.473    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y4          LUT3 (Prop_lut3_I1_O)        0.299     2.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.818     3.590    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.733    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.733    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                 50.143    

Slack (MET) :             50.159ns  (required time - arrival time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.456ns (10.380%)  route 3.937ns (89.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           3.937     3.452    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 50.159    

Slack (MET) :             50.308ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           3.789     3.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 50.308    

Slack (MET) :             50.355ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.718ns (16.614%)  route 3.604ns (83.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.875     2.350    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     2.649 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.728     3.377    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.732    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.732    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 50.355    

Slack (MET) :             50.381ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.456ns (10.934%)  route 3.714ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.714     3.229    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 50.381    

Slack (MET) :             50.418ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.048%)  route 3.671ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 54.049 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.671     3.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.489    54.049    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.447    
                         clock uncertainty           -0.278    54.169    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.603    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.603    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                 50.418    

Slack (MET) :             50.456ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.456ns (11.128%)  route 3.642ns (88.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           3.642     3.154    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                 50.456    

Slack (MET) :             50.470ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.419ns (10.719%)  route 3.490ns (89.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.490     2.966    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741    53.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.435    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                 50.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.164ns (18.794%)  route 0.709ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.709     0.254    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.278     0.023    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.815     0.360    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.278     0.020    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.148ns (13.649%)  route 0.936ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.561    -0.620    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           0.936     0.464    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.265    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.141ns (12.275%)  route 1.008ns (87.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.008     0.530    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.278     0.023    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X47Y42         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.899     0.422    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.278     0.023    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.616%)  route 0.886ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.886     0.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.205    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.164ns (15.424%)  route 0.899ns (84.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y40         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.899     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.205    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.923%)  route 1.014ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           1.014     0.559    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.318    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.467%)  route 0.906ns (86.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.565    -0.616    clk_cpu
    SLICE_X49Y40         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           0.906     0.431    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.909     0.432    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       46.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.333ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.682ns  (logic 2.950ns (33.977%)  route 5.732ns (66.023%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.998    58.091    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.124    58.215 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.304    59.519    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X48Y7          LUT5 (Prop_lut5_I2_O)        0.124    59.643 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.879    61.523    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    61.647 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           1.020    62.667    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.124    62.791 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.530    63.321    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)       -0.016   109.654    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.654    
                         arrival time                         -63.321    
  -------------------------------------------------------------------
                         slack                                 46.333    

Slack (MET) :             46.718ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.325ns  (logic 3.074ns (36.927%)  route 5.251ns (63.073%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 109.558 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.347    58.458    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X48Y2          LUT4 (Prop_lut4_I3_O)        0.124    58.582 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.993    59.575    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.699 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.633    61.332    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.456 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.848    62.304    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    62.428 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.430    62.858    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.982 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    62.982    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.442   109.558    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.956    
                         clock uncertainty           -0.288   109.669    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031   109.700    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -62.982    
  -------------------------------------------------------------------
                         slack                                 46.718    

Slack (MET) :             46.784ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.305ns  (logic 3.074ns (37.014%)  route 5.231ns (62.986%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.363    58.475    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.599 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.835    59.434    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124    59.558 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.595    61.153    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.277 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.727    62.004    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.710    62.838    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    62.962 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.962    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.077   109.747    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.747    
                         arrival time                         -62.962    
  -------------------------------------------------------------------
                         slack                                 46.784    

Slack (MET) :             47.246ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.861ns  (logic 3.180ns (40.455%)  route 4.681ns (59.545%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 54.646 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.602    54.646    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.100 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.160    58.260    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.152    58.412 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.026    59.438    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.326    59.764 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.824    61.588    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.712 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.670    62.382    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124    62.506 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    62.506    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.445   109.561    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.288   109.672    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.081   109.753    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -62.506    
  -------------------------------------------------------------------
                         slack                                 47.246    

Slack (MET) :             47.373ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.691ns  (logic 3.059ns (39.773%)  route 4.632ns (60.227%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.228    58.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[7]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.154    58.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.021    59.496    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.327    59.823 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.383    62.206    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    62.330 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.330    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.288   109.674    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.029   109.703    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.703    
                         arrival time                         -62.330    
  -------------------------------------------------------------------
                         slack                                 47.373    

Slack (MET) :             47.520ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.521ns  (logic 2.950ns (39.226%)  route 4.571ns (60.774%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.372    58.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.607 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.863    59.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.594 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.587    61.181    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.305 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.749    62.054    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.124    62.178 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.178    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.029   109.699    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.699    
                         arrival time                         -62.178    
  -------------------------------------------------------------------
                         slack                                 47.520    

Slack (MET) :             47.616ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.427ns  (logic 3.074ns (41.389%)  route 4.353ns (58.611%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 109.560 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.546    58.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[2]
    SLICE_X49Y9          LUT6 (Prop_lut6_I3_O)        0.124    58.780 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.505    59.286    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X48Y9          LUT5 (Prop_lut5_I4_O)        0.124    59.410 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.567    60.977    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.124    61.101 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.432    61.533    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.657 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.303    61.960    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.084 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.084    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.444   109.560    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.958    
                         clock uncertainty           -0.288   109.671    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029   109.700    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -62.084    
  -------------------------------------------------------------------
                         slack                                 47.616    

Slack (MET) :             47.827ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.282ns  (logic 3.062ns (42.052%)  route 4.220ns (57.948%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.224    58.316    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.152    58.468 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.857    59.325    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.332    59.657 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.139    61.796    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.920 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    61.920    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077   109.747    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.747    
                         arrival time                         -61.920    
  -------------------------------------------------------------------
                         slack                                 47.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.231ns (16.050%)  route 1.208ns (83.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.325    -0.150    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.105 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.883     0.778    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.823    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.288    -0.017    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     0.103    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.276ns (19.433%)  route 1.144ns (80.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.154    -0.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.276 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.721     0.445    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.490 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.269     0.759    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.804 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.804    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     0.075    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.231ns (14.835%)  route 1.326ns (85.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.326    -0.149    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.104 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.000     0.896    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.941 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.941    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.288    -0.014    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.321ns (20.301%)  route 1.260ns (79.699%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.153    -0.322    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.672     0.395    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.440 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.291     0.731    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.776 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.144     0.920    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.965 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.965    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.288    -0.017    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092     0.075    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.321ns (20.038%)  route 1.281ns (79.962%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.369    -0.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.061 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.638     0.577    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.622 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.161     0.783    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.828 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.113     0.941    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.986 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.986    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     0.075    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.868%)  route 1.360ns (83.132%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.368    -0.107    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.062 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.768     0.706    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.751 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.224     0.975    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.020 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.020    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     0.105    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.321ns (18.190%)  route 1.444ns (81.810%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.259    -0.217    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.172 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.726     0.555    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.600 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.235     0.835    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.223     1.103    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.148 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.148    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120     0.104    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.276ns (14.384%)  route 1.643ns (85.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.282    -0.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.822     0.674    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.719 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.360     1.079    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.124 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.178     1.302    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.288    -0.017    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.060     0.043    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.259    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       46.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.333ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.682ns  (logic 2.950ns (33.977%)  route 5.732ns (66.023%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.998    58.091    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.124    58.215 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.304    59.519    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X48Y7          LUT5 (Prop_lut5_I2_O)        0.124    59.643 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.879    61.523    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    61.647 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           1.020    62.667    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.124    62.791 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.530    63.321    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)       -0.016   109.654    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.654    
                         arrival time                         -63.321    
  -------------------------------------------------------------------
                         slack                                 46.333    

Slack (MET) :             46.718ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.325ns  (logic 3.074ns (36.927%)  route 5.251ns (63.073%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 109.558 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.347    58.458    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X48Y2          LUT4 (Prop_lut4_I3_O)        0.124    58.582 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.993    59.575    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.699 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.633    61.332    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.456 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.848    62.304    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    62.428 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.430    62.858    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.982 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    62.982    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.442   109.558    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.956    
                         clock uncertainty           -0.288   109.669    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031   109.700    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -62.982    
  -------------------------------------------------------------------
                         slack                                 46.718    

Slack (MET) :             46.784ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.305ns  (logic 3.074ns (37.014%)  route 5.231ns (62.986%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.363    58.475    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.599 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.835    59.434    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124    59.558 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.595    61.153    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.277 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.727    62.004    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.710    62.838    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    62.962 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.962    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.077   109.747    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.747    
                         arrival time                         -62.962    
  -------------------------------------------------------------------
                         slack                                 46.784    

Slack (MET) :             47.246ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.861ns  (logic 3.180ns (40.455%)  route 4.681ns (59.545%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 54.646 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.602    54.646    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.100 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.160    58.260    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.152    58.412 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.026    59.438    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.326    59.764 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.824    61.588    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.712 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.670    62.382    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124    62.506 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    62.506    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.445   109.561    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.288   109.672    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.081   109.753    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.753    
                         arrival time                         -62.506    
  -------------------------------------------------------------------
                         slack                                 47.246    

Slack (MET) :             47.373ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.691ns  (logic 3.059ns (39.773%)  route 4.632ns (60.227%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.228    58.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[7]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.154    58.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.021    59.496    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.327    59.823 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.383    62.206    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    62.330 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.330    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.288   109.674    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.029   109.703    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.703    
                         arrival time                         -62.330    
  -------------------------------------------------------------------
                         slack                                 47.373    

Slack (MET) :             47.520ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.521ns  (logic 2.950ns (39.226%)  route 4.571ns (60.774%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.372    58.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.607 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.863    59.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.594 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.587    61.181    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.305 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.749    62.054    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.124    62.178 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.178    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.029   109.699    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.699    
                         arrival time                         -62.178    
  -------------------------------------------------------------------
                         slack                                 47.520    

Slack (MET) :             47.616ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.427ns  (logic 3.074ns (41.389%)  route 4.353ns (58.611%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 109.560 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.546    58.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[2]
    SLICE_X49Y9          LUT6 (Prop_lut6_I3_O)        0.124    58.780 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.505    59.286    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X48Y9          LUT5 (Prop_lut5_I4_O)        0.124    59.410 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.567    60.977    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.124    61.101 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.432    61.533    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.657 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.303    61.960    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.084 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.084    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.444   109.560    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.958    
                         clock uncertainty           -0.288   109.671    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029   109.700    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -62.084    
  -------------------------------------------------------------------
                         slack                                 47.616    

Slack (MET) :             47.827ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.282ns  (logic 3.062ns (42.052%)  route 4.220ns (57.948%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.224    58.316    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.152    58.468 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.857    59.325    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.332    59.657 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.139    61.796    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.920 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    61.920    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.288   109.670    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077   109.747    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.747    
                         arrival time                         -61.920    
  -------------------------------------------------------------------
                         slack                                 47.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.231ns (16.050%)  route 1.208ns (83.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.325    -0.150    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.105 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.883     0.778    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.823    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.288    -0.017    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     0.103    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.276ns (19.433%)  route 1.144ns (80.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.154    -0.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.276 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.721     0.445    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.490 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.269     0.759    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.804 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.804    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     0.075    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.231ns (14.835%)  route 1.326ns (85.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.326    -0.149    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.104 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.000     0.896    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.941 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.941    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.288    -0.014    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.321ns (20.301%)  route 1.260ns (79.699%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.153    -0.322    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.672     0.395    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.440 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.291     0.731    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.776 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.144     0.920    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.965 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.965    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.288    -0.017    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092     0.075    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.321ns (20.038%)  route 1.281ns (79.962%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.369    -0.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.061 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.638     0.577    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.622 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.161     0.783    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.828 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.113     0.941    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.986 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.986    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     0.075    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.868%)  route 1.360ns (83.132%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.368    -0.107    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.062 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.768     0.706    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.751 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.224     0.975    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.020 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.020    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     0.105    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.321ns (18.190%)  route 1.444ns (81.810%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.259    -0.217    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.172 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.726     0.555    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.600 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.235     0.835    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.223     1.103    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.148 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.148    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.288    -0.016    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120     0.104    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.276ns (14.384%)  route 1.643ns (85.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.282    -0.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.822     0.674    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.719 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.360     1.079    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.124 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.178     1.302    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.288    -0.017    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.060     0.043    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.259    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       60.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.853ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.792ns  (logic 17.711ns (35.570%)  route 32.081ns (64.430%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.639    48.837    keyboard0_n_36
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.837    
  -------------------------------------------------------------------
                         slack                                 60.853    

Slack (MET) :             61.053ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.592ns  (logic 17.711ns (35.713%)  route 31.881ns (64.287%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.440    48.637    keyboard0_n_36
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.637    
  -------------------------------------------------------------------
                         slack                                 61.053    

Slack (MET) :             61.240ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.405ns  (logic 17.567ns (35.557%)  route 31.838ns (64.443%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.661    46.921    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I2_O)        0.124    47.045 r  keyboard0/money2_i_1/O
                         net (fo=6, routed)           1.405    48.451    keyboard0_n_32
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.451    
  -------------------------------------------------------------------
                         slack                                 61.240    

Slack (MET) :             61.243ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.402ns  (logic 17.711ns (35.850%)  route 31.692ns (64.150%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.250    48.448    keyboard0_n_36
    DSP48_X1Y2           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__2
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -48.448    
  -------------------------------------------------------------------
                         slack                                 61.243    

Slack (MET) :             61.246ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.398ns  (logic 17.567ns (35.562%)  route 31.831ns (64.438%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.924    47.184    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124    47.308 r  keyboard0/money2_i_3/O
                         net (fo=6, routed)           1.136    48.444    keyboard0_n_34
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.444    
  -------------------------------------------------------------------
                         slack                                 61.246    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.317ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        49.328ns  (logic 16.809ns (34.076%)  route 32.519ns (65.924%))
  Logic Levels:           76  (CARRY4=50 LUT1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=12 LUT6=5)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.472    43.798    input[13]_i_4_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124    43.922 r  input[16]_i_13/O
                         net (fo=16, routed)          0.962    44.884    keyboard0/input_max_reg[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    45.008 f  keyboard0/input[1]_i_2/O
                         net (fo=2, routed)           1.159    46.167    keyboard0/input[1]_i_2_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I2_O)        0.124    46.291 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.083    48.374    keyboard0_n_47
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.374    
  -------------------------------------------------------------------
                         slack                                 61.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.312    prng0/p_0_in[4]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.066    -0.338    prng0/rnd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X50Y55         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.337    keyboard0/ascii_reg_n_0_[2]
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.834    -0.855    keyboard0/clk_cpu
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.168    -0.434    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.052    -0.382    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    clk_cpu
    SLICE_X65Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.309    prng0/Q[13]
    SLICE_X65Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[13]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.092    -0.311    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.027%)  route 0.118ns (47.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.340    prng0/p_0_in[13]
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.012    -0.391    prng0/rnd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.101%)  route 0.138ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.321    prng0/Q[5]
    SLICE_X64Y40         LUT3 (Prop_lut3_I0_O)        0.098    -0.223 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    prng0/tmp_a[5]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.121    -0.283    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.359%)  route 0.115ns (43.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  prng0/tmp_a_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.325    prng0/p_0_in[7]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.017    -0.387    prng0/rnd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.248%)  route 0.171ns (54.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.275    prng0/p_0_in[11]
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.066    -0.337    prng0/rnd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X49Y56         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.304    keyboard0/ascii_reg_n_0_[6]
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.856    keyboard0/clk_cpu
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.168    -0.434    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.066    -0.368    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.258    prng0/p_0_in[1]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.329    prng0/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.703%)  route 0.166ns (50.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.166    -0.257    prng0/p_0_in[6]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.072    -0.332    prng0/rnd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.291ns (26.629%)  route 6.313ns (73.371%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.705 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.611    -0.901    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -0.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.363     1.344    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     1.468 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.650     2.117    vga0/doutb[0]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  vga0/g0_b2_i_2/O
                         net (fo=124, routed)         1.501     3.743    vga0/g0_b2_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124     3.867 r  vga0/g13_b5/O
                         net (fo=1, routed)           0.000     3.867    vga0/g13_b5_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.245     4.112 r  vga0/vgaRed_reg[0]_i_148/O
                         net (fo=1, routed)           0.000     4.112    vga0/vgaRed_reg[0]_i_148_n_0
    SLICE_X3Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     4.216 r  vga0/vgaRed_reg[0]_i_63/O
                         net (fo=1, routed)           0.775     4.991    vga0/vgaRed_reg[0]_i_63_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.316     5.307 r  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.789     6.096    vga0/vgaRed[0]_i_20_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     6.220 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.802     7.022    vga0/vgaRed[0]_i_7_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.146 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.433     7.579    vga0/vgaRed[0]_i_3_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.703 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.703    vga0/vgaRed[0]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.705    vga0/clk_vga
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.484     8.189    
                         clock uncertainty           -0.116     8.073    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.029     8.102    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.689ns (36.304%)  route 4.718ns (63.696%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.094 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.094    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.316 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.821     6.137    vga0/fbOutAddr0[13]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.328     6.465 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.465    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.292ns (33.525%)  route 4.545ns (66.475%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.941 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.648     5.589    vga0/fbOutAddr0[12]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.306     5.895 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.895    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.079     8.241    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.779ns (41.373%)  route 3.938ns (58.627%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.565 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.939     5.504    vga0/fbOutAddr0[9]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.325     5.829 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.829    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.200    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 2.869ns (43.956%)  route 3.658ns (56.044%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.677 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.659     5.336    vga0/fbOutAddr0[10]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.077     8.159    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.773ns (44.061%)  route 3.521ns (55.939%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.582 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.104    vga0/fbOutAddr0[11]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.302     5.406 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.406    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.081     8.163    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.409ns (38.205%)  route 3.896ns (61.795%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.190 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.898     5.087    vga0/fbOutAddr0[8]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.330     5.417 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.417    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.200    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 2.345ns (37.173%)  route 3.963ns (62.827%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.997     2.185    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I4_O)        0.124     2.309 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.309    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.561 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.630     3.191    vga0/fbOutAddr1_0[6]
    SLICE_X7Y45          LUT4 (Prop_lut4_I0_O)        0.295     3.486 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.486    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.066 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.973     5.039    vga0/fbOutAddr0[7]
    SLICE_X8Y45          LUT3 (Prop_lut3_I2_O)        0.328     5.367 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.367    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.138ns (19.598%)  route 4.669ns (80.402%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.703     4.040    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.701     4.865    vga0/char[7]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk_vga
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     7.958    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.138ns (20.021%)  route 4.546ns (79.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 r  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.719     4.056    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.562     4.742    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205     7.957    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  3.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.278    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.313%)  route 0.511ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.511     0.059    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
                         clock uncertainty            0.116    -0.188    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.367%)  route 0.228ns (60.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.228    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.116    -0.442    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.553%)  route 0.236ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.236    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.279    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.116    -0.442    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.259    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.632%)  route 0.136ns (45.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.136    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.116    -0.463    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.059    -0.404    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.778%)  route 0.308ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X10Y45         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.308    -0.144    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.116    -0.422    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.042%)  route 0.291ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.291    -0.160    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.837    -0.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.614    
                         clock uncertainty            0.116    -0.498    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.059    -0.439    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.372%)  route 0.587ns (80.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X11Y46         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[3]/Q
                         net (fo=3, routed)           0.587     0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
                         clock uncertainty            0.116    -0.188    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.957ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.456ns (9.949%)  route 4.127ns (90.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           4.127     3.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.288    54.161    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.595    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.595    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 49.957    

Slack (MET) :             50.074ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.212%)  route 4.009ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           4.009     3.524    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.493    54.053    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.288    54.163    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.597    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.597    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                 50.074    

Slack (MET) :             50.134ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.718ns (15.835%)  route 3.816ns (84.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.999     2.473    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y4          LUT3 (Prop_lut3_I1_O)        0.299     2.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.818     3.590    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.723    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.723    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                 50.134    

Slack (MET) :             50.149ns  (required time - arrival time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.456ns (10.380%)  route 3.937ns (89.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           3.937     3.452    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 50.149    

Slack (MET) :             50.299ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           3.789     3.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.599    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.599    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 50.299    

Slack (MET) :             50.345ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.718ns (16.614%)  route 3.604ns (83.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.875     2.350    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     2.649 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.728     3.377    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.288    54.165    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.722    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.722    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 50.345    

Slack (MET) :             50.372ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.456ns (10.934%)  route 3.714ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.714     3.229    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 50.372    

Slack (MET) :             50.408ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.048%)  route 3.671ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 54.049 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.671     3.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.489    54.049    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.447    
                         clock uncertainty           -0.288    54.159    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.593    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.593    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                 50.408    

Slack (MET) :             50.446ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.456ns (11.128%)  route 3.642ns (88.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           3.642     3.154    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                 50.446    

Slack (MET) :             50.460ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.419ns (10.719%)  route 3.490ns (89.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.490     2.966    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741    53.425    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.425    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                 50.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.164ns (18.794%)  route 0.709ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.709     0.254    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.288     0.033    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.216    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.815     0.360    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.288     0.029    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.212    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.148ns (13.649%)  route 0.936ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.561    -0.620    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           0.936     0.464    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.275    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.141ns (12.275%)  route 1.008ns (87.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.008     0.530    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.288     0.033    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.329    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X47Y42         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.899     0.422    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.288     0.033    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.216    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.616%)  route 0.886ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.886     0.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.215    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.164ns (15.424%)  route 0.899ns (84.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y40         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.899     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.215    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.923%)  route 1.014ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           1.014     0.559    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.288     0.032    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.467%)  route 0.906ns (86.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.565    -0.616    clk_cpu
    SLICE_X49Y40         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           0.906     0.431    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.909     0.432    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.966ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.456ns (9.949%)  route 4.127ns (90.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 54.051 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           4.127     3.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.491    54.051    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.449    
                         clock uncertainty           -0.278    54.171    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.605    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.605    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                 49.966    

Slack (MET) :             50.084ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.456ns (10.212%)  route 4.009ns (89.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 54.053 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           4.009     3.524    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.493    54.053    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.451    
                         clock uncertainty           -0.278    54.173    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.607    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.607    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                 50.084    

Slack (MET) :             50.143ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.718ns (15.835%)  route 3.816ns (84.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.999     2.473    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y4          LUT3 (Prop_lut3_I1_O)        0.299     2.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.818     3.590    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.733    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.733    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                 50.143    

Slack (MET) :             50.159ns  (required time - arrival time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.456ns (10.380%)  route 3.937ns (89.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           3.937     3.452    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 50.159    

Slack (MET) :             50.308ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.456ns (10.741%)  route 3.789ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           3.789     3.301    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    53.609    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.609    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                 50.308    

Slack (MET) :             50.355ns  (required time - arrival time)
  Source:                 rom_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.718ns (16.614%)  route 3.604ns (83.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 54.055 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.567    -0.945    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  rom_addr_reg[13]/Q
                         net (fo=9, routed)           2.875     2.350    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.299     2.649 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.728     3.377    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.495    54.055    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.453    
                         clock uncertainty           -0.278    54.175    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.732    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.732    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 50.355    

Slack (MET) :             50.381ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.456ns (10.934%)  route 3.714ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.714     3.229    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                 50.381    

Slack (MET) :             50.418ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.456ns (11.048%)  route 3.671ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 54.049 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.570    -0.942    clk_cpu
    SLICE_X49Y44         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.671     3.186    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.489    54.049    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.447    
                         clock uncertainty           -0.278    54.169    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.603    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.603    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                 50.418    

Slack (MET) :             50.456ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.456ns (11.128%)  route 3.642ns (88.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           3.642     3.154    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                 50.456    

Slack (MET) :             50.470ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.419ns (10.719%)  route 3.490ns (89.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.568    -0.944    clk_cpu
    SLICE_X48Y40         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.525 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           3.490     2.966    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.741    53.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.435    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                 50.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.164ns (18.794%)  route 0.709ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.709     0.254    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.278     0.023    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.815     0.360    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.278     0.020    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.203    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.148ns (13.649%)  route 0.936ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.561    -0.620    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  fb_a_dat_in_reg[6]/Q
                         net (fo=3, routed)           0.936     0.464    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.265    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.141ns (12.275%)  route 1.008ns (87.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[7]/Q
                         net (fo=3, routed)           1.008     0.530    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.278     0.023    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.319    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.319    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.141ns (13.555%)  route 0.899ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X47Y42         FDRE                                         r  fb_a_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[9]/Q
                         net (fo=3, routed)           0.899     0.422    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.879    -0.810    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.255    
                         clock uncertainty            0.278     0.023    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.206    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.164ns (15.616%)  route 0.886ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y41         FDRE                                         r  fb_a_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[6]/Q
                         net (fo=3, routed)           0.886     0.432    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.205    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.164ns (15.424%)  route 0.899ns (84.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.563    -0.618    clk_cpu
    SLICE_X46Y40         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.899     0.445    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.205    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.164ns (13.923%)  route 1.014ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.562    -0.619    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  fb_a_dat_in_reg[0]/Q
                         net (fo=3, routed)           1.014     0.559    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.278     0.022    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.318    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.467%)  route 0.906ns (86.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.565    -0.616    clk_cpu
    SLICE_X49Y40         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           0.906     0.431    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.431%)  route 0.909ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    clk_cpu
    SLICE_X47Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.909     0.432    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       46.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.343ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.682ns  (logic 2.950ns (33.977%)  route 5.732ns (66.023%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.998    58.091    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.124    58.215 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.304    59.519    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X48Y7          LUT5 (Prop_lut5_I2_O)        0.124    59.643 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.879    61.523    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    61.647 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           1.020    62.667    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.124    62.791 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.530    63.321    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)       -0.016   109.663    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.663    
                         arrival time                         -63.321    
  -------------------------------------------------------------------
                         slack                                 46.343    

Slack (MET) :             46.727ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.325ns  (logic 3.074ns (36.927%)  route 5.251ns (63.073%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 109.558 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.347    58.458    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X48Y2          LUT4 (Prop_lut4_I3_O)        0.124    58.582 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.993    59.575    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.699 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.633    61.332    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.456 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.848    62.304    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    62.428 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.430    62.858    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.982 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    62.982    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.442   109.558    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.956    
                         clock uncertainty           -0.278   109.678    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031   109.709    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.709    
                         arrival time                         -62.982    
  -------------------------------------------------------------------
                         slack                                 46.727    

Slack (MET) :             46.794ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.305ns  (logic 3.074ns (37.014%)  route 5.231ns (62.986%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.363    58.475    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.599 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.835    59.434    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124    59.558 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.595    61.153    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.277 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.727    62.004    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.710    62.838    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    62.962 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.962    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -62.962    
  -------------------------------------------------------------------
                         slack                                 46.794    

Slack (MET) :             47.256ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.861ns  (logic 3.180ns (40.455%)  route 4.681ns (59.545%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 54.646 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.602    54.646    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.100 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.160    58.260    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.152    58.412 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.026    59.438    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.326    59.764 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.824    61.588    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.712 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.670    62.382    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124    62.506 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    62.506    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.445   109.561    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.278   109.681    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.081   109.762    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.762    
                         arrival time                         -62.506    
  -------------------------------------------------------------------
                         slack                                 47.256    

Slack (MET) :             47.383ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.691ns  (logic 3.059ns (39.773%)  route 4.632ns (60.227%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.228    58.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[7]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.154    58.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.021    59.496    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.327    59.823 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.383    62.206    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    62.330 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.330    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.278   109.683    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.029   109.712    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.712    
                         arrival time                         -62.330    
  -------------------------------------------------------------------
                         slack                                 47.383    

Slack (MET) :             47.530ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.521ns  (logic 2.950ns (39.226%)  route 4.571ns (60.774%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.372    58.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.607 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.863    59.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.594 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.587    61.181    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.305 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.749    62.054    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.124    62.178 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.178    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.029   109.708    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.708    
                         arrival time                         -62.178    
  -------------------------------------------------------------------
                         slack                                 47.530    

Slack (MET) :             47.626ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.427ns  (logic 3.074ns (41.389%)  route 4.353ns (58.611%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 109.560 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.546    58.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[2]
    SLICE_X49Y9          LUT6 (Prop_lut6_I3_O)        0.124    58.780 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.505    59.286    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X48Y9          LUT5 (Prop_lut5_I4_O)        0.124    59.410 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.567    60.977    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.124    61.101 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.432    61.533    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.657 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.303    61.960    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.084 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.084    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.444   109.560    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.958    
                         clock uncertainty           -0.278   109.680    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029   109.709    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.709    
                         arrival time                         -62.084    
  -------------------------------------------------------------------
                         slack                                 47.626    

Slack (MET) :             47.836ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.282ns  (logic 3.062ns (42.052%)  route 4.220ns (57.948%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.224    58.316    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.152    58.468 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.857    59.325    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.332    59.657 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.139    61.796    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.920 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    61.920    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -61.920    
  -------------------------------------------------------------------
                         slack                                 47.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.231ns (16.050%)  route 1.208ns (83.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.325    -0.150    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.105 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.883     0.778    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.823    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.278    -0.027    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     0.093    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.276ns (19.433%)  route 1.144ns (80.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.154    -0.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.276 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.721     0.445    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.490 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.269     0.759    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.804 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.804    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.231ns (14.835%)  route 1.326ns (85.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.326    -0.149    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.104 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.000     0.896    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.941 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.941    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.278    -0.024    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     0.067    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.321ns (20.301%)  route 1.260ns (79.699%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.153    -0.322    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.672     0.395    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.440 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.291     0.731    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.776 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.144     0.920    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.965 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.965    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.278    -0.027    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.321ns (20.038%)  route 1.281ns (79.962%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.369    -0.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.061 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.638     0.577    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.622 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.161     0.783    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.828 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.113     0.941    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.986 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.986    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.868%)  route 1.360ns (83.132%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.368    -0.107    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.062 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.768     0.706    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.751 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.224     0.975    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.020 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.020    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     0.095    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.321ns (18.190%)  route 1.444ns (81.810%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.259    -0.217    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.172 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.726     0.555    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.600 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.235     0.835    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.223     1.103    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.148 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.148    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120     0.094    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.276ns (14.384%)  route 1.643ns (85.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.282    -0.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.822     0.674    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.719 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.360     1.079    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.124 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.178     1.302    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.278    -0.027    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.060     0.033    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       60.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.853ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.792ns  (logic 17.711ns (35.570%)  route 32.081ns (64.430%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.639    48.837    keyboard0_n_36
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.837    
  -------------------------------------------------------------------
                         slack                                 60.853    

Slack (MET) :             61.053ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.592ns  (logic 17.711ns (35.713%)  route 31.881ns (64.287%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.440    48.637    keyboard0_n_36
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.637    
  -------------------------------------------------------------------
                         slack                                 61.053    

Slack (MET) :             61.240ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.405ns  (logic 17.567ns (35.557%)  route 31.838ns (64.443%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.661    46.921    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y23         LUT5 (Prop_lut5_I2_O)        0.124    47.045 r  keyboard0/money2_i_1/O
                         net (fo=6, routed)           1.405    48.451    keyboard0_n_32
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.451    
  -------------------------------------------------------------------
                         slack                                 61.240    

Slack (MET) :             61.243ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.402ns  (logic 17.711ns (35.850%)  route 31.692ns (64.150%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.461 r  input_reg[16]_i_11/O[0]
                         net (fo=1, routed)           0.718    45.179    keyboard0/data0[12]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.299    45.478 f  keyboard0/input[12]_i_4/O
                         net (fo=2, routed)           1.596    47.074    keyboard0/input[12]_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    47.198 r  keyboard0/money2_i_5/O
                         net (fo=7, routed)           1.250    48.448    keyboard0_n_36
    DSP48_X1Y2           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__2
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -48.448    
  -------------------------------------------------------------------
                         slack                                 61.243    

Slack (MET) :             61.246ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.398ns  (logic 17.567ns (35.562%)  route 31.831ns (64.438%))
  Logic Levels:           77  (CARRY4=51 LUT1=2 LUT2=2 LUT3=5 LUT4=1 LUT5=14 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.473    43.799    input[13]_i_4_n_0
    SLICE_X40Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.923 r  input[16]_i_23/O
                         net (fo=1, routed)           0.000    43.923    input[16]_i_23_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.503 r  input_reg[16]_i_11/O[2]
                         net (fo=1, routed)           0.455    44.958    keyboard0/data0[14]
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.302    45.260 f  keyboard0/input[16]_i_6/O
                         net (fo=6, routed)           1.924    47.184    keyboard0/input[16]_i_6_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I4_O)        0.124    47.308 r  keyboard0/money2_i_3/O
                         net (fo=6, routed)           1.136    48.444    keyboard0_n_34
    DSP48_X1Y3           DSP48E1                                      r  money2__1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362   109.690    money2__1
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.444    
  -------------------------------------------------------------------
                         slack                                 61.246    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.268ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.377ns  (logic 17.827ns (36.104%)  route 31.550ns (63.896%))
  Logic Levels:           77  (CARRY4=52 LUT1=2 LUT2=2 LUT3=4 LUT4=2 LUT5=12 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.148    42.556 r  input[11]_i_8/O
                         net (fo=3, routed)           0.954    43.510    aD2M4dsP[11]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.328    43.838 r  input[11]_i_14/O
                         net (fo=1, routed)           0.000    43.838    input[11]_i_14_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.239 r  input_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.239    input_reg[11]_i_7_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.573 r  input_reg[16]_i_11/O[1]
                         net (fo=1, routed)           0.555    45.128    keyboard0/data0[13]
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.303    45.431 r  keyboard0/input[13]_i_3/O
                         net (fo=2, routed)           0.745    46.175    keyboard0/input[13]_i_3_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I4_O)        0.124    46.299 r  keyboard0/money2_i_4/O
                         net (fo=23, routed)          2.123    48.422    keyboard0_n_35
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.422    
  -------------------------------------------------------------------
                         slack                                 61.268    

Slack (MET) :             61.317ns  (required time - arrival time)
  Source:                 input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        49.328ns  (logic 16.809ns (34.076%)  route 32.519ns (65.924%))
  Logic Levels:           76  (CARRY4=50 LUT1=2 LUT2=1 LUT3=5 LUT4=1 LUT5=12 LUT6=5)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.557    -0.955    clk_cpu
    SLICE_X52Y21         FDRE                                         r  input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  input_reg[12]/Q
                         net (fo=55, routed)          3.674     3.237    input_reg_n_0_[12]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.361 r  input[16]_i_55/O
                         net (fo=1, routed)           0.000     3.361    input[16]_i_55_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.762 r  input_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.762    input_reg[16]_i_25_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.096 f  input_reg[16]_i_12/O[1]
                         net (fo=17, routed)          0.743     4.840    input_reg[16]_i_12_n_6
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.303     5.143 r  input[0]_i_143/O
                         net (fo=1, routed)           0.000     5.143    input[0]_i_143_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.544 r  input_reg[0]_i_90/CO[3]
                         net (fo=26, routed)          1.660     7.203    index_delta5
    SLICE_X38Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.327 r  input[0]_i_576/O
                         net (fo=1, routed)           0.000     7.327    input[0]_i_576_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.840 r  input_reg[0]_i_521/CO[3]
                         net (fo=1, routed)           0.000     7.840    input_reg[0]_i_521_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  input_reg[0]_i_516/CO[3]
                         net (fo=1, routed)           0.000     7.957    input_reg[0]_i_516_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  input_reg[0]_i_511/CO[3]
                         net (fo=1, routed)           0.000     8.074    input_reg[0]_i_511_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.303 r  input_reg[0]_i_510/CO[2]
                         net (fo=17, routed)          1.179     9.482    input_reg[0]_i_510_n_1
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.310     9.792 r  input[0]_i_529/O
                         net (fo=1, routed)           0.000     9.792    input[0]_i_529_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.342 r  input_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    10.342    input_reg[0]_i_478_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  input_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    10.456    input_reg[0]_i_473_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  input_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    10.570    input_reg[0]_i_468_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  input_reg[0]_i_467/CO[3]
                         net (fo=17, routed)          1.507    12.191    input_reg[0]_i_467_n_0
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.315 r  input[0]_i_486/O
                         net (fo=1, routed)           0.000    12.315    input[0]_i_486_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.848 r  input_reg[0]_i_434/CO[3]
                         net (fo=1, routed)           0.000    12.848    input_reg[0]_i_434_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.965 r  input_reg[0]_i_429/CO[3]
                         net (fo=1, routed)           0.000    12.965    input_reg[0]_i_429_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.082 r  input_reg[0]_i_424/CO[3]
                         net (fo=1, routed)           0.000    13.082    input_reg[0]_i_424_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.199 r  input_reg[0]_i_423/CO[3]
                         net (fo=17, routed)          1.131    14.329    input_reg[0]_i_423_n_0
    SLICE_X35Y9          LUT5 (Prop_lut5_I0_O)        0.124    14.453 r  input[0]_i_442/O
                         net (fo=1, routed)           0.000    14.453    input[0]_i_442_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.003 r  input_reg[0]_i_394/CO[3]
                         net (fo=1, routed)           0.000    15.003    input_reg[0]_i_394_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.117 r  input_reg[0]_i_389/CO[3]
                         net (fo=1, routed)           0.000    15.117    input_reg[0]_i_389_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.231 r  input_reg[0]_i_384/CO[3]
                         net (fo=1, routed)           0.000    15.231    input_reg[0]_i_384_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.345 r  input_reg[0]_i_383/CO[3]
                         net (fo=17, routed)          1.300    16.645    input_reg[0]_i_383_n_0
    SLICE_X32Y9          LUT5 (Prop_lut5_I0_O)        0.124    16.769 r  input[0]_i_402/O
                         net (fo=1, routed)           0.000    16.769    input[0]_i_402_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.319 r  input_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    17.319    input_reg[0]_i_355_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.433 r  input_reg[0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    17.433    input_reg[0]_i_350_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.767 r  input_reg[0]_i_345/O[1]
                         net (fo=2, routed)           1.158    18.926    input_reg[0]_i_345_n_6
    SLICE_X31Y14         LUT3 (Prop_lut3_I2_O)        0.303    19.229 r  input[0]_i_352/O
                         net (fo=1, routed)           0.000    19.229    input[0]_i_352_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.627 r  input_reg[0]_i_302/CO[3]
                         net (fo=1, routed)           0.000    19.627    input_reg[0]_i_302_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.741 r  input_reg[0]_i_301/CO[3]
                         net (fo=17, routed)          1.275    21.016    input_reg[0]_i_301_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124    21.140 r  input[0]_i_320/O
                         net (fo=1, routed)           0.000    21.140    input[0]_i_320_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.690 r  input_reg[0]_i_268/CO[3]
                         net (fo=1, routed)           0.000    21.690    input_reg[0]_i_268_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  input_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    21.804    input_reg[0]_i_263_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.918 r  input_reg[0]_i_258/CO[3]
                         net (fo=1, routed)           0.000    21.918    input_reg[0]_i_258_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.032 r  input_reg[0]_i_257/CO[3]
                         net (fo=17, routed)          1.278    23.310    input_reg[0]_i_257_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.124    23.434 r  input[0]_i_276/O
                         net (fo=1, routed)           0.000    23.434    input[0]_i_276_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.984 r  input_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    23.984    input_reg[0]_i_228_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.098 r  input_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    24.098    input_reg[0]_i_223_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.212 r  input_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    24.212    input_reg[0]_i_218_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  input_reg[0]_i_217/CO[3]
                         net (fo=17, routed)          1.392    25.718    input_reg[0]_i_217_n_0
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124    25.842 r  input[0]_i_234/O
                         net (fo=1, routed)           0.000    25.842    input[0]_i_234_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.218 r  input_reg[0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    26.218    input_reg[0]_i_181_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.335 r  input_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    26.335    input_reg[0]_i_176_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.452 r  input_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    26.452    input_reg[0]_i_171_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.569 r  input_reg[0]_i_170/CO[3]
                         net (fo=17, routed)          1.693    28.262    input_reg[0]_i_170_n_0
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.386 r  input[0]_i_172/O
                         net (fo=1, routed)           0.000    28.386    input[0]_i_172_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.762 r  input_reg[0]_i_119/CO[3]
                         net (fo=17, routed)          1.633    30.395    input_reg[0]_i_119_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    30.519 r  input[0]_i_137/O
                         net (fo=1, routed)           0.000    30.519    input[0]_i_137_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.917 r  input_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.917    input_reg[0]_i_85_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.031 r  input_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    31.031    input_reg[0]_i_80_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.145 r  input_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.145    input_reg[0]_i_75_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.259 r  input_reg[0]_i_74/CO[3]
                         net (fo=17, routed)          1.518    32.777    input_reg[0]_i_74_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I0_O)        0.124    32.901 r  input[0]_i_89/O
                         net (fo=1, routed)           0.000    32.901    input[0]_i_89_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.451 r  input_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.451    input_reg[0]_i_48_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.565 r  input_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    33.565    input_reg[0]_i_53_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.679 r  input_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    33.679    input_reg[0]_i_43_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.793 r  input_reg[0]_i_42/CO[3]
                         net (fo=17, routed)          1.454    35.247    input_reg[0]_i_42_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    35.371 r  input[0]_i_52/O
                         net (fo=1, routed)           0.000    35.371    input[0]_i_52_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.921 r  input_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.921    input_reg[0]_i_19_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.035 r  input_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.035    input_reg[10]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.149 r  input_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.149    input_reg[0]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.263 r  input_reg[0]_i_18/CO[3]
                         net (fo=17, routed)          1.290    37.553    input_reg[0]_i_18_n_0
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.124    37.677 r  input[0]_i_23/O
                         net (fo=1, routed)           0.000    37.677    input[0]_i_23_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.317 f  input_reg[0]_i_7/O[3]
                         net (fo=3, routed)           0.775    39.092    input_reg[0]_i_7_n_4
    SLICE_X40Y8          LUT6 (Prop_lut6_I5_O)        0.306    39.398 r  input[4]_i_11/O
                         net (fo=5, routed)           1.024    40.422    input[4]_i_11_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.546 r  input[6]_i_15/O
                         net (fo=3, routed)           0.180    40.726    input[6]_i_15_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I0_O)        0.124    40.850 r  input[8]_i_16/O
                         net (fo=3, routed)           0.307    41.158    input[8]_i_16_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    41.282 r  input[10]_i_14/O
                         net (fo=3, routed)           0.329    41.611    input[10]_i_14_n_0
    SLICE_X38Y13         LUT5 (Prop_lut5_I2_O)        0.124    41.735 r  input[12]_i_14/O
                         net (fo=3, routed)           0.673    42.408    input[12]_i_14_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.124    42.532 r  input[13]_i_6/O
                         net (fo=1, routed)           0.670    43.202    input[13]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.124    43.326 r  input[13]_i_4/O
                         net (fo=3, routed)           0.472    43.798    input[13]_i_4_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124    43.922 r  input[16]_i_13/O
                         net (fo=16, routed)          0.962    44.884    keyboard0/input_max_reg[12]
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    45.008 f  keyboard0/input[1]_i_2/O
                         net (fo=2, routed)           1.159    46.167    keyboard0/input[1]_i_2_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I2_O)        0.124    46.291 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.083    48.374    keyboard0_n_47
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -48.374    
  -------------------------------------------------------------------
                         slack                                 61.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.312    prng0/p_0_in[4]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[4]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.066    -0.338    prng0/rnd_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X50Y55         FDRE                                         r  keyboard0/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  keyboard0/ascii_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.337    keyboard0/ascii_reg_n_0_[2]
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.834    -0.855    keyboard0/clk_cpu
    SLICE_X50Y53         FDRE                                         r  keyboard0/ascii_code_reg[2]/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.168    -0.434    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.052    -0.382    keyboard0/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rng_seed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    clk_cpu
    SLICE_X65Y44         FDRE                                         r  rng_seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rng_seed_reg[13]/Q
                         net (fo=1, routed)           0.136    -0.309    prng0/Q[13]
    SLICE_X65Y43         LUT3 (Prop_lut3_I0_O)        0.045    -0.264 r  prng0/tmp_a[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    prng0/tmp_a[13]_i_1_n_0
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[13]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.092    -0.311    prng0/tmp_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.027%)  route 0.118ns (47.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  prng0/tmp_a_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.340    prng0/p_0_in[13]
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X62Y43         FDRE                                         r  prng0/rnd_reg[13]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.012    -0.391    prng0/rnd_reg[13]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rng_seed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.101%)  route 0.138ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    clk_cpu
    SLICE_X65Y41         FDRE                                         r  rng_seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.459 r  rng_seed_reg[5]/Q
                         net (fo=1, routed)           0.138    -0.321    prng0/Q[5]
    SLICE_X64Y40         LUT3 (Prop_lut3_I0_O)        0.098    -0.223 r  prng0/tmp_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    prng0/tmp_a[5]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.121    -0.283    prng0/tmp_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.359%)  route 0.115ns (43.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  prng0/tmp_a_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.325    prng0/p_0_in[7]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[7]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.017    -0.387    prng0/rnd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.248%)  route 0.171ns (54.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.595    -0.586    prng0/clk_cpu
    SLICE_X65Y43         FDRE                                         r  prng0/tmp_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  prng0/tmp_a_reg[10]/Q
                         net (fo=2, routed)           0.171    -0.275    prng0/p_0_in[11]
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.866    -0.824    prng0/clk_cpu
    SLICE_X63Y43         FDRE                                         r  prng0/rnd_reg[11]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.168    -0.403    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.066    -0.337    prng0/rnd_reg[11]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.564    -0.617    keyboard0/clk_cpu
    SLICE_X49Y56         FDRE                                         r  keyboard0/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  keyboard0/ascii_reg[6]/Q
                         net (fo=1, routed)           0.172    -0.304    keyboard0/ascii_reg_n_0_[6]
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.856    keyboard0/clk_cpu
    SLICE_X48Y53         FDRE                                         r  keyboard0/ascii_code_reg[6]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.168    -0.434    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.066    -0.368    keyboard0/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[0]/Q
                         net (fo=2, routed)           0.165    -0.258    prng0/p_0_in[1]
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X63Y40         FDRE                                         r  prng0/rnd_reg[1]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.075    -0.329    prng0/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.703%)  route 0.166ns (50.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.594    -0.587    prng0/clk_cpu
    SLICE_X64Y40         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.166    -0.257    prng0/p_0_in[6]
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.865    -0.825    prng0/clk_cpu
    SLICE_X62Y40         FDRE                                         r  prng0/rnd_reg[6]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.168    -0.404    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.072    -0.332    prng0/rnd_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       46.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.343ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.682ns  (logic 2.950ns (33.977%)  route 5.732ns (66.023%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.998    58.091    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[6]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.124    58.215 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.304    59.519    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9
    SLICE_X48Y7          LUT5 (Prop_lut5_I2_O)        0.124    59.643 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.879    61.523    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124    61.647 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           1.020    62.667    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.124    62.791 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.530    63.321    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)       -0.016   109.663    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.663    
                         arrival time                         -63.321    
  -------------------------------------------------------------------
                         slack                                 46.343    

Slack (MET) :             46.727ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.325ns  (logic 3.074ns (36.927%)  route 5.251ns (63.073%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 109.558 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.347    58.458    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[1]
    SLICE_X48Y2          LUT4 (Prop_lut4_I3_O)        0.124    58.582 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.993    59.575    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.699 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.633    61.332    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.456 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.848    62.304    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    62.428 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.430    62.858    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.982 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    62.982    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.442   109.558    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.956    
                         clock uncertainty           -0.278   109.678    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.031   109.709    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.709    
                         arrival time                         -62.982    
  -------------------------------------------------------------------
                         slack                                 46.727    

Slack (MET) :             46.794ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.305ns  (logic 3.074ns (37.014%)  route 5.231ns (62.986%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.363    58.475    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[0]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.599 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.835    59.434    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124    59.558 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.595    61.153    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.277 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.727    62.004    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.124    62.128 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.710    62.838    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124    62.962 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    62.962    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X38Y40         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -62.962    
  -------------------------------------------------------------------
                         slack                                 46.794    

Slack (MET) :             47.256ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.861ns  (logic 3.180ns (40.455%)  route 4.681ns (59.545%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.910ns = ( 54.646 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.602    54.646    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.100 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.160    58.260    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_49
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.152    58.412 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.026    59.438    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.326    59.764 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.824    61.588    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.712 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.670    62.382    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124    62.506 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    62.506    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.445   109.561    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.278   109.681    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.081   109.762    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.762    
                         arrival time                         -62.506    
  -------------------------------------------------------------------
                         slack                                 47.256    

Slack (MET) :             47.383ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.691ns  (logic 3.059ns (39.773%)  route 4.632ns (60.227%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.228    58.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[7]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.154    58.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.021    59.496    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.327    59.823 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.383    62.206    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124    62.330 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    62.330    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.278   109.683    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.029   109.712    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.712    
                         arrival time                         -62.330    
  -------------------------------------------------------------------
                         slack                                 47.383    

Slack (MET) :             47.530ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.521ns  (logic 2.950ns (39.226%)  route 4.571ns (60.774%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.372    58.483    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3[4]
    SLICE_X48Y1          LUT4 (Prop_lut4_I3_O)        0.124    58.607 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.863    59.470    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.124    59.594 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.587    61.181    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.124    61.305 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.749    62.054    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.124    62.178 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000    62.178    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.029   109.708    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.708    
                         arrival time                         -62.178    
  -------------------------------------------------------------------
                         slack                                 47.530    

Slack (MET) :             47.626ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.427ns  (logic 3.074ns (41.389%)  route 4.353ns (58.611%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 109.560 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.546    58.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[2]
    SLICE_X49Y9          LUT6 (Prop_lut6_I3_O)        0.124    58.780 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.505    59.286    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X48Y9          LUT5 (Prop_lut5_I4_O)        0.124    59.410 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.567    60.977    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.124    61.101 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.432    61.533    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.124    61.657 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.303    61.960    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124    62.084 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    62.084    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.444   109.560    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.958    
                         clock uncertainty           -0.278   109.680    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.029   109.709    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.709    
                         arrival time                         -62.084    
  -------------------------------------------------------------------
                         slack                                 47.626    

Slack (MET) :             47.836ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.282ns  (logic 3.062ns (42.052%)  route 4.220ns (57.948%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 109.559 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 54.639 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.595    54.639    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.093 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.224    58.316    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[5]
    SLICE_X48Y16         LUT3 (Prop_lut3_I2_O)        0.152    58.468 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.857    59.325    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8
    SLICE_X48Y9          LUT5 (Prop_lut5_I2_O)        0.332    59.657 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.139    61.796    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.124    61.920 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000    61.920    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         1.443   109.559    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.957    
                         clock uncertainty           -0.278   109.679    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -61.920    
  -------------------------------------------------------------------
                         slack                                 47.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.231ns (16.050%)  route 1.208ns (83.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.325    -0.150    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.105 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.883     0.778    keyboard0/douta[0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.823 r  keyboard0/fb_a_dat_in[5]_i_1/O
                         net (fo=1, routed)           0.000     0.823    keyboard0_n_29
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.278    -0.027    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     0.093    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.276ns (19.433%)  route 1.144ns (80.567%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.154    -0.321    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.276 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.721     0.445    douta[4]
    SLICE_X43Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.490 r  fb_a_dat_in[4]_i_2/O
                         net (fo=1, routed)           0.269     0.759    keyboard0/fb_index_reg[0]_rep__0_12
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.804 r  keyboard0/fb_a_dat_in[4]_i_1/O
                         net (fo=1, routed)           0.000     0.804    keyboard0_n_30
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X37Y40         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.231ns (14.835%)  route 1.326ns (85.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.326    -0.149    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y9          LUT5 (Prop_lut5_I3_O)        0.045    -0.104 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.000     0.896    douta[7]
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.941 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.941    fb_a_dat_in[7]_i_2_n_0
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.278    -0.024    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     0.067    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.321ns (20.301%)  route 1.260ns (79.699%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.153    -0.322    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.277 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.672     0.395    douta[1]
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.440 r  fb_a_dat_in[1]_i_13/O
                         net (fo=1, routed)           0.291     0.731    fb_a_dat_in[1]_i_13_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.776 r  fb_a_dat_in[1]_i_4/O
                         net (fo=1, routed)           0.144     0.920    fb_a_dat_in[1]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.965 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.965    fb_a_dat_in[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X39Y38         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.278    -0.027    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092     0.065    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.321ns (20.038%)  route 1.281ns (79.962%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.369    -0.106    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.061 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.638     0.577    douta[2]
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.622 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.161     0.783    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.828 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.113     0.941    fb_a_dat_in[2]_i_4_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.986 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     0.986    fb_a_dat_in[2]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X40Y38         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.091     0.065    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.868%)  route 1.360ns (83.132%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.368    -0.107    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.062 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.768     0.706    douta[3]
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.751 r  fb_a_dat_in[3]_i_3/O
                         net (fo=1, routed)           0.224     0.975    fb_a_dat_in[3]_i_3_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.020 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.020    fb_a_dat_in[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X42Y39         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     0.095    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.321ns (18.190%)  route 1.444ns (81.810%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.259    -0.217    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.172 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.726     0.555    douta[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.600 r  fb_a_dat_in[0]_i_12/O
                         net (fo=1, routed)           0.235     0.835    fb_a_dat_in[0]_i_12_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  fb_a_dat_in[0]_i_4/O
                         net (fo=1, routed)           0.223     1.103    fb_a_dat_in[0]_i_4_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.148 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.148    fb_a_dat_in[0]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.831    -0.859    clk_cpu
    SLICE_X38Y40         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.278    -0.026    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120     0.094    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.276ns (14.384%)  route 1.643ns (85.616%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.565    -0.616    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y7          FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=16, routed)          0.282    -0.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.822     0.674    douta[6]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.719 r  fb_a_dat_in[6]_i_4/O
                         net (fo=1, routed)           0.360     1.079    fb_a_dat_in[6]_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.124 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.178     1.302    fb_a_dat_in[6]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=663, routed)         0.830    -0.860    clk_cpu
    SLICE_X38Y39         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.278    -0.027    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.060     0.033    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 2.291ns (26.629%)  route 6.313ns (73.371%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.705 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.611    -0.901    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    -0.019 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.363     1.344    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124     1.468 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.650     2.117    vga0/doutb[0]
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  vga0/g0_b2_i_2/O
                         net (fo=124, routed)         1.501     3.743    vga0/g0_b2_i_2_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.124     3.867 r  vga0/g13_b5/O
                         net (fo=1, routed)           0.000     3.867    vga0/g13_b5_n_0
    SLICE_X3Y54          MUXF7 (Prop_muxf7_I1_O)      0.245     4.112 r  vga0/vgaRed_reg[0]_i_148/O
                         net (fo=1, routed)           0.000     4.112    vga0/vgaRed_reg[0]_i_148_n_0
    SLICE_X3Y54          MUXF8 (Prop_muxf8_I0_O)      0.104     4.216 r  vga0/vgaRed_reg[0]_i_63/O
                         net (fo=1, routed)           0.775     4.991    vga0/vgaRed_reg[0]_i_63_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.316     5.307 r  vga0/vgaRed[0]_i_20/O
                         net (fo=1, routed)           0.789     6.096    vga0/vgaRed[0]_i_20_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     6.220 r  vga0/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.802     7.022    vga0/vgaRed[0]_i_7_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.146 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.433     7.579    vga0/vgaRed[0]_i_3_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.703 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.703    vga0/vgaRed[0]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.442     7.705    vga0/clk_vga
    SLICE_X11Y50         FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.484     8.189    
                         clock uncertainty           -0.116     8.073    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.029     8.102    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.689ns (36.304%)  route 4.718ns (63.696%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.094 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.094    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.316 r  vga0/fbOutAddr_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.821     6.137    vga0/fbOutAddr0[13]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.328     6.465 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     6.465    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.292ns (33.525%)  route 4.545ns (66.475%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.249     2.436    vga0/h_count[10]_i_1_n_0
    SLICE_X7Y50          LUT4 (Prop_lut4_I0_O)        0.124     2.560 r  vga0/v_count[8]_i_1/O
                         net (fo=2, routed)           0.781     3.341    vga0/v_count3_out[8]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     3.888 r  vga0/fbOutAddr_reg[13]_i_3/O[2]
                         net (fo=2, routed)           0.505     4.392    vga0/v_count_reg[8]_0[3]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.941 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.648     5.589    vga0/fbOutAddr0[12]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.306     5.895 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.895    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.079     8.241    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.779ns (41.373%)  route 3.938ns (58.627%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.565 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.939     5.504    vga0/fbOutAddr0[9]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.325     5.829 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.829    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.200    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 2.869ns (43.956%)  route 3.658ns (56.044%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.677 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.659     5.336    vga0/fbOutAddr0[10]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.303     5.639 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.639    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.077     8.159    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.773ns (44.061%)  route 3.521ns (55.939%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     4.343 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.343    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.582 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.522     5.104    vga0/fbOutAddr0[11]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.302     5.406 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.406    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.081     8.163    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 2.409ns (38.205%)  route 3.896ns (61.795%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.624    -0.888    vga0/clk_vga
    SLICE_X7Y50          FDRE                                         r  vga0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  vga0/v_count_reg[0]/Q
                         net (fo=11, routed)          0.806     0.374    vga0/v_count_reg_n_0_[0]
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.124     0.498 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.599     1.097    vga0/v_count[5]_i_2_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.124     1.221 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.798     2.020    vga0/v_count[10]_i_2_n_0
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     2.144 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.327     2.470    vga0/v_count3_out[4]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.124     2.594 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.594    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.172 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.468     3.641    vga0/S[0]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     4.190 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.898     5.087    vga0/fbOutAddr0[8]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.330     5.417 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.417    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.484     8.198    
                         clock uncertainty           -0.116     8.082    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.118     8.200    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 2.345ns (37.173%)  route 3.963ns (62.827%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.997     2.185    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I4_O)        0.124     2.309 r  vga0/fbOutAddr[9]_i_6/O
                         net (fo=1, routed)           0.000     2.309    vga0/fbOutAddr[9]_i_6_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     2.561 r  vga0/fbOutAddr_reg[9]_i_2/O[0]
                         net (fo=3, routed)           0.630     3.191    vga0/fbOutAddr1_0[6]
    SLICE_X7Y45          LUT4 (Prop_lut4_I0_O)        0.295     3.486 r  vga0/fbOutAddr[8]_i_5/O
                         net (fo=1, routed)           0.000     3.486    vga0/fbOutAddr[8]_i_5_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.066 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.973     5.039    vga0/fbOutAddr0[7]
    SLICE_X8Y45          LUT3 (Prop_lut3_I2_O)        0.328     5.367 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.367    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118     8.280    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.138ns (19.598%)  route 4.669ns (80.402%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.715 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 f  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.703     4.040    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X11Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  vga0/char[7]_i_1/O
                         net (fo=8, routed)           0.701     4.865    vga0/char[7]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.451     7.715    vga0/clk_vga
    SLICE_X9Y49          FDRE                                         r  vga0/char_reg[0]/C
                         clock pessimism              0.564     8.279    
                         clock uncertainty           -0.116     8.163    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     7.958    vga0/char_reg[0]
  -------------------------------------------------------------------
                         required time                          7.958    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.138ns (20.021%)  route 4.546ns (79.979%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.714 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.570    -0.942    vga0/clk_vga
    SLICE_X10Y47         FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.424 f  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.897     0.474    vga0/h_count_reg_n_0_[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124     0.598 f  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.466     1.064    vga0/h_count[10]_i_3_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.188 f  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          1.288     2.476    vga0/h_count[10]_i_1_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.600 r  vga0/fbOutAddr[5]_i_4/O
                         net (fo=3, routed)           0.613     3.213    vga0/fbOutAddr[5]_i_4_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=17, routed)          0.719     4.056    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.180 r  vga0/fbOutAddr[13]_i_1/O
                         net (fo=14, routed)          0.562     4.742    vga0/fbOutAddr[13]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.450     7.714    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
                         clock pessimism              0.564     8.278    
                         clock uncertainty           -0.116     8.162    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205     7.957    vga0/fbOutAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                  3.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X9Y46          FDRE                                         r  vga0/fbOutAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[2]/Q
                         net (fo=3, routed)           0.278    -0.197    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.164ns (24.313%)  route 0.511ns (75.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.511     0.059    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
                         clock uncertainty            0.116    -0.188    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.367%)  route 0.228ns (60.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[8]/Q
                         net (fo=3, routed)           0.228    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.116    -0.442    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.312    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.553%)  route 0.236ns (61.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  vga0/fbOutAddr_reg[7]/Q
                         net (fo=3, routed)           0.236    -0.231    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.311    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.279    -0.173    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.116    -0.442    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.259    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.632%)  route 0.136ns (45.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y46          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[12]/Q
                         net (fo=4, routed)           0.136    -0.315    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.836    -0.854    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y46         FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.274    -0.579    
                         clock uncertainty            0.116    -0.463    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.059    -0.404    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.778%)  route 0.308ns (65.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X10Y45         FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.308    -0.144    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.538    
                         clock uncertainty            0.116    -0.422    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.239    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.042%)  route 0.291ns (63.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X8Y45          FDRE                                         r  vga0/fbOutAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga0/fbOutAddr_reg[6]/Q
                         net (fo=3, routed)           0.291    -0.160    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.878    -0.811    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.116    -0.441    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.258    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.567    -0.614    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.328    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.837    -0.853    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y47          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.614    
                         clock uncertainty            0.116    -0.498    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.059    -0.439    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.372%)  route 0.587ns (80.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.566    -0.615    vga0/clk_vga
    SLICE_X11Y46         FDRE                                         r  vga0/fbOutAddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vga0/fbOutAddr_reg[3]/Q
                         net (fo=3, routed)           0.587     0.112    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.877    -0.812    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.304    
                         clock uncertainty            0.116    -0.188    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.005    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.117    





