# Hack-microarchitecture-implementation-using-verilog-HDL
A hack( Harvard architecture CPU) 16 bit implementation in Verilog HDL.

***System view:

![image](https://user-images.githubusercontent.com/63185463/123139507-ed26c280-d473-11eb-8495-740e5aee6f53.png)

***Hardware architecture:

![pic1](https://user-images.githubusercontent.com/63185463/123139091-72f63e00-d473-11eb-9c99-eb9e230a2ccc.png)
 
 ***Instruction handelling:
 
 ![image](https://user-images.githubusercontent.com/63185463/123139808-39720280-d474-11eb-9d3c-d493eba2b66d.png)


