# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 680 6.4e-05 1024 100 610 249856 29.342 13.5012 194.002 417.717 654.762 654.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 6.4e-05 512 370 490 274432 13.3979 6.70278 84.8339 208.984 314.108 314.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.001024 512 85 810 5120 1.27606 0.362496 2.59162 18.2987 22.6848 22.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.001024 2048 290 520 17280 1.37174 16.2002 52.4572 70.0723 70.1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 680 6.4e-05 1024 100 610 251136 29.2548 13.5241 222.595 417.742 683.309 683.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 6.4e-05 512 370 490 274176 13.4149 6.71744 97.2036 208.984 326.511 326.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.001024 512 85 810 3456 1.27194 0.347552 2.14976 17.4902 21.4164 21.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.001024 2048 290 520 17280 1.37885 18.7312 52.521 72.6753 72.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 680 6.4e-05 1024 100 610 250880 29.3804 13.5366 232.782 419.467 695.364 695.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 6.4e-05 512 370 490 276480 13.3588 6.72262 102.324 209.853 332.445 332.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.001024 512 85 810 3840 1.30909 0.360256 2.4048 18.0014 22.2289 22.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.001024 2048 290 520 17280 1.37027 19.5263 52.5513 73.4904 73.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 680 6.4e-05 1024 100 610 248832 29.1899 13.4546 214.904 416.748 674.485 674.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 6.4e-05 512 370 490 273408 13.3197 6.68058 93.9132 208.52 322.618 322.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.001024 512 85 810 3072 1.28541 0.346304 1.85946 16.2692 19.9149 20.0377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.001024 2048 290 520 17184 1.36374 18.0285 52.329 71.7645 71.8213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 680 6.4e-05 1024 100 610 249600 29.288 13.5124 217.718 416.917 677.643 677.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 6.4e-05 512 370 490 272000 13.5019 6.70522 94.5852 208.57 323.547 323.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.001024 512 85 810 4800 1.27562 0.361664 2.85914 17.8327 22.4808 22.6039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.001024 2048 290 520 17200 1.36266 18.3095 52.3917 72.1079 72.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 680 6.4e-05 1024 100 610 250880 29.2893 13.522 226.475 418.778 688.257 688.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 6.4e-05 512 370 490 275968 13.3465 6.72141 99.2336 209.501 328.99 329.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 0.001024 512 85 810 3584 1.23085 0.33792 2.2209 16.0459 19.9884 20.1134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.001024 2048 290 520 17248 1.37197 19.015 52.5369 72.9658 73.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 680 6.4e-05 1024 100 610 249600 29.3975 13.5202 225.261 417.453 685.833 685.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 6.4e-05 512 370 490 272640 13.5038 6.71581 98.3823 208.85 327.635 327.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.001024 512 85 810 3840 1.31526 0.359968 2.38166 17.8873 22.0974 22.2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.001024 2048 290 520 17160 1.36566 18.9497 52.2834 72.6401 72.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 680 6.4e-05 1024 100 610 249856 29.2959 13.5087 218.024 418.167 679.191 679.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 6.4e-05 512 370 490 274432 13.3699 6.7033 95.7482 209.2 325.208 325.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 0.001024 512 85 810 4096 1.24938 0.349568 2.46416 17.3875 21.6035 21.7255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.001024 2048 290 520 17152 1.3631 18.2887 52.3305 72.0233 72.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 680 6.4e-05 1024 100 610 245760 29.0942 13.3363 216.107 412.414 671.147 671.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 6.4e-05 512 370 490 270336 13.2349 6.61539 94.7546 206.321 321.11 321.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 0.001024 512 85 810 3072 1.29267 0.348864 1.93123 17.1722 20.9019 21.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.001024 2048 290 520 17088 1.36026 18.4996 52.2834 72.1853 72.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 680 6.4e-05 1024 100 610 243200 29.4271 13.3591 229.312 412.389 684.684 684.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 6.4e-05 512 370 490 268800 13.3666 6.6328 101.3 206.315 327.803 327.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 0.001024 512 85 810 3200 1.34592 0.361952 2.18518 17.6805 21.7277 21.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.001024 2048 290 520 17000 1.35965 19.7829 52.0685 73.2548 73.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 680 6.4e-05 1024 100 610 245760 29.7912 13.5789 272.768 418.329 734.664 734.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 6.4e-05 512 370 490 270336 13.6454 6.7072 119.772 209.223 349.538 349.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 320 0.001024 512 85 810 0 0.311296 0.006144 15.9845 16.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.001024 2048 290 520 16896 1.66621 22.9825 67.9707 92.7367 76.4136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 680 6.4e-05 1024 100 615 251904 29.3405 13.5118 358.105 419.134 820.299 820.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1720 6.4e-05 512 370 495 276480 13.3532 6.71475 83.2455 209.617 313.117 313.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 0.001024 512 85 810 4608 1.29411 0.364928 2.36077 18.3788 22.5573 22.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1550 0.001024 2048 290 525 17280 1.36806 15.7879 52.438 69.6373 69.6914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 680 6.4e-05 1024 100 615 252160 29.332 13.5421 191.921 419.043 654.037 654.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 6.4e-05 512 370 495 276480 13.4136 6.80349 84.3663 209.639 314.413 314.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.001024 512 85 810 4480 1.28688 0.359008 2.3104 18.1811 22.2998 22.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.001024 2048 290 525 17280 1.36397 16.0148 52.4486 69.8711 69.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 680 6.4e-05 1024 100 615 251904 29.2294 13.5209 190.673 418.749 652.367 652.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 6.4e-05 512 370 495 274944 13.4263 6.71821 83.4849 209.43 313.247 313.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 0.001024 512 85 810 4608 1.27786 0.3584 2.37242 18.0183 22.1792 22.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.001024 2048 290 525 17280 1.36602 15.9132 52.5161 69.8382 69.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 680 6.4e-05 1024 100 615 250880 29.3781 13.5356 195.847 418.759 657.718 657.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 6.4e-05 512 370 495 275968 13.3976 6.7264 86.0493 209.5 315.858 316.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 0.001024 512 85 810 3584 1.29443 0.352096 1.90957 17.6525 21.3618 21.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.001024 2048 290 525 17248 1.36896 16.3831 52.451 70.2468 70.3021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 680 6.4e-05 1024 100 615 249856 29.3164 13.5023 201.66 417.793 662.461 662.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 6.4e-05 512 370 495 274432 13.3818 6.7145 87.2449 209.013 316.548 316.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.001024 512 85 810 4096 1.31856 0.364032 2.22294 18.0597 22.1152 22.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.001024 2048 290 525 17216 1.36602 16.7567 52.3535 70.5226 70.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 680 6.4e-05 1024 100 615 251136 29.2268 13.5245 229.41 417.745 690.105 690.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 6.4e-05 512 370 495 274176 13.3978 6.7176 99.5261 208.987 328.821 328.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 0.001024 512 85 810 3456 1.27248 0.346528 2.20662 17.2195 21.2024 21.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.001024 2048 290 525 17208 1.36371 19.3598 52.3899 73.1564 73.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 680 6.4e-05 1024 100 615 250880 29.35 13.5264 224.342 419.523 686.932 687.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 6.4e-05 512 370 495 276480 13.3564 6.72458 98.038 209.869 328.173 328.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 0.001024 512 85 810 3840 1.30595 0.358496 2.4079 16.8195 21.0467 21.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.001024 2048 290 525 17200 1.36362 18.882 52.3924 72.6802 72.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 680 6.4e-05 1024 100 615 248832 29.1937 13.4588 238.902 416.399 698.15 698.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 6.4e-05 512 370 495 273408 13.3383 6.68221 104.013 208.317 332.534 332.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 0.001024 512 85 810 3072 1.28422 0.348128 2.02541 17.2143 21.0263 21.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.001024 2048 290 525 17184 1.36422 20.2646 52.3443 74.0142 74.0721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 680 6.4e-05 1024 100 615 249600 29.2776 13.5921 237.107 416.574 696.743 696.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 6.4e-05 512 370 495 272000 13.509 6.70925 102.794 208.408 331.606 331.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 0.001024 512 85 810 3200 1.33837 0.362304 2.11616 17.7638 21.7386 21.8624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.001024 2048 290 525 17200 1.36602 20.0397 52.3965 73.8454 73.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 680 6.4e-05 1024 100 615 250880 29.2764 13.5229 240.016 418.474 701.486 701.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 6.4e-05 512 370 495 275968 13.349 6.72419 104.515 209.301 334.076 334.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 0.001024 512 85 810 1792 1.29466 0.3376 1.31248 16.9552 20.0517 20.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.001024 2048 290 525 17136 1.36026 20.0756 52.2534 73.7319 73.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 680 6.4e-05 1024 100 615 249600 29.381 13.5188 233.859 417.851 694.804 694.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 6.4e-05 512 370 495 272640 13.5005 6.71526 101.263 208.987 330.65 330.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 0.001024 512 85 810 3840 1.316 0.3584 2.5465 17.7427 22.1162 22.2403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.001024 2048 290 525 17160 1.36285 19.7009 52.3928 73.5003 73.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 680 6.4e-05 1024 100 615 249856 29.3037 13.5 224.324 418.118 685.442 685.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 6.4e-05 512 370 495 274432 13.3691 6.70784 97.9622 209.168 327.392 327.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 0.001024 512 85 810 2048 1.33014 0.351232 1.41331 17.3527 20.5996 20.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.001024 2048 290 525 17152 1.36253 18.8928 52.3796 72.6811 72.7352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 680 6.4e-05 1024 100 615 245760 29.1077 13.3343 259.833 412.398 714.861 715.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 6.4e-05 512 370 495 270336 13.2369 6.61565 113.133 206.265 339.436 339.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 0.001024 512 85 810 3072 1.29421 0.34816 2.26899 17.1206 21.1834 21.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.001024 2048 290 525 17088 1.36253 22.0481 52.3447 75.7969 75.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 680 6.4e-05 1024 100 615 243200 29.4241 13.3659 257.348 412.417 712.742 712.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 6.4e-05 512 370 495 268800 13.3577 6.6297 113.159 206.263 339.591 339.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 0.001024 512 85 810 3200 1.34285 0.361728 2.45082 18.683 22.9916 23.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.001024 2048 290 525 17000 1.35571 21.9632 52.1237 75.485 75.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 680 6.4e-05 1024 100 615 245760 29.7651 13.51 236.6 418.383 698.449 698.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 6.4e-05 512 370 495 270336 13.6251 6.7103 103.197 209.247 332.96 333.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 320 0.001024 512 85 810 0 0.30928 0.006144 15.9874 16.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.001024 2048 290 525 16896 1.66678 19.8058 68.034 89.6293 73.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 680 6.4e-05 1024 100 620 251904 29.2492 13.5197 183.544 419.463 645.968 646.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1720 6.4e-05 512 370 500 274432 13.4696 6.72051 79.2751 209.792 309.434 309.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 0.001024 512 85 820 4608 1.29206 0.364544 2.26019 18.2546 22.3204 22.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.001024 2048 290 520 17312 1.36966 14.8768 52.508 68.7957 68.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 680 6.4e-05 1024 100 620 250880 29.4351 13.6359 205.037 419.463 667.775 667.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 6.4e-05 512 370 500 275200 13.4774 6.72973 90.2298 209.853 320.477 320.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.001024 512 85 820 4480 1.28547 0.357984 2.48253 17.9936 22.2704 22.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.001024 2048 290 520 17320 1.37178 16.8875 52.5537 70.8544 70.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 680 6.4e-05 1024 100 620 250368 29.3692 13.5258 190.512 418.336 651.933 652.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 6.4e-05 512 370 500 273408 13.5093 6.72 83.1615 209.231 312.806 312.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 0.001024 512 85 820 4608 1.27722 0.360448 2.37123 18.0122 22.179 22.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.001024 2048 290 520 17280 1.36688 15.7229 52.4078 69.5399 69.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 680 6.4e-05 1024 100 620 250880 29.3851 13.5321 197.437 418.333 658.879 659.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 6.4e-05 512 370 500 274176 13.4954 6.7335 85.3264 209.293 315.033 315.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.001024 512 85 820 3584 1.29309 0.353088 1.94074 17.6492 21.3948 21.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.001024 2048 290 520 17304 1.37149 16.2298 52.4909 70.134 70.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 680 6.4e-05 1024 100 620 249856 29.2874 13.5079 197.849 417.697 658.534 658.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 6.4e-05 512 370 500 272384 13.5014 6.70688 84.8902 208.967 314.248 314.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.001024 512 85 820 4096 1.31629 0.36384 2.20093 18.083 22.1235 22.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.001024 2048 290 520 17280 1.36602 16.2898 52.4539 70.1516 70.2094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 680 6.4e-05 1024 100 620 248832 29.4669 13.5206 243.735 417.788 704.716 704.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 6.4e-05 512 370 500 271872 13.5603 6.71322 105.392 208.955 334.8 334.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.001024 512 85 820 3456 1.26944 0.346304 2.2576 17.1974 21.2297 21.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.001024 2048 290 520 17280 1.36736 20.2264 52.5312 74.1677 74.2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 680 6.4e-05 1024 100 620 244224 29.5057 13.824 167.414 414.399 625.337 625.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 6.4e-05 512 370 500 267264 13.556 6.76045 72.7442 207.364 300.61 300.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 0.001024 512 85 820 2304 1.32285 0.346624 1.2505 17.1192 20.1926 20.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.001024 2048 290 520 17136 1.36192 14.1239 52.2889 67.8181 67.8733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 680 6.4e-05 1024 100 620 250880 29.3624 13.5321 235.245 419.189 697.527 697.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 6.4e-05 512 370 500 273920 13.5226 6.7191 101.977 209.839 332.243 332.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 0.001024 512 85 820 3840 1.30998 0.358464 2.43059 16.7644 21.0169 21.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.001024 2048 290 520 17280 1.36694 19.4362 52.5148 73.3614 73.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 680 6.4e-05 1024 100 620 250880 29.3183 13.6499 166.161 419.591 628.912 629.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 6.4e-05 512 370 500 271360 13.6539 6.71334 71.544 209.953 302.053 302.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 320 0.001024 512 85 820 2560 1.27469 0.339616 1.33469 15.975 19.0754 19.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.001024 2048 290 520 17120 1.36342 13.5745 52.3276 67.3086 67.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 680 6.4e-05 1024 100 620 248832 29.1668 13.4533 218.554 416.461 677.833 677.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 6.4e-05 512 370 500 270336 13.5045 6.68 94.622 208.347 323.338 323.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 0.001024 512 85 820 3072 1.2832 0.347264 1.9352 17.2393 20.9594 21.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.001024 2048 290 520 17184 1.36192 18.1426 52.2916 71.839 71.8953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 680 6.4e-05 1024 100 620 245760 29.0946 13.3345 155.859 412.707 611.189 611.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 6.4e-05 512 370 500 264192 13.5805 6.61155 66.5967 206.51 293.484 293.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 320 0.001024 512 85 820 3072 1.28854 0.349312 1.48762 17.1246 20.4048 20.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.001024 2048 290 520 17088 1.35974 13.1717 52.3252 66.8994 66.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 680 6.4e-05 1024 100 620 249600 29.2702 13.5209 230.052 417.111 690.145 690.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 6.4e-05 512 370 500 272000 13.4858 6.70464 99.572 208.601 328.543 328.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 0.001024 512 85 820 3200 1.33731 0.36 2.07507 17.7544 21.6828 21.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.001024 2048 290 520 17200 1.36406 19.0509 52.3905 72.8499 72.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 680 6.4e-05 1024 100 620 243200 29.4264 13.3593 159.127 412.81 614.918 615.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 6.4e-05 512 370 500 268800 13.359 6.62906 69.8588 206.559 296.591 296.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 0.001024 512 85 820 3200 1.34134 0.360896 1.61872 17.6374 21.1144 21.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.001024 2048 290 520 17000 1.35782 13.4335 52.1212 66.955 67.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 680 6.4e-05 1024 100 620 250880 29.3148 13.5256 297.593 418.871 759.504 759.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 6.4e-05 512 370 500 272384 13.5817 6.72394 127.384 209.5 357.375 357.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 0.001024 512 85 820 1792 1.29446 0.336704 1.41869 16.9614 20.163 20.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.001024 2048 290 520 17248 1.36723 24.2467 52.5517 78.209 78.2664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 680 6.4e-05 1024 100 620 243712 29.4524 13.5436 187.387 414.215 644.788 644.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 6.4e-05 512 370 500 265216 13.6329 6.6375 82.0273 207.166 309.65 309.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 320 0.001024 512 85 820 0 0.34 0.004992 16.7945 17.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.001024 2048 290 520 17024 1.69782 15.8811 69.0425 86.7465 69.5808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 680 6.4e-05 1024 100 620 249600 29.3906 13.7007 281.7 417.364 742.349 742.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 6.4e-05 512 370 500 272640 13.5054 6.71562 122.595 208.731 351.733 351.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 0.001024 512 85 820 3840 1.31258 0.361504 2.96467 17.7298 22.521 22.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.001024 2048 290 520 17160 1.3585 23.0987 52.2695 76.7683 76.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 680 6.4e-05 1024 100 620 245760 29.1182 13.3509 188.715 412.82 644.198 644.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 6.4e-05 512 370 500 268800 13.3402 6.62528 81.9771 206.47 308.595 308.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 320 0.001024 512 85 820 3840 1.32163 0.360736 2.08214 16.6122 20.5307 20.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.001024 2048 290 520 17040 1.36045 15.9634 52.33 69.6941 69.7489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 680 6.4e-05 1024 100 620 249856 29.3144 13.4985 272.578 417.885 743.031 743.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 6.4e-05 512 370 500 270336 13.6213 6.71565 118.088 208.994 347.604 347.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 0.001024 512 85 820 2048 1.3295 0.352256 1.53334 18.3569 21.723 21.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.001024 2048 290 520 17152 1.36349 22.4567 52.2923 76.1538 76.2119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 680 6.4e-05 1024 100 620 245760 29.7819 13.5045 182.178 417.989 643.646 643.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 6.4e-05 512 370 500 270336 13.6368 6.70518 79.4376 209.157 309.119 309.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 320 0.001024 512 85 820 0 0.31744 0.005408 15.9785 16.3789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.001024 2048 290 520 16896 1.67437 15.1627 67.9217 84.8783 68.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 680 6.4e-05 1024 100 620 245760 29.0904 14.0311 233.996 412.759 690.072 690.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 6.4e-05 512 370 500 264192 13.5783 6.6184 99.9473 206.431 326.762 326.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 320 0.001024 512 85 820 3072 1.29098 0.34784 2.1256 17.1235 21.0404 21.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.001024 2048 290 520 17088 1.35949 19.7919 52.3265 73.523 73.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 680 6.4e-05 1024 100 620 245760 29.131 13.3393 166.162 412.617 621.447 621.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 6.4e-05 512 370 500 258048 13.939 6.62333 69.3888 206.465 296.602 296.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 320 0.001024 512 85 820 0 0.351808 0.005408 17.1895 17.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.001024 2048 290 520 16896 1.71331 13.5472 69.4647 84.8479 67.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 680 6.4e-05 1024 100 620 243200 29.4469 13.3696 242.045 412.721 697.781 697.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 6.4e-05 512 370 500 268800 13.3612 6.63555 106.173 206.417 332.77 332.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 0.001024 512 85 820 3200 1.34131 0.36048 2.34576 17.633 21.8316 21.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.001024 2048 290 520 17000 1.36067 20.4055 52.1099 73.9191 73.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 680 6.4e-05 1024 100 620 243200 29.3921 13.4328 172.046 413.03 628.091 628.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 6.4e-05 512 370 500 268800 13.3611 6.63162 76.075 206.68 302.931 303.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 680 6.4e-05 1024 100 624 250880 29.3319 13.513 181.49 419.416 643.949 644.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 6.4e-05 512 370 504 275456 13.4036 6.71526 78.4656 209.762 308.534 308.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.001024 512 85 816 4608 1.29194 0.362944 2.24586 17.0883 21.1441 21.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.001024 2048 290 528 17280 1.36602 14.9338 52.507 68.8511 68.9104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 680 6.4e-05 1024 100 624 250880 29.4418 13.5418 191.509 419.417 654.104 654.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 6.4e-05 512 370 504 275200 13.4801 6.73152 83.443 209.822 313.663 313.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.001024 512 85 816 4480 1.28598 0.358656 2.30365 17.9451 22.047 22.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.001024 2048 290 528 17280 1.37011 15.9472 52.5256 69.8844 69.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 680 6.4e-05 1024 100 624 250368 29.3476 13.5235 190.629 418.791 652.481 652.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 6.4e-05 512 370 504 274944 13.4188 6.72563 82.8665 209.452 312.646 312.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 0.001024 512 85 816 4608 1.28051 0.3584 2.32438 18.9654 23.0832 23.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.001024 2048 290 528 17280 1.37178 15.9263 52.5506 69.8916 69.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 680 6.4e-05 1024 100 624 248832 29.1967 13.57 122.1 416.461 581.52 581.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 6.4e-05 512 370 504 273408 13.334 6.68262 53.1732 208.287 281.66 281.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 0.001024 512 85 816 3072 1.28083 0.346112 1.22813 17.1017 20.1078 20.2334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.001024 2048 290 528 17184 1.35872 10.187 52.3836 63.9719 64.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 680 6.4e-05 1024 100 624 250880 29.3435 13.5385 221.469 418.805 683.35 683.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 6.4e-05 512 370 504 274176 13.4953 6.72768 95.7683 209.52 325.699 325.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 0.001024 512 85 816 3584 1.2935 0.352192 2.05846 17.572 21.4272 21.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.001024 2048 290 528 17248 1.36442 18.4471 52.4921 72.3479 72.4047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 680 6.4e-05 1024 100 624 250880 29.286 13.5252 142.206 418.872 604.082 604.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 6.4e-05 512 370 504 272384 13.58 6.72461 60.5211 209.592 290.6 290.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 0.001024 512 85 816 1792 1.29715 0.33744 0.913728 16.9636 19.6675 19.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.001024 2048 290 528 17136 1.35731 11.7189 52.3362 65.4553 65.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 680 6.4e-05 1024 100 624 249856 29.2812 13.5971 212.21 417.696 672.981 673.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 6.4e-05 512 370 504 274432 13.3791 6.70934 91.9878 208.966 321.224 321.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.001024 512 85 816 4096 1.31414 0.362528 2.27974 17.9724 22.084 22.2078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.001024 2048 290 528 17216 1.36387 17.8723 52.3698 71.6474 71.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 680 6.4e-05 1024 100 624 249856 29.2962 13.4998 144.864 417.819 605.669 605.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 6.4e-05 512 370 504 274432 13.3814 6.70739 61.4673 209.07 290.814 290.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 0.001024 512 85 816 2048 1.33011 0.34816 0.997152 17.3084 20.1372 20.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.001024 2048 290 528 17152 1.36397 11.9454 52.3738 65.7233 65.7783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 680 6.4e-05 1024 100 624 248832 29.4536 13.5161 232.949 417.742 693.853 693.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 6.4e-05 512 370 504 274176 13.4109 6.71555 101.667 208.986 330.963 331.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 0.001024 512 85 816 3456 1.26998 0.345792 2.21734 17.2192 21.204 21.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.001024 2048 290 528 17208 1.36214 19.6586 52.4194 73.4845 73.5396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 680 6.4e-05 1024 100 624 244224 29.5015 13.5476 160.988 414.345 618.576 618.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 6.4e-05 512 370 504 271872 13.3102 6.65645 70.8666 207.507 298.527 298.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 0.001024 512 85 816 2304 1.32016 0.348704 1.26163 17.1228 20.2045 20.3323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.001024 2048 290 528 17136 1.36381 13.8035 52.3716 67.58 67.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 680 6.4e-05 1024 100 624 250880 29.3734 13.5584 222.738 419.117 684.976 685.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 6.4e-05 512 370 504 273920 13.5237 6.72157 96.3787 209.672 326.48 326.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 0.001024 512 85 816 3840 1.3104 0.3584 2.36755 17.853 22.0419 22.1662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.001024 2048 290 528 17200 1.36499 18.5713 52.3745 72.3558 72.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 680 6.4e-05 1024 100 624 250880 29.3356 13.5148 161.138 419.287 623.467 623.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 6.4e-05 512 370 504 271360 13.6676 6.71872 68.8407 209.813 299.23 299.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 320 0.001024 512 85 816 2560 1.26742 0.339776 1.33341 17.0236 20.1234 20.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.001024 2048 290 528 17120 1.36006 13.4205 52.3868 67.2089 67.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 680 6.4e-05 1024 100 624 248832 29.1797 13.4524 287.282 416.391 746.497 746.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 6.4e-05 512 370 504 273408 13.3208 6.67734 123.511 208.252 351.944 352.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 0.001024 512 85 816 3072 1.28221 0.346112 2.29597 17.2013 21.2772 21.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.001024 2048 290 528 17184 1.36346 23.7652 52.3747 77.5459 77.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 680 6.4e-05 1024 100 624 245760 29.086 13.3345 180.357 412.409 635.383 635.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 6.4e-05 512 370 504 270336 13.2375 6.64243 79.7537 206.37 306.192 306.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 320 0.001024 512 85 816 3072 1.28874 0.35376 1.68515 17.1171 20.6009 20.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.001024 2048 290 528 17088 1.36227 15.1394 52.3792 68.9232 68.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 680 6.4e-05 1024 100 624 246400 29.6408 13.533 277.782 416.925 738.07 738.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 6.4e-05 512 370 504 272000 13.495 6.70822 121.461 208.52 350.371 350.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 0.001024 512 85 816 3200 1.33411 0.360416 2.37741 18.7816 23.0126 23.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.001024 2048 290 528 17200 1.36522 23.4271 52.4722 77.3056 77.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 680 6.4e-05 1024 100 624 243200 29.4244 13.3632 186.364 412.808 642.149 642.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 6.4e-05 512 370 504 268800 13.3559 6.62938 81.2876 206.465 307.924 308.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 0.001024 512 85 816 3200 1.34554 0.360448 1.77782 17.6417 21.2785 21.4002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.001024 2048 290 528 17000 1.35782 15.9252 52.2094 69.5363 69.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 680 6.4e-05 1024 100 624 250880 29.3115 13.5276 275.967 418.516 737.524 737.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 6.4e-05 512 370 504 272384 13.5784 6.71962 118.828 209.309 348.615 348.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 0.001024 512 85 816 1792 1.29626 0.33728 1.4249 15.8964 19.1064 19.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.001024 2048 290 528 17136 1.36342 22.9294 52.2916 76.6273 76.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 680 6.4e-05 1024 100 624 243712 29.4518 13.3649 178.578 413.797 635.388 635.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 6.4e-05 512 370 504 265216 13.6361 6.6408 76.9301 207.063 304.453 304.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 320 0.001024 512 85 816 0 0.339968 0.00464 17.8357 18.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.001024 2048 290 528 17024 1.69667 15.2554 70.1197 87.1927 68.9901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 680 6.4e-05 1024 100 624 249600 29.3951 13.5209 269.084 417.776 729.97 730.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 6.4e-05 512 370 504 272640 13.4954 6.71949 116.131 208.943 345.474 345.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 0.001024 512 85 816 3840 1.31347 0.360256 2.80051 17.7344 22.3601 22.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.001024 2048 290 528 17160 1.36019 22.4439 52.4162 76.2615 76.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 680 6.4e-05 1024 100 624 245760 29.0982 13.3427 172.123 412.566 627.325 627.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 6.4e-05 512 370 504 268800 13.3408 6.62534 74.4011 206.429 300.983 301.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 320 0.001024 512 85 816 3840 1.32285 0.363072 2.03862 17.6523 21.5277 21.6538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.001024 2048 290 528 17040 1.36192 14.2891 52.3847 68.078 68.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 680 6.4e-05 1024 100 624 249856 29.311 13.5033 257.427 418.208 718.649 718.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 6.4e-05 512 370 504 274432 13.3795 6.71002 111.658 209.163 341.095 341.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 0.001024 512 85 816 2048 1.33181 0.345344 1.54643 17.3142 20.6926 20.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.001024 2048 290 528 17152 1.36538 21.445 52.4265 75.2783 75.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 680 6.4e-05 1024 100 624 245760 29.7834 13.5101 170.115 418.296 631.894 632.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 6.4e-05 512 370 504 270336 13.63 6.70931 74.6411 209.303 304.47 304.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 320 0.001024 512 85 816 0 0.319488 0.005024 15.9892 16.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.001024 2048 290 528 16896 1.67421 14.3881 68.0582 84.2406 67.9055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 680 6.4e-05 1024 100 625 251904 29.2127 13.5088 205.901 419.323 668.145 668.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 6.4e-05 512 370 500 275456 13.4074 6.71648 89.7481 209.779 319.842 319.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.001024 512 85 825 4608 1.29322 0.363168 2.57309 17.1257 21.5125 21.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.001024 2048 290 525 17280 1.3672 16.9097 52.4636 70.782 70.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 680 6.4e-05 1024 100 625 250880 29.436 13.5332 182.509 419.068 644.747 644.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 6.4e-05 512 370 500 275200 13.4725 6.72973 80.0499 209.592 310.031 310.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 0.001024 512 85 825 4480 1.28838 0.360512 2.29456 16.9157 21.01 21.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.001024 2048 290 525 17280 1.37142 15.2662 52.45 69.1309 69.1866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 680 6.4e-05 1024 100 625 250880 29.3613 13.525 119.55 419.119 581.752 581.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 6.4e-05 512 370 500 273920 13.5214 6.72762 51.8724 209.619 281.923 282.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 0.001024 512 85 825 3840 1.30867 0.35648 1.43398 17.7074 20.9567 21.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.001024 2048 290 525 17200 1.36006 9.96992 52.3406 63.7127 63.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 680 6.4e-05 1024 100 625 250368 29.3529 13.525 195.15 418.4 656.627 656.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 6.4e-05 512 370 500 274944 13.4198 6.72323 85.6867 209.318 315.334 315.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 0.001024 512 85 825 3840 1.30675 0.35824 2.12381 17.8932 21.834 21.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.001024 2048 290 525 17280 1.37277 16.3553 52.4715 70.2422 70.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 680 6.4e-05 1024 100 625 248832 29.2047 13.484 125.251 416.304 584.438 584.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 6.4e-05 512 370 500 273408 13.3238 6.68262 54.9581 208.207 283.359 283.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 0.001024 512 85 825 3072 1.28445 0.345696 1.30259 17.0862 20.1716 20.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.001024 2048 290 525 17184 1.3599 10.5308 52.3645 64.3 64.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 680 6.4e-05 1024 100 625 250880 29.3451 13.7563 211.399 418.753 673.446 673.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 6.4e-05 512 370 500 274176 13.4721 6.72966 92.1777 209.494 322.061 322.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 0.001024 512 85 825 3584 1.2921 0.356128 2.04349 18.7766 22.6263 22.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.001024 2048 290 525 17248 1.36717 17.7193 52.4595 71.5882 71.6472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 680 6.4e-05 1024 100 625 250880 29.2873 13.525 136.348 418.475 597.832 597.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 6.4e-05 512 370 500 272384 13.5713 8.21606 57.8433 209.295 289.111 289.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 0.001024 512 85 825 1792 1.29747 0.337184 0.899168 16.816 19.5012 19.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.001024 2048 290 525 17136 1.35894 11.1739 52.255 64.8314 64.8856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 680 6.4e-05 1024 100 625 249856 29.2659 13.58 220.338 418.076 681.456 681.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 6.4e-05 512 370 500 274432 13.3653 6.7072 95.7392 209.161 325.156 325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 0.001024 512 85 825 4096 1.31667 0.362496 2.45331 18.0063 22.289 22.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.001024 2048 290 525 17216 1.3673 18.473 52.3875 72.2699 72.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 680 6.4e-05 1024 100 625 249856 29.3044 13.5172 147.961 417.873 608.852 608.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 6.4e-05 512 370 500 274432 13.3836 6.70925 63.6125 209.103 292.99 293.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 0.001024 512 85 825 2048 1.33171 0.3472 1.07174 17.3033 20.2068 20.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.001024 2048 290 525 17152 1.36243 12.2823 52.3498 66.0382 66.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 680 6.4e-05 1024 100 625 248832 29.4372 13.5161 230.761 417.392 691.307 691.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 6.4e-05 512 370 500 274176 13.4223 7.0583 101.255 208.75 330.674 330.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 0.001024 512 85 825 3456 1.27357 0.345376 2.33411 16.1387 20.243 20.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.001024 2048 290 525 17208 1.3632 19.3273 52.3448 73.0768 73.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 680 6.4e-05 1024 100 625 244224 29.4713 13.3949 163.623 414.749 621.428 621.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 6.4e-05 512 370 500 271872 13.3053 6.66224 72.5642 207.536 300.248 300.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 320 0.001024 512 85 825 2304 1.31949 0.34736 1.30445 18.181 21.3065 21.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.001024 2048 290 525 17136 1.36397 13.9451 52.3934 67.745 67.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 680 6.4e-05 1024 100 625 250880 29.3473 13.8017 227.126 419.434 689.906 690.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 6.4e-05 512 370 500 273920 13.5135 6.72768 98.4435 209.767 328.636 328.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 0.001024 512 85 825 3840 1.30899 0.360448 2.48912 17.8266 22.1351 22.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.001024 2048 290 525 17200 1.36397 18.9842 52.3878 72.7777 72.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 680 6.4e-05 1024 100 625 250880 29.3181 13.5212 161.118 419.219 623.371 623.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 6.4e-05 512 370 500 271360 13.6629 6.7177 69.2397 209.771 299.576 299.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 0.001024 512 85 825 2560 1.26989 0.339328 1.39581 17.0236 20.1858 20.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.001024 2048 290 525 17120 1.3608 13.5662 52.3428 67.3128 67.3702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 680 6.4e-05 1024 100 625 248832 29.2015 13.4595 276.142 416.395 735.392 735.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 6.4e-05 512 370 500 273408 13.3248 6.67853 120.903 208.25 349.348 349.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 0.001024 512 85 825 3072 1.2816 0.344864 2.3439 17.2054 21.3308 21.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.001024 2048 290 525 17184 1.35987 23.1144 52.3482 76.8663 76.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 680 6.4e-05 1024 100 625 245760 29.1004 13.3429 182.709 412.714 638.06 638.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 6.4e-05 512 370 500 270336 13.2403 6.61718 80.4178 206.488 306.954 307.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 320 0.001024 512 85 825 3072 1.2927 0.347872 1.74701 17.1236 20.6688 20.7883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.001024 2048 290 525 17088 1.36358 15.5136 52.3847 69.3038 69.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 680 6.4e-05 1024 100 625 249600 29.2845 13.5886 275.399 416.58 735.044 735.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 6.4e-05 512 370 500 272000 13.5008 6.70214 120.275 208.342 349 349.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 0.001024 512 85 825 3200 1.33558 0.360448 2.45126 17.715 22.0149 22.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.001024 2048 290 525 17200 1.36397 23.1013 52.4004 76.9072 76.9638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 680 6.4e-05 1024 100 625 243200 29.4334 13.3624 181.369 412.764 637.124 637.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 6.4e-05 512 370 500 268800 13.3604 6.63322 79.6511 206.517 306.346 306.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 320 0.001024 512 85 825 3200 1.34525 0.362144 1.84854 17.6362 21.3446 21.4673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.001024 2048 290 525 17000 1.35923 15.5558 52.1728 69.1292 69.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 680 6.4e-05 1024 100 625 250880 29.2888 13.5237 270.471 419.067 732.538 732.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 6.4e-05 512 370 500 272384 13.5798 6.7233 116.19 209.472 346.152 346.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 0.001024 512 85 825 1792 1.2977 0.336672 1.44451 16.9572 20.1937 20.3125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.001024 2048 290 525 17136 1.36147 22.4277 52.3013 76.1338 76.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 680 6.4e-05 1024 100 625 243712 29.4639 13.3627 173.098 414.212 630.328 630.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 6.4e-05 512 370 500 265216 13.6243 6.63754 74.9331 207.293 302.673 302.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 320 0.001024 512 85 825 0 0.340096 0.005824 15.7387 16.1611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.001024 2048 290 525 17024 1.69923 14.7699 68.0404 84.6277 68.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 680 6.4e-05 1024 100 625 249600 29.3862 13.5174 260.955 417.853 721.905 722.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 6.4e-05 512 370 500 272640 13.5149 6.7192 113.36 208.985 342.765 342.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 0.001024 512 85 825 3840 1.31277 0.360448 2.88595 17.7396 22.448 22.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.001024 2048 290 525 17160 1.36202 21.8706 52.3973 75.6721 75.7277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 680 6.4e-05 1024 100 625 245760 29.1057 13.3988 169.979 412.867 625.547 625.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 6.4e-05 512 370 500 268800 13.3444 6.63302 74.8192 206.588 301.573 301.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 320 0.001024 512 85 825 3840 1.31923 0.360448 2.10458 17.6663 21.6033 21.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.001024 2048 290 525 17040 1.36157 14.19 52.3917 67.9852 68.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 680 6.4e-05 1024 100 625 249856 29.3003 13.5022 249.835 417.803 710.633 710.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 6.4e-05 512 370 500 274432 13.3698 6.70784 109.149 208.956 338.366 338.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 0.001024 512 85 825 2048 1.32976 0.347424 1.60246 17.3045 20.7377 20.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.001024 2048 290 525 17152 1.36477 20.8162 52.341 74.5661 74.6245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 680 6.4e-05 1024 100 625 245760 29.784 13.5844 172.2 418.301 634.063 634.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 6.4e-05 512 370 500 270336 13.6343 6.71299 76.1776 209.297 306.006 306.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 320 0.001024 512 85 825 0 0.315104 0.00576 15.9874 16.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.001024 2048 290 525 16896 1.67101 14.606 68.0252 84.4231 68.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 680 6.4e-05 1024 100 608 248832 29.5455 13.5139 176.292 419.375 638.917 639.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 6.4e-05 512 370 512 275456 13.4011 6.71517 78.8975 209.836 309.024 309.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 0.001024 512 85 832 4096 1.31066 0.362496 2.0857 18.1592 22.0697 22.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.001024 2048 290 544 17216 1.36784 15.37 52.5087 69.2877 69.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 680 6.4e-05 1024 100 608 247808 29.6879 13.5034 304.731 417.633 765.756 765.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1720 6.4e-05 512 370 512 274432 13.3839 6.7072 50.9738 208.873 280.128 280.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 320 0.001024 512 85 832 4096 1.31782 0.362336 1.49824 15.2687 18.6012 18.7351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1550 0.001024 2048 290 544 17152 1.36394 9.99872 52.3702 63.7759 63.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 680 6.4e-05 1024 100 608 249600 29.5668 13.9616 180.109 419.085 642.919 643.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 6.4e-05 512 370 512 275200 13.4835 6.72973 81.0944 209.674 311.162 311.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 0.001024 512 85 832 3840 1.31194 0.360384 2.01677 16.8892 20.7273 20.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.001024 2048 290 544 17200 1.36806 15.7729 52.45 69.6329 69.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 680 6.4e-05 1024 100 608 248320 29.676 13.5316 115.818 419.073 578.294 578.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 6.4e-05 512 370 512 273920 13.5261 6.72973 51.9645 209.597 281.999 282.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 0.001024 512 85 832 3840 1.31117 0.359584 1.47222 17.7213 21.0163 21.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.001024 2048 290 544 17120 1.35837 10.1324 52.3342 63.8671 63.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 680 6.4e-05 1024 100 608 248832 29.4887 13.5269 195.229 418.783 657.231 657.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 6.4e-05 512 370 512 274944 13.4054 6.72106 88.2562 209.516 318.082 318.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 0.001024 512 85 832 3840 1.30691 0.360128 2.15994 17.8242 21.8016 21.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.001024 2048 290 544 17184 1.36426 17.2355 52.4728 71.1135 71.1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 680 6.4e-05 1024 100 608 245760 29.5406 13.4555 125.787 420.4 589.377 589.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 6.4e-05 512 370 512 273408 13.3337 6.67962 56.5779 210.258 287.031 287.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 0.001024 512 85 832 3072 1.28438 0.345056 1.33981 17.1848 20.3092 20.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.001024 2048 290 544 17088 1.35338 11.1071 52.7965 65.3023 65.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 680 6.4e-05 1024 100 608 249088 29.5184 13.5405 195.443 418.755 657.453 657.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 6.4e-05 512 370 512 274176 13.4933 6.72832 86.3031 209.497 316.21 316.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 0.001024 512 85 832 3584 1.29341 0.352256 2.04019 17.5689 21.4083 21.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.001024 2048 290 544 17192 1.36771 16.9812 52.5128 70.9032 70.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 680 6.4e-05 1024 100 608 247296 29.722 13.524 125.205 418.827 587.47 587.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 6.4e-05 512 370 512 272384 13.5793 6.72368 54.9062 209.47 284.863 285.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 0.001024 512 85 832 1792 1.29718 0.336896 0.996384 16.8263 19.6113 19.7366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.001024 2048 290 544 17136 1.36048 10.9451 52.5122 64.8609 64.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 680 6.4e-05 1024 100 608 247296 29.8031 13.8561 103.693 418.463 566.008 566.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 6.4e-05 512 370 512 274176 13.495 6.7305 45.797 209.289 275.497 275.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 0.001024 512 85 832 2688 1.33622 0.354176 1.21363 16.4435 19.5049 19.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.001024 2048 290 544 16968 1.3553 9.0112 52.1544 62.563 62.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 680 6.4e-05 1024 100 608 247808 29.5099 13.5038 197.021 418.118 658.341 658.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 6.4e-05 512 370 512 274432 13.3747 6.70979 87.7806 209.156 317.209 317.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 0.001024 512 85 832 4096 1.31459 0.363776 2.39146 16.9388 21.162 21.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.001024 2048 290 544 17152 1.36275 17.069 52.4276 70.902 70.9574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 680 6.4e-05 1024 100 608 245760 29.777 13.5062 133.348 418.005 594.828 594.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 6.4e-05 512 370 512 274432 13.3705 6.70618 58.8716 208.962 288.093 288.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 0.001024 512 85 832 2048 1.3303 0.346112 1.12947 17.1625 20.12 20.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.001024 2048 290 544 17024 1.35578 11.5813 52.2123 65.1907 65.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 680 6.4e-05 1024 100 608 239616 29.7582 13.336 108.735 412.464 564.484 564.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 6.4e-05 512 370 512 270336 13.2163 6.61747 48.3468 206.295 274.661 274.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 320 0.001024 512 85 832 3072 1.29008 0.348288 1.3897 16.9834 20.1666 20.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.001024 2048 290 544 16896 1.34966 9.48099 52.0477 62.9207 62.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 680 6.4e-05 1024 100 608 246528 29.7395 13.5209 280.902 417.387 741.747 741.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 6.4e-05 512 370 512 274176 13.4051 6.71363 125.013 208.756 354.07 354.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 0.001024 512 85 832 3456 1.26915 0.346368 2.74614 16.1343 20.6468 20.7696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.001024 2048 290 544 17136 1.36192 24.5884 52.3643 78.3565 78.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 680 6.4e-05 1024 100 608 244224 29.4888 13.4277 174.433 414.389 631.931 632.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 6.4e-05 512 370 512 271872 13.3175 6.65741 80.7643 207.365 308.287 308.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 0.001024 512 85 832 2304 1.32026 0.348544 1.50941 17.1194 20.4518 20.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.001024 2048 290 544 16992 1.35885 15.4172 52.1689 68.987 69.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 680 6.4e-05 1024 100 608 241920 30.2837 13.5235 143.179 417.893 605.077 605.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 6.4e-05 512 370 512 269568 13.7006 6.71594 65.3599 208.994 294.957 295.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 320 0.001024 512 85 832 0 0.327936 0.005472 16.3435 16.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.001024 2048 290 544 16848 1.67818 12.5908 68.3545 82.7456 66.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 680 6.4e-05 1024 100 608 248320 29.6521 13.6111 261.517 419.123 724.1 724.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 6.4e-05 512 370 512 273920 13.5208 6.72176 117.764 209.622 347.813 347.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 0.001024 512 85 832 3840 1.30672 0.35872 2.92602 16.7629 21.511 21.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.001024 2048 290 544 17120 1.36397 22.8676 52.3397 76.619 76.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 680 6.4e-05 1024 100 608 245760 29.8987 14.6527 174.962 419.53 639.243 639.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 6.4e-05 512 370 512 271360 13.6723 6.71478 78.0318 209.829 308.435 308.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 0.001024 512 85 832 2560 1.27146 0.340192 1.62586 15.9721 19.3676 19.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.001024 2048 290 544 16960 1.3601 15.5138 52.1639 69.0816 69.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 680 6.4e-05 1024 100 608 238080 29.95 13.4697 142.057 412.431 598.105 598.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 6.4e-05 512 370 512 268800 13.3268 6.63318 65.2282 206.276 291.649 291.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 0.001024 512 85 832 3840 1.32131 0.35856 2.03933 17.5148 21.393 21.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.001024 2048 290 544 16800 1.34554 12.81 51.9055 66.1031 66.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 680 6.4e-05 1024 100 608 245760 29.5315 13.534 247.042 416.853 707.153 707.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 6.4e-05 512 370 512 273408 13.3287 6.68454 110.652 208.429 339.278 339.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 0.001024 512 85 832 3072 1.28262 0.346112 2.33642 17.2122 21.3309 21.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.001024 2048 290 544 17088 1.35882 21.7621 52.3448 75.5092 75.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 680 6.4e-05 1024 100 608 239616 29.7675 13.3343 156.508 412.414 612.218 612.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 6.4e-05 512 370 512 270336 13.2416 6.61504 72.2682 206.371 298.673 298.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 320 0.001024 512 85 832 3072 1.2911 0.352256 1.8649 17.1123 20.7714 20.8992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.001024 2048 290 544 16896 1.35558 13.9246 52.0397 67.3627 67.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 680 6.4e-05 1024 100 608 239616 29.2917 13.2847 136.995 408.87 588.632 588.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 6.4e-05 512 370 512 267264 13.154 6.57613 61.8523 204.416 286.182 286.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 320 0.001024 512 85 832 0 0.350208 0.005952 16.8106 17.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.001024 2048 290 544 16704 1.69379 12.3165 68.6313 82.7643 65.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 680 6.4e-05 1024 100 608 246400 29.6184 13.5075 243.892 416.568 703.789 703.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 6.4e-05 512 370 512 272000 13.4914 6.7072 109.122 208.343 337.844 337.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 0.001024 512 85 832 3200 1.33654 0.358784 2.48093 17.7121 22.0444 22.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.001024 2048 290 544 17100 1.36192 21.3563 52.3418 75.1037 75.1616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 680 6.4e-05 1024 100 608 243200 29.4373 13.3615 166.322 412.759 622.073 622.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 6.4e-05 512 370 512 268800 13.3714 6.62938 75.5403 206.547 302.273 302.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 0.001024 512 85 832 3200 1.34602 0.362496 1.99859 17.6399 21.5005 21.6233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.001024 2048 290 544 17000 1.36045 14.977 52.3843 68.7646 68.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 680 6.4e-05 1024 100 608 240000 29.8699 13.3714 137.775 412.551 593.764 593.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 6.4e-05 512 370 512 268800 13.3933 6.63552 62.308 206.334 288.855 289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 680 6.4e-05 1024 100 608 247296 29.7161 13.5205 235.168 418.835 697.429 697.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 6.4e-05 512 370 512 272384 13.5733 6.71821 106.019 209.472 335.962 336.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 320 0.001024 512 85 832 1792 1.29606 0.33728 1.5601 16.9639 20.3115 20.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.001024 2048 290 544 17136 1.36288 20.8097 52.5145 74.7276 74.7829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 680 6.4e-05 1024 100 608 243712 29.4535 13.3628 162.119 414.214 619.338 619.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 6.4e-05 512 370 512 265216 13.636 6.63552 72.4089 207.27 300.134 300.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 320 0.001024 512 85 832 0 0.339968 0.005728 17.846 18.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.001024 2048 290 544 17024 1.70387 14.7736 70.3675 86.9657 68.7549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 680 6.4e-05 1024 100 608 247296 29.7222 13.527 137.022 419.13 599.593 599.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 6.4e-05 512 370 512 268800 13.8359 6.72358 60.4356 209.627 290.811 290.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 320 0.001024 512 85 832 0 0.3072 0.004096 15.7358 16.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.001024 2048 290 544 16800 1.66093 12.0211 67.9465 81.7533 65.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 680 6.4e-05 1024 100 608 245760 29.8358 13.5241 228.635 417.808 689.998 690.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 6.4e-05 512 370 512 272640 13.5171 6.72336 103.39 208.959 332.77 332.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 0.001024 512 85 832 3840 1.31398 0.361024 2.83613 17.7364 22.4035 22.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.001024 2048 290 544 17040 1.36224 20.2558 52.2772 73.9384 73.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 680 6.4e-05 1024 100 608 238080 29.9616 13.3504 161.155 412.866 617.531 617.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 6.4e-05 512 370 512 268800 13.3291 6.62512 73.7769 206.592 300.515 300.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 0.001024 512 85 832 3840 1.32016 0.361344 2.32483 17.6668 21.8267 21.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.001024 2048 290 544 16800 1.35578 14.6787 51.9622 68.0389 68.0964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 680 6.4e-05 1024 100 608 241920 30.3126 13.537 135.429 417.843 597.315 597.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 6.4e-05 512 370 512 264960 13.9696 6.7209 60.2587 208.98 290.119 290.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 320 0.001024 512 85 832 0 0.331776 0.004096 16.5064 16.9237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.001024 2048 290 544 16560 1.67322 11.9484 68.1037 81.8508 64.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 680 6.4e-05 1024 100 608 245760 29.7732 13.5124 232.672 417.813 693.964 694.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 6.4e-05 512 370 512 274432 13.3749 6.70618 105.336 208.961 334.568 334.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 0.001024 512 85 832 2048 1.33379 0.347776 1.75104 17.2999 20.8829 21.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.001024 2048 290 544 17024 1.35994 20.5947 52.2071 74.2069 74.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 680 6.4e-05 1024 100 608 245760 29.7825 13.5082 158.527 417.891 619.905 620.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 6.4e-05 512 370 512 270336 13.6344 6.70886 70.9324 209.111 300.574 300.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 320 0.001024 512 85 832 0 0.311808 0.006144 15.9722 16.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.001024 2048 290 544 16896 1.66998 14.0148 68.1714 83.9782 67.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 680 6.4e-05 1024 100 608 233472 30.576 13.3407 134.485 412.615 591.206 591.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 6.4e-05 512 370 512 270336 13.2545 6.6239 62.8047 206.365 289.232 289.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 320 0.001024 512 85 832 0 0.349792 0.0056 17.0557 17.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.001024 2048 290 544 16512 1.68768 11.9639 68.5741 82.3501 64.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 680 6.4e-05 1024 100 640 248832 29.5545 13.5159 190.293 419.419 652.974 653.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 6.4e-05 512 370 520 272384 13.5962 6.73894 81.766 209.828 312.115 312.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 0.001024 512 85 840 4608 1.29504 0.361408 2.41594 18.2633 22.4889 22.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.001024 2048 290 520 17312 1.36672 15.157 52.5024 69.0692 69.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 680 6.4e-05 1024 100 640 247808 29.6111 13.5668 275.058 417.8 736.231 736.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1720 6.4e-05 512 370 520 270336 13.6246 6.72394 52.4108 208.948 281.896 282.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 0.001024 512 85 840 4096 1.31936 0.362464 1.548 18.1169 21.5103 21.6389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1550 0.001024 2048 290 520 17280 1.36826 9.80582 52.4644 63.6857 63.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 680 6.4e-05 1024 100 640 248320 29.7024 13.5414 212.206 419.069 674.71 674.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 6.4e-05 512 370 520 271360 13.7027 6.75021 92.513 209.659 322.81 322.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 0.001024 512 85 840 4480 1.28304 0.360224 2.6408 17.9712 22.4081 22.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.001024 2048 290 520 17320 1.37011 17.3385 52.4984 71.25 71.3067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 680 6.4e-05 1024 100 640 248320 29.6556 13.5347 138.361 419.52 601.27 601.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 6.4e-05 512 370 520 271360 13.688 6.75062 59.983 209.917 290.521 290.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 0.001024 512 85 840 3840 1.30742 0.356928 1.66765 17.9763 21.4621 21.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.001024 2048 290 520 17280 1.36602 11.2279 52.5574 65.1942 65.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 680 6.4e-05 1024 100 640 245760 29.8183 13.5233 112.928 417.406 573.871 574.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 6.4e-05 512 370 520 268800 13.776 6.73789 48.9706 208.76 278.43 278.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 320 0.001024 512 85 840 3840 1.31571 0.3592 1.50816 17.7793 21.1187 21.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.001024 2048 290 520 17160 1.35722 9.19552 52.2806 62.8771 62.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 680 6.4e-05 1024 100 640 248832 29.5051 13.5223 197.758 418.358 659.337 659.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 6.4e-05 512 370 520 271872 13.5961 6.74445 85.8664 209.3 315.691 315.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 0.001024 512 85 840 4608 1.27626 0.358016 2.52035 18.0495 22.3586 22.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.001024 2048 290 520 17280 1.37216 15.8673 52.4163 69.6963 69.7502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 680 6.4e-05 1024 100 640 245760 29.5368 13.4621 129.357 416.332 588.89 589.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 6.4e-05 512 370 520 270336 13.5191 6.7072 55.6303 208.229 284.272 284.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 320 0.001024 512 85 840 3072 1.28304 0.345536 1.33686 17.2207 20.3428 20.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.001024 2048 290 520 17184 1.35987 10.6086 52.2775 64.2906 64.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 680 6.4e-05 1024 100 640 244224 29.51 13.4066 106.091 414.311 563.514 563.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 6.4e-05 512 370 520 267264 13.5661 6.67699 46.0919 207.205 273.721 273.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 320 0.001024 512 85 840 2304 1.32342 0.34816 1.08378 17.1681 20.0756 20.1988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.001024 2048 290 520 17136 1.35373 8.5504 52.2731 62.219 62.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 680 6.4e-05 1024 100 640 247296 29.7946 13.5402 289.61 418.402 751.541 751.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 6.4e-05 512 370 520 270592 13.7134 6.74816 121.481 209.256 351.381 351.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 0.001024 512 85 840 3584 1.29069 0.353152 2.70922 17.6995 22.2066 22.3314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.001024 2048 290 520 17304 1.36605 23.0672 52.5007 76.9782 77.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 680 6.4e-05 1024 100 640 247296 29.7086 13.8568 181.437 418.515 643.709 643.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 6.4e-05 512 370 520 268800 13.8222 6.73821 78.1284 209.312 308.183 308.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 320 0.001024 512 85 840 1792 1.29744 0.336256 1.18336 17.1375 20.1067 20.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.001024 2048 290 520 17248 1.36819 14.5695 52.5068 68.4886 68.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 680 6.4e-05 1024 100 640 247296 29.7902 13.544 148.005 418.619 610.152 610.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 6.4e-05 512 370 520 268800 13.8568 6.75053 63.3247 209.366 293.491 293.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 320 0.001024 512 85 840 2688 1.34106 0.355296 1.48042 17.6342 20.9652 21.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.001024 2048 290 520 17136 1.35802 11.7064 52.3592 65.4676 65.5234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 680 6.4e-05 1024 100 640 247808 29.5235 13.5041 269.6 418.076 730.903 731.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 6.4e-05 512 370 520 270336 13.6166 6.72973 113.865 209.094 343.492 343.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 0.001024 512 85 840 4096 1.31853 0.364544 3.01562 18.0969 22.9482 23.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.001024 2048 290 520 17280 1.37018 21.3378 52.5036 75.2548 75.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 680 6.4e-05 1024 100 640 245760 29.7552 13.7323 170.089 418.203 631.973 632.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 6.4e-05 512 370 520 270336 13.6134 6.72973 73.663 209.256 303.446 303.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 0.001024 512 85 840 2048 1.33242 0.34848 1.28118 17.4623 20.5761 20.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.001024 2048 290 520 17152 1.36192 13.5939 52.3349 67.3324 67.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 680 6.4e-05 1024 100 640 239616 29.7546 13.3361 135.32 412.302 590.905 591.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 6.4e-05 512 370 520 264192 13.5809 6.63558 58.3591 206.207 284.968 285.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 320 0.001024 512 85 840 3072 1.29366 0.349696 1.59248 17.162 20.5496 20.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.001024 2048 290 520 17088 1.35811 11.3829 52.2734 65.0585 65.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 680 6.4e-05 1024 100 640 246528 29.7327 13.517 272.784 417.456 733.681 733.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 6.4e-05 512 370 520 269568 13.6895 6.73744 116.2 208.782 345.593 345.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 0.001024 512 85 840 3456 1.27094 0.344672 2.65456 17.3817 21.806 21.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.001024 2048 290 520 17280 1.37216 21.8051 52.4883 75.7086 75.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 680 6.4e-05 1024 100 640 244224 29.5109 13.3913 176.342 414.467 633.897 634.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 6.4e-05 512 370 520 267264 13.5625 6.67648 76.0902 207.395 303.907 304.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 320 0.001024 512 85 840 2304 1.32272 0.34624 1.51306 17.3128 20.6493 20.7729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.001024 2048 290 520 17136 1.36019 14.2439 52.2908 67.9379 67.9917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 680 6.4e-05 1024 100 640 241920 30.2808 13.525 153.619 417.969 615.594 615.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 6.4e-05 512 370 520 269568 13.7114 6.73795 67.0617 209.04 296.74 296.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 320 0.001024 512 85 840 0 0.32768 0.004864 16.5334 16.9454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.001024 2048 290 520 17064 1.6841 12.8809 68.8643 83.5506 66.6624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 680 6.4e-05 1024 100 640 239616 29.2766 13.2669 135.577 408.716 587.03 587.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 6.4e-05 512 370 520 258048 13.6599 6.5927 57.7992 204.412 282.652 282.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 320 0.001024 512 85 840 0 0.347968 0.004128 16.9625 17.3976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.001024 2048 290 520 16992 1.71011 11.4647 69.2844 82.5877 65.2465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 680 6.4e-05 1024 100 640 248320 29.6645 13.525 257.236 419.528 720.145 720.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 6.4e-05 512 370 520 271360 13.6812 6.74406 110.98 209.822 341.413 341.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 0.001024 512 85 840 3840 1.30768 0.358976 2.85088 17.9803 22.6507 22.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.001024 2048 290 520 17280 1.36669 20.7483 52.5544 74.7124 74.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 680 6.4e-05 1024 100 640 245760 29.886 13.5116 173.117 419.63 636.336 636.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 6.4e-05 512 370 520 271360 13.6786 6.73104 76.3433 209.973 306.912 307.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 320 0.001024 512 85 840 2560 1.27274 0.342816 1.6487 17.1824 20.6002 20.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.001024 2048 290 520 17120 1.36138 14.0227 52.3371 67.7649 67.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 680 6.4e-05 1024 100 640 238080 29.9653 13.3489 141.099 412.473 597.081 597.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 6.4e-05 512 370 520 261120 13.8123 6.64781 61.0894 206.3 288.029 288.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 320 0.001024 512 85 840 3840 1.32368 0.361024 2.04499 17.6724 21.558 21.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.001024 2048 290 520 17040 1.35782 11.7466 52.2859 65.4317 65.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 680 6.4e-05 1024 100 640 235520 30.2488 13.3411 135.842 412.645 592.268 592.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 6.4e-05 512 370 520 266240 13.4676 6.64122 60.1732 206.375 286.84 286.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 320 0.001024 512 85 840 0 0.295264 0.004992 15.1666 15.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.001024 2048 290 520 16960 1.65149 11.5803 67.4571 80.8076 65.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 680 6.4e-05 1024 100 640 245760 29.5205 13.4585 238.319 416.797 698.288 698.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 6.4e-05 512 370 520 270336 13.4956 6.70106 103.62 208.457 332.453 332.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 320 0.001024 512 85 840 3072 1.28266 0.344768 2.2311 18.4184 22.4347 22.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.001024 2048 290 520 17184 1.3664 19.3835 52.3328 73.126 73.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 680 6.4e-05 1024 100 640 239616 29.7535 13.3404 166.938 412.802 623.026 623.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 6.4e-05 512 370 520 264192 13.5738 6.63811 72.5144 206.555 299.465 299.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 320 0.001024 512 85 840 3072 1.29238 0.34816 1.89744 17.2724 20.9617 21.0862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.001024 2048 290 520 17088 1.35987 14.168 52.3354 67.9083 67.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 680 6.4e-05 1024 100 640 239616 29.2851 13.2668 138.291 408.417 589.455 589.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 6.4e-05 512 370 520 258048 13.6698 6.59555 58.8909 204.259 283.596 283.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 320 0.001024 512 85 840 0 0.350208 0.005664 16.9576 17.3902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.001024 2048 290 520 16992 1.70598 11.7101 69.2408 82.7776 65.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 680 6.4e-05 1024 100 640 233472 30.5682 13.3382 127.291 412.72 584.12 584.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 6.4e-05 512 370 520 258048 13.9449 6.64141 55.4782 206.418 282.673 282.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 320 0.001024 512 85 840 0 0.354304 0.005504 17.2468 17.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.001024 2048 290 520 16896 1.71037 11.0896 69.5391 82.4597 64.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 680 6.4e-05 1024 100 640 246400 29.6324 13.861 249.057 416.929 709.671 709.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 6.4e-05 512 370 520 268800 13.673 6.72307 107.705 208.521 336.806 336.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 320 0.001024 512 85 840 3200 1.3359 0.3584 2.3783 18.9238 23.151 23.2729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.001024 2048 290 520 17200 1.36477 19.9189 52.3863 73.7138 73.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 680 6.4e-05 1024 100 640 243200 29.4308 13.3567 168.578 412.426 623.987 624.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 6.4e-05 512 370 520 262400 13.7502 6.65062 71.9769 206.375 298.942 299.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 320 0.001024 512 85 840 3200 1.34691 0.3608 1.96842 18.8284 22.6603 22.7861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.001024 2048 290 520 17000 1.3527 13.8628 52.0725 67.3305 67.3807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 680 6.4e-05 1024 100 640 240000 29.866 13.7242 143.648 412.898 600.339 600.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 6.4e-05 512 370 520 259200 13.9802 6.65808 60.8222 206.508 288.154 288.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 680 6.4e-05 1024 100 640 243200 29.4017 13.6576 134.451 412.979 590.683 590.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 6.4e-05 512 370 520 256000 14.0635 6.65008 55.5097 206.548 282.957 283.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 680 6.4e-05 1024 100 624 244736 29.978 13.5352 200.862 419.412 663.983 664.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 6.4e-05 512 370 528 275456 13.3957 6.74138 88.9869 209.817 319.132 319.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 0.001024 512 85 816 3584 1.3335 0.362496 1.94432 18.3662 22.1593 22.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.001024 2048 290 528 17280 1.37037 16.7872 52.5079 70.7072 70.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 680 6.4e-05 1024 100 624 243712 29.9927 13.5127 130.86 418.08 592.642 592.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1720 6.4e-05 512 370 528 274432 13.378 6.72544 57.4889 209.101 286.877 287.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 0.001024 512 85 816 3072 1.35277 0.36944 1.28954 18.1589 21.325 21.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.001024 2048 290 528 17216 1.36074 10.8298 52.4212 64.6544 64.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 680 6.4e-05 1024 100 624 242688 29.9507 13.4587 341.158 416.744 801.514 801.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1720 6.4e-05 512 370 528 273408 13.3364 6.68464 47.7055 208.427 276.342 276.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 320 0.001024 512 85 816 1536 1.34496 0.346944 0.796928 17.579 20.2246 20.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1550 0.001024 2048 290 528 17184 1.36544 8.92954 52.4187 62.7565 62.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 680 6.4e-05 1024 100 624 244480 30.1331 13.5414 192.02 419.423 655.311 655.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 6.4e-05 512 370 528 275200 13.4713 6.74822 86.4685 213.63 320.505 320.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 0.001024 512 85 816 3200 1.33712 0.359584 1.83715 18.2598 21.9409 22.0677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.001024 2048 290 528 17280 1.37181 16.0525 52.5291 69.9956 70.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 680 6.4e-05 1024 100 624 243200 30.2274 13.5298 127.232 419.441 590.625 590.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 6.4e-05 512 370 528 273920 13.5151 6.74496 56.4259 209.771 286.641 286.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 320 0.001024 512 85 816 2560 1.36336 0.360608 1.1185 16.9821 19.9787 20.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.001024 2048 290 528 17200 1.36176 10.6086 52.4149 64.4266 64.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 680 6.4e-05 1024 100 624 241920 30.3007 13.5209 103.462 417.458 564.931 565.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 6.4e-05 512 370 528 272640 13.5022 6.73827 46.7702 208.783 275.981 276.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 320 0.001024 512 85 816 1920 1.38867 0.358624 0.929376 17.9712 20.807 20.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.001024 2048 290 528 17160 1.35421 8.84 52.3745 62.6133 62.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 680 6.4e-05 1024 100 624 244224 30.057 13.5282 274.833 418.747 737.358 737.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 6.4e-05 512 370 528 274944 13.4009 6.74406 119.487 209.429 349.241 349.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 0.001024 512 85 816 3072 1.33821 0.358656 2.21264 18.1512 22.2175 22.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.001024 2048 290 528 17280 1.37008 22.691 52.5483 76.65 76.7058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 680 6.4e-05 1024 100 624 242688 29.8816 13.4578 170.945 416.743 631.221 631.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 6.4e-05 512 370 528 273408 13.3283 6.69901 76.8888 208.544 305.638 305.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 320 0.001024 512 85 816 1536 1.3464 0.346112 0.98464 17.5575 20.3887 20.5133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.001024 2048 290 528 17184 1.36397 14.0713 52.4191 67.8973 67.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 680 6.4e-05 1024 100 624 239616 30.0417 13.3939 136.55 414.792 594.973 595.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 6.4e-05 512 370 528 271872 13.3015 6.67942 61.9694 207.455 289.594 289.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 320 0.001024 512 85 816 2304 1.31885 0.351232 1.19632 17.3773 20.3972 20.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.001024 2048 290 528 17136 1.3583 11.5774 52.4238 65.405 65.4631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 680 6.4e-05 1024 100 624 239616 29.7659 13.4902 115.732 412.795 571.974 572.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 6.4e-05 512 370 528 270336 13.2445 6.63347 52.3981 206.456 278.911 279.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 320 0.001024 512 85 816 0 0.347456 0.00432 17.2888 17.7263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.001024 2048 290 528 17088 1.70938 9.82883 69.9395 81.6073 63.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 680 6.4e-05 1024 100 624 243712 30.1869 13.5388 253.925 418.42 716.262 716.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 6.4e-05 512 370 528 274176 13.4921 6.74816 111.006 209.264 340.692 340.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 0.001024 512 85 816 2688 1.33088 0.350976 1.87389 17.8925 21.6031 21.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.001024 2048 290 528 17248 1.36397 20.8114 52.4412 74.6571 74.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 680 6.4e-05 1024 100 624 243712 30.1035 13.524 160.806 418.875 623.498 623.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 6.4e-05 512 370 528 272384 13.5702 6.7391 72.5824 209.596 302.669 302.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 320 0.001024 512 85 816 1792 1.29734 0.33664 1.09168 17.3454 20.2299 20.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.001024 2048 290 528 17136 1.36115 13.148 52.335 66.8834 66.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 680 6.4e-05 1024 100 624 241920 30.4164 13.7503 130.957 418.614 593.941 594.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 6.4e-05 512 370 528 274176 13.5084 6.75683 59.0545 209.358 288.868 289.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 320 0.001024 512 85 816 2688 1.34483 0.356096 1.3377 17.8558 21.0572 21.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.001024 2048 290 528 17136 1.36838 10.922 52.4452 64.7804 64.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 680 6.4e-05 1024 100 624 236544 30.2524 13.644 116.239 413.877 574.207 574.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 6.4e-05 512 370 528 265216 13.6374 6.66195 51.7889 206.999 279.274 279.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 320 0.001024 512 85 816 0 0.340128 0.004096 15.9435 16.3678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.001024 2048 290 528 17024 1.6959 9.99597 68.2386 80.0513 63.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 680 6.4e-05 1024 100 624 243712 30.01 13.6354 245.407 417.794 707.042 707.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 6.4e-05 512 370 528 274432 13.3741 6.72768 110.29 208.96 339.531 339.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 0.001024 512 85 816 3072 1.35421 0.361728 2.12099 18.2907 22.2841 22.4076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.001024 2048 290 528 17216 1.36531 20.2129 52.3862 74.0067 74.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 680 6.4e-05 1024 100 624 241664 30.243 13.4963 157.795 417.711 619.44 619.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 6.4e-05 512 370 528 274432 13.3728 6.72918 70.5795 209.028 299.893 300.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 320 0.001024 512 85 816 2048 1.33187 0.3448 1.20038 17.646 20.6756 20.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.001024 2048 290 528 17152 1.36346 13.1404 52.3653 66.9124 66.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 680 6.4e-05 1024 100 624 239616 29.7581 13.3345 132.418 412.708 588.41 588.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 6.4e-05 512 370 528 270336 13.2348 6.63587 58.5467 206.412 285.015 285.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 320 0.001024 512 85 816 0 0.349248 0.005984 17.2877 17.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.001024 2048 290 528 17088 1.71117 11.1578 69.7005 82.6883 65.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 680 6.4e-05 1024 100 624 237568 30.782 15.0811 115.2 417.983 579.245 579.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 6.4e-05 512 370 528 270336 13.6471 6.72899 51.2892 209.053 280.902 281.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 320 0.001024 512 85 816 0 0.311296 0.005888 16.1831 16.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.001024 2048 290 528 16896 1.66358 9.65568 68.2125 79.6516 63.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 680 6.4e-05 1024 100 624 241920 30.243 13.5561 234.237 417.745 695.977 696.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 6.4e-05 512 370 528 274176 13.4212 6.73414 106.474 208.932 335.747 335.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 320 0.001024 512 85 816 2304 1.31472 0.346464 1.68685 17.5821 21.0834 21.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.001024 2048 290 528 17208 1.36205 19.6902 52.4171 73.5131 73.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 680 6.4e-05 1024 100 624 239616 30.0331 13.3978 163.78 414.79 622.201 622.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 6.4e-05 512 370 528 271872 13.3077 6.68058 73.817 207.559 301.55 301.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 320 0.001024 512 85 816 2304 1.32288 0.348064 1.39674 17.5193 20.7408 20.8691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.001024 2048 290 528 17136 1.36307 14.0641 52.4316 67.9015 67.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 680 6.4e-05 1024 100 624 241920 30.267 13.5211 140.248 417.482 601.71 601.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 6.4e-05 512 370 528 269568 13.7143 6.73997 62.0859 208.798 291.52 291.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 320 0.001024 512 85 816 0 0.330208 0.005344 16.7418 17.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.001024 2048 290 528 17064 1.6888 11.6383 69.1051 82.5528 65.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 680 6.4e-05 1024 100 624 230400 30.3305 14.2111 133.394 408.752 586.888 587.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 6.4e-05 512 370 528 267264 13.1577 6.59642 60.9578 204.43 285.323 285.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 320 0.001024 512 85 816 0 0.350208 0.006144 17.1617 17.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.001024 2048 290 528 16992 1.7096 11.9161 69.5879 83.3377 65.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 680 6.4e-05 1024 100 624 243200 30.2131 13.5353 234.244 419.522 697.709 697.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 6.4e-05 512 370 528 273920 13.5234 6.74611 105.19 209.82 335.465 335.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 320 0.001024 512 85 816 2560 1.35962 0.358848 1.84986 18.1724 21.8951 22.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.001024 2048 290 528 17200 1.36806 19.584 52.4243 73.4195 73.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 680 6.4e-05 1024 100 624 240640 30.4983 14.1576 166.825 419.14 630.811 630.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 6.4e-05 512 370 528 271360 13.6653 6.73382 74.8168 209.733 305.136 305.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 320 0.001024 512 85 816 0 0.338432 0.005984 17.3116 17.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.001024 2048 290 528 17120 1.69894 14.422 69.6737 85.9179 68.2387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 680 6.4e-05 1024 100 624 238080 29.959 13.3494 137.141 412.863 593.506 593.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 6.4e-05 512 370 528 268800 13.3361 6.63962 61.8055 206.492 288.455 288.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 680 6.4e-05 1024 100 624 235520 30.2581 13.3513 127.937 412.953 584.691 584.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 6.4e-05 512 370 528 266240 13.4649 6.6417 57.4091 206.549 284.247 284.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 680 6.4e-05 1024 100 650 247808 29.6698 14.0559 211.754 419.455 675.13 675.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 6.4e-05 512 370 500 274432 13.4604 6.71565 89.9029 209.844 320.106 320.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 0.001024 512 85 850 3584 1.3329 0.362976 2.09469 18.0078 21.9523 22.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.001024 2048 290 550 17184 1.38525 18.0318 52.5016 71.959 72.0159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 680 6.4e-05 1024 100 650 245760 29.7747 13.5984 137.53 417.791 598.886 599.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1720 6.4e-05 512 370 500 272384 13.4967 6.70915 58.0296 209.059 287.477 287.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 320 0.001024 512 85 850 3072 1.35565 0.361024 1.41763 17.9375 21.2218 21.3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.001024 2048 290 550 17152 1.36397 11.6888 52.4533 65.5489 65.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 680 6.4e-05 1024 100 650 245760 29.6441 13.4514 353.064 416.432 812.792 812.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1720 6.4e-05 512 370 500 270336 13.5215 6.68618 47.7485 208.27 276.423 276.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 320 0.001024 512 85 850 1536 1.34432 0.347936 0.876416 16.1837 18.905 19.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1550 0.001024 2048 290 550 17088 1.36192 9.55699 52.373 63.3344 63.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 680 6.4e-05 1024 100 650 247040 29.8609 13.5555 196.868 419.418 659.889 660.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 6.4e-05 512 370 500 273920 13.5398 6.73008 84.5078 209.829 314.795 314.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 320 0.001024 512 85 850 3200 1.33254 0.360448 1.92797 17.9467 21.7194 21.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.001024 2048 290 550 17160 1.36704 16.8857 52.4508 70.7452 70.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 680 6.4e-05 1024 100 650 245760 29.9384 13.6147 127.162 419.09 590.006 590.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 6.4e-05 512 370 500 273920 13.5253 6.72272 54.3478 209.598 284.377 284.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 320 0.001024 512 85 850 2560 1.36029 0.36128 1.1696 18.7251 21.7722 21.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.001024 2048 290 550 17120 1.36397 10.8703 52.401 64.6778 64.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 680 6.4e-05 1024 100 650 245760 29.8483 13.5227 106.612 417.518 567.695 567.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 6.4e-05 512 370 500 272640 13.5068 6.71715 45.673 208.813 274.894 275.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 320 0.001024 512 85 850 1920 1.40582 0.3584 0.97184 17.594 20.4815 20.6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.001024 2048 290 550 17040 1.35987 8.97024 52.3078 62.6808 62.7384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 680 6.4e-05 1024 100 650 245760 29.9284 13.5137 91.9171 419.201 554.748 554.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 6.4e-05 512 370 500 271360 13.6638 6.71322 39.057 209.663 269.281 269.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 50 320 0.001024 512 85 850 0 0.33792 0.004864 15.7792 16.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.001024 2048 290 550 16960 1.69219 8.06794 67.9671 77.8527 61.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 680 6.4e-05 1024 100 650 247296 29.7043 13.5213 274.638 418.389 736.442 736.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 6.4e-05 512 370 500 273408 13.4894 6.72496 113.412 209.249 343.062 343.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 320 0.001024 512 85 850 3072 1.33734 0.357344 2.20637 17.7483 21.8015 21.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.001024 2048 290 550 17184 1.36806 22.8844 52.4942 76.7884 76.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 680 6.4e-05 1024 100 650 245760 29.5347 13.4577 169.592 416.535 629.323 629.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 6.4e-05 512 370 500 270336 13.5188 6.68621 71.9417 208.371 300.701 300.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 320 0.001024 512 85 850 1536 1.35011 0.346144 1.01197 17.2004 20.0529 20.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.001024 2048 290 550 17088 1.36192 14.3236 52.3653 68.0962 68.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 680 6.4e-05 1024 100 650 244224 29.5048 13.4205 137.602 414.712 595.436 595.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 6.4e-05 512 370 500 267264 13.5535 6.6601 57.9196 207.412 285.728 285.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 320 0.001024 512 85 850 2304 1.32317 0.349728 1.22554 15.9394 18.9874 19.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.001024 2048 290 550 16992 1.35987 11.9335 52.2752 65.6093 65.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 680 6.4e-05 1024 100 650 239616 29.7825 13.342 114.631 412.751 570.696 570.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 6.4e-05 512 370 500 264192 13.5764 6.61094 49.2908 206.435 276.104 276.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 320 0.001024 512 85 850 0 0.347328 0.005408 16.9364 17.3667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.001024 2048 290 550 16896 1.7031 10.1267 69.0868 81.0366 63.7235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 680 6.4e-05 1024 100 650 247296 29.7848 13.5356 253.958 418.709 716.183 716.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 6.4e-05 512 370 500 272384 13.6033 6.7337 104.1 209.407 334.025 334.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 320 0.001024 512 85 850 2688 1.33146 0.352256 1.93965 17.5114 21.2829 21.4077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.001024 2048 290 550 17136 1.3656 21.0312 52.4258 74.8654 74.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 680 6.4e-05 1024 100 650 247296 29.7046 13.5225 161.487 418.825 623.732 623.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 6.4e-05 512 370 500 272384 13.574 6.72707 69.2834 209.57 299.337 299.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 320 0.001024 512 85 850 1792 1.2976 0.339072 1.11098 16.9889 19.887 20.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.001024 2048 290 550 17024 1.35782 13.4398 52.2837 67.1234 67.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 680 6.4e-05 1024 100 650 247296 29.7921 13.5414 132.434 418.961 594.919 595.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 6.4e-05 512 370 500 268800 13.8516 6.73024 55.2885 209.535 285.587 285.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 320 0.001024 512 85 850 2688 1.3345 0.353632 1.36166 17.4557 20.6635 20.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.001024 2048 290 550 16968 1.35968 11.1198 52.2833 64.8045 64.8601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 680 6.4e-05 1024 100 650 243712 29.4546 13.7728 116.723 413.892 574.036 574.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 6.4e-05 512 370 500 265216 13.6356 6.63984 49.2473 207.006 276.711 276.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 320 0.001024 512 85 850 0 0.339968 0.004096 16.646 17.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.001024 2048 290 550 16800 1.6889 10.2294 68.5872 80.6279 63.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 680 6.4e-05 1024 100 650 245760 29.7505 13.6661 247.482 418.111 709.203 709.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 6.4e-05 512 370 500 272384 13.4894 6.7112 105.695 209.117 335.195 335.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 320 0.001024 512 85 850 3072 1.35661 0.362464 2.22323 17.9446 22.0383 22.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.001024 2048 290 550 17152 1.36621 21.1149 52.5023 75.0262 75.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 680 6.4e-05 1024 100 650 245760 29.7616 13.5746 160.839 417.829 622.197 622.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 6.4e-05 512 370 500 270336 13.6169 6.71082 67.9796 209.078 297.57 297.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 320 0.001024 512 85 850 2048 1.32781 0.35328 1.26845 17.3007 20.4065 20.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.001024 2048 290 550 17024 1.36032 13.7187 52.2786 67.4003 67.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 680 6.4e-05 1024 100 650 239616 29.7686 13.3304 133.511 412.703 589.503 589.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 6.4e-05 512 370 500 264192 13.5715 6.61174 56.653 206.404 283.426 283.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 320 0.001024 512 85 850 0 0.34704 0.005344 16.9407 17.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.001024 2048 290 550 16896 1.69933 11.7345 69.081 82.6345 65.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 680 6.4e-05 1024 100 650 245760 29.7887 13.6992 121.971 417.981 583.64 583.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 6.4e-05 512 370 500 270336 13.6396 6.71229 50.8108 209.043 280.392 280.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 320 0.001024 512 85 850 0 0.31248 0.00528 15.838 16.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.001024 2048 290 550 16896 1.67142 10.1399 68.1147 80.0461 63.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 680 6.4e-05 1024 100 650 246528 29.7136 13.5187 252.768 417.79 713.991 714.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 6.4e-05 512 370 500 271872 13.552 6.71949 107.214 208.954 336.623 336.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 320 0.001024 512 85 850 2304 1.31507 0.346112 1.80515 16.1418 19.7636 19.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.001024 2048 290 550 17136 1.36752 21.5066 52.4801 75.3962 75.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 680 6.4e-05 1024 100 650 244224 29.4989 13.7064 177.928 414.751 636.088 636.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 6.4e-05 512 370 500 267264 13.5567 6.65866 75.0854 207.535 303.025 303.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 320 0.001024 512 85 850 2304 1.32234 0.346272 1.51843 17.1294 20.4702 20.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.001024 2048 290 550 16992 1.36426 15.5674 52.2793 69.2545 69.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 680 6.4e-05 1024 100 650 241920 30.2674 13.5354 145.951 417.653 607.597 607.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 6.4e-05 512 370 500 269568 13.7152 6.72154 62.5633 208.884 292.069 292.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 320 0.001024 512 85 850 0 0.32768 0.004928 16.3326 16.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.001024 2048 290 550 16848 1.67837 12.5199 68.3833 82.7004 66.0111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 680 6.4e-05 1024 100 650 239616 29.278 13.282 138.917 408.801 590.475 590.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 6.4e-05 512 370 500 258048 13.6672 6.57613 57.3687 204.456 282.26 282.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 320 0.001024 512 85 850 0 0.350048 0.006144 16.8125 17.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.001024 2048 290 550 16704 1.69594 12.3559 68.713 82.8857 65.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 680 6.4e-05 1024 100 650 241920 30.3236 13.527 127.575 418.101 589.721 589.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 6.4e-05 512 370 500 264960 13.9748 6.72768 53.7355 209.102 283.724 283.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 320 0.001024 512 85 850 0 0.331776 0.00592 16.5098 16.9263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.001024 2048 290 550 16560 1.67526 11.3114 68.2034 81.3132 64.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 680 6.4e-05 1024 100 650 245760 29.9414 13.5332 243.339 419.114 706.121 706.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 6.4e-05 512 370 500 273920 13.5088 6.72189 105.617 209.62 335.65 335.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 320 0.001024 512 85 850 2560 1.36077 0.359648 1.92166 17.811 21.6036 21.7299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.001024 2048 290 550 17120 1.36547 20.7741 52.4092 74.5917 74.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 680 6.4e-05 1024 100 650 245760 29.9209 13.517 169.432 419.234 632.297 632.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 6.4e-05 512 370 500 271360 13.6591 6.71539 71.6789 209.782 302.023 302.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 320 0.001024 512 85 850 0 0.338624 0.0056 16.9709 17.3945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.001024 2048 290 550 16960 1.69866 14.8308 69.1623 85.814 68.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 680 6.4e-05 1024 100 650 238080 29.9835 13.3433 139.141 412.467 595.129 595.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 6.4e-05 512 370 500 268800 13.346 6.62938 60.4693 206.3 286.926 287.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 680 6.4e-05 1024 100 650 235520 30.2598 13.343 128.026 412.474 584.3 584.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 6.4e-05 512 370 500 266240 13.4636 6.62355 55.6112 206.293 282.176 282.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 680 6.4e-05 1024 100 650 230400 30.9291 13.3632 120.009 412.749 577.248 577.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 6.4e-05 512 370 500 268800 13.3531 6.63152 53.1558 206.431 279.756 279.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 680 6.4e-05 1024 100 660 248832 29.5322 13.6281 205.754 419.462 668.562 668.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 6.4e-05 512 370 540 269312 13.8058 6.73178 90.0825 209.84 320.646 320.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 0.001024 512 85 840 4096 1.31578 0.362208 2.2921 18.6426 22.7658 22.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.001024 2048 290 540 17216 1.36819 16.4366 52.4743 70.3211 70.3754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 680 6.4e-05 1024 100 660 247808 29.5346 13.5302 136.269 417.718 597.253 597.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 6.4e-05 512 370 540 268288 13.7929 6.72803 59.2409 209.032 288.983 289.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 0.001024 512 85 840 4096 1.3161 0.362432 1.69936 18.5491 22.0822 22.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.001024 2048 290 540 17152 1.36163 10.897 52.3409 64.642 64.6963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 680 6.4e-05 1024 100 660 245760 29.6013 13.4536 274.173 416.307 733.729 733.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1720 6.4e-05 512 370 540 267264 13.7458 6.70394 48.987 208.213 277.835 277.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 320 0.001024 512 85 840 3072 1.28698 0.347744 1.26874 17.8145 20.8753 20.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1550 0.001024 2048 290 540 17088 1.36397 8.83917 52.2371 62.4838 62.5391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 680 6.4e-05 1024 100 660 245760 29.8741 13.4986 328.303 418.223 790.093 790.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1720 6.4e-05 512 370 540 266240 13.8789 6.70947 42.1163 209.163 272.049 272.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 320 0.001024 512 85 840 2048 1.32947 0.349376 1.06995 17.9588 20.8634 20.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1550 0.001024 2048 290 540 17024 1.35987 7.72506 52.2159 61.3421 61.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 680 6.4e-05 1024 100 660 248320 29.7258 13.5434 288.556 418.983 751.002 751.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 6.4e-05 512 370 540 268800 13.8764 6.7543 122.265 209.553 352.632 352.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 0.001024 512 85 840 3840 1.31034 0.360256 2.81722 18.3984 23.0372 23.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.001024 2048 290 540 17200 1.36787 22.526 52.3934 76.3301 76.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 680 6.4e-05 1024 100 660 248320 29.6495 13.5314 178.974 419.049 641.398 641.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 6.4e-05 512 370 540 268800 13.8442 6.7464 78.7199 209.58 309.074 309.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 320 0.001024 512 85 840 3840 1.30976 0.358048 2.11222 18.4256 22.3547 22.4768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.001024 2048 290 540 17120 1.35837 14.3032 52.2812 67.9859 68.0408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 680 6.4e-05 1024 100 660 245760 29.8153 13.5228 144.487 417.811 605.837 605.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 6.4e-05 512 370 540 264960 13.9497 6.7351 63.7664 208.958 293.592 293.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 320 0.001024 512 85 840 3840 1.31475 0.35952 1.83984 18.2506 21.9145 22.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.001024 2048 290 540 17040 1.35299 11.391 52.2317 65.0191 65.0752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 680 6.4e-05 1024 100 660 245760 29.9226 13.5107 122.925 419.195 585.749 585.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 6.4e-05 512 370 540 266240 13.9492 6.72973 54.4942 209.654 285.013 285.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 320 0.001024 512 85 840 2560 1.27059 0.337312 1.39619 17.4898 20.6468 20.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.001024 2048 290 540 16960 1.35552 10.1002 52.0764 63.5742 63.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 680 6.4e-05 1024 100 660 247296 29.6989 13.5301 263.786 418.698 725.909 726.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 6.4e-05 512 370 540 268800 13.8302 6.74202 112.116 209.4 342.279 342.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 320 0.001024 512 85 840 3840 1.30502 0.356928 2.78982 18.417 23.0161 23.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.001024 2048 290 540 17184 1.36096 20.8032 52.4185 74.6244 74.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 680 6.4e-05 1024 100 660 245760 29.5302 13.4539 164.791 416.698 624.667 624.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 6.4e-05 512 370 540 267264 13.7241 6.70486 74.3332 208.508 303.456 303.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 320 0.001024 512 85 840 3072 1.28176 0.345088 1.69174 17.8257 21.2991 21.4257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.001024 2048 290 540 17088 1.36029 13.1482 52.2887 66.8407 66.8983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 680 6.4e-05 1024 100 660 244224 29.5102 13.3919 133.884 414.652 591.627 591.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 6.4e-05 512 370 540 262656 13.8419 6.67853 58.8636 207.38 286.946 287.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 320 0.001024 512 85 840 2304 1.31946 0.346176 1.3705 17.6412 20.8283 20.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.001024 2048 290 540 16992 1.35306 10.6612 52.1561 64.2118 64.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 680 6.4e-05 1024 100 660 239616 29.7716 13.4802 118.395 412.353 574.196 574.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 6.4e-05 512 370 540 264192 13.5768 6.63786 53.4203 206.235 280.056 280.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 320 0.001024 512 85 840 3072 1.2911 0.349696 1.65104 17.5842 21.0273 21.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.001024 2048 290 540 16896 1.35373 9.68499 51.9848 63.0651 63.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 680 6.4e-05 1024 100 660 238080 30.4448 13.3483 102.452 412.936 559.374 559.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 6.4e-05 512 370 540 261120 13.8204 6.64787 45.3383 206.487 272.48 272.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 320 0.001024 512 85 840 3840 1.32003 0.358688 1.78211 18.1349 21.7561 21.8829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.001024 2048 290 540 16800 1.34771 8.61798 51.9156 61.9268 61.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 680 6.4e-05 1024 100 660 247296 29.7968 13.7582 251.726 418.401 713.88 714.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 6.4e-05 512 370 540 268800 13.8681 6.75242 110.682 209.263 340.755 340.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 0.001024 512 85 840 3584 1.29578 0.35328 2.52384 18.1557 22.4863 22.6119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.001024 2048 290 540 17192 1.36614 19.8767 52.429 73.7162 73.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 680 6.4e-05 1024 100 660 247296 29.7163 13.609 160.83 418.88 623.23 623.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 6.4e-05 512 370 540 268800 13.8229 6.74032 71.0665 209.597 301.426 301.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 320 0.001024 512 85 840 1792 1.29782 0.339968 1.25434 17.6107 20.6585 20.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.001024 2048 290 540 17136 1.36752 13.0186 52.4721 66.9017 66.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 680 6.4e-05 1024 100 660 247296 29.8103 13.5417 135.781 418.961 598.288 598.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 6.4e-05 512 370 540 268800 13.8627 6.74598 59.5288 209.537 289.854 289.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 320 0.001024 512 85 840 2688 1.33574 0.352864 1.57389 18.1026 21.5202 21.6446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.001024 2048 290 540 16968 1.35242 10.732 52.1687 64.296 64.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 680 6.4e-05 1024 100 660 243712 29.4605 13.3796 116.124 414.022 573.18 573.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 6.4e-05 512 370 540 265216 13.6374 6.66214 51.5643 206.951 279.001 279.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 320 0.001024 512 85 840 0 0.339808 0.005472 18.3084 18.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.001024 2048 290 540 17024 1.70051 9.87222 70.7269 82.4187 63.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 680 6.4e-05 1024 100 660 232960 30.1817 13.3009 99.711 409.442 552.83 552.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 6.4e-05 512 370 540 259840 13.6522 6.61322 44.9056 204.772 270.127 270.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 320 0.001024 512 85 840 0 0.339968 0.005664 17.1126 17.5361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.001024 2048 290 540 16800 1.69363 7.94781 69.1281 78.8877 61.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 680 6.4e-05 1024 100 660 247808 29.5085 13.8557 240.23 418.128 701.917 702.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 6.4e-05 512 370 540 268288 13.7801 6.72368 105.952 209.123 335.767 335.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 0.001024 512 85 840 4096 1.31542 0.362496 2.7823 18.5578 23.1681 23.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.001024 2048 290 540 17152 1.36397 18.9766 52.3878 72.7695 72.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 680 6.4e-05 1024 100 660 245760 29.7816 13.5066 161.767 418.163 623.407 623.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 6.4e-05 512 370 540 266240 13.8695 6.72973 71.0636 209.256 301.107 301.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 320 0.001024 512 85 840 2048 1.33395 0.353952 1.41328 17.9228 21.1749 21.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.001024 2048 290 540 17024 1.35795 12.8863 52.2087 66.4957 66.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 680 6.4e-05 1024 100 660 239616 29.7629 13.3311 131.693 412.412 587.393 587.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 6.4e-05 512 370 540 264192 13.5852 6.64106 58.5112 206.258 285.186 285.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 320 0.001024 512 85 840 3072 1.28877 0.347328 1.76416 17.5861 21.1398 21.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.001024 2048 290 540 16896 1.35011 10.6688 51.9923 64.0548 64.1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 680 6.4e-05 1024 100 660 245760 29.7931 13.5596 126.119 417.91 587.576 587.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 6.4e-05 512 370 540 262144 14.0892 6.72768 53.5816 209.011 283.598 283.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 320 0.001024 512 85 840 0 0.312288 0.00576 16.4782 16.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.001024 2048 290 540 16896 1.66861 9.82426 68.6327 80.2488 63.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 680 6.4e-05 1024 100 660 235520 30.2642 13.6028 110.592 412.526 567.183 567.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 6.4e-05 512 370 540 256000 14.0444 6.64893 47.7229 206.303 274.902 275.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 320 0.001024 512 85 840 0 0.291744 0.00464 15.5796 15.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.001024 2048 290 540 16640 1.63062 8.6967 67.2189 77.6679 61.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 680 6.4e-05 1024 100 640 247808 29.6548 13.5287 193.686 419.056 656.122 656.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 6.4e-05 512 370 512 272384 13.5834 6.71734 82.2834 209.649 312.423 312.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 0.001024 512 85 832 3584 1.33072 0.36384 2.0481 18.103 22.0037 22.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.001024 2048 290 576 17088 1.37216 17.1131 52.4821 71.0092 71.0656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 680 6.4e-05 1024 100 640 245760 29.7751 13.4996 125.413 418.121 586.998 587.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 6.4e-05 512 370 512 270336 13.6152 6.83021 52.6081 209.118 282.355 282.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 0.001024 512 85 832 3072 1.35434 0.360448 1.39485 17.8178 21.0799 21.2023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.001024 2048 290 576 17024 1.35782 11.1348 52.4492 64.9836 65.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 680 6.4e-05 1024 100 640 245760 29.635 13.4561 255.871 416.744 715.903 716.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1720 6.4e-05 512 370 512 270336 13.5106 6.68294 44.6234 208.433 273.438 273.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 0.001024 512 85 832 1536 1.3487 0.347456 0.952704 17.2138 20.0224 20.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1550 0.001024 2048 290 576 16992 1.3648 9.26397 52.439 63.1114 63.1702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 680 6.4e-05 1024 100 640 245760 29.9131 13.5 304.372 418.172 766.15 766.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1720 6.4e-05 512 370 512 270336 13.6207 6.71011 38.2237 209.145 267.884 268.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 320 0.001024 512 85 832 2048 1.33242 0.344928 1.10454 17.3094 20.2429 20.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1550 0.001024 2048 290 576 16896 1.35987 8.07661 52.2668 61.7436 61.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 680 6.4e-05 1024 100 640 248320 29.7258 13.5636 264.409 419.464 727.353 727.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 6.4e-05 512 370 512 272640 13.638 6.73424 109.036 209.793 339.386 339.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 0.001024 512 85 832 3200 1.33456 0.357312 2.34739 17.8011 21.9959 22.1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.001024 2048 290 576 17080 1.36806 23.1842 52.5315 77.126 77.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 680 6.4e-05 1024 100 640 248320 29.6598 14.4734 162.623 419.486 626.434 626.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 6.4e-05 512 370 512 271360 13.6885 6.71949 69.7529 209.901 300.245 300.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 0.001024 512 85 832 2560 1.36234 0.358944 1.51578 18.8763 22.2644 22.3875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.001024 2048 290 576 17040 1.36637 14.465 52.5251 68.3984 68.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 680 6.4e-05 1024 100 640 245760 29.825 13.5246 132.528 417.461 593.529 593.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 6.4e-05 512 370 512 268800 13.7772 6.7208 56.3209 208.787 285.785 285.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 0.001024 512 85 832 1920 1.39267 0.3584 1.24512 17.5938 20.7417 20.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.001024 2048 290 576 16920 1.35894 11.6654 52.2647 65.3294 65.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 680 6.4e-05 1024 100 640 245760 29.9163 13.5148 114.455 419.228 577.311 577.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 6.4e-05 512 370 512 271360 13.6723 6.71293 49.2716 209.674 279.518 279.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 64 320 0.001024 512 85 832 0 0.33808 0.004832 16.8615 17.2821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.001024 2048 290 576 16960 1.70205 10.5046 69.3461 81.6743 64.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 680 6.4e-05 1024 100 640 243200 29.452 13.3846 102.846 412.766 558.638 558.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 6.4e-05 512 370 512 262400 13.7416 6.63136 43.4556 206.436 270.451 270.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 320 0.001024 512 85 832 3200 1.34237 0.360352 1.62403 17.5051 20.9885 21.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.001024 2048 290 576 16800 1.35437 9.54573 52.2035 63.1471 63.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 680 6.4e-05 1024 100 640 247296 29.7055 13.5247 243.504 418.783 705.71 705.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 6.4e-05 512 370 512 271872 13.5994 6.72544 100.349 209.453 330.308 330.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 0.001024 512 85 832 3072 1.33677 0.358368 2.19955 17.7634 21.8127 21.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.001024 2048 290 576 17040 1.36406 21.086 52.4467 74.94 74.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 680 6.4e-05 1024 100 640 245760 29.5337 13.4575 152.056 416.759 612.005 612.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 6.4e-05 512 370 512 270336 13.5057 6.68144 66.7162 208.539 295.625 295.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 0.001024 512 85 832 1536 1.34592 0.34672 1.16269 17.2154 20.2249 20.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.001024 2048 290 576 16992 1.36342 13.4679 52.4429 67.3176 67.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 680 6.4e-05 1024 100 640 244224 29.5186 15.6067 123.394 414.801 583.514 583.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 6.4e-05 512 370 512 267264 13.5511 6.65949 52.8435 207.452 280.685 280.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 320 0.001024 512 85 832 2304 1.31939 0.34656 1.41306 18.0474 21.2788 21.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.001024 2048 290 576 16848 1.35373 10.9616 52.1913 64.5508 64.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 680 6.4e-05 1024 100 640 239616 29.7822 14.3094 108.206 412.41 564.924 565.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 6.4e-05 512 370 512 264192 13.5842 6.61802 46.2808 206.259 272.923 273.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 320 0.001024 512 85 832 0 0.347648 0.004448 16.9314 17.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.001024 2048 290 576 16896 1.70989 9.90038 69.3284 81.0587 63.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 680 6.4e-05 1024 100 640 238080 29.974 13.3491 94.5451 412.467 550.532 550.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 6.4e-05 512 370 512 261120 13.8146 6.62525 39.9617 206.299 266.885 267.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 680 6.4e-05 1024 100 640 247296 29.7725 13.5318 228.534 418.758 690.787 690.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 6.4e-05 512 370 512 270592 13.7124 6.72803 96.7687 209.435 326.831 326.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 0.001024 512 85 832 2688 1.33152 0.348992 1.95283 17.5189 21.3048 21.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.001024 2048 290 576 17024 1.36301 20.2888 52.4203 74.1162 74.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 680 6.4e-05 1024 100 640 247296 29.7133 13.5241 145.816 418.792 608.04 608.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 6.4e-05 512 370 512 268800 13.8222 6.72426 62.0444 209.549 292.329 292.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 320 0.001024 512 85 832 1792 1.29962 0.33792 1.29274 16.9634 20.0459 20.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.001024 2048 290 576 16912 1.35987 12.562 52.2637 66.2291 66.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 680 6.4e-05 1024 100 640 247296 29.7991 13.5444 123.902 418.852 586.287 586.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 6.4e-05 512 370 512 268800 13.8626 6.72797 52.2741 209.48 282.531 282.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 320 0.001024 512 85 832 2688 1.33808 0.350048 1.60746 16.4047 19.8519 19.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.001024 2048 290 576 16800 1.35578 10.9737 52.1117 64.4841 64.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 680 6.4e-05 1024 100 640 243712 29.4839 13.5908 106.573 414.167 564.01 564.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 6.4e-05 512 370 512 265216 13.6307 6.64166 45.7064 207.144 273.308 273.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 320 0.001024 512 85 832 0 0.339968 0.005472 15.6059 16.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.001024 2048 290 576 16800 1.69574 9.2144 67.8749 78.9073 62.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 680 6.4e-05 1024 100 640 232960 30.5945 14.2468 92.405 409.351 547.101 547.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 6.4e-05 512 370 512 259840 13.6446 6.59283 39.5657 204.876 264.86 265.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 320 0.001024 512 85 832 0 0.338816 0.00464 17.5201 17.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.001024 2048 290 576 16800 1.69885 8.00739 69.9286 79.7559 61.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 680 6.4e-05 1024 100 640 245760 29.7661 13.4997 225.602 417.733 686.796 686.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 6.4e-05 512 370 512 270336 13.6244 6.70925 96.7178 208.926 326.163 326.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 0.001024 512 85 832 3072 1.35875 0.36128 2.22115 17.9357 22.0352 22.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.001024 2048 290 576 17024 1.36566 19.9876 52.3945 73.7909 73.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 680 6.4e-05 1024 100 640 245760 29.7707 13.497 152.723 417.813 614.006 614.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 6.4e-05 512 370 512 270336 13.6275 6.70659 64.5939 209.062 294.173 294.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 0.001024 512 85 832 2048 1.33053 0.346112 1.47491 17.2993 20.6039 20.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.001024 2048 290 576 16896 1.36192 13.4199 52.2231 67.047 67.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 680 6.4e-05 1024 100 640 239616 29.7586 13.652 123.239 412.424 579.264 579.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 6.4e-05 512 370 512 264192 13.5793 6.61299 52.1344 206.261 278.774 278.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 320 0.001024 512 85 832 0 0.346336 0.0056 16.9323 17.3612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.001024 2048 290 576 16896 1.70621 11.0829 69.3307 82.2385 64.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 680 6.4e-05 1024 100 640 245760 29.7895 13.504 117.26 418.338 579.091 579.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 6.4e-05 512 370 512 270336 13.6391 6.71482 48.7693 209.228 278.535 278.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 320 0.001024 512 85 832 0 0.30992 0.005696 15.8517 16.2466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.001024 2048 290 576 16640 1.65792 10.1324 67.7785 79.6898 63.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 680 6.4e-05 1024 100 640 235520 30.2549 13.6397 103.949 412.517 560.558 560.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 6.4e-05 512 370 512 266240 13.4638 6.62355 44.7585 206.311 271.348 271.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 680 6.4e-05 1024 100 640 233472 30.571 13.3429 98.0366 412.67 554.817 554.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 6.4e-05 512 370 512 258048 13.9607 6.62118 40.9402 206.394 268.098 268.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 320 0.001024 512 85 832 0 0.351904 0.004256 17.0599 17.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.001024 2048 290 576 16512 1.70294 8.84064 68.9417 79.6071 62.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 680 6.4e-05 1024 100 640 242688 30.4184 13.5188 323.936 418.967 787.038 787.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1720 6.4e-05 512 370 512 264192 14.1103 6.7288 142.101 209.537 372.667 372.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 320 0.001024 512 85 896 2304 1.38614 0.3664 1.52982 18.9303 22.3694 22.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1550 0.001024 2048 290 640 16832 1.36435 28.0094 52.4605 81.8777 81.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 680 6.4e-05 1024 100 640 242688 30.2421 13.6684 220.059 419.378 683.541 683.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 6.4e-05 512 370 512 264192 14.0381 6.71744 94.6654 209.734 325.341 325.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 320 0.001024 512 85 896 2048 1.39293 0.362496 1.61597 17.9506 21.4775 21.6023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.001024 2048 290 640 16800 1.36579 21.0432 52.4655 74.9184 74.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 680 6.4e-05 1024 100 640 241664 30.2491 13.5294 142.502 418.026 604.499 604.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 6.4e-05 512 370 512 262144 14.0502 6.70368 63.6579 209.067 293.662 293.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 320 0.001024 512 85 896 2048 1.3991 0.361472 1.42685 17.8007 21.1399 21.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.001024 2048 290 640 16768 1.35987 13.8423 52.4646 67.7077 67.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 680 6.4e-05 1024 100 640 239616 30.2393 13.459 115.606 416.668 576.162 576.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 6.4e-05 512 370 512 261120 14.0271 6.6816 51.2521 208.393 280.537 280.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 128 320 0.001024 512 85 896 0 0.346048 0.004096 17.0145 17.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.001024 2048 290 640 16704 1.70394 11.0061 69.391 82.2248 64.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 680 6.4e-05 1024 100 640 241664 30.2748 13.5327 104.153 418.107 566.261 566.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 6.4e-05 512 370 512 262144 14.0745 6.708 46.5125 209.107 276.59 276.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 128 320 0.001024 512 85 896 0 0.346304 0.005664 17.117 17.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.001024 2048 290 640 16640 1.70166 10.0477 69.4071 81.2889 63.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 680 6.4e-05 1024 100 640 240640 30.5144 13.7933 96.6245 419.246 560.372 560.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1720 6.4e-05 512 370 512 261120 14.2413 6.71539 42.0915 209.679 272.911 273.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 8 128 320 0.001024 512 85 896 0 0.339872 0.0056 16.8241 17.2504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.001024 2048 290 640 16640 1.6976 9.22979 69.1652 80.2148 63.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 680 6.4e-05 1024 100 640 233472 30.5766 13.3505 246.834 412.803 703.76 703.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1720 6.4e-05 512 370 512 258048 13.9587 6.61299 38.9866 206.459 266.202 266.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 8 128 320 0.001024 512 85 896 0 0.349568 0.004736 16.0145 16.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1550 0.001024 2048 290 640 16512 1.71018 8.97299 68.145 78.9489 62.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 680 6.4e-05 1024 100 640 236544 30.3427 13.373 307.562 414.165 765.641 765.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1720 6.4e-05 512 370 512 258048 14.0493 6.64406 37.1494 207.143 265.172 265.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 128 320 0.001024 512 85 896 0 0.342016 0.0056 16.781 17.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1550 0.001024 2048 290 640 16576 1.70557 8.47578 69.1668 79.4713 62.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 680 6.4e-05 1024 100 640 237568 30.8931 13.568 307.95 417.968 770.578 770.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1720 6.4e-05 512 370 512 262144 14.0971 6.71126 35.938 209.038 265.97 266.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 680 6.4e-05 1024 100 660 243712 29.545 13.3668 335.637 413.884 792.628 792.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1720 6.4e-05 512 370 540 265216 13.6436 6.63962 65.01 207.002 292.48 292.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 320 0.001024 512 85 840 0 0.34352 0.005856 18.2682 18.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1550 0.001024 2048 290 540 17024 1.71203 6.9088 70.7023 79.4486 60.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 680 6.4e-05 1024 100 640 243712 29.5522 13.3913 310.26 413.738 767.138 767.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1720 6.4e-05 512 370 512 265216 13.6279 6.63574 55.5094 206.929 282.889 283.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 320 0.001024 512 85 832 0 0.34192 0.005568 18.4813 18.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1550 0.001024 2048 290 576 16800 1.70733 6.59427 70.6957 79.1161 60.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 680 6.4e-05 1024 100 650 232960 30.3 13.3018 314.011 409.483 767.294 767.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1720 6.4e-05 512 370 500 259840 13.6726 6.5897 56.7472 204.799 281.996 282.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 320 0.001024 512 85 850 0 0.342752 0.005824 17.2682 17.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1550 0.001024 2048 290 550 16800 1.70419 6.60755 69.4009 77.835 60.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 680 6.4e-05 1024 100 624 232960 30.2925 13.3612 314.709 409.399 767.965 768.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1720 6.4e-05 512 370 528 259840 13.6609 6.58979 56.4697 204.753 281.661 281.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 320 0.001024 512 85 816 0 0.34336 0.004928 17.5373 17.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1550 0.001024 2048 290 528 16800 1.69597 6.30358 69.4165 77.5396 59.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 680 6.4e-05 1024 100 608 245760 29.9044 13.5054 312.033 417.821 773.466 773.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1720 6.4e-05 512 370 512 274432 13.3989 6.70925 61.4802 208.966 290.745 290.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 320 0.001024 512 85 832 2048 1.3312 0.351296 0.876096 18.3586 21.0697 21.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1550 0.001024 2048 290 544 17024 1.36192 25.458 52.2192 79.0823 79.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 680 6.4e-05 1024 100 608 230400 30.9091 13.3693 382.409 412.797 839.678 839.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1720 6.4e-05 512 370 512 261120 13.8052 6.62342 53.906 206.482 281.005 281.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 320 0.001024 512 85 832 0 0.296704 0.00416 15.2616 15.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1550 0.001024 2048 290 544 16320 1.62995 11.1143 66.529 79.3958 63.8109
