Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Nios_Screen_Reader_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Nios_Screen_Reader/synthesis/submodules/Nios_Screen_Reader_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at Memory_Management.v(42): always construct contains both blocking and non-blocking assignments File: M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope_Newest/Advanced_Digital_Oscillscope/Memory_Management.v Line: 42
