dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\MLX90316_SPIM:BSPIM:tx_status_0\" macrocell 0 0 0 2
set_location "\MLX90316_SPIM:BSPIM:cnt_enable\" macrocell 0 0 0 0
set_location "\MLX90316_SPIM:BSPIM:load_rx_data\" macrocell 1 0 0 2
set_location "\MLX90316_SPIM:BSPIM:state_2\" macrocell 0 0 0 1
set_location "\MLX90316_SPIM:BSPIM:sR8:Dp:u0\" datapathcell 0 0 2 
set_location "\MLX90316_SPIM:BSPIM:RxStsReg\" statusicell 1 0 4 
set_location "\MLX90316_SPIM:BSPIM:tx_status_4\" macrocell 0 1 1 1
set_location "Net_29" macrocell 0 1 1 0
set_location "\MLX90316_SPIM:BSPIM:rx_status_6\" macrocell 1 0 0 3
set_location "Net_32" macrocell 0 1 1 2
set_location "\MLX90316_SPIM:BSPIM:load_cond\" macrocell 0 0 1 0
set_location "\MLX90316_SPIM:BSPIM:BitCounter\" count7cell 0 0 7 
set_location "\MLX90316_SPIM:BSPIM:state_0\" macrocell 0 0 1 1
set_location "\MLX90316_SPIM:BSPIM:TxStsReg\" statusicell 0 1 4 
set_location "Net_98" macrocell 0 1 1 3
set_location "\MLX90316_SPIM:BSPIM:state_1\" macrocell 1 0 0 0
set_location "Net_25" macrocell 1 0 0 1
set_io "\LCD:LCDPort(4)\" iocell 0 4
set_location "\MLX90316_SS_ControlReg:Sync:ctrl_reg\" controlcell 0 1 6 
set_location "\MLX90316_VDAC8:viDAC8\" vidaccell -1 -1 2
set_location "\MLX90316_SPIM:RxInternalInterrupt\" interrupt -1 -1 0
set_location "\MLX90316_SPIM:TxInternalInterrupt\" interrupt -1 -1 1
set_io "MLX90316_SS(0)" iocell 6 6
set_io "\LCD:LCDPort(6)\" iocell 0 6
set_io "\LCD:LCDPort(5)\" iocell 0 5
set_io "\LCD:LCDPort(2)\" iocell 0 2
# Note: port 12 is the logical name for port 7
set_io "MLX90316_MOSI_DEBUG(0)" iocell 12 4
set_io "MLX90316_SCLK(0)" iocell 6 0
set_io "\LCD:LCDPort(1)\" iocell 0 1
set_location "\MLX90316_MISO_Comp:ctComp\" comparatorcell -1 -1 0
set_io "MLX90316_MISO(0)" iocell 0 7
set_io "\LCD:LCDPort(0)\" iocell 0 0
set_io "\LCD:LCDPort(3)\" iocell 0 3
set_location "ClockBlock" clockblockcell -1 -1 0
