#define WISHBONE_WIDTH 32

#define CSR_XADC_TEMPERATURE_ADDR 0xe0005800

/* cpu_or_bridge */
#define CSR_CPU_OR_BRIDGE_BASE 0xe0006000

#if WISHBONE_WIDTH == 32
#define CSR_CPU_OR_BRIDGE_DEBUG_CORE 0xe0006000
#define CSR_CPU_OR_BRIDGE_DEBUG_DATA 0xe0006004
#define CSR_CPU_OR_BRIDGE_DEBUG_SYNC 0xe0006008
#define CSR_CPU_OR_BRIDGE_DEBUG_PACKET_COUNTER 0xe000600c
#elif WISHBONE_WIDTH == 8
#define CSR_CPU_OR_BRIDGE_DEBUG_CORE 0xe0006000
#define CSR_CPU_OR_BRIDGE_DEBUG_DATA 0xe0006010
#define CSR_CPU_OR_BRIDGE_DEBUG_SYNC 0xe0006020
#define CSR_CPU_OR_BRIDGE_DEBUG_PACKET_COUNTER 0xe0006024
#else
#pragma error "Unrecognized WISHBONE_WIDTH"
#endif