
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.434 ; gain = 225.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Processor.v:3]
INFO: [Synth 8-6157] synthesizing module 'slowing_the_clock' [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Processor.v:143]
INFO: [Synth 8-6155] done synthesizing module 'slowing_the_clock' (1#1) [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Processor.v:143]
INFO: [Synth 8-6157] synthesizing module 'program' [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Program.v:3]
INFO: [Synth 8-6155] done synthesizing module 'program' (2#1) [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Program.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecoder' [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/InstrDecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecoder' (3#1) [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/InstrDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Registers.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Registers.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/ALU.v:57]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-3848] Net writeData2 in module/entity processor does not have driver. [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Processor.v:7]
INFO: [Synth 8-6155] done synthesizing module 'processor' (6#1) [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Processor.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.348 ; gain = 298.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.348 ; gain = 298.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.348 ; gain = 298.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1293.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1385.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1388.848 ; gain = 3.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.848 ; gain = 394.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.848 ; gain = 394.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.848 ; gain = 394.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "programReg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'writeAdd_reg[3:0]' into 'readAdd_reg[3:0]' [C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.srcs/sources_1/new/Processor.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1388.848 ; gain = 394.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 43    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   9 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
Module slowing_the_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module program 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 17    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (write_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r2/registers_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'writeAdd2_reg[1]' (FDE) to 'readAdd2_reg[1]'
INFO: [Synth 8-3886] merging instance 'writeAdd2_reg[0]' (FDE) to 'readAdd2_reg[0]'
INFO: [Synth 8-3886] merging instance 'writeAdd2_reg[2]' (FDE) to 'readAdd2_reg[2]'
INFO: [Synth 8-3886] merging instance 'writeAdd2_reg[3]' (FDE) to 'readAdd2_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1388.848 ; gain = 394.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.848 ; gain = 394.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.848 ; gain = 394.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[15][0]' (FDSE) to 'r2/registers_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[11][0]' (FDSE) to 'r2/registers_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[9][0]' (FDSE) to 'r2/registers_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[7][0]' (FDSE) to 'r2/registers_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[3][0]' (FDSE) to 'r2/registers_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[15][1]' (FDSE) to 'r2/registers_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[14][1]' (FDSE) to 'r2/registers_reg[14][2]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[12][1]' (FDRE) to 'r2/registers_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[10][1]' (FDSE) to 'r2/registers_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[8][1]' (FDRE) to 'r2/registers_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[7][1]' (FDSE) to 'r2/registers_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[4][1]' (FDRE) to 'r2/registers_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[15][2]' (FDSE) to 'r2/registers_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[13][2]' (FDSE) to 'r2/registers_reg[13][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[12][2]' (FDSE) to 'r2/registers_reg[12][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[10][2]' (FDRE) to 'r2/registers_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[9][2]' (FDRE) to 'r2/registers_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[2][2]' (FDRE) to 'r2/registers_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[5][3]' (FDRE) to 'r2/registers_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[3][3]' (FDRE) to 'r2/registers_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[2][3]' (FDRE) to 'r2/registers_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[14][4]' (FDRE) to 'r2/registers_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[11][4]' (FDRE) to 'r2/registers_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[8][4]' (FDRE) to 'r2/registers_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[7][4]' (FDRE) to 'r2/registers_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[5][4]' (FDRE) to 'r2/registers_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[4][4]' (FDRE) to 'r2/registers_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[15][5]' (FDRE) to 'r2/registers_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[11][5]' (FDRE) to 'r2/registers_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[10][5]' (FDRE) to 'r2/registers_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'r2/registers_reg[9][5]' (FDRE) to 'r2/registers_reg[9][6]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.059 ; gain = 404.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    66|
|3     |LUT1   |     4|
|4     |LUT2   |    69|
|5     |LUT3   |   129|
|6     |LUT4   |    65|
|7     |LUT5   |    85|
|8     |LUT6   |   132|
|9     |MUXF7  |    30|
|10    |MUXF8  |     9|
|11    |FDRE   |   249|
|12    |FDSE   |    52|
|13    |IBUF   |     9|
|14    |OBUF   |    13|
|15    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   923|
|2     |  alu    |ALU               |   369|
|3     |  pgm    |program           |    16|
|4     |  r      |RegisterFile      |   208|
|5     |  r2     |RegisterFile_0    |   111|
|6     |  slwclk |slowing_the_clock |    38|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1403.824 ; gain = 313.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1403.824 ; gain = 409.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1415.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1418.957 ; gain = 704.273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hitesh/Digital_System_Labs/MiniProcessor/MiniProcessor.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 22:56:19 2024...
