
---------- Begin Simulation Statistics ----------
final_tick                               101310427836001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 665553                       # Simulator instruction rate (inst/s)
host_mem_usage                                1975288                       # Number of bytes of host memory used
host_op_rate                                   878056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13060.16                       # Real time elapsed on the host
host_tick_rate                              165839471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8692223604                       # Number of instructions simulated
sim_ops                                   11467550527                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.165890                       # Number of seconds simulated
sim_ticks                                2165889521501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       253952                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           62                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           62                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes      2498560                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          610                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          610                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4014    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4014                      
system.ruby.DMA_Controller.I.allocI_store |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total        39040                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |       42070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total        42070                      
system.ruby.DMA_Controller.M.allocTBE    |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total        39040                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total        39040                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |     2112811    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total      2112811                      
system.ruby.DMA_Controller.S.SloadSEvent |         126    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total          126                      
system.ruby.DMA_Controller.S.allocTBE    |        3274    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3274                      
system.ruby.DMA_Controller.S.deallocTBE  |         242    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          242                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4014    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4014                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       16624    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        16624                      
system.ruby.DMA_Controller.SloadSEvent   |         126    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total          126                      
system.ruby.DMA_Controller.Stallmandatory_in |     2129435    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total      2129435                      
system.ruby.DMA_Controller.allocI_load   |        4014    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4014                      
system.ruby.DMA_Controller.allocI_store  |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total        39040                      
system.ruby.DMA_Controller.allocTBE      |       42314    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        42314                      
system.ruby.DMA_Controller.deallocTBE    |         242    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          242                      
system.ruby.DMA_Controller.deallocfwdfrom_in |       42070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total        42070                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4014    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4014                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total        39040                      
system.ruby.Directory_Controller.I.allocTBE |     5309437     25.38%     25.38% |     5208298     24.89%     50.27% |     5189890     24.81%     75.07% |     5215008     24.93%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     20922633                      
system.ruby.Directory_Controller.I.deallocTBE |     5308484     25.38%     25.38% |     5207319     24.89%     50.27% |     5188954     24.81%     75.07% |     5214081     24.93%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     20918838                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         144     17.27%     17.27% |         322     38.61%     55.88% |         163     19.54%     75.42% |         205     24.58%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total          834                      
system.ruby.Directory_Controller.M.allocTBE |     1937040     25.13%     25.13% |     1916262     24.86%     49.99% |     1928157     25.02%     75.01% |     1926079     24.99%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      7707538                      
system.ruby.Directory_Controller.M.deallocTBE |     1937245     25.13%     25.13% |     1916513     24.86%     49.99% |     1928374     25.02%     75.01% |     1926282     24.99%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      7708414                      
system.ruby.Directory_Controller.M_GetS.Progress |        6563     40.33%     40.33% |        3478     21.37%     61.70% |        2982     18.32%     80.02% |        3252     19.98%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        16275                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          69     19.60%     19.60% |          55     15.62%     35.23% |         103     29.26%     64.49% |         125     35.51%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total          352                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |        2650     81.14%     81.14% |         173      5.30%     86.44% |         268      8.21%     94.64% |         175      5.36%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total         3266                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total            3                      
system.ruby.Directory_Controller.Progress |        6563     40.33%     40.33% |        3478     21.37%     61.70% |        2982     18.32%     80.02% |        3252     19.98%    100.00%
system.ruby.Directory_Controller.Progress::total        16275                      
system.ruby.Directory_Controller.S.allocTBE |     5154150     25.31%     25.31% |     5140941     25.25%     50.56% |     5064355     24.87%     75.44% |     5000758     24.56%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     20360204                      
system.ruby.Directory_Controller.S.deallocTBE |     5154898     25.31%     25.31% |     5141669     25.25%     50.56% |     5065074     24.87%     75.44% |     5001482     24.56%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     20363123                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           7     14.58%     14.58% |           0      0.00%     14.58% |          18     37.50%     52.08% |          23     47.92%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total           48                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         463     31.80%     31.80% |         394     27.06%     58.86% |         347     23.83%     82.69% |         252     17.31%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         1456                      
system.ruby.Directory_Controller.Stallreqto_in |        3335     55.97%     55.97% |         944     15.84%     71.81% |         899     15.09%     86.89% |         781     13.11%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         5959                      
system.ruby.Directory_Controller.allocTBE |    12400627     25.31%     25.31% |    12265501     25.04%     50.35% |    12182402     24.87%     75.22% |    12141845     24.78%    100.00%
system.ruby.Directory_Controller.allocTBE::total     48990375                      
system.ruby.Directory_Controller.deallocTBE |    12400627     25.31%     25.31% |    12265501     25.04%     50.35% |    12182402     24.87%     75.22% |    12141845     24.78%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     48990375                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   5252940207                      
system.ruby.IFETCH.hit_latency_hist_seqr |  5252940207    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   5252940207                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   5256227986                      
system.ruby.IFETCH.latency_hist_seqr     |  5256227986    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   5256227986                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      3287779                      
system.ruby.IFETCH.miss_latency_hist_seqr |     3287779    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      3287779                      
system.ruby.L1Cache_Controller.I.allocI_load |     4338045     24.67%     24.67% |     4913706     27.95%     52.62% |     4347786     24.73%     77.35% |     3981329     22.65%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     17580866                      
system.ruby.L1Cache_Controller.I.allocI_store |     1375788     22.52%     22.52% |     2038057     33.36%     55.88% |     1373895     22.49%     78.37% |     1321498     21.63%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      6109238                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     5712850     24.12%     24.12% |     6950741     29.35%     53.46% |     5720665     24.15%     77.62% |     5301847     22.38%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     23686103                      
system.ruby.L1Cache_Controller.I_store.Progress |        5977     93.51%     93.51% |         154      2.41%     95.92% |         140      2.19%     98.11% |         121      1.89%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         6392                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          15     26.32%     26.32% |           7     12.28%     38.60% |          14     24.56%     63.16% |          21     36.84%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           57                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    78154077     23.83%     23.83% |    92222763     28.11%     51.94% |    78001257     23.78%     75.72% |    79644212     24.28%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    328022309                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    57842160     23.82%     23.82% |    69923478     28.79%     52.61% |    57842592     23.82%     76.43% |    57229087     23.57%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    242837317                      
system.ruby.L1Cache_Controller.M.allocTBE |     1745901     22.77%     22.77% |     2523929     32.91%     55.68% |     1730407     22.57%     78.25% |     1668257     21.75%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      7668494                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     1746017     22.77%     22.77% |     2524404     32.92%     55.68% |     1730568     22.56%     78.25% |     1668381     21.75%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      7669370                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         899     24.54%     24.54% |         886     24.18%     48.72% |         949     25.90%     74.62% |         930     25.38%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         3664                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            4                      
system.ruby.L1Cache_Controller.MloadMEvent |    78154077     23.83%     23.83% |    92222763     28.11%     51.94% |    78001257     23.78%     75.72% |    79644212     24.28%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    328022309                      
system.ruby.L1Cache_Controller.MstoreMEvent |    57842160     23.82%     23.82% |    69923478     28.79%     52.61% |    57842592     23.82%     76.43% |    57229087     23.57%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    242837317                      
system.ruby.L1Cache_Controller.Progress  |      388795     24.49%     24.49% |      490883     30.92%     55.42% |      358767     22.60%     78.02% |      348914     21.98%    100.00%
system.ruby.L1Cache_Controller.Progress::total      1587359                      
system.ruby.L1Cache_Controller.S.SloadSEvent |  1366209664     24.02%     24.02% |  1560145811     27.43%     51.46% |  1372156062     24.13%     75.58% |  1388664476     24.42%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   5687176013                      
system.ruby.L1Cache_Controller.S.allocTBE |     4344979     24.70%     24.70% |     4915904     27.94%     52.64% |     4349681     24.72%     77.36% |     3983210     22.64%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     17593774                      
system.ruby.L1Cache_Controller.S.deallocTBE |        7801     48.66%     48.66% |        2745     17.12%     65.78% |        2750     17.15%     82.93% |        2737     17.07%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        16033                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     4338045     24.67%     24.67% |     4913706     27.95%     52.62% |     4347786     24.73%     77.35% |     3981329     22.65%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     17580866                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         571     28.78%     28.78% |         473     23.84%     52.62% |         448     22.58%     75.20% |         492     24.80%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         1984                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            3                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            3                      
system.ruby.L1Cache_Controller.S_store.Progress |      382814     24.21%     24.21% |      490729     31.04%     55.25% |      358625     22.68%     77.94% |      348789     22.06%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1580957                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          22     35.48%     35.48% |          13     20.97%     56.45% |          17     27.42%     83.87% |          10     16.13%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           62                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           4     66.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            6                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in::total            7                      
system.ruby.L1Cache_Controller.SloadSEvent |  1366209664     24.02%     24.02% |  1560145811     27.43%     51.46% |  1372156062     24.13%     75.58% |  1388664476     24.42%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   5687176013                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          44     34.92%     34.92% |          20     15.87%     50.79% |          31     24.60%     75.40% |          31     24.60%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          126                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1470     25.99%     25.99% |        1359     24.03%     50.03% |        1398     24.72%     74.75% |        1428     25.25%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         5655                      
system.ruby.L1Cache_Controller.allocI_load |     4338045     24.67%     24.67% |     4913706     27.95%     52.62% |     4347786     24.73%     77.35% |     3981329     22.65%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     17580866                      
system.ruby.L1Cache_Controller.allocI_store |     1375788     22.52%     22.52% |     2038057     33.36%     55.88% |     1373895     22.49%     78.37% |     1321498     21.63%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      6109238                      
system.ruby.L1Cache_Controller.allocTBE  |     6090880     24.11%     24.11% |     7439833     29.45%     53.56% |     6080088     24.07%     77.63% |     5651467     22.37%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     25262268                      
system.ruby.L1Cache_Controller.deallocTBE |        7801     48.66%     48.66% |        2745     17.12%     65.78% |        2750     17.15%     82.93% |        2737     17.07%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        16033                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     5712850     24.12%     24.12% |     6950741     29.35%     53.46% |     5720665     24.15%     77.62% |     5301847     22.38%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     23686103                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     4338045     24.67%     24.67% |     4913706     27.95%     52.62% |     4347786     24.73%     77.35% |     3981329     22.65%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     17580866                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     1746017     22.77%     22.77% |     2524404     32.92%     55.68% |     1730568     22.56%     78.25% |     1668381     21.75%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      7669370                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    762258115                      
system.ruby.LD.hit_latency_hist_seqr     |   762258115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    762258115                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    776551202                      
system.ruby.LD.latency_hist_seqr         |   776551202    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     776551202                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     14293087                      
system.ruby.LD.miss_latency_hist_seqr    |    14293087    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     14293087                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       202859                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      202859    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       202859                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       274954                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      274954    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       274954                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        72095                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       72095    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        72095                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       274954                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      274954    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       274954                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       274954                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      274954    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       274954                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      8270804                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     8270804    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      8270804                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      8398434                      
system.ruby.RMW_Read.latency_hist_seqr   |     8398434    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      8398434                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       127630                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      127630    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       127630                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    234088700                      
system.ruby.ST.hit_latency_hist_seqr     |   234088700    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    234088700                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    241558345                      
system.ruby.ST.latency_hist_seqr         |   241558345    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     241558345                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      7469645                      
system.ruby.ST.miss_latency_hist_seqr    |     7469645    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      7469645                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.008321                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.986774                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002870                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5162.239708                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001925                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999873                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.008970                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3006.993031                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23923.057447                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001927                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999854                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.008235                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.972886                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002834                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5043.767776                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001902                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999971                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.008862                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3007.360406                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24583.627142                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001905                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999952                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.008171                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.978353                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002814                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5324.454466                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001896                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999949                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.008818                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3007.453068                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24596.068741                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001899                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999930                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.008152                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.966538                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002805                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5186.146827                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001890                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.008774                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3007.889140                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25270.349535                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001892                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999979                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles       378184                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  7467.622841                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.005814                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 343699.960183                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.010520                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 16787.345560                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 309710.790196                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   783.843528                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   6258035639                      
system.ruby.hit_latency_hist_seqr        |  6258035639    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   6258035639                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.308901                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6437.626256                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.384158                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2118.081134                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.980466                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.001409                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16620.412871                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   959.945577                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.815239                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6508.366096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.445682                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2536.476686                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.003319                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000477                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001718                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16622.390430                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   532.830913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     8.567014                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6507.227869                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.385516                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2121.812524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000464                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16481.954761                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   552.297762                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     1.710009                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6651.975288                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.387138                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2002.563831                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002526                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.819071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001305                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16615.975623                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   543.231978                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     6283285875                      
system.ruby.latency_hist_seqr            |  6283285875    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       6283285875                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     25250236                      
system.ruby.miss_latency_hist_seqr       |    25250236    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     25250236                      
system.ruby.network.average_flit_latency    17.285122                      
system.ruby.network.average_flit_network_latency    12.420518                      
system.ruby.network.average_flit_queueing_latency     4.864604                      
system.ruby.network.average_flit_vnet_latency |   15.364074                       |    5.002342                       |    9.957004                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    6.065923                       |    6.000000                       |    2.619599                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.000751                      
system.ruby.network.average_packet_latency    15.832801                      
system.ruby.network.average_packet_network_latency    11.850765                      
system.ruby.network.average_packet_queueing_latency     3.982036                      
system.ruby.network.average_packet_vnet_latency |   25.349187                       |    5.002342                       |    8.188937                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    6.061571                       |    6.000000                       |    1.928485                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.159369                      
system.ruby.network.avg_vc_load          |    0.065563     41.14%     41.14% |    0.007476      4.69%     45.83% |    0.007324      4.60%     50.43% |    0.007318      4.59%     55.02% |    0.012330      7.74%     62.75% |    0.001375      0.86%     63.62% |    0.001371      0.86%     64.48% |    0.001370      0.86%     65.34% |    0.041140     25.81%     91.15% |    0.004894      3.07%     94.22% |    0.004619      2.90%     97.12% |    0.004588      2.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.159369                      
system.ruby.network.ext_in_link_utilization    230059343                      
system.ruby.network.ext_out_link_utilization    230059343                      
system.ruby.network.flit_network_latency |  1944708274                       |   118777930                       |   793969898                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   767794484                       |   142466791                       |   208886414                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |   126575036     55.02%     55.02% |    23744464     10.32%     65.34% |    79739843     34.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    230059343                      
system.ruby.network.flits_received       |   126575036     55.02%     55.02% |    23744464     10.32%     65.34% |    79739843     34.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    230059343                      
system.ruby.network.int_link_utilization    230232046                      
system.ruby.network.packet_network_latency |   642266666                       |   118777930                       |   401179075                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |   153580676                       |   142466791                       |    94477198                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    25336776     25.83%     25.83% |    23744464     24.21%     50.05% |    48990375     49.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     98071615                      
system.ruby.network.packets_received     |    25336776     25.83%     25.83% |    23744464     24.21%     50.05% |    48990375     49.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     98071615                      
system.ruby.network.routers0.buffer_reads    114777355                      
system.ruby.network.routers0.buffer_writes    114777355                      
system.ruby.network.routers0.crossbar_activity    114777355                      
system.ruby.network.routers0.sw_input_arbiter_activity    114967981                      
system.ruby.network.routers0.sw_output_arbiter_activity    114777355                      
system.ruby.network.routers1.buffer_reads    122306077                      
system.ruby.network.routers1.buffer_writes    122306077                      
system.ruby.network.routers1.crossbar_activity    122306077                      
system.ruby.network.routers1.sw_input_arbiter_activity    122405607                      
system.ruby.network.routers1.sw_output_arbiter_activity    122306077                      
system.ruby.network.routers2.buffer_reads    111926703                      
system.ruby.network.routers2.buffer_writes    111926703                      
system.ruby.network.routers2.crossbar_activity    111926703                      
system.ruby.network.routers2.sw_input_arbiter_activity    112037534                      
system.ruby.network.routers2.sw_output_arbiter_activity    111926703                      
system.ruby.network.routers3.buffer_reads    111281254                      
system.ruby.network.routers3.buffer_writes    111281254                      
system.ruby.network.routers3.crossbar_activity    111281254                      
system.ruby.network.routers3.sw_input_arbiter_activity    111378595                      
system.ruby.network.routers3.sw_output_arbiter_activity    111281254                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   6283285875                      
system.ruby.outstanding_req_hist_seqr::mean     1.000805                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000558                      
system.ruby.outstanding_req_hist_seqr::stdev     0.028361                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  6278227765     99.92%     99.92% |     5058110      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   6283285875                      
system.switch_cpus0.Branches                 96492923                       # Number of branches fetched
system.switch_cpus0.committedInsts          909250734                       # Number of instructions committed
system.switch_cpus0.committedOps           1571589153                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          185689115                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               226454                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           57532420                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                40592                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.145842                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses         1264209714                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                51390                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.854158                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              4331184156                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      3699514882.604466                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    836514168                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    605921580                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     83253688                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     352400425                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            352400425                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    582679341                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    317507046                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            3867479                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      631669273.395534                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1309255982                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1309255982                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2562309937                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1135296840                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          184211399                       # Number of load instructions
system.switch_cpus0.num_mem_refs            241703445                       # number of memory refs
system.switch_cpus0.num_store_insts          57492046                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      3121113      0.20%      0.20% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1037582025     66.02%     66.22% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        24972354      1.59%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv          8221975      0.52%     68.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       20366899      1.30%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            816      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             728      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        88098124      5.61%     75.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt           74340      0.00%     75.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc       15437202      0.98%     76.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     76.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     76.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift         90517      0.01%     76.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     76.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     76.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     76.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     31951619      2.03%     78.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp         2820      0.00%     78.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     61282889      3.90%     82.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      3538793      0.23%     82.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     82.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     35221410      2.24%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     84.62% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       125096726      7.96%     92.58% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       37313187      2.37%     94.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     59114673      3.76%     98.72% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     20178859      1.28%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1571667069                       # Class of executed instruction
system.switch_cpus1.Branches                115837553                       # Number of branches fetched
system.switch_cpus1.committedInsts         1036120317                       # Number of instructions committed
system.switch_cpus1.committedOps           1815278467                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          218850141                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               802909                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           70614184                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               308062                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.007746                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses         1436827726                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                67625                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.992254                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              4331778784                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4298222787.974367                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    947865093                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    661934978                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     96590318                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     432447395                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            432447395                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    681716314                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    387033824                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            8470230                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      33555996.025633                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   1495666000                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          1495666000                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2940617835                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1279632461                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          216780526                       # Number of load instructions
system.switch_cpus1.num_mem_refs            287088323                       # number of memory refs
system.switch_cpus1.num_store_insts          70307797                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      4405236      0.24%      0.24% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1177357081     64.86%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        25496033      1.40%     66.50% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv         11218419      0.62%     67.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       38573946      2.12%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          15936      0.00%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          541386      0.03%     69.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        95893841      5.28%     74.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp             226      0.00%     74.56% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt         1130196      0.06%     74.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc       18585244      1.02%     75.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.64% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift         94009      0.01%     75.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     37914287      2.09%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp         3216      0.00%     77.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt     70017691      3.86%     81.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      5507993      0.30%     81.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     81.90% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     41506683      2.29%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     84.19% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       141297967      7.78%     91.97% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       45485978      2.51%     94.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     75482559      4.16%     98.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     24821819      1.37%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1815349746                       # Class of executed instruction
system.switch_cpus2.Branches                 96897808                       # Number of branches fetched
system.switch_cpus2.committedInsts          913218277                       # Number of instructions committed
system.switch_cpus2.committedOps           1576941722                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          186255597                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               222529                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           57537771                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                40881                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.143026                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses         1269448698                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                52160                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.856974                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              4331226320                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      3711747127.909605                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    839399611                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    608671939                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     83526767                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     352634318                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            352634318                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    582971882                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    317687685                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3922982                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      619479192.090395                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1314675552                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1314675552                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   2572274327                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1140350723                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          184781032                       # Number of load instructions
system.switch_cpus2.num_mem_refs            242278012                       # number of memory refs
system.switch_cpus2.num_store_insts          57496980                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2865076      0.18%      0.18% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1042252144     66.09%     66.27% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        25140114      1.59%     67.87% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv          8307649      0.53%     68.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       20418758      1.29%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            816      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd            1156      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     69.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        88075987      5.58%     75.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp              24      0.00%     75.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt           73632      0.00%     75.28% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc       15433022      0.98%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift         90122      0.01%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     31978846      2.03%     78.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp         2844      0.00%     78.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt     61319883      3.89%     82.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      3539074      0.22%     82.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     82.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     35253868      2.24%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       125617569      7.97%     92.60% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       37293092      2.36%     94.97% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     59163463      3.75%     98.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     20203888      1.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1577031027                       # Class of executed instruction
system.switch_cpus3.Branches                 96987977                       # Number of branches fetched
system.switch_cpus3.committedInsts          924489117                       # Number of instructions committed
system.switch_cpus3.committedOps           1594596026                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          187472586                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               221531                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           56913296                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                41151                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.147202                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses         1285965643                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                52620                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.852798                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              4330152252                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3692743026.690422                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    849268593                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    617097112                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     84125828                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     361054378                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            361054378                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    596934413                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    325289624                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            3357469                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      637409225.309579                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1326271522                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1326271522                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2592055815                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1151767604                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          185966935                       # Number of load instructions
system.switch_cpus3.num_mem_refs            242839158                       # number of memory refs
system.switch_cpus3.num_store_insts          56872223                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2758019      0.17%      0.17% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1052584648     66.01%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        25727245      1.61%     67.79% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv          8445627      0.53%     68.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       20947407      1.31%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            144      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             644      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     69.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        90155367      5.65%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt           76936      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc       15786408      0.99%     76.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     76.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     76.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift         94331      0.01%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     32755884      2.05%     78.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp         2904      0.00%     78.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     62783804      3.94%     82.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      3643572      0.23%     82.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     82.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     36083316      2.26%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       125400234      7.86%     92.64% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       36224944      2.27%     94.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     60566701      3.80%     98.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     20647279      1.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1594685414                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          636                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          318                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 974148185.540881                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 125297524.332701                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          318    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     17358000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    998555500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          318                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1855910010499                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 309779123002                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99144738702500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          651                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          325                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 978578206.163077                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 112165829.895540                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     11358500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    998510500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          325                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1847065174998                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 318037917003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99145324744000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          653                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          326                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 968684967.794479                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 134137813.067555                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value     66636500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    996765500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          326                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1850011505000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 315791299501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99144625031500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           85                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           42                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 399476167.047619                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 419714032.937854                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       228001                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    998399500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           42                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 2147642911485                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  16777999016                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99146006925500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 2165889521501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 2165889521501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 2165889521501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 2165889521501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      6629952                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           6629952                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       103593                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             103593                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3061076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3061076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3061076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3061076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    103593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000646000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             761245                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     103593                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   103593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8100                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7913                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7261                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             5329                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             5026                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             5276                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             5629                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             7676                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7928                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             7711                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            7253                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            5415                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            4928                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            4991                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            5450                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7707                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1129995481                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 517965000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             3072364231                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    10908.03                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               29658.03                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   69912                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                67.49                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               103593                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  94646                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   1074                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    620                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    615                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    622                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    611                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    612                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                   1104                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                   1164                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                   1125                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                   987                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                   107                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                   123                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                   143                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                    37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        33681                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   196.845462                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   117.910805                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   242.704368                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        20968     62.25%     62.25% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         4711     13.99%     76.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1717      5.10%     81.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1362      4.04%     85.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1659      4.93%     90.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1248      3.71%     94.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          695      2.06%     96.08% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          747      2.22%     98.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          574      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        33681                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               6629952                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                6629952                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 2165885228000                       # Total gap between requests
system.mem_ctrls2.avgGap                  20907640.75                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      6629952                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3061075.800119908527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       103593                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   3072364231                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     29658.03                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   67.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      8110937                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      8110937                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      8110937                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      8110937                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       103593                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       103593                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       103593                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       103593                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   8385581407                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   8385581407                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   8385581407                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   8385581407                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      8214530                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      8214530                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      8214530                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      8214530                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.012611                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.012611                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.012611                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.012611                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 80947.374890                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 80947.374890                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 80947.374890                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 80947.374890                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       103593                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       103593                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       103593                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       103593                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   6279099661                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   6279099661                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   6279099661                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   6279099661                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.012611                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.012611                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.012611                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.012611                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 60613.165571                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 60613.165571                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 60613.165571                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 60613.165571                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      6183433                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      6183433                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       103593                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       103593                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   8385581407                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   8385581407                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      6287026                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      6287026                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016477                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016477                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 80947.374890                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 80947.374890                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       103593                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       103593                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   6279099661                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   6279099661                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016477                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016477                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 60613.165571                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 60613.165571                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1927504                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1927504                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1927504                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1927504                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     67899.621019                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99144538596500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 67899.621019                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.259016                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.259016                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       103593                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          729                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       102852                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.395176                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     131536073                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      8214530                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           118352640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            62905920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          366874620                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     63906349140                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    777885614880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      1013313276720                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.850861                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 2021712962002                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  71852879499                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           122129700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            64913475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          372779400                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     63805102890                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    777970833600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      1013308938585                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.848858                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 2021932266251                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  71633575250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      6630528                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           6630528                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       103602                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             103602                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3061342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3061342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3061342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3061342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    103602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000646000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             761433                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     103602                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   103602                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8129                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7916                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             7247                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             5333                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             5009                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             5286                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             5621                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7680                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7918                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             7717                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            7235                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            5413                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            4933                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            5006                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            5462                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7697                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1124323484                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 518010000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             3066860984                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    10852.33                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               29602.33                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   69901                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                67.47                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               103602                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  94737                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   1123                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    623                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    616                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    636                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    610                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    614                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                   1107                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                   1167                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                   1144                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                   842                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                   101                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                   127                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                   106                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                    37                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                    12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        33698                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   196.755653                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   117.750675                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   242.879224                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        21045     62.45%     62.45% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         4644     13.78%     76.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1715      5.09%     81.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1360      4.04%     85.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1671      4.96%     90.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1225      3.64%     93.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          716      2.12%     96.08% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          743      2.20%     98.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          579      1.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        33698                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               6630528                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                6630528                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 2165889415000                       # Total gap between requests
system.mem_ctrls3.avgGap                  20905864.90                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      6630528                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3061341.741662301123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       103602                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   3066860984                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     29602.33                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   67.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      8081886                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      8081886                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      8081886                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      8081886                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       103602                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       103602                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       103602                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       103602                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   8380382898                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   8380382898                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   8380382898                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   8380382898                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      8185488                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      8185488                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      8185488                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      8185488                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.012657                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.012657                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.012657                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.012657                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 80890.165228                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 80890.165228                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 80890.165228                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 80890.165228                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       103602                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       103602                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       103602                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       103602                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   6273741898                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   6273741898                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   6273741898                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   6273741898                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.012657                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.012657                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.012657                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.012657                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 60556.185189                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 60556.185189                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 60556.185189                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 60556.185189                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      6157429                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      6157429                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       103602                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       103602                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   8380382898                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   8380382898                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      6261031                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      6261031                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.016547                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.016547                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 80890.165228                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 80890.165228                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       103602                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       103602                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   6273741898                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   6273741898                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.016547                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.016547                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 60556.185189                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 60556.185189                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1924457                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1924457                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1924457                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1924457                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     67927.310647                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99144538383500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 67927.310647                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.259122                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.259122                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       103602                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          717                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       102877                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.395210                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     131071410                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      8185488                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           118573980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            63023565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          366860340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     63860308530                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    777924427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      1013306373135                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.847673                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 2021813493251                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  71752348250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           122051160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            64860345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          372857940                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     63921405690                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    777873017760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      1013327372415                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.857369                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 2021675960250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  71889881251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      6636352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           6636352                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       103693                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             103693                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3064031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3064031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3064031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3064031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    103693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000646000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             761429                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     103693                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   103693                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8118                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7923                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             7266                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             5353                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             5006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             5301                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             5611                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            7244                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            5448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            4926                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            5009                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            5451                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  1129106226                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 518465000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             3073349976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10888.93                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29638.93                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   69958                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.47                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               103693                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  94799                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1087                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    619                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    622                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    613                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    611                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    618                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1086                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1147                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                   1121                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   923                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   145                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   147                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        33733                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   196.727952                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   117.857764                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   242.511958                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        21017     62.30%     62.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         4695     13.92%     76.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1706      5.06%     81.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1391      4.12%     85.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1675      4.97%     90.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1233      3.66%     94.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          694      2.06%     96.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          749      2.22%     98.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          573      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        33733                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               6636352                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                6636352                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2165887036000                       # Total gap between requests
system.mem_ctrls0.avgGap                  20887495.16                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      6636352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3064030.706146493554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       103693                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   3073349976                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     29638.93                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   67.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      8233577                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      8233577                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      8233577                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      8233577                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       103693                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       103693                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       103693                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       103693                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   8391640307                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   8391640307                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   8391640307                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   8391640307                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      8337270                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      8337270                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      8337270                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      8337270                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.012437                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.012437                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.012437                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.012437                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 80927.741574                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 80927.741574                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 80927.741574                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 80927.741574                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       103693                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       103693                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       103693                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       103693                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   6283062307                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   6283062307                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   6283062307                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   6283062307                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.012437                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.012437                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.012437                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.012437                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 60592.926302                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 60592.926302                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 60592.926302                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 60592.926302                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      6297378                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      6297378                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       103693                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       103693                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   8391640307                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   8391640307                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      6401071                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      6401071                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016199                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016199                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 80927.741574                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 80927.741574                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       103693                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       103693                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   6283062307                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   6283062307                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016199                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016199                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 60592.926302                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 60592.926302                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1936199                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1936199                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1936199                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1936199                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     67973.480197                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99144538926500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 67973.480197                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.259298                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.259298                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       103693                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          726                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       102960                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.395557                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     133500013                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      8337270                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           118631100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            63053925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          367238760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     63891698430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    777897267840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1013311069575                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.849842                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2021745120252                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  71820721249                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           122236800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            64962810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          373129260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     64047145410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    777766922880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1013347576680                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.866697                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2021400662000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  72165179501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      6631424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           6631424                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       103616                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             103616                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3061755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3061755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3061755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3061755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    103616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000645000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             761186                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     103616                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   103616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7909                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             7265                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             5321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             5034                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             5274                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             5606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7685                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7932                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             7709                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            7245                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            5417                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            4931                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            5012                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            5445                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7701                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1142630969                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 518080000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             3085430969                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11027.55                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               29777.55                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   70026                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               103616                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  94576                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    619                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    644                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    612                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    611                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    614                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1072                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   1139                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                   1116                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                  1020                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                   137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                   172                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                   135                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    38                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        33589                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   197.426538                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   118.309477                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   242.967174                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        20806     61.94%     61.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         4776     14.22%     76.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1697      5.05%     81.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1387      4.13%     85.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1712      5.10%     90.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1165      3.47%     93.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          719      2.14%     96.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          753      2.24%     98.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          574      1.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        33589                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               6631424                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                6631424                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2165888462000                       # Total gap between requests
system.mem_ctrls1.avgGap                  20903031.02                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      6631424                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3061755.428506023251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       103616                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   3085430969                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     29777.55                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   67.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      8135859                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      8135859                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      8135859                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      8135859                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       103616                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       103616                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       103616                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       103616                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   8399775384                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   8399775384                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   8399775384                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   8399775384                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      8239475                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      8239475                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      8239475                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      8239475                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.012576                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.012576                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.012576                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.012576                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 81066.393067                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 81066.393067                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 81066.393067                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 81066.393067                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       103616                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       103616                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       103616                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       103616                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   6292734385                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   6292734385                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   6292734385                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   6292734385                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.012576                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.012576                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.012576                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.012576                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 60731.300041                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 60731.300041                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 60731.300041                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 60731.300041                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      6220378                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      6220378                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       103616                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       103616                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   8399775384                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   8399775384                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      6323994                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      6323994                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016385                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016385                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 81066.393067                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 81066.393067                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       103616                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       103616                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   6292734385                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   6292734385                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016385                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016385                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 60731.300041                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 60731.300041                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1915481                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1915481                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1915481                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1915481                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     67917.853222                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99144538501500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 67917.853222                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.259086                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.259086                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       103616                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          716                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       102892                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.395264                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     131935216                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      8239475                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           118438320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            62951460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          366938880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     63908782470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    777883443360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1013313734010                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.851072                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2021706945504                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  71858895997                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           121394280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            64518795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          372879360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    170973179520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     63876792930                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    777910540800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1013319305685                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.853644                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2021775413502                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  72323680000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  71790427999                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  782                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 782                       # Transaction distribution
system.iobus.trans_dist::WriteReq               11321                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11321                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port           98                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           98                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         5336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         5622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         5598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         7122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           58                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          278                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         5294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         5748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         5276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         5616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   24206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        10672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        11241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio           91                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        11196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        12399                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          556                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        10588                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          100                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        11400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        10552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        11184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    46420                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               991500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101310427836001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             6337948                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             6490988                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              116500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             7963342                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             4272000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             5291000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             4347000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               80474                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             4281000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             6328873                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
