Total Cycles:                              422409 (0.844818 msec)
Execution Cycles:                          334626 ( 79.22%)
Stall Cycles:                               87783 ( 20.78%)
Nops:                                           7 (  0.00%)
Executed operations:                       728309

Executed branches:                          67285 (  9.24% ops)(20.11% insts)
Not taken branches:                          1642 (  0.23% ops)( 0.49% insts)( 2.44% br)
Taken branches:                             65643 (  9.01% ops)(19.62% insts)(97.56% br)
  Taken uncond branches:                     1643 (  0.23% ops)( 0.49% insts)( 2.44% br)
  Taken cond branches:                      64000 (  8.79% ops)(19.13% insts)(95.12% br)
Size of Loaded Code:                          640 Bytes

Instruction Memory Operations:
  Accesses:                                336221
    Hits (Hit Rate):                       336214 (100.00%)
    Misses (Miss Rate):                         7 (  0.00%)
Instruction Memory Stall Cycles
  Total (in cycles):                          360 (100.00%)
    Due to Misses:                            315 ( 87.50%)
    Due to Bus Conflicts:                      45 ( 12.50%)

Data Memory Operations:                     Cache          
  Accesses:                                131210 (100.00%)
    Hits (Hit Rate):                       130605 ( 99.54%)
    Misses (Miss Rate):                       605 (  0.46%)
Data Memory Stall Cycles
  Total (in cycles):                        21780 (100.00%)
    Due to Misses:                          21780 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:           5.23%


Avg. IPC (no stalls):   2.18
Avg. IPC (with stalls): 1.72

  cycle counter =       334626
  total ops     =       728309
   width[ 0] =            1
   width[ 1] =        73732
   width[ 2] =       193684
   width[ 3] =         1600
   width[ 4] =        65601
   width[ 5] =            1

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         339     0.08           22     0.01          180     0.05          135     0.04 exit
      422070         21600           180  (others not profiled)

Simulation time  =     0.0167 s
Simulation speed =    43.4837 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


