-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod13_layer1_weights_10 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111010110010010000110000000", 
    1 => "10111110100111101000000001001010", 
    2 => "10111110101111000011010111100010", 
    3 => "10111111100101000111010110111111", 
    4 => "10111111100010000110111101111010", 
    5 => "10111111111011000011101101001101", 
    6 => "10111111110000100000101010111100", 
    7 => "11000000000000101111110010011011", 
    8 => "10111111111001100001011001100101", 
    9 => "10111111100100100100010010101011", 
    10 => "10111101100001101001010111101101", 
    11 => "10111111001111011100100001010101", 
    12 => "10111110100111110110110000011111", 
    13 => "10111111100011111101110000000100", 
    14 => "10111110011010001011010110111101", 
    15 => "00111110010111100100001001101100", 
    16 => "10111110111010110010010000100000", 
    17 => "10111101001011001110001100110000", 
    18 => "10111110101000011101000011010111", 
    19 => "10111111100100010001100111111100", 
    20 => "00111111011100000010100111011101", 
    21 => "10111110010110110101100011110011", 
    22 => "10111110111010011000001010110011", 
    23 => "10111111001001000000001000001110", 
    24 => "10111110001011110000011101111110", 
    25 => "10111110100111010010110101100100", 
    26 => "10111101011010110100111111101110", 
    27 => "10111110100011001100111110000111", 
    28 => "10111110100011101100000110000001", 
    29 => "10111111010110011100110111100111", 
    30 => "01000000000000111011100100000000", 
    31 => "10111111111000010011111000101111", 
    32 => "10111110110011000101001010101100", 
    33 => "10111100111101011110001001000001", 
    34 => "10111110100110100111100000111111", 
    35 => "00111110000111000001001000110000", 
    36 => "00111111001010111111001111101000", 
    37 => "00111111001110000000000110100010", 
    38 => "00111110111101111100111000001111", 
    39 => "00111111011011111101101010111110", 
    40 => "00111111010101011000110110001010", 
    41 => "10111101000100110010011110000110", 
    42 => "10111101110011100101111111011001", 
    43 => "00111110100010110111011111010100", 
    44 => "00111110111001011111010110010000", 
    45 => "10111110000111000110101101000111", 
    46 => "10111110110000010000101011011010", 
    47 => "00111101111001000011111000111100", 
    48 => "00111110110100100101100010100100", 
    49 => "00111111111011011011000000110101", 
    50 => "00111111001110010100100000101000", 
    51 => "10111101101011011011000011100000", 
    52 => "00111110011110101000010001011111", 
    53 => "00111110011001110010111101000101", 
    54 => "00111101100010000111100011010011", 
    55 => "10111110000101111111011101000101", 
    56 => "10111111001000000000101000001000", 
    57 => "10111110111101011101100011101110", 
    58 => "10111101110011001110111000011001", 
    59 => "10111110001100101011101000100100", 
    60 => "00111111101000111000011010110110", 
    61 => "10111110101111001111100011001111", 
    62 => "10111101111001111000111011010011", 
    63 => "10111110000010001010001011100111", 
    64 => "00111110110101011100111111010001", 
    65 => "10111101100000011000010110010010", 
    66 => "00111110001111011001101100110110", 
    67 => "10111101011000110111011011111110", 
    68 => "10111111010110010111101010101001", 
    69 => "10111111111110010100111000010100", 
    70 => "00111111111110110000101110001101", 
    71 => "10111110010010010111100101110100", 
    72 => "10111110110000100100010011100110", 
    73 => "10111110101010010100101110111100", 
    74 => "10111110101111101110011000111101", 
    75 => "10111101111010111011101011010010", 
    76 => "00111110100110000110111101010001", 
    77 => "00111101010010000010011111100001", 
    78 => "10111101100110011010011110111111", 
    79 => "11000000000010101001001111101001", 
    80 => "00111111101100110000011010100000", 
    81 => "10111110100000100111001110111110", 
    82 => "10111101011110010011001101010010", 
    83 => "10111110000111100101010001100110", 
    84 => "00111110011110100110110110100100", 
    85 => "00111110101100010000111101000101", 
    86 => "00111110000111000100111100000101", 
    87 => "00111110101010100001000010101101", 
    88 => "10111101100101000010010011001011", 
    89 => "11000000000101011111011011011010", 
    90 => "00111111010111111000101000011110", 
    91 => "00111111011011110101111101110010", 
    92 => "00111111001101111001101101001110", 
    93 => "10111101111110011110000000111110", 
    94 => "00111110010001100111000011011000", 
    95 => "10111111001111010100011100100011", 
    96 => "00111110000111101101010001011100", 
    97 => "10111110010111111000011101011001", 
    98 => "10111111010100110001010010111110", 
    99 => "10111111000011101010001001111101" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

