Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jun 21 19:01:14 2023

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   cto9/Mram_dato1_RAMD_D1_O
   cto9/Mram_dato2_RAMD_D1_O


