Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 2e95b57a45f544119b86d10263ab2d79 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot and2_tb_behav xil_defaultlib.and2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.And2 [and2_default]
Compiling architecture simulate of entity xil_defaultlib.and2_tb
Built simulation snapshot and2_tb_behav
