

================================================================
== Vivado HLS Report for 'post_process'
================================================================
* Date:           Tue Jul 16 08:53:15 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.040|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    664|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        0|      -|     570|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     570|    801|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------------+--------------------------------------+-----------+
    |                 Instance                 |                Module                | Expression|
    +------------------------------------------+--------------------------------------+-----------+
    |yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34  |yolo_conv_top_mul_mul_6ns_16s_22_1_0  |  i0 * i1  |
    +------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_12_fu_407_p2           |     +    |      0|  0|  23|          16|          16|
    |p_Val2_15_fu_494_p2           |     +    |      0|  0|  23|          16|          16|
    |p_Val2_17_fu_635_p2           |     +    |      0|  0|  21|          15|          15|
    |p_Val2_3_fu_152_p2            |     +    |      0|  0|  23|          16|          16|
    |p_Val2_6_fu_240_p2            |     +    |      0|  0|  23|          16|          16|
    |p_Val2_9_fu_327_p2            |     +    |      0|  0|  23|          16|          16|
    |ret_V_6_fu_226_p2             |     +    |      0|  0|  24|          17|          17|
    |ret_V_7_fu_313_p2             |     +    |      0|  0|  24|          17|          17|
    |ret_V_8_fu_393_p2             |     +    |      0|  0|  24|          17|          17|
    |ret_V_9_fu_480_p2             |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_138_p2               |     +    |      0|  0|  24|          17|          17|
    |and_ln238_1_fu_736_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln238_fu_732_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_625_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_707_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_712_p2           |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_659_p2             |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_702_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_258_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_345_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_426_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_512_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_172_p2           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_116_p2          |   icmp   |      0|  0|   9|           4|           1|
    |r_fu_607_p2                   |   icmp   |      0|  0|  11|           7|           1|
    |or_ln340_11_fu_276_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_359_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_444_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_530_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_190_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_612_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_690_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_696_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_718_p2            |    or    |      0|  0|   2|           1|           1|
    |activated_output_V_fu_552_p3  |  select  |      0|  0|  16|           1|          16|
    |p_Val2_10_fu_378_p3           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_13_fu_466_p3           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_4_fu_212_p3            |  select  |      0|  0|  16|           1|          16|
    |p_Val2_7_fu_298_p3            |  select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_122_p3            |  select  |      0|  0|  16|           1|           1|
    |select_ln219_fu_749_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln238_fu_742_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_10_fu_282_p3     |  select  |      0|  0|  16|           1|          15|
    |select_ln340_11_fu_364_p3     |  select  |      0|  0|  16|           1|          15|
    |select_ln340_12_fu_450_p3     |  select  |      0|  0|  16|           1|          15|
    |select_ln340_13_fu_724_p3     |  select  |      0|  0|  17|           1|          16|
    |select_ln340_9_fu_196_p3      |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_536_p3        |  select  |      0|  0|  16|           1|          15|
    |select_ln388_10_fu_290_p3     |  select  |      0|  0|  17|           1|          17|
    |select_ln388_11_fu_371_p3     |  select  |      0|  0|  17|           1|          17|
    |select_ln388_12_fu_458_p3     |  select  |      0|  0|  17|           1|          17|
    |select_ln388_9_fu_204_p3      |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_544_p3        |  select  |      0|  0|  17|           1|          17|
    |xor_ln340_10_fu_270_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_11_fu_354_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_438_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_16_fu_178_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_264_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_350_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_432_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_20_fu_518_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_184_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_524_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_1_fu_653_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_685_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_679_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_252_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_340_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_420_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_506_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_166_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 664|         249|         523|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |Range2_all_ones_reg_858                     |   1|   0|    1|          0|
    |acc_flag_int_reg                            |   1|   0|    1|          0|
    |acc_flag_read_reg_775                       |   1|   0|    1|          0|
    |activated_output_V_reg_832                  |  16|   0|   16|          0|
    |activated_output_V_reg_832_pp0_iter4_reg    |  16|   0|   16|          0|
    |ap_ce_reg                                   |   1|   0|    1|          0|
    |ap_return_int_reg                           |  16|   0|   16|          0|
    |bias_V_int_reg                              |  16|   0|   16|          0|
    |bias_V_read_reg_764                         |  16|   0|   16|          0|
    |input_ch_idx_V_int_reg                      |   4|   0|    4|          0|
    |leaky_V_int_reg                             |   1|   0|    1|          0|
    |leaky_V_read_reg_770                        |   1|   0|    1|          0|
    |p_Result_13_reg_852                         |   1|   0|    1|          0|
    |p_Result_7_reg_805                          |   1|   0|    1|          0|
    |p_Result_8_reg_818                          |   1|   0|    1|          0|
    |p_Val2_13_reg_825                           |  16|   0|   16|          0|
    |p_Val2_4_reg_799                            |  16|   0|   16|          0|
    |p_Val2_9_reg_812                            |  16|   0|   16|          0|
    |r_V_reg_839                                 |  22|   0|   22|          0|
    |sub0_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub1_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub1_val_output_V_re_reg_793                |  16|   0|   16|          0|
    |sub2_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub2_val_output_V_re_reg_787                |  16|   0|   16|          0|
    |sub3_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub3_val_output_V_re_reg_781                |  16|   0|   16|          0|
    |sub3_val_output_V_re_reg_781_pp0_iter1_reg  |  16|   0|   16|          0|
    |trunc_ln718_reg_847                         |   7|   0|    7|          0|
    |val_output_V_int_reg                        |  16|   0|   16|          0|
    |acc_flag_read_reg_775                       |  64|  32|    1|          0|
    |bias_V_read_reg_764                         |  64|  32|   16|          0|
    |leaky_V_read_reg_770                        |  64|  32|    1|          0|
    |p_Val2_13_reg_825                           |  64|  32|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 570| 128|  348|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_return          | out |   16| ap_ctrl_hs |    post_process   | return value |
|ap_ce              |  in |    1| ap_ctrl_hs |    post_process   | return value |
|sub0_val_output_V  |  in |   16|   ap_none  | sub0_val_output_V |    scalar    |
|sub1_val_output_V  |  in |   16|   ap_none  | sub1_val_output_V |    scalar    |
|sub2_val_output_V  |  in |   16|   ap_none  | sub2_val_output_V |    scalar    |
|sub3_val_output_V  |  in |   16|   ap_none  | sub3_val_output_V |    scalar    |
|acc_flag           |  in |    1|   ap_none  |      acc_flag     |    scalar    |
|leaky_V            |  in |    1|   ap_none  |      leaky_V      |    scalar    |
|bias_V             |  in |   16|   ap_none  |       bias_V      |    scalar    |
|input_ch_idx_V     |  in |    4|   ap_none  |   input_ch_idx_V  |    scalar    |
|val_output_V       |  in |   16|   ap_none  |    val_output_V   |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

