Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Tue Dec 17 13:54:51 2024
| Host              : DESKTOP-R9-7945HX running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design            : top_design
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
DPIR-2     Warning           Asynchronous driver check    768         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1440)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5085)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1440)
---------------------------
 There are 1440 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5085)
---------------------------------------------------
 There are 5085 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4334          inf        0.000                      0                 4334           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4334 Endpoints
Min Delay          4334 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 2.842ns (36.135%)  route 5.023ns (63.865%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.462     4.669    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     4.859 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.105     6.964    neuron_out_OBUF[7]
    D5                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.901     7.866 r  neuron_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.866    neuron_out[7]
    D5                                                                r  neuron_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 2.859ns (40.440%)  route 4.210ns (59.560%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.408     4.615    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.196     4.811 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.346     6.157    neuron_out_OBUF[9]
    D6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.912     7.069 r  neuron_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.069    neuron_out[9]
    D6                                                                r  neuron_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 2.782ns (39.421%)  route 4.274ns (60.579%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.449     4.656    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.144     4.800 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.369     6.169    neuron_out_OBUF[5]
    F6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.887     7.056 r  neuron_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.056    neuron_out[5]
    F6                                                                r  neuron_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.055ns  (logic 2.773ns (39.301%)  route 4.282ns (60.699%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.449     4.656    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     4.792 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.377     6.169    neuron_out_OBUF[4]
    G6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     7.055 r  neuron_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.055    neuron_out[4]
    G6                                                                r  neuron_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 2.851ns (40.454%)  route 4.196ns (59.546%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.408     4.615    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     4.803 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.332     6.135    neuron_out_OBUF[8]
    D7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.912     7.047 r  neuron_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.047    neuron_out[8]
    D7                                                                r  neuron_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 2.790ns (39.790%)  route 4.222ns (60.210%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.402     4.609    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     4.762 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.364     6.126    neuron_out_OBUF[1]
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     7.012 r  neuron_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.012    neuron_out[1]
    E8                                                                r  neuron_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 2.839ns (40.482%)  route 4.173ns (59.518%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.462     4.669    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     4.856 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.255     6.111    neuron_out_OBUF[6]
    E5                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.901     7.012 r  neuron_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.012    neuron_out[6]
    E5                                                                r  neuron_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 2.789ns (39.976%)  route 4.187ns (60.024%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.401     4.608    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     4.759 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.330     6.089    neuron_out_OBUF[2]
    G8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.887     6.976 r  neuron_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.976    neuron_out[2]
    G8                                                                r  neuron_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 2.887ns (41.579%)  route 4.056ns (58.421%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.335     4.542    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y198        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.221     4.763 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.265     6.028    neuron_out_OBUF[10]
    C2                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.915     6.943 r  neuron_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.943    neuron_out[10]
    C2                                                                r  neuron_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            neuron_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 2.788ns (40.221%)  route 4.143ns (59.779%))
  Logic Levels:           13  (CARRY8=6 FDCE=1 LUT2=4 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y235        FDCE                         0.000     0.000 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/C
    SLICE_X25Y235        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dtp/PU_array/PU_instances[5].PU_mul_add/result_reg[0]/Q
                         net (fo=2, routed)           0.144     0.257    dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry__0[0]
    SLICE_X24Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     0.483 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__137_carry_i_8/O
                         net (fo=1, routed)           0.017     0.500    dtp/PU_array/PU_instances[4].PU_mul_add_n_38
    SLICE_X24Y235        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     0.781 r  dtp/PU_array/out_add_sum_bias0__137_carry/CO[7]
                         net (fo=1, routed)           0.030     0.811    dtp/PU_array/out_add_sum_bias0__137_carry_n_0
    SLICE_X24Y236        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     0.917 r  dtp/PU_array/out_add_sum_bias0__137_carry__0/O[1]
                         net (fo=2, routed)           0.809     1.727    dtp/PU_array/PU_instances[4].PU_mul_add/O[1]
    SLICE_X24Y217        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     1.784 r  dtp/PU_array/PU_instances[4].PU_mul_add/out_add_sum_bias0__229_carry__0_i_7/O
                         net (fo=1, routed)           0.022     1.806    dtp/PU_array/PU_instances[4].PU_mul_add_n_29
    SLICE_X24Y217        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     1.989 r  dtp/PU_array/out_add_sum_bias0__229_carry__0/O[3]
                         net (fo=1, routed)           0.616     2.605    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_0[3]
    SLICE_X25Y202        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     2.661 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__275_carry__0_i_5/O
                         net (fo=1, routed)           0.032     2.693    dtp/PU_array/PU_instances[0].PU_mul_add_n_37
    SLICE_X25Y202        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     2.955 r  dtp/PU_array/out_add_sum_bias0__275_carry__0/O[5]
                         net (fo=2, routed)           0.526     3.481    dtp/PU_array/A[13]
    SLICE_X25Y200        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_O[7])
                                                      0.157     3.638 r  dtp/PU_array/out_add_sum_bias0__643_carry__0/O[7]
                         net (fo=1, routed)           0.238     3.876    dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0[7]
    SLICE_X25Y198        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.104 r  dtp/PU_array/PU_instances[0].PU_mul_add/out_add_sum_bias0__689_carry__0_i_1/O
                         net (fo=1, routed)           0.021     4.125    dtp/PU_array/PU_instances[0].PU_mul_add_n_49
    SLICE_X25Y198        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     4.207 f  dtp/PU_array/out_add_sum_bias0__689_carry__0/O[7]
                         net (fo=15, routed)          0.402     4.609    dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out[0][7]
    SLICE_X23Y203        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.759 r  dtp/PU_array/PU_instances[0].PU_mul_add/neuron_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.285     6.044    neuron_out_OBUF[0]
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.887     6.931 r  neuron_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.931    neuron_out[0]
    F8                                                                r  neuron_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctl/out_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctl/out_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y206        FDCE                         0.000     0.000 r  ctl/out_count_reg[1]/C
    SLICE_X27Y206        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  ctl/out_count_reg[1]/Q
                         net (fo=4, routed)           0.025     0.109    ctl/out_count_reg_n_0_[1]
    SLICE_X27Y206        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     0.131 r  ctl/out_count[3]_i_2/O
                         net (fo=1, routed)           0.007     0.138    ctl/out_count[3]_i_2_n_0
    SLICE_X27Y206        FDCE                                         r  ctl/out_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/loop_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dtp/PU_array/loop_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.719%)  route 0.034ns (24.281%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDCE                         0.000     0.000 r  dtp/PU_array/loop_reg[14]/C
    SLICE_X23Y197        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  dtp/PU_array/loop_reg[14]/Q
                         net (fo=3, routed)           0.026     0.110    dtp/PU_array/loop_reg[14]
    SLICE_X23Y197        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.022     0.132 r  dtp/PU_array/loop[15]_i_1/O
                         net (fo=1, routed)           0.008     0.140    dtp/PU_array/p_0_in__1[15]
    SLICE_X23Y197        FDCE                                         r  dtp/PU_array/loop_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctl/addrWeight_port_B_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctl/addrWeight_port_B_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.106ns (74.766%)  route 0.036ns (25.234%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y215        FDCE                         0.000     0.000 r  ctl/addrWeight_port_B_reg[3]/C
    SLICE_X27Y215        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  ctl/addrWeight_port_B_reg[3]/Q
                         net (fo=8, routed)           0.029     0.113    ctl/addrWeight_port_B_reg[7]_0[2]
    SLICE_X27Y215        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.135 r  ctl/addrWeight_port_B[4]_i_1/O
                         net (fo=1, routed)           0.007     0.142    ctl/addrWeight_port_B[4]
    SLICE_X27Y215        FDCE                                         r  ctl/addrWeight_port_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctl/addrData_port_B_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctl/addrData_port_B_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.107ns (73.480%)  route 0.039ns (26.520%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y210        FDCE                         0.000     0.000 r  ctl/addrData_port_B_reg[2]/C
    SLICE_X27Y210        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  ctl/addrData_port_B_reg[2]/Q
                         net (fo=11, routed)          0.031     0.115    ctl/addrData_port_B_reg[3]_0[1]
    SLICE_X27Y210        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.023     0.138 r  ctl/addrData_port_B[3]_i_2/O
                         net (fo=1, routed)           0.008     0.146    ctl/p_0_in[3]
    SLICE_X27Y210        FDCE                                         r  ctl/addrData_port_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dtp/PU_array/valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.151ns  (logic 0.105ns (69.704%)  route 0.046ns (30.296%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y199        FDCE                         0.000     0.000 r  dtp/PU_array/valid_reg/C
    SLICE_X23Y199        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  dtp/PU_array/valid_reg/Q
                         net (fo=4, routed)           0.027     0.111    dtp/PU_array/valid
    SLICE_X23Y199        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.021     0.132 r  dtp/PU_array/valid_i_1/O
                         net (fo=1, routed)           0.019     0.151    dtp/PU_array/valid_i_1_n_0
    SLICE_X23Y199        FDCE                                         r  dtp/PU_array/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctl/addrWeight_port_B_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctl/addrWeight_port_B_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.104ns (68.078%)  route 0.049ns (31.922%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y215        FDCE                         0.000     0.000 r  ctl/addrWeight_port_B_reg[3]/C
    SLICE_X27Y215        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  ctl/addrWeight_port_B_reg[3]/Q
                         net (fo=8, routed)           0.031     0.115    ctl/addrWeight_port_B_reg[7]_0[2]
    SLICE_X27Y215        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.135 r  ctl/addrWeight_port_B[5]_i_1/O
                         net (fo=1, routed)           0.018     0.153    ctl/addrWeight_port_B[5]
    SLICE_X27Y215        FDCE                                         r  ctl/addrWeight_port_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 node_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            node_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.121ns (77.999%)  route 0.034ns (22.001%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y204        FDCE                         0.000     0.000 r  node_count_reg[0]/C
    SLICE_X23Y204        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  node_count_reg[0]/Q
                         net (fo=5, routed)           0.027     0.111    node_count[0]
    SLICE_X23Y204        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     0.148 r  node_count[2]_i_1/O
                         net (fo=1, routed)           0.007     0.155    node_count[2]_i_1_n_0
    SLICE_X23Y204        FDCE                                         r  node_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 node_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            node_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.121ns (77.999%)  route 0.034ns (22.001%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y204        FDCE                         0.000     0.000 r  node_count_reg[0]/C
    SLICE_X23Y204        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  node_count_reg[0]/Q
                         net (fo=5, routed)           0.027     0.111    node_count[0]
    SLICE_X23Y204        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.037     0.148 r  node_count[3]_i_1/O
                         net (fo=1, routed)           0.007     0.155    node_count[3]_i_1_n_0
    SLICE_X23Y204        FDCE                                         r  node_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctl/addrData_port_A_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ctl/addrData_port_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.105ns (67.623%)  route 0.050ns (32.377%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y210        FDCE                         0.000     0.000 r  ctl/addrData_port_A_reg[3]/C
    SLICE_X27Y210        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  ctl/addrData_port_A_reg[3]/Q
                         net (fo=5, routed)           0.031     0.115    ctl/addrData_port_A_reg[3]_0[2]
    SLICE_X27Y210        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     0.136 r  ctl/addrData_port_A[3]_i_1/O
                         net (fo=1, routed)           0.019     0.155    ctl/addrData_port_A[3]_i_1_n_0
    SLICE_X27Y210        FDCE                                         r  ctl/addrData_port_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtp/PU_array/loop_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dtp/PU_array/loop_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.156ns  (logic 0.105ns (67.409%)  route 0.051ns (32.591%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y199        FDCE                         0.000     0.000 r  dtp/PU_array/loop_reg[9]/C
    SLICE_X23Y199        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  dtp/PU_array/loop_reg[9]/Q
                         net (fo=4, routed)           0.032     0.116    dtp/PU_array/loop_reg[9]
    SLICE_X23Y199        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     0.137 r  dtp/PU_array/loop[9]_i_1/O
                         net (fo=1, routed)           0.019     0.156    dtp/PU_array/p_0_in__1[9]
    SLICE_X23Y199        FDCE                                         r  dtp/PU_array/loop_reg[9]/D
  -------------------------------------------------------------------    -------------------





