
NEW_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e9c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b78  08008030  08008030  00009030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ba8  08008ba8  0000a1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08008ba8  08008ba8  00009ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bb0  08008bb0  0000a1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bb0  08008bb0  00009bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bb4  08008bb4  00009bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08008bb8  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e8  2**0
                  CONTENTS
 10 .bss          0000061c  200001e8  200001e8  0000a1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000804  20000804  0000a1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a53c  00000000  00000000  0000a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f02  00000000  00000000  00014754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009e0  00000000  00000000  00016658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000773  00000000  00000000  00017038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022c3b  00000000  00000000  000177ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000deab  00000000  00000000  0003a3e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1f67  00000000  00000000  00048291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011a1f8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d14  00000000  00000000  0011a23c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  0011df50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008014 	.word	0x08008014

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08008014 	.word	0x08008014

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <KY037_Init>:
#define ADC_RESOLUTION 4095.0
#define REFERENCE_DECIBEL 30.0  // Reference dB level for a specific voltage (based on calibration)

ADC_HandleTypeDef* hadc_global_ky037;

void KY037_Init(ADC_HandleTypeDef* hadc) {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
    hadc_global_ky037 = hadc;
 8000f40:	4a04      	ldr	r2, [pc, #16]	@ (8000f54 <KY037_Init+0x1c>)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6013      	str	r3, [r2, #0]
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20000204 	.word	0x20000204

08000f58 <KY037_ReadDecibels>:

float KY037_ReadDecibels(void) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
    // Start ADC Conversion and wait for it to finish
    HAL_ADC_Start(hadc_global_ky037);
 8000f5e:	4b32      	ldr	r3, [pc, #200]	@ (8001028 <KY037_ReadDecibels+0xd0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f001 f8ba 	bl	80020dc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(hadc_global_ky037, HAL_MAX_DELAY);
 8000f68:	4b2f      	ldr	r3, [pc, #188]	@ (8001028 <KY037_ReadDecibels+0xd0>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f70:	4618      	mov	r0, r3
 8000f72:	f001 f985 	bl	8002280 <HAL_ADC_PollForConversion>
    uint32_t adc_value = HAL_ADC_GetValue(hadc_global_ky037);
 8000f76:	4b2c      	ldr	r3, [pc, #176]	@ (8001028 <KY037_ReadDecibels+0xd0>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f001 fa0b 	bl	8002396 <HAL_ADC_GetValue>
 8000f80:	60f8      	str	r0, [r7, #12]

    // Convert ADC value to voltage
    float voltage = (adc_value / ADC_RESOLUTION) * REFERENCE_VOLTAGE;
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f7ff fabe 	bl	8000504 <__aeabi_ui2d>
 8000f88:	a323      	add	r3, pc, #140	@ (adr r3, 8001018 <KY037_ReadDecibels+0xc0>)
 8000f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f8e:	f7ff fc5d 	bl	800084c <__aeabi_ddiv>
 8000f92:	4602      	mov	r2, r0
 8000f94:	460b      	mov	r3, r1
 8000f96:	4610      	mov	r0, r2
 8000f98:	4619      	mov	r1, r3
 8000f9a:	a321      	add	r3, pc, #132	@ (adr r3, 8001020 <KY037_ReadDecibels+0xc8>)
 8000f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa0:	f7ff fb2a 	bl	80005f8 <__aeabi_dmul>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	4610      	mov	r0, r2
 8000faa:	4619      	mov	r1, r3
 8000fac:	f7ff fdfc 	bl	8000ba8 <__aeabi_d2f>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	60bb      	str	r3, [r7, #8]

    // Calculate decibels using a logarithmic scale
    // Assumes that the sensor output is logarithmic in nature with respect to the sound level
    // This might require calibration to match the sensor's characteristics
    float decibels = REFERENCE_DECIBEL + 20 * log10(voltage / REFERENCE_VOLTAGE);
 8000fb4:	68b8      	ldr	r0, [r7, #8]
 8000fb6:	f7ff fac7 	bl	8000548 <__aeabi_f2d>
 8000fba:	a319      	add	r3, pc, #100	@ (adr r3, 8001020 <KY037_ReadDecibels+0xc8>)
 8000fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc0:	f7ff fc44 	bl	800084c <__aeabi_ddiv>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	ec43 2b17 	vmov	d7, r2, r3
 8000fcc:	eeb0 0a47 	vmov.f32	s0, s14
 8000fd0:	eef0 0a67 	vmov.f32	s1, s15
 8000fd4:	f005 fe34 	bl	8006c40 <log10>
 8000fd8:	ec51 0b10 	vmov	r0, r1, d0
 8000fdc:	f04f 0200 	mov.w	r2, #0
 8000fe0:	4b12      	ldr	r3, [pc, #72]	@ (800102c <KY037_ReadDecibels+0xd4>)
 8000fe2:	f7ff fb09 	bl	80005f8 <__aeabi_dmul>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	4610      	mov	r0, r2
 8000fec:	4619      	mov	r1, r3
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8001030 <KY037_ReadDecibels+0xd8>)
 8000ff4:	f7ff f94a 	bl	800028c <__adddf3>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4610      	mov	r0, r2
 8000ffe:	4619      	mov	r1, r3
 8001000:	f7ff fdd2 	bl	8000ba8 <__aeabi_d2f>
 8001004:	4603      	mov	r3, r0
 8001006:	607b      	str	r3, [r7, #4]

    return decibels;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	ee07 3a90 	vmov	s15, r3
}
 800100e:	eeb0 0a67 	vmov.f32	s0, s15
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	00000000 	.word	0x00000000
 800101c:	40affe00 	.word	0x40affe00
 8001020:	66666666 	.word	0x66666666
 8001024:	400a6666 	.word	0x400a6666
 8001028:	20000204 	.word	0x20000204
 800102c:	40340000 	.word	0x40340000
 8001030:	403e0000 	.word	0x403e0000

08001034 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001034:	b5b0      	push	{r4, r5, r7, lr}
 8001036:	b08a      	sub	sp, #40	@ 0x28
 8001038:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103a:	f000 ff75 	bl	8001f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103e:	f000 f8b7 	bl	80011b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001042:	f000 f99f 	bl	8001384 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001046:	f000 f96f 	bl	8001328 <MX_I2C1_Init>
  MX_ADC1_Init();
 800104a:	f000 f91b 	bl	8001284 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  MQ135_Init(&hadc1);
 800104e:	4850      	ldr	r0, [pc, #320]	@ (8001190 <main+0x15c>)
 8001050:	f000 f9ee 	bl	8001430 <MQ135_Init>
     KY037_Init(&hadc1);
 8001054:	484e      	ldr	r0, [pc, #312]	@ (8001190 <main+0x15c>)
 8001056:	f7ff ff6f 	bl	8000f38 <KY037_Init>
     ssd1306_Init();
 800105a:	f000 fb81 	bl	8001760 <ssd1306_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Simulate high AQI and noise levels
	  // Simulate high AQI and noise levels
	  HAL_ADC_Start(&hadc1);
 800105e:	484c      	ldr	r0, [pc, #304]	@ (8001190 <main+0x15c>)
 8001060:	f001 f83c 	bl	80020dc <HAL_ADC_Start>
	  	      HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001064:	f04f 31ff 	mov.w	r1, #4294967295
 8001068:	4849      	ldr	r0, [pc, #292]	@ (8001190 <main+0x15c>)
 800106a:	f001 f909 	bl	8002280 <HAL_ADC_PollForConversion>
	  	      float aqi = MQ135_ReadPPM();
 800106e:	f000 fa87 	bl	8001580 <MQ135_ReadPPM>
 8001072:	ed87 0a07 	vstr	s0, [r7, #28]

	  	      // Start ADC conversion for KY037
	  	      HAL_ADC_Start(&hadc1);
 8001076:	4846      	ldr	r0, [pc, #280]	@ (8001190 <main+0x15c>)
 8001078:	f001 f830 	bl	80020dc <HAL_ADC_Start>
	  	      HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800107c:	f04f 31ff 	mov.w	r1, #4294967295
 8001080:	4843      	ldr	r0, [pc, #268]	@ (8001190 <main+0x15c>)
 8001082:	f001 f8fd 	bl	8002280 <HAL_ADC_PollForConversion>
	  	      float noise_level = KY037_ReadDecibels();
 8001086:	f7ff ff67 	bl	8000f58 <KY037_ReadDecibels>
 800108a:	ed87 0a06 	vstr	s0, [r7, #24]

	  	      // Debugging prints for verification
	  	      printf("AQI: %.2f, Noise Level: %.2f dB\n", aqi, noise_level);
 800108e:	69f8      	ldr	r0, [r7, #28]
 8001090:	f7ff fa5a 	bl	8000548 <__aeabi_f2d>
 8001094:	4604      	mov	r4, r0
 8001096:	460d      	mov	r5, r1
 8001098:	69b8      	ldr	r0, [r7, #24]
 800109a:	f7ff fa55 	bl	8000548 <__aeabi_f2d>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	e9cd 2300 	strd	r2, r3, [sp]
 80010a6:	4622      	mov	r2, r4
 80010a8:	462b      	mov	r3, r5
 80010aa:	483a      	ldr	r0, [pc, #232]	@ (8001194 <main+0x160>)
 80010ac:	f003 fc86 	bl	80049bc <iprintf>

	  	      // Display AQI on OLED
	  	      ssd1306_Fill(Black);
 80010b0:	2000      	movs	r0, #0
 80010b2:	f000 fbbf 	bl	8001834 <ssd1306_Fill>
	  	      ssd1306_SetCursor(2, 0);
 80010b6:	2100      	movs	r1, #0
 80010b8:	2002      	movs	r0, #2
 80010ba:	f000 fd05 	bl	8001ac8 <ssd1306_SetCursor>
	  	      ssd1306_WriteString("AQI: ", Font_7x10, White);
 80010be:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <main+0x164>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	9200      	str	r2, [sp, #0]
 80010c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010c6:	4835      	ldr	r0, [pc, #212]	@ (800119c <main+0x168>)
 80010c8:	f000 fcd8 	bl	8001a7c <ssd1306_WriteString>
	  	      char aqi_str[10];
	  	      sprintf(aqi_str, "%.2f", aqi);
 80010cc:	69f8      	ldr	r0, [r7, #28]
 80010ce:	f7ff fa3b 	bl	8000548 <__aeabi_f2d>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	f107 000c 	add.w	r0, r7, #12
 80010da:	4931      	ldr	r1, [pc, #196]	@ (80011a0 <main+0x16c>)
 80010dc:	f003 fc80 	bl	80049e0 <siprintf>
	  	      ssd1306_WriteString(aqi_str, Font_7x10, White);
 80010e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001198 <main+0x164>)
 80010e2:	f107 000c 	add.w	r0, r7, #12
 80010e6:	2201      	movs	r2, #1
 80010e8:	9200      	str	r2, [sp, #0]
 80010ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010ec:	f000 fcc6 	bl	8001a7c <ssd1306_WriteString>
	  	      ssd1306_UpdateScreen();
 80010f0:	f000 fbb8 	bl	8001864 <ssd1306_UpdateScreen>

	  	      HAL_Delay(2000);  // 2-second delay
 80010f4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010f8:	f000 ff88 	bl	800200c <HAL_Delay>

	  	      // Display noise level on OLED
	  	      ssd1306_SetCursor(2, 0);
 80010fc:	2100      	movs	r1, #0
 80010fe:	2002      	movs	r0, #2
 8001100:	f000 fce2 	bl	8001ac8 <ssd1306_SetCursor>
	  	      ssd1306_WriteString("Noise: ", Font_7x10, White);
 8001104:	4b24      	ldr	r3, [pc, #144]	@ (8001198 <main+0x164>)
 8001106:	2201      	movs	r2, #1
 8001108:	9200      	str	r2, [sp, #0]
 800110a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800110c:	4825      	ldr	r0, [pc, #148]	@ (80011a4 <main+0x170>)
 800110e:	f000 fcb5 	bl	8001a7c <ssd1306_WriteString>
	  	      char noise_str[10];
	  	      sprintf(noise_str, "%.2f dB", noise_level);
 8001112:	69b8      	ldr	r0, [r7, #24]
 8001114:	f7ff fa18 	bl	8000548 <__aeabi_f2d>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4638      	mov	r0, r7
 800111e:	4922      	ldr	r1, [pc, #136]	@ (80011a8 <main+0x174>)
 8001120:	f003 fc5e 	bl	80049e0 <siprintf>
	  	      ssd1306_WriteString(noise_str, Font_7x10, White);
 8001124:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <main+0x164>)
 8001126:	4638      	mov	r0, r7
 8001128:	2201      	movs	r2, #1
 800112a:	9200      	str	r2, [sp, #0]
 800112c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800112e:	f000 fca5 	bl	8001a7c <ssd1306_WriteString>
	  	      ssd1306_UpdateScreen();
 8001132:	f000 fb97 	bl	8001864 <ssd1306_UpdateScreen>

	  	      // Buzzer control based on AQI and Noise levels
	  	      if (aqi > AQI_THRESHOLD || noise_level > NOISE_THRESHOLD) {
 8001136:	edd7 7a07 	vldr	s15, [r7, #28]
 800113a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800113e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	dc08      	bgt.n	800115a <main+0x126>
 8001148:	edd7 7a06 	vldr	s15, [r7, #24]
 800114c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001150:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001158:	dd0a      	ble.n	8001170 <main+0x13c>
	  	          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  // Turn on buzzer
 800115a:	2201      	movs	r2, #1
 800115c:	2101      	movs	r1, #1
 800115e:	4813      	ldr	r0, [pc, #76]	@ (80011ac <main+0x178>)
 8001160:	f001 fdc6 	bl	8002cf0 <HAL_GPIO_WritePin>
	  	        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001164:	2201      	movs	r2, #1
 8001166:	2102      	movs	r1, #2
 8001168:	4810      	ldr	r0, [pc, #64]	@ (80011ac <main+0x178>)
 800116a:	f001 fdc1 	bl	8002cf0 <HAL_GPIO_WritePin>
 800116e:	e009      	b.n	8001184 <main+0x150>
	  	      } else {
	  	          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2101      	movs	r1, #1
 8001174:	480d      	ldr	r0, [pc, #52]	@ (80011ac <main+0x178>)
 8001176:	f001 fdbb 	bl	8002cf0 <HAL_GPIO_WritePin>
	  	        HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1, GPIO_PIN_RESET);// Turn off buzzer
 800117a:	2200      	movs	r2, #0
 800117c:	2102      	movs	r1, #2
 800117e:	480b      	ldr	r0, [pc, #44]	@ (80011ac <main+0x178>)
 8001180:	f001 fdb6 	bl	8002cf0 <HAL_GPIO_WritePin>
	  	      }

	  	      HAL_Delay(2000);  // Delay before next reading
 8001184:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001188:	f000 ff40 	bl	800200c <HAL_Delay>
  {
 800118c:	e767      	b.n	800105e <main+0x2a>
 800118e:	bf00      	nop
 8001190:	20000208 	.word	0x20000208
 8001194:	08008030 	.word	0x08008030
 8001198:	080087e0 	.word	0x080087e0
 800119c:	08008054 	.word	0x08008054
 80011a0:	0800805c 	.word	0x0800805c
 80011a4:	08008064 	.word	0x08008064
 80011a8:	0800806c 	.word	0x0800806c
 80011ac:	40020400 	.word	0x40020400

080011b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b094      	sub	sp, #80	@ 0x50
 80011b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	f107 0320 	add.w	r3, r7, #32
 80011ba:	2230      	movs	r2, #48	@ 0x30
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fc8b 	bl	8004ada <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c4:	f107 030c 	add.w	r3, r7, #12
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d4:	2300      	movs	r3, #0
 80011d6:	60bb      	str	r3, [r7, #8]
 80011d8:	4b28      	ldr	r3, [pc, #160]	@ (800127c <SystemClock_Config+0xcc>)
 80011da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011dc:	4a27      	ldr	r2, [pc, #156]	@ (800127c <SystemClock_Config+0xcc>)
 80011de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e4:	4b25      	ldr	r3, [pc, #148]	@ (800127c <SystemClock_Config+0xcc>)
 80011e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f0:	2300      	movs	r3, #0
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	4b22      	ldr	r3, [pc, #136]	@ (8001280 <SystemClock_Config+0xd0>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a21      	ldr	r2, [pc, #132]	@ (8001280 <SystemClock_Config+0xd0>)
 80011fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011fe:	6013      	str	r3, [r2, #0]
 8001200:	4b1f      	ldr	r3, [pc, #124]	@ (8001280 <SystemClock_Config+0xd0>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001208:	607b      	str	r3, [r7, #4]
 800120a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800120c:	2301      	movs	r3, #1
 800120e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001210:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001214:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001216:	2302      	movs	r3, #2
 8001218:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800121e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001220:	2308      	movs	r3, #8
 8001222:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001224:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001228:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800122a:	2302      	movs	r3, #2
 800122c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800122e:	2307      	movs	r3, #7
 8001230:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001232:	f107 0320 	add.w	r3, r7, #32
 8001236:	4618      	mov	r0, r3
 8001238:	f002 fa22 	bl	8003680 <HAL_RCC_OscConfig>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001242:	f000 f8ef 	bl	8001424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001246:	230f      	movs	r3, #15
 8001248:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800124a:	2302      	movs	r3, #2
 800124c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001252:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001256:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001258:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800125c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	2105      	movs	r1, #5
 8001264:	4618      	mov	r0, r3
 8001266:	f002 fc83 	bl	8003b70 <HAL_RCC_ClockConfig>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001270:	f000 f8d8 	bl	8001424 <Error_Handler>
  }
}
 8001274:	bf00      	nop
 8001276:	3750      	adds	r7, #80	@ 0x50
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40023800 	.word	0x40023800
 8001280:	40007000 	.word	0x40007000

08001284 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800128a:	463b      	mov	r3, r7
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001296:	4b21      	ldr	r3, [pc, #132]	@ (800131c <MX_ADC1_Init+0x98>)
 8001298:	4a21      	ldr	r2, [pc, #132]	@ (8001320 <MX_ADC1_Init+0x9c>)
 800129a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800129c:	4b1f      	ldr	r3, [pc, #124]	@ (800131c <MX_ADC1_Init+0x98>)
 800129e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012a4:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <MX_ADC1_Init+0x98>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012aa:	4b1c      	ldr	r3, [pc, #112]	@ (800131c <MX_ADC1_Init+0x98>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012b0:	4b1a      	ldr	r3, [pc, #104]	@ (800131c <MX_ADC1_Init+0x98>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012b6:	4b19      	ldr	r3, [pc, #100]	@ (800131c <MX_ADC1_Init+0x98>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012be:	4b17      	ldr	r3, [pc, #92]	@ (800131c <MX_ADC1_Init+0x98>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012c4:	4b15      	ldr	r3, [pc, #84]	@ (800131c <MX_ADC1_Init+0x98>)
 80012c6:	4a17      	ldr	r2, [pc, #92]	@ (8001324 <MX_ADC1_Init+0xa0>)
 80012c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ca:	4b14      	ldr	r3, [pc, #80]	@ (800131c <MX_ADC1_Init+0x98>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <MX_ADC1_Init+0x98>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012d6:	4b11      	ldr	r3, [pc, #68]	@ (800131c <MX_ADC1_Init+0x98>)
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <MX_ADC1_Init+0x98>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012e4:	480d      	ldr	r0, [pc, #52]	@ (800131c <MX_ADC1_Init+0x98>)
 80012e6:	f000 feb5 	bl	8002054 <HAL_ADC_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012f0:	f000 f898 	bl	8001424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012f8:	2301      	movs	r3, #1
 80012fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001300:	463b      	mov	r3, r7
 8001302:	4619      	mov	r1, r3
 8001304:	4805      	ldr	r0, [pc, #20]	@ (800131c <MX_ADC1_Init+0x98>)
 8001306:	f001 f853 	bl	80023b0 <HAL_ADC_ConfigChannel>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001310:	f000 f888 	bl	8001424 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001314:	bf00      	nop
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000208 	.word	0x20000208
 8001320:	40012000 	.word	0x40012000
 8001324:	0f000001 	.word	0x0f000001

08001328 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800132c:	4b12      	ldr	r3, [pc, #72]	@ (8001378 <MX_I2C1_Init+0x50>)
 800132e:	4a13      	ldr	r2, [pc, #76]	@ (800137c <MX_I2C1_Init+0x54>)
 8001330:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001332:	4b11      	ldr	r3, [pc, #68]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001334:	4a12      	ldr	r2, [pc, #72]	@ (8001380 <MX_I2C1_Init+0x58>)
 8001336:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001338:	4b0f      	ldr	r3, [pc, #60]	@ (8001378 <MX_I2C1_Init+0x50>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800133e:	4b0e      	ldr	r3, [pc, #56]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001344:	4b0c      	ldr	r3, [pc, #48]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001346:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800134a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800134c:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <MX_I2C1_Init+0x50>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001352:	4b09      	ldr	r3, [pc, #36]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001358:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <MX_I2C1_Init+0x50>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800135e:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001364:	4804      	ldr	r0, [pc, #16]	@ (8001378 <MX_I2C1_Init+0x50>)
 8001366:	f001 fcdd 	bl	8002d24 <HAL_I2C_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001370:	f000 f858 	bl	8001424 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000250 	.word	0x20000250
 800137c:	40005400 	.word	0x40005400
 8001380:	00061a80 	.word	0x00061a80

08001384 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b088      	sub	sp, #32
 8001388:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138a:	f107 030c 	add.w	r3, r7, #12
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]
 8001398:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	4b1f      	ldr	r3, [pc, #124]	@ (800141c <MX_GPIO_Init+0x98>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	4a1e      	ldr	r2, [pc, #120]	@ (800141c <MX_GPIO_Init+0x98>)
 80013a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013aa:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <MX_GPIO_Init+0x98>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013b2:	60bb      	str	r3, [r7, #8]
 80013b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	4b18      	ldr	r3, [pc, #96]	@ (800141c <MX_GPIO_Init+0x98>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a17      	ldr	r2, [pc, #92]	@ (800141c <MX_GPIO_Init+0x98>)
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	4b15      	ldr	r3, [pc, #84]	@ (800141c <MX_GPIO_Init+0x98>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	603b      	str	r3, [r7, #0]
 80013d6:	4b11      	ldr	r3, [pc, #68]	@ (800141c <MX_GPIO_Init+0x98>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	4a10      	ldr	r2, [pc, #64]	@ (800141c <MX_GPIO_Init+0x98>)
 80013dc:	f043 0302 	orr.w	r3, r3, #2
 80013e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e2:	4b0e      	ldr	r3, [pc, #56]	@ (800141c <MX_GPIO_Init+0x98>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2103      	movs	r1, #3
 80013f2:	480b      	ldr	r0, [pc, #44]	@ (8001420 <MX_GPIO_Init+0x9c>)
 80013f4:	f001 fc7c 	bl	8002cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80013f8:	2303      	movs	r3, #3
 80013fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fc:	2301      	movs	r3, #1
 80013fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001400:	2301      	movs	r3, #1
 8001402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	4619      	mov	r1, r3
 800140e:	4804      	ldr	r0, [pc, #16]	@ (8001420 <MX_GPIO_Init+0x9c>)
 8001410:	f001 fad2 	bl	80029b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001414:	bf00      	nop
 8001416:	3720      	adds	r7, #32
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800
 8001420:	40020400 	.word	0x40020400

08001424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001428:	b672      	cpsid	i
}
 800142a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <Error_Handler+0x8>

08001430 <MQ135_Init>:
#define NOX_EXPONENT -0.8
#define O3_EXPONENT -1.15

ADC_HandleTypeDef* hadc_global;

void MQ135_Init(ADC_HandleTypeDef* hadc) {
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
    hadc_global = hadc;
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <MQ135_Init+0x1c>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6013      	str	r3, [r2, #0]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	200002a4 	.word	0x200002a4

08001450 <calculateResistance>:

float calculateResistance(float adc_value) {
 8001450:	b5b0      	push	{r4, r5, r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	ed87 0a01 	vstr	s0, [r7, #4]
    float voltage = (adc_value / 4095.0) * 3.3;
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff f874 	bl	8000548 <__aeabi_f2d>
 8001460:	a322      	add	r3, pc, #136	@ (adr r3, 80014ec <calculateResistance+0x9c>)
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	f7ff f9f1 	bl	800084c <__aeabi_ddiv>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	4610      	mov	r0, r2
 8001470:	4619      	mov	r1, r3
 8001472:	a320      	add	r3, pc, #128	@ (adr r3, 80014f4 <calculateResistance+0xa4>)
 8001474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001478:	f7ff f8be 	bl	80005f8 <__aeabi_dmul>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	4610      	mov	r0, r2
 8001482:	4619      	mov	r1, r3
 8001484:	f7ff fb90 	bl	8000ba8 <__aeabi_d2f>
 8001488:	4603      	mov	r3, r0
 800148a:	60fb      	str	r3, [r7, #12]
    return ((3.3 - voltage) / voltage) * RL_VALUE;
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f7ff f85b 	bl	8000548 <__aeabi_f2d>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	a117      	add	r1, pc, #92	@ (adr r1, 80014f4 <calculateResistance+0xa4>)
 8001498:	e9d1 0100 	ldrd	r0, r1, [r1]
 800149c:	f7fe fef4 	bl	8000288 <__aeabi_dsub>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4614      	mov	r4, r2
 80014a6:	461d      	mov	r5, r3
 80014a8:	68f8      	ldr	r0, [r7, #12]
 80014aa:	f7ff f84d 	bl	8000548 <__aeabi_f2d>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4620      	mov	r0, r4
 80014b4:	4629      	mov	r1, r5
 80014b6:	f7ff f9c9 	bl	800084c <__aeabi_ddiv>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4610      	mov	r0, r2
 80014c0:	4619      	mov	r1, r3
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	4b08      	ldr	r3, [pc, #32]	@ (80014e8 <calculateResistance+0x98>)
 80014c8:	f7ff f896 	bl	80005f8 <__aeabi_dmul>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	4610      	mov	r0, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	f7ff fb68 	bl	8000ba8 <__aeabi_d2f>
 80014d8:	4603      	mov	r3, r0
 80014da:	ee07 3a90 	vmov	s15, r3
}
 80014de:	eeb0 0a67 	vmov.f32	s0, s15
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bdb0      	pop	{r4, r5, r7, pc}
 80014e8:	40240000 	.word	0x40240000
 80014ec:	00000000 	.word	0x00000000
 80014f0:	40affe00 	.word	0x40affe00
 80014f4:	66666666 	.word	0x66666666
 80014f8:	400a6666 	.word	0x400a6666

080014fc <calculatePPM>:

float calculatePPM(float resistance, float ppm_const, float exponent) {
 80014fc:	b5b0      	push	{r4, r5, r7, lr}
 80014fe:	ed2d 8b02 	vpush	{d8}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	ed87 0a03 	vstr	s0, [r7, #12]
 800150a:	edc7 0a02 	vstr	s1, [r7, #8]
 800150e:	ed87 1a01 	vstr	s2, [r7, #4]
    return ppm_const * pow((resistance / R0), exponent);
 8001512:	68b8      	ldr	r0, [r7, #8]
 8001514:	f7ff f818 	bl	8000548 <__aeabi_f2d>
 8001518:	4604      	mov	r4, r0
 800151a:	460d      	mov	r5, r1
 800151c:	68f8      	ldr	r0, [r7, #12]
 800151e:	f7ff f813 	bl	8000548 <__aeabi_f2d>
 8001522:	f04f 0200 	mov.w	r2, #0
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <calculatePPM+0x80>)
 8001528:	f7ff f990 	bl	800084c <__aeabi_ddiv>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	ec43 2b18 	vmov	d8, r2, r3
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff f807 	bl	8000548 <__aeabi_f2d>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	ec43 2b11 	vmov	d1, r2, r3
 8001542:	eeb0 0a48 	vmov.f32	s0, s16
 8001546:	eef0 0a68 	vmov.f32	s1, s17
 800154a:	f005 fbb7 	bl	8006cbc <pow>
 800154e:	ec53 2b10 	vmov	r2, r3, d0
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7ff f84f 	bl	80005f8 <__aeabi_dmul>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4610      	mov	r0, r2
 8001560:	4619      	mov	r1, r3
 8001562:	f7ff fb21 	bl	8000ba8 <__aeabi_d2f>
 8001566:	4603      	mov	r3, r0
 8001568:	ee07 3a90 	vmov	s15, r3
}
 800156c:	eeb0 0a67 	vmov.f32	s0, s15
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	ecbd 8b02 	vpop	{d8}
 8001578:	bdb0      	pop	{r4, r5, r7, pc}
 800157a:	bf00      	nop
 800157c:	40240000 	.word	0x40240000

08001580 <MQ135_ReadPPM>:

float MQ135_ReadPPM(void) {
 8001580:	b5b0      	push	{r4, r5, r7, lr}
 8001582:	b088      	sub	sp, #32
 8001584:	af00      	add	r7, sp, #0
    // Start ADC Conversion and wait for it to finish
    HAL_ADC_Start(hadc_global);
 8001586:	4b52      	ldr	r3, [pc, #328]	@ (80016d0 <MQ135_ReadPPM+0x150>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f000 fda6 	bl	80020dc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(hadc_global, HAL_MAX_DELAY);
 8001590:	4b4f      	ldr	r3, [pc, #316]	@ (80016d0 <MQ135_ReadPPM+0x150>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f04f 31ff 	mov.w	r1, #4294967295
 8001598:	4618      	mov	r0, r3
 800159a:	f000 fe71 	bl	8002280 <HAL_ADC_PollForConversion>
    uint32_t adc_value = HAL_ADC_GetValue(hadc_global);
 800159e:	4b4c      	ldr	r3, [pc, #304]	@ (80016d0 <MQ135_ReadPPM+0x150>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 fef7 	bl	8002396 <HAL_ADC_GetValue>
 80015a8:	61f8      	str	r0, [r7, #28]

    // Calculate resistance
    float resistance = calculateResistance(adc_value);
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	ee07 3a90 	vmov	s15, r3
 80015b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b4:	eeb0 0a67 	vmov.f32	s0, s15
 80015b8:	f7ff ff4a 	bl	8001450 <calculateResistance>
 80015bc:	ed87 0a06 	vstr	s0, [r7, #24]

    // Calculate individual PPM values for different gases
    float ppm_co2 = calculatePPM(resistance, PPM_CO2_CONST, CO2_EXPONENT);
 80015c0:	ed9f 1a44 	vldr	s2, [pc, #272]	@ 80016d4 <MQ135_ReadPPM+0x154>
 80015c4:	eddf 0a44 	vldr	s1, [pc, #272]	@ 80016d8 <MQ135_ReadPPM+0x158>
 80015c8:	ed97 0a06 	vldr	s0, [r7, #24]
 80015cc:	f7ff ff96 	bl	80014fc <calculatePPM>
 80015d0:	ed87 0a05 	vstr	s0, [r7, #20]
    float ppm_smoke = calculatePPM(resistance, PPM_SMOKE_CONST, SMOKE_EXPONENT);
 80015d4:	ed9f 1a41 	vldr	s2, [pc, #260]	@ 80016dc <MQ135_ReadPPM+0x15c>
 80015d8:	eddf 0a41 	vldr	s1, [pc, #260]	@ 80016e0 <MQ135_ReadPPM+0x160>
 80015dc:	ed97 0a06 	vldr	s0, [r7, #24]
 80015e0:	f7ff ff8c 	bl	80014fc <calculatePPM>
 80015e4:	ed87 0a04 	vstr	s0, [r7, #16]
    float ppm_nox = calculatePPM(resistance, PPM_NOX_CONST, NOX_EXPONENT);
 80015e8:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 80016e4 <MQ135_ReadPPM+0x164>
 80015ec:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 80015f0:	ed97 0a06 	vldr	s0, [r7, #24]
 80015f4:	f7ff ff82 	bl	80014fc <calculatePPM>
 80015f8:	ed87 0a03 	vstr	s0, [r7, #12]
    float ppm_o3 = calculatePPM(resistance, PPM_O3_CONST, O3_EXPONENT);
 80015fc:	ed9f 1a3a 	vldr	s2, [pc, #232]	@ 80016e8 <MQ135_ReadPPM+0x168>
 8001600:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8001604:	ed97 0a06 	vldr	s0, [r7, #24]
 8001608:	f7ff ff78 	bl	80014fc <calculatePPM>
 800160c:	ed87 0a02 	vstr	s0, [r7, #8]

    // Weighted average or combined PPM (customize the weights as necessary)
    float combined_ppm = (ppm_co2 * 0.4) + (ppm_smoke * 0.3) + (ppm_nox * 0.2) + (ppm_o3 * 0.1);
 8001610:	6978      	ldr	r0, [r7, #20]
 8001612:	f7fe ff99 	bl	8000548 <__aeabi_f2d>
 8001616:	a326      	add	r3, pc, #152	@ (adr r3, 80016b0 <MQ135_ReadPPM+0x130>)
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	f7fe ffec 	bl	80005f8 <__aeabi_dmul>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4614      	mov	r4, r2
 8001626:	461d      	mov	r5, r3
 8001628:	6938      	ldr	r0, [r7, #16]
 800162a:	f7fe ff8d 	bl	8000548 <__aeabi_f2d>
 800162e:	a322      	add	r3, pc, #136	@ (adr r3, 80016b8 <MQ135_ReadPPM+0x138>)
 8001630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001634:	f7fe ffe0 	bl	80005f8 <__aeabi_dmul>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	4620      	mov	r0, r4
 800163e:	4629      	mov	r1, r5
 8001640:	f7fe fe24 	bl	800028c <__adddf3>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4614      	mov	r4, r2
 800164a:	461d      	mov	r5, r3
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	f7fe ff7b 	bl	8000548 <__aeabi_f2d>
 8001652:	a31b      	add	r3, pc, #108	@ (adr r3, 80016c0 <MQ135_ReadPPM+0x140>)
 8001654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001658:	f7fe ffce 	bl	80005f8 <__aeabi_dmul>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4620      	mov	r0, r4
 8001662:	4629      	mov	r1, r5
 8001664:	f7fe fe12 	bl	800028c <__adddf3>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4614      	mov	r4, r2
 800166e:	461d      	mov	r5, r3
 8001670:	68b8      	ldr	r0, [r7, #8]
 8001672:	f7fe ff69 	bl	8000548 <__aeabi_f2d>
 8001676:	a314      	add	r3, pc, #80	@ (adr r3, 80016c8 <MQ135_ReadPPM+0x148>)
 8001678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167c:	f7fe ffbc 	bl	80005f8 <__aeabi_dmul>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4620      	mov	r0, r4
 8001686:	4629      	mov	r1, r5
 8001688:	f7fe fe00 	bl	800028c <__adddf3>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4610      	mov	r0, r2
 8001692:	4619      	mov	r1, r3
 8001694:	f7ff fa88 	bl	8000ba8 <__aeabi_d2f>
 8001698:	4603      	mov	r3, r0
 800169a:	607b      	str	r3, [r7, #4]

    return combined_ppm;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	ee07 3a90 	vmov	s15, r3
}
 80016a2:	eeb0 0a67 	vmov.f32	s0, s15
 80016a6:	3720      	adds	r7, #32
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bdb0      	pop	{r4, r5, r7, pc}
 80016ac:	f3af 8000 	nop.w
 80016b0:	9999999a 	.word	0x9999999a
 80016b4:	3fd99999 	.word	0x3fd99999
 80016b8:	33333333 	.word	0x33333333
 80016bc:	3fd33333 	.word	0x3fd33333
 80016c0:	9999999a 	.word	0x9999999a
 80016c4:	3fc99999 	.word	0x3fc99999
 80016c8:	9999999a 	.word	0x9999999a
 80016cc:	3fb99999 	.word	0x3fb99999
 80016d0:	200002a4 	.word	0x200002a4
 80016d4:	c03137de 	.word	0xc03137de
 80016d8:	42e93442 	.word	0x42e93442
 80016dc:	bfbf9db2 	.word	0xbfbf9db2
 80016e0:	40133333 	.word	0x40133333
 80016e4:	bf4ccccd 	.word	0xbf4ccccd
 80016e8:	bf933333 	.word	0xbf933333

080016ec <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
	...

080016fc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af04      	add	r7, sp, #16
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	9302      	str	r3, [sp, #8]
 800170c:	2301      	movs	r3, #1
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	1dfb      	adds	r3, r7, #7
 8001712:	9300      	str	r3, [sp, #0]
 8001714:	2301      	movs	r3, #1
 8001716:	2200      	movs	r2, #0
 8001718:	2178      	movs	r1, #120	@ 0x78
 800171a:	4803      	ldr	r0, [pc, #12]	@ (8001728 <ssd1306_WriteCommand+0x2c>)
 800171c:	f001 fc46 	bl	8002fac <HAL_I2C_Mem_Write>
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000250 	.word	0x20000250

0800172c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af04      	add	r7, sp, #16
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	b29b      	uxth	r3, r3
 800173a:	f04f 32ff 	mov.w	r2, #4294967295
 800173e:	9202      	str	r2, [sp, #8]
 8001740:	9301      	str	r3, [sp, #4]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	9300      	str	r3, [sp, #0]
 8001746:	2301      	movs	r3, #1
 8001748:	2240      	movs	r2, #64	@ 0x40
 800174a:	2178      	movs	r1, #120	@ 0x78
 800174c:	4803      	ldr	r0, [pc, #12]	@ (800175c <ssd1306_WriteData+0x30>)
 800174e:	f001 fc2d 	bl	8002fac <HAL_I2C_Mem_Write>
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000250 	.word	0x20000250

08001760 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001764:	f7ff ffc2 	bl	80016ec <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001768:	2064      	movs	r0, #100	@ 0x64
 800176a:	f000 fc4f 	bl	800200c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800176e:	2000      	movs	r0, #0
 8001770:	f000 f9d6 	bl	8001b20 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001774:	2020      	movs	r0, #32
 8001776:	f7ff ffc1 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff ffbe 	bl	80016fc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001780:	20b0      	movs	r0, #176	@ 0xb0
 8001782:	f7ff ffbb 	bl	80016fc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001786:	20c8      	movs	r0, #200	@ 0xc8
 8001788:	f7ff ffb8 	bl	80016fc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800178c:	2000      	movs	r0, #0
 800178e:	f7ff ffb5 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001792:	2010      	movs	r0, #16
 8001794:	f7ff ffb2 	bl	80016fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001798:	2040      	movs	r0, #64	@ 0x40
 800179a:	f7ff ffaf 	bl	80016fc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800179e:	20ff      	movs	r0, #255	@ 0xff
 80017a0:	f000 f9aa 	bl	8001af8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80017a4:	20a1      	movs	r0, #161	@ 0xa1
 80017a6:	f7ff ffa9 	bl	80016fc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80017aa:	20a6      	movs	r0, #166	@ 0xa6
 80017ac:	f7ff ffa6 	bl	80016fc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80017b0:	20a8      	movs	r0, #168	@ 0xa8
 80017b2:	f7ff ffa3 	bl	80016fc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80017b6:	203f      	movs	r0, #63	@ 0x3f
 80017b8:	f7ff ffa0 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80017bc:	20a4      	movs	r0, #164	@ 0xa4
 80017be:	f7ff ff9d 	bl	80016fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80017c2:	20d3      	movs	r0, #211	@ 0xd3
 80017c4:	f7ff ff9a 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80017c8:	2000      	movs	r0, #0
 80017ca:	f7ff ff97 	bl	80016fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80017ce:	20d5      	movs	r0, #213	@ 0xd5
 80017d0:	f7ff ff94 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80017d4:	20f0      	movs	r0, #240	@ 0xf0
 80017d6:	f7ff ff91 	bl	80016fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80017da:	20d9      	movs	r0, #217	@ 0xd9
 80017dc:	f7ff ff8e 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80017e0:	2022      	movs	r0, #34	@ 0x22
 80017e2:	f7ff ff8b 	bl	80016fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80017e6:	20da      	movs	r0, #218	@ 0xda
 80017e8:	f7ff ff88 	bl	80016fc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80017ec:	2012      	movs	r0, #18
 80017ee:	f7ff ff85 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80017f2:	20db      	movs	r0, #219	@ 0xdb
 80017f4:	f7ff ff82 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80017f8:	2020      	movs	r0, #32
 80017fa:	f7ff ff7f 	bl	80016fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80017fe:	208d      	movs	r0, #141	@ 0x8d
 8001800:	f7ff ff7c 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001804:	2014      	movs	r0, #20
 8001806:	f7ff ff79 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800180a:	2001      	movs	r0, #1
 800180c:	f000 f988 	bl	8001b20 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001810:	2000      	movs	r0, #0
 8001812:	f000 f80f 	bl	8001834 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001816:	f000 f825 	bl	8001864 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800181a:	4b05      	ldr	r3, [pc, #20]	@ (8001830 <ssd1306_Init+0xd0>)
 800181c:	2200      	movs	r2, #0
 800181e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001820:	4b03      	ldr	r3, [pc, #12]	@ (8001830 <ssd1306_Init+0xd0>)
 8001822:	2200      	movs	r2, #0
 8001824:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001826:	4b02      	ldr	r3, [pc, #8]	@ (8001830 <ssd1306_Init+0xd0>)
 8001828:	2201      	movs	r2, #1
 800182a:	711a      	strb	r2, [r3, #4]
}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	200006a8 	.word	0x200006a8

08001834 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <ssd1306_Fill+0x14>
 8001844:	2300      	movs	r3, #0
 8001846:	e000      	b.n	800184a <ssd1306_Fill+0x16>
 8001848:	23ff      	movs	r3, #255	@ 0xff
 800184a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800184e:	4619      	mov	r1, r3
 8001850:	4803      	ldr	r0, [pc, #12]	@ (8001860 <ssd1306_Fill+0x2c>)
 8001852:	f003 f942 	bl	8004ada <memset>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	200002a8 	.word	0x200002a8

08001864 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800186a:	2300      	movs	r3, #0
 800186c:	71fb      	strb	r3, [r7, #7]
 800186e:	e016      	b.n	800189e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	3b50      	subs	r3, #80	@ 0x50
 8001874:	b2db      	uxtb	r3, r3
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ff40 	bl	80016fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800187c:	2000      	movs	r0, #0
 800187e:	f7ff ff3d 	bl	80016fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001882:	2010      	movs	r0, #16
 8001884:	f7ff ff3a 	bl	80016fc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	01db      	lsls	r3, r3, #7
 800188c:	4a08      	ldr	r2, [pc, #32]	@ (80018b0 <ssd1306_UpdateScreen+0x4c>)
 800188e:	4413      	add	r3, r2
 8001890:	2180      	movs	r1, #128	@ 0x80
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ff4a 	bl	800172c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	3301      	adds	r3, #1
 800189c:	71fb      	strb	r3, [r7, #7]
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	2b07      	cmp	r3, #7
 80018a2:	d9e5      	bls.n	8001870 <ssd1306_UpdateScreen+0xc>
    }
}
 80018a4:	bf00      	nop
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200002a8 	.word	0x200002a8

080018b4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
 80018be:	460b      	mov	r3, r1
 80018c0:	71bb      	strb	r3, [r7, #6]
 80018c2:	4613      	mov	r3, r2
 80018c4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	db3d      	blt.n	800194a <ssd1306_DrawPixel+0x96>
 80018ce:	79bb      	ldrb	r3, [r7, #6]
 80018d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80018d2:	d83a      	bhi.n	800194a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80018d4:	797b      	ldrb	r3, [r7, #5]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d11a      	bne.n	8001910 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80018da:	79fa      	ldrb	r2, [r7, #7]
 80018dc:	79bb      	ldrb	r3, [r7, #6]
 80018de:	08db      	lsrs	r3, r3, #3
 80018e0:	b2d8      	uxtb	r0, r3
 80018e2:	4603      	mov	r3, r0
 80018e4:	01db      	lsls	r3, r3, #7
 80018e6:	4413      	add	r3, r2
 80018e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <ssd1306_DrawPixel+0xa4>)
 80018ea:	5cd3      	ldrb	r3, [r2, r3]
 80018ec:	b25a      	sxtb	r2, r3
 80018ee:	79bb      	ldrb	r3, [r7, #6]
 80018f0:	f003 0307 	and.w	r3, r3, #7
 80018f4:	2101      	movs	r1, #1
 80018f6:	fa01 f303 	lsl.w	r3, r1, r3
 80018fa:	b25b      	sxtb	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b259      	sxtb	r1, r3
 8001900:	79fa      	ldrb	r2, [r7, #7]
 8001902:	4603      	mov	r3, r0
 8001904:	01db      	lsls	r3, r3, #7
 8001906:	4413      	add	r3, r2
 8001908:	b2c9      	uxtb	r1, r1
 800190a:	4a13      	ldr	r2, [pc, #76]	@ (8001958 <ssd1306_DrawPixel+0xa4>)
 800190c:	54d1      	strb	r1, [r2, r3]
 800190e:	e01d      	b.n	800194c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001910:	79fa      	ldrb	r2, [r7, #7]
 8001912:	79bb      	ldrb	r3, [r7, #6]
 8001914:	08db      	lsrs	r3, r3, #3
 8001916:	b2d8      	uxtb	r0, r3
 8001918:	4603      	mov	r3, r0
 800191a:	01db      	lsls	r3, r3, #7
 800191c:	4413      	add	r3, r2
 800191e:	4a0e      	ldr	r2, [pc, #56]	@ (8001958 <ssd1306_DrawPixel+0xa4>)
 8001920:	5cd3      	ldrb	r3, [r2, r3]
 8001922:	b25a      	sxtb	r2, r3
 8001924:	79bb      	ldrb	r3, [r7, #6]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	2101      	movs	r1, #1
 800192c:	fa01 f303 	lsl.w	r3, r1, r3
 8001930:	b25b      	sxtb	r3, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	b25b      	sxtb	r3, r3
 8001936:	4013      	ands	r3, r2
 8001938:	b259      	sxtb	r1, r3
 800193a:	79fa      	ldrb	r2, [r7, #7]
 800193c:	4603      	mov	r3, r0
 800193e:	01db      	lsls	r3, r3, #7
 8001940:	4413      	add	r3, r2
 8001942:	b2c9      	uxtb	r1, r1
 8001944:	4a04      	ldr	r2, [pc, #16]	@ (8001958 <ssd1306_DrawPixel+0xa4>)
 8001946:	54d1      	strb	r1, [r2, r3]
 8001948:	e000      	b.n	800194c <ssd1306_DrawPixel+0x98>
        return;
 800194a:	bf00      	nop
    }
}
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	200002a8 	.word	0x200002a8

0800195c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800195c:	b590      	push	{r4, r7, lr}
 800195e:	b089      	sub	sp, #36	@ 0x24
 8001960:	af00      	add	r7, sp, #0
 8001962:	4604      	mov	r4, r0
 8001964:	4638      	mov	r0, r7
 8001966:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800196a:	4623      	mov	r3, r4
 800196c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800196e:	7bfb      	ldrb	r3, [r7, #15]
 8001970:	2b1f      	cmp	r3, #31
 8001972:	d902      	bls.n	800197a <ssd1306_WriteChar+0x1e>
 8001974:	7bfb      	ldrb	r3, [r7, #15]
 8001976:	2b7e      	cmp	r3, #126	@ 0x7e
 8001978:	d901      	bls.n	800197e <ssd1306_WriteChar+0x22>
        return 0;
 800197a:	2300      	movs	r3, #0
 800197c:	e077      	b.n	8001a6e <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800197e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	461a      	mov	r2, r3
 8001984:	783b      	ldrb	r3, [r7, #0]
 8001986:	4413      	add	r3, r2
 8001988:	2b80      	cmp	r3, #128	@ 0x80
 800198a:	dc06      	bgt.n	800199a <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800198c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 800198e:	885b      	ldrh	r3, [r3, #2]
 8001990:	461a      	mov	r2, r3
 8001992:	787b      	ldrb	r3, [r7, #1]
 8001994:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001996:	2b40      	cmp	r3, #64	@ 0x40
 8001998:	dd01      	ble.n	800199e <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 800199a:	2300      	movs	r3, #0
 800199c:	e067      	b.n	8001a6e <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
 80019a2:	e04e      	b.n	8001a42 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	3b20      	subs	r3, #32
 80019aa:	7879      	ldrb	r1, [r7, #1]
 80019ac:	fb01 f303 	mul.w	r3, r1, r3
 80019b0:	4619      	mov	r1, r3
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	440b      	add	r3, r1
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	4413      	add	r3, r2
 80019ba:	881b      	ldrh	r3, [r3, #0]
 80019bc:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 80019be:	2300      	movs	r3, #0
 80019c0:	61bb      	str	r3, [r7, #24]
 80019c2:	e036      	b.n	8001a32 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d013      	beq.n	80019fc <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80019d4:	4b28      	ldr	r3, [pc, #160]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	4413      	add	r3, r2
 80019e0:	b2d8      	uxtb	r0, r3
 80019e2:	4b25      	ldr	r3, [pc, #148]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 80019e4:	885b      	ldrh	r3, [r3, #2]
 80019e6:	b2da      	uxtb	r2, r3
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80019f4:	4619      	mov	r1, r3
 80019f6:	f7ff ff5d 	bl	80018b4 <ssd1306_DrawPixel>
 80019fa:	e017      	b.n	8001a2c <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80019fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	b2da      	uxtb	r2, r3
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	b2d8      	uxtb	r0, r3
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 8001a0c:	885b      	ldrh	r3, [r3, #2]
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b2d9      	uxtb	r1, r3
 8001a18:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	bf0c      	ite	eq
 8001a20:	2301      	moveq	r3, #1
 8001a22:	2300      	movne	r3, #0
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	461a      	mov	r2, r3
 8001a28:	f7ff ff44 	bl	80018b4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	61bb      	str	r3, [r7, #24]
 8001a32:	783b      	ldrb	r3, [r7, #0]
 8001a34:	461a      	mov	r2, r3
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d3c3      	bcc.n	80019c4 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	61fb      	str	r3, [r7, #28]
 8001a42:	787b      	ldrb	r3, [r7, #1]
 8001a44:	461a      	mov	r2, r3
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d3ab      	bcc.n	80019a4 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	68ba      	ldr	r2, [r7, #8]
 8001a52:	2a00      	cmp	r2, #0
 8001a54:	d005      	beq.n	8001a62 <ssd1306_WriteChar+0x106>
 8001a56:	68b9      	ldr	r1, [r7, #8]
 8001a58:	7bfa      	ldrb	r2, [r7, #15]
 8001a5a:	3a20      	subs	r2, #32
 8001a5c:	440a      	add	r2, r1
 8001a5e:	7812      	ldrb	r2, [r2, #0]
 8001a60:	e000      	b.n	8001a64 <ssd1306_WriteChar+0x108>
 8001a62:	783a      	ldrb	r2, [r7, #0]
 8001a64:	4413      	add	r3, r2
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	4b03      	ldr	r3, [pc, #12]	@ (8001a78 <ssd1306_WriteChar+0x11c>)
 8001a6a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3724      	adds	r7, #36	@ 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd90      	pop	{r4, r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200006a8 	.word	0x200006a8

08001a7c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	4638      	mov	r0, r7
 8001a86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001a8a:	e013      	b.n	8001ab4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	7818      	ldrb	r0, [r3, #0]
 8001a90:	7e3b      	ldrb	r3, [r7, #24]
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	463b      	mov	r3, r7
 8001a96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a98:	f7ff ff60 	bl	800195c <ssd1306_WriteChar>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d002      	beq.n	8001aae <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	e008      	b.n	8001ac0 <ssd1306_WriteString+0x44>
        }
        str++;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1e7      	bne.n	8001a8c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	781b      	ldrb	r3, [r3, #0]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	460a      	mov	r2, r1
 8001ad2:	71fb      	strb	r3, [r7, #7]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <ssd1306_SetCursor+0x2c>)
 8001ade:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001ae0:	79bb      	ldrb	r3, [r7, #6]
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	4b03      	ldr	r3, [pc, #12]	@ (8001af4 <ssd1306_SetCursor+0x2c>)
 8001ae6:	805a      	strh	r2, [r3, #2]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	200006a8 	.word	0x200006a8

08001af8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001b02:	2381      	movs	r3, #129	@ 0x81
 8001b04:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff fdf7 	bl	80016fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff fdf3 	bl	80016fc <ssd1306_WriteCommand>
}
 8001b16:	bf00      	nop
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d005      	beq.n	8001b3c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001b30:	23af      	movs	r3, #175	@ 0xaf
 8001b32:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001b34:	4b08      	ldr	r3, [pc, #32]	@ (8001b58 <ssd1306_SetDisplayOn+0x38>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	715a      	strb	r2, [r3, #5]
 8001b3a:	e004      	b.n	8001b46 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001b3c:	23ae      	movs	r3, #174	@ 0xae
 8001b3e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001b40:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <ssd1306_SetDisplayOn+0x38>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fdd7 	bl	80016fc <ssd1306_WriteCommand>
}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200006a8 	.word	0x200006a8

08001b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	607b      	str	r3, [r7, #4]
 8001b66:	4b10      	ldr	r3, [pc, #64]	@ (8001ba8 <HAL_MspInit+0x4c>)
 8001b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ba8 <HAL_MspInit+0x4c>)
 8001b6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba8 <HAL_MspInit+0x4c>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	603b      	str	r3, [r7, #0]
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <HAL_MspInit+0x4c>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	4a08      	ldr	r2, [pc, #32]	@ (8001ba8 <HAL_MspInit+0x4c>)
 8001b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <HAL_MspInit+0x4c>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b96:	603b      	str	r3, [r7, #0]
 8001b98:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b9a:	2007      	movs	r0, #7
 8001b9c:	f000 fed8 	bl	8002950 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40023800 	.word	0x40023800

08001bac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08a      	sub	sp, #40	@ 0x28
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a17      	ldr	r2, [pc, #92]	@ (8001c28 <HAL_ADC_MspInit+0x7c>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d127      	bne.n	8001c1e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	4b16      	ldr	r3, [pc, #88]	@ (8001c2c <HAL_ADC_MspInit+0x80>)
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd6:	4a15      	ldr	r2, [pc, #84]	@ (8001c2c <HAL_ADC_MspInit+0x80>)
 8001bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bde:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <HAL_ADC_MspInit+0x80>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	4b0f      	ldr	r3, [pc, #60]	@ (8001c2c <HAL_ADC_MspInit+0x80>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a0e      	ldr	r2, [pc, #56]	@ (8001c2c <HAL_ADC_MspInit+0x80>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <HAL_ADC_MspInit+0x80>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c06:	2303      	movs	r3, #3
 8001c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	4805      	ldr	r0, [pc, #20]	@ (8001c30 <HAL_ADC_MspInit+0x84>)
 8001c1a:	f000 fecd 	bl	80029b8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c1e:	bf00      	nop
 8001c20:	3728      	adds	r7, #40	@ 0x28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40012000 	.word	0x40012000
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020000 	.word	0x40020000

08001c34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a19      	ldr	r2, [pc, #100]	@ (8001cb8 <HAL_I2C_MspInit+0x84>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d12b      	bne.n	8001cae <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	4a17      	ldr	r2, [pc, #92]	@ (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c66:	4b15      	ldr	r3, [pc, #84]	@ (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c72:	23c0      	movs	r3, #192	@ 0xc0
 8001c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c76:	2312      	movs	r3, #18
 8001c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c82:	2304      	movs	r3, #4
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <HAL_I2C_MspInit+0x8c>)
 8001c8e:	f000 fe93 	bl	80029b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	4b09      	ldr	r3, [pc, #36]	@ (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	4a08      	ldr	r2, [pc, #32]	@ (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca2:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <HAL_I2C_MspInit+0x88>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001caa:	60fb      	str	r3, [r7, #12]
 8001cac:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001cae:	bf00      	nop
 8001cb0:	3728      	adds	r7, #40	@ 0x28
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40005400 	.word	0x40005400
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40020400 	.word	0x40020400

08001cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <NMI_Handler+0x4>

08001ccc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <HardFault_Handler+0x4>

08001cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <MemManage_Handler+0x4>

08001cdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <BusFault_Handler+0x4>

08001ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <UsageFault_Handler+0x4>

08001cec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1a:	f000 f957 	bl	8001fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0
  return 1;
 8001d26:	2301      	movs	r3, #1
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <_kill>:

int _kill(int pid, int sig)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d3c:	f002 ff20 	bl	8004b80 <__errno>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2216      	movs	r2, #22
 8001d44:	601a      	str	r2, [r3, #0]
  return -1;
 8001d46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <_exit>:

void _exit (int status)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d5a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff ffe7 	bl	8001d32 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d64:	bf00      	nop
 8001d66:	e7fd      	b.n	8001d64 <_exit+0x12>

08001d68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d74:	2300      	movs	r3, #0
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	e00a      	b.n	8001d90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d7a:	f3af 8000 	nop.w
 8001d7e:	4601      	mov	r1, r0
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	1c5a      	adds	r2, r3, #1
 8001d84:	60ba      	str	r2, [r7, #8]
 8001d86:	b2ca      	uxtb	r2, r1
 8001d88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	dbf0      	blt.n	8001d7a <_read+0x12>
  }

  return len;
 8001d98:	687b      	ldr	r3, [r7, #4]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b086      	sub	sp, #24
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	60f8      	str	r0, [r7, #12]
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	e009      	b.n	8001dc8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	60ba      	str	r2, [r7, #8]
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	dbf1      	blt.n	8001db4 <_write+0x12>
  }
  return len;
 8001dd0:	687b      	ldr	r3, [r7, #4]
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <_close>:

int _close(int file)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001de2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
 8001dfa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e02:	605a      	str	r2, [r3, #4]
  return 0;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <_isatty>:

int _isatty(int file)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ea0 <_sbrk+0x5c>)
 8001e4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <_sbrk+0x60>)
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e58:	4b13      	ldr	r3, [pc, #76]	@ (8001ea8 <_sbrk+0x64>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d102      	bne.n	8001e66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e60:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <_sbrk+0x64>)
 8001e62:	4a12      	ldr	r2, [pc, #72]	@ (8001eac <_sbrk+0x68>)
 8001e64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e66:	4b10      	ldr	r3, [pc, #64]	@ (8001ea8 <_sbrk+0x64>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d207      	bcs.n	8001e84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e74:	f002 fe84 	bl	8004b80 <__errno>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e82:	e009      	b.n	8001e98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e84:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <_sbrk+0x64>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ea8 <_sbrk+0x64>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	4a05      	ldr	r2, [pc, #20]	@ (8001ea8 <_sbrk+0x64>)
 8001e94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e96:	68fb      	ldr	r3, [r7, #12]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20020000 	.word	0x20020000
 8001ea4:	00000400 	.word	0x00000400
 8001ea8:	200006b0 	.word	0x200006b0
 8001eac:	20000808 	.word	0x20000808

08001eb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001eb4:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <SystemInit+0x20>)
 8001eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eba:	4a05      	ldr	r2, [pc, #20]	@ (8001ed0 <SystemInit+0x20>)
 8001ebc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ec0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack     /* set stack pointer */
 8001ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ed8:	f7ff ffea 	bl	8001eb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001edc:	480c      	ldr	r0, [pc, #48]	@ (8001f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ede:	490d      	ldr	r1, [pc, #52]	@ (8001f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee4:	e002      	b.n	8001eec <LoopCopyDataInit>

08001ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eea:	3304      	adds	r3, #4

08001eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ef0:	d3f9      	bcc.n	8001ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8001f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef8:	e001      	b.n	8001efe <LoopFillZerobss>

08001efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001efc:	3204      	adds	r2, #4

08001efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f00:	d3fb      	bcc.n	8001efa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f02:	f002 fe43 	bl	8004b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f06:	f7ff f895 	bl	8001034 <main>
  bx  lr    
 8001f0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f14:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001f18:	08008bb8 	.word	0x08008bb8
  ldr r2, =_sbss
 8001f1c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001f20:	20000804 	.word	0x20000804

08001f24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f24:	e7fe      	b.n	8001f24 <ADC_IRQHandler>
	...

08001f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <HAL_Init+0x40>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0d      	ldr	r2, [pc, #52]	@ (8001f68 <HAL_Init+0x40>)
 8001f32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f38:	4b0b      	ldr	r3, [pc, #44]	@ (8001f68 <HAL_Init+0x40>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f68 <HAL_Init+0x40>)
 8001f3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f44:	4b08      	ldr	r3, [pc, #32]	@ (8001f68 <HAL_Init+0x40>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a07      	ldr	r2, [pc, #28]	@ (8001f68 <HAL_Init+0x40>)
 8001f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f50:	2003      	movs	r0, #3
 8001f52:	f000 fcfd 	bl	8002950 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f56:	2000      	movs	r0, #0
 8001f58:	f000 f808 	bl	8001f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f5c:	f7ff fdfe 	bl	8001b5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40023c00 	.word	0x40023c00

08001f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f74:	4b12      	ldr	r3, [pc, #72]	@ (8001fc0 <HAL_InitTick+0x54>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4b12      	ldr	r3, [pc, #72]	@ (8001fc4 <HAL_InitTick+0x58>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f000 fd07 	bl	800299e <HAL_SYSTICK_Config>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e00e      	b.n	8001fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2b0f      	cmp	r3, #15
 8001f9e:	d80a      	bhi.n	8001fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	6879      	ldr	r1, [r7, #4]
 8001fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa8:	f000 fcdd 	bl	8002966 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fac:	4a06      	ldr	r2, [pc, #24]	@ (8001fc8 <HAL_InitTick+0x5c>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	e000      	b.n	8001fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000000 	.word	0x20000000
 8001fc4:	20000008 	.word	0x20000008
 8001fc8:	20000004 	.word	0x20000004

08001fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_IncTick+0x20>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <HAL_IncTick+0x24>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4413      	add	r3, r2
 8001fdc:	4a04      	ldr	r2, [pc, #16]	@ (8001ff0 <HAL_IncTick+0x24>)
 8001fde:	6013      	str	r3, [r2, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	20000008 	.word	0x20000008
 8001ff0:	200006b4 	.word	0x200006b4

08001ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff8:	4b03      	ldr	r3, [pc, #12]	@ (8002008 <HAL_GetTick+0x14>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	200006b4 	.word	0x200006b4

0800200c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002014:	f7ff ffee 	bl	8001ff4 <HAL_GetTick>
 8002018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002024:	d005      	beq.n	8002032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002026:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <HAL_Delay+0x44>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	461a      	mov	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4413      	add	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002032:	bf00      	nop
 8002034:	f7ff ffde 	bl	8001ff4 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	429a      	cmp	r2, r3
 8002042:	d8f7      	bhi.n	8002034 <HAL_Delay+0x28>
  {
  }
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000008 	.word	0x20000008

08002054 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800205c:	2300      	movs	r3, #0
 800205e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e033      	b.n	80020d2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	2b00      	cmp	r3, #0
 8002070:	d109      	bne.n	8002086 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7ff fd9a 	bl	8001bac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	2b00      	cmp	r3, #0
 8002090:	d118      	bne.n	80020c4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800209a:	f023 0302 	bic.w	r3, r3, #2
 800209e:	f043 0202 	orr.w	r2, r3, #2
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 faa4 	bl	80025f4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b6:	f023 0303 	bic.w	r3, r3, #3
 80020ba:	f043 0201 	orr.w	r2, r3, #1
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	641a      	str	r2, [r3, #64]	@ 0x40
 80020c2:	e001      	b.n	80020c8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
	...

080020dc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d101      	bne.n	80020f6 <HAL_ADC_Start+0x1a>
 80020f2:	2302      	movs	r3, #2
 80020f4:	e0b2      	b.n	800225c <HAL_ADC_Start+0x180>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	2b01      	cmp	r3, #1
 800210a:	d018      	beq.n	800213e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f042 0201 	orr.w	r2, r2, #1
 800211a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800211c:	4b52      	ldr	r3, [pc, #328]	@ (8002268 <HAL_ADC_Start+0x18c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a52      	ldr	r2, [pc, #328]	@ (800226c <HAL_ADC_Start+0x190>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	0c9a      	lsrs	r2, r3, #18
 8002128:	4613      	mov	r3, r2
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	4413      	add	r3, r2
 800212e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002130:	e002      	b.n	8002138 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	3b01      	subs	r3, #1
 8002136:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1f9      	bne.n	8002132 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b01      	cmp	r3, #1
 800214a:	d17a      	bne.n	8002242 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002154:	f023 0301 	bic.w	r3, r3, #1
 8002158:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800216a:	2b00      	cmp	r3, #0
 800216c:	d007      	beq.n	800217e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002172:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002176:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002182:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800218a:	d106      	bne.n	800219a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002190:	f023 0206 	bic.w	r2, r3, #6
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	645a      	str	r2, [r3, #68]	@ 0x44
 8002198:	e002      	b.n	80021a0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021a8:	4b31      	ldr	r3, [pc, #196]	@ (8002270 <HAL_ADC_Start+0x194>)
 80021aa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80021b4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d12a      	bne.n	8002218 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a2b      	ldr	r2, [pc, #172]	@ (8002274 <HAL_ADC_Start+0x198>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d015      	beq.n	80021f8 <HAL_ADC_Start+0x11c>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a29      	ldr	r2, [pc, #164]	@ (8002278 <HAL_ADC_Start+0x19c>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d105      	bne.n	80021e2 <HAL_ADC_Start+0x106>
 80021d6:	4b26      	ldr	r3, [pc, #152]	@ (8002270 <HAL_ADC_Start+0x194>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f003 031f 	and.w	r3, r3, #31
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00a      	beq.n	80021f8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a25      	ldr	r2, [pc, #148]	@ (800227c <HAL_ADC_Start+0x1a0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d136      	bne.n	800225a <HAL_ADC_Start+0x17e>
 80021ec:	4b20      	ldr	r3, [pc, #128]	@ (8002270 <HAL_ADC_Start+0x194>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 0310 	and.w	r3, r3, #16
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d130      	bne.n	800225a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d129      	bne.n	800225a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002214:	609a      	str	r2, [r3, #8]
 8002216:	e020      	b.n	800225a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a15      	ldr	r2, [pc, #84]	@ (8002274 <HAL_ADC_Start+0x198>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d11b      	bne.n	800225a <HAL_ADC_Start+0x17e>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d114      	bne.n	800225a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	e00b      	b.n	800225a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	f043 0210 	orr.w	r2, r3, #16
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002252:	f043 0201 	orr.w	r2, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	20000000 	.word	0x20000000
 800226c:	431bde83 	.word	0x431bde83
 8002270:	40012300 	.word	0x40012300
 8002274:	40012000 	.word	0x40012000
 8002278:	40012100 	.word	0x40012100
 800227c:	40012200 	.word	0x40012200

08002280 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800229c:	d113      	bne.n	80022c6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022ac:	d10b      	bne.n	80022c6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b2:	f043 0220 	orr.w	r2, r3, #32
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e063      	b.n	800238e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80022c6:	f7ff fe95 	bl	8001ff4 <HAL_GetTick>
 80022ca:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022cc:	e021      	b.n	8002312 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d4:	d01d      	beq.n	8002312 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d007      	beq.n	80022ec <HAL_ADC_PollForConversion+0x6c>
 80022dc:	f7ff fe8a 	bl	8001ff4 <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d212      	bcs.n	8002312 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d00b      	beq.n	8002312 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	f043 0204 	orr.w	r2, r3, #4
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e03d      	b.n	800238e <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b02      	cmp	r3, #2
 800231e:	d1d6      	bne.n	80022ce <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f06f 0212 	mvn.w	r2, #18
 8002328:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d123      	bne.n	800238c <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002348:	2b00      	cmp	r3, #0
 800234a:	d11f      	bne.n	800238c <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002352:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002356:	2b00      	cmp	r3, #0
 8002358:	d006      	beq.n	8002368 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002364:	2b00      	cmp	r3, #0
 8002366:	d111      	bne.n	800238c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d105      	bne.n	800238c <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002384:	f043 0201 	orr.w	r2, r3, #1
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023ba:	2300      	movs	r3, #0
 80023bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d101      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x1c>
 80023c8:	2302      	movs	r3, #2
 80023ca:	e105      	b.n	80025d8 <HAL_ADC_ConfigChannel+0x228>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b09      	cmp	r3, #9
 80023da:	d925      	bls.n	8002428 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68d9      	ldr	r1, [r3, #12]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	461a      	mov	r2, r3
 80023ea:	4613      	mov	r3, r2
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	4413      	add	r3, r2
 80023f0:	3b1e      	subs	r3, #30
 80023f2:	2207      	movs	r2, #7
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43da      	mvns	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	400a      	ands	r2, r1
 8002400:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68d9      	ldr	r1, [r3, #12]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	b29b      	uxth	r3, r3
 8002412:	4618      	mov	r0, r3
 8002414:	4603      	mov	r3, r0
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4403      	add	r3, r0
 800241a:	3b1e      	subs	r3, #30
 800241c:	409a      	lsls	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	430a      	orrs	r2, r1
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	e022      	b.n	800246e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6919      	ldr	r1, [r3, #16]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	b29b      	uxth	r3, r3
 8002434:	461a      	mov	r2, r3
 8002436:	4613      	mov	r3, r2
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	4413      	add	r3, r2
 800243c:	2207      	movs	r2, #7
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43da      	mvns	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	400a      	ands	r2, r1
 800244a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6919      	ldr	r1, [r3, #16]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	689a      	ldr	r2, [r3, #8]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	b29b      	uxth	r3, r3
 800245c:	4618      	mov	r0, r3
 800245e:	4603      	mov	r3, r0
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	4403      	add	r3, r0
 8002464:	409a      	lsls	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	430a      	orrs	r2, r1
 800246c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b06      	cmp	r3, #6
 8002474:	d824      	bhi.n	80024c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	4613      	mov	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4413      	add	r3, r2
 8002486:	3b05      	subs	r3, #5
 8002488:	221f      	movs	r2, #31
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	43da      	mvns	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	400a      	ands	r2, r1
 8002496:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	4618      	mov	r0, r3
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	4613      	mov	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	4413      	add	r3, r2
 80024b0:	3b05      	subs	r3, #5
 80024b2:	fa00 f203 	lsl.w	r2, r0, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80024be:	e04c      	b.n	800255a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2b0c      	cmp	r3, #12
 80024c6:	d824      	bhi.n	8002512 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	3b23      	subs	r3, #35	@ 0x23
 80024da:	221f      	movs	r2, #31
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43da      	mvns	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	400a      	ands	r2, r1
 80024e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	4618      	mov	r0, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	4613      	mov	r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	4413      	add	r3, r2
 8002502:	3b23      	subs	r3, #35	@ 0x23
 8002504:	fa00 f203 	lsl.w	r2, r0, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	430a      	orrs	r2, r1
 800250e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002510:	e023      	b.n	800255a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	3b41      	subs	r3, #65	@ 0x41
 8002524:	221f      	movs	r2, #31
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43da      	mvns	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	400a      	ands	r2, r1
 8002532:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	b29b      	uxth	r3, r3
 8002540:	4618      	mov	r0, r3
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	3b41      	subs	r3, #65	@ 0x41
 800254e:	fa00 f203 	lsl.w	r2, r0, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800255a:	4b22      	ldr	r3, [pc, #136]	@ (80025e4 <HAL_ADC_ConfigChannel+0x234>)
 800255c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a21      	ldr	r2, [pc, #132]	@ (80025e8 <HAL_ADC_ConfigChannel+0x238>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d109      	bne.n	800257c <HAL_ADC_ConfigChannel+0x1cc>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b12      	cmp	r3, #18
 800256e:	d105      	bne.n	800257c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a19      	ldr	r2, [pc, #100]	@ (80025e8 <HAL_ADC_ConfigChannel+0x238>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d123      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x21e>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b10      	cmp	r3, #16
 800258c:	d003      	beq.n	8002596 <HAL_ADC_ConfigChannel+0x1e6>
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2b11      	cmp	r3, #17
 8002594:	d11b      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b10      	cmp	r3, #16
 80025a8:	d111      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025aa:	4b10      	ldr	r3, [pc, #64]	@ (80025ec <HAL_ADC_ConfigChannel+0x23c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a10      	ldr	r2, [pc, #64]	@ (80025f0 <HAL_ADC_ConfigChannel+0x240>)
 80025b0:	fba2 2303 	umull	r2, r3, r2, r3
 80025b4:	0c9a      	lsrs	r2, r3, #18
 80025b6:	4613      	mov	r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	4413      	add	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025c0:	e002      	b.n	80025c8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1f9      	bne.n	80025c2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	40012300 	.word	0x40012300
 80025e8:	40012000 	.word	0x40012000
 80025ec:	20000000 	.word	0x20000000
 80025f0:	431bde83 	.word	0x431bde83

080025f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025fc:	4b79      	ldr	r3, [pc, #484]	@ (80027e4 <ADC_Init+0x1f0>)
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	431a      	orrs	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002628:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6859      	ldr	r1, [r3, #4]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	021a      	lsls	r2, r3, #8
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	430a      	orrs	r2, r1
 800263c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800264c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6859      	ldr	r1, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	430a      	orrs	r2, r1
 800265e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800266e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6899      	ldr	r1, [r3, #8]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68da      	ldr	r2, [r3, #12]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002686:	4a58      	ldr	r2, [pc, #352]	@ (80027e8 <ADC_Init+0x1f4>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d022      	beq.n	80026d2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689a      	ldr	r2, [r3, #8]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800269a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6899      	ldr	r1, [r3, #8]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	430a      	orrs	r2, r1
 80026ac:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6899      	ldr	r1, [r3, #8]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	e00f      	b.n	80026f2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026f0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 0202 	bic.w	r2, r2, #2
 8002700:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6899      	ldr	r1, [r3, #8]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	7e1b      	ldrb	r3, [r3, #24]
 800270c:	005a      	lsls	r2, r3, #1
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 3020 	ldrb.w	r3, [r3, #32]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d01b      	beq.n	8002758 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800272e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800273e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6859      	ldr	r1, [r3, #4]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274a:	3b01      	subs	r3, #1
 800274c:	035a      	lsls	r2, r3, #13
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	e007      	b.n	8002768 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002766:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002776:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	3b01      	subs	r3, #1
 8002784:	051a      	lsls	r2, r3, #20
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800279c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6899      	ldr	r1, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80027aa:	025a      	lsls	r2, r3, #9
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	430a      	orrs	r2, r1
 80027b2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6899      	ldr	r1, [r3, #8]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	029a      	lsls	r2, r3, #10
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	430a      	orrs	r2, r1
 80027d6:	609a      	str	r2, [r3, #8]
}
 80027d8:	bf00      	nop
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	40012300 	.word	0x40012300
 80027e8:	0f000001 	.word	0x0f000001

080027ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002830 <__NVIC_SetPriorityGrouping+0x44>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002802:	68ba      	ldr	r2, [r7, #8]
 8002804:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002808:	4013      	ands	r3, r2
 800280a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002814:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800281c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800281e:	4a04      	ldr	r2, [pc, #16]	@ (8002830 <__NVIC_SetPriorityGrouping+0x44>)
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	60d3      	str	r3, [r2, #12]
}
 8002824:	bf00      	nop
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002838:	4b04      	ldr	r3, [pc, #16]	@ (800284c <__NVIC_GetPriorityGrouping+0x18>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	0a1b      	lsrs	r3, r3, #8
 800283e:	f003 0307 	and.w	r3, r3, #7
}
 8002842:	4618      	mov	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	6039      	str	r1, [r7, #0]
 800285a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800285c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002860:	2b00      	cmp	r3, #0
 8002862:	db0a      	blt.n	800287a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	b2da      	uxtb	r2, r3
 8002868:	490c      	ldr	r1, [pc, #48]	@ (800289c <__NVIC_SetPriority+0x4c>)
 800286a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286e:	0112      	lsls	r2, r2, #4
 8002870:	b2d2      	uxtb	r2, r2
 8002872:	440b      	add	r3, r1
 8002874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002878:	e00a      	b.n	8002890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	b2da      	uxtb	r2, r3
 800287e:	4908      	ldr	r1, [pc, #32]	@ (80028a0 <__NVIC_SetPriority+0x50>)
 8002880:	79fb      	ldrb	r3, [r7, #7]
 8002882:	f003 030f 	and.w	r3, r3, #15
 8002886:	3b04      	subs	r3, #4
 8002888:	0112      	lsls	r2, r2, #4
 800288a:	b2d2      	uxtb	r2, r2
 800288c:	440b      	add	r3, r1
 800288e:	761a      	strb	r2, [r3, #24]
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000e100 	.word	0xe000e100
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b089      	sub	sp, #36	@ 0x24
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f003 0307 	and.w	r3, r3, #7
 80028b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f1c3 0307 	rsb	r3, r3, #7
 80028be:	2b04      	cmp	r3, #4
 80028c0:	bf28      	it	cs
 80028c2:	2304      	movcs	r3, #4
 80028c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3304      	adds	r3, #4
 80028ca:	2b06      	cmp	r3, #6
 80028cc:	d902      	bls.n	80028d4 <NVIC_EncodePriority+0x30>
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	3b03      	subs	r3, #3
 80028d2:	e000      	b.n	80028d6 <NVIC_EncodePriority+0x32>
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d8:	f04f 32ff 	mov.w	r2, #4294967295
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	43da      	mvns	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	401a      	ands	r2, r3
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ec:	f04f 31ff 	mov.w	r1, #4294967295
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	fa01 f303 	lsl.w	r3, r1, r3
 80028f6:	43d9      	mvns	r1, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028fc:	4313      	orrs	r3, r2
         );
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3724      	adds	r7, #36	@ 0x24
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
	...

0800290c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3b01      	subs	r3, #1
 8002918:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800291c:	d301      	bcc.n	8002922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800291e:	2301      	movs	r3, #1
 8002920:	e00f      	b.n	8002942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002922:	4a0a      	ldr	r2, [pc, #40]	@ (800294c <SysTick_Config+0x40>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3b01      	subs	r3, #1
 8002928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800292a:	210f      	movs	r1, #15
 800292c:	f04f 30ff 	mov.w	r0, #4294967295
 8002930:	f7ff ff8e 	bl	8002850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002934:	4b05      	ldr	r3, [pc, #20]	@ (800294c <SysTick_Config+0x40>)
 8002936:	2200      	movs	r2, #0
 8002938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800293a:	4b04      	ldr	r3, [pc, #16]	@ (800294c <SysTick_Config+0x40>)
 800293c:	2207      	movs	r2, #7
 800293e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	e000e010 	.word	0xe000e010

08002950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff ff47 	bl	80027ec <__NVIC_SetPriorityGrouping>
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002966:	b580      	push	{r7, lr}
 8002968:	b086      	sub	sp, #24
 800296a:	af00      	add	r7, sp, #0
 800296c:	4603      	mov	r3, r0
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
 8002972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002978:	f7ff ff5c 	bl	8002834 <__NVIC_GetPriorityGrouping>
 800297c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	68b9      	ldr	r1, [r7, #8]
 8002982:	6978      	ldr	r0, [r7, #20]
 8002984:	f7ff ff8e 	bl	80028a4 <NVIC_EncodePriority>
 8002988:	4602      	mov	r2, r0
 800298a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800298e:	4611      	mov	r1, r2
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff5d 	bl	8002850 <__NVIC_SetPriority>
}
 8002996:	bf00      	nop
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b082      	sub	sp, #8
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff ffb0 	bl	800290c <SysTick_Config>
 80029ac:	4603      	mov	r3, r0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
	...

080029b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b089      	sub	sp, #36	@ 0x24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
 80029d2:	e16b      	b.n	8002cac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029d4:	2201      	movs	r2, #1
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	4013      	ands	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	f040 815a 	bne.w	8002ca6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d005      	beq.n	8002a0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d130      	bne.n	8002a6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	2203      	movs	r2, #3
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a40:	2201      	movs	r2, #1
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	091b      	lsrs	r3, r3, #4
 8002a56:	f003 0201 	and.w	r2, r3, #1
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	2b03      	cmp	r3, #3
 8002a76:	d017      	beq.n	8002aa8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	2203      	movs	r2, #3
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	005b      	lsls	r3, r3, #1
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d123      	bne.n	8002afc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	08da      	lsrs	r2, r3, #3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3208      	adds	r2, #8
 8002abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	220f      	movs	r2, #15
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	691a      	ldr	r2, [r3, #16]
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	f003 0307 	and.w	r3, r3, #7
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	08da      	lsrs	r2, r3, #3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	3208      	adds	r2, #8
 8002af6:	69b9      	ldr	r1, [r7, #24]
 8002af8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	2203      	movs	r2, #3
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	4013      	ands	r3, r2
 8002b12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f003 0203 	and.w	r2, r3, #3
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 80b4 	beq.w	8002ca6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	4b60      	ldr	r3, [pc, #384]	@ (8002cc4 <HAL_GPIO_Init+0x30c>)
 8002b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b46:	4a5f      	ldr	r2, [pc, #380]	@ (8002cc4 <HAL_GPIO_Init+0x30c>)
 8002b48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002cc4 <HAL_GPIO_Init+0x30c>)
 8002b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b5a:	4a5b      	ldr	r2, [pc, #364]	@ (8002cc8 <HAL_GPIO_Init+0x310>)
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	089b      	lsrs	r3, r3, #2
 8002b60:	3302      	adds	r3, #2
 8002b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f003 0303 	and.w	r3, r3, #3
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	220f      	movs	r2, #15
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43db      	mvns	r3, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a52      	ldr	r2, [pc, #328]	@ (8002ccc <HAL_GPIO_Init+0x314>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d02b      	beq.n	8002bde <HAL_GPIO_Init+0x226>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a51      	ldr	r2, [pc, #324]	@ (8002cd0 <HAL_GPIO_Init+0x318>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d025      	beq.n	8002bda <HAL_GPIO_Init+0x222>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a50      	ldr	r2, [pc, #320]	@ (8002cd4 <HAL_GPIO_Init+0x31c>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d01f      	beq.n	8002bd6 <HAL_GPIO_Init+0x21e>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a4f      	ldr	r2, [pc, #316]	@ (8002cd8 <HAL_GPIO_Init+0x320>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d019      	beq.n	8002bd2 <HAL_GPIO_Init+0x21a>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a4e      	ldr	r2, [pc, #312]	@ (8002cdc <HAL_GPIO_Init+0x324>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d013      	beq.n	8002bce <HAL_GPIO_Init+0x216>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a4d      	ldr	r2, [pc, #308]	@ (8002ce0 <HAL_GPIO_Init+0x328>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d00d      	beq.n	8002bca <HAL_GPIO_Init+0x212>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a4c      	ldr	r2, [pc, #304]	@ (8002ce4 <HAL_GPIO_Init+0x32c>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d007      	beq.n	8002bc6 <HAL_GPIO_Init+0x20e>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8002ce8 <HAL_GPIO_Init+0x330>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d101      	bne.n	8002bc2 <HAL_GPIO_Init+0x20a>
 8002bbe:	2307      	movs	r3, #7
 8002bc0:	e00e      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bc2:	2308      	movs	r3, #8
 8002bc4:	e00c      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bc6:	2306      	movs	r3, #6
 8002bc8:	e00a      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bca:	2305      	movs	r3, #5
 8002bcc:	e008      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bce:	2304      	movs	r3, #4
 8002bd0:	e006      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e004      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e002      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <HAL_GPIO_Init+0x228>
 8002bde:	2300      	movs	r3, #0
 8002be0:	69fa      	ldr	r2, [r7, #28]
 8002be2:	f002 0203 	and.w	r2, r2, #3
 8002be6:	0092      	lsls	r2, r2, #2
 8002be8:	4093      	lsls	r3, r2
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bf0:	4935      	ldr	r1, [pc, #212]	@ (8002cc8 <HAL_GPIO_Init+0x310>)
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	089b      	lsrs	r3, r3, #2
 8002bf6:	3302      	adds	r3, #2
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	43db      	mvns	r3, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c22:	4a32      	ldr	r2, [pc, #200]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c28:	4b30      	ldr	r3, [pc, #192]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	43db      	mvns	r3, r3
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	4013      	ands	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c4c:	4a27      	ldr	r2, [pc, #156]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c52:	4b26      	ldr	r3, [pc, #152]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c76:	4a1d      	ldr	r2, [pc, #116]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	43db      	mvns	r3, r3
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ca0:	4a12      	ldr	r2, [pc, #72]	@ (8002cec <HAL_GPIO_Init+0x334>)
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	61fb      	str	r3, [r7, #28]
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	2b0f      	cmp	r3, #15
 8002cb0:	f67f ae90 	bls.w	80029d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop
 8002cb8:	3724      	adds	r7, #36	@ 0x24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	40013800 	.word	0x40013800
 8002ccc:	40020000 	.word	0x40020000
 8002cd0:	40020400 	.word	0x40020400
 8002cd4:	40020800 	.word	0x40020800
 8002cd8:	40020c00 	.word	0x40020c00
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	40021400 	.word	0x40021400
 8002ce4:	40021800 	.word	0x40021800
 8002ce8:	40021c00 	.word	0x40021c00
 8002cec:	40013c00 	.word	0x40013c00

08002cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	807b      	strh	r3, [r7, #2]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d00:	787b      	ldrb	r3, [r7, #1]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d06:	887a      	ldrh	r2, [r7, #2]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d0c:	e003      	b.n	8002d16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d0e:	887b      	ldrh	r3, [r7, #2]
 8002d10:	041a      	lsls	r2, r3, #16
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	619a      	str	r2, [r3, #24]
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
	...

08002d24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e12b      	b.n	8002f8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d106      	bne.n	8002d50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7fe ff72 	bl	8001c34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2224      	movs	r2, #36	@ 0x24
 8002d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0201 	bic.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d88:	f001 f8ea 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 8002d8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	4a81      	ldr	r2, [pc, #516]	@ (8002f98 <HAL_I2C_Init+0x274>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d807      	bhi.n	8002da8 <HAL_I2C_Init+0x84>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4a80      	ldr	r2, [pc, #512]	@ (8002f9c <HAL_I2C_Init+0x278>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	bf94      	ite	ls
 8002da0:	2301      	movls	r3, #1
 8002da2:	2300      	movhi	r3, #0
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	e006      	b.n	8002db6 <HAL_I2C_Init+0x92>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4a7d      	ldr	r2, [pc, #500]	@ (8002fa0 <HAL_I2C_Init+0x27c>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	bf94      	ite	ls
 8002db0:	2301      	movls	r3, #1
 8002db2:	2300      	movhi	r3, #0
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e0e7      	b.n	8002f8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	4a78      	ldr	r2, [pc, #480]	@ (8002fa4 <HAL_I2C_Init+0x280>)
 8002dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc6:	0c9b      	lsrs	r3, r3, #18
 8002dc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	4a6a      	ldr	r2, [pc, #424]	@ (8002f98 <HAL_I2C_Init+0x274>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d802      	bhi.n	8002df8 <HAL_I2C_Init+0xd4>
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	3301      	adds	r3, #1
 8002df6:	e009      	b.n	8002e0c <HAL_I2C_Init+0xe8>
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002dfe:	fb02 f303 	mul.w	r3, r2, r3
 8002e02:	4a69      	ldr	r2, [pc, #420]	@ (8002fa8 <HAL_I2C_Init+0x284>)
 8002e04:	fba2 2303 	umull	r2, r3, r2, r3
 8002e08:	099b      	lsrs	r3, r3, #6
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6812      	ldr	r2, [r2, #0]
 8002e10:	430b      	orrs	r3, r1
 8002e12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	495c      	ldr	r1, [pc, #368]	@ (8002f98 <HAL_I2C_Init+0x274>)
 8002e28:	428b      	cmp	r3, r1
 8002e2a:	d819      	bhi.n	8002e60 <HAL_I2C_Init+0x13c>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	1e59      	subs	r1, r3, #1
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e3a:	1c59      	adds	r1, r3, #1
 8002e3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e40:	400b      	ands	r3, r1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d00a      	beq.n	8002e5c <HAL_I2C_Init+0x138>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1e59      	subs	r1, r3, #1
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e54:	3301      	adds	r3, #1
 8002e56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e5a:	e051      	b.n	8002f00 <HAL_I2C_Init+0x1dc>
 8002e5c:	2304      	movs	r3, #4
 8002e5e:	e04f      	b.n	8002f00 <HAL_I2C_Init+0x1dc>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d111      	bne.n	8002e8c <HAL_I2C_Init+0x168>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	1e58      	subs	r0, r3, #1
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6859      	ldr	r1, [r3, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	440b      	add	r3, r1
 8002e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	bf0c      	ite	eq
 8002e84:	2301      	moveq	r3, #1
 8002e86:	2300      	movne	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	e012      	b.n	8002eb2 <HAL_I2C_Init+0x18e>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	1e58      	subs	r0, r3, #1
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	460b      	mov	r3, r1
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	0099      	lsls	r1, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	bf0c      	ite	eq
 8002eac:	2301      	moveq	r3, #1
 8002eae:	2300      	movne	r3, #0
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <HAL_I2C_Init+0x196>
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e022      	b.n	8002f00 <HAL_I2C_Init+0x1dc>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10e      	bne.n	8002ee0 <HAL_I2C_Init+0x1bc>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	1e58      	subs	r0, r3, #1
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6859      	ldr	r1, [r3, #4]
 8002eca:	460b      	mov	r3, r1
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	440b      	add	r3, r1
 8002ed0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ede:	e00f      	b.n	8002f00 <HAL_I2C_Init+0x1dc>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	1e58      	subs	r0, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6859      	ldr	r1, [r3, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	0099      	lsls	r1, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f00:	6879      	ldr	r1, [r7, #4]
 8002f02:	6809      	ldr	r1, [r1, #0]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69da      	ldr	r2, [r3, #28]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6911      	ldr	r1, [r2, #16]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	68d2      	ldr	r2, [r2, #12]
 8002f3a:	4311      	orrs	r1, r2
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	430b      	orrs	r3, r1
 8002f42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	695a      	ldr	r2, [r3, #20]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0201 	orr.w	r2, r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	000186a0 	.word	0x000186a0
 8002f9c:	001e847f 	.word	0x001e847f
 8002fa0:	003d08ff 	.word	0x003d08ff
 8002fa4:	431bde83 	.word	0x431bde83
 8002fa8:	10624dd3 	.word	0x10624dd3

08002fac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b088      	sub	sp, #32
 8002fb0:	af02      	add	r7, sp, #8
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	4608      	mov	r0, r1
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4603      	mov	r3, r0
 8002fbc:	817b      	strh	r3, [r7, #10]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	813b      	strh	r3, [r7, #8]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fc6:	f7ff f815 	bl	8001ff4 <HAL_GetTick>
 8002fca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	f040 80d9 	bne.w	800318c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	2319      	movs	r3, #25
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	496d      	ldr	r1, [pc, #436]	@ (8003198 <HAL_I2C_Mem_Write+0x1ec>)
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f000 f971 	bl	80032cc <I2C_WaitOnFlagUntilTimeout>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e0cc      	b.n	800318e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_I2C_Mem_Write+0x56>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e0c5      	b.n	800318e <HAL_I2C_Mem_Write+0x1e2>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b01      	cmp	r3, #1
 8003016:	d007      	beq.n	8003028 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f042 0201 	orr.w	r2, r2, #1
 8003026:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003036:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2221      	movs	r2, #33	@ 0x21
 800303c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2240      	movs	r2, #64	@ 0x40
 8003044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a3a      	ldr	r2, [r7, #32]
 8003052:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003058:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305e:	b29a      	uxth	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4a4d      	ldr	r2, [pc, #308]	@ (800319c <HAL_I2C_Mem_Write+0x1f0>)
 8003068:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800306a:	88f8      	ldrh	r0, [r7, #6]
 800306c:	893a      	ldrh	r2, [r7, #8]
 800306e:	8979      	ldrh	r1, [r7, #10]
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	9301      	str	r3, [sp, #4]
 8003074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	4603      	mov	r3, r0
 800307a:	68f8      	ldr	r0, [r7, #12]
 800307c:	f000 f890 	bl	80031a0 <I2C_RequestMemoryWrite>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d052      	beq.n	800312c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e081      	b.n	800318e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 fa36 	bl	8003500 <I2C_WaitOnTXEFlagUntilTimeout>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00d      	beq.n	80030b6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d107      	bne.n	80030b2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e06b      	b.n	800318e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	781a      	ldrb	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d11b      	bne.n	800312c <HAL_I2C_Mem_Write+0x180>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d017      	beq.n	800312c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003100:	781a      	ldrb	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003116:	3b01      	subs	r3, #1
 8003118:	b29a      	uxth	r2, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003122:	b29b      	uxth	r3, r3
 8003124:	3b01      	subs	r3, #1
 8003126:	b29a      	uxth	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1aa      	bne.n	800308a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003134:	697a      	ldr	r2, [r7, #20]
 8003136:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f000 fa29 	bl	8003590 <I2C_WaitOnBTFFlagUntilTimeout>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00d      	beq.n	8003160 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003148:	2b04      	cmp	r3, #4
 800314a:	d107      	bne.n	800315c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e016      	b.n	800318e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800316e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	e000      	b.n	800318e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800318c:	2302      	movs	r3, #2
  }
}
 800318e:	4618      	mov	r0, r3
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	00100002 	.word	0x00100002
 800319c:	ffff0000 	.word	0xffff0000

080031a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b088      	sub	sp, #32
 80031a4:	af02      	add	r7, sp, #8
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	4608      	mov	r0, r1
 80031aa:	4611      	mov	r1, r2
 80031ac:	461a      	mov	r2, r3
 80031ae:	4603      	mov	r3, r0
 80031b0:	817b      	strh	r3, [r7, #10]
 80031b2:	460b      	mov	r3, r1
 80031b4:	813b      	strh	r3, [r7, #8]
 80031b6:	4613      	mov	r3, r2
 80031b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f000 f878 	bl	80032cc <I2C_WaitOnFlagUntilTimeout>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00d      	beq.n	80031fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031f0:	d103      	bne.n	80031fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e05f      	b.n	80032be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80031fe:	897b      	ldrh	r3, [r7, #10]
 8003200:	b2db      	uxtb	r3, r3
 8003202:	461a      	mov	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800320c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800320e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003210:	6a3a      	ldr	r2, [r7, #32]
 8003212:	492d      	ldr	r1, [pc, #180]	@ (80032c8 <I2C_RequestMemoryWrite+0x128>)
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f8d3 	bl	80033c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e04c      	b.n	80032be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	617b      	str	r3, [r7, #20]
 8003238:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800323a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800323c:	6a39      	ldr	r1, [r7, #32]
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 f95e 	bl	8003500 <I2C_WaitOnTXEFlagUntilTimeout>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00d      	beq.n	8003266 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324e:	2b04      	cmp	r3, #4
 8003250:	d107      	bne.n	8003262 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003260:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e02b      	b.n	80032be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003266:	88fb      	ldrh	r3, [r7, #6]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d105      	bne.n	8003278 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800326c:	893b      	ldrh	r3, [r7, #8]
 800326e:	b2da      	uxtb	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	611a      	str	r2, [r3, #16]
 8003276:	e021      	b.n	80032bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003278:	893b      	ldrh	r3, [r7, #8]
 800327a:	0a1b      	lsrs	r3, r3, #8
 800327c:	b29b      	uxth	r3, r3
 800327e:	b2da      	uxtb	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003288:	6a39      	ldr	r1, [r7, #32]
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f938 	bl	8003500 <I2C_WaitOnTXEFlagUntilTimeout>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329a:	2b04      	cmp	r3, #4
 800329c:	d107      	bne.n	80032ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e005      	b.n	80032be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032b2:	893b      	ldrh	r3, [r7, #8]
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3718      	adds	r7, #24
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	00010002 	.word	0x00010002

080032cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	4613      	mov	r3, r2
 80032da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032dc:	e048      	b.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e4:	d044      	beq.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e6:	f7fe fe85 	bl	8001ff4 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d302      	bcc.n	80032fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d139      	bne.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	0c1b      	lsrs	r3, r3, #16
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b01      	cmp	r3, #1
 8003304:	d10d      	bne.n	8003322 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	43da      	mvns	r2, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	4013      	ands	r3, r2
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf0c      	ite	eq
 8003318:	2301      	moveq	r3, #1
 800331a:	2300      	movne	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	e00c      	b.n	800333c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	43da      	mvns	r2, r3
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	4013      	ands	r3, r2
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	bf0c      	ite	eq
 8003334:	2301      	moveq	r3, #1
 8003336:	2300      	movne	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	461a      	mov	r2, r3
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	429a      	cmp	r2, r3
 8003340:	d116      	bne.n	8003370 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335c:	f043 0220 	orr.w	r2, r3, #32
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e023      	b.n	80033b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d10d      	bne.n	8003396 <I2C_WaitOnFlagUntilTimeout+0xca>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	43da      	mvns	r2, r3
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	e00c      	b.n	80033b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	43da      	mvns	r2, r3
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	4013      	ands	r3, r2
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	461a      	mov	r2, r3
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d093      	beq.n	80032de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
 80033cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033ce:	e071      	b.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033de:	d123      	bne.n	8003428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2220      	movs	r2, #32
 8003404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003414:	f043 0204 	orr.w	r2, r3, #4
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e067      	b.n	80034f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342e:	d041      	beq.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003430:	f7fe fde0 	bl	8001ff4 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	429a      	cmp	r2, r3
 800343e:	d302      	bcc.n	8003446 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d136      	bne.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	0c1b      	lsrs	r3, r3, #16
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b01      	cmp	r3, #1
 800344e:	d10c      	bne.n	800346a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	43da      	mvns	r2, r3
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	4013      	ands	r3, r2
 800345c:	b29b      	uxth	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	bf14      	ite	ne
 8003462:	2301      	movne	r3, #1
 8003464:	2300      	moveq	r3, #0
 8003466:	b2db      	uxtb	r3, r3
 8003468:	e00b      	b.n	8003482 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	43da      	mvns	r2, r3
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	4013      	ands	r3, r2
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	bf14      	ite	ne
 800347c:	2301      	movne	r3, #1
 800347e:	2300      	moveq	r3, #0
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d016      	beq.n	80034b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	f043 0220 	orr.w	r2, r3, #32
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e021      	b.n	80034f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	0c1b      	lsrs	r3, r3, #16
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d10c      	bne.n	80034d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	43da      	mvns	r2, r3
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	4013      	ands	r3, r2
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	bf14      	ite	ne
 80034d0:	2301      	movne	r3, #1
 80034d2:	2300      	moveq	r3, #0
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	e00b      	b.n	80034f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4013      	ands	r3, r2
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	bf14      	ite	ne
 80034ea:	2301      	movne	r3, #1
 80034ec:	2300      	moveq	r3, #0
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f47f af6d 	bne.w	80033d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800350c:	e034      	b.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f886 	bl	8003620 <I2C_IsAcknowledgeFailed>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e034      	b.n	8003588 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003524:	d028      	beq.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003526:	f7fe fd65 	bl	8001ff4 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	429a      	cmp	r2, r3
 8003534:	d302      	bcc.n	800353c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d11d      	bne.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003546:	2b80      	cmp	r3, #128	@ 0x80
 8003548:	d016      	beq.n	8003578 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	f043 0220 	orr.w	r2, r3, #32
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e007      	b.n	8003588 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003582:	2b80      	cmp	r3, #128	@ 0x80
 8003584:	d1c3      	bne.n	800350e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003586:	2300      	movs	r3, #0
}
 8003588:	4618      	mov	r0, r3
 800358a:	3710      	adds	r7, #16
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800359c:	e034      	b.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f83e 	bl	8003620 <I2C_IsAcknowledgeFailed>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e034      	b.n	8003618 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b4:	d028      	beq.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b6:	f7fe fd1d 	bl	8001ff4 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	68ba      	ldr	r2, [r7, #8]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d302      	bcc.n	80035cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d11d      	bne.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	f003 0304 	and.w	r3, r3, #4
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d016      	beq.n	8003608 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	f043 0220 	orr.w	r2, r3, #32
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e007      	b.n	8003618 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b04      	cmp	r3, #4
 8003614:	d1c3      	bne.n	800359e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003636:	d11b      	bne.n	8003670 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003640:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2220      	movs	r2, #32
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365c:	f043 0204 	orr.w	r2, r3, #4
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
	...

08003680 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e267      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d075      	beq.n	800378a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800369e:	4b88      	ldr	r3, [pc, #544]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 030c 	and.w	r3, r3, #12
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d00c      	beq.n	80036c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036aa:	4b85      	ldr	r3, [pc, #532]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d112      	bne.n	80036dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036b6:	4b82      	ldr	r3, [pc, #520]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036c2:	d10b      	bne.n	80036dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c4:	4b7e      	ldr	r3, [pc, #504]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d05b      	beq.n	8003788 <HAL_RCC_OscConfig+0x108>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d157      	bne.n	8003788 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e242      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e4:	d106      	bne.n	80036f4 <HAL_RCC_OscConfig+0x74>
 80036e6:	4b76      	ldr	r3, [pc, #472]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a75      	ldr	r2, [pc, #468]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80036ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036f0:	6013      	str	r3, [r2, #0]
 80036f2:	e01d      	b.n	8003730 <HAL_RCC_OscConfig+0xb0>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036fc:	d10c      	bne.n	8003718 <HAL_RCC_OscConfig+0x98>
 80036fe:	4b70      	ldr	r3, [pc, #448]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a6f      	ldr	r2, [pc, #444]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003704:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003708:	6013      	str	r3, [r2, #0]
 800370a:	4b6d      	ldr	r3, [pc, #436]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a6c      	ldr	r2, [pc, #432]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003714:	6013      	str	r3, [r2, #0]
 8003716:	e00b      	b.n	8003730 <HAL_RCC_OscConfig+0xb0>
 8003718:	4b69      	ldr	r3, [pc, #420]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a68      	ldr	r2, [pc, #416]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 800371e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003722:	6013      	str	r3, [r2, #0]
 8003724:	4b66      	ldr	r3, [pc, #408]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a65      	ldr	r2, [pc, #404]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 800372a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800372e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d013      	beq.n	8003760 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003738:	f7fe fc5c 	bl	8001ff4 <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003740:	f7fe fc58 	bl	8001ff4 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b64      	cmp	r3, #100	@ 0x64
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e207      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003752:	4b5b      	ldr	r3, [pc, #364]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d0f0      	beq.n	8003740 <HAL_RCC_OscConfig+0xc0>
 800375e:	e014      	b.n	800378a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003760:	f7fe fc48 	bl	8001ff4 <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003768:	f7fe fc44 	bl	8001ff4 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b64      	cmp	r3, #100	@ 0x64
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e1f3      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377a:	4b51      	ldr	r3, [pc, #324]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f0      	bne.n	8003768 <HAL_RCC_OscConfig+0xe8>
 8003786:	e000      	b.n	800378a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d063      	beq.n	800385e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003796:	4b4a      	ldr	r3, [pc, #296]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 030c 	and.w	r3, r3, #12
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00b      	beq.n	80037ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037a2:	4b47      	ldr	r3, [pc, #284]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037aa:	2b08      	cmp	r3, #8
 80037ac:	d11c      	bne.n	80037e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ae:	4b44      	ldr	r3, [pc, #272]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d116      	bne.n	80037e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ba:	4b41      	ldr	r3, [pc, #260]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d005      	beq.n	80037d2 <HAL_RCC_OscConfig+0x152>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d001      	beq.n	80037d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e1c7      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037d2:	4b3b      	ldr	r3, [pc, #236]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	4937      	ldr	r1, [pc, #220]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037e6:	e03a      	b.n	800385e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d020      	beq.n	8003832 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037f0:	4b34      	ldr	r3, [pc, #208]	@ (80038c4 <HAL_RCC_OscConfig+0x244>)
 80037f2:	2201      	movs	r2, #1
 80037f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f6:	f7fe fbfd 	bl	8001ff4 <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037fc:	e008      	b.n	8003810 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037fe:	f7fe fbf9 	bl	8001ff4 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d901      	bls.n	8003810 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e1a8      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003810:	4b2b      	ldr	r3, [pc, #172]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d0f0      	beq.n	80037fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381c:	4b28      	ldr	r3, [pc, #160]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	00db      	lsls	r3, r3, #3
 800382a:	4925      	ldr	r1, [pc, #148]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 800382c:	4313      	orrs	r3, r2
 800382e:	600b      	str	r3, [r1, #0]
 8003830:	e015      	b.n	800385e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003832:	4b24      	ldr	r3, [pc, #144]	@ (80038c4 <HAL_RCC_OscConfig+0x244>)
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003838:	f7fe fbdc 	bl	8001ff4 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003840:	f7fe fbd8 	bl	8001ff4 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e187      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003852:	4b1b      	ldr	r3, [pc, #108]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d1f0      	bne.n	8003840 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d036      	beq.n	80038d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d016      	beq.n	80038a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003872:	4b15      	ldr	r3, [pc, #84]	@ (80038c8 <HAL_RCC_OscConfig+0x248>)
 8003874:	2201      	movs	r2, #1
 8003876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003878:	f7fe fbbc 	bl	8001ff4 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003880:	f7fe fbb8 	bl	8001ff4 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e167      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003892:	4b0b      	ldr	r3, [pc, #44]	@ (80038c0 <HAL_RCC_OscConfig+0x240>)
 8003894:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	2b00      	cmp	r3, #0
 800389c:	d0f0      	beq.n	8003880 <HAL_RCC_OscConfig+0x200>
 800389e:	e01b      	b.n	80038d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038a0:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <HAL_RCC_OscConfig+0x248>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038a6:	f7fe fba5 	bl	8001ff4 <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038ac:	e00e      	b.n	80038cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038ae:	f7fe fba1 	bl	8001ff4 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d907      	bls.n	80038cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e150      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
 80038c0:	40023800 	.word	0x40023800
 80038c4:	42470000 	.word	0x42470000
 80038c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038cc:	4b88      	ldr	r3, [pc, #544]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 80038ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1ea      	bne.n	80038ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 8097 	beq.w	8003a14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038e6:	2300      	movs	r3, #0
 80038e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038ea:	4b81      	ldr	r3, [pc, #516]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 80038ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10f      	bne.n	8003916 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	4b7d      	ldr	r3, [pc, #500]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	4a7c      	ldr	r2, [pc, #496]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003904:	6413      	str	r3, [r2, #64]	@ 0x40
 8003906:	4b7a      	ldr	r3, [pc, #488]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800390e:	60bb      	str	r3, [r7, #8]
 8003910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003912:	2301      	movs	r3, #1
 8003914:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003916:	4b77      	ldr	r3, [pc, #476]	@ (8003af4 <HAL_RCC_OscConfig+0x474>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800391e:	2b00      	cmp	r3, #0
 8003920:	d118      	bne.n	8003954 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003922:	4b74      	ldr	r3, [pc, #464]	@ (8003af4 <HAL_RCC_OscConfig+0x474>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a73      	ldr	r2, [pc, #460]	@ (8003af4 <HAL_RCC_OscConfig+0x474>)
 8003928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800392c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800392e:	f7fe fb61 	bl	8001ff4 <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003936:	f7fe fb5d 	bl	8001ff4 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e10c      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003948:	4b6a      	ldr	r3, [pc, #424]	@ (8003af4 <HAL_RCC_OscConfig+0x474>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003950:	2b00      	cmp	r3, #0
 8003952:	d0f0      	beq.n	8003936 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d106      	bne.n	800396a <HAL_RCC_OscConfig+0x2ea>
 800395c:	4b64      	ldr	r3, [pc, #400]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 800395e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003960:	4a63      	ldr	r2, [pc, #396]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	6713      	str	r3, [r2, #112]	@ 0x70
 8003968:	e01c      	b.n	80039a4 <HAL_RCC_OscConfig+0x324>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	2b05      	cmp	r3, #5
 8003970:	d10c      	bne.n	800398c <HAL_RCC_OscConfig+0x30c>
 8003972:	4b5f      	ldr	r3, [pc, #380]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003976:	4a5e      	ldr	r2, [pc, #376]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003978:	f043 0304 	orr.w	r3, r3, #4
 800397c:	6713      	str	r3, [r2, #112]	@ 0x70
 800397e:	4b5c      	ldr	r3, [pc, #368]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003982:	4a5b      	ldr	r2, [pc, #364]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003984:	f043 0301 	orr.w	r3, r3, #1
 8003988:	6713      	str	r3, [r2, #112]	@ 0x70
 800398a:	e00b      	b.n	80039a4 <HAL_RCC_OscConfig+0x324>
 800398c:	4b58      	ldr	r3, [pc, #352]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 800398e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003990:	4a57      	ldr	r2, [pc, #348]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003992:	f023 0301 	bic.w	r3, r3, #1
 8003996:	6713      	str	r3, [r2, #112]	@ 0x70
 8003998:	4b55      	ldr	r3, [pc, #340]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 800399a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800399c:	4a54      	ldr	r2, [pc, #336]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 800399e:	f023 0304 	bic.w	r3, r3, #4
 80039a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d015      	beq.n	80039d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ac:	f7fe fb22 	bl	8001ff4 <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039b4:	f7fe fb1e 	bl	8001ff4 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e0cb      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ca:	4b49      	ldr	r3, [pc, #292]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 80039cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0ee      	beq.n	80039b4 <HAL_RCC_OscConfig+0x334>
 80039d6:	e014      	b.n	8003a02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039d8:	f7fe fb0c 	bl	8001ff4 <HAL_GetTick>
 80039dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039de:	e00a      	b.n	80039f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e0:	f7fe fb08 	bl	8001ff4 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e0b5      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039f6:	4b3e      	ldr	r3, [pc, #248]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 80039f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1ee      	bne.n	80039e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a02:	7dfb      	ldrb	r3, [r7, #23]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d105      	bne.n	8003a14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a08:	4b39      	ldr	r3, [pc, #228]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	4a38      	ldr	r2, [pc, #224]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003a0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 80a1 	beq.w	8003b60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a1e:	4b34      	ldr	r3, [pc, #208]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f003 030c 	and.w	r3, r3, #12
 8003a26:	2b08      	cmp	r3, #8
 8003a28:	d05c      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d141      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a32:	4b31      	ldr	r3, [pc, #196]	@ (8003af8 <HAL_RCC_OscConfig+0x478>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a38:	f7fe fadc 	bl	8001ff4 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a40:	f7fe fad8 	bl	8001ff4 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e087      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a52:	4b27      	ldr	r3, [pc, #156]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	69da      	ldr	r2, [r3, #28]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	019b      	lsls	r3, r3, #6
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a74:	085b      	lsrs	r3, r3, #1
 8003a76:	3b01      	subs	r3, #1
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a80:	061b      	lsls	r3, r3, #24
 8003a82:	491b      	ldr	r1, [pc, #108]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a88:	4b1b      	ldr	r3, [pc, #108]	@ (8003af8 <HAL_RCC_OscConfig+0x478>)
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8e:	f7fe fab1 	bl	8001ff4 <HAL_GetTick>
 8003a92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a94:	e008      	b.n	8003aa8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a96:	f7fe faad 	bl	8001ff4 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e05c      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aa8:	4b11      	ldr	r3, [pc, #68]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0f0      	beq.n	8003a96 <HAL_RCC_OscConfig+0x416>
 8003ab4:	e054      	b.n	8003b60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab6:	4b10      	ldr	r3, [pc, #64]	@ (8003af8 <HAL_RCC_OscConfig+0x478>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abc:	f7fe fa9a 	bl	8001ff4 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ac4:	f7fe fa96 	bl	8001ff4 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e045      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad6:	4b06      	ldr	r3, [pc, #24]	@ (8003af0 <HAL_RCC_OscConfig+0x470>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f0      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x444>
 8003ae2:	e03d      	b.n	8003b60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d107      	bne.n	8003afc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e038      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
 8003af0:	40023800 	.word	0x40023800
 8003af4:	40007000 	.word	0x40007000
 8003af8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003afc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b6c <HAL_RCC_OscConfig+0x4ec>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d028      	beq.n	8003b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d121      	bne.n	8003b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d11a      	bne.n	8003b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d111      	bne.n	8003b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b42:	085b      	lsrs	r3, r3, #1
 8003b44:	3b01      	subs	r3, #1
 8003b46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d107      	bne.n	8003b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d001      	beq.n	8003b60 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3718      	adds	r7, #24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40023800 	.word	0x40023800

08003b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d101      	bne.n	8003b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e0cc      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b84:	4b68      	ldr	r3, [pc, #416]	@ (8003d28 <HAL_RCC_ClockConfig+0x1b8>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d90c      	bls.n	8003bac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b92:	4b65      	ldr	r3, [pc, #404]	@ (8003d28 <HAL_RCC_ClockConfig+0x1b8>)
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9a:	4b63      	ldr	r3, [pc, #396]	@ (8003d28 <HAL_RCC_ClockConfig+0x1b8>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e0b8      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d020      	beq.n	8003bfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d005      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bc4:	4b59      	ldr	r3, [pc, #356]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	4a58      	ldr	r2, [pc, #352]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003bca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003bce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0308 	and.w	r3, r3, #8
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bdc:	4b53      	ldr	r3, [pc, #332]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4a52      	ldr	r2, [pc, #328]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003be6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003be8:	4b50      	ldr	r3, [pc, #320]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	494d      	ldr	r1, [pc, #308]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d044      	beq.n	8003c90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d107      	bne.n	8003c1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0e:	4b47      	ldr	r3, [pc, #284]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d119      	bne.n	8003c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e07f      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d003      	beq.n	8003c2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c2a:	2b03      	cmp	r3, #3
 8003c2c:	d107      	bne.n	8003c3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d109      	bne.n	8003c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e06f      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e067      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c4e:	4b37      	ldr	r3, [pc, #220]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	f023 0203 	bic.w	r2, r3, #3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	4934      	ldr	r1, [pc, #208]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c60:	f7fe f9c8 	bl	8001ff4 <HAL_GetTick>
 8003c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c66:	e00a      	b.n	8003c7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c68:	f7fe f9c4 	bl	8001ff4 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e04f      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 020c 	and.w	r2, r3, #12
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d1eb      	bne.n	8003c68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c90:	4b25      	ldr	r3, [pc, #148]	@ (8003d28 <HAL_RCC_ClockConfig+0x1b8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	683a      	ldr	r2, [r7, #0]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d20c      	bcs.n	8003cb8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c9e:	4b22      	ldr	r3, [pc, #136]	@ (8003d28 <HAL_RCC_ClockConfig+0x1b8>)
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ca6:	4b20      	ldr	r3, [pc, #128]	@ (8003d28 <HAL_RCC_ClockConfig+0x1b8>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0307 	and.w	r3, r3, #7
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d001      	beq.n	8003cb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e032      	b.n	8003d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0304 	and.w	r3, r3, #4
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d008      	beq.n	8003cd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cc4:	4b19      	ldr	r3, [pc, #100]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4916      	ldr	r1, [pc, #88]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0308 	and.w	r3, r3, #8
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d009      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ce2:	4b12      	ldr	r3, [pc, #72]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	00db      	lsls	r3, r3, #3
 8003cf0:	490e      	ldr	r1, [pc, #56]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003cf6:	f000 f821 	bl	8003d3c <HAL_RCC_GetSysClockFreq>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003d2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	091b      	lsrs	r3, r3, #4
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	490a      	ldr	r1, [pc, #40]	@ (8003d30 <HAL_RCC_ClockConfig+0x1c0>)
 8003d08:	5ccb      	ldrb	r3, [r1, r3]
 8003d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d0e:	4a09      	ldr	r2, [pc, #36]	@ (8003d34 <HAL_RCC_ClockConfig+0x1c4>)
 8003d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d12:	4b09      	ldr	r3, [pc, #36]	@ (8003d38 <HAL_RCC_ClockConfig+0x1c8>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7fe f928 	bl	8001f6c <HAL_InitTick>

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	40023c00 	.word	0x40023c00
 8003d2c:	40023800 	.word	0x40023800
 8003d30:	080087ec 	.word	0x080087ec
 8003d34:	20000000 	.word	0x20000000
 8003d38:	20000004 	.word	0x20000004

08003d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d40:	b094      	sub	sp, #80	@ 0x50
 8003d42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d48:	2300      	movs	r3, #0
 8003d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d54:	4b79      	ldr	r3, [pc, #484]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 030c 	and.w	r3, r3, #12
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d00d      	beq.n	8003d7c <HAL_RCC_GetSysClockFreq+0x40>
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	f200 80e1 	bhi.w	8003f28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d002      	beq.n	8003d70 <HAL_RCC_GetSysClockFreq+0x34>
 8003d6a:	2b04      	cmp	r3, #4
 8003d6c:	d003      	beq.n	8003d76 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d6e:	e0db      	b.n	8003f28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d70:	4b73      	ldr	r3, [pc, #460]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d72:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003d74:	e0db      	b.n	8003f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d76:	4b73      	ldr	r3, [pc, #460]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d7a:	e0d8      	b.n	8003f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d7c:	4b6f      	ldr	r3, [pc, #444]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d84:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d86:	4b6d      	ldr	r3, [pc, #436]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d063      	beq.n	8003e5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d92:	4b6a      	ldr	r3, [pc, #424]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	099b      	lsrs	r3, r3, #6
 8003d98:	2200      	movs	r2, #0
 8003d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003da4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003da6:	2300      	movs	r3, #0
 8003da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003daa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003dae:	4622      	mov	r2, r4
 8003db0:	462b      	mov	r3, r5
 8003db2:	f04f 0000 	mov.w	r0, #0
 8003db6:	f04f 0100 	mov.w	r1, #0
 8003dba:	0159      	lsls	r1, r3, #5
 8003dbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dc0:	0150      	lsls	r0, r2, #5
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	1a51      	subs	r1, r2, r1
 8003dca:	6139      	str	r1, [r7, #16]
 8003dcc:	4629      	mov	r1, r5
 8003dce:	eb63 0301 	sbc.w	r3, r3, r1
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	f04f 0200 	mov.w	r2, #0
 8003dd8:	f04f 0300 	mov.w	r3, #0
 8003ddc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003de0:	4659      	mov	r1, fp
 8003de2:	018b      	lsls	r3, r1, #6
 8003de4:	4651      	mov	r1, sl
 8003de6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dea:	4651      	mov	r1, sl
 8003dec:	018a      	lsls	r2, r1, #6
 8003dee:	4651      	mov	r1, sl
 8003df0:	ebb2 0801 	subs.w	r8, r2, r1
 8003df4:	4659      	mov	r1, fp
 8003df6:	eb63 0901 	sbc.w	r9, r3, r1
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	f04f 0300 	mov.w	r3, #0
 8003e02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e0e:	4690      	mov	r8, r2
 8003e10:	4699      	mov	r9, r3
 8003e12:	4623      	mov	r3, r4
 8003e14:	eb18 0303 	adds.w	r3, r8, r3
 8003e18:	60bb      	str	r3, [r7, #8]
 8003e1a:	462b      	mov	r3, r5
 8003e1c:	eb49 0303 	adc.w	r3, r9, r3
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 0300 	mov.w	r3, #0
 8003e2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e2e:	4629      	mov	r1, r5
 8003e30:	024b      	lsls	r3, r1, #9
 8003e32:	4621      	mov	r1, r4
 8003e34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e38:	4621      	mov	r1, r4
 8003e3a:	024a      	lsls	r2, r1, #9
 8003e3c:	4610      	mov	r0, r2
 8003e3e:	4619      	mov	r1, r3
 8003e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e42:	2200      	movs	r2, #0
 8003e44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e4c:	f7fc fefc 	bl	8000c48 <__aeabi_uldivmod>
 8003e50:	4602      	mov	r2, r0
 8003e52:	460b      	mov	r3, r1
 8003e54:	4613      	mov	r3, r2
 8003e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e58:	e058      	b.n	8003f0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e5a:	4b38      	ldr	r3, [pc, #224]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	099b      	lsrs	r3, r3, #6
 8003e60:	2200      	movs	r2, #0
 8003e62:	4618      	mov	r0, r3
 8003e64:	4611      	mov	r1, r2
 8003e66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e6a:	623b      	str	r3, [r7, #32]
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e74:	4642      	mov	r2, r8
 8003e76:	464b      	mov	r3, r9
 8003e78:	f04f 0000 	mov.w	r0, #0
 8003e7c:	f04f 0100 	mov.w	r1, #0
 8003e80:	0159      	lsls	r1, r3, #5
 8003e82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e86:	0150      	lsls	r0, r2, #5
 8003e88:	4602      	mov	r2, r0
 8003e8a:	460b      	mov	r3, r1
 8003e8c:	4641      	mov	r1, r8
 8003e8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e92:	4649      	mov	r1, r9
 8003e94:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e98:	f04f 0200 	mov.w	r2, #0
 8003e9c:	f04f 0300 	mov.w	r3, #0
 8003ea0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ea4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ea8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003eac:	ebb2 040a 	subs.w	r4, r2, sl
 8003eb0:	eb63 050b 	sbc.w	r5, r3, fp
 8003eb4:	f04f 0200 	mov.w	r2, #0
 8003eb8:	f04f 0300 	mov.w	r3, #0
 8003ebc:	00eb      	lsls	r3, r5, #3
 8003ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ec2:	00e2      	lsls	r2, r4, #3
 8003ec4:	4614      	mov	r4, r2
 8003ec6:	461d      	mov	r5, r3
 8003ec8:	4643      	mov	r3, r8
 8003eca:	18e3      	adds	r3, r4, r3
 8003ecc:	603b      	str	r3, [r7, #0]
 8003ece:	464b      	mov	r3, r9
 8003ed0:	eb45 0303 	adc.w	r3, r5, r3
 8003ed4:	607b      	str	r3, [r7, #4]
 8003ed6:	f04f 0200 	mov.w	r2, #0
 8003eda:	f04f 0300 	mov.w	r3, #0
 8003ede:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ee2:	4629      	mov	r1, r5
 8003ee4:	028b      	lsls	r3, r1, #10
 8003ee6:	4621      	mov	r1, r4
 8003ee8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003eec:	4621      	mov	r1, r4
 8003eee:	028a      	lsls	r2, r1, #10
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	61bb      	str	r3, [r7, #24]
 8003efa:	61fa      	str	r2, [r7, #28]
 8003efc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f00:	f7fc fea2 	bl	8000c48 <__aeabi_uldivmod>
 8003f04:	4602      	mov	r2, r0
 8003f06:	460b      	mov	r3, r1
 8003f08:	4613      	mov	r3, r2
 8003f0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	0c1b      	lsrs	r3, r3, #16
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	3301      	adds	r3, #1
 8003f18:	005b      	lsls	r3, r3, #1
 8003f1a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003f1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f26:	e002      	b.n	8003f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f28:	4b05      	ldr	r3, [pc, #20]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3750      	adds	r7, #80	@ 0x50
 8003f34:	46bd      	mov	sp, r7
 8003f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f3a:	bf00      	nop
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	00f42400 	.word	0x00f42400
 8003f44:	007a1200 	.word	0x007a1200

08003f48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f4c:	4b03      	ldr	r3, [pc, #12]	@ (8003f5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000000 	.word	0x20000000

08003f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f64:	f7ff fff0 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	0a9b      	lsrs	r3, r3, #10
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	4903      	ldr	r1, [pc, #12]	@ (8003f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f76:	5ccb      	ldrb	r3, [r1, r3]
 8003f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40023800 	.word	0x40023800
 8003f84:	080087fc 	.word	0x080087fc

08003f88 <__cvt>:
 8003f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f8c:	ec57 6b10 	vmov	r6, r7, d0
 8003f90:	2f00      	cmp	r7, #0
 8003f92:	460c      	mov	r4, r1
 8003f94:	4619      	mov	r1, r3
 8003f96:	463b      	mov	r3, r7
 8003f98:	bfbb      	ittet	lt
 8003f9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003f9e:	461f      	movlt	r7, r3
 8003fa0:	2300      	movge	r3, #0
 8003fa2:	232d      	movlt	r3, #45	@ 0x2d
 8003fa4:	700b      	strb	r3, [r1, #0]
 8003fa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fa8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003fac:	4691      	mov	r9, r2
 8003fae:	f023 0820 	bic.w	r8, r3, #32
 8003fb2:	bfbc      	itt	lt
 8003fb4:	4632      	movlt	r2, r6
 8003fb6:	4616      	movlt	r6, r2
 8003fb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003fbc:	d005      	beq.n	8003fca <__cvt+0x42>
 8003fbe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003fc2:	d100      	bne.n	8003fc6 <__cvt+0x3e>
 8003fc4:	3401      	adds	r4, #1
 8003fc6:	2102      	movs	r1, #2
 8003fc8:	e000      	b.n	8003fcc <__cvt+0x44>
 8003fca:	2103      	movs	r1, #3
 8003fcc:	ab03      	add	r3, sp, #12
 8003fce:	9301      	str	r3, [sp, #4]
 8003fd0:	ab02      	add	r3, sp, #8
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	ec47 6b10 	vmov	d0, r6, r7
 8003fd8:	4653      	mov	r3, sl
 8003fda:	4622      	mov	r2, r4
 8003fdc:	f000 fe94 	bl	8004d08 <_dtoa_r>
 8003fe0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003fe4:	4605      	mov	r5, r0
 8003fe6:	d119      	bne.n	800401c <__cvt+0x94>
 8003fe8:	f019 0f01 	tst.w	r9, #1
 8003fec:	d00e      	beq.n	800400c <__cvt+0x84>
 8003fee:	eb00 0904 	add.w	r9, r0, r4
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	4630      	mov	r0, r6
 8003ff8:	4639      	mov	r1, r7
 8003ffa:	f7fc fd65 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ffe:	b108      	cbz	r0, 8004004 <__cvt+0x7c>
 8004000:	f8cd 900c 	str.w	r9, [sp, #12]
 8004004:	2230      	movs	r2, #48	@ 0x30
 8004006:	9b03      	ldr	r3, [sp, #12]
 8004008:	454b      	cmp	r3, r9
 800400a:	d31e      	bcc.n	800404a <__cvt+0xc2>
 800400c:	9b03      	ldr	r3, [sp, #12]
 800400e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004010:	1b5b      	subs	r3, r3, r5
 8004012:	4628      	mov	r0, r5
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	b004      	add	sp, #16
 8004018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800401c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004020:	eb00 0904 	add.w	r9, r0, r4
 8004024:	d1e5      	bne.n	8003ff2 <__cvt+0x6a>
 8004026:	7803      	ldrb	r3, [r0, #0]
 8004028:	2b30      	cmp	r3, #48	@ 0x30
 800402a:	d10a      	bne.n	8004042 <__cvt+0xba>
 800402c:	2200      	movs	r2, #0
 800402e:	2300      	movs	r3, #0
 8004030:	4630      	mov	r0, r6
 8004032:	4639      	mov	r1, r7
 8004034:	f7fc fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 8004038:	b918      	cbnz	r0, 8004042 <__cvt+0xba>
 800403a:	f1c4 0401 	rsb	r4, r4, #1
 800403e:	f8ca 4000 	str.w	r4, [sl]
 8004042:	f8da 3000 	ldr.w	r3, [sl]
 8004046:	4499      	add	r9, r3
 8004048:	e7d3      	b.n	8003ff2 <__cvt+0x6a>
 800404a:	1c59      	adds	r1, r3, #1
 800404c:	9103      	str	r1, [sp, #12]
 800404e:	701a      	strb	r2, [r3, #0]
 8004050:	e7d9      	b.n	8004006 <__cvt+0x7e>

08004052 <__exponent>:
 8004052:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004054:	2900      	cmp	r1, #0
 8004056:	bfba      	itte	lt
 8004058:	4249      	neglt	r1, r1
 800405a:	232d      	movlt	r3, #45	@ 0x2d
 800405c:	232b      	movge	r3, #43	@ 0x2b
 800405e:	2909      	cmp	r1, #9
 8004060:	7002      	strb	r2, [r0, #0]
 8004062:	7043      	strb	r3, [r0, #1]
 8004064:	dd29      	ble.n	80040ba <__exponent+0x68>
 8004066:	f10d 0307 	add.w	r3, sp, #7
 800406a:	461d      	mov	r5, r3
 800406c:	270a      	movs	r7, #10
 800406e:	461a      	mov	r2, r3
 8004070:	fbb1 f6f7 	udiv	r6, r1, r7
 8004074:	fb07 1416 	mls	r4, r7, r6, r1
 8004078:	3430      	adds	r4, #48	@ 0x30
 800407a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800407e:	460c      	mov	r4, r1
 8004080:	2c63      	cmp	r4, #99	@ 0x63
 8004082:	f103 33ff 	add.w	r3, r3, #4294967295
 8004086:	4631      	mov	r1, r6
 8004088:	dcf1      	bgt.n	800406e <__exponent+0x1c>
 800408a:	3130      	adds	r1, #48	@ 0x30
 800408c:	1e94      	subs	r4, r2, #2
 800408e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004092:	1c41      	adds	r1, r0, #1
 8004094:	4623      	mov	r3, r4
 8004096:	42ab      	cmp	r3, r5
 8004098:	d30a      	bcc.n	80040b0 <__exponent+0x5e>
 800409a:	f10d 0309 	add.w	r3, sp, #9
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	42ac      	cmp	r4, r5
 80040a2:	bf88      	it	hi
 80040a4:	2300      	movhi	r3, #0
 80040a6:	3302      	adds	r3, #2
 80040a8:	4403      	add	r3, r0
 80040aa:	1a18      	subs	r0, r3, r0
 80040ac:	b003      	add	sp, #12
 80040ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80040b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80040b8:	e7ed      	b.n	8004096 <__exponent+0x44>
 80040ba:	2330      	movs	r3, #48	@ 0x30
 80040bc:	3130      	adds	r1, #48	@ 0x30
 80040be:	7083      	strb	r3, [r0, #2]
 80040c0:	70c1      	strb	r1, [r0, #3]
 80040c2:	1d03      	adds	r3, r0, #4
 80040c4:	e7f1      	b.n	80040aa <__exponent+0x58>
	...

080040c8 <_printf_float>:
 80040c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040cc:	b08d      	sub	sp, #52	@ 0x34
 80040ce:	460c      	mov	r4, r1
 80040d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80040d4:	4616      	mov	r6, r2
 80040d6:	461f      	mov	r7, r3
 80040d8:	4605      	mov	r5, r0
 80040da:	f000 fd07 	bl	8004aec <_localeconv_r>
 80040de:	6803      	ldr	r3, [r0, #0]
 80040e0:	9304      	str	r3, [sp, #16]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fc f8c4 	bl	8000270 <strlen>
 80040e8:	2300      	movs	r3, #0
 80040ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80040ec:	f8d8 3000 	ldr.w	r3, [r8]
 80040f0:	9005      	str	r0, [sp, #20]
 80040f2:	3307      	adds	r3, #7
 80040f4:	f023 0307 	bic.w	r3, r3, #7
 80040f8:	f103 0208 	add.w	r2, r3, #8
 80040fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004100:	f8d4 b000 	ldr.w	fp, [r4]
 8004104:	f8c8 2000 	str.w	r2, [r8]
 8004108:	e9d3 8900 	ldrd	r8, r9, [r3]
 800410c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004110:	9307      	str	r3, [sp, #28]
 8004112:	f8cd 8018 	str.w	r8, [sp, #24]
 8004116:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800411a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800411e:	4b9c      	ldr	r3, [pc, #624]	@ (8004390 <_printf_float+0x2c8>)
 8004120:	f04f 32ff 	mov.w	r2, #4294967295
 8004124:	f7fc fd02 	bl	8000b2c <__aeabi_dcmpun>
 8004128:	bb70      	cbnz	r0, 8004188 <_printf_float+0xc0>
 800412a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800412e:	4b98      	ldr	r3, [pc, #608]	@ (8004390 <_printf_float+0x2c8>)
 8004130:	f04f 32ff 	mov.w	r2, #4294967295
 8004134:	f7fc fcdc 	bl	8000af0 <__aeabi_dcmple>
 8004138:	bb30      	cbnz	r0, 8004188 <_printf_float+0xc0>
 800413a:	2200      	movs	r2, #0
 800413c:	2300      	movs	r3, #0
 800413e:	4640      	mov	r0, r8
 8004140:	4649      	mov	r1, r9
 8004142:	f7fc fccb 	bl	8000adc <__aeabi_dcmplt>
 8004146:	b110      	cbz	r0, 800414e <_printf_float+0x86>
 8004148:	232d      	movs	r3, #45	@ 0x2d
 800414a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800414e:	4a91      	ldr	r2, [pc, #580]	@ (8004394 <_printf_float+0x2cc>)
 8004150:	4b91      	ldr	r3, [pc, #580]	@ (8004398 <_printf_float+0x2d0>)
 8004152:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004156:	bf94      	ite	ls
 8004158:	4690      	movls	r8, r2
 800415a:	4698      	movhi	r8, r3
 800415c:	2303      	movs	r3, #3
 800415e:	6123      	str	r3, [r4, #16]
 8004160:	f02b 0304 	bic.w	r3, fp, #4
 8004164:	6023      	str	r3, [r4, #0]
 8004166:	f04f 0900 	mov.w	r9, #0
 800416a:	9700      	str	r7, [sp, #0]
 800416c:	4633      	mov	r3, r6
 800416e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004170:	4621      	mov	r1, r4
 8004172:	4628      	mov	r0, r5
 8004174:	f000 f9d2 	bl	800451c <_printf_common>
 8004178:	3001      	adds	r0, #1
 800417a:	f040 808d 	bne.w	8004298 <_printf_float+0x1d0>
 800417e:	f04f 30ff 	mov.w	r0, #4294967295
 8004182:	b00d      	add	sp, #52	@ 0x34
 8004184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004188:	4642      	mov	r2, r8
 800418a:	464b      	mov	r3, r9
 800418c:	4640      	mov	r0, r8
 800418e:	4649      	mov	r1, r9
 8004190:	f7fc fccc 	bl	8000b2c <__aeabi_dcmpun>
 8004194:	b140      	cbz	r0, 80041a8 <_printf_float+0xe0>
 8004196:	464b      	mov	r3, r9
 8004198:	2b00      	cmp	r3, #0
 800419a:	bfbc      	itt	lt
 800419c:	232d      	movlt	r3, #45	@ 0x2d
 800419e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80041a2:	4a7e      	ldr	r2, [pc, #504]	@ (800439c <_printf_float+0x2d4>)
 80041a4:	4b7e      	ldr	r3, [pc, #504]	@ (80043a0 <_printf_float+0x2d8>)
 80041a6:	e7d4      	b.n	8004152 <_printf_float+0x8a>
 80041a8:	6863      	ldr	r3, [r4, #4]
 80041aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80041ae:	9206      	str	r2, [sp, #24]
 80041b0:	1c5a      	adds	r2, r3, #1
 80041b2:	d13b      	bne.n	800422c <_printf_float+0x164>
 80041b4:	2306      	movs	r3, #6
 80041b6:	6063      	str	r3, [r4, #4]
 80041b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80041bc:	2300      	movs	r3, #0
 80041be:	6022      	str	r2, [r4, #0]
 80041c0:	9303      	str	r3, [sp, #12]
 80041c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80041c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80041c8:	ab09      	add	r3, sp, #36	@ 0x24
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	6861      	ldr	r1, [r4, #4]
 80041ce:	ec49 8b10 	vmov	d0, r8, r9
 80041d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80041d6:	4628      	mov	r0, r5
 80041d8:	f7ff fed6 	bl	8003f88 <__cvt>
 80041dc:	9b06      	ldr	r3, [sp, #24]
 80041de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80041e0:	2b47      	cmp	r3, #71	@ 0x47
 80041e2:	4680      	mov	r8, r0
 80041e4:	d129      	bne.n	800423a <_printf_float+0x172>
 80041e6:	1cc8      	adds	r0, r1, #3
 80041e8:	db02      	blt.n	80041f0 <_printf_float+0x128>
 80041ea:	6863      	ldr	r3, [r4, #4]
 80041ec:	4299      	cmp	r1, r3
 80041ee:	dd41      	ble.n	8004274 <_printf_float+0x1ac>
 80041f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80041f4:	fa5f fa8a 	uxtb.w	sl, sl
 80041f8:	3901      	subs	r1, #1
 80041fa:	4652      	mov	r2, sl
 80041fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004200:	9109      	str	r1, [sp, #36]	@ 0x24
 8004202:	f7ff ff26 	bl	8004052 <__exponent>
 8004206:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004208:	1813      	adds	r3, r2, r0
 800420a:	2a01      	cmp	r2, #1
 800420c:	4681      	mov	r9, r0
 800420e:	6123      	str	r3, [r4, #16]
 8004210:	dc02      	bgt.n	8004218 <_printf_float+0x150>
 8004212:	6822      	ldr	r2, [r4, #0]
 8004214:	07d2      	lsls	r2, r2, #31
 8004216:	d501      	bpl.n	800421c <_printf_float+0x154>
 8004218:	3301      	adds	r3, #1
 800421a:	6123      	str	r3, [r4, #16]
 800421c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004220:	2b00      	cmp	r3, #0
 8004222:	d0a2      	beq.n	800416a <_printf_float+0xa2>
 8004224:	232d      	movs	r3, #45	@ 0x2d
 8004226:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800422a:	e79e      	b.n	800416a <_printf_float+0xa2>
 800422c:	9a06      	ldr	r2, [sp, #24]
 800422e:	2a47      	cmp	r2, #71	@ 0x47
 8004230:	d1c2      	bne.n	80041b8 <_printf_float+0xf0>
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1c0      	bne.n	80041b8 <_printf_float+0xf0>
 8004236:	2301      	movs	r3, #1
 8004238:	e7bd      	b.n	80041b6 <_printf_float+0xee>
 800423a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800423e:	d9db      	bls.n	80041f8 <_printf_float+0x130>
 8004240:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004244:	d118      	bne.n	8004278 <_printf_float+0x1b0>
 8004246:	2900      	cmp	r1, #0
 8004248:	6863      	ldr	r3, [r4, #4]
 800424a:	dd0b      	ble.n	8004264 <_printf_float+0x19c>
 800424c:	6121      	str	r1, [r4, #16]
 800424e:	b913      	cbnz	r3, 8004256 <_printf_float+0x18e>
 8004250:	6822      	ldr	r2, [r4, #0]
 8004252:	07d0      	lsls	r0, r2, #31
 8004254:	d502      	bpl.n	800425c <_printf_float+0x194>
 8004256:	3301      	adds	r3, #1
 8004258:	440b      	add	r3, r1
 800425a:	6123      	str	r3, [r4, #16]
 800425c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800425e:	f04f 0900 	mov.w	r9, #0
 8004262:	e7db      	b.n	800421c <_printf_float+0x154>
 8004264:	b913      	cbnz	r3, 800426c <_printf_float+0x1a4>
 8004266:	6822      	ldr	r2, [r4, #0]
 8004268:	07d2      	lsls	r2, r2, #31
 800426a:	d501      	bpl.n	8004270 <_printf_float+0x1a8>
 800426c:	3302      	adds	r3, #2
 800426e:	e7f4      	b.n	800425a <_printf_float+0x192>
 8004270:	2301      	movs	r3, #1
 8004272:	e7f2      	b.n	800425a <_printf_float+0x192>
 8004274:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800427a:	4299      	cmp	r1, r3
 800427c:	db05      	blt.n	800428a <_printf_float+0x1c2>
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	6121      	str	r1, [r4, #16]
 8004282:	07d8      	lsls	r0, r3, #31
 8004284:	d5ea      	bpl.n	800425c <_printf_float+0x194>
 8004286:	1c4b      	adds	r3, r1, #1
 8004288:	e7e7      	b.n	800425a <_printf_float+0x192>
 800428a:	2900      	cmp	r1, #0
 800428c:	bfd4      	ite	le
 800428e:	f1c1 0202 	rsble	r2, r1, #2
 8004292:	2201      	movgt	r2, #1
 8004294:	4413      	add	r3, r2
 8004296:	e7e0      	b.n	800425a <_printf_float+0x192>
 8004298:	6823      	ldr	r3, [r4, #0]
 800429a:	055a      	lsls	r2, r3, #21
 800429c:	d407      	bmi.n	80042ae <_printf_float+0x1e6>
 800429e:	6923      	ldr	r3, [r4, #16]
 80042a0:	4642      	mov	r2, r8
 80042a2:	4631      	mov	r1, r6
 80042a4:	4628      	mov	r0, r5
 80042a6:	47b8      	blx	r7
 80042a8:	3001      	adds	r0, #1
 80042aa:	d12b      	bne.n	8004304 <_printf_float+0x23c>
 80042ac:	e767      	b.n	800417e <_printf_float+0xb6>
 80042ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80042b2:	f240 80dd 	bls.w	8004470 <_printf_float+0x3a8>
 80042b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80042ba:	2200      	movs	r2, #0
 80042bc:	2300      	movs	r3, #0
 80042be:	f7fc fc03 	bl	8000ac8 <__aeabi_dcmpeq>
 80042c2:	2800      	cmp	r0, #0
 80042c4:	d033      	beq.n	800432e <_printf_float+0x266>
 80042c6:	4a37      	ldr	r2, [pc, #220]	@ (80043a4 <_printf_float+0x2dc>)
 80042c8:	2301      	movs	r3, #1
 80042ca:	4631      	mov	r1, r6
 80042cc:	4628      	mov	r0, r5
 80042ce:	47b8      	blx	r7
 80042d0:	3001      	adds	r0, #1
 80042d2:	f43f af54 	beq.w	800417e <_printf_float+0xb6>
 80042d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80042da:	4543      	cmp	r3, r8
 80042dc:	db02      	blt.n	80042e4 <_printf_float+0x21c>
 80042de:	6823      	ldr	r3, [r4, #0]
 80042e0:	07d8      	lsls	r0, r3, #31
 80042e2:	d50f      	bpl.n	8004304 <_printf_float+0x23c>
 80042e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042e8:	4631      	mov	r1, r6
 80042ea:	4628      	mov	r0, r5
 80042ec:	47b8      	blx	r7
 80042ee:	3001      	adds	r0, #1
 80042f0:	f43f af45 	beq.w	800417e <_printf_float+0xb6>
 80042f4:	f04f 0900 	mov.w	r9, #0
 80042f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80042fc:	f104 0a1a 	add.w	sl, r4, #26
 8004300:	45c8      	cmp	r8, r9
 8004302:	dc09      	bgt.n	8004318 <_printf_float+0x250>
 8004304:	6823      	ldr	r3, [r4, #0]
 8004306:	079b      	lsls	r3, r3, #30
 8004308:	f100 8103 	bmi.w	8004512 <_printf_float+0x44a>
 800430c:	68e0      	ldr	r0, [r4, #12]
 800430e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004310:	4298      	cmp	r0, r3
 8004312:	bfb8      	it	lt
 8004314:	4618      	movlt	r0, r3
 8004316:	e734      	b.n	8004182 <_printf_float+0xba>
 8004318:	2301      	movs	r3, #1
 800431a:	4652      	mov	r2, sl
 800431c:	4631      	mov	r1, r6
 800431e:	4628      	mov	r0, r5
 8004320:	47b8      	blx	r7
 8004322:	3001      	adds	r0, #1
 8004324:	f43f af2b 	beq.w	800417e <_printf_float+0xb6>
 8004328:	f109 0901 	add.w	r9, r9, #1
 800432c:	e7e8      	b.n	8004300 <_printf_float+0x238>
 800432e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004330:	2b00      	cmp	r3, #0
 8004332:	dc39      	bgt.n	80043a8 <_printf_float+0x2e0>
 8004334:	4a1b      	ldr	r2, [pc, #108]	@ (80043a4 <_printf_float+0x2dc>)
 8004336:	2301      	movs	r3, #1
 8004338:	4631      	mov	r1, r6
 800433a:	4628      	mov	r0, r5
 800433c:	47b8      	blx	r7
 800433e:	3001      	adds	r0, #1
 8004340:	f43f af1d 	beq.w	800417e <_printf_float+0xb6>
 8004344:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004348:	ea59 0303 	orrs.w	r3, r9, r3
 800434c:	d102      	bne.n	8004354 <_printf_float+0x28c>
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	07d9      	lsls	r1, r3, #31
 8004352:	d5d7      	bpl.n	8004304 <_printf_float+0x23c>
 8004354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004358:	4631      	mov	r1, r6
 800435a:	4628      	mov	r0, r5
 800435c:	47b8      	blx	r7
 800435e:	3001      	adds	r0, #1
 8004360:	f43f af0d 	beq.w	800417e <_printf_float+0xb6>
 8004364:	f04f 0a00 	mov.w	sl, #0
 8004368:	f104 0b1a 	add.w	fp, r4, #26
 800436c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800436e:	425b      	negs	r3, r3
 8004370:	4553      	cmp	r3, sl
 8004372:	dc01      	bgt.n	8004378 <_printf_float+0x2b0>
 8004374:	464b      	mov	r3, r9
 8004376:	e793      	b.n	80042a0 <_printf_float+0x1d8>
 8004378:	2301      	movs	r3, #1
 800437a:	465a      	mov	r2, fp
 800437c:	4631      	mov	r1, r6
 800437e:	4628      	mov	r0, r5
 8004380:	47b8      	blx	r7
 8004382:	3001      	adds	r0, #1
 8004384:	f43f aefb 	beq.w	800417e <_printf_float+0xb6>
 8004388:	f10a 0a01 	add.w	sl, sl, #1
 800438c:	e7ee      	b.n	800436c <_printf_float+0x2a4>
 800438e:	bf00      	nop
 8004390:	7fefffff 	.word	0x7fefffff
 8004394:	08008804 	.word	0x08008804
 8004398:	08008808 	.word	0x08008808
 800439c:	0800880c 	.word	0x0800880c
 80043a0:	08008810 	.word	0x08008810
 80043a4:	08008814 	.word	0x08008814
 80043a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80043ae:	4553      	cmp	r3, sl
 80043b0:	bfa8      	it	ge
 80043b2:	4653      	movge	r3, sl
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	4699      	mov	r9, r3
 80043b8:	dc36      	bgt.n	8004428 <_printf_float+0x360>
 80043ba:	f04f 0b00 	mov.w	fp, #0
 80043be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043c2:	f104 021a 	add.w	r2, r4, #26
 80043c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80043c8:	9306      	str	r3, [sp, #24]
 80043ca:	eba3 0309 	sub.w	r3, r3, r9
 80043ce:	455b      	cmp	r3, fp
 80043d0:	dc31      	bgt.n	8004436 <_printf_float+0x36e>
 80043d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043d4:	459a      	cmp	sl, r3
 80043d6:	dc3a      	bgt.n	800444e <_printf_float+0x386>
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	07da      	lsls	r2, r3, #31
 80043dc:	d437      	bmi.n	800444e <_printf_float+0x386>
 80043de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043e0:	ebaa 0903 	sub.w	r9, sl, r3
 80043e4:	9b06      	ldr	r3, [sp, #24]
 80043e6:	ebaa 0303 	sub.w	r3, sl, r3
 80043ea:	4599      	cmp	r9, r3
 80043ec:	bfa8      	it	ge
 80043ee:	4699      	movge	r9, r3
 80043f0:	f1b9 0f00 	cmp.w	r9, #0
 80043f4:	dc33      	bgt.n	800445e <_printf_float+0x396>
 80043f6:	f04f 0800 	mov.w	r8, #0
 80043fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80043fe:	f104 0b1a 	add.w	fp, r4, #26
 8004402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004404:	ebaa 0303 	sub.w	r3, sl, r3
 8004408:	eba3 0309 	sub.w	r3, r3, r9
 800440c:	4543      	cmp	r3, r8
 800440e:	f77f af79 	ble.w	8004304 <_printf_float+0x23c>
 8004412:	2301      	movs	r3, #1
 8004414:	465a      	mov	r2, fp
 8004416:	4631      	mov	r1, r6
 8004418:	4628      	mov	r0, r5
 800441a:	47b8      	blx	r7
 800441c:	3001      	adds	r0, #1
 800441e:	f43f aeae 	beq.w	800417e <_printf_float+0xb6>
 8004422:	f108 0801 	add.w	r8, r8, #1
 8004426:	e7ec      	b.n	8004402 <_printf_float+0x33a>
 8004428:	4642      	mov	r2, r8
 800442a:	4631      	mov	r1, r6
 800442c:	4628      	mov	r0, r5
 800442e:	47b8      	blx	r7
 8004430:	3001      	adds	r0, #1
 8004432:	d1c2      	bne.n	80043ba <_printf_float+0x2f2>
 8004434:	e6a3      	b.n	800417e <_printf_float+0xb6>
 8004436:	2301      	movs	r3, #1
 8004438:	4631      	mov	r1, r6
 800443a:	4628      	mov	r0, r5
 800443c:	9206      	str	r2, [sp, #24]
 800443e:	47b8      	blx	r7
 8004440:	3001      	adds	r0, #1
 8004442:	f43f ae9c 	beq.w	800417e <_printf_float+0xb6>
 8004446:	9a06      	ldr	r2, [sp, #24]
 8004448:	f10b 0b01 	add.w	fp, fp, #1
 800444c:	e7bb      	b.n	80043c6 <_printf_float+0x2fe>
 800444e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004452:	4631      	mov	r1, r6
 8004454:	4628      	mov	r0, r5
 8004456:	47b8      	blx	r7
 8004458:	3001      	adds	r0, #1
 800445a:	d1c0      	bne.n	80043de <_printf_float+0x316>
 800445c:	e68f      	b.n	800417e <_printf_float+0xb6>
 800445e:	9a06      	ldr	r2, [sp, #24]
 8004460:	464b      	mov	r3, r9
 8004462:	4442      	add	r2, r8
 8004464:	4631      	mov	r1, r6
 8004466:	4628      	mov	r0, r5
 8004468:	47b8      	blx	r7
 800446a:	3001      	adds	r0, #1
 800446c:	d1c3      	bne.n	80043f6 <_printf_float+0x32e>
 800446e:	e686      	b.n	800417e <_printf_float+0xb6>
 8004470:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004474:	f1ba 0f01 	cmp.w	sl, #1
 8004478:	dc01      	bgt.n	800447e <_printf_float+0x3b6>
 800447a:	07db      	lsls	r3, r3, #31
 800447c:	d536      	bpl.n	80044ec <_printf_float+0x424>
 800447e:	2301      	movs	r3, #1
 8004480:	4642      	mov	r2, r8
 8004482:	4631      	mov	r1, r6
 8004484:	4628      	mov	r0, r5
 8004486:	47b8      	blx	r7
 8004488:	3001      	adds	r0, #1
 800448a:	f43f ae78 	beq.w	800417e <_printf_float+0xb6>
 800448e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004492:	4631      	mov	r1, r6
 8004494:	4628      	mov	r0, r5
 8004496:	47b8      	blx	r7
 8004498:	3001      	adds	r0, #1
 800449a:	f43f ae70 	beq.w	800417e <_printf_float+0xb6>
 800449e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044a2:	2200      	movs	r2, #0
 80044a4:	2300      	movs	r3, #0
 80044a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80044aa:	f7fc fb0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80044ae:	b9c0      	cbnz	r0, 80044e2 <_printf_float+0x41a>
 80044b0:	4653      	mov	r3, sl
 80044b2:	f108 0201 	add.w	r2, r8, #1
 80044b6:	4631      	mov	r1, r6
 80044b8:	4628      	mov	r0, r5
 80044ba:	47b8      	blx	r7
 80044bc:	3001      	adds	r0, #1
 80044be:	d10c      	bne.n	80044da <_printf_float+0x412>
 80044c0:	e65d      	b.n	800417e <_printf_float+0xb6>
 80044c2:	2301      	movs	r3, #1
 80044c4:	465a      	mov	r2, fp
 80044c6:	4631      	mov	r1, r6
 80044c8:	4628      	mov	r0, r5
 80044ca:	47b8      	blx	r7
 80044cc:	3001      	adds	r0, #1
 80044ce:	f43f ae56 	beq.w	800417e <_printf_float+0xb6>
 80044d2:	f108 0801 	add.w	r8, r8, #1
 80044d6:	45d0      	cmp	r8, sl
 80044d8:	dbf3      	blt.n	80044c2 <_printf_float+0x3fa>
 80044da:	464b      	mov	r3, r9
 80044dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80044e0:	e6df      	b.n	80042a2 <_printf_float+0x1da>
 80044e2:	f04f 0800 	mov.w	r8, #0
 80044e6:	f104 0b1a 	add.w	fp, r4, #26
 80044ea:	e7f4      	b.n	80044d6 <_printf_float+0x40e>
 80044ec:	2301      	movs	r3, #1
 80044ee:	4642      	mov	r2, r8
 80044f0:	e7e1      	b.n	80044b6 <_printf_float+0x3ee>
 80044f2:	2301      	movs	r3, #1
 80044f4:	464a      	mov	r2, r9
 80044f6:	4631      	mov	r1, r6
 80044f8:	4628      	mov	r0, r5
 80044fa:	47b8      	blx	r7
 80044fc:	3001      	adds	r0, #1
 80044fe:	f43f ae3e 	beq.w	800417e <_printf_float+0xb6>
 8004502:	f108 0801 	add.w	r8, r8, #1
 8004506:	68e3      	ldr	r3, [r4, #12]
 8004508:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800450a:	1a5b      	subs	r3, r3, r1
 800450c:	4543      	cmp	r3, r8
 800450e:	dcf0      	bgt.n	80044f2 <_printf_float+0x42a>
 8004510:	e6fc      	b.n	800430c <_printf_float+0x244>
 8004512:	f04f 0800 	mov.w	r8, #0
 8004516:	f104 0919 	add.w	r9, r4, #25
 800451a:	e7f4      	b.n	8004506 <_printf_float+0x43e>

0800451c <_printf_common>:
 800451c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004520:	4616      	mov	r6, r2
 8004522:	4698      	mov	r8, r3
 8004524:	688a      	ldr	r2, [r1, #8]
 8004526:	690b      	ldr	r3, [r1, #16]
 8004528:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800452c:	4293      	cmp	r3, r2
 800452e:	bfb8      	it	lt
 8004530:	4613      	movlt	r3, r2
 8004532:	6033      	str	r3, [r6, #0]
 8004534:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004538:	4607      	mov	r7, r0
 800453a:	460c      	mov	r4, r1
 800453c:	b10a      	cbz	r2, 8004542 <_printf_common+0x26>
 800453e:	3301      	adds	r3, #1
 8004540:	6033      	str	r3, [r6, #0]
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	0699      	lsls	r1, r3, #26
 8004546:	bf42      	ittt	mi
 8004548:	6833      	ldrmi	r3, [r6, #0]
 800454a:	3302      	addmi	r3, #2
 800454c:	6033      	strmi	r3, [r6, #0]
 800454e:	6825      	ldr	r5, [r4, #0]
 8004550:	f015 0506 	ands.w	r5, r5, #6
 8004554:	d106      	bne.n	8004564 <_printf_common+0x48>
 8004556:	f104 0a19 	add.w	sl, r4, #25
 800455a:	68e3      	ldr	r3, [r4, #12]
 800455c:	6832      	ldr	r2, [r6, #0]
 800455e:	1a9b      	subs	r3, r3, r2
 8004560:	42ab      	cmp	r3, r5
 8004562:	dc26      	bgt.n	80045b2 <_printf_common+0x96>
 8004564:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004568:	6822      	ldr	r2, [r4, #0]
 800456a:	3b00      	subs	r3, #0
 800456c:	bf18      	it	ne
 800456e:	2301      	movne	r3, #1
 8004570:	0692      	lsls	r2, r2, #26
 8004572:	d42b      	bmi.n	80045cc <_printf_common+0xb0>
 8004574:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004578:	4641      	mov	r1, r8
 800457a:	4638      	mov	r0, r7
 800457c:	47c8      	blx	r9
 800457e:	3001      	adds	r0, #1
 8004580:	d01e      	beq.n	80045c0 <_printf_common+0xa4>
 8004582:	6823      	ldr	r3, [r4, #0]
 8004584:	6922      	ldr	r2, [r4, #16]
 8004586:	f003 0306 	and.w	r3, r3, #6
 800458a:	2b04      	cmp	r3, #4
 800458c:	bf02      	ittt	eq
 800458e:	68e5      	ldreq	r5, [r4, #12]
 8004590:	6833      	ldreq	r3, [r6, #0]
 8004592:	1aed      	subeq	r5, r5, r3
 8004594:	68a3      	ldr	r3, [r4, #8]
 8004596:	bf0c      	ite	eq
 8004598:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800459c:	2500      	movne	r5, #0
 800459e:	4293      	cmp	r3, r2
 80045a0:	bfc4      	itt	gt
 80045a2:	1a9b      	subgt	r3, r3, r2
 80045a4:	18ed      	addgt	r5, r5, r3
 80045a6:	2600      	movs	r6, #0
 80045a8:	341a      	adds	r4, #26
 80045aa:	42b5      	cmp	r5, r6
 80045ac:	d11a      	bne.n	80045e4 <_printf_common+0xc8>
 80045ae:	2000      	movs	r0, #0
 80045b0:	e008      	b.n	80045c4 <_printf_common+0xa8>
 80045b2:	2301      	movs	r3, #1
 80045b4:	4652      	mov	r2, sl
 80045b6:	4641      	mov	r1, r8
 80045b8:	4638      	mov	r0, r7
 80045ba:	47c8      	blx	r9
 80045bc:	3001      	adds	r0, #1
 80045be:	d103      	bne.n	80045c8 <_printf_common+0xac>
 80045c0:	f04f 30ff 	mov.w	r0, #4294967295
 80045c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c8:	3501      	adds	r5, #1
 80045ca:	e7c6      	b.n	800455a <_printf_common+0x3e>
 80045cc:	18e1      	adds	r1, r4, r3
 80045ce:	1c5a      	adds	r2, r3, #1
 80045d0:	2030      	movs	r0, #48	@ 0x30
 80045d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045d6:	4422      	add	r2, r4
 80045d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045e0:	3302      	adds	r3, #2
 80045e2:	e7c7      	b.n	8004574 <_printf_common+0x58>
 80045e4:	2301      	movs	r3, #1
 80045e6:	4622      	mov	r2, r4
 80045e8:	4641      	mov	r1, r8
 80045ea:	4638      	mov	r0, r7
 80045ec:	47c8      	blx	r9
 80045ee:	3001      	adds	r0, #1
 80045f0:	d0e6      	beq.n	80045c0 <_printf_common+0xa4>
 80045f2:	3601      	adds	r6, #1
 80045f4:	e7d9      	b.n	80045aa <_printf_common+0x8e>
	...

080045f8 <_printf_i>:
 80045f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045fc:	7e0f      	ldrb	r7, [r1, #24]
 80045fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004600:	2f78      	cmp	r7, #120	@ 0x78
 8004602:	4691      	mov	r9, r2
 8004604:	4680      	mov	r8, r0
 8004606:	460c      	mov	r4, r1
 8004608:	469a      	mov	sl, r3
 800460a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800460e:	d807      	bhi.n	8004620 <_printf_i+0x28>
 8004610:	2f62      	cmp	r7, #98	@ 0x62
 8004612:	d80a      	bhi.n	800462a <_printf_i+0x32>
 8004614:	2f00      	cmp	r7, #0
 8004616:	f000 80d2 	beq.w	80047be <_printf_i+0x1c6>
 800461a:	2f58      	cmp	r7, #88	@ 0x58
 800461c:	f000 80b9 	beq.w	8004792 <_printf_i+0x19a>
 8004620:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004624:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004628:	e03a      	b.n	80046a0 <_printf_i+0xa8>
 800462a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800462e:	2b15      	cmp	r3, #21
 8004630:	d8f6      	bhi.n	8004620 <_printf_i+0x28>
 8004632:	a101      	add	r1, pc, #4	@ (adr r1, 8004638 <_printf_i+0x40>)
 8004634:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004638:	08004691 	.word	0x08004691
 800463c:	080046a5 	.word	0x080046a5
 8004640:	08004621 	.word	0x08004621
 8004644:	08004621 	.word	0x08004621
 8004648:	08004621 	.word	0x08004621
 800464c:	08004621 	.word	0x08004621
 8004650:	080046a5 	.word	0x080046a5
 8004654:	08004621 	.word	0x08004621
 8004658:	08004621 	.word	0x08004621
 800465c:	08004621 	.word	0x08004621
 8004660:	08004621 	.word	0x08004621
 8004664:	080047a5 	.word	0x080047a5
 8004668:	080046cf 	.word	0x080046cf
 800466c:	0800475f 	.word	0x0800475f
 8004670:	08004621 	.word	0x08004621
 8004674:	08004621 	.word	0x08004621
 8004678:	080047c7 	.word	0x080047c7
 800467c:	08004621 	.word	0x08004621
 8004680:	080046cf 	.word	0x080046cf
 8004684:	08004621 	.word	0x08004621
 8004688:	08004621 	.word	0x08004621
 800468c:	08004767 	.word	0x08004767
 8004690:	6833      	ldr	r3, [r6, #0]
 8004692:	1d1a      	adds	r2, r3, #4
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6032      	str	r2, [r6, #0]
 8004698:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800469c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80046a0:	2301      	movs	r3, #1
 80046a2:	e09d      	b.n	80047e0 <_printf_i+0x1e8>
 80046a4:	6833      	ldr	r3, [r6, #0]
 80046a6:	6820      	ldr	r0, [r4, #0]
 80046a8:	1d19      	adds	r1, r3, #4
 80046aa:	6031      	str	r1, [r6, #0]
 80046ac:	0606      	lsls	r6, r0, #24
 80046ae:	d501      	bpl.n	80046b4 <_printf_i+0xbc>
 80046b0:	681d      	ldr	r5, [r3, #0]
 80046b2:	e003      	b.n	80046bc <_printf_i+0xc4>
 80046b4:	0645      	lsls	r5, r0, #25
 80046b6:	d5fb      	bpl.n	80046b0 <_printf_i+0xb8>
 80046b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80046bc:	2d00      	cmp	r5, #0
 80046be:	da03      	bge.n	80046c8 <_printf_i+0xd0>
 80046c0:	232d      	movs	r3, #45	@ 0x2d
 80046c2:	426d      	negs	r5, r5
 80046c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046c8:	4859      	ldr	r0, [pc, #356]	@ (8004830 <_printf_i+0x238>)
 80046ca:	230a      	movs	r3, #10
 80046cc:	e011      	b.n	80046f2 <_printf_i+0xfa>
 80046ce:	6821      	ldr	r1, [r4, #0]
 80046d0:	6833      	ldr	r3, [r6, #0]
 80046d2:	0608      	lsls	r0, r1, #24
 80046d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80046d8:	d402      	bmi.n	80046e0 <_printf_i+0xe8>
 80046da:	0649      	lsls	r1, r1, #25
 80046dc:	bf48      	it	mi
 80046de:	b2ad      	uxthmi	r5, r5
 80046e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80046e2:	4853      	ldr	r0, [pc, #332]	@ (8004830 <_printf_i+0x238>)
 80046e4:	6033      	str	r3, [r6, #0]
 80046e6:	bf14      	ite	ne
 80046e8:	230a      	movne	r3, #10
 80046ea:	2308      	moveq	r3, #8
 80046ec:	2100      	movs	r1, #0
 80046ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046f2:	6866      	ldr	r6, [r4, #4]
 80046f4:	60a6      	str	r6, [r4, #8]
 80046f6:	2e00      	cmp	r6, #0
 80046f8:	bfa2      	ittt	ge
 80046fa:	6821      	ldrge	r1, [r4, #0]
 80046fc:	f021 0104 	bicge.w	r1, r1, #4
 8004700:	6021      	strge	r1, [r4, #0]
 8004702:	b90d      	cbnz	r5, 8004708 <_printf_i+0x110>
 8004704:	2e00      	cmp	r6, #0
 8004706:	d04b      	beq.n	80047a0 <_printf_i+0x1a8>
 8004708:	4616      	mov	r6, r2
 800470a:	fbb5 f1f3 	udiv	r1, r5, r3
 800470e:	fb03 5711 	mls	r7, r3, r1, r5
 8004712:	5dc7      	ldrb	r7, [r0, r7]
 8004714:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004718:	462f      	mov	r7, r5
 800471a:	42bb      	cmp	r3, r7
 800471c:	460d      	mov	r5, r1
 800471e:	d9f4      	bls.n	800470a <_printf_i+0x112>
 8004720:	2b08      	cmp	r3, #8
 8004722:	d10b      	bne.n	800473c <_printf_i+0x144>
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	07df      	lsls	r7, r3, #31
 8004728:	d508      	bpl.n	800473c <_printf_i+0x144>
 800472a:	6923      	ldr	r3, [r4, #16]
 800472c:	6861      	ldr	r1, [r4, #4]
 800472e:	4299      	cmp	r1, r3
 8004730:	bfde      	ittt	le
 8004732:	2330      	movle	r3, #48	@ 0x30
 8004734:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004738:	f106 36ff 	addle.w	r6, r6, #4294967295
 800473c:	1b92      	subs	r2, r2, r6
 800473e:	6122      	str	r2, [r4, #16]
 8004740:	f8cd a000 	str.w	sl, [sp]
 8004744:	464b      	mov	r3, r9
 8004746:	aa03      	add	r2, sp, #12
 8004748:	4621      	mov	r1, r4
 800474a:	4640      	mov	r0, r8
 800474c:	f7ff fee6 	bl	800451c <_printf_common>
 8004750:	3001      	adds	r0, #1
 8004752:	d14a      	bne.n	80047ea <_printf_i+0x1f2>
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	b004      	add	sp, #16
 800475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800475e:	6823      	ldr	r3, [r4, #0]
 8004760:	f043 0320 	orr.w	r3, r3, #32
 8004764:	6023      	str	r3, [r4, #0]
 8004766:	4833      	ldr	r0, [pc, #204]	@ (8004834 <_printf_i+0x23c>)
 8004768:	2778      	movs	r7, #120	@ 0x78
 800476a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800476e:	6823      	ldr	r3, [r4, #0]
 8004770:	6831      	ldr	r1, [r6, #0]
 8004772:	061f      	lsls	r7, r3, #24
 8004774:	f851 5b04 	ldr.w	r5, [r1], #4
 8004778:	d402      	bmi.n	8004780 <_printf_i+0x188>
 800477a:	065f      	lsls	r7, r3, #25
 800477c:	bf48      	it	mi
 800477e:	b2ad      	uxthmi	r5, r5
 8004780:	6031      	str	r1, [r6, #0]
 8004782:	07d9      	lsls	r1, r3, #31
 8004784:	bf44      	itt	mi
 8004786:	f043 0320 	orrmi.w	r3, r3, #32
 800478a:	6023      	strmi	r3, [r4, #0]
 800478c:	b11d      	cbz	r5, 8004796 <_printf_i+0x19e>
 800478e:	2310      	movs	r3, #16
 8004790:	e7ac      	b.n	80046ec <_printf_i+0xf4>
 8004792:	4827      	ldr	r0, [pc, #156]	@ (8004830 <_printf_i+0x238>)
 8004794:	e7e9      	b.n	800476a <_printf_i+0x172>
 8004796:	6823      	ldr	r3, [r4, #0]
 8004798:	f023 0320 	bic.w	r3, r3, #32
 800479c:	6023      	str	r3, [r4, #0]
 800479e:	e7f6      	b.n	800478e <_printf_i+0x196>
 80047a0:	4616      	mov	r6, r2
 80047a2:	e7bd      	b.n	8004720 <_printf_i+0x128>
 80047a4:	6833      	ldr	r3, [r6, #0]
 80047a6:	6825      	ldr	r5, [r4, #0]
 80047a8:	6961      	ldr	r1, [r4, #20]
 80047aa:	1d18      	adds	r0, r3, #4
 80047ac:	6030      	str	r0, [r6, #0]
 80047ae:	062e      	lsls	r6, r5, #24
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	d501      	bpl.n	80047b8 <_printf_i+0x1c0>
 80047b4:	6019      	str	r1, [r3, #0]
 80047b6:	e002      	b.n	80047be <_printf_i+0x1c6>
 80047b8:	0668      	lsls	r0, r5, #25
 80047ba:	d5fb      	bpl.n	80047b4 <_printf_i+0x1bc>
 80047bc:	8019      	strh	r1, [r3, #0]
 80047be:	2300      	movs	r3, #0
 80047c0:	6123      	str	r3, [r4, #16]
 80047c2:	4616      	mov	r6, r2
 80047c4:	e7bc      	b.n	8004740 <_printf_i+0x148>
 80047c6:	6833      	ldr	r3, [r6, #0]
 80047c8:	1d1a      	adds	r2, r3, #4
 80047ca:	6032      	str	r2, [r6, #0]
 80047cc:	681e      	ldr	r6, [r3, #0]
 80047ce:	6862      	ldr	r2, [r4, #4]
 80047d0:	2100      	movs	r1, #0
 80047d2:	4630      	mov	r0, r6
 80047d4:	f7fb fcfc 	bl	80001d0 <memchr>
 80047d8:	b108      	cbz	r0, 80047de <_printf_i+0x1e6>
 80047da:	1b80      	subs	r0, r0, r6
 80047dc:	6060      	str	r0, [r4, #4]
 80047de:	6863      	ldr	r3, [r4, #4]
 80047e0:	6123      	str	r3, [r4, #16]
 80047e2:	2300      	movs	r3, #0
 80047e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047e8:	e7aa      	b.n	8004740 <_printf_i+0x148>
 80047ea:	6923      	ldr	r3, [r4, #16]
 80047ec:	4632      	mov	r2, r6
 80047ee:	4649      	mov	r1, r9
 80047f0:	4640      	mov	r0, r8
 80047f2:	47d0      	blx	sl
 80047f4:	3001      	adds	r0, #1
 80047f6:	d0ad      	beq.n	8004754 <_printf_i+0x15c>
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	079b      	lsls	r3, r3, #30
 80047fc:	d413      	bmi.n	8004826 <_printf_i+0x22e>
 80047fe:	68e0      	ldr	r0, [r4, #12]
 8004800:	9b03      	ldr	r3, [sp, #12]
 8004802:	4298      	cmp	r0, r3
 8004804:	bfb8      	it	lt
 8004806:	4618      	movlt	r0, r3
 8004808:	e7a6      	b.n	8004758 <_printf_i+0x160>
 800480a:	2301      	movs	r3, #1
 800480c:	4632      	mov	r2, r6
 800480e:	4649      	mov	r1, r9
 8004810:	4640      	mov	r0, r8
 8004812:	47d0      	blx	sl
 8004814:	3001      	adds	r0, #1
 8004816:	d09d      	beq.n	8004754 <_printf_i+0x15c>
 8004818:	3501      	adds	r5, #1
 800481a:	68e3      	ldr	r3, [r4, #12]
 800481c:	9903      	ldr	r1, [sp, #12]
 800481e:	1a5b      	subs	r3, r3, r1
 8004820:	42ab      	cmp	r3, r5
 8004822:	dcf2      	bgt.n	800480a <_printf_i+0x212>
 8004824:	e7eb      	b.n	80047fe <_printf_i+0x206>
 8004826:	2500      	movs	r5, #0
 8004828:	f104 0619 	add.w	r6, r4, #25
 800482c:	e7f5      	b.n	800481a <_printf_i+0x222>
 800482e:	bf00      	nop
 8004830:	08008816 	.word	0x08008816
 8004834:	08008827 	.word	0x08008827

08004838 <std>:
 8004838:	2300      	movs	r3, #0
 800483a:	b510      	push	{r4, lr}
 800483c:	4604      	mov	r4, r0
 800483e:	e9c0 3300 	strd	r3, r3, [r0]
 8004842:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004846:	6083      	str	r3, [r0, #8]
 8004848:	8181      	strh	r1, [r0, #12]
 800484a:	6643      	str	r3, [r0, #100]	@ 0x64
 800484c:	81c2      	strh	r2, [r0, #14]
 800484e:	6183      	str	r3, [r0, #24]
 8004850:	4619      	mov	r1, r3
 8004852:	2208      	movs	r2, #8
 8004854:	305c      	adds	r0, #92	@ 0x5c
 8004856:	f000 f940 	bl	8004ada <memset>
 800485a:	4b0d      	ldr	r3, [pc, #52]	@ (8004890 <std+0x58>)
 800485c:	6263      	str	r3, [r4, #36]	@ 0x24
 800485e:	4b0d      	ldr	r3, [pc, #52]	@ (8004894 <std+0x5c>)
 8004860:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004862:	4b0d      	ldr	r3, [pc, #52]	@ (8004898 <std+0x60>)
 8004864:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004866:	4b0d      	ldr	r3, [pc, #52]	@ (800489c <std+0x64>)
 8004868:	6323      	str	r3, [r4, #48]	@ 0x30
 800486a:	4b0d      	ldr	r3, [pc, #52]	@ (80048a0 <std+0x68>)
 800486c:	6224      	str	r4, [r4, #32]
 800486e:	429c      	cmp	r4, r3
 8004870:	d006      	beq.n	8004880 <std+0x48>
 8004872:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004876:	4294      	cmp	r4, r2
 8004878:	d002      	beq.n	8004880 <std+0x48>
 800487a:	33d0      	adds	r3, #208	@ 0xd0
 800487c:	429c      	cmp	r4, r3
 800487e:	d105      	bne.n	800488c <std+0x54>
 8004880:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004888:	f000 b9a4 	b.w	8004bd4 <__retarget_lock_init_recursive>
 800488c:	bd10      	pop	{r4, pc}
 800488e:	bf00      	nop
 8004890:	08004a21 	.word	0x08004a21
 8004894:	08004a43 	.word	0x08004a43
 8004898:	08004a7b 	.word	0x08004a7b
 800489c:	08004a9f 	.word	0x08004a9f
 80048a0:	200006b8 	.word	0x200006b8

080048a4 <stdio_exit_handler>:
 80048a4:	4a02      	ldr	r2, [pc, #8]	@ (80048b0 <stdio_exit_handler+0xc>)
 80048a6:	4903      	ldr	r1, [pc, #12]	@ (80048b4 <stdio_exit_handler+0x10>)
 80048a8:	4803      	ldr	r0, [pc, #12]	@ (80048b8 <stdio_exit_handler+0x14>)
 80048aa:	f000 b869 	b.w	8004980 <_fwalk_sglue>
 80048ae:	bf00      	nop
 80048b0:	2000000c 	.word	0x2000000c
 80048b4:	080067d1 	.word	0x080067d1
 80048b8:	2000001c 	.word	0x2000001c

080048bc <cleanup_stdio>:
 80048bc:	6841      	ldr	r1, [r0, #4]
 80048be:	4b0c      	ldr	r3, [pc, #48]	@ (80048f0 <cleanup_stdio+0x34>)
 80048c0:	4299      	cmp	r1, r3
 80048c2:	b510      	push	{r4, lr}
 80048c4:	4604      	mov	r4, r0
 80048c6:	d001      	beq.n	80048cc <cleanup_stdio+0x10>
 80048c8:	f001 ff82 	bl	80067d0 <_fflush_r>
 80048cc:	68a1      	ldr	r1, [r4, #8]
 80048ce:	4b09      	ldr	r3, [pc, #36]	@ (80048f4 <cleanup_stdio+0x38>)
 80048d0:	4299      	cmp	r1, r3
 80048d2:	d002      	beq.n	80048da <cleanup_stdio+0x1e>
 80048d4:	4620      	mov	r0, r4
 80048d6:	f001 ff7b 	bl	80067d0 <_fflush_r>
 80048da:	68e1      	ldr	r1, [r4, #12]
 80048dc:	4b06      	ldr	r3, [pc, #24]	@ (80048f8 <cleanup_stdio+0x3c>)
 80048de:	4299      	cmp	r1, r3
 80048e0:	d004      	beq.n	80048ec <cleanup_stdio+0x30>
 80048e2:	4620      	mov	r0, r4
 80048e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048e8:	f001 bf72 	b.w	80067d0 <_fflush_r>
 80048ec:	bd10      	pop	{r4, pc}
 80048ee:	bf00      	nop
 80048f0:	200006b8 	.word	0x200006b8
 80048f4:	20000720 	.word	0x20000720
 80048f8:	20000788 	.word	0x20000788

080048fc <global_stdio_init.part.0>:
 80048fc:	b510      	push	{r4, lr}
 80048fe:	4b0b      	ldr	r3, [pc, #44]	@ (800492c <global_stdio_init.part.0+0x30>)
 8004900:	4c0b      	ldr	r4, [pc, #44]	@ (8004930 <global_stdio_init.part.0+0x34>)
 8004902:	4a0c      	ldr	r2, [pc, #48]	@ (8004934 <global_stdio_init.part.0+0x38>)
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	4620      	mov	r0, r4
 8004908:	2200      	movs	r2, #0
 800490a:	2104      	movs	r1, #4
 800490c:	f7ff ff94 	bl	8004838 <std>
 8004910:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004914:	2201      	movs	r2, #1
 8004916:	2109      	movs	r1, #9
 8004918:	f7ff ff8e 	bl	8004838 <std>
 800491c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004920:	2202      	movs	r2, #2
 8004922:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004926:	2112      	movs	r1, #18
 8004928:	f7ff bf86 	b.w	8004838 <std>
 800492c:	200007f0 	.word	0x200007f0
 8004930:	200006b8 	.word	0x200006b8
 8004934:	080048a5 	.word	0x080048a5

08004938 <__sfp_lock_acquire>:
 8004938:	4801      	ldr	r0, [pc, #4]	@ (8004940 <__sfp_lock_acquire+0x8>)
 800493a:	f000 b94c 	b.w	8004bd6 <__retarget_lock_acquire_recursive>
 800493e:	bf00      	nop
 8004940:	200007f9 	.word	0x200007f9

08004944 <__sfp_lock_release>:
 8004944:	4801      	ldr	r0, [pc, #4]	@ (800494c <__sfp_lock_release+0x8>)
 8004946:	f000 b947 	b.w	8004bd8 <__retarget_lock_release_recursive>
 800494a:	bf00      	nop
 800494c:	200007f9 	.word	0x200007f9

08004950 <__sinit>:
 8004950:	b510      	push	{r4, lr}
 8004952:	4604      	mov	r4, r0
 8004954:	f7ff fff0 	bl	8004938 <__sfp_lock_acquire>
 8004958:	6a23      	ldr	r3, [r4, #32]
 800495a:	b11b      	cbz	r3, 8004964 <__sinit+0x14>
 800495c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004960:	f7ff bff0 	b.w	8004944 <__sfp_lock_release>
 8004964:	4b04      	ldr	r3, [pc, #16]	@ (8004978 <__sinit+0x28>)
 8004966:	6223      	str	r3, [r4, #32]
 8004968:	4b04      	ldr	r3, [pc, #16]	@ (800497c <__sinit+0x2c>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1f5      	bne.n	800495c <__sinit+0xc>
 8004970:	f7ff ffc4 	bl	80048fc <global_stdio_init.part.0>
 8004974:	e7f2      	b.n	800495c <__sinit+0xc>
 8004976:	bf00      	nop
 8004978:	080048bd 	.word	0x080048bd
 800497c:	200007f0 	.word	0x200007f0

08004980 <_fwalk_sglue>:
 8004980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004984:	4607      	mov	r7, r0
 8004986:	4688      	mov	r8, r1
 8004988:	4614      	mov	r4, r2
 800498a:	2600      	movs	r6, #0
 800498c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004990:	f1b9 0901 	subs.w	r9, r9, #1
 8004994:	d505      	bpl.n	80049a2 <_fwalk_sglue+0x22>
 8004996:	6824      	ldr	r4, [r4, #0]
 8004998:	2c00      	cmp	r4, #0
 800499a:	d1f7      	bne.n	800498c <_fwalk_sglue+0xc>
 800499c:	4630      	mov	r0, r6
 800499e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049a2:	89ab      	ldrh	r3, [r5, #12]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d907      	bls.n	80049b8 <_fwalk_sglue+0x38>
 80049a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049ac:	3301      	adds	r3, #1
 80049ae:	d003      	beq.n	80049b8 <_fwalk_sglue+0x38>
 80049b0:	4629      	mov	r1, r5
 80049b2:	4638      	mov	r0, r7
 80049b4:	47c0      	blx	r8
 80049b6:	4306      	orrs	r6, r0
 80049b8:	3568      	adds	r5, #104	@ 0x68
 80049ba:	e7e9      	b.n	8004990 <_fwalk_sglue+0x10>

080049bc <iprintf>:
 80049bc:	b40f      	push	{r0, r1, r2, r3}
 80049be:	b507      	push	{r0, r1, r2, lr}
 80049c0:	4906      	ldr	r1, [pc, #24]	@ (80049dc <iprintf+0x20>)
 80049c2:	ab04      	add	r3, sp, #16
 80049c4:	6808      	ldr	r0, [r1, #0]
 80049c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80049ca:	6881      	ldr	r1, [r0, #8]
 80049cc:	9301      	str	r3, [sp, #4]
 80049ce:	f001 fd63 	bl	8006498 <_vfiprintf_r>
 80049d2:	b003      	add	sp, #12
 80049d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80049d8:	b004      	add	sp, #16
 80049da:	4770      	bx	lr
 80049dc:	20000018 	.word	0x20000018

080049e0 <siprintf>:
 80049e0:	b40e      	push	{r1, r2, r3}
 80049e2:	b500      	push	{lr}
 80049e4:	b09c      	sub	sp, #112	@ 0x70
 80049e6:	ab1d      	add	r3, sp, #116	@ 0x74
 80049e8:	9002      	str	r0, [sp, #8]
 80049ea:	9006      	str	r0, [sp, #24]
 80049ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80049f0:	4809      	ldr	r0, [pc, #36]	@ (8004a18 <siprintf+0x38>)
 80049f2:	9107      	str	r1, [sp, #28]
 80049f4:	9104      	str	r1, [sp, #16]
 80049f6:	4909      	ldr	r1, [pc, #36]	@ (8004a1c <siprintf+0x3c>)
 80049f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80049fc:	9105      	str	r1, [sp, #20]
 80049fe:	6800      	ldr	r0, [r0, #0]
 8004a00:	9301      	str	r3, [sp, #4]
 8004a02:	a902      	add	r1, sp, #8
 8004a04:	f001 fc22 	bl	800624c <_svfiprintf_r>
 8004a08:	9b02      	ldr	r3, [sp, #8]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	701a      	strb	r2, [r3, #0]
 8004a0e:	b01c      	add	sp, #112	@ 0x70
 8004a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a14:	b003      	add	sp, #12
 8004a16:	4770      	bx	lr
 8004a18:	20000018 	.word	0x20000018
 8004a1c:	ffff0208 	.word	0xffff0208

08004a20 <__sread>:
 8004a20:	b510      	push	{r4, lr}
 8004a22:	460c      	mov	r4, r1
 8004a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a28:	f000 f886 	bl	8004b38 <_read_r>
 8004a2c:	2800      	cmp	r0, #0
 8004a2e:	bfab      	itete	ge
 8004a30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a32:	89a3      	ldrhlt	r3, [r4, #12]
 8004a34:	181b      	addge	r3, r3, r0
 8004a36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a3a:	bfac      	ite	ge
 8004a3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004a3e:	81a3      	strhlt	r3, [r4, #12]
 8004a40:	bd10      	pop	{r4, pc}

08004a42 <__swrite>:
 8004a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a46:	461f      	mov	r7, r3
 8004a48:	898b      	ldrh	r3, [r1, #12]
 8004a4a:	05db      	lsls	r3, r3, #23
 8004a4c:	4605      	mov	r5, r0
 8004a4e:	460c      	mov	r4, r1
 8004a50:	4616      	mov	r6, r2
 8004a52:	d505      	bpl.n	8004a60 <__swrite+0x1e>
 8004a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a58:	2302      	movs	r3, #2
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f000 f85a 	bl	8004b14 <_lseek_r>
 8004a60:	89a3      	ldrh	r3, [r4, #12]
 8004a62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a6a:	81a3      	strh	r3, [r4, #12]
 8004a6c:	4632      	mov	r2, r6
 8004a6e:	463b      	mov	r3, r7
 8004a70:	4628      	mov	r0, r5
 8004a72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a76:	f000 b871 	b.w	8004b5c <_write_r>

08004a7a <__sseek>:
 8004a7a:	b510      	push	{r4, lr}
 8004a7c:	460c      	mov	r4, r1
 8004a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a82:	f000 f847 	bl	8004b14 <_lseek_r>
 8004a86:	1c43      	adds	r3, r0, #1
 8004a88:	89a3      	ldrh	r3, [r4, #12]
 8004a8a:	bf15      	itete	ne
 8004a8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a96:	81a3      	strheq	r3, [r4, #12]
 8004a98:	bf18      	it	ne
 8004a9a:	81a3      	strhne	r3, [r4, #12]
 8004a9c:	bd10      	pop	{r4, pc}

08004a9e <__sclose>:
 8004a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aa2:	f000 b827 	b.w	8004af4 <_close_r>

08004aa6 <memmove>:
 8004aa6:	4288      	cmp	r0, r1
 8004aa8:	b510      	push	{r4, lr}
 8004aaa:	eb01 0402 	add.w	r4, r1, r2
 8004aae:	d902      	bls.n	8004ab6 <memmove+0x10>
 8004ab0:	4284      	cmp	r4, r0
 8004ab2:	4623      	mov	r3, r4
 8004ab4:	d807      	bhi.n	8004ac6 <memmove+0x20>
 8004ab6:	1e43      	subs	r3, r0, #1
 8004ab8:	42a1      	cmp	r1, r4
 8004aba:	d008      	beq.n	8004ace <memmove+0x28>
 8004abc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ac0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ac4:	e7f8      	b.n	8004ab8 <memmove+0x12>
 8004ac6:	4402      	add	r2, r0
 8004ac8:	4601      	mov	r1, r0
 8004aca:	428a      	cmp	r2, r1
 8004acc:	d100      	bne.n	8004ad0 <memmove+0x2a>
 8004ace:	bd10      	pop	{r4, pc}
 8004ad0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004ad4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004ad8:	e7f7      	b.n	8004aca <memmove+0x24>

08004ada <memset>:
 8004ada:	4402      	add	r2, r0
 8004adc:	4603      	mov	r3, r0
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d100      	bne.n	8004ae4 <memset+0xa>
 8004ae2:	4770      	bx	lr
 8004ae4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ae8:	e7f9      	b.n	8004ade <memset+0x4>
	...

08004aec <_localeconv_r>:
 8004aec:	4800      	ldr	r0, [pc, #0]	@ (8004af0 <_localeconv_r+0x4>)
 8004aee:	4770      	bx	lr
 8004af0:	20000158 	.word	0x20000158

08004af4 <_close_r>:
 8004af4:	b538      	push	{r3, r4, r5, lr}
 8004af6:	4d06      	ldr	r5, [pc, #24]	@ (8004b10 <_close_r+0x1c>)
 8004af8:	2300      	movs	r3, #0
 8004afa:	4604      	mov	r4, r0
 8004afc:	4608      	mov	r0, r1
 8004afe:	602b      	str	r3, [r5, #0]
 8004b00:	f7fd f96b 	bl	8001dda <_close>
 8004b04:	1c43      	adds	r3, r0, #1
 8004b06:	d102      	bne.n	8004b0e <_close_r+0x1a>
 8004b08:	682b      	ldr	r3, [r5, #0]
 8004b0a:	b103      	cbz	r3, 8004b0e <_close_r+0x1a>
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	bd38      	pop	{r3, r4, r5, pc}
 8004b10:	200007f4 	.word	0x200007f4

08004b14 <_lseek_r>:
 8004b14:	b538      	push	{r3, r4, r5, lr}
 8004b16:	4d07      	ldr	r5, [pc, #28]	@ (8004b34 <_lseek_r+0x20>)
 8004b18:	4604      	mov	r4, r0
 8004b1a:	4608      	mov	r0, r1
 8004b1c:	4611      	mov	r1, r2
 8004b1e:	2200      	movs	r2, #0
 8004b20:	602a      	str	r2, [r5, #0]
 8004b22:	461a      	mov	r2, r3
 8004b24:	f7fd f980 	bl	8001e28 <_lseek>
 8004b28:	1c43      	adds	r3, r0, #1
 8004b2a:	d102      	bne.n	8004b32 <_lseek_r+0x1e>
 8004b2c:	682b      	ldr	r3, [r5, #0]
 8004b2e:	b103      	cbz	r3, 8004b32 <_lseek_r+0x1e>
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	bd38      	pop	{r3, r4, r5, pc}
 8004b34:	200007f4 	.word	0x200007f4

08004b38 <_read_r>:
 8004b38:	b538      	push	{r3, r4, r5, lr}
 8004b3a:	4d07      	ldr	r5, [pc, #28]	@ (8004b58 <_read_r+0x20>)
 8004b3c:	4604      	mov	r4, r0
 8004b3e:	4608      	mov	r0, r1
 8004b40:	4611      	mov	r1, r2
 8004b42:	2200      	movs	r2, #0
 8004b44:	602a      	str	r2, [r5, #0]
 8004b46:	461a      	mov	r2, r3
 8004b48:	f7fd f90e 	bl	8001d68 <_read>
 8004b4c:	1c43      	adds	r3, r0, #1
 8004b4e:	d102      	bne.n	8004b56 <_read_r+0x1e>
 8004b50:	682b      	ldr	r3, [r5, #0]
 8004b52:	b103      	cbz	r3, 8004b56 <_read_r+0x1e>
 8004b54:	6023      	str	r3, [r4, #0]
 8004b56:	bd38      	pop	{r3, r4, r5, pc}
 8004b58:	200007f4 	.word	0x200007f4

08004b5c <_write_r>:
 8004b5c:	b538      	push	{r3, r4, r5, lr}
 8004b5e:	4d07      	ldr	r5, [pc, #28]	@ (8004b7c <_write_r+0x20>)
 8004b60:	4604      	mov	r4, r0
 8004b62:	4608      	mov	r0, r1
 8004b64:	4611      	mov	r1, r2
 8004b66:	2200      	movs	r2, #0
 8004b68:	602a      	str	r2, [r5, #0]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	f7fd f919 	bl	8001da2 <_write>
 8004b70:	1c43      	adds	r3, r0, #1
 8004b72:	d102      	bne.n	8004b7a <_write_r+0x1e>
 8004b74:	682b      	ldr	r3, [r5, #0]
 8004b76:	b103      	cbz	r3, 8004b7a <_write_r+0x1e>
 8004b78:	6023      	str	r3, [r4, #0]
 8004b7a:	bd38      	pop	{r3, r4, r5, pc}
 8004b7c:	200007f4 	.word	0x200007f4

08004b80 <__errno>:
 8004b80:	4b01      	ldr	r3, [pc, #4]	@ (8004b88 <__errno+0x8>)
 8004b82:	6818      	ldr	r0, [r3, #0]
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	20000018 	.word	0x20000018

08004b8c <__libc_init_array>:
 8004b8c:	b570      	push	{r4, r5, r6, lr}
 8004b8e:	4d0d      	ldr	r5, [pc, #52]	@ (8004bc4 <__libc_init_array+0x38>)
 8004b90:	4c0d      	ldr	r4, [pc, #52]	@ (8004bc8 <__libc_init_array+0x3c>)
 8004b92:	1b64      	subs	r4, r4, r5
 8004b94:	10a4      	asrs	r4, r4, #2
 8004b96:	2600      	movs	r6, #0
 8004b98:	42a6      	cmp	r6, r4
 8004b9a:	d109      	bne.n	8004bb0 <__libc_init_array+0x24>
 8004b9c:	4d0b      	ldr	r5, [pc, #44]	@ (8004bcc <__libc_init_array+0x40>)
 8004b9e:	4c0c      	ldr	r4, [pc, #48]	@ (8004bd0 <__libc_init_array+0x44>)
 8004ba0:	f003 fa38 	bl	8008014 <_init>
 8004ba4:	1b64      	subs	r4, r4, r5
 8004ba6:	10a4      	asrs	r4, r4, #2
 8004ba8:	2600      	movs	r6, #0
 8004baa:	42a6      	cmp	r6, r4
 8004bac:	d105      	bne.n	8004bba <__libc_init_array+0x2e>
 8004bae:	bd70      	pop	{r4, r5, r6, pc}
 8004bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bb4:	4798      	blx	r3
 8004bb6:	3601      	adds	r6, #1
 8004bb8:	e7ee      	b.n	8004b98 <__libc_init_array+0xc>
 8004bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bbe:	4798      	blx	r3
 8004bc0:	3601      	adds	r6, #1
 8004bc2:	e7f2      	b.n	8004baa <__libc_init_array+0x1e>
 8004bc4:	08008bb0 	.word	0x08008bb0
 8004bc8:	08008bb0 	.word	0x08008bb0
 8004bcc:	08008bb0 	.word	0x08008bb0
 8004bd0:	08008bb4 	.word	0x08008bb4

08004bd4 <__retarget_lock_init_recursive>:
 8004bd4:	4770      	bx	lr

08004bd6 <__retarget_lock_acquire_recursive>:
 8004bd6:	4770      	bx	lr

08004bd8 <__retarget_lock_release_recursive>:
 8004bd8:	4770      	bx	lr

08004bda <memcpy>:
 8004bda:	440a      	add	r2, r1
 8004bdc:	4291      	cmp	r1, r2
 8004bde:	f100 33ff 	add.w	r3, r0, #4294967295
 8004be2:	d100      	bne.n	8004be6 <memcpy+0xc>
 8004be4:	4770      	bx	lr
 8004be6:	b510      	push	{r4, lr}
 8004be8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bf0:	4291      	cmp	r1, r2
 8004bf2:	d1f9      	bne.n	8004be8 <memcpy+0xe>
 8004bf4:	bd10      	pop	{r4, pc}

08004bf6 <quorem>:
 8004bf6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bfa:	6903      	ldr	r3, [r0, #16]
 8004bfc:	690c      	ldr	r4, [r1, #16]
 8004bfe:	42a3      	cmp	r3, r4
 8004c00:	4607      	mov	r7, r0
 8004c02:	db7e      	blt.n	8004d02 <quorem+0x10c>
 8004c04:	3c01      	subs	r4, #1
 8004c06:	f101 0814 	add.w	r8, r1, #20
 8004c0a:	00a3      	lsls	r3, r4, #2
 8004c0c:	f100 0514 	add.w	r5, r0, #20
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c16:	9301      	str	r3, [sp, #4]
 8004c18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c20:	3301      	adds	r3, #1
 8004c22:	429a      	cmp	r2, r3
 8004c24:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c28:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c2c:	d32e      	bcc.n	8004c8c <quorem+0x96>
 8004c2e:	f04f 0a00 	mov.w	sl, #0
 8004c32:	46c4      	mov	ip, r8
 8004c34:	46ae      	mov	lr, r5
 8004c36:	46d3      	mov	fp, sl
 8004c38:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004c3c:	b298      	uxth	r0, r3
 8004c3e:	fb06 a000 	mla	r0, r6, r0, sl
 8004c42:	0c02      	lsrs	r2, r0, #16
 8004c44:	0c1b      	lsrs	r3, r3, #16
 8004c46:	fb06 2303 	mla	r3, r6, r3, r2
 8004c4a:	f8de 2000 	ldr.w	r2, [lr]
 8004c4e:	b280      	uxth	r0, r0
 8004c50:	b292      	uxth	r2, r2
 8004c52:	1a12      	subs	r2, r2, r0
 8004c54:	445a      	add	r2, fp
 8004c56:	f8de 0000 	ldr.w	r0, [lr]
 8004c5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004c64:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004c68:	b292      	uxth	r2, r2
 8004c6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004c6e:	45e1      	cmp	r9, ip
 8004c70:	f84e 2b04 	str.w	r2, [lr], #4
 8004c74:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004c78:	d2de      	bcs.n	8004c38 <quorem+0x42>
 8004c7a:	9b00      	ldr	r3, [sp, #0]
 8004c7c:	58eb      	ldr	r3, [r5, r3]
 8004c7e:	b92b      	cbnz	r3, 8004c8c <quorem+0x96>
 8004c80:	9b01      	ldr	r3, [sp, #4]
 8004c82:	3b04      	subs	r3, #4
 8004c84:	429d      	cmp	r5, r3
 8004c86:	461a      	mov	r2, r3
 8004c88:	d32f      	bcc.n	8004cea <quorem+0xf4>
 8004c8a:	613c      	str	r4, [r7, #16]
 8004c8c:	4638      	mov	r0, r7
 8004c8e:	f001 f979 	bl	8005f84 <__mcmp>
 8004c92:	2800      	cmp	r0, #0
 8004c94:	db25      	blt.n	8004ce2 <quorem+0xec>
 8004c96:	4629      	mov	r1, r5
 8004c98:	2000      	movs	r0, #0
 8004c9a:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c9e:	f8d1 c000 	ldr.w	ip, [r1]
 8004ca2:	fa1f fe82 	uxth.w	lr, r2
 8004ca6:	fa1f f38c 	uxth.w	r3, ip
 8004caa:	eba3 030e 	sub.w	r3, r3, lr
 8004cae:	4403      	add	r3, r0
 8004cb0:	0c12      	lsrs	r2, r2, #16
 8004cb2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004cb6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cc0:	45c1      	cmp	r9, r8
 8004cc2:	f841 3b04 	str.w	r3, [r1], #4
 8004cc6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004cca:	d2e6      	bcs.n	8004c9a <quorem+0xa4>
 8004ccc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004cd0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004cd4:	b922      	cbnz	r2, 8004ce0 <quorem+0xea>
 8004cd6:	3b04      	subs	r3, #4
 8004cd8:	429d      	cmp	r5, r3
 8004cda:	461a      	mov	r2, r3
 8004cdc:	d30b      	bcc.n	8004cf6 <quorem+0x100>
 8004cde:	613c      	str	r4, [r7, #16]
 8004ce0:	3601      	adds	r6, #1
 8004ce2:	4630      	mov	r0, r6
 8004ce4:	b003      	add	sp, #12
 8004ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cea:	6812      	ldr	r2, [r2, #0]
 8004cec:	3b04      	subs	r3, #4
 8004cee:	2a00      	cmp	r2, #0
 8004cf0:	d1cb      	bne.n	8004c8a <quorem+0x94>
 8004cf2:	3c01      	subs	r4, #1
 8004cf4:	e7c6      	b.n	8004c84 <quorem+0x8e>
 8004cf6:	6812      	ldr	r2, [r2, #0]
 8004cf8:	3b04      	subs	r3, #4
 8004cfa:	2a00      	cmp	r2, #0
 8004cfc:	d1ef      	bne.n	8004cde <quorem+0xe8>
 8004cfe:	3c01      	subs	r4, #1
 8004d00:	e7ea      	b.n	8004cd8 <quorem+0xe2>
 8004d02:	2000      	movs	r0, #0
 8004d04:	e7ee      	b.n	8004ce4 <quorem+0xee>
	...

08004d08 <_dtoa_r>:
 8004d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d0c:	69c7      	ldr	r7, [r0, #28]
 8004d0e:	b099      	sub	sp, #100	@ 0x64
 8004d10:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004d14:	ec55 4b10 	vmov	r4, r5, d0
 8004d18:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004d1a:	9109      	str	r1, [sp, #36]	@ 0x24
 8004d1c:	4683      	mov	fp, r0
 8004d1e:	920e      	str	r2, [sp, #56]	@ 0x38
 8004d20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004d22:	b97f      	cbnz	r7, 8004d44 <_dtoa_r+0x3c>
 8004d24:	2010      	movs	r0, #16
 8004d26:	f000 fdfd 	bl	8005924 <malloc>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	f8cb 001c 	str.w	r0, [fp, #28]
 8004d30:	b920      	cbnz	r0, 8004d3c <_dtoa_r+0x34>
 8004d32:	4ba7      	ldr	r3, [pc, #668]	@ (8004fd0 <_dtoa_r+0x2c8>)
 8004d34:	21ef      	movs	r1, #239	@ 0xef
 8004d36:	48a7      	ldr	r0, [pc, #668]	@ (8004fd4 <_dtoa_r+0x2cc>)
 8004d38:	f001 fe16 	bl	8006968 <__assert_func>
 8004d3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004d40:	6007      	str	r7, [r0, #0]
 8004d42:	60c7      	str	r7, [r0, #12]
 8004d44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004d48:	6819      	ldr	r1, [r3, #0]
 8004d4a:	b159      	cbz	r1, 8004d64 <_dtoa_r+0x5c>
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	604a      	str	r2, [r1, #4]
 8004d50:	2301      	movs	r3, #1
 8004d52:	4093      	lsls	r3, r2
 8004d54:	608b      	str	r3, [r1, #8]
 8004d56:	4658      	mov	r0, fp
 8004d58:	f000 feda 	bl	8005b10 <_Bfree>
 8004d5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	1e2b      	subs	r3, r5, #0
 8004d66:	bfb9      	ittee	lt
 8004d68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004d6c:	9303      	strlt	r3, [sp, #12]
 8004d6e:	2300      	movge	r3, #0
 8004d70:	6033      	strge	r3, [r6, #0]
 8004d72:	9f03      	ldr	r7, [sp, #12]
 8004d74:	4b98      	ldr	r3, [pc, #608]	@ (8004fd8 <_dtoa_r+0x2d0>)
 8004d76:	bfbc      	itt	lt
 8004d78:	2201      	movlt	r2, #1
 8004d7a:	6032      	strlt	r2, [r6, #0]
 8004d7c:	43bb      	bics	r3, r7
 8004d7e:	d112      	bne.n	8004da6 <_dtoa_r+0x9e>
 8004d80:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004d82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004d8c:	4323      	orrs	r3, r4
 8004d8e:	f000 854d 	beq.w	800582c <_dtoa_r+0xb24>
 8004d92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004d94:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004fec <_dtoa_r+0x2e4>
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	f000 854f 	beq.w	800583c <_dtoa_r+0xb34>
 8004d9e:	f10a 0303 	add.w	r3, sl, #3
 8004da2:	f000 bd49 	b.w	8005838 <_dtoa_r+0xb30>
 8004da6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004daa:	2200      	movs	r2, #0
 8004dac:	ec51 0b17 	vmov	r0, r1, d7
 8004db0:	2300      	movs	r3, #0
 8004db2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004db6:	f7fb fe87 	bl	8000ac8 <__aeabi_dcmpeq>
 8004dba:	4680      	mov	r8, r0
 8004dbc:	b158      	cbz	r0, 8004dd6 <_dtoa_r+0xce>
 8004dbe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004dc6:	b113      	cbz	r3, 8004dce <_dtoa_r+0xc6>
 8004dc8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004dca:	4b84      	ldr	r3, [pc, #528]	@ (8004fdc <_dtoa_r+0x2d4>)
 8004dcc:	6013      	str	r3, [r2, #0]
 8004dce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004ff0 <_dtoa_r+0x2e8>
 8004dd2:	f000 bd33 	b.w	800583c <_dtoa_r+0xb34>
 8004dd6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004dda:	aa16      	add	r2, sp, #88	@ 0x58
 8004ddc:	a917      	add	r1, sp, #92	@ 0x5c
 8004dde:	4658      	mov	r0, fp
 8004de0:	f001 f980 	bl	80060e4 <__d2b>
 8004de4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004de8:	4681      	mov	r9, r0
 8004dea:	2e00      	cmp	r6, #0
 8004dec:	d077      	beq.n	8004ede <_dtoa_r+0x1d6>
 8004dee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004df0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004df8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004dfc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004e00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004e04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004e08:	4619      	mov	r1, r3
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	4b74      	ldr	r3, [pc, #464]	@ (8004fe0 <_dtoa_r+0x2d8>)
 8004e0e:	f7fb fa3b 	bl	8000288 <__aeabi_dsub>
 8004e12:	a369      	add	r3, pc, #420	@ (adr r3, 8004fb8 <_dtoa_r+0x2b0>)
 8004e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e18:	f7fb fbee 	bl	80005f8 <__aeabi_dmul>
 8004e1c:	a368      	add	r3, pc, #416	@ (adr r3, 8004fc0 <_dtoa_r+0x2b8>)
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	f7fb fa33 	bl	800028c <__adddf3>
 8004e26:	4604      	mov	r4, r0
 8004e28:	4630      	mov	r0, r6
 8004e2a:	460d      	mov	r5, r1
 8004e2c:	f7fb fb7a 	bl	8000524 <__aeabi_i2d>
 8004e30:	a365      	add	r3, pc, #404	@ (adr r3, 8004fc8 <_dtoa_r+0x2c0>)
 8004e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e36:	f7fb fbdf 	bl	80005f8 <__aeabi_dmul>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	4620      	mov	r0, r4
 8004e40:	4629      	mov	r1, r5
 8004e42:	f7fb fa23 	bl	800028c <__adddf3>
 8004e46:	4604      	mov	r4, r0
 8004e48:	460d      	mov	r5, r1
 8004e4a:	f7fb fe85 	bl	8000b58 <__aeabi_d2iz>
 8004e4e:	2200      	movs	r2, #0
 8004e50:	4607      	mov	r7, r0
 8004e52:	2300      	movs	r3, #0
 8004e54:	4620      	mov	r0, r4
 8004e56:	4629      	mov	r1, r5
 8004e58:	f7fb fe40 	bl	8000adc <__aeabi_dcmplt>
 8004e5c:	b140      	cbz	r0, 8004e70 <_dtoa_r+0x168>
 8004e5e:	4638      	mov	r0, r7
 8004e60:	f7fb fb60 	bl	8000524 <__aeabi_i2d>
 8004e64:	4622      	mov	r2, r4
 8004e66:	462b      	mov	r3, r5
 8004e68:	f7fb fe2e 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e6c:	b900      	cbnz	r0, 8004e70 <_dtoa_r+0x168>
 8004e6e:	3f01      	subs	r7, #1
 8004e70:	2f16      	cmp	r7, #22
 8004e72:	d851      	bhi.n	8004f18 <_dtoa_r+0x210>
 8004e74:	4b5b      	ldr	r3, [pc, #364]	@ (8004fe4 <_dtoa_r+0x2dc>)
 8004e76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e82:	f7fb fe2b 	bl	8000adc <__aeabi_dcmplt>
 8004e86:	2800      	cmp	r0, #0
 8004e88:	d048      	beq.n	8004f1c <_dtoa_r+0x214>
 8004e8a:	3f01      	subs	r7, #1
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	9312      	str	r3, [sp, #72]	@ 0x48
 8004e90:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004e92:	1b9b      	subs	r3, r3, r6
 8004e94:	1e5a      	subs	r2, r3, #1
 8004e96:	bf44      	itt	mi
 8004e98:	f1c3 0801 	rsbmi	r8, r3, #1
 8004e9c:	2300      	movmi	r3, #0
 8004e9e:	9208      	str	r2, [sp, #32]
 8004ea0:	bf54      	ite	pl
 8004ea2:	f04f 0800 	movpl.w	r8, #0
 8004ea6:	9308      	strmi	r3, [sp, #32]
 8004ea8:	2f00      	cmp	r7, #0
 8004eaa:	db39      	blt.n	8004f20 <_dtoa_r+0x218>
 8004eac:	9b08      	ldr	r3, [sp, #32]
 8004eae:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004eb0:	443b      	add	r3, r7
 8004eb2:	9308      	str	r3, [sp, #32]
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8004eb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eba:	2b09      	cmp	r3, #9
 8004ebc:	d864      	bhi.n	8004f88 <_dtoa_r+0x280>
 8004ebe:	2b05      	cmp	r3, #5
 8004ec0:	bfc4      	itt	gt
 8004ec2:	3b04      	subgt	r3, #4
 8004ec4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ec8:	f1a3 0302 	sub.w	r3, r3, #2
 8004ecc:	bfcc      	ite	gt
 8004ece:	2400      	movgt	r4, #0
 8004ed0:	2401      	movle	r4, #1
 8004ed2:	2b03      	cmp	r3, #3
 8004ed4:	d863      	bhi.n	8004f9e <_dtoa_r+0x296>
 8004ed6:	e8df f003 	tbb	[pc, r3]
 8004eda:	372a      	.short	0x372a
 8004edc:	5535      	.short	0x5535
 8004ede:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004ee2:	441e      	add	r6, r3
 8004ee4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004ee8:	2b20      	cmp	r3, #32
 8004eea:	bfc1      	itttt	gt
 8004eec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004ef0:	409f      	lslgt	r7, r3
 8004ef2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004ef6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004efa:	bfd6      	itet	le
 8004efc:	f1c3 0320 	rsble	r3, r3, #32
 8004f00:	ea47 0003 	orrgt.w	r0, r7, r3
 8004f04:	fa04 f003 	lslle.w	r0, r4, r3
 8004f08:	f7fb fafc 	bl	8000504 <__aeabi_ui2d>
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004f12:	3e01      	subs	r6, #1
 8004f14:	9214      	str	r2, [sp, #80]	@ 0x50
 8004f16:	e777      	b.n	8004e08 <_dtoa_r+0x100>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e7b8      	b.n	8004e8e <_dtoa_r+0x186>
 8004f1c:	9012      	str	r0, [sp, #72]	@ 0x48
 8004f1e:	e7b7      	b.n	8004e90 <_dtoa_r+0x188>
 8004f20:	427b      	negs	r3, r7
 8004f22:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f24:	2300      	movs	r3, #0
 8004f26:	eba8 0807 	sub.w	r8, r8, r7
 8004f2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004f2c:	e7c4      	b.n	8004eb8 <_dtoa_r+0x1b0>
 8004f2e:	2300      	movs	r3, #0
 8004f30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	dc35      	bgt.n	8004fa4 <_dtoa_r+0x29c>
 8004f38:	2301      	movs	r3, #1
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	9307      	str	r3, [sp, #28]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	920e      	str	r2, [sp, #56]	@ 0x38
 8004f42:	e00b      	b.n	8004f5c <_dtoa_r+0x254>
 8004f44:	2301      	movs	r3, #1
 8004f46:	e7f3      	b.n	8004f30 <_dtoa_r+0x228>
 8004f48:	2300      	movs	r3, #0
 8004f4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f4e:	18fb      	adds	r3, r7, r3
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	3301      	adds	r3, #1
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	9307      	str	r3, [sp, #28]
 8004f58:	bfb8      	it	lt
 8004f5a:	2301      	movlt	r3, #1
 8004f5c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004f60:	2100      	movs	r1, #0
 8004f62:	2204      	movs	r2, #4
 8004f64:	f102 0514 	add.w	r5, r2, #20
 8004f68:	429d      	cmp	r5, r3
 8004f6a:	d91f      	bls.n	8004fac <_dtoa_r+0x2a4>
 8004f6c:	6041      	str	r1, [r0, #4]
 8004f6e:	4658      	mov	r0, fp
 8004f70:	f000 fd8e 	bl	8005a90 <_Balloc>
 8004f74:	4682      	mov	sl, r0
 8004f76:	2800      	cmp	r0, #0
 8004f78:	d13c      	bne.n	8004ff4 <_dtoa_r+0x2ec>
 8004f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe8 <_dtoa_r+0x2e0>)
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004f82:	e6d8      	b.n	8004d36 <_dtoa_r+0x2e>
 8004f84:	2301      	movs	r3, #1
 8004f86:	e7e0      	b.n	8004f4a <_dtoa_r+0x242>
 8004f88:	2401      	movs	r4, #1
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f8e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004f90:	f04f 33ff 	mov.w	r3, #4294967295
 8004f94:	9300      	str	r3, [sp, #0]
 8004f96:	9307      	str	r3, [sp, #28]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	2312      	movs	r3, #18
 8004f9c:	e7d0      	b.n	8004f40 <_dtoa_r+0x238>
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fa2:	e7f5      	b.n	8004f90 <_dtoa_r+0x288>
 8004fa4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	9307      	str	r3, [sp, #28]
 8004faa:	e7d7      	b.n	8004f5c <_dtoa_r+0x254>
 8004fac:	3101      	adds	r1, #1
 8004fae:	0052      	lsls	r2, r2, #1
 8004fb0:	e7d8      	b.n	8004f64 <_dtoa_r+0x25c>
 8004fb2:	bf00      	nop
 8004fb4:	f3af 8000 	nop.w
 8004fb8:	636f4361 	.word	0x636f4361
 8004fbc:	3fd287a7 	.word	0x3fd287a7
 8004fc0:	8b60c8b3 	.word	0x8b60c8b3
 8004fc4:	3fc68a28 	.word	0x3fc68a28
 8004fc8:	509f79fb 	.word	0x509f79fb
 8004fcc:	3fd34413 	.word	0x3fd34413
 8004fd0:	08008845 	.word	0x08008845
 8004fd4:	0800885c 	.word	0x0800885c
 8004fd8:	7ff00000 	.word	0x7ff00000
 8004fdc:	08008815 	.word	0x08008815
 8004fe0:	3ff80000 	.word	0x3ff80000
 8004fe4:	08008958 	.word	0x08008958
 8004fe8:	080088b4 	.word	0x080088b4
 8004fec:	08008841 	.word	0x08008841
 8004ff0:	08008814 	.word	0x08008814
 8004ff4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004ff8:	6018      	str	r0, [r3, #0]
 8004ffa:	9b07      	ldr	r3, [sp, #28]
 8004ffc:	2b0e      	cmp	r3, #14
 8004ffe:	f200 80a4 	bhi.w	800514a <_dtoa_r+0x442>
 8005002:	2c00      	cmp	r4, #0
 8005004:	f000 80a1 	beq.w	800514a <_dtoa_r+0x442>
 8005008:	2f00      	cmp	r7, #0
 800500a:	dd33      	ble.n	8005074 <_dtoa_r+0x36c>
 800500c:	4bad      	ldr	r3, [pc, #692]	@ (80052c4 <_dtoa_r+0x5bc>)
 800500e:	f007 020f 	and.w	r2, r7, #15
 8005012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005016:	ed93 7b00 	vldr	d7, [r3]
 800501a:	05f8      	lsls	r0, r7, #23
 800501c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005020:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005024:	d516      	bpl.n	8005054 <_dtoa_r+0x34c>
 8005026:	4ba8      	ldr	r3, [pc, #672]	@ (80052c8 <_dtoa_r+0x5c0>)
 8005028:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800502c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005030:	f7fb fc0c 	bl	800084c <__aeabi_ddiv>
 8005034:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005038:	f004 040f 	and.w	r4, r4, #15
 800503c:	2603      	movs	r6, #3
 800503e:	4da2      	ldr	r5, [pc, #648]	@ (80052c8 <_dtoa_r+0x5c0>)
 8005040:	b954      	cbnz	r4, 8005058 <_dtoa_r+0x350>
 8005042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005046:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800504a:	f7fb fbff 	bl	800084c <__aeabi_ddiv>
 800504e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005052:	e028      	b.n	80050a6 <_dtoa_r+0x39e>
 8005054:	2602      	movs	r6, #2
 8005056:	e7f2      	b.n	800503e <_dtoa_r+0x336>
 8005058:	07e1      	lsls	r1, r4, #31
 800505a:	d508      	bpl.n	800506e <_dtoa_r+0x366>
 800505c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005060:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005064:	f7fb fac8 	bl	80005f8 <__aeabi_dmul>
 8005068:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800506c:	3601      	adds	r6, #1
 800506e:	1064      	asrs	r4, r4, #1
 8005070:	3508      	adds	r5, #8
 8005072:	e7e5      	b.n	8005040 <_dtoa_r+0x338>
 8005074:	f000 80d2 	beq.w	800521c <_dtoa_r+0x514>
 8005078:	427c      	negs	r4, r7
 800507a:	4b92      	ldr	r3, [pc, #584]	@ (80052c4 <_dtoa_r+0x5bc>)
 800507c:	4d92      	ldr	r5, [pc, #584]	@ (80052c8 <_dtoa_r+0x5c0>)
 800507e:	f004 020f 	and.w	r2, r4, #15
 8005082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800508e:	f7fb fab3 	bl	80005f8 <__aeabi_dmul>
 8005092:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005096:	1124      	asrs	r4, r4, #4
 8005098:	2300      	movs	r3, #0
 800509a:	2602      	movs	r6, #2
 800509c:	2c00      	cmp	r4, #0
 800509e:	f040 80b2 	bne.w	8005206 <_dtoa_r+0x4fe>
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1d3      	bne.n	800504e <_dtoa_r+0x346>
 80050a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80050a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f000 80b7 	beq.w	8005220 <_dtoa_r+0x518>
 80050b2:	4b86      	ldr	r3, [pc, #536]	@ (80052cc <_dtoa_r+0x5c4>)
 80050b4:	2200      	movs	r2, #0
 80050b6:	4620      	mov	r0, r4
 80050b8:	4629      	mov	r1, r5
 80050ba:	f7fb fd0f 	bl	8000adc <__aeabi_dcmplt>
 80050be:	2800      	cmp	r0, #0
 80050c0:	f000 80ae 	beq.w	8005220 <_dtoa_r+0x518>
 80050c4:	9b07      	ldr	r3, [sp, #28]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 80aa 	beq.w	8005220 <_dtoa_r+0x518>
 80050cc:	9b00      	ldr	r3, [sp, #0]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	dd37      	ble.n	8005142 <_dtoa_r+0x43a>
 80050d2:	1e7b      	subs	r3, r7, #1
 80050d4:	9304      	str	r3, [sp, #16]
 80050d6:	4620      	mov	r0, r4
 80050d8:	4b7d      	ldr	r3, [pc, #500]	@ (80052d0 <_dtoa_r+0x5c8>)
 80050da:	2200      	movs	r2, #0
 80050dc:	4629      	mov	r1, r5
 80050de:	f7fb fa8b 	bl	80005f8 <__aeabi_dmul>
 80050e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050e6:	9c00      	ldr	r4, [sp, #0]
 80050e8:	3601      	adds	r6, #1
 80050ea:	4630      	mov	r0, r6
 80050ec:	f7fb fa1a 	bl	8000524 <__aeabi_i2d>
 80050f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80050f4:	f7fb fa80 	bl	80005f8 <__aeabi_dmul>
 80050f8:	4b76      	ldr	r3, [pc, #472]	@ (80052d4 <_dtoa_r+0x5cc>)
 80050fa:	2200      	movs	r2, #0
 80050fc:	f7fb f8c6 	bl	800028c <__adddf3>
 8005100:	4605      	mov	r5, r0
 8005102:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005106:	2c00      	cmp	r4, #0
 8005108:	f040 808d 	bne.w	8005226 <_dtoa_r+0x51e>
 800510c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005110:	4b71      	ldr	r3, [pc, #452]	@ (80052d8 <_dtoa_r+0x5d0>)
 8005112:	2200      	movs	r2, #0
 8005114:	f7fb f8b8 	bl	8000288 <__aeabi_dsub>
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005120:	462a      	mov	r2, r5
 8005122:	4633      	mov	r3, r6
 8005124:	f7fb fcf8 	bl	8000b18 <__aeabi_dcmpgt>
 8005128:	2800      	cmp	r0, #0
 800512a:	f040 828b 	bne.w	8005644 <_dtoa_r+0x93c>
 800512e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005132:	462a      	mov	r2, r5
 8005134:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005138:	f7fb fcd0 	bl	8000adc <__aeabi_dcmplt>
 800513c:	2800      	cmp	r0, #0
 800513e:	f040 8128 	bne.w	8005392 <_dtoa_r+0x68a>
 8005142:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005146:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800514a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800514c:	2b00      	cmp	r3, #0
 800514e:	f2c0 815a 	blt.w	8005406 <_dtoa_r+0x6fe>
 8005152:	2f0e      	cmp	r7, #14
 8005154:	f300 8157 	bgt.w	8005406 <_dtoa_r+0x6fe>
 8005158:	4b5a      	ldr	r3, [pc, #360]	@ (80052c4 <_dtoa_r+0x5bc>)
 800515a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800515e:	ed93 7b00 	vldr	d7, [r3]
 8005162:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005164:	2b00      	cmp	r3, #0
 8005166:	ed8d 7b00 	vstr	d7, [sp]
 800516a:	da03      	bge.n	8005174 <_dtoa_r+0x46c>
 800516c:	9b07      	ldr	r3, [sp, #28]
 800516e:	2b00      	cmp	r3, #0
 8005170:	f340 8101 	ble.w	8005376 <_dtoa_r+0x66e>
 8005174:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005178:	4656      	mov	r6, sl
 800517a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800517e:	4620      	mov	r0, r4
 8005180:	4629      	mov	r1, r5
 8005182:	f7fb fb63 	bl	800084c <__aeabi_ddiv>
 8005186:	f7fb fce7 	bl	8000b58 <__aeabi_d2iz>
 800518a:	4680      	mov	r8, r0
 800518c:	f7fb f9ca 	bl	8000524 <__aeabi_i2d>
 8005190:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005194:	f7fb fa30 	bl	80005f8 <__aeabi_dmul>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	4620      	mov	r0, r4
 800519e:	4629      	mov	r1, r5
 80051a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80051a4:	f7fb f870 	bl	8000288 <__aeabi_dsub>
 80051a8:	f806 4b01 	strb.w	r4, [r6], #1
 80051ac:	9d07      	ldr	r5, [sp, #28]
 80051ae:	eba6 040a 	sub.w	r4, r6, sl
 80051b2:	42a5      	cmp	r5, r4
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	f040 8117 	bne.w	80053ea <_dtoa_r+0x6e2>
 80051bc:	f7fb f866 	bl	800028c <__adddf3>
 80051c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051c4:	4604      	mov	r4, r0
 80051c6:	460d      	mov	r5, r1
 80051c8:	f7fb fca6 	bl	8000b18 <__aeabi_dcmpgt>
 80051cc:	2800      	cmp	r0, #0
 80051ce:	f040 80f9 	bne.w	80053c4 <_dtoa_r+0x6bc>
 80051d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051d6:	4620      	mov	r0, r4
 80051d8:	4629      	mov	r1, r5
 80051da:	f7fb fc75 	bl	8000ac8 <__aeabi_dcmpeq>
 80051de:	b118      	cbz	r0, 80051e8 <_dtoa_r+0x4e0>
 80051e0:	f018 0f01 	tst.w	r8, #1
 80051e4:	f040 80ee 	bne.w	80053c4 <_dtoa_r+0x6bc>
 80051e8:	4649      	mov	r1, r9
 80051ea:	4658      	mov	r0, fp
 80051ec:	f000 fc90 	bl	8005b10 <_Bfree>
 80051f0:	2300      	movs	r3, #0
 80051f2:	7033      	strb	r3, [r6, #0]
 80051f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80051f6:	3701      	adds	r7, #1
 80051f8:	601f      	str	r7, [r3, #0]
 80051fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f000 831d 	beq.w	800583c <_dtoa_r+0xb34>
 8005202:	601e      	str	r6, [r3, #0]
 8005204:	e31a      	b.n	800583c <_dtoa_r+0xb34>
 8005206:	07e2      	lsls	r2, r4, #31
 8005208:	d505      	bpl.n	8005216 <_dtoa_r+0x50e>
 800520a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800520e:	f7fb f9f3 	bl	80005f8 <__aeabi_dmul>
 8005212:	3601      	adds	r6, #1
 8005214:	2301      	movs	r3, #1
 8005216:	1064      	asrs	r4, r4, #1
 8005218:	3508      	adds	r5, #8
 800521a:	e73f      	b.n	800509c <_dtoa_r+0x394>
 800521c:	2602      	movs	r6, #2
 800521e:	e742      	b.n	80050a6 <_dtoa_r+0x39e>
 8005220:	9c07      	ldr	r4, [sp, #28]
 8005222:	9704      	str	r7, [sp, #16]
 8005224:	e761      	b.n	80050ea <_dtoa_r+0x3e2>
 8005226:	4b27      	ldr	r3, [pc, #156]	@ (80052c4 <_dtoa_r+0x5bc>)
 8005228:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800522a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800522e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005232:	4454      	add	r4, sl
 8005234:	2900      	cmp	r1, #0
 8005236:	d053      	beq.n	80052e0 <_dtoa_r+0x5d8>
 8005238:	4928      	ldr	r1, [pc, #160]	@ (80052dc <_dtoa_r+0x5d4>)
 800523a:	2000      	movs	r0, #0
 800523c:	f7fb fb06 	bl	800084c <__aeabi_ddiv>
 8005240:	4633      	mov	r3, r6
 8005242:	462a      	mov	r2, r5
 8005244:	f7fb f820 	bl	8000288 <__aeabi_dsub>
 8005248:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800524c:	4656      	mov	r6, sl
 800524e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005252:	f7fb fc81 	bl	8000b58 <__aeabi_d2iz>
 8005256:	4605      	mov	r5, r0
 8005258:	f7fb f964 	bl	8000524 <__aeabi_i2d>
 800525c:	4602      	mov	r2, r0
 800525e:	460b      	mov	r3, r1
 8005260:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005264:	f7fb f810 	bl	8000288 <__aeabi_dsub>
 8005268:	3530      	adds	r5, #48	@ 0x30
 800526a:	4602      	mov	r2, r0
 800526c:	460b      	mov	r3, r1
 800526e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005272:	f806 5b01 	strb.w	r5, [r6], #1
 8005276:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800527a:	f7fb fc2f 	bl	8000adc <__aeabi_dcmplt>
 800527e:	2800      	cmp	r0, #0
 8005280:	d171      	bne.n	8005366 <_dtoa_r+0x65e>
 8005282:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005286:	4911      	ldr	r1, [pc, #68]	@ (80052cc <_dtoa_r+0x5c4>)
 8005288:	2000      	movs	r0, #0
 800528a:	f7fa fffd 	bl	8000288 <__aeabi_dsub>
 800528e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005292:	f7fb fc23 	bl	8000adc <__aeabi_dcmplt>
 8005296:	2800      	cmp	r0, #0
 8005298:	f040 8095 	bne.w	80053c6 <_dtoa_r+0x6be>
 800529c:	42a6      	cmp	r6, r4
 800529e:	f43f af50 	beq.w	8005142 <_dtoa_r+0x43a>
 80052a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80052a6:	4b0a      	ldr	r3, [pc, #40]	@ (80052d0 <_dtoa_r+0x5c8>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	f7fb f9a5 	bl	80005f8 <__aeabi_dmul>
 80052ae:	4b08      	ldr	r3, [pc, #32]	@ (80052d0 <_dtoa_r+0x5c8>)
 80052b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80052b4:	2200      	movs	r2, #0
 80052b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052ba:	f7fb f99d 	bl	80005f8 <__aeabi_dmul>
 80052be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052c2:	e7c4      	b.n	800524e <_dtoa_r+0x546>
 80052c4:	08008958 	.word	0x08008958
 80052c8:	08008930 	.word	0x08008930
 80052cc:	3ff00000 	.word	0x3ff00000
 80052d0:	40240000 	.word	0x40240000
 80052d4:	401c0000 	.word	0x401c0000
 80052d8:	40140000 	.word	0x40140000
 80052dc:	3fe00000 	.word	0x3fe00000
 80052e0:	4631      	mov	r1, r6
 80052e2:	4628      	mov	r0, r5
 80052e4:	f7fb f988 	bl	80005f8 <__aeabi_dmul>
 80052e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80052ec:	9415      	str	r4, [sp, #84]	@ 0x54
 80052ee:	4656      	mov	r6, sl
 80052f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052f4:	f7fb fc30 	bl	8000b58 <__aeabi_d2iz>
 80052f8:	4605      	mov	r5, r0
 80052fa:	f7fb f913 	bl	8000524 <__aeabi_i2d>
 80052fe:	4602      	mov	r2, r0
 8005300:	460b      	mov	r3, r1
 8005302:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005306:	f7fa ffbf 	bl	8000288 <__aeabi_dsub>
 800530a:	3530      	adds	r5, #48	@ 0x30
 800530c:	f806 5b01 	strb.w	r5, [r6], #1
 8005310:	4602      	mov	r2, r0
 8005312:	460b      	mov	r3, r1
 8005314:	42a6      	cmp	r6, r4
 8005316:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	d124      	bne.n	800536a <_dtoa_r+0x662>
 8005320:	4bac      	ldr	r3, [pc, #688]	@ (80055d4 <_dtoa_r+0x8cc>)
 8005322:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005326:	f7fa ffb1 	bl	800028c <__adddf3>
 800532a:	4602      	mov	r2, r0
 800532c:	460b      	mov	r3, r1
 800532e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005332:	f7fb fbf1 	bl	8000b18 <__aeabi_dcmpgt>
 8005336:	2800      	cmp	r0, #0
 8005338:	d145      	bne.n	80053c6 <_dtoa_r+0x6be>
 800533a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800533e:	49a5      	ldr	r1, [pc, #660]	@ (80055d4 <_dtoa_r+0x8cc>)
 8005340:	2000      	movs	r0, #0
 8005342:	f7fa ffa1 	bl	8000288 <__aeabi_dsub>
 8005346:	4602      	mov	r2, r0
 8005348:	460b      	mov	r3, r1
 800534a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800534e:	f7fb fbc5 	bl	8000adc <__aeabi_dcmplt>
 8005352:	2800      	cmp	r0, #0
 8005354:	f43f aef5 	beq.w	8005142 <_dtoa_r+0x43a>
 8005358:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800535a:	1e73      	subs	r3, r6, #1
 800535c:	9315      	str	r3, [sp, #84]	@ 0x54
 800535e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005362:	2b30      	cmp	r3, #48	@ 0x30
 8005364:	d0f8      	beq.n	8005358 <_dtoa_r+0x650>
 8005366:	9f04      	ldr	r7, [sp, #16]
 8005368:	e73e      	b.n	80051e8 <_dtoa_r+0x4e0>
 800536a:	4b9b      	ldr	r3, [pc, #620]	@ (80055d8 <_dtoa_r+0x8d0>)
 800536c:	f7fb f944 	bl	80005f8 <__aeabi_dmul>
 8005370:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005374:	e7bc      	b.n	80052f0 <_dtoa_r+0x5e8>
 8005376:	d10c      	bne.n	8005392 <_dtoa_r+0x68a>
 8005378:	4b98      	ldr	r3, [pc, #608]	@ (80055dc <_dtoa_r+0x8d4>)
 800537a:	2200      	movs	r2, #0
 800537c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005380:	f7fb f93a 	bl	80005f8 <__aeabi_dmul>
 8005384:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005388:	f7fb fbbc 	bl	8000b04 <__aeabi_dcmpge>
 800538c:	2800      	cmp	r0, #0
 800538e:	f000 8157 	beq.w	8005640 <_dtoa_r+0x938>
 8005392:	2400      	movs	r4, #0
 8005394:	4625      	mov	r5, r4
 8005396:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005398:	43db      	mvns	r3, r3
 800539a:	9304      	str	r3, [sp, #16]
 800539c:	4656      	mov	r6, sl
 800539e:	2700      	movs	r7, #0
 80053a0:	4621      	mov	r1, r4
 80053a2:	4658      	mov	r0, fp
 80053a4:	f000 fbb4 	bl	8005b10 <_Bfree>
 80053a8:	2d00      	cmp	r5, #0
 80053aa:	d0dc      	beq.n	8005366 <_dtoa_r+0x65e>
 80053ac:	b12f      	cbz	r7, 80053ba <_dtoa_r+0x6b2>
 80053ae:	42af      	cmp	r7, r5
 80053b0:	d003      	beq.n	80053ba <_dtoa_r+0x6b2>
 80053b2:	4639      	mov	r1, r7
 80053b4:	4658      	mov	r0, fp
 80053b6:	f000 fbab 	bl	8005b10 <_Bfree>
 80053ba:	4629      	mov	r1, r5
 80053bc:	4658      	mov	r0, fp
 80053be:	f000 fba7 	bl	8005b10 <_Bfree>
 80053c2:	e7d0      	b.n	8005366 <_dtoa_r+0x65e>
 80053c4:	9704      	str	r7, [sp, #16]
 80053c6:	4633      	mov	r3, r6
 80053c8:	461e      	mov	r6, r3
 80053ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80053ce:	2a39      	cmp	r2, #57	@ 0x39
 80053d0:	d107      	bne.n	80053e2 <_dtoa_r+0x6da>
 80053d2:	459a      	cmp	sl, r3
 80053d4:	d1f8      	bne.n	80053c8 <_dtoa_r+0x6c0>
 80053d6:	9a04      	ldr	r2, [sp, #16]
 80053d8:	3201      	adds	r2, #1
 80053da:	9204      	str	r2, [sp, #16]
 80053dc:	2230      	movs	r2, #48	@ 0x30
 80053de:	f88a 2000 	strb.w	r2, [sl]
 80053e2:	781a      	ldrb	r2, [r3, #0]
 80053e4:	3201      	adds	r2, #1
 80053e6:	701a      	strb	r2, [r3, #0]
 80053e8:	e7bd      	b.n	8005366 <_dtoa_r+0x65e>
 80053ea:	4b7b      	ldr	r3, [pc, #492]	@ (80055d8 <_dtoa_r+0x8d0>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	f7fb f903 	bl	80005f8 <__aeabi_dmul>
 80053f2:	2200      	movs	r2, #0
 80053f4:	2300      	movs	r3, #0
 80053f6:	4604      	mov	r4, r0
 80053f8:	460d      	mov	r5, r1
 80053fa:	f7fb fb65 	bl	8000ac8 <__aeabi_dcmpeq>
 80053fe:	2800      	cmp	r0, #0
 8005400:	f43f aebb 	beq.w	800517a <_dtoa_r+0x472>
 8005404:	e6f0      	b.n	80051e8 <_dtoa_r+0x4e0>
 8005406:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005408:	2a00      	cmp	r2, #0
 800540a:	f000 80db 	beq.w	80055c4 <_dtoa_r+0x8bc>
 800540e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005410:	2a01      	cmp	r2, #1
 8005412:	f300 80bf 	bgt.w	8005594 <_dtoa_r+0x88c>
 8005416:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005418:	2a00      	cmp	r2, #0
 800541a:	f000 80b7 	beq.w	800558c <_dtoa_r+0x884>
 800541e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005422:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005424:	4646      	mov	r6, r8
 8005426:	9a08      	ldr	r2, [sp, #32]
 8005428:	2101      	movs	r1, #1
 800542a:	441a      	add	r2, r3
 800542c:	4658      	mov	r0, fp
 800542e:	4498      	add	r8, r3
 8005430:	9208      	str	r2, [sp, #32]
 8005432:	f000 fc21 	bl	8005c78 <__i2b>
 8005436:	4605      	mov	r5, r0
 8005438:	b15e      	cbz	r6, 8005452 <_dtoa_r+0x74a>
 800543a:	9b08      	ldr	r3, [sp, #32]
 800543c:	2b00      	cmp	r3, #0
 800543e:	dd08      	ble.n	8005452 <_dtoa_r+0x74a>
 8005440:	42b3      	cmp	r3, r6
 8005442:	9a08      	ldr	r2, [sp, #32]
 8005444:	bfa8      	it	ge
 8005446:	4633      	movge	r3, r6
 8005448:	eba8 0803 	sub.w	r8, r8, r3
 800544c:	1af6      	subs	r6, r6, r3
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	9308      	str	r3, [sp, #32]
 8005452:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005454:	b1f3      	cbz	r3, 8005494 <_dtoa_r+0x78c>
 8005456:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 80b7 	beq.w	80055cc <_dtoa_r+0x8c4>
 800545e:	b18c      	cbz	r4, 8005484 <_dtoa_r+0x77c>
 8005460:	4629      	mov	r1, r5
 8005462:	4622      	mov	r2, r4
 8005464:	4658      	mov	r0, fp
 8005466:	f000 fcc7 	bl	8005df8 <__pow5mult>
 800546a:	464a      	mov	r2, r9
 800546c:	4601      	mov	r1, r0
 800546e:	4605      	mov	r5, r0
 8005470:	4658      	mov	r0, fp
 8005472:	f000 fc17 	bl	8005ca4 <__multiply>
 8005476:	4649      	mov	r1, r9
 8005478:	9004      	str	r0, [sp, #16]
 800547a:	4658      	mov	r0, fp
 800547c:	f000 fb48 	bl	8005b10 <_Bfree>
 8005480:	9b04      	ldr	r3, [sp, #16]
 8005482:	4699      	mov	r9, r3
 8005484:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005486:	1b1a      	subs	r2, r3, r4
 8005488:	d004      	beq.n	8005494 <_dtoa_r+0x78c>
 800548a:	4649      	mov	r1, r9
 800548c:	4658      	mov	r0, fp
 800548e:	f000 fcb3 	bl	8005df8 <__pow5mult>
 8005492:	4681      	mov	r9, r0
 8005494:	2101      	movs	r1, #1
 8005496:	4658      	mov	r0, fp
 8005498:	f000 fbee 	bl	8005c78 <__i2b>
 800549c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800549e:	4604      	mov	r4, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f000 81cf 	beq.w	8005844 <_dtoa_r+0xb3c>
 80054a6:	461a      	mov	r2, r3
 80054a8:	4601      	mov	r1, r0
 80054aa:	4658      	mov	r0, fp
 80054ac:	f000 fca4 	bl	8005df8 <__pow5mult>
 80054b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	4604      	mov	r4, r0
 80054b6:	f300 8095 	bgt.w	80055e4 <_dtoa_r+0x8dc>
 80054ba:	9b02      	ldr	r3, [sp, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f040 8087 	bne.w	80055d0 <_dtoa_r+0x8c8>
 80054c2:	9b03      	ldr	r3, [sp, #12]
 80054c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f040 8089 	bne.w	80055e0 <_dtoa_r+0x8d8>
 80054ce:	9b03      	ldr	r3, [sp, #12]
 80054d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054d4:	0d1b      	lsrs	r3, r3, #20
 80054d6:	051b      	lsls	r3, r3, #20
 80054d8:	b12b      	cbz	r3, 80054e6 <_dtoa_r+0x7de>
 80054da:	9b08      	ldr	r3, [sp, #32]
 80054dc:	3301      	adds	r3, #1
 80054de:	9308      	str	r3, [sp, #32]
 80054e0:	f108 0801 	add.w	r8, r8, #1
 80054e4:	2301      	movs	r3, #1
 80054e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80054e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 81b0 	beq.w	8005850 <_dtoa_r+0xb48>
 80054f0:	6923      	ldr	r3, [r4, #16]
 80054f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80054f6:	6918      	ldr	r0, [r3, #16]
 80054f8:	f000 fb72 	bl	8005be0 <__hi0bits>
 80054fc:	f1c0 0020 	rsb	r0, r0, #32
 8005500:	9b08      	ldr	r3, [sp, #32]
 8005502:	4418      	add	r0, r3
 8005504:	f010 001f 	ands.w	r0, r0, #31
 8005508:	d077      	beq.n	80055fa <_dtoa_r+0x8f2>
 800550a:	f1c0 0320 	rsb	r3, r0, #32
 800550e:	2b04      	cmp	r3, #4
 8005510:	dd6b      	ble.n	80055ea <_dtoa_r+0x8e2>
 8005512:	9b08      	ldr	r3, [sp, #32]
 8005514:	f1c0 001c 	rsb	r0, r0, #28
 8005518:	4403      	add	r3, r0
 800551a:	4480      	add	r8, r0
 800551c:	4406      	add	r6, r0
 800551e:	9308      	str	r3, [sp, #32]
 8005520:	f1b8 0f00 	cmp.w	r8, #0
 8005524:	dd05      	ble.n	8005532 <_dtoa_r+0x82a>
 8005526:	4649      	mov	r1, r9
 8005528:	4642      	mov	r2, r8
 800552a:	4658      	mov	r0, fp
 800552c:	f000 fcbe 	bl	8005eac <__lshift>
 8005530:	4681      	mov	r9, r0
 8005532:	9b08      	ldr	r3, [sp, #32]
 8005534:	2b00      	cmp	r3, #0
 8005536:	dd05      	ble.n	8005544 <_dtoa_r+0x83c>
 8005538:	4621      	mov	r1, r4
 800553a:	461a      	mov	r2, r3
 800553c:	4658      	mov	r0, fp
 800553e:	f000 fcb5 	bl	8005eac <__lshift>
 8005542:	4604      	mov	r4, r0
 8005544:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005546:	2b00      	cmp	r3, #0
 8005548:	d059      	beq.n	80055fe <_dtoa_r+0x8f6>
 800554a:	4621      	mov	r1, r4
 800554c:	4648      	mov	r0, r9
 800554e:	f000 fd19 	bl	8005f84 <__mcmp>
 8005552:	2800      	cmp	r0, #0
 8005554:	da53      	bge.n	80055fe <_dtoa_r+0x8f6>
 8005556:	1e7b      	subs	r3, r7, #1
 8005558:	9304      	str	r3, [sp, #16]
 800555a:	4649      	mov	r1, r9
 800555c:	2300      	movs	r3, #0
 800555e:	220a      	movs	r2, #10
 8005560:	4658      	mov	r0, fp
 8005562:	f000 faf7 	bl	8005b54 <__multadd>
 8005566:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005568:	4681      	mov	r9, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	f000 8172 	beq.w	8005854 <_dtoa_r+0xb4c>
 8005570:	2300      	movs	r3, #0
 8005572:	4629      	mov	r1, r5
 8005574:	220a      	movs	r2, #10
 8005576:	4658      	mov	r0, fp
 8005578:	f000 faec 	bl	8005b54 <__multadd>
 800557c:	9b00      	ldr	r3, [sp, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	4605      	mov	r5, r0
 8005582:	dc67      	bgt.n	8005654 <_dtoa_r+0x94c>
 8005584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005586:	2b02      	cmp	r3, #2
 8005588:	dc41      	bgt.n	800560e <_dtoa_r+0x906>
 800558a:	e063      	b.n	8005654 <_dtoa_r+0x94c>
 800558c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800558e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005592:	e746      	b.n	8005422 <_dtoa_r+0x71a>
 8005594:	9b07      	ldr	r3, [sp, #28]
 8005596:	1e5c      	subs	r4, r3, #1
 8005598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800559a:	42a3      	cmp	r3, r4
 800559c:	bfbf      	itttt	lt
 800559e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80055a0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80055a2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80055a4:	1ae3      	sublt	r3, r4, r3
 80055a6:	bfb4      	ite	lt
 80055a8:	18d2      	addlt	r2, r2, r3
 80055aa:	1b1c      	subge	r4, r3, r4
 80055ac:	9b07      	ldr	r3, [sp, #28]
 80055ae:	bfbc      	itt	lt
 80055b0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80055b2:	2400      	movlt	r4, #0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	bfb5      	itete	lt
 80055b8:	eba8 0603 	sublt.w	r6, r8, r3
 80055bc:	9b07      	ldrge	r3, [sp, #28]
 80055be:	2300      	movlt	r3, #0
 80055c0:	4646      	movge	r6, r8
 80055c2:	e730      	b.n	8005426 <_dtoa_r+0x71e>
 80055c4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80055c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80055c8:	4646      	mov	r6, r8
 80055ca:	e735      	b.n	8005438 <_dtoa_r+0x730>
 80055cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055ce:	e75c      	b.n	800548a <_dtoa_r+0x782>
 80055d0:	2300      	movs	r3, #0
 80055d2:	e788      	b.n	80054e6 <_dtoa_r+0x7de>
 80055d4:	3fe00000 	.word	0x3fe00000
 80055d8:	40240000 	.word	0x40240000
 80055dc:	40140000 	.word	0x40140000
 80055e0:	9b02      	ldr	r3, [sp, #8]
 80055e2:	e780      	b.n	80054e6 <_dtoa_r+0x7de>
 80055e4:	2300      	movs	r3, #0
 80055e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80055e8:	e782      	b.n	80054f0 <_dtoa_r+0x7e8>
 80055ea:	d099      	beq.n	8005520 <_dtoa_r+0x818>
 80055ec:	9a08      	ldr	r2, [sp, #32]
 80055ee:	331c      	adds	r3, #28
 80055f0:	441a      	add	r2, r3
 80055f2:	4498      	add	r8, r3
 80055f4:	441e      	add	r6, r3
 80055f6:	9208      	str	r2, [sp, #32]
 80055f8:	e792      	b.n	8005520 <_dtoa_r+0x818>
 80055fa:	4603      	mov	r3, r0
 80055fc:	e7f6      	b.n	80055ec <_dtoa_r+0x8e4>
 80055fe:	9b07      	ldr	r3, [sp, #28]
 8005600:	9704      	str	r7, [sp, #16]
 8005602:	2b00      	cmp	r3, #0
 8005604:	dc20      	bgt.n	8005648 <_dtoa_r+0x940>
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800560a:	2b02      	cmp	r3, #2
 800560c:	dd1e      	ble.n	800564c <_dtoa_r+0x944>
 800560e:	9b00      	ldr	r3, [sp, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	f47f aec0 	bne.w	8005396 <_dtoa_r+0x68e>
 8005616:	4621      	mov	r1, r4
 8005618:	2205      	movs	r2, #5
 800561a:	4658      	mov	r0, fp
 800561c:	f000 fa9a 	bl	8005b54 <__multadd>
 8005620:	4601      	mov	r1, r0
 8005622:	4604      	mov	r4, r0
 8005624:	4648      	mov	r0, r9
 8005626:	f000 fcad 	bl	8005f84 <__mcmp>
 800562a:	2800      	cmp	r0, #0
 800562c:	f77f aeb3 	ble.w	8005396 <_dtoa_r+0x68e>
 8005630:	4656      	mov	r6, sl
 8005632:	2331      	movs	r3, #49	@ 0x31
 8005634:	f806 3b01 	strb.w	r3, [r6], #1
 8005638:	9b04      	ldr	r3, [sp, #16]
 800563a:	3301      	adds	r3, #1
 800563c:	9304      	str	r3, [sp, #16]
 800563e:	e6ae      	b.n	800539e <_dtoa_r+0x696>
 8005640:	9c07      	ldr	r4, [sp, #28]
 8005642:	9704      	str	r7, [sp, #16]
 8005644:	4625      	mov	r5, r4
 8005646:	e7f3      	b.n	8005630 <_dtoa_r+0x928>
 8005648:	9b07      	ldr	r3, [sp, #28]
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800564e:	2b00      	cmp	r3, #0
 8005650:	f000 8104 	beq.w	800585c <_dtoa_r+0xb54>
 8005654:	2e00      	cmp	r6, #0
 8005656:	dd05      	ble.n	8005664 <_dtoa_r+0x95c>
 8005658:	4629      	mov	r1, r5
 800565a:	4632      	mov	r2, r6
 800565c:	4658      	mov	r0, fp
 800565e:	f000 fc25 	bl	8005eac <__lshift>
 8005662:	4605      	mov	r5, r0
 8005664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005666:	2b00      	cmp	r3, #0
 8005668:	d05a      	beq.n	8005720 <_dtoa_r+0xa18>
 800566a:	6869      	ldr	r1, [r5, #4]
 800566c:	4658      	mov	r0, fp
 800566e:	f000 fa0f 	bl	8005a90 <_Balloc>
 8005672:	4606      	mov	r6, r0
 8005674:	b928      	cbnz	r0, 8005682 <_dtoa_r+0x97a>
 8005676:	4b84      	ldr	r3, [pc, #528]	@ (8005888 <_dtoa_r+0xb80>)
 8005678:	4602      	mov	r2, r0
 800567a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800567e:	f7ff bb5a 	b.w	8004d36 <_dtoa_r+0x2e>
 8005682:	692a      	ldr	r2, [r5, #16]
 8005684:	3202      	adds	r2, #2
 8005686:	0092      	lsls	r2, r2, #2
 8005688:	f105 010c 	add.w	r1, r5, #12
 800568c:	300c      	adds	r0, #12
 800568e:	f7ff faa4 	bl	8004bda <memcpy>
 8005692:	2201      	movs	r2, #1
 8005694:	4631      	mov	r1, r6
 8005696:	4658      	mov	r0, fp
 8005698:	f000 fc08 	bl	8005eac <__lshift>
 800569c:	f10a 0301 	add.w	r3, sl, #1
 80056a0:	9307      	str	r3, [sp, #28]
 80056a2:	9b00      	ldr	r3, [sp, #0]
 80056a4:	4453      	add	r3, sl
 80056a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80056a8:	9b02      	ldr	r3, [sp, #8]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	462f      	mov	r7, r5
 80056b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80056b2:	4605      	mov	r5, r0
 80056b4:	9b07      	ldr	r3, [sp, #28]
 80056b6:	4621      	mov	r1, r4
 80056b8:	3b01      	subs	r3, #1
 80056ba:	4648      	mov	r0, r9
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	f7ff fa9a 	bl	8004bf6 <quorem>
 80056c2:	4639      	mov	r1, r7
 80056c4:	9002      	str	r0, [sp, #8]
 80056c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80056ca:	4648      	mov	r0, r9
 80056cc:	f000 fc5a 	bl	8005f84 <__mcmp>
 80056d0:	462a      	mov	r2, r5
 80056d2:	9008      	str	r0, [sp, #32]
 80056d4:	4621      	mov	r1, r4
 80056d6:	4658      	mov	r0, fp
 80056d8:	f000 fc70 	bl	8005fbc <__mdiff>
 80056dc:	68c2      	ldr	r2, [r0, #12]
 80056de:	4606      	mov	r6, r0
 80056e0:	bb02      	cbnz	r2, 8005724 <_dtoa_r+0xa1c>
 80056e2:	4601      	mov	r1, r0
 80056e4:	4648      	mov	r0, r9
 80056e6:	f000 fc4d 	bl	8005f84 <__mcmp>
 80056ea:	4602      	mov	r2, r0
 80056ec:	4631      	mov	r1, r6
 80056ee:	4658      	mov	r0, fp
 80056f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80056f2:	f000 fa0d 	bl	8005b10 <_Bfree>
 80056f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80056fa:	9e07      	ldr	r6, [sp, #28]
 80056fc:	ea43 0102 	orr.w	r1, r3, r2
 8005700:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005702:	4319      	orrs	r1, r3
 8005704:	d110      	bne.n	8005728 <_dtoa_r+0xa20>
 8005706:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800570a:	d029      	beq.n	8005760 <_dtoa_r+0xa58>
 800570c:	9b08      	ldr	r3, [sp, #32]
 800570e:	2b00      	cmp	r3, #0
 8005710:	dd02      	ble.n	8005718 <_dtoa_r+0xa10>
 8005712:	9b02      	ldr	r3, [sp, #8]
 8005714:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005718:	9b00      	ldr	r3, [sp, #0]
 800571a:	f883 8000 	strb.w	r8, [r3]
 800571e:	e63f      	b.n	80053a0 <_dtoa_r+0x698>
 8005720:	4628      	mov	r0, r5
 8005722:	e7bb      	b.n	800569c <_dtoa_r+0x994>
 8005724:	2201      	movs	r2, #1
 8005726:	e7e1      	b.n	80056ec <_dtoa_r+0x9e4>
 8005728:	9b08      	ldr	r3, [sp, #32]
 800572a:	2b00      	cmp	r3, #0
 800572c:	db04      	blt.n	8005738 <_dtoa_r+0xa30>
 800572e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005730:	430b      	orrs	r3, r1
 8005732:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005734:	430b      	orrs	r3, r1
 8005736:	d120      	bne.n	800577a <_dtoa_r+0xa72>
 8005738:	2a00      	cmp	r2, #0
 800573a:	dded      	ble.n	8005718 <_dtoa_r+0xa10>
 800573c:	4649      	mov	r1, r9
 800573e:	2201      	movs	r2, #1
 8005740:	4658      	mov	r0, fp
 8005742:	f000 fbb3 	bl	8005eac <__lshift>
 8005746:	4621      	mov	r1, r4
 8005748:	4681      	mov	r9, r0
 800574a:	f000 fc1b 	bl	8005f84 <__mcmp>
 800574e:	2800      	cmp	r0, #0
 8005750:	dc03      	bgt.n	800575a <_dtoa_r+0xa52>
 8005752:	d1e1      	bne.n	8005718 <_dtoa_r+0xa10>
 8005754:	f018 0f01 	tst.w	r8, #1
 8005758:	d0de      	beq.n	8005718 <_dtoa_r+0xa10>
 800575a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800575e:	d1d8      	bne.n	8005712 <_dtoa_r+0xa0a>
 8005760:	9a00      	ldr	r2, [sp, #0]
 8005762:	2339      	movs	r3, #57	@ 0x39
 8005764:	7013      	strb	r3, [r2, #0]
 8005766:	4633      	mov	r3, r6
 8005768:	461e      	mov	r6, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005770:	2a39      	cmp	r2, #57	@ 0x39
 8005772:	d052      	beq.n	800581a <_dtoa_r+0xb12>
 8005774:	3201      	adds	r2, #1
 8005776:	701a      	strb	r2, [r3, #0]
 8005778:	e612      	b.n	80053a0 <_dtoa_r+0x698>
 800577a:	2a00      	cmp	r2, #0
 800577c:	dd07      	ble.n	800578e <_dtoa_r+0xa86>
 800577e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005782:	d0ed      	beq.n	8005760 <_dtoa_r+0xa58>
 8005784:	9a00      	ldr	r2, [sp, #0]
 8005786:	f108 0301 	add.w	r3, r8, #1
 800578a:	7013      	strb	r3, [r2, #0]
 800578c:	e608      	b.n	80053a0 <_dtoa_r+0x698>
 800578e:	9b07      	ldr	r3, [sp, #28]
 8005790:	9a07      	ldr	r2, [sp, #28]
 8005792:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005796:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005798:	4293      	cmp	r3, r2
 800579a:	d028      	beq.n	80057ee <_dtoa_r+0xae6>
 800579c:	4649      	mov	r1, r9
 800579e:	2300      	movs	r3, #0
 80057a0:	220a      	movs	r2, #10
 80057a2:	4658      	mov	r0, fp
 80057a4:	f000 f9d6 	bl	8005b54 <__multadd>
 80057a8:	42af      	cmp	r7, r5
 80057aa:	4681      	mov	r9, r0
 80057ac:	f04f 0300 	mov.w	r3, #0
 80057b0:	f04f 020a 	mov.w	r2, #10
 80057b4:	4639      	mov	r1, r7
 80057b6:	4658      	mov	r0, fp
 80057b8:	d107      	bne.n	80057ca <_dtoa_r+0xac2>
 80057ba:	f000 f9cb 	bl	8005b54 <__multadd>
 80057be:	4607      	mov	r7, r0
 80057c0:	4605      	mov	r5, r0
 80057c2:	9b07      	ldr	r3, [sp, #28]
 80057c4:	3301      	adds	r3, #1
 80057c6:	9307      	str	r3, [sp, #28]
 80057c8:	e774      	b.n	80056b4 <_dtoa_r+0x9ac>
 80057ca:	f000 f9c3 	bl	8005b54 <__multadd>
 80057ce:	4629      	mov	r1, r5
 80057d0:	4607      	mov	r7, r0
 80057d2:	2300      	movs	r3, #0
 80057d4:	220a      	movs	r2, #10
 80057d6:	4658      	mov	r0, fp
 80057d8:	f000 f9bc 	bl	8005b54 <__multadd>
 80057dc:	4605      	mov	r5, r0
 80057de:	e7f0      	b.n	80057c2 <_dtoa_r+0xaba>
 80057e0:	9b00      	ldr	r3, [sp, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	bfcc      	ite	gt
 80057e6:	461e      	movgt	r6, r3
 80057e8:	2601      	movle	r6, #1
 80057ea:	4456      	add	r6, sl
 80057ec:	2700      	movs	r7, #0
 80057ee:	4649      	mov	r1, r9
 80057f0:	2201      	movs	r2, #1
 80057f2:	4658      	mov	r0, fp
 80057f4:	f000 fb5a 	bl	8005eac <__lshift>
 80057f8:	4621      	mov	r1, r4
 80057fa:	4681      	mov	r9, r0
 80057fc:	f000 fbc2 	bl	8005f84 <__mcmp>
 8005800:	2800      	cmp	r0, #0
 8005802:	dcb0      	bgt.n	8005766 <_dtoa_r+0xa5e>
 8005804:	d102      	bne.n	800580c <_dtoa_r+0xb04>
 8005806:	f018 0f01 	tst.w	r8, #1
 800580a:	d1ac      	bne.n	8005766 <_dtoa_r+0xa5e>
 800580c:	4633      	mov	r3, r6
 800580e:	461e      	mov	r6, r3
 8005810:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005814:	2a30      	cmp	r2, #48	@ 0x30
 8005816:	d0fa      	beq.n	800580e <_dtoa_r+0xb06>
 8005818:	e5c2      	b.n	80053a0 <_dtoa_r+0x698>
 800581a:	459a      	cmp	sl, r3
 800581c:	d1a4      	bne.n	8005768 <_dtoa_r+0xa60>
 800581e:	9b04      	ldr	r3, [sp, #16]
 8005820:	3301      	adds	r3, #1
 8005822:	9304      	str	r3, [sp, #16]
 8005824:	2331      	movs	r3, #49	@ 0x31
 8005826:	f88a 3000 	strb.w	r3, [sl]
 800582a:	e5b9      	b.n	80053a0 <_dtoa_r+0x698>
 800582c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800582e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800588c <_dtoa_r+0xb84>
 8005832:	b11b      	cbz	r3, 800583c <_dtoa_r+0xb34>
 8005834:	f10a 0308 	add.w	r3, sl, #8
 8005838:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	4650      	mov	r0, sl
 800583e:	b019      	add	sp, #100	@ 0x64
 8005840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005846:	2b01      	cmp	r3, #1
 8005848:	f77f ae37 	ble.w	80054ba <_dtoa_r+0x7b2>
 800584c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800584e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005850:	2001      	movs	r0, #1
 8005852:	e655      	b.n	8005500 <_dtoa_r+0x7f8>
 8005854:	9b00      	ldr	r3, [sp, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	f77f aed6 	ble.w	8005608 <_dtoa_r+0x900>
 800585c:	4656      	mov	r6, sl
 800585e:	4621      	mov	r1, r4
 8005860:	4648      	mov	r0, r9
 8005862:	f7ff f9c8 	bl	8004bf6 <quorem>
 8005866:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800586a:	f806 8b01 	strb.w	r8, [r6], #1
 800586e:	9b00      	ldr	r3, [sp, #0]
 8005870:	eba6 020a 	sub.w	r2, r6, sl
 8005874:	4293      	cmp	r3, r2
 8005876:	ddb3      	ble.n	80057e0 <_dtoa_r+0xad8>
 8005878:	4649      	mov	r1, r9
 800587a:	2300      	movs	r3, #0
 800587c:	220a      	movs	r2, #10
 800587e:	4658      	mov	r0, fp
 8005880:	f000 f968 	bl	8005b54 <__multadd>
 8005884:	4681      	mov	r9, r0
 8005886:	e7ea      	b.n	800585e <_dtoa_r+0xb56>
 8005888:	080088b4 	.word	0x080088b4
 800588c:	08008838 	.word	0x08008838

08005890 <_free_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4605      	mov	r5, r0
 8005894:	2900      	cmp	r1, #0
 8005896:	d041      	beq.n	800591c <_free_r+0x8c>
 8005898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800589c:	1f0c      	subs	r4, r1, #4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	bfb8      	it	lt
 80058a2:	18e4      	addlt	r4, r4, r3
 80058a4:	f000 f8e8 	bl	8005a78 <__malloc_lock>
 80058a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005920 <_free_r+0x90>)
 80058aa:	6813      	ldr	r3, [r2, #0]
 80058ac:	b933      	cbnz	r3, 80058bc <_free_r+0x2c>
 80058ae:	6063      	str	r3, [r4, #4]
 80058b0:	6014      	str	r4, [r2, #0]
 80058b2:	4628      	mov	r0, r5
 80058b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058b8:	f000 b8e4 	b.w	8005a84 <__malloc_unlock>
 80058bc:	42a3      	cmp	r3, r4
 80058be:	d908      	bls.n	80058d2 <_free_r+0x42>
 80058c0:	6820      	ldr	r0, [r4, #0]
 80058c2:	1821      	adds	r1, r4, r0
 80058c4:	428b      	cmp	r3, r1
 80058c6:	bf01      	itttt	eq
 80058c8:	6819      	ldreq	r1, [r3, #0]
 80058ca:	685b      	ldreq	r3, [r3, #4]
 80058cc:	1809      	addeq	r1, r1, r0
 80058ce:	6021      	streq	r1, [r4, #0]
 80058d0:	e7ed      	b.n	80058ae <_free_r+0x1e>
 80058d2:	461a      	mov	r2, r3
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	b10b      	cbz	r3, 80058dc <_free_r+0x4c>
 80058d8:	42a3      	cmp	r3, r4
 80058da:	d9fa      	bls.n	80058d2 <_free_r+0x42>
 80058dc:	6811      	ldr	r1, [r2, #0]
 80058de:	1850      	adds	r0, r2, r1
 80058e0:	42a0      	cmp	r0, r4
 80058e2:	d10b      	bne.n	80058fc <_free_r+0x6c>
 80058e4:	6820      	ldr	r0, [r4, #0]
 80058e6:	4401      	add	r1, r0
 80058e8:	1850      	adds	r0, r2, r1
 80058ea:	4283      	cmp	r3, r0
 80058ec:	6011      	str	r1, [r2, #0]
 80058ee:	d1e0      	bne.n	80058b2 <_free_r+0x22>
 80058f0:	6818      	ldr	r0, [r3, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	6053      	str	r3, [r2, #4]
 80058f6:	4408      	add	r0, r1
 80058f8:	6010      	str	r0, [r2, #0]
 80058fa:	e7da      	b.n	80058b2 <_free_r+0x22>
 80058fc:	d902      	bls.n	8005904 <_free_r+0x74>
 80058fe:	230c      	movs	r3, #12
 8005900:	602b      	str	r3, [r5, #0]
 8005902:	e7d6      	b.n	80058b2 <_free_r+0x22>
 8005904:	6820      	ldr	r0, [r4, #0]
 8005906:	1821      	adds	r1, r4, r0
 8005908:	428b      	cmp	r3, r1
 800590a:	bf04      	itt	eq
 800590c:	6819      	ldreq	r1, [r3, #0]
 800590e:	685b      	ldreq	r3, [r3, #4]
 8005910:	6063      	str	r3, [r4, #4]
 8005912:	bf04      	itt	eq
 8005914:	1809      	addeq	r1, r1, r0
 8005916:	6021      	streq	r1, [r4, #0]
 8005918:	6054      	str	r4, [r2, #4]
 800591a:	e7ca      	b.n	80058b2 <_free_r+0x22>
 800591c:	bd38      	pop	{r3, r4, r5, pc}
 800591e:	bf00      	nop
 8005920:	20000800 	.word	0x20000800

08005924 <malloc>:
 8005924:	4b02      	ldr	r3, [pc, #8]	@ (8005930 <malloc+0xc>)
 8005926:	4601      	mov	r1, r0
 8005928:	6818      	ldr	r0, [r3, #0]
 800592a:	f000 b825 	b.w	8005978 <_malloc_r>
 800592e:	bf00      	nop
 8005930:	20000018 	.word	0x20000018

08005934 <sbrk_aligned>:
 8005934:	b570      	push	{r4, r5, r6, lr}
 8005936:	4e0f      	ldr	r6, [pc, #60]	@ (8005974 <sbrk_aligned+0x40>)
 8005938:	460c      	mov	r4, r1
 800593a:	6831      	ldr	r1, [r6, #0]
 800593c:	4605      	mov	r5, r0
 800593e:	b911      	cbnz	r1, 8005946 <sbrk_aligned+0x12>
 8005940:	f001 f802 	bl	8006948 <_sbrk_r>
 8005944:	6030      	str	r0, [r6, #0]
 8005946:	4621      	mov	r1, r4
 8005948:	4628      	mov	r0, r5
 800594a:	f000 fffd 	bl	8006948 <_sbrk_r>
 800594e:	1c43      	adds	r3, r0, #1
 8005950:	d103      	bne.n	800595a <sbrk_aligned+0x26>
 8005952:	f04f 34ff 	mov.w	r4, #4294967295
 8005956:	4620      	mov	r0, r4
 8005958:	bd70      	pop	{r4, r5, r6, pc}
 800595a:	1cc4      	adds	r4, r0, #3
 800595c:	f024 0403 	bic.w	r4, r4, #3
 8005960:	42a0      	cmp	r0, r4
 8005962:	d0f8      	beq.n	8005956 <sbrk_aligned+0x22>
 8005964:	1a21      	subs	r1, r4, r0
 8005966:	4628      	mov	r0, r5
 8005968:	f000 ffee 	bl	8006948 <_sbrk_r>
 800596c:	3001      	adds	r0, #1
 800596e:	d1f2      	bne.n	8005956 <sbrk_aligned+0x22>
 8005970:	e7ef      	b.n	8005952 <sbrk_aligned+0x1e>
 8005972:	bf00      	nop
 8005974:	200007fc 	.word	0x200007fc

08005978 <_malloc_r>:
 8005978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800597c:	1ccd      	adds	r5, r1, #3
 800597e:	f025 0503 	bic.w	r5, r5, #3
 8005982:	3508      	adds	r5, #8
 8005984:	2d0c      	cmp	r5, #12
 8005986:	bf38      	it	cc
 8005988:	250c      	movcc	r5, #12
 800598a:	2d00      	cmp	r5, #0
 800598c:	4606      	mov	r6, r0
 800598e:	db01      	blt.n	8005994 <_malloc_r+0x1c>
 8005990:	42a9      	cmp	r1, r5
 8005992:	d904      	bls.n	800599e <_malloc_r+0x26>
 8005994:	230c      	movs	r3, #12
 8005996:	6033      	str	r3, [r6, #0]
 8005998:	2000      	movs	r0, #0
 800599a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800599e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a74 <_malloc_r+0xfc>
 80059a2:	f000 f869 	bl	8005a78 <__malloc_lock>
 80059a6:	f8d8 3000 	ldr.w	r3, [r8]
 80059aa:	461c      	mov	r4, r3
 80059ac:	bb44      	cbnz	r4, 8005a00 <_malloc_r+0x88>
 80059ae:	4629      	mov	r1, r5
 80059b0:	4630      	mov	r0, r6
 80059b2:	f7ff ffbf 	bl	8005934 <sbrk_aligned>
 80059b6:	1c43      	adds	r3, r0, #1
 80059b8:	4604      	mov	r4, r0
 80059ba:	d158      	bne.n	8005a6e <_malloc_r+0xf6>
 80059bc:	f8d8 4000 	ldr.w	r4, [r8]
 80059c0:	4627      	mov	r7, r4
 80059c2:	2f00      	cmp	r7, #0
 80059c4:	d143      	bne.n	8005a4e <_malloc_r+0xd6>
 80059c6:	2c00      	cmp	r4, #0
 80059c8:	d04b      	beq.n	8005a62 <_malloc_r+0xea>
 80059ca:	6823      	ldr	r3, [r4, #0]
 80059cc:	4639      	mov	r1, r7
 80059ce:	4630      	mov	r0, r6
 80059d0:	eb04 0903 	add.w	r9, r4, r3
 80059d4:	f000 ffb8 	bl	8006948 <_sbrk_r>
 80059d8:	4581      	cmp	r9, r0
 80059da:	d142      	bne.n	8005a62 <_malloc_r+0xea>
 80059dc:	6821      	ldr	r1, [r4, #0]
 80059de:	1a6d      	subs	r5, r5, r1
 80059e0:	4629      	mov	r1, r5
 80059e2:	4630      	mov	r0, r6
 80059e4:	f7ff ffa6 	bl	8005934 <sbrk_aligned>
 80059e8:	3001      	adds	r0, #1
 80059ea:	d03a      	beq.n	8005a62 <_malloc_r+0xea>
 80059ec:	6823      	ldr	r3, [r4, #0]
 80059ee:	442b      	add	r3, r5
 80059f0:	6023      	str	r3, [r4, #0]
 80059f2:	f8d8 3000 	ldr.w	r3, [r8]
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	bb62      	cbnz	r2, 8005a54 <_malloc_r+0xdc>
 80059fa:	f8c8 7000 	str.w	r7, [r8]
 80059fe:	e00f      	b.n	8005a20 <_malloc_r+0xa8>
 8005a00:	6822      	ldr	r2, [r4, #0]
 8005a02:	1b52      	subs	r2, r2, r5
 8005a04:	d420      	bmi.n	8005a48 <_malloc_r+0xd0>
 8005a06:	2a0b      	cmp	r2, #11
 8005a08:	d917      	bls.n	8005a3a <_malloc_r+0xc2>
 8005a0a:	1961      	adds	r1, r4, r5
 8005a0c:	42a3      	cmp	r3, r4
 8005a0e:	6025      	str	r5, [r4, #0]
 8005a10:	bf18      	it	ne
 8005a12:	6059      	strne	r1, [r3, #4]
 8005a14:	6863      	ldr	r3, [r4, #4]
 8005a16:	bf08      	it	eq
 8005a18:	f8c8 1000 	streq.w	r1, [r8]
 8005a1c:	5162      	str	r2, [r4, r5]
 8005a1e:	604b      	str	r3, [r1, #4]
 8005a20:	4630      	mov	r0, r6
 8005a22:	f000 f82f 	bl	8005a84 <__malloc_unlock>
 8005a26:	f104 000b 	add.w	r0, r4, #11
 8005a2a:	1d23      	adds	r3, r4, #4
 8005a2c:	f020 0007 	bic.w	r0, r0, #7
 8005a30:	1ac2      	subs	r2, r0, r3
 8005a32:	bf1c      	itt	ne
 8005a34:	1a1b      	subne	r3, r3, r0
 8005a36:	50a3      	strne	r3, [r4, r2]
 8005a38:	e7af      	b.n	800599a <_malloc_r+0x22>
 8005a3a:	6862      	ldr	r2, [r4, #4]
 8005a3c:	42a3      	cmp	r3, r4
 8005a3e:	bf0c      	ite	eq
 8005a40:	f8c8 2000 	streq.w	r2, [r8]
 8005a44:	605a      	strne	r2, [r3, #4]
 8005a46:	e7eb      	b.n	8005a20 <_malloc_r+0xa8>
 8005a48:	4623      	mov	r3, r4
 8005a4a:	6864      	ldr	r4, [r4, #4]
 8005a4c:	e7ae      	b.n	80059ac <_malloc_r+0x34>
 8005a4e:	463c      	mov	r4, r7
 8005a50:	687f      	ldr	r7, [r7, #4]
 8005a52:	e7b6      	b.n	80059c2 <_malloc_r+0x4a>
 8005a54:	461a      	mov	r2, r3
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	42a3      	cmp	r3, r4
 8005a5a:	d1fb      	bne.n	8005a54 <_malloc_r+0xdc>
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	6053      	str	r3, [r2, #4]
 8005a60:	e7de      	b.n	8005a20 <_malloc_r+0xa8>
 8005a62:	230c      	movs	r3, #12
 8005a64:	6033      	str	r3, [r6, #0]
 8005a66:	4630      	mov	r0, r6
 8005a68:	f000 f80c 	bl	8005a84 <__malloc_unlock>
 8005a6c:	e794      	b.n	8005998 <_malloc_r+0x20>
 8005a6e:	6005      	str	r5, [r0, #0]
 8005a70:	e7d6      	b.n	8005a20 <_malloc_r+0xa8>
 8005a72:	bf00      	nop
 8005a74:	20000800 	.word	0x20000800

08005a78 <__malloc_lock>:
 8005a78:	4801      	ldr	r0, [pc, #4]	@ (8005a80 <__malloc_lock+0x8>)
 8005a7a:	f7ff b8ac 	b.w	8004bd6 <__retarget_lock_acquire_recursive>
 8005a7e:	bf00      	nop
 8005a80:	200007f8 	.word	0x200007f8

08005a84 <__malloc_unlock>:
 8005a84:	4801      	ldr	r0, [pc, #4]	@ (8005a8c <__malloc_unlock+0x8>)
 8005a86:	f7ff b8a7 	b.w	8004bd8 <__retarget_lock_release_recursive>
 8005a8a:	bf00      	nop
 8005a8c:	200007f8 	.word	0x200007f8

08005a90 <_Balloc>:
 8005a90:	b570      	push	{r4, r5, r6, lr}
 8005a92:	69c6      	ldr	r6, [r0, #28]
 8005a94:	4604      	mov	r4, r0
 8005a96:	460d      	mov	r5, r1
 8005a98:	b976      	cbnz	r6, 8005ab8 <_Balloc+0x28>
 8005a9a:	2010      	movs	r0, #16
 8005a9c:	f7ff ff42 	bl	8005924 <malloc>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	61e0      	str	r0, [r4, #28]
 8005aa4:	b920      	cbnz	r0, 8005ab0 <_Balloc+0x20>
 8005aa6:	4b18      	ldr	r3, [pc, #96]	@ (8005b08 <_Balloc+0x78>)
 8005aa8:	4818      	ldr	r0, [pc, #96]	@ (8005b0c <_Balloc+0x7c>)
 8005aaa:	216b      	movs	r1, #107	@ 0x6b
 8005aac:	f000 ff5c 	bl	8006968 <__assert_func>
 8005ab0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ab4:	6006      	str	r6, [r0, #0]
 8005ab6:	60c6      	str	r6, [r0, #12]
 8005ab8:	69e6      	ldr	r6, [r4, #28]
 8005aba:	68f3      	ldr	r3, [r6, #12]
 8005abc:	b183      	cbz	r3, 8005ae0 <_Balloc+0x50>
 8005abe:	69e3      	ldr	r3, [r4, #28]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ac6:	b9b8      	cbnz	r0, 8005af8 <_Balloc+0x68>
 8005ac8:	2101      	movs	r1, #1
 8005aca:	fa01 f605 	lsl.w	r6, r1, r5
 8005ace:	1d72      	adds	r2, r6, #5
 8005ad0:	0092      	lsls	r2, r2, #2
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f000 ff66 	bl	80069a4 <_calloc_r>
 8005ad8:	b160      	cbz	r0, 8005af4 <_Balloc+0x64>
 8005ada:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005ade:	e00e      	b.n	8005afe <_Balloc+0x6e>
 8005ae0:	2221      	movs	r2, #33	@ 0x21
 8005ae2:	2104      	movs	r1, #4
 8005ae4:	4620      	mov	r0, r4
 8005ae6:	f000 ff5d 	bl	80069a4 <_calloc_r>
 8005aea:	69e3      	ldr	r3, [r4, #28]
 8005aec:	60f0      	str	r0, [r6, #12]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d1e4      	bne.n	8005abe <_Balloc+0x2e>
 8005af4:	2000      	movs	r0, #0
 8005af6:	bd70      	pop	{r4, r5, r6, pc}
 8005af8:	6802      	ldr	r2, [r0, #0]
 8005afa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005afe:	2300      	movs	r3, #0
 8005b00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b04:	e7f7      	b.n	8005af6 <_Balloc+0x66>
 8005b06:	bf00      	nop
 8005b08:	08008845 	.word	0x08008845
 8005b0c:	080088c5 	.word	0x080088c5

08005b10 <_Bfree>:
 8005b10:	b570      	push	{r4, r5, r6, lr}
 8005b12:	69c6      	ldr	r6, [r0, #28]
 8005b14:	4605      	mov	r5, r0
 8005b16:	460c      	mov	r4, r1
 8005b18:	b976      	cbnz	r6, 8005b38 <_Bfree+0x28>
 8005b1a:	2010      	movs	r0, #16
 8005b1c:	f7ff ff02 	bl	8005924 <malloc>
 8005b20:	4602      	mov	r2, r0
 8005b22:	61e8      	str	r0, [r5, #28]
 8005b24:	b920      	cbnz	r0, 8005b30 <_Bfree+0x20>
 8005b26:	4b09      	ldr	r3, [pc, #36]	@ (8005b4c <_Bfree+0x3c>)
 8005b28:	4809      	ldr	r0, [pc, #36]	@ (8005b50 <_Bfree+0x40>)
 8005b2a:	218f      	movs	r1, #143	@ 0x8f
 8005b2c:	f000 ff1c 	bl	8006968 <__assert_func>
 8005b30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b34:	6006      	str	r6, [r0, #0]
 8005b36:	60c6      	str	r6, [r0, #12]
 8005b38:	b13c      	cbz	r4, 8005b4a <_Bfree+0x3a>
 8005b3a:	69eb      	ldr	r3, [r5, #28]
 8005b3c:	6862      	ldr	r2, [r4, #4]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b44:	6021      	str	r1, [r4, #0]
 8005b46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005b4a:	bd70      	pop	{r4, r5, r6, pc}
 8005b4c:	08008845 	.word	0x08008845
 8005b50:	080088c5 	.word	0x080088c5

08005b54 <__multadd>:
 8005b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b58:	690d      	ldr	r5, [r1, #16]
 8005b5a:	4607      	mov	r7, r0
 8005b5c:	460c      	mov	r4, r1
 8005b5e:	461e      	mov	r6, r3
 8005b60:	f101 0c14 	add.w	ip, r1, #20
 8005b64:	2000      	movs	r0, #0
 8005b66:	f8dc 3000 	ldr.w	r3, [ip]
 8005b6a:	b299      	uxth	r1, r3
 8005b6c:	fb02 6101 	mla	r1, r2, r1, r6
 8005b70:	0c1e      	lsrs	r6, r3, #16
 8005b72:	0c0b      	lsrs	r3, r1, #16
 8005b74:	fb02 3306 	mla	r3, r2, r6, r3
 8005b78:	b289      	uxth	r1, r1
 8005b7a:	3001      	adds	r0, #1
 8005b7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005b80:	4285      	cmp	r5, r0
 8005b82:	f84c 1b04 	str.w	r1, [ip], #4
 8005b86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005b8a:	dcec      	bgt.n	8005b66 <__multadd+0x12>
 8005b8c:	b30e      	cbz	r6, 8005bd2 <__multadd+0x7e>
 8005b8e:	68a3      	ldr	r3, [r4, #8]
 8005b90:	42ab      	cmp	r3, r5
 8005b92:	dc19      	bgt.n	8005bc8 <__multadd+0x74>
 8005b94:	6861      	ldr	r1, [r4, #4]
 8005b96:	4638      	mov	r0, r7
 8005b98:	3101      	adds	r1, #1
 8005b9a:	f7ff ff79 	bl	8005a90 <_Balloc>
 8005b9e:	4680      	mov	r8, r0
 8005ba0:	b928      	cbnz	r0, 8005bae <__multadd+0x5a>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8005bd8 <__multadd+0x84>)
 8005ba6:	480d      	ldr	r0, [pc, #52]	@ (8005bdc <__multadd+0x88>)
 8005ba8:	21ba      	movs	r1, #186	@ 0xba
 8005baa:	f000 fedd 	bl	8006968 <__assert_func>
 8005bae:	6922      	ldr	r2, [r4, #16]
 8005bb0:	3202      	adds	r2, #2
 8005bb2:	f104 010c 	add.w	r1, r4, #12
 8005bb6:	0092      	lsls	r2, r2, #2
 8005bb8:	300c      	adds	r0, #12
 8005bba:	f7ff f80e 	bl	8004bda <memcpy>
 8005bbe:	4621      	mov	r1, r4
 8005bc0:	4638      	mov	r0, r7
 8005bc2:	f7ff ffa5 	bl	8005b10 <_Bfree>
 8005bc6:	4644      	mov	r4, r8
 8005bc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005bcc:	3501      	adds	r5, #1
 8005bce:	615e      	str	r6, [r3, #20]
 8005bd0:	6125      	str	r5, [r4, #16]
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bd8:	080088b4 	.word	0x080088b4
 8005bdc:	080088c5 	.word	0x080088c5

08005be0 <__hi0bits>:
 8005be0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005be4:	4603      	mov	r3, r0
 8005be6:	bf36      	itet	cc
 8005be8:	0403      	lslcc	r3, r0, #16
 8005bea:	2000      	movcs	r0, #0
 8005bec:	2010      	movcc	r0, #16
 8005bee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005bf2:	bf3c      	itt	cc
 8005bf4:	021b      	lslcc	r3, r3, #8
 8005bf6:	3008      	addcc	r0, #8
 8005bf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bfc:	bf3c      	itt	cc
 8005bfe:	011b      	lslcc	r3, r3, #4
 8005c00:	3004      	addcc	r0, #4
 8005c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c06:	bf3c      	itt	cc
 8005c08:	009b      	lslcc	r3, r3, #2
 8005c0a:	3002      	addcc	r0, #2
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	db05      	blt.n	8005c1c <__hi0bits+0x3c>
 8005c10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005c14:	f100 0001 	add.w	r0, r0, #1
 8005c18:	bf08      	it	eq
 8005c1a:	2020      	moveq	r0, #32
 8005c1c:	4770      	bx	lr

08005c1e <__lo0bits>:
 8005c1e:	6803      	ldr	r3, [r0, #0]
 8005c20:	4602      	mov	r2, r0
 8005c22:	f013 0007 	ands.w	r0, r3, #7
 8005c26:	d00b      	beq.n	8005c40 <__lo0bits+0x22>
 8005c28:	07d9      	lsls	r1, r3, #31
 8005c2a:	d421      	bmi.n	8005c70 <__lo0bits+0x52>
 8005c2c:	0798      	lsls	r0, r3, #30
 8005c2e:	bf49      	itett	mi
 8005c30:	085b      	lsrmi	r3, r3, #1
 8005c32:	089b      	lsrpl	r3, r3, #2
 8005c34:	2001      	movmi	r0, #1
 8005c36:	6013      	strmi	r3, [r2, #0]
 8005c38:	bf5c      	itt	pl
 8005c3a:	6013      	strpl	r3, [r2, #0]
 8005c3c:	2002      	movpl	r0, #2
 8005c3e:	4770      	bx	lr
 8005c40:	b299      	uxth	r1, r3
 8005c42:	b909      	cbnz	r1, 8005c48 <__lo0bits+0x2a>
 8005c44:	0c1b      	lsrs	r3, r3, #16
 8005c46:	2010      	movs	r0, #16
 8005c48:	b2d9      	uxtb	r1, r3
 8005c4a:	b909      	cbnz	r1, 8005c50 <__lo0bits+0x32>
 8005c4c:	3008      	adds	r0, #8
 8005c4e:	0a1b      	lsrs	r3, r3, #8
 8005c50:	0719      	lsls	r1, r3, #28
 8005c52:	bf04      	itt	eq
 8005c54:	091b      	lsreq	r3, r3, #4
 8005c56:	3004      	addeq	r0, #4
 8005c58:	0799      	lsls	r1, r3, #30
 8005c5a:	bf04      	itt	eq
 8005c5c:	089b      	lsreq	r3, r3, #2
 8005c5e:	3002      	addeq	r0, #2
 8005c60:	07d9      	lsls	r1, r3, #31
 8005c62:	d403      	bmi.n	8005c6c <__lo0bits+0x4e>
 8005c64:	085b      	lsrs	r3, r3, #1
 8005c66:	f100 0001 	add.w	r0, r0, #1
 8005c6a:	d003      	beq.n	8005c74 <__lo0bits+0x56>
 8005c6c:	6013      	str	r3, [r2, #0]
 8005c6e:	4770      	bx	lr
 8005c70:	2000      	movs	r0, #0
 8005c72:	4770      	bx	lr
 8005c74:	2020      	movs	r0, #32
 8005c76:	4770      	bx	lr

08005c78 <__i2b>:
 8005c78:	b510      	push	{r4, lr}
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	f7ff ff07 	bl	8005a90 <_Balloc>
 8005c82:	4602      	mov	r2, r0
 8005c84:	b928      	cbnz	r0, 8005c92 <__i2b+0x1a>
 8005c86:	4b05      	ldr	r3, [pc, #20]	@ (8005c9c <__i2b+0x24>)
 8005c88:	4805      	ldr	r0, [pc, #20]	@ (8005ca0 <__i2b+0x28>)
 8005c8a:	f240 1145 	movw	r1, #325	@ 0x145
 8005c8e:	f000 fe6b 	bl	8006968 <__assert_func>
 8005c92:	2301      	movs	r3, #1
 8005c94:	6144      	str	r4, [r0, #20]
 8005c96:	6103      	str	r3, [r0, #16]
 8005c98:	bd10      	pop	{r4, pc}
 8005c9a:	bf00      	nop
 8005c9c:	080088b4 	.word	0x080088b4
 8005ca0:	080088c5 	.word	0x080088c5

08005ca4 <__multiply>:
 8005ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca8:	4614      	mov	r4, r2
 8005caa:	690a      	ldr	r2, [r1, #16]
 8005cac:	6923      	ldr	r3, [r4, #16]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	bfa8      	it	ge
 8005cb2:	4623      	movge	r3, r4
 8005cb4:	460f      	mov	r7, r1
 8005cb6:	bfa4      	itt	ge
 8005cb8:	460c      	movge	r4, r1
 8005cba:	461f      	movge	r7, r3
 8005cbc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005cc0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005cc4:	68a3      	ldr	r3, [r4, #8]
 8005cc6:	6861      	ldr	r1, [r4, #4]
 8005cc8:	eb0a 0609 	add.w	r6, sl, r9
 8005ccc:	42b3      	cmp	r3, r6
 8005cce:	b085      	sub	sp, #20
 8005cd0:	bfb8      	it	lt
 8005cd2:	3101      	addlt	r1, #1
 8005cd4:	f7ff fedc 	bl	8005a90 <_Balloc>
 8005cd8:	b930      	cbnz	r0, 8005ce8 <__multiply+0x44>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	4b44      	ldr	r3, [pc, #272]	@ (8005df0 <__multiply+0x14c>)
 8005cde:	4845      	ldr	r0, [pc, #276]	@ (8005df4 <__multiply+0x150>)
 8005ce0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005ce4:	f000 fe40 	bl	8006968 <__assert_func>
 8005ce8:	f100 0514 	add.w	r5, r0, #20
 8005cec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005cf0:	462b      	mov	r3, r5
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	4543      	cmp	r3, r8
 8005cf6:	d321      	bcc.n	8005d3c <__multiply+0x98>
 8005cf8:	f107 0114 	add.w	r1, r7, #20
 8005cfc:	f104 0214 	add.w	r2, r4, #20
 8005d00:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005d04:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005d08:	9302      	str	r3, [sp, #8]
 8005d0a:	1b13      	subs	r3, r2, r4
 8005d0c:	3b15      	subs	r3, #21
 8005d0e:	f023 0303 	bic.w	r3, r3, #3
 8005d12:	3304      	adds	r3, #4
 8005d14:	f104 0715 	add.w	r7, r4, #21
 8005d18:	42ba      	cmp	r2, r7
 8005d1a:	bf38      	it	cc
 8005d1c:	2304      	movcc	r3, #4
 8005d1e:	9301      	str	r3, [sp, #4]
 8005d20:	9b02      	ldr	r3, [sp, #8]
 8005d22:	9103      	str	r1, [sp, #12]
 8005d24:	428b      	cmp	r3, r1
 8005d26:	d80c      	bhi.n	8005d42 <__multiply+0x9e>
 8005d28:	2e00      	cmp	r6, #0
 8005d2a:	dd03      	ble.n	8005d34 <__multiply+0x90>
 8005d2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d05b      	beq.n	8005dec <__multiply+0x148>
 8005d34:	6106      	str	r6, [r0, #16]
 8005d36:	b005      	add	sp, #20
 8005d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d3c:	f843 2b04 	str.w	r2, [r3], #4
 8005d40:	e7d8      	b.n	8005cf4 <__multiply+0x50>
 8005d42:	f8b1 a000 	ldrh.w	sl, [r1]
 8005d46:	f1ba 0f00 	cmp.w	sl, #0
 8005d4a:	d024      	beq.n	8005d96 <__multiply+0xf2>
 8005d4c:	f104 0e14 	add.w	lr, r4, #20
 8005d50:	46a9      	mov	r9, r5
 8005d52:	f04f 0c00 	mov.w	ip, #0
 8005d56:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005d5a:	f8d9 3000 	ldr.w	r3, [r9]
 8005d5e:	fa1f fb87 	uxth.w	fp, r7
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	fb0a 330b 	mla	r3, sl, fp, r3
 8005d68:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005d6c:	f8d9 7000 	ldr.w	r7, [r9]
 8005d70:	4463      	add	r3, ip
 8005d72:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005d76:	fb0a c70b 	mla	r7, sl, fp, ip
 8005d7a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005d84:	4572      	cmp	r2, lr
 8005d86:	f849 3b04 	str.w	r3, [r9], #4
 8005d8a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005d8e:	d8e2      	bhi.n	8005d56 <__multiply+0xb2>
 8005d90:	9b01      	ldr	r3, [sp, #4]
 8005d92:	f845 c003 	str.w	ip, [r5, r3]
 8005d96:	9b03      	ldr	r3, [sp, #12]
 8005d98:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005d9c:	3104      	adds	r1, #4
 8005d9e:	f1b9 0f00 	cmp.w	r9, #0
 8005da2:	d021      	beq.n	8005de8 <__multiply+0x144>
 8005da4:	682b      	ldr	r3, [r5, #0]
 8005da6:	f104 0c14 	add.w	ip, r4, #20
 8005daa:	46ae      	mov	lr, r5
 8005dac:	f04f 0a00 	mov.w	sl, #0
 8005db0:	f8bc b000 	ldrh.w	fp, [ip]
 8005db4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005db8:	fb09 770b 	mla	r7, r9, fp, r7
 8005dbc:	4457      	add	r7, sl
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005dc4:	f84e 3b04 	str.w	r3, [lr], #4
 8005dc8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005dcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005dd0:	f8be 3000 	ldrh.w	r3, [lr]
 8005dd4:	fb09 330a 	mla	r3, r9, sl, r3
 8005dd8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005ddc:	4562      	cmp	r2, ip
 8005dde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005de2:	d8e5      	bhi.n	8005db0 <__multiply+0x10c>
 8005de4:	9f01      	ldr	r7, [sp, #4]
 8005de6:	51eb      	str	r3, [r5, r7]
 8005de8:	3504      	adds	r5, #4
 8005dea:	e799      	b.n	8005d20 <__multiply+0x7c>
 8005dec:	3e01      	subs	r6, #1
 8005dee:	e79b      	b.n	8005d28 <__multiply+0x84>
 8005df0:	080088b4 	.word	0x080088b4
 8005df4:	080088c5 	.word	0x080088c5

08005df8 <__pow5mult>:
 8005df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dfc:	4615      	mov	r5, r2
 8005dfe:	f012 0203 	ands.w	r2, r2, #3
 8005e02:	4607      	mov	r7, r0
 8005e04:	460e      	mov	r6, r1
 8005e06:	d007      	beq.n	8005e18 <__pow5mult+0x20>
 8005e08:	4c25      	ldr	r4, [pc, #148]	@ (8005ea0 <__pow5mult+0xa8>)
 8005e0a:	3a01      	subs	r2, #1
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e12:	f7ff fe9f 	bl	8005b54 <__multadd>
 8005e16:	4606      	mov	r6, r0
 8005e18:	10ad      	asrs	r5, r5, #2
 8005e1a:	d03d      	beq.n	8005e98 <__pow5mult+0xa0>
 8005e1c:	69fc      	ldr	r4, [r7, #28]
 8005e1e:	b97c      	cbnz	r4, 8005e40 <__pow5mult+0x48>
 8005e20:	2010      	movs	r0, #16
 8005e22:	f7ff fd7f 	bl	8005924 <malloc>
 8005e26:	4602      	mov	r2, r0
 8005e28:	61f8      	str	r0, [r7, #28]
 8005e2a:	b928      	cbnz	r0, 8005e38 <__pow5mult+0x40>
 8005e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ea4 <__pow5mult+0xac>)
 8005e2e:	481e      	ldr	r0, [pc, #120]	@ (8005ea8 <__pow5mult+0xb0>)
 8005e30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005e34:	f000 fd98 	bl	8006968 <__assert_func>
 8005e38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e3c:	6004      	str	r4, [r0, #0]
 8005e3e:	60c4      	str	r4, [r0, #12]
 8005e40:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005e44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005e48:	b94c      	cbnz	r4, 8005e5e <__pow5mult+0x66>
 8005e4a:	f240 2171 	movw	r1, #625	@ 0x271
 8005e4e:	4638      	mov	r0, r7
 8005e50:	f7ff ff12 	bl	8005c78 <__i2b>
 8005e54:	2300      	movs	r3, #0
 8005e56:	f8c8 0008 	str.w	r0, [r8, #8]
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	6003      	str	r3, [r0, #0]
 8005e5e:	f04f 0900 	mov.w	r9, #0
 8005e62:	07eb      	lsls	r3, r5, #31
 8005e64:	d50a      	bpl.n	8005e7c <__pow5mult+0x84>
 8005e66:	4631      	mov	r1, r6
 8005e68:	4622      	mov	r2, r4
 8005e6a:	4638      	mov	r0, r7
 8005e6c:	f7ff ff1a 	bl	8005ca4 <__multiply>
 8005e70:	4631      	mov	r1, r6
 8005e72:	4680      	mov	r8, r0
 8005e74:	4638      	mov	r0, r7
 8005e76:	f7ff fe4b 	bl	8005b10 <_Bfree>
 8005e7a:	4646      	mov	r6, r8
 8005e7c:	106d      	asrs	r5, r5, #1
 8005e7e:	d00b      	beq.n	8005e98 <__pow5mult+0xa0>
 8005e80:	6820      	ldr	r0, [r4, #0]
 8005e82:	b938      	cbnz	r0, 8005e94 <__pow5mult+0x9c>
 8005e84:	4622      	mov	r2, r4
 8005e86:	4621      	mov	r1, r4
 8005e88:	4638      	mov	r0, r7
 8005e8a:	f7ff ff0b 	bl	8005ca4 <__multiply>
 8005e8e:	6020      	str	r0, [r4, #0]
 8005e90:	f8c0 9000 	str.w	r9, [r0]
 8005e94:	4604      	mov	r4, r0
 8005e96:	e7e4      	b.n	8005e62 <__pow5mult+0x6a>
 8005e98:	4630      	mov	r0, r6
 8005e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e9e:	bf00      	nop
 8005ea0:	08008920 	.word	0x08008920
 8005ea4:	08008845 	.word	0x08008845
 8005ea8:	080088c5 	.word	0x080088c5

08005eac <__lshift>:
 8005eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb0:	460c      	mov	r4, r1
 8005eb2:	6849      	ldr	r1, [r1, #4]
 8005eb4:	6923      	ldr	r3, [r4, #16]
 8005eb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005eba:	68a3      	ldr	r3, [r4, #8]
 8005ebc:	4607      	mov	r7, r0
 8005ebe:	4691      	mov	r9, r2
 8005ec0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ec4:	f108 0601 	add.w	r6, r8, #1
 8005ec8:	42b3      	cmp	r3, r6
 8005eca:	db0b      	blt.n	8005ee4 <__lshift+0x38>
 8005ecc:	4638      	mov	r0, r7
 8005ece:	f7ff fddf 	bl	8005a90 <_Balloc>
 8005ed2:	4605      	mov	r5, r0
 8005ed4:	b948      	cbnz	r0, 8005eea <__lshift+0x3e>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	4b28      	ldr	r3, [pc, #160]	@ (8005f7c <__lshift+0xd0>)
 8005eda:	4829      	ldr	r0, [pc, #164]	@ (8005f80 <__lshift+0xd4>)
 8005edc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005ee0:	f000 fd42 	bl	8006968 <__assert_func>
 8005ee4:	3101      	adds	r1, #1
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	e7ee      	b.n	8005ec8 <__lshift+0x1c>
 8005eea:	2300      	movs	r3, #0
 8005eec:	f100 0114 	add.w	r1, r0, #20
 8005ef0:	f100 0210 	add.w	r2, r0, #16
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	4553      	cmp	r3, sl
 8005ef8:	db33      	blt.n	8005f62 <__lshift+0xb6>
 8005efa:	6920      	ldr	r0, [r4, #16]
 8005efc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f00:	f104 0314 	add.w	r3, r4, #20
 8005f04:	f019 091f 	ands.w	r9, r9, #31
 8005f08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f10:	d02b      	beq.n	8005f6a <__lshift+0xbe>
 8005f12:	f1c9 0e20 	rsb	lr, r9, #32
 8005f16:	468a      	mov	sl, r1
 8005f18:	2200      	movs	r2, #0
 8005f1a:	6818      	ldr	r0, [r3, #0]
 8005f1c:	fa00 f009 	lsl.w	r0, r0, r9
 8005f20:	4310      	orrs	r0, r2
 8005f22:	f84a 0b04 	str.w	r0, [sl], #4
 8005f26:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f2a:	459c      	cmp	ip, r3
 8005f2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005f30:	d8f3      	bhi.n	8005f1a <__lshift+0x6e>
 8005f32:	ebac 0304 	sub.w	r3, ip, r4
 8005f36:	3b15      	subs	r3, #21
 8005f38:	f023 0303 	bic.w	r3, r3, #3
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	f104 0015 	add.w	r0, r4, #21
 8005f42:	4584      	cmp	ip, r0
 8005f44:	bf38      	it	cc
 8005f46:	2304      	movcc	r3, #4
 8005f48:	50ca      	str	r2, [r1, r3]
 8005f4a:	b10a      	cbz	r2, 8005f50 <__lshift+0xa4>
 8005f4c:	f108 0602 	add.w	r6, r8, #2
 8005f50:	3e01      	subs	r6, #1
 8005f52:	4638      	mov	r0, r7
 8005f54:	612e      	str	r6, [r5, #16]
 8005f56:	4621      	mov	r1, r4
 8005f58:	f7ff fdda 	bl	8005b10 <_Bfree>
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f62:	f842 0f04 	str.w	r0, [r2, #4]!
 8005f66:	3301      	adds	r3, #1
 8005f68:	e7c5      	b.n	8005ef6 <__lshift+0x4a>
 8005f6a:	3904      	subs	r1, #4
 8005f6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f70:	f841 2f04 	str.w	r2, [r1, #4]!
 8005f74:	459c      	cmp	ip, r3
 8005f76:	d8f9      	bhi.n	8005f6c <__lshift+0xc0>
 8005f78:	e7ea      	b.n	8005f50 <__lshift+0xa4>
 8005f7a:	bf00      	nop
 8005f7c:	080088b4 	.word	0x080088b4
 8005f80:	080088c5 	.word	0x080088c5

08005f84 <__mcmp>:
 8005f84:	690a      	ldr	r2, [r1, #16]
 8005f86:	4603      	mov	r3, r0
 8005f88:	6900      	ldr	r0, [r0, #16]
 8005f8a:	1a80      	subs	r0, r0, r2
 8005f8c:	b530      	push	{r4, r5, lr}
 8005f8e:	d10e      	bne.n	8005fae <__mcmp+0x2a>
 8005f90:	3314      	adds	r3, #20
 8005f92:	3114      	adds	r1, #20
 8005f94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005f98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005f9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005fa0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005fa4:	4295      	cmp	r5, r2
 8005fa6:	d003      	beq.n	8005fb0 <__mcmp+0x2c>
 8005fa8:	d205      	bcs.n	8005fb6 <__mcmp+0x32>
 8005faa:	f04f 30ff 	mov.w	r0, #4294967295
 8005fae:	bd30      	pop	{r4, r5, pc}
 8005fb0:	42a3      	cmp	r3, r4
 8005fb2:	d3f3      	bcc.n	8005f9c <__mcmp+0x18>
 8005fb4:	e7fb      	b.n	8005fae <__mcmp+0x2a>
 8005fb6:	2001      	movs	r0, #1
 8005fb8:	e7f9      	b.n	8005fae <__mcmp+0x2a>
	...

08005fbc <__mdiff>:
 8005fbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc0:	4689      	mov	r9, r1
 8005fc2:	4606      	mov	r6, r0
 8005fc4:	4611      	mov	r1, r2
 8005fc6:	4648      	mov	r0, r9
 8005fc8:	4614      	mov	r4, r2
 8005fca:	f7ff ffdb 	bl	8005f84 <__mcmp>
 8005fce:	1e05      	subs	r5, r0, #0
 8005fd0:	d112      	bne.n	8005ff8 <__mdiff+0x3c>
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	4630      	mov	r0, r6
 8005fd6:	f7ff fd5b 	bl	8005a90 <_Balloc>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	b928      	cbnz	r0, 8005fea <__mdiff+0x2e>
 8005fde:	4b3f      	ldr	r3, [pc, #252]	@ (80060dc <__mdiff+0x120>)
 8005fe0:	f240 2137 	movw	r1, #567	@ 0x237
 8005fe4:	483e      	ldr	r0, [pc, #248]	@ (80060e0 <__mdiff+0x124>)
 8005fe6:	f000 fcbf 	bl	8006968 <__assert_func>
 8005fea:	2301      	movs	r3, #1
 8005fec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ff0:	4610      	mov	r0, r2
 8005ff2:	b003      	add	sp, #12
 8005ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff8:	bfbc      	itt	lt
 8005ffa:	464b      	movlt	r3, r9
 8005ffc:	46a1      	movlt	r9, r4
 8005ffe:	4630      	mov	r0, r6
 8006000:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006004:	bfba      	itte	lt
 8006006:	461c      	movlt	r4, r3
 8006008:	2501      	movlt	r5, #1
 800600a:	2500      	movge	r5, #0
 800600c:	f7ff fd40 	bl	8005a90 <_Balloc>
 8006010:	4602      	mov	r2, r0
 8006012:	b918      	cbnz	r0, 800601c <__mdiff+0x60>
 8006014:	4b31      	ldr	r3, [pc, #196]	@ (80060dc <__mdiff+0x120>)
 8006016:	f240 2145 	movw	r1, #581	@ 0x245
 800601a:	e7e3      	b.n	8005fe4 <__mdiff+0x28>
 800601c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006020:	6926      	ldr	r6, [r4, #16]
 8006022:	60c5      	str	r5, [r0, #12]
 8006024:	f109 0310 	add.w	r3, r9, #16
 8006028:	f109 0514 	add.w	r5, r9, #20
 800602c:	f104 0e14 	add.w	lr, r4, #20
 8006030:	f100 0b14 	add.w	fp, r0, #20
 8006034:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006038:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800603c:	9301      	str	r3, [sp, #4]
 800603e:	46d9      	mov	r9, fp
 8006040:	f04f 0c00 	mov.w	ip, #0
 8006044:	9b01      	ldr	r3, [sp, #4]
 8006046:	f85e 0b04 	ldr.w	r0, [lr], #4
 800604a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800604e:	9301      	str	r3, [sp, #4]
 8006050:	fa1f f38a 	uxth.w	r3, sl
 8006054:	4619      	mov	r1, r3
 8006056:	b283      	uxth	r3, r0
 8006058:	1acb      	subs	r3, r1, r3
 800605a:	0c00      	lsrs	r0, r0, #16
 800605c:	4463      	add	r3, ip
 800605e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006062:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006066:	b29b      	uxth	r3, r3
 8006068:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800606c:	4576      	cmp	r6, lr
 800606e:	f849 3b04 	str.w	r3, [r9], #4
 8006072:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006076:	d8e5      	bhi.n	8006044 <__mdiff+0x88>
 8006078:	1b33      	subs	r3, r6, r4
 800607a:	3b15      	subs	r3, #21
 800607c:	f023 0303 	bic.w	r3, r3, #3
 8006080:	3415      	adds	r4, #21
 8006082:	3304      	adds	r3, #4
 8006084:	42a6      	cmp	r6, r4
 8006086:	bf38      	it	cc
 8006088:	2304      	movcc	r3, #4
 800608a:	441d      	add	r5, r3
 800608c:	445b      	add	r3, fp
 800608e:	461e      	mov	r6, r3
 8006090:	462c      	mov	r4, r5
 8006092:	4544      	cmp	r4, r8
 8006094:	d30e      	bcc.n	80060b4 <__mdiff+0xf8>
 8006096:	f108 0103 	add.w	r1, r8, #3
 800609a:	1b49      	subs	r1, r1, r5
 800609c:	f021 0103 	bic.w	r1, r1, #3
 80060a0:	3d03      	subs	r5, #3
 80060a2:	45a8      	cmp	r8, r5
 80060a4:	bf38      	it	cc
 80060a6:	2100      	movcc	r1, #0
 80060a8:	440b      	add	r3, r1
 80060aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80060ae:	b191      	cbz	r1, 80060d6 <__mdiff+0x11a>
 80060b0:	6117      	str	r7, [r2, #16]
 80060b2:	e79d      	b.n	8005ff0 <__mdiff+0x34>
 80060b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80060b8:	46e6      	mov	lr, ip
 80060ba:	0c08      	lsrs	r0, r1, #16
 80060bc:	fa1c fc81 	uxtah	ip, ip, r1
 80060c0:	4471      	add	r1, lr
 80060c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80060c6:	b289      	uxth	r1, r1
 80060c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80060cc:	f846 1b04 	str.w	r1, [r6], #4
 80060d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80060d4:	e7dd      	b.n	8006092 <__mdiff+0xd6>
 80060d6:	3f01      	subs	r7, #1
 80060d8:	e7e7      	b.n	80060aa <__mdiff+0xee>
 80060da:	bf00      	nop
 80060dc:	080088b4 	.word	0x080088b4
 80060e0:	080088c5 	.word	0x080088c5

080060e4 <__d2b>:
 80060e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80060e8:	460f      	mov	r7, r1
 80060ea:	2101      	movs	r1, #1
 80060ec:	ec59 8b10 	vmov	r8, r9, d0
 80060f0:	4616      	mov	r6, r2
 80060f2:	f7ff fccd 	bl	8005a90 <_Balloc>
 80060f6:	4604      	mov	r4, r0
 80060f8:	b930      	cbnz	r0, 8006108 <__d2b+0x24>
 80060fa:	4602      	mov	r2, r0
 80060fc:	4b23      	ldr	r3, [pc, #140]	@ (800618c <__d2b+0xa8>)
 80060fe:	4824      	ldr	r0, [pc, #144]	@ (8006190 <__d2b+0xac>)
 8006100:	f240 310f 	movw	r1, #783	@ 0x30f
 8006104:	f000 fc30 	bl	8006968 <__assert_func>
 8006108:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800610c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006110:	b10d      	cbz	r5, 8006116 <__d2b+0x32>
 8006112:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006116:	9301      	str	r3, [sp, #4]
 8006118:	f1b8 0300 	subs.w	r3, r8, #0
 800611c:	d023      	beq.n	8006166 <__d2b+0x82>
 800611e:	4668      	mov	r0, sp
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	f7ff fd7c 	bl	8005c1e <__lo0bits>
 8006126:	e9dd 1200 	ldrd	r1, r2, [sp]
 800612a:	b1d0      	cbz	r0, 8006162 <__d2b+0x7e>
 800612c:	f1c0 0320 	rsb	r3, r0, #32
 8006130:	fa02 f303 	lsl.w	r3, r2, r3
 8006134:	430b      	orrs	r3, r1
 8006136:	40c2      	lsrs	r2, r0
 8006138:	6163      	str	r3, [r4, #20]
 800613a:	9201      	str	r2, [sp, #4]
 800613c:	9b01      	ldr	r3, [sp, #4]
 800613e:	61a3      	str	r3, [r4, #24]
 8006140:	2b00      	cmp	r3, #0
 8006142:	bf0c      	ite	eq
 8006144:	2201      	moveq	r2, #1
 8006146:	2202      	movne	r2, #2
 8006148:	6122      	str	r2, [r4, #16]
 800614a:	b1a5      	cbz	r5, 8006176 <__d2b+0x92>
 800614c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006150:	4405      	add	r5, r0
 8006152:	603d      	str	r5, [r7, #0]
 8006154:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006158:	6030      	str	r0, [r6, #0]
 800615a:	4620      	mov	r0, r4
 800615c:	b003      	add	sp, #12
 800615e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006162:	6161      	str	r1, [r4, #20]
 8006164:	e7ea      	b.n	800613c <__d2b+0x58>
 8006166:	a801      	add	r0, sp, #4
 8006168:	f7ff fd59 	bl	8005c1e <__lo0bits>
 800616c:	9b01      	ldr	r3, [sp, #4]
 800616e:	6163      	str	r3, [r4, #20]
 8006170:	3020      	adds	r0, #32
 8006172:	2201      	movs	r2, #1
 8006174:	e7e8      	b.n	8006148 <__d2b+0x64>
 8006176:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800617a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800617e:	6038      	str	r0, [r7, #0]
 8006180:	6918      	ldr	r0, [r3, #16]
 8006182:	f7ff fd2d 	bl	8005be0 <__hi0bits>
 8006186:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800618a:	e7e5      	b.n	8006158 <__d2b+0x74>
 800618c:	080088b4 	.word	0x080088b4
 8006190:	080088c5 	.word	0x080088c5

08006194 <__ssputs_r>:
 8006194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006198:	688e      	ldr	r6, [r1, #8]
 800619a:	461f      	mov	r7, r3
 800619c:	42be      	cmp	r6, r7
 800619e:	680b      	ldr	r3, [r1, #0]
 80061a0:	4682      	mov	sl, r0
 80061a2:	460c      	mov	r4, r1
 80061a4:	4690      	mov	r8, r2
 80061a6:	d82d      	bhi.n	8006204 <__ssputs_r+0x70>
 80061a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80061b0:	d026      	beq.n	8006200 <__ssputs_r+0x6c>
 80061b2:	6965      	ldr	r5, [r4, #20]
 80061b4:	6909      	ldr	r1, [r1, #16]
 80061b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061ba:	eba3 0901 	sub.w	r9, r3, r1
 80061be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061c2:	1c7b      	adds	r3, r7, #1
 80061c4:	444b      	add	r3, r9
 80061c6:	106d      	asrs	r5, r5, #1
 80061c8:	429d      	cmp	r5, r3
 80061ca:	bf38      	it	cc
 80061cc:	461d      	movcc	r5, r3
 80061ce:	0553      	lsls	r3, r2, #21
 80061d0:	d527      	bpl.n	8006222 <__ssputs_r+0x8e>
 80061d2:	4629      	mov	r1, r5
 80061d4:	f7ff fbd0 	bl	8005978 <_malloc_r>
 80061d8:	4606      	mov	r6, r0
 80061da:	b360      	cbz	r0, 8006236 <__ssputs_r+0xa2>
 80061dc:	6921      	ldr	r1, [r4, #16]
 80061de:	464a      	mov	r2, r9
 80061e0:	f7fe fcfb 	bl	8004bda <memcpy>
 80061e4:	89a3      	ldrh	r3, [r4, #12]
 80061e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80061ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061ee:	81a3      	strh	r3, [r4, #12]
 80061f0:	6126      	str	r6, [r4, #16]
 80061f2:	6165      	str	r5, [r4, #20]
 80061f4:	444e      	add	r6, r9
 80061f6:	eba5 0509 	sub.w	r5, r5, r9
 80061fa:	6026      	str	r6, [r4, #0]
 80061fc:	60a5      	str	r5, [r4, #8]
 80061fe:	463e      	mov	r6, r7
 8006200:	42be      	cmp	r6, r7
 8006202:	d900      	bls.n	8006206 <__ssputs_r+0x72>
 8006204:	463e      	mov	r6, r7
 8006206:	6820      	ldr	r0, [r4, #0]
 8006208:	4632      	mov	r2, r6
 800620a:	4641      	mov	r1, r8
 800620c:	f7fe fc4b 	bl	8004aa6 <memmove>
 8006210:	68a3      	ldr	r3, [r4, #8]
 8006212:	1b9b      	subs	r3, r3, r6
 8006214:	60a3      	str	r3, [r4, #8]
 8006216:	6823      	ldr	r3, [r4, #0]
 8006218:	4433      	add	r3, r6
 800621a:	6023      	str	r3, [r4, #0]
 800621c:	2000      	movs	r0, #0
 800621e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006222:	462a      	mov	r2, r5
 8006224:	f000 fbe4 	bl	80069f0 <_realloc_r>
 8006228:	4606      	mov	r6, r0
 800622a:	2800      	cmp	r0, #0
 800622c:	d1e0      	bne.n	80061f0 <__ssputs_r+0x5c>
 800622e:	6921      	ldr	r1, [r4, #16]
 8006230:	4650      	mov	r0, sl
 8006232:	f7ff fb2d 	bl	8005890 <_free_r>
 8006236:	230c      	movs	r3, #12
 8006238:	f8ca 3000 	str.w	r3, [sl]
 800623c:	89a3      	ldrh	r3, [r4, #12]
 800623e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006242:	81a3      	strh	r3, [r4, #12]
 8006244:	f04f 30ff 	mov.w	r0, #4294967295
 8006248:	e7e9      	b.n	800621e <__ssputs_r+0x8a>
	...

0800624c <_svfiprintf_r>:
 800624c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006250:	4698      	mov	r8, r3
 8006252:	898b      	ldrh	r3, [r1, #12]
 8006254:	061b      	lsls	r3, r3, #24
 8006256:	b09d      	sub	sp, #116	@ 0x74
 8006258:	4607      	mov	r7, r0
 800625a:	460d      	mov	r5, r1
 800625c:	4614      	mov	r4, r2
 800625e:	d510      	bpl.n	8006282 <_svfiprintf_r+0x36>
 8006260:	690b      	ldr	r3, [r1, #16]
 8006262:	b973      	cbnz	r3, 8006282 <_svfiprintf_r+0x36>
 8006264:	2140      	movs	r1, #64	@ 0x40
 8006266:	f7ff fb87 	bl	8005978 <_malloc_r>
 800626a:	6028      	str	r0, [r5, #0]
 800626c:	6128      	str	r0, [r5, #16]
 800626e:	b930      	cbnz	r0, 800627e <_svfiprintf_r+0x32>
 8006270:	230c      	movs	r3, #12
 8006272:	603b      	str	r3, [r7, #0]
 8006274:	f04f 30ff 	mov.w	r0, #4294967295
 8006278:	b01d      	add	sp, #116	@ 0x74
 800627a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627e:	2340      	movs	r3, #64	@ 0x40
 8006280:	616b      	str	r3, [r5, #20]
 8006282:	2300      	movs	r3, #0
 8006284:	9309      	str	r3, [sp, #36]	@ 0x24
 8006286:	2320      	movs	r3, #32
 8006288:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800628c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006290:	2330      	movs	r3, #48	@ 0x30
 8006292:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006430 <_svfiprintf_r+0x1e4>
 8006296:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800629a:	f04f 0901 	mov.w	r9, #1
 800629e:	4623      	mov	r3, r4
 80062a0:	469a      	mov	sl, r3
 80062a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062a6:	b10a      	cbz	r2, 80062ac <_svfiprintf_r+0x60>
 80062a8:	2a25      	cmp	r2, #37	@ 0x25
 80062aa:	d1f9      	bne.n	80062a0 <_svfiprintf_r+0x54>
 80062ac:	ebba 0b04 	subs.w	fp, sl, r4
 80062b0:	d00b      	beq.n	80062ca <_svfiprintf_r+0x7e>
 80062b2:	465b      	mov	r3, fp
 80062b4:	4622      	mov	r2, r4
 80062b6:	4629      	mov	r1, r5
 80062b8:	4638      	mov	r0, r7
 80062ba:	f7ff ff6b 	bl	8006194 <__ssputs_r>
 80062be:	3001      	adds	r0, #1
 80062c0:	f000 80a7 	beq.w	8006412 <_svfiprintf_r+0x1c6>
 80062c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062c6:	445a      	add	r2, fp
 80062c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80062ca:	f89a 3000 	ldrb.w	r3, [sl]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 809f 	beq.w	8006412 <_svfiprintf_r+0x1c6>
 80062d4:	2300      	movs	r3, #0
 80062d6:	f04f 32ff 	mov.w	r2, #4294967295
 80062da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062de:	f10a 0a01 	add.w	sl, sl, #1
 80062e2:	9304      	str	r3, [sp, #16]
 80062e4:	9307      	str	r3, [sp, #28]
 80062e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80062ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80062ec:	4654      	mov	r4, sl
 80062ee:	2205      	movs	r2, #5
 80062f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062f4:	484e      	ldr	r0, [pc, #312]	@ (8006430 <_svfiprintf_r+0x1e4>)
 80062f6:	f7f9 ff6b 	bl	80001d0 <memchr>
 80062fa:	9a04      	ldr	r2, [sp, #16]
 80062fc:	b9d8      	cbnz	r0, 8006336 <_svfiprintf_r+0xea>
 80062fe:	06d0      	lsls	r0, r2, #27
 8006300:	bf44      	itt	mi
 8006302:	2320      	movmi	r3, #32
 8006304:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006308:	0711      	lsls	r1, r2, #28
 800630a:	bf44      	itt	mi
 800630c:	232b      	movmi	r3, #43	@ 0x2b
 800630e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006312:	f89a 3000 	ldrb.w	r3, [sl]
 8006316:	2b2a      	cmp	r3, #42	@ 0x2a
 8006318:	d015      	beq.n	8006346 <_svfiprintf_r+0xfa>
 800631a:	9a07      	ldr	r2, [sp, #28]
 800631c:	4654      	mov	r4, sl
 800631e:	2000      	movs	r0, #0
 8006320:	f04f 0c0a 	mov.w	ip, #10
 8006324:	4621      	mov	r1, r4
 8006326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800632a:	3b30      	subs	r3, #48	@ 0x30
 800632c:	2b09      	cmp	r3, #9
 800632e:	d94b      	bls.n	80063c8 <_svfiprintf_r+0x17c>
 8006330:	b1b0      	cbz	r0, 8006360 <_svfiprintf_r+0x114>
 8006332:	9207      	str	r2, [sp, #28]
 8006334:	e014      	b.n	8006360 <_svfiprintf_r+0x114>
 8006336:	eba0 0308 	sub.w	r3, r0, r8
 800633a:	fa09 f303 	lsl.w	r3, r9, r3
 800633e:	4313      	orrs	r3, r2
 8006340:	9304      	str	r3, [sp, #16]
 8006342:	46a2      	mov	sl, r4
 8006344:	e7d2      	b.n	80062ec <_svfiprintf_r+0xa0>
 8006346:	9b03      	ldr	r3, [sp, #12]
 8006348:	1d19      	adds	r1, r3, #4
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	9103      	str	r1, [sp, #12]
 800634e:	2b00      	cmp	r3, #0
 8006350:	bfbb      	ittet	lt
 8006352:	425b      	neglt	r3, r3
 8006354:	f042 0202 	orrlt.w	r2, r2, #2
 8006358:	9307      	strge	r3, [sp, #28]
 800635a:	9307      	strlt	r3, [sp, #28]
 800635c:	bfb8      	it	lt
 800635e:	9204      	strlt	r2, [sp, #16]
 8006360:	7823      	ldrb	r3, [r4, #0]
 8006362:	2b2e      	cmp	r3, #46	@ 0x2e
 8006364:	d10a      	bne.n	800637c <_svfiprintf_r+0x130>
 8006366:	7863      	ldrb	r3, [r4, #1]
 8006368:	2b2a      	cmp	r3, #42	@ 0x2a
 800636a:	d132      	bne.n	80063d2 <_svfiprintf_r+0x186>
 800636c:	9b03      	ldr	r3, [sp, #12]
 800636e:	1d1a      	adds	r2, r3, #4
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	9203      	str	r2, [sp, #12]
 8006374:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006378:	3402      	adds	r4, #2
 800637a:	9305      	str	r3, [sp, #20]
 800637c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006440 <_svfiprintf_r+0x1f4>
 8006380:	7821      	ldrb	r1, [r4, #0]
 8006382:	2203      	movs	r2, #3
 8006384:	4650      	mov	r0, sl
 8006386:	f7f9 ff23 	bl	80001d0 <memchr>
 800638a:	b138      	cbz	r0, 800639c <_svfiprintf_r+0x150>
 800638c:	9b04      	ldr	r3, [sp, #16]
 800638e:	eba0 000a 	sub.w	r0, r0, sl
 8006392:	2240      	movs	r2, #64	@ 0x40
 8006394:	4082      	lsls	r2, r0
 8006396:	4313      	orrs	r3, r2
 8006398:	3401      	adds	r4, #1
 800639a:	9304      	str	r3, [sp, #16]
 800639c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063a0:	4824      	ldr	r0, [pc, #144]	@ (8006434 <_svfiprintf_r+0x1e8>)
 80063a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063a6:	2206      	movs	r2, #6
 80063a8:	f7f9 ff12 	bl	80001d0 <memchr>
 80063ac:	2800      	cmp	r0, #0
 80063ae:	d036      	beq.n	800641e <_svfiprintf_r+0x1d2>
 80063b0:	4b21      	ldr	r3, [pc, #132]	@ (8006438 <_svfiprintf_r+0x1ec>)
 80063b2:	bb1b      	cbnz	r3, 80063fc <_svfiprintf_r+0x1b0>
 80063b4:	9b03      	ldr	r3, [sp, #12]
 80063b6:	3307      	adds	r3, #7
 80063b8:	f023 0307 	bic.w	r3, r3, #7
 80063bc:	3308      	adds	r3, #8
 80063be:	9303      	str	r3, [sp, #12]
 80063c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063c2:	4433      	add	r3, r6
 80063c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80063c6:	e76a      	b.n	800629e <_svfiprintf_r+0x52>
 80063c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80063cc:	460c      	mov	r4, r1
 80063ce:	2001      	movs	r0, #1
 80063d0:	e7a8      	b.n	8006324 <_svfiprintf_r+0xd8>
 80063d2:	2300      	movs	r3, #0
 80063d4:	3401      	adds	r4, #1
 80063d6:	9305      	str	r3, [sp, #20]
 80063d8:	4619      	mov	r1, r3
 80063da:	f04f 0c0a 	mov.w	ip, #10
 80063de:	4620      	mov	r0, r4
 80063e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063e4:	3a30      	subs	r2, #48	@ 0x30
 80063e6:	2a09      	cmp	r2, #9
 80063e8:	d903      	bls.n	80063f2 <_svfiprintf_r+0x1a6>
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0c6      	beq.n	800637c <_svfiprintf_r+0x130>
 80063ee:	9105      	str	r1, [sp, #20]
 80063f0:	e7c4      	b.n	800637c <_svfiprintf_r+0x130>
 80063f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80063f6:	4604      	mov	r4, r0
 80063f8:	2301      	movs	r3, #1
 80063fa:	e7f0      	b.n	80063de <_svfiprintf_r+0x192>
 80063fc:	ab03      	add	r3, sp, #12
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	462a      	mov	r2, r5
 8006402:	4b0e      	ldr	r3, [pc, #56]	@ (800643c <_svfiprintf_r+0x1f0>)
 8006404:	a904      	add	r1, sp, #16
 8006406:	4638      	mov	r0, r7
 8006408:	f7fd fe5e 	bl	80040c8 <_printf_float>
 800640c:	1c42      	adds	r2, r0, #1
 800640e:	4606      	mov	r6, r0
 8006410:	d1d6      	bne.n	80063c0 <_svfiprintf_r+0x174>
 8006412:	89ab      	ldrh	r3, [r5, #12]
 8006414:	065b      	lsls	r3, r3, #25
 8006416:	f53f af2d 	bmi.w	8006274 <_svfiprintf_r+0x28>
 800641a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800641c:	e72c      	b.n	8006278 <_svfiprintf_r+0x2c>
 800641e:	ab03      	add	r3, sp, #12
 8006420:	9300      	str	r3, [sp, #0]
 8006422:	462a      	mov	r2, r5
 8006424:	4b05      	ldr	r3, [pc, #20]	@ (800643c <_svfiprintf_r+0x1f0>)
 8006426:	a904      	add	r1, sp, #16
 8006428:	4638      	mov	r0, r7
 800642a:	f7fe f8e5 	bl	80045f8 <_printf_i>
 800642e:	e7ed      	b.n	800640c <_svfiprintf_r+0x1c0>
 8006430:	08008a20 	.word	0x08008a20
 8006434:	08008a2a 	.word	0x08008a2a
 8006438:	080040c9 	.word	0x080040c9
 800643c:	08006195 	.word	0x08006195
 8006440:	08008a26 	.word	0x08008a26

08006444 <__sfputc_r>:
 8006444:	6893      	ldr	r3, [r2, #8]
 8006446:	3b01      	subs	r3, #1
 8006448:	2b00      	cmp	r3, #0
 800644a:	b410      	push	{r4}
 800644c:	6093      	str	r3, [r2, #8]
 800644e:	da08      	bge.n	8006462 <__sfputc_r+0x1e>
 8006450:	6994      	ldr	r4, [r2, #24]
 8006452:	42a3      	cmp	r3, r4
 8006454:	db01      	blt.n	800645a <__sfputc_r+0x16>
 8006456:	290a      	cmp	r1, #10
 8006458:	d103      	bne.n	8006462 <__sfputc_r+0x1e>
 800645a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800645e:	f000 b9df 	b.w	8006820 <__swbuf_r>
 8006462:	6813      	ldr	r3, [r2, #0]
 8006464:	1c58      	adds	r0, r3, #1
 8006466:	6010      	str	r0, [r2, #0]
 8006468:	7019      	strb	r1, [r3, #0]
 800646a:	4608      	mov	r0, r1
 800646c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006470:	4770      	bx	lr

08006472 <__sfputs_r>:
 8006472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006474:	4606      	mov	r6, r0
 8006476:	460f      	mov	r7, r1
 8006478:	4614      	mov	r4, r2
 800647a:	18d5      	adds	r5, r2, r3
 800647c:	42ac      	cmp	r4, r5
 800647e:	d101      	bne.n	8006484 <__sfputs_r+0x12>
 8006480:	2000      	movs	r0, #0
 8006482:	e007      	b.n	8006494 <__sfputs_r+0x22>
 8006484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006488:	463a      	mov	r2, r7
 800648a:	4630      	mov	r0, r6
 800648c:	f7ff ffda 	bl	8006444 <__sfputc_r>
 8006490:	1c43      	adds	r3, r0, #1
 8006492:	d1f3      	bne.n	800647c <__sfputs_r+0xa>
 8006494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006498 <_vfiprintf_r>:
 8006498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800649c:	460d      	mov	r5, r1
 800649e:	b09d      	sub	sp, #116	@ 0x74
 80064a0:	4614      	mov	r4, r2
 80064a2:	4698      	mov	r8, r3
 80064a4:	4606      	mov	r6, r0
 80064a6:	b118      	cbz	r0, 80064b0 <_vfiprintf_r+0x18>
 80064a8:	6a03      	ldr	r3, [r0, #32]
 80064aa:	b90b      	cbnz	r3, 80064b0 <_vfiprintf_r+0x18>
 80064ac:	f7fe fa50 	bl	8004950 <__sinit>
 80064b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064b2:	07d9      	lsls	r1, r3, #31
 80064b4:	d405      	bmi.n	80064c2 <_vfiprintf_r+0x2a>
 80064b6:	89ab      	ldrh	r3, [r5, #12]
 80064b8:	059a      	lsls	r2, r3, #22
 80064ba:	d402      	bmi.n	80064c2 <_vfiprintf_r+0x2a>
 80064bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064be:	f7fe fb8a 	bl	8004bd6 <__retarget_lock_acquire_recursive>
 80064c2:	89ab      	ldrh	r3, [r5, #12]
 80064c4:	071b      	lsls	r3, r3, #28
 80064c6:	d501      	bpl.n	80064cc <_vfiprintf_r+0x34>
 80064c8:	692b      	ldr	r3, [r5, #16]
 80064ca:	b99b      	cbnz	r3, 80064f4 <_vfiprintf_r+0x5c>
 80064cc:	4629      	mov	r1, r5
 80064ce:	4630      	mov	r0, r6
 80064d0:	f000 f9e4 	bl	800689c <__swsetup_r>
 80064d4:	b170      	cbz	r0, 80064f4 <_vfiprintf_r+0x5c>
 80064d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064d8:	07dc      	lsls	r4, r3, #31
 80064da:	d504      	bpl.n	80064e6 <_vfiprintf_r+0x4e>
 80064dc:	f04f 30ff 	mov.w	r0, #4294967295
 80064e0:	b01d      	add	sp, #116	@ 0x74
 80064e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e6:	89ab      	ldrh	r3, [r5, #12]
 80064e8:	0598      	lsls	r0, r3, #22
 80064ea:	d4f7      	bmi.n	80064dc <_vfiprintf_r+0x44>
 80064ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064ee:	f7fe fb73 	bl	8004bd8 <__retarget_lock_release_recursive>
 80064f2:	e7f3      	b.n	80064dc <_vfiprintf_r+0x44>
 80064f4:	2300      	movs	r3, #0
 80064f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80064f8:	2320      	movs	r3, #32
 80064fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8006502:	2330      	movs	r3, #48	@ 0x30
 8006504:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80066b4 <_vfiprintf_r+0x21c>
 8006508:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800650c:	f04f 0901 	mov.w	r9, #1
 8006510:	4623      	mov	r3, r4
 8006512:	469a      	mov	sl, r3
 8006514:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006518:	b10a      	cbz	r2, 800651e <_vfiprintf_r+0x86>
 800651a:	2a25      	cmp	r2, #37	@ 0x25
 800651c:	d1f9      	bne.n	8006512 <_vfiprintf_r+0x7a>
 800651e:	ebba 0b04 	subs.w	fp, sl, r4
 8006522:	d00b      	beq.n	800653c <_vfiprintf_r+0xa4>
 8006524:	465b      	mov	r3, fp
 8006526:	4622      	mov	r2, r4
 8006528:	4629      	mov	r1, r5
 800652a:	4630      	mov	r0, r6
 800652c:	f7ff ffa1 	bl	8006472 <__sfputs_r>
 8006530:	3001      	adds	r0, #1
 8006532:	f000 80a7 	beq.w	8006684 <_vfiprintf_r+0x1ec>
 8006536:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006538:	445a      	add	r2, fp
 800653a:	9209      	str	r2, [sp, #36]	@ 0x24
 800653c:	f89a 3000 	ldrb.w	r3, [sl]
 8006540:	2b00      	cmp	r3, #0
 8006542:	f000 809f 	beq.w	8006684 <_vfiprintf_r+0x1ec>
 8006546:	2300      	movs	r3, #0
 8006548:	f04f 32ff 	mov.w	r2, #4294967295
 800654c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006550:	f10a 0a01 	add.w	sl, sl, #1
 8006554:	9304      	str	r3, [sp, #16]
 8006556:	9307      	str	r3, [sp, #28]
 8006558:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800655c:	931a      	str	r3, [sp, #104]	@ 0x68
 800655e:	4654      	mov	r4, sl
 8006560:	2205      	movs	r2, #5
 8006562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006566:	4853      	ldr	r0, [pc, #332]	@ (80066b4 <_vfiprintf_r+0x21c>)
 8006568:	f7f9 fe32 	bl	80001d0 <memchr>
 800656c:	9a04      	ldr	r2, [sp, #16]
 800656e:	b9d8      	cbnz	r0, 80065a8 <_vfiprintf_r+0x110>
 8006570:	06d1      	lsls	r1, r2, #27
 8006572:	bf44      	itt	mi
 8006574:	2320      	movmi	r3, #32
 8006576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800657a:	0713      	lsls	r3, r2, #28
 800657c:	bf44      	itt	mi
 800657e:	232b      	movmi	r3, #43	@ 0x2b
 8006580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006584:	f89a 3000 	ldrb.w	r3, [sl]
 8006588:	2b2a      	cmp	r3, #42	@ 0x2a
 800658a:	d015      	beq.n	80065b8 <_vfiprintf_r+0x120>
 800658c:	9a07      	ldr	r2, [sp, #28]
 800658e:	4654      	mov	r4, sl
 8006590:	2000      	movs	r0, #0
 8006592:	f04f 0c0a 	mov.w	ip, #10
 8006596:	4621      	mov	r1, r4
 8006598:	f811 3b01 	ldrb.w	r3, [r1], #1
 800659c:	3b30      	subs	r3, #48	@ 0x30
 800659e:	2b09      	cmp	r3, #9
 80065a0:	d94b      	bls.n	800663a <_vfiprintf_r+0x1a2>
 80065a2:	b1b0      	cbz	r0, 80065d2 <_vfiprintf_r+0x13a>
 80065a4:	9207      	str	r2, [sp, #28]
 80065a6:	e014      	b.n	80065d2 <_vfiprintf_r+0x13a>
 80065a8:	eba0 0308 	sub.w	r3, r0, r8
 80065ac:	fa09 f303 	lsl.w	r3, r9, r3
 80065b0:	4313      	orrs	r3, r2
 80065b2:	9304      	str	r3, [sp, #16]
 80065b4:	46a2      	mov	sl, r4
 80065b6:	e7d2      	b.n	800655e <_vfiprintf_r+0xc6>
 80065b8:	9b03      	ldr	r3, [sp, #12]
 80065ba:	1d19      	adds	r1, r3, #4
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	9103      	str	r1, [sp, #12]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	bfbb      	ittet	lt
 80065c4:	425b      	neglt	r3, r3
 80065c6:	f042 0202 	orrlt.w	r2, r2, #2
 80065ca:	9307      	strge	r3, [sp, #28]
 80065cc:	9307      	strlt	r3, [sp, #28]
 80065ce:	bfb8      	it	lt
 80065d0:	9204      	strlt	r2, [sp, #16]
 80065d2:	7823      	ldrb	r3, [r4, #0]
 80065d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80065d6:	d10a      	bne.n	80065ee <_vfiprintf_r+0x156>
 80065d8:	7863      	ldrb	r3, [r4, #1]
 80065da:	2b2a      	cmp	r3, #42	@ 0x2a
 80065dc:	d132      	bne.n	8006644 <_vfiprintf_r+0x1ac>
 80065de:	9b03      	ldr	r3, [sp, #12]
 80065e0:	1d1a      	adds	r2, r3, #4
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	9203      	str	r2, [sp, #12]
 80065e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065ea:	3402      	adds	r4, #2
 80065ec:	9305      	str	r3, [sp, #20]
 80065ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80066c4 <_vfiprintf_r+0x22c>
 80065f2:	7821      	ldrb	r1, [r4, #0]
 80065f4:	2203      	movs	r2, #3
 80065f6:	4650      	mov	r0, sl
 80065f8:	f7f9 fdea 	bl	80001d0 <memchr>
 80065fc:	b138      	cbz	r0, 800660e <_vfiprintf_r+0x176>
 80065fe:	9b04      	ldr	r3, [sp, #16]
 8006600:	eba0 000a 	sub.w	r0, r0, sl
 8006604:	2240      	movs	r2, #64	@ 0x40
 8006606:	4082      	lsls	r2, r0
 8006608:	4313      	orrs	r3, r2
 800660a:	3401      	adds	r4, #1
 800660c:	9304      	str	r3, [sp, #16]
 800660e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006612:	4829      	ldr	r0, [pc, #164]	@ (80066b8 <_vfiprintf_r+0x220>)
 8006614:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006618:	2206      	movs	r2, #6
 800661a:	f7f9 fdd9 	bl	80001d0 <memchr>
 800661e:	2800      	cmp	r0, #0
 8006620:	d03f      	beq.n	80066a2 <_vfiprintf_r+0x20a>
 8006622:	4b26      	ldr	r3, [pc, #152]	@ (80066bc <_vfiprintf_r+0x224>)
 8006624:	bb1b      	cbnz	r3, 800666e <_vfiprintf_r+0x1d6>
 8006626:	9b03      	ldr	r3, [sp, #12]
 8006628:	3307      	adds	r3, #7
 800662a:	f023 0307 	bic.w	r3, r3, #7
 800662e:	3308      	adds	r3, #8
 8006630:	9303      	str	r3, [sp, #12]
 8006632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006634:	443b      	add	r3, r7
 8006636:	9309      	str	r3, [sp, #36]	@ 0x24
 8006638:	e76a      	b.n	8006510 <_vfiprintf_r+0x78>
 800663a:	fb0c 3202 	mla	r2, ip, r2, r3
 800663e:	460c      	mov	r4, r1
 8006640:	2001      	movs	r0, #1
 8006642:	e7a8      	b.n	8006596 <_vfiprintf_r+0xfe>
 8006644:	2300      	movs	r3, #0
 8006646:	3401      	adds	r4, #1
 8006648:	9305      	str	r3, [sp, #20]
 800664a:	4619      	mov	r1, r3
 800664c:	f04f 0c0a 	mov.w	ip, #10
 8006650:	4620      	mov	r0, r4
 8006652:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006656:	3a30      	subs	r2, #48	@ 0x30
 8006658:	2a09      	cmp	r2, #9
 800665a:	d903      	bls.n	8006664 <_vfiprintf_r+0x1cc>
 800665c:	2b00      	cmp	r3, #0
 800665e:	d0c6      	beq.n	80065ee <_vfiprintf_r+0x156>
 8006660:	9105      	str	r1, [sp, #20]
 8006662:	e7c4      	b.n	80065ee <_vfiprintf_r+0x156>
 8006664:	fb0c 2101 	mla	r1, ip, r1, r2
 8006668:	4604      	mov	r4, r0
 800666a:	2301      	movs	r3, #1
 800666c:	e7f0      	b.n	8006650 <_vfiprintf_r+0x1b8>
 800666e:	ab03      	add	r3, sp, #12
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	462a      	mov	r2, r5
 8006674:	4b12      	ldr	r3, [pc, #72]	@ (80066c0 <_vfiprintf_r+0x228>)
 8006676:	a904      	add	r1, sp, #16
 8006678:	4630      	mov	r0, r6
 800667a:	f7fd fd25 	bl	80040c8 <_printf_float>
 800667e:	4607      	mov	r7, r0
 8006680:	1c78      	adds	r0, r7, #1
 8006682:	d1d6      	bne.n	8006632 <_vfiprintf_r+0x19a>
 8006684:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006686:	07d9      	lsls	r1, r3, #31
 8006688:	d405      	bmi.n	8006696 <_vfiprintf_r+0x1fe>
 800668a:	89ab      	ldrh	r3, [r5, #12]
 800668c:	059a      	lsls	r2, r3, #22
 800668e:	d402      	bmi.n	8006696 <_vfiprintf_r+0x1fe>
 8006690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006692:	f7fe faa1 	bl	8004bd8 <__retarget_lock_release_recursive>
 8006696:	89ab      	ldrh	r3, [r5, #12]
 8006698:	065b      	lsls	r3, r3, #25
 800669a:	f53f af1f 	bmi.w	80064dc <_vfiprintf_r+0x44>
 800669e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066a0:	e71e      	b.n	80064e0 <_vfiprintf_r+0x48>
 80066a2:	ab03      	add	r3, sp, #12
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	462a      	mov	r2, r5
 80066a8:	4b05      	ldr	r3, [pc, #20]	@ (80066c0 <_vfiprintf_r+0x228>)
 80066aa:	a904      	add	r1, sp, #16
 80066ac:	4630      	mov	r0, r6
 80066ae:	f7fd ffa3 	bl	80045f8 <_printf_i>
 80066b2:	e7e4      	b.n	800667e <_vfiprintf_r+0x1e6>
 80066b4:	08008a20 	.word	0x08008a20
 80066b8:	08008a2a 	.word	0x08008a2a
 80066bc:	080040c9 	.word	0x080040c9
 80066c0:	08006473 	.word	0x08006473
 80066c4:	08008a26 	.word	0x08008a26

080066c8 <__sflush_r>:
 80066c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d0:	0716      	lsls	r6, r2, #28
 80066d2:	4605      	mov	r5, r0
 80066d4:	460c      	mov	r4, r1
 80066d6:	d454      	bmi.n	8006782 <__sflush_r+0xba>
 80066d8:	684b      	ldr	r3, [r1, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	dc02      	bgt.n	80066e4 <__sflush_r+0x1c>
 80066de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	dd48      	ble.n	8006776 <__sflush_r+0xae>
 80066e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066e6:	2e00      	cmp	r6, #0
 80066e8:	d045      	beq.n	8006776 <__sflush_r+0xae>
 80066ea:	2300      	movs	r3, #0
 80066ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80066f0:	682f      	ldr	r7, [r5, #0]
 80066f2:	6a21      	ldr	r1, [r4, #32]
 80066f4:	602b      	str	r3, [r5, #0]
 80066f6:	d030      	beq.n	800675a <__sflush_r+0x92>
 80066f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80066fa:	89a3      	ldrh	r3, [r4, #12]
 80066fc:	0759      	lsls	r1, r3, #29
 80066fe:	d505      	bpl.n	800670c <__sflush_r+0x44>
 8006700:	6863      	ldr	r3, [r4, #4]
 8006702:	1ad2      	subs	r2, r2, r3
 8006704:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006706:	b10b      	cbz	r3, 800670c <__sflush_r+0x44>
 8006708:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800670a:	1ad2      	subs	r2, r2, r3
 800670c:	2300      	movs	r3, #0
 800670e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006710:	6a21      	ldr	r1, [r4, #32]
 8006712:	4628      	mov	r0, r5
 8006714:	47b0      	blx	r6
 8006716:	1c43      	adds	r3, r0, #1
 8006718:	89a3      	ldrh	r3, [r4, #12]
 800671a:	d106      	bne.n	800672a <__sflush_r+0x62>
 800671c:	6829      	ldr	r1, [r5, #0]
 800671e:	291d      	cmp	r1, #29
 8006720:	d82b      	bhi.n	800677a <__sflush_r+0xb2>
 8006722:	4a2a      	ldr	r2, [pc, #168]	@ (80067cc <__sflush_r+0x104>)
 8006724:	410a      	asrs	r2, r1
 8006726:	07d6      	lsls	r6, r2, #31
 8006728:	d427      	bmi.n	800677a <__sflush_r+0xb2>
 800672a:	2200      	movs	r2, #0
 800672c:	6062      	str	r2, [r4, #4]
 800672e:	04d9      	lsls	r1, r3, #19
 8006730:	6922      	ldr	r2, [r4, #16]
 8006732:	6022      	str	r2, [r4, #0]
 8006734:	d504      	bpl.n	8006740 <__sflush_r+0x78>
 8006736:	1c42      	adds	r2, r0, #1
 8006738:	d101      	bne.n	800673e <__sflush_r+0x76>
 800673a:	682b      	ldr	r3, [r5, #0]
 800673c:	b903      	cbnz	r3, 8006740 <__sflush_r+0x78>
 800673e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006740:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006742:	602f      	str	r7, [r5, #0]
 8006744:	b1b9      	cbz	r1, 8006776 <__sflush_r+0xae>
 8006746:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800674a:	4299      	cmp	r1, r3
 800674c:	d002      	beq.n	8006754 <__sflush_r+0x8c>
 800674e:	4628      	mov	r0, r5
 8006750:	f7ff f89e 	bl	8005890 <_free_r>
 8006754:	2300      	movs	r3, #0
 8006756:	6363      	str	r3, [r4, #52]	@ 0x34
 8006758:	e00d      	b.n	8006776 <__sflush_r+0xae>
 800675a:	2301      	movs	r3, #1
 800675c:	4628      	mov	r0, r5
 800675e:	47b0      	blx	r6
 8006760:	4602      	mov	r2, r0
 8006762:	1c50      	adds	r0, r2, #1
 8006764:	d1c9      	bne.n	80066fa <__sflush_r+0x32>
 8006766:	682b      	ldr	r3, [r5, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d0c6      	beq.n	80066fa <__sflush_r+0x32>
 800676c:	2b1d      	cmp	r3, #29
 800676e:	d001      	beq.n	8006774 <__sflush_r+0xac>
 8006770:	2b16      	cmp	r3, #22
 8006772:	d11e      	bne.n	80067b2 <__sflush_r+0xea>
 8006774:	602f      	str	r7, [r5, #0]
 8006776:	2000      	movs	r0, #0
 8006778:	e022      	b.n	80067c0 <__sflush_r+0xf8>
 800677a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800677e:	b21b      	sxth	r3, r3
 8006780:	e01b      	b.n	80067ba <__sflush_r+0xf2>
 8006782:	690f      	ldr	r7, [r1, #16]
 8006784:	2f00      	cmp	r7, #0
 8006786:	d0f6      	beq.n	8006776 <__sflush_r+0xae>
 8006788:	0793      	lsls	r3, r2, #30
 800678a:	680e      	ldr	r6, [r1, #0]
 800678c:	bf08      	it	eq
 800678e:	694b      	ldreq	r3, [r1, #20]
 8006790:	600f      	str	r7, [r1, #0]
 8006792:	bf18      	it	ne
 8006794:	2300      	movne	r3, #0
 8006796:	eba6 0807 	sub.w	r8, r6, r7
 800679a:	608b      	str	r3, [r1, #8]
 800679c:	f1b8 0f00 	cmp.w	r8, #0
 80067a0:	dde9      	ble.n	8006776 <__sflush_r+0xae>
 80067a2:	6a21      	ldr	r1, [r4, #32]
 80067a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80067a6:	4643      	mov	r3, r8
 80067a8:	463a      	mov	r2, r7
 80067aa:	4628      	mov	r0, r5
 80067ac:	47b0      	blx	r6
 80067ae:	2800      	cmp	r0, #0
 80067b0:	dc08      	bgt.n	80067c4 <__sflush_r+0xfc>
 80067b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067ba:	81a3      	strh	r3, [r4, #12]
 80067bc:	f04f 30ff 	mov.w	r0, #4294967295
 80067c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067c4:	4407      	add	r7, r0
 80067c6:	eba8 0800 	sub.w	r8, r8, r0
 80067ca:	e7e7      	b.n	800679c <__sflush_r+0xd4>
 80067cc:	dfbffffe 	.word	0xdfbffffe

080067d0 <_fflush_r>:
 80067d0:	b538      	push	{r3, r4, r5, lr}
 80067d2:	690b      	ldr	r3, [r1, #16]
 80067d4:	4605      	mov	r5, r0
 80067d6:	460c      	mov	r4, r1
 80067d8:	b913      	cbnz	r3, 80067e0 <_fflush_r+0x10>
 80067da:	2500      	movs	r5, #0
 80067dc:	4628      	mov	r0, r5
 80067de:	bd38      	pop	{r3, r4, r5, pc}
 80067e0:	b118      	cbz	r0, 80067ea <_fflush_r+0x1a>
 80067e2:	6a03      	ldr	r3, [r0, #32]
 80067e4:	b90b      	cbnz	r3, 80067ea <_fflush_r+0x1a>
 80067e6:	f7fe f8b3 	bl	8004950 <__sinit>
 80067ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d0f3      	beq.n	80067da <_fflush_r+0xa>
 80067f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80067f4:	07d0      	lsls	r0, r2, #31
 80067f6:	d404      	bmi.n	8006802 <_fflush_r+0x32>
 80067f8:	0599      	lsls	r1, r3, #22
 80067fa:	d402      	bmi.n	8006802 <_fflush_r+0x32>
 80067fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067fe:	f7fe f9ea 	bl	8004bd6 <__retarget_lock_acquire_recursive>
 8006802:	4628      	mov	r0, r5
 8006804:	4621      	mov	r1, r4
 8006806:	f7ff ff5f 	bl	80066c8 <__sflush_r>
 800680a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800680c:	07da      	lsls	r2, r3, #31
 800680e:	4605      	mov	r5, r0
 8006810:	d4e4      	bmi.n	80067dc <_fflush_r+0xc>
 8006812:	89a3      	ldrh	r3, [r4, #12]
 8006814:	059b      	lsls	r3, r3, #22
 8006816:	d4e1      	bmi.n	80067dc <_fflush_r+0xc>
 8006818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800681a:	f7fe f9dd 	bl	8004bd8 <__retarget_lock_release_recursive>
 800681e:	e7dd      	b.n	80067dc <_fflush_r+0xc>

08006820 <__swbuf_r>:
 8006820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006822:	460e      	mov	r6, r1
 8006824:	4614      	mov	r4, r2
 8006826:	4605      	mov	r5, r0
 8006828:	b118      	cbz	r0, 8006832 <__swbuf_r+0x12>
 800682a:	6a03      	ldr	r3, [r0, #32]
 800682c:	b90b      	cbnz	r3, 8006832 <__swbuf_r+0x12>
 800682e:	f7fe f88f 	bl	8004950 <__sinit>
 8006832:	69a3      	ldr	r3, [r4, #24]
 8006834:	60a3      	str	r3, [r4, #8]
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	071a      	lsls	r2, r3, #28
 800683a:	d501      	bpl.n	8006840 <__swbuf_r+0x20>
 800683c:	6923      	ldr	r3, [r4, #16]
 800683e:	b943      	cbnz	r3, 8006852 <__swbuf_r+0x32>
 8006840:	4621      	mov	r1, r4
 8006842:	4628      	mov	r0, r5
 8006844:	f000 f82a 	bl	800689c <__swsetup_r>
 8006848:	b118      	cbz	r0, 8006852 <__swbuf_r+0x32>
 800684a:	f04f 37ff 	mov.w	r7, #4294967295
 800684e:	4638      	mov	r0, r7
 8006850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006852:	6823      	ldr	r3, [r4, #0]
 8006854:	6922      	ldr	r2, [r4, #16]
 8006856:	1a98      	subs	r0, r3, r2
 8006858:	6963      	ldr	r3, [r4, #20]
 800685a:	b2f6      	uxtb	r6, r6
 800685c:	4283      	cmp	r3, r0
 800685e:	4637      	mov	r7, r6
 8006860:	dc05      	bgt.n	800686e <__swbuf_r+0x4e>
 8006862:	4621      	mov	r1, r4
 8006864:	4628      	mov	r0, r5
 8006866:	f7ff ffb3 	bl	80067d0 <_fflush_r>
 800686a:	2800      	cmp	r0, #0
 800686c:	d1ed      	bne.n	800684a <__swbuf_r+0x2a>
 800686e:	68a3      	ldr	r3, [r4, #8]
 8006870:	3b01      	subs	r3, #1
 8006872:	60a3      	str	r3, [r4, #8]
 8006874:	6823      	ldr	r3, [r4, #0]
 8006876:	1c5a      	adds	r2, r3, #1
 8006878:	6022      	str	r2, [r4, #0]
 800687a:	701e      	strb	r6, [r3, #0]
 800687c:	6962      	ldr	r2, [r4, #20]
 800687e:	1c43      	adds	r3, r0, #1
 8006880:	429a      	cmp	r2, r3
 8006882:	d004      	beq.n	800688e <__swbuf_r+0x6e>
 8006884:	89a3      	ldrh	r3, [r4, #12]
 8006886:	07db      	lsls	r3, r3, #31
 8006888:	d5e1      	bpl.n	800684e <__swbuf_r+0x2e>
 800688a:	2e0a      	cmp	r6, #10
 800688c:	d1df      	bne.n	800684e <__swbuf_r+0x2e>
 800688e:	4621      	mov	r1, r4
 8006890:	4628      	mov	r0, r5
 8006892:	f7ff ff9d 	bl	80067d0 <_fflush_r>
 8006896:	2800      	cmp	r0, #0
 8006898:	d0d9      	beq.n	800684e <__swbuf_r+0x2e>
 800689a:	e7d6      	b.n	800684a <__swbuf_r+0x2a>

0800689c <__swsetup_r>:
 800689c:	b538      	push	{r3, r4, r5, lr}
 800689e:	4b29      	ldr	r3, [pc, #164]	@ (8006944 <__swsetup_r+0xa8>)
 80068a0:	4605      	mov	r5, r0
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	460c      	mov	r4, r1
 80068a6:	b118      	cbz	r0, 80068b0 <__swsetup_r+0x14>
 80068a8:	6a03      	ldr	r3, [r0, #32]
 80068aa:	b90b      	cbnz	r3, 80068b0 <__swsetup_r+0x14>
 80068ac:	f7fe f850 	bl	8004950 <__sinit>
 80068b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068b4:	0719      	lsls	r1, r3, #28
 80068b6:	d422      	bmi.n	80068fe <__swsetup_r+0x62>
 80068b8:	06da      	lsls	r2, r3, #27
 80068ba:	d407      	bmi.n	80068cc <__swsetup_r+0x30>
 80068bc:	2209      	movs	r2, #9
 80068be:	602a      	str	r2, [r5, #0]
 80068c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068c4:	81a3      	strh	r3, [r4, #12]
 80068c6:	f04f 30ff 	mov.w	r0, #4294967295
 80068ca:	e033      	b.n	8006934 <__swsetup_r+0x98>
 80068cc:	0758      	lsls	r0, r3, #29
 80068ce:	d512      	bpl.n	80068f6 <__swsetup_r+0x5a>
 80068d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068d2:	b141      	cbz	r1, 80068e6 <__swsetup_r+0x4a>
 80068d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80068d8:	4299      	cmp	r1, r3
 80068da:	d002      	beq.n	80068e2 <__swsetup_r+0x46>
 80068dc:	4628      	mov	r0, r5
 80068de:	f7fe ffd7 	bl	8005890 <_free_r>
 80068e2:	2300      	movs	r3, #0
 80068e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80068e6:	89a3      	ldrh	r3, [r4, #12]
 80068e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80068ec:	81a3      	strh	r3, [r4, #12]
 80068ee:	2300      	movs	r3, #0
 80068f0:	6063      	str	r3, [r4, #4]
 80068f2:	6923      	ldr	r3, [r4, #16]
 80068f4:	6023      	str	r3, [r4, #0]
 80068f6:	89a3      	ldrh	r3, [r4, #12]
 80068f8:	f043 0308 	orr.w	r3, r3, #8
 80068fc:	81a3      	strh	r3, [r4, #12]
 80068fe:	6923      	ldr	r3, [r4, #16]
 8006900:	b94b      	cbnz	r3, 8006916 <__swsetup_r+0x7a>
 8006902:	89a3      	ldrh	r3, [r4, #12]
 8006904:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800690c:	d003      	beq.n	8006916 <__swsetup_r+0x7a>
 800690e:	4621      	mov	r1, r4
 8006910:	4628      	mov	r0, r5
 8006912:	f000 f8e1 	bl	8006ad8 <__smakebuf_r>
 8006916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800691a:	f013 0201 	ands.w	r2, r3, #1
 800691e:	d00a      	beq.n	8006936 <__swsetup_r+0x9a>
 8006920:	2200      	movs	r2, #0
 8006922:	60a2      	str	r2, [r4, #8]
 8006924:	6962      	ldr	r2, [r4, #20]
 8006926:	4252      	negs	r2, r2
 8006928:	61a2      	str	r2, [r4, #24]
 800692a:	6922      	ldr	r2, [r4, #16]
 800692c:	b942      	cbnz	r2, 8006940 <__swsetup_r+0xa4>
 800692e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006932:	d1c5      	bne.n	80068c0 <__swsetup_r+0x24>
 8006934:	bd38      	pop	{r3, r4, r5, pc}
 8006936:	0799      	lsls	r1, r3, #30
 8006938:	bf58      	it	pl
 800693a:	6962      	ldrpl	r2, [r4, #20]
 800693c:	60a2      	str	r2, [r4, #8]
 800693e:	e7f4      	b.n	800692a <__swsetup_r+0x8e>
 8006940:	2000      	movs	r0, #0
 8006942:	e7f7      	b.n	8006934 <__swsetup_r+0x98>
 8006944:	20000018 	.word	0x20000018

08006948 <_sbrk_r>:
 8006948:	b538      	push	{r3, r4, r5, lr}
 800694a:	4d06      	ldr	r5, [pc, #24]	@ (8006964 <_sbrk_r+0x1c>)
 800694c:	2300      	movs	r3, #0
 800694e:	4604      	mov	r4, r0
 8006950:	4608      	mov	r0, r1
 8006952:	602b      	str	r3, [r5, #0]
 8006954:	f7fb fa76 	bl	8001e44 <_sbrk>
 8006958:	1c43      	adds	r3, r0, #1
 800695a:	d102      	bne.n	8006962 <_sbrk_r+0x1a>
 800695c:	682b      	ldr	r3, [r5, #0]
 800695e:	b103      	cbz	r3, 8006962 <_sbrk_r+0x1a>
 8006960:	6023      	str	r3, [r4, #0]
 8006962:	bd38      	pop	{r3, r4, r5, pc}
 8006964:	200007f4 	.word	0x200007f4

08006968 <__assert_func>:
 8006968:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800696a:	4614      	mov	r4, r2
 800696c:	461a      	mov	r2, r3
 800696e:	4b09      	ldr	r3, [pc, #36]	@ (8006994 <__assert_func+0x2c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4605      	mov	r5, r0
 8006974:	68d8      	ldr	r0, [r3, #12]
 8006976:	b954      	cbnz	r4, 800698e <__assert_func+0x26>
 8006978:	4b07      	ldr	r3, [pc, #28]	@ (8006998 <__assert_func+0x30>)
 800697a:	461c      	mov	r4, r3
 800697c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006980:	9100      	str	r1, [sp, #0]
 8006982:	462b      	mov	r3, r5
 8006984:	4905      	ldr	r1, [pc, #20]	@ (800699c <__assert_func+0x34>)
 8006986:	f000 f86f 	bl	8006a68 <fiprintf>
 800698a:	f000 f903 	bl	8006b94 <abort>
 800698e:	4b04      	ldr	r3, [pc, #16]	@ (80069a0 <__assert_func+0x38>)
 8006990:	e7f4      	b.n	800697c <__assert_func+0x14>
 8006992:	bf00      	nop
 8006994:	20000018 	.word	0x20000018
 8006998:	08008a76 	.word	0x08008a76
 800699c:	08008a48 	.word	0x08008a48
 80069a0:	08008a3b 	.word	0x08008a3b

080069a4 <_calloc_r>:
 80069a4:	b570      	push	{r4, r5, r6, lr}
 80069a6:	fba1 5402 	umull	r5, r4, r1, r2
 80069aa:	b93c      	cbnz	r4, 80069bc <_calloc_r+0x18>
 80069ac:	4629      	mov	r1, r5
 80069ae:	f7fe ffe3 	bl	8005978 <_malloc_r>
 80069b2:	4606      	mov	r6, r0
 80069b4:	b928      	cbnz	r0, 80069c2 <_calloc_r+0x1e>
 80069b6:	2600      	movs	r6, #0
 80069b8:	4630      	mov	r0, r6
 80069ba:	bd70      	pop	{r4, r5, r6, pc}
 80069bc:	220c      	movs	r2, #12
 80069be:	6002      	str	r2, [r0, #0]
 80069c0:	e7f9      	b.n	80069b6 <_calloc_r+0x12>
 80069c2:	462a      	mov	r2, r5
 80069c4:	4621      	mov	r1, r4
 80069c6:	f7fe f888 	bl	8004ada <memset>
 80069ca:	e7f5      	b.n	80069b8 <_calloc_r+0x14>

080069cc <__ascii_mbtowc>:
 80069cc:	b082      	sub	sp, #8
 80069ce:	b901      	cbnz	r1, 80069d2 <__ascii_mbtowc+0x6>
 80069d0:	a901      	add	r1, sp, #4
 80069d2:	b142      	cbz	r2, 80069e6 <__ascii_mbtowc+0x1a>
 80069d4:	b14b      	cbz	r3, 80069ea <__ascii_mbtowc+0x1e>
 80069d6:	7813      	ldrb	r3, [r2, #0]
 80069d8:	600b      	str	r3, [r1, #0]
 80069da:	7812      	ldrb	r2, [r2, #0]
 80069dc:	1e10      	subs	r0, r2, #0
 80069de:	bf18      	it	ne
 80069e0:	2001      	movne	r0, #1
 80069e2:	b002      	add	sp, #8
 80069e4:	4770      	bx	lr
 80069e6:	4610      	mov	r0, r2
 80069e8:	e7fb      	b.n	80069e2 <__ascii_mbtowc+0x16>
 80069ea:	f06f 0001 	mvn.w	r0, #1
 80069ee:	e7f8      	b.n	80069e2 <__ascii_mbtowc+0x16>

080069f0 <_realloc_r>:
 80069f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069f4:	4680      	mov	r8, r0
 80069f6:	4615      	mov	r5, r2
 80069f8:	460c      	mov	r4, r1
 80069fa:	b921      	cbnz	r1, 8006a06 <_realloc_r+0x16>
 80069fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a00:	4611      	mov	r1, r2
 8006a02:	f7fe bfb9 	b.w	8005978 <_malloc_r>
 8006a06:	b92a      	cbnz	r2, 8006a14 <_realloc_r+0x24>
 8006a08:	f7fe ff42 	bl	8005890 <_free_r>
 8006a0c:	2400      	movs	r4, #0
 8006a0e:	4620      	mov	r0, r4
 8006a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a14:	f000 f8c5 	bl	8006ba2 <_malloc_usable_size_r>
 8006a18:	4285      	cmp	r5, r0
 8006a1a:	4606      	mov	r6, r0
 8006a1c:	d802      	bhi.n	8006a24 <_realloc_r+0x34>
 8006a1e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006a22:	d8f4      	bhi.n	8006a0e <_realloc_r+0x1e>
 8006a24:	4629      	mov	r1, r5
 8006a26:	4640      	mov	r0, r8
 8006a28:	f7fe ffa6 	bl	8005978 <_malloc_r>
 8006a2c:	4607      	mov	r7, r0
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	d0ec      	beq.n	8006a0c <_realloc_r+0x1c>
 8006a32:	42b5      	cmp	r5, r6
 8006a34:	462a      	mov	r2, r5
 8006a36:	4621      	mov	r1, r4
 8006a38:	bf28      	it	cs
 8006a3a:	4632      	movcs	r2, r6
 8006a3c:	f7fe f8cd 	bl	8004bda <memcpy>
 8006a40:	4621      	mov	r1, r4
 8006a42:	4640      	mov	r0, r8
 8006a44:	f7fe ff24 	bl	8005890 <_free_r>
 8006a48:	463c      	mov	r4, r7
 8006a4a:	e7e0      	b.n	8006a0e <_realloc_r+0x1e>

08006a4c <__ascii_wctomb>:
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	4608      	mov	r0, r1
 8006a50:	b141      	cbz	r1, 8006a64 <__ascii_wctomb+0x18>
 8006a52:	2aff      	cmp	r2, #255	@ 0xff
 8006a54:	d904      	bls.n	8006a60 <__ascii_wctomb+0x14>
 8006a56:	228a      	movs	r2, #138	@ 0x8a
 8006a58:	601a      	str	r2, [r3, #0]
 8006a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a5e:	4770      	bx	lr
 8006a60:	700a      	strb	r2, [r1, #0]
 8006a62:	2001      	movs	r0, #1
 8006a64:	4770      	bx	lr
	...

08006a68 <fiprintf>:
 8006a68:	b40e      	push	{r1, r2, r3}
 8006a6a:	b503      	push	{r0, r1, lr}
 8006a6c:	4601      	mov	r1, r0
 8006a6e:	ab03      	add	r3, sp, #12
 8006a70:	4805      	ldr	r0, [pc, #20]	@ (8006a88 <fiprintf+0x20>)
 8006a72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a76:	6800      	ldr	r0, [r0, #0]
 8006a78:	9301      	str	r3, [sp, #4]
 8006a7a:	f7ff fd0d 	bl	8006498 <_vfiprintf_r>
 8006a7e:	b002      	add	sp, #8
 8006a80:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a84:	b003      	add	sp, #12
 8006a86:	4770      	bx	lr
 8006a88:	20000018 	.word	0x20000018

08006a8c <__swhatbuf_r>:
 8006a8c:	b570      	push	{r4, r5, r6, lr}
 8006a8e:	460c      	mov	r4, r1
 8006a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a94:	2900      	cmp	r1, #0
 8006a96:	b096      	sub	sp, #88	@ 0x58
 8006a98:	4615      	mov	r5, r2
 8006a9a:	461e      	mov	r6, r3
 8006a9c:	da0d      	bge.n	8006aba <__swhatbuf_r+0x2e>
 8006a9e:	89a3      	ldrh	r3, [r4, #12]
 8006aa0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006aa4:	f04f 0100 	mov.w	r1, #0
 8006aa8:	bf14      	ite	ne
 8006aaa:	2340      	movne	r3, #64	@ 0x40
 8006aac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006ab0:	2000      	movs	r0, #0
 8006ab2:	6031      	str	r1, [r6, #0]
 8006ab4:	602b      	str	r3, [r5, #0]
 8006ab6:	b016      	add	sp, #88	@ 0x58
 8006ab8:	bd70      	pop	{r4, r5, r6, pc}
 8006aba:	466a      	mov	r2, sp
 8006abc:	f000 f848 	bl	8006b50 <_fstat_r>
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	dbec      	blt.n	8006a9e <__swhatbuf_r+0x12>
 8006ac4:	9901      	ldr	r1, [sp, #4]
 8006ac6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006aca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ace:	4259      	negs	r1, r3
 8006ad0:	4159      	adcs	r1, r3
 8006ad2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ad6:	e7eb      	b.n	8006ab0 <__swhatbuf_r+0x24>

08006ad8 <__smakebuf_r>:
 8006ad8:	898b      	ldrh	r3, [r1, #12]
 8006ada:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006adc:	079d      	lsls	r5, r3, #30
 8006ade:	4606      	mov	r6, r0
 8006ae0:	460c      	mov	r4, r1
 8006ae2:	d507      	bpl.n	8006af4 <__smakebuf_r+0x1c>
 8006ae4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	6123      	str	r3, [r4, #16]
 8006aec:	2301      	movs	r3, #1
 8006aee:	6163      	str	r3, [r4, #20]
 8006af0:	b003      	add	sp, #12
 8006af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006af4:	ab01      	add	r3, sp, #4
 8006af6:	466a      	mov	r2, sp
 8006af8:	f7ff ffc8 	bl	8006a8c <__swhatbuf_r>
 8006afc:	9f00      	ldr	r7, [sp, #0]
 8006afe:	4605      	mov	r5, r0
 8006b00:	4639      	mov	r1, r7
 8006b02:	4630      	mov	r0, r6
 8006b04:	f7fe ff38 	bl	8005978 <_malloc_r>
 8006b08:	b948      	cbnz	r0, 8006b1e <__smakebuf_r+0x46>
 8006b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b0e:	059a      	lsls	r2, r3, #22
 8006b10:	d4ee      	bmi.n	8006af0 <__smakebuf_r+0x18>
 8006b12:	f023 0303 	bic.w	r3, r3, #3
 8006b16:	f043 0302 	orr.w	r3, r3, #2
 8006b1a:	81a3      	strh	r3, [r4, #12]
 8006b1c:	e7e2      	b.n	8006ae4 <__smakebuf_r+0xc>
 8006b1e:	89a3      	ldrh	r3, [r4, #12]
 8006b20:	6020      	str	r0, [r4, #0]
 8006b22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b26:	81a3      	strh	r3, [r4, #12]
 8006b28:	9b01      	ldr	r3, [sp, #4]
 8006b2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006b2e:	b15b      	cbz	r3, 8006b48 <__smakebuf_r+0x70>
 8006b30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b34:	4630      	mov	r0, r6
 8006b36:	f000 f81d 	bl	8006b74 <_isatty_r>
 8006b3a:	b128      	cbz	r0, 8006b48 <__smakebuf_r+0x70>
 8006b3c:	89a3      	ldrh	r3, [r4, #12]
 8006b3e:	f023 0303 	bic.w	r3, r3, #3
 8006b42:	f043 0301 	orr.w	r3, r3, #1
 8006b46:	81a3      	strh	r3, [r4, #12]
 8006b48:	89a3      	ldrh	r3, [r4, #12]
 8006b4a:	431d      	orrs	r5, r3
 8006b4c:	81a5      	strh	r5, [r4, #12]
 8006b4e:	e7cf      	b.n	8006af0 <__smakebuf_r+0x18>

08006b50 <_fstat_r>:
 8006b50:	b538      	push	{r3, r4, r5, lr}
 8006b52:	4d07      	ldr	r5, [pc, #28]	@ (8006b70 <_fstat_r+0x20>)
 8006b54:	2300      	movs	r3, #0
 8006b56:	4604      	mov	r4, r0
 8006b58:	4608      	mov	r0, r1
 8006b5a:	4611      	mov	r1, r2
 8006b5c:	602b      	str	r3, [r5, #0]
 8006b5e:	f7fb f948 	bl	8001df2 <_fstat>
 8006b62:	1c43      	adds	r3, r0, #1
 8006b64:	d102      	bne.n	8006b6c <_fstat_r+0x1c>
 8006b66:	682b      	ldr	r3, [r5, #0]
 8006b68:	b103      	cbz	r3, 8006b6c <_fstat_r+0x1c>
 8006b6a:	6023      	str	r3, [r4, #0]
 8006b6c:	bd38      	pop	{r3, r4, r5, pc}
 8006b6e:	bf00      	nop
 8006b70:	200007f4 	.word	0x200007f4

08006b74 <_isatty_r>:
 8006b74:	b538      	push	{r3, r4, r5, lr}
 8006b76:	4d06      	ldr	r5, [pc, #24]	@ (8006b90 <_isatty_r+0x1c>)
 8006b78:	2300      	movs	r3, #0
 8006b7a:	4604      	mov	r4, r0
 8006b7c:	4608      	mov	r0, r1
 8006b7e:	602b      	str	r3, [r5, #0]
 8006b80:	f7fb f947 	bl	8001e12 <_isatty>
 8006b84:	1c43      	adds	r3, r0, #1
 8006b86:	d102      	bne.n	8006b8e <_isatty_r+0x1a>
 8006b88:	682b      	ldr	r3, [r5, #0]
 8006b8a:	b103      	cbz	r3, 8006b8e <_isatty_r+0x1a>
 8006b8c:	6023      	str	r3, [r4, #0]
 8006b8e:	bd38      	pop	{r3, r4, r5, pc}
 8006b90:	200007f4 	.word	0x200007f4

08006b94 <abort>:
 8006b94:	b508      	push	{r3, lr}
 8006b96:	2006      	movs	r0, #6
 8006b98:	f000 f834 	bl	8006c04 <raise>
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	f7fb f8d8 	bl	8001d52 <_exit>

08006ba2 <_malloc_usable_size_r>:
 8006ba2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ba6:	1f18      	subs	r0, r3, #4
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	bfbc      	itt	lt
 8006bac:	580b      	ldrlt	r3, [r1, r0]
 8006bae:	18c0      	addlt	r0, r0, r3
 8006bb0:	4770      	bx	lr

08006bb2 <_raise_r>:
 8006bb2:	291f      	cmp	r1, #31
 8006bb4:	b538      	push	{r3, r4, r5, lr}
 8006bb6:	4605      	mov	r5, r0
 8006bb8:	460c      	mov	r4, r1
 8006bba:	d904      	bls.n	8006bc6 <_raise_r+0x14>
 8006bbc:	2316      	movs	r3, #22
 8006bbe:	6003      	str	r3, [r0, #0]
 8006bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc4:	bd38      	pop	{r3, r4, r5, pc}
 8006bc6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006bc8:	b112      	cbz	r2, 8006bd0 <_raise_r+0x1e>
 8006bca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bce:	b94b      	cbnz	r3, 8006be4 <_raise_r+0x32>
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	f000 f831 	bl	8006c38 <_getpid_r>
 8006bd6:	4622      	mov	r2, r4
 8006bd8:	4601      	mov	r1, r0
 8006bda:	4628      	mov	r0, r5
 8006bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006be0:	f000 b818 	b.w	8006c14 <_kill_r>
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d00a      	beq.n	8006bfe <_raise_r+0x4c>
 8006be8:	1c59      	adds	r1, r3, #1
 8006bea:	d103      	bne.n	8006bf4 <_raise_r+0x42>
 8006bec:	2316      	movs	r3, #22
 8006bee:	6003      	str	r3, [r0, #0]
 8006bf0:	2001      	movs	r0, #1
 8006bf2:	e7e7      	b.n	8006bc4 <_raise_r+0x12>
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006bfa:	4620      	mov	r0, r4
 8006bfc:	4798      	blx	r3
 8006bfe:	2000      	movs	r0, #0
 8006c00:	e7e0      	b.n	8006bc4 <_raise_r+0x12>
	...

08006c04 <raise>:
 8006c04:	4b02      	ldr	r3, [pc, #8]	@ (8006c10 <raise+0xc>)
 8006c06:	4601      	mov	r1, r0
 8006c08:	6818      	ldr	r0, [r3, #0]
 8006c0a:	f7ff bfd2 	b.w	8006bb2 <_raise_r>
 8006c0e:	bf00      	nop
 8006c10:	20000018 	.word	0x20000018

08006c14 <_kill_r>:
 8006c14:	b538      	push	{r3, r4, r5, lr}
 8006c16:	4d07      	ldr	r5, [pc, #28]	@ (8006c34 <_kill_r+0x20>)
 8006c18:	2300      	movs	r3, #0
 8006c1a:	4604      	mov	r4, r0
 8006c1c:	4608      	mov	r0, r1
 8006c1e:	4611      	mov	r1, r2
 8006c20:	602b      	str	r3, [r5, #0]
 8006c22:	f7fb f886 	bl	8001d32 <_kill>
 8006c26:	1c43      	adds	r3, r0, #1
 8006c28:	d102      	bne.n	8006c30 <_kill_r+0x1c>
 8006c2a:	682b      	ldr	r3, [r5, #0]
 8006c2c:	b103      	cbz	r3, 8006c30 <_kill_r+0x1c>
 8006c2e:	6023      	str	r3, [r4, #0]
 8006c30:	bd38      	pop	{r3, r4, r5, pc}
 8006c32:	bf00      	nop
 8006c34:	200007f4 	.word	0x200007f4

08006c38 <_getpid_r>:
 8006c38:	f7fb b873 	b.w	8001d22 <_getpid>
 8006c3c:	0000      	movs	r0, r0
	...

08006c40 <log10>:
 8006c40:	b538      	push	{r3, r4, r5, lr}
 8006c42:	ed2d 8b02 	vpush	{d8}
 8006c46:	ec55 4b10 	vmov	r4, r5, d0
 8006c4a:	f000 f8bd 	bl	8006dc8 <__ieee754_log10>
 8006c4e:	4622      	mov	r2, r4
 8006c50:	462b      	mov	r3, r5
 8006c52:	4620      	mov	r0, r4
 8006c54:	4629      	mov	r1, r5
 8006c56:	eeb0 8a40 	vmov.f32	s16, s0
 8006c5a:	eef0 8a60 	vmov.f32	s17, s1
 8006c5e:	f7f9 ff65 	bl	8000b2c <__aeabi_dcmpun>
 8006c62:	b998      	cbnz	r0, 8006c8c <log10+0x4c>
 8006c64:	2200      	movs	r2, #0
 8006c66:	2300      	movs	r3, #0
 8006c68:	4620      	mov	r0, r4
 8006c6a:	4629      	mov	r1, r5
 8006c6c:	f7f9 ff40 	bl	8000af0 <__aeabi_dcmple>
 8006c70:	b160      	cbz	r0, 8006c8c <log10+0x4c>
 8006c72:	2200      	movs	r2, #0
 8006c74:	2300      	movs	r3, #0
 8006c76:	4620      	mov	r0, r4
 8006c78:	4629      	mov	r1, r5
 8006c7a:	f7f9 ff25 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c7e:	b160      	cbz	r0, 8006c9a <log10+0x5a>
 8006c80:	f7fd ff7e 	bl	8004b80 <__errno>
 8006c84:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8006cb0 <log10+0x70>
 8006c88:	2322      	movs	r3, #34	@ 0x22
 8006c8a:	6003      	str	r3, [r0, #0]
 8006c8c:	eeb0 0a48 	vmov.f32	s0, s16
 8006c90:	eef0 0a68 	vmov.f32	s1, s17
 8006c94:	ecbd 8b02 	vpop	{d8}
 8006c98:	bd38      	pop	{r3, r4, r5, pc}
 8006c9a:	f7fd ff71 	bl	8004b80 <__errno>
 8006c9e:	ecbd 8b02 	vpop	{d8}
 8006ca2:	2321      	movs	r3, #33	@ 0x21
 8006ca4:	6003      	str	r3, [r0, #0]
 8006ca6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006caa:	4803      	ldr	r0, [pc, #12]	@ (8006cb8 <log10+0x78>)
 8006cac:	f000 b884 	b.w	8006db8 <nan>
 8006cb0:	00000000 	.word	0x00000000
 8006cb4:	fff00000 	.word	0xfff00000
 8006cb8:	08008a76 	.word	0x08008a76

08006cbc <pow>:
 8006cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cbe:	ed2d 8b02 	vpush	{d8}
 8006cc2:	eeb0 8a40 	vmov.f32	s16, s0
 8006cc6:	eef0 8a60 	vmov.f32	s17, s1
 8006cca:	ec55 4b11 	vmov	r4, r5, d1
 8006cce:	f000 f907 	bl	8006ee0 <__ieee754_pow>
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	462b      	mov	r3, r5
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	4629      	mov	r1, r5
 8006cda:	ec57 6b10 	vmov	r6, r7, d0
 8006cde:	f7f9 ff25 	bl	8000b2c <__aeabi_dcmpun>
 8006ce2:	2800      	cmp	r0, #0
 8006ce4:	d13b      	bne.n	8006d5e <pow+0xa2>
 8006ce6:	ec51 0b18 	vmov	r0, r1, d8
 8006cea:	2200      	movs	r2, #0
 8006cec:	2300      	movs	r3, #0
 8006cee:	f7f9 feeb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006cf2:	b1b8      	cbz	r0, 8006d24 <pow+0x68>
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	4629      	mov	r1, r5
 8006cfc:	f7f9 fee4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d00:	2800      	cmp	r0, #0
 8006d02:	d146      	bne.n	8006d92 <pow+0xd6>
 8006d04:	ec45 4b10 	vmov	d0, r4, r5
 8006d08:	f000 f848 	bl	8006d9c <finite>
 8006d0c:	b338      	cbz	r0, 8006d5e <pow+0xa2>
 8006d0e:	2200      	movs	r2, #0
 8006d10:	2300      	movs	r3, #0
 8006d12:	4620      	mov	r0, r4
 8006d14:	4629      	mov	r1, r5
 8006d16:	f7f9 fee1 	bl	8000adc <__aeabi_dcmplt>
 8006d1a:	b300      	cbz	r0, 8006d5e <pow+0xa2>
 8006d1c:	f7fd ff30 	bl	8004b80 <__errno>
 8006d20:	2322      	movs	r3, #34	@ 0x22
 8006d22:	e01b      	b.n	8006d5c <pow+0xa0>
 8006d24:	ec47 6b10 	vmov	d0, r6, r7
 8006d28:	f000 f838 	bl	8006d9c <finite>
 8006d2c:	b9e0      	cbnz	r0, 8006d68 <pow+0xac>
 8006d2e:	eeb0 0a48 	vmov.f32	s0, s16
 8006d32:	eef0 0a68 	vmov.f32	s1, s17
 8006d36:	f000 f831 	bl	8006d9c <finite>
 8006d3a:	b1a8      	cbz	r0, 8006d68 <pow+0xac>
 8006d3c:	ec45 4b10 	vmov	d0, r4, r5
 8006d40:	f000 f82c 	bl	8006d9c <finite>
 8006d44:	b180      	cbz	r0, 8006d68 <pow+0xac>
 8006d46:	4632      	mov	r2, r6
 8006d48:	463b      	mov	r3, r7
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	f7f9 feed 	bl	8000b2c <__aeabi_dcmpun>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	d0e2      	beq.n	8006d1c <pow+0x60>
 8006d56:	f7fd ff13 	bl	8004b80 <__errno>
 8006d5a:	2321      	movs	r3, #33	@ 0x21
 8006d5c:	6003      	str	r3, [r0, #0]
 8006d5e:	ecbd 8b02 	vpop	{d8}
 8006d62:	ec47 6b10 	vmov	d0, r6, r7
 8006d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d68:	2200      	movs	r2, #0
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	4639      	mov	r1, r7
 8006d70:	f7f9 feaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d74:	2800      	cmp	r0, #0
 8006d76:	d0f2      	beq.n	8006d5e <pow+0xa2>
 8006d78:	eeb0 0a48 	vmov.f32	s0, s16
 8006d7c:	eef0 0a68 	vmov.f32	s1, s17
 8006d80:	f000 f80c 	bl	8006d9c <finite>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	d0ea      	beq.n	8006d5e <pow+0xa2>
 8006d88:	ec45 4b10 	vmov	d0, r4, r5
 8006d8c:	f000 f806 	bl	8006d9c <finite>
 8006d90:	e7c3      	b.n	8006d1a <pow+0x5e>
 8006d92:	4f01      	ldr	r7, [pc, #4]	@ (8006d98 <pow+0xdc>)
 8006d94:	2600      	movs	r6, #0
 8006d96:	e7e2      	b.n	8006d5e <pow+0xa2>
 8006d98:	3ff00000 	.word	0x3ff00000

08006d9c <finite>:
 8006d9c:	b082      	sub	sp, #8
 8006d9e:	ed8d 0b00 	vstr	d0, [sp]
 8006da2:	9801      	ldr	r0, [sp, #4]
 8006da4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8006da8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006dac:	0fc0      	lsrs	r0, r0, #31
 8006dae:	b002      	add	sp, #8
 8006db0:	4770      	bx	lr
 8006db2:	0000      	movs	r0, r0
 8006db4:	0000      	movs	r0, r0
	...

08006db8 <nan>:
 8006db8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006dc0 <nan+0x8>
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	00000000 	.word	0x00000000
 8006dc4:	7ff80000 	.word	0x7ff80000

08006dc8 <__ieee754_log10>:
 8006dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dcc:	ec55 4b10 	vmov	r4, r5, d0
 8006dd0:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 8006dd4:	ed2d 8b02 	vpush	{d8}
 8006dd8:	462b      	mov	r3, r5
 8006dda:	da2e      	bge.n	8006e3a <__ieee754_log10+0x72>
 8006ddc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006de0:	4322      	orrs	r2, r4
 8006de2:	d10b      	bne.n	8006dfc <__ieee754_log10+0x34>
 8006de4:	493a      	ldr	r1, [pc, #232]	@ (8006ed0 <__ieee754_log10+0x108>)
 8006de6:	2200      	movs	r2, #0
 8006de8:	2300      	movs	r3, #0
 8006dea:	2000      	movs	r0, #0
 8006dec:	f7f9 fd2e 	bl	800084c <__aeabi_ddiv>
 8006df0:	ecbd 8b02 	vpop	{d8}
 8006df4:	ec41 0b10 	vmov	d0, r0, r1
 8006df8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dfc:	2d00      	cmp	r5, #0
 8006dfe:	da07      	bge.n	8006e10 <__ieee754_log10+0x48>
 8006e00:	4622      	mov	r2, r4
 8006e02:	4620      	mov	r0, r4
 8006e04:	4629      	mov	r1, r5
 8006e06:	f7f9 fa3f 	bl	8000288 <__aeabi_dsub>
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	e7ed      	b.n	8006dec <__ieee754_log10+0x24>
 8006e10:	4b30      	ldr	r3, [pc, #192]	@ (8006ed4 <__ieee754_log10+0x10c>)
 8006e12:	2200      	movs	r2, #0
 8006e14:	4620      	mov	r0, r4
 8006e16:	4629      	mov	r1, r5
 8006e18:	f7f9 fbee 	bl	80005f8 <__aeabi_dmul>
 8006e1c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8006e20:	4604      	mov	r4, r0
 8006e22:	460d      	mov	r5, r1
 8006e24:	460b      	mov	r3, r1
 8006e26:	492c      	ldr	r1, [pc, #176]	@ (8006ed8 <__ieee754_log10+0x110>)
 8006e28:	428b      	cmp	r3, r1
 8006e2a:	dd08      	ble.n	8006e3e <__ieee754_log10+0x76>
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	462b      	mov	r3, r5
 8006e30:	4620      	mov	r0, r4
 8006e32:	4629      	mov	r1, r5
 8006e34:	f7f9 fa2a 	bl	800028c <__adddf3>
 8006e38:	e7da      	b.n	8006df0 <__ieee754_log10+0x28>
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	e7f3      	b.n	8006e26 <__ieee754_log10+0x5e>
 8006e3e:	1518      	asrs	r0, r3, #20
 8006e40:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 8006e44:	4410      	add	r0, r2
 8006e46:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8006e4a:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8006e4e:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8006e52:	f7f9 fb67 	bl	8000524 <__aeabi_i2d>
 8006e56:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 8006e5a:	3303      	adds	r3, #3
 8006e5c:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8006e60:	a315      	add	r3, pc, #84	@ (adr r3, 8006eb8 <__ieee754_log10+0xf0>)
 8006e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e66:	ec45 4b18 	vmov	d8, r4, r5
 8006e6a:	4606      	mov	r6, r0
 8006e6c:	460f      	mov	r7, r1
 8006e6e:	f7f9 fbc3 	bl	80005f8 <__aeabi_dmul>
 8006e72:	eeb0 0a48 	vmov.f32	s0, s16
 8006e76:	eef0 0a68 	vmov.f32	s1, s17
 8006e7a:	4604      	mov	r4, r0
 8006e7c:	460d      	mov	r5, r1
 8006e7e:	f000 ff13 	bl	8007ca8 <__ieee754_log>
 8006e82:	a30f      	add	r3, pc, #60	@ (adr r3, 8006ec0 <__ieee754_log10+0xf8>)
 8006e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e88:	ec51 0b10 	vmov	r0, r1, d0
 8006e8c:	f7f9 fbb4 	bl	80005f8 <__aeabi_dmul>
 8006e90:	4622      	mov	r2, r4
 8006e92:	462b      	mov	r3, r5
 8006e94:	f7f9 f9fa 	bl	800028c <__adddf3>
 8006e98:	a30b      	add	r3, pc, #44	@ (adr r3, 8006ec8 <__ieee754_log10+0x100>)
 8006e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9e:	4604      	mov	r4, r0
 8006ea0:	460d      	mov	r5, r1
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	4639      	mov	r1, r7
 8006ea6:	f7f9 fba7 	bl	80005f8 <__aeabi_dmul>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	4620      	mov	r0, r4
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	e7bf      	b.n	8006e34 <__ieee754_log10+0x6c>
 8006eb4:	f3af 8000 	nop.w
 8006eb8:	11f12b36 	.word	0x11f12b36
 8006ebc:	3d59fef3 	.word	0x3d59fef3
 8006ec0:	1526e50e 	.word	0x1526e50e
 8006ec4:	3fdbcb7b 	.word	0x3fdbcb7b
 8006ec8:	509f6000 	.word	0x509f6000
 8006ecc:	3fd34413 	.word	0x3fd34413
 8006ed0:	c3500000 	.word	0xc3500000
 8006ed4:	43500000 	.word	0x43500000
 8006ed8:	7fefffff 	.word	0x7fefffff
 8006edc:	00000000 	.word	0x00000000

08006ee0 <__ieee754_pow>:
 8006ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ee4:	b091      	sub	sp, #68	@ 0x44
 8006ee6:	ed8d 1b00 	vstr	d1, [sp]
 8006eea:	e9dd 1900 	ldrd	r1, r9, [sp]
 8006eee:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8006ef2:	ea5a 0001 	orrs.w	r0, sl, r1
 8006ef6:	ec57 6b10 	vmov	r6, r7, d0
 8006efa:	d113      	bne.n	8006f24 <__ieee754_pow+0x44>
 8006efc:	19b3      	adds	r3, r6, r6
 8006efe:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8006f02:	4152      	adcs	r2, r2
 8006f04:	4298      	cmp	r0, r3
 8006f06:	4b98      	ldr	r3, [pc, #608]	@ (8007168 <__ieee754_pow+0x288>)
 8006f08:	4193      	sbcs	r3, r2
 8006f0a:	f080 84ea 	bcs.w	80078e2 <__ieee754_pow+0xa02>
 8006f0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f12:	4630      	mov	r0, r6
 8006f14:	4639      	mov	r1, r7
 8006f16:	f7f9 f9b9 	bl	800028c <__adddf3>
 8006f1a:	ec41 0b10 	vmov	d0, r0, r1
 8006f1e:	b011      	add	sp, #68	@ 0x44
 8006f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f24:	4a91      	ldr	r2, [pc, #580]	@ (800716c <__ieee754_pow+0x28c>)
 8006f26:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8006f2a:	4590      	cmp	r8, r2
 8006f2c:	463d      	mov	r5, r7
 8006f2e:	4633      	mov	r3, r6
 8006f30:	d806      	bhi.n	8006f40 <__ieee754_pow+0x60>
 8006f32:	d101      	bne.n	8006f38 <__ieee754_pow+0x58>
 8006f34:	2e00      	cmp	r6, #0
 8006f36:	d1ea      	bne.n	8006f0e <__ieee754_pow+0x2e>
 8006f38:	4592      	cmp	sl, r2
 8006f3a:	d801      	bhi.n	8006f40 <__ieee754_pow+0x60>
 8006f3c:	d10e      	bne.n	8006f5c <__ieee754_pow+0x7c>
 8006f3e:	b169      	cbz	r1, 8006f5c <__ieee754_pow+0x7c>
 8006f40:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8006f44:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8006f48:	431d      	orrs	r5, r3
 8006f4a:	d1e0      	bne.n	8006f0e <__ieee754_pow+0x2e>
 8006f4c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006f50:	18db      	adds	r3, r3, r3
 8006f52:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8006f56:	4152      	adcs	r2, r2
 8006f58:	429d      	cmp	r5, r3
 8006f5a:	e7d4      	b.n	8006f06 <__ieee754_pow+0x26>
 8006f5c:	2d00      	cmp	r5, #0
 8006f5e:	46c3      	mov	fp, r8
 8006f60:	da3a      	bge.n	8006fd8 <__ieee754_pow+0xf8>
 8006f62:	4a83      	ldr	r2, [pc, #524]	@ (8007170 <__ieee754_pow+0x290>)
 8006f64:	4592      	cmp	sl, r2
 8006f66:	d84d      	bhi.n	8007004 <__ieee754_pow+0x124>
 8006f68:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8006f6c:	4592      	cmp	sl, r2
 8006f6e:	f240 84c7 	bls.w	8007900 <__ieee754_pow+0xa20>
 8006f72:	ea4f 522a 	mov.w	r2, sl, asr #20
 8006f76:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8006f7a:	2a14      	cmp	r2, #20
 8006f7c:	dd0f      	ble.n	8006f9e <__ieee754_pow+0xbe>
 8006f7e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8006f82:	fa21 f402 	lsr.w	r4, r1, r2
 8006f86:	fa04 f202 	lsl.w	r2, r4, r2
 8006f8a:	428a      	cmp	r2, r1
 8006f8c:	f040 84b8 	bne.w	8007900 <__ieee754_pow+0xa20>
 8006f90:	f004 0401 	and.w	r4, r4, #1
 8006f94:	f1c4 0402 	rsb	r4, r4, #2
 8006f98:	2900      	cmp	r1, #0
 8006f9a:	d158      	bne.n	800704e <__ieee754_pow+0x16e>
 8006f9c:	e00e      	b.n	8006fbc <__ieee754_pow+0xdc>
 8006f9e:	2900      	cmp	r1, #0
 8006fa0:	d154      	bne.n	800704c <__ieee754_pow+0x16c>
 8006fa2:	f1c2 0214 	rsb	r2, r2, #20
 8006fa6:	fa4a f402 	asr.w	r4, sl, r2
 8006faa:	fa04 f202 	lsl.w	r2, r4, r2
 8006fae:	4552      	cmp	r2, sl
 8006fb0:	f040 84a3 	bne.w	80078fa <__ieee754_pow+0xa1a>
 8006fb4:	f004 0401 	and.w	r4, r4, #1
 8006fb8:	f1c4 0402 	rsb	r4, r4, #2
 8006fbc:	4a6d      	ldr	r2, [pc, #436]	@ (8007174 <__ieee754_pow+0x294>)
 8006fbe:	4592      	cmp	sl, r2
 8006fc0:	d12e      	bne.n	8007020 <__ieee754_pow+0x140>
 8006fc2:	f1b9 0f00 	cmp.w	r9, #0
 8006fc6:	f280 8494 	bge.w	80078f2 <__ieee754_pow+0xa12>
 8006fca:	496a      	ldr	r1, [pc, #424]	@ (8007174 <__ieee754_pow+0x294>)
 8006fcc:	4632      	mov	r2, r6
 8006fce:	463b      	mov	r3, r7
 8006fd0:	2000      	movs	r0, #0
 8006fd2:	f7f9 fc3b 	bl	800084c <__aeabi_ddiv>
 8006fd6:	e7a0      	b.n	8006f1a <__ieee754_pow+0x3a>
 8006fd8:	2400      	movs	r4, #0
 8006fda:	bbc1      	cbnz	r1, 800704e <__ieee754_pow+0x16e>
 8006fdc:	4a63      	ldr	r2, [pc, #396]	@ (800716c <__ieee754_pow+0x28c>)
 8006fde:	4592      	cmp	sl, r2
 8006fe0:	d1ec      	bne.n	8006fbc <__ieee754_pow+0xdc>
 8006fe2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8006fe6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8006fea:	431a      	orrs	r2, r3
 8006fec:	f000 8479 	beq.w	80078e2 <__ieee754_pow+0xa02>
 8006ff0:	4b61      	ldr	r3, [pc, #388]	@ (8007178 <__ieee754_pow+0x298>)
 8006ff2:	4598      	cmp	r8, r3
 8006ff4:	d908      	bls.n	8007008 <__ieee754_pow+0x128>
 8006ff6:	f1b9 0f00 	cmp.w	r9, #0
 8006ffa:	f2c0 8476 	blt.w	80078ea <__ieee754_pow+0xa0a>
 8006ffe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007002:	e78a      	b.n	8006f1a <__ieee754_pow+0x3a>
 8007004:	2402      	movs	r4, #2
 8007006:	e7e8      	b.n	8006fda <__ieee754_pow+0xfa>
 8007008:	f1b9 0f00 	cmp.w	r9, #0
 800700c:	f04f 0000 	mov.w	r0, #0
 8007010:	f04f 0100 	mov.w	r1, #0
 8007014:	da81      	bge.n	8006f1a <__ieee754_pow+0x3a>
 8007016:	e9dd 0300 	ldrd	r0, r3, [sp]
 800701a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800701e:	e77c      	b.n	8006f1a <__ieee754_pow+0x3a>
 8007020:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8007024:	d106      	bne.n	8007034 <__ieee754_pow+0x154>
 8007026:	4632      	mov	r2, r6
 8007028:	463b      	mov	r3, r7
 800702a:	4630      	mov	r0, r6
 800702c:	4639      	mov	r1, r7
 800702e:	f7f9 fae3 	bl	80005f8 <__aeabi_dmul>
 8007032:	e772      	b.n	8006f1a <__ieee754_pow+0x3a>
 8007034:	4a51      	ldr	r2, [pc, #324]	@ (800717c <__ieee754_pow+0x29c>)
 8007036:	4591      	cmp	r9, r2
 8007038:	d109      	bne.n	800704e <__ieee754_pow+0x16e>
 800703a:	2d00      	cmp	r5, #0
 800703c:	db07      	blt.n	800704e <__ieee754_pow+0x16e>
 800703e:	ec47 6b10 	vmov	d0, r6, r7
 8007042:	b011      	add	sp, #68	@ 0x44
 8007044:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007048:	f000 bd52 	b.w	8007af0 <__ieee754_sqrt>
 800704c:	2400      	movs	r4, #0
 800704e:	ec47 6b10 	vmov	d0, r6, r7
 8007052:	9302      	str	r3, [sp, #8]
 8007054:	f000 fc88 	bl	8007968 <fabs>
 8007058:	9b02      	ldr	r3, [sp, #8]
 800705a:	ec51 0b10 	vmov	r0, r1, d0
 800705e:	bb53      	cbnz	r3, 80070b6 <__ieee754_pow+0x1d6>
 8007060:	4b44      	ldr	r3, [pc, #272]	@ (8007174 <__ieee754_pow+0x294>)
 8007062:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8007066:	429a      	cmp	r2, r3
 8007068:	d002      	beq.n	8007070 <__ieee754_pow+0x190>
 800706a:	f1b8 0f00 	cmp.w	r8, #0
 800706e:	d122      	bne.n	80070b6 <__ieee754_pow+0x1d6>
 8007070:	f1b9 0f00 	cmp.w	r9, #0
 8007074:	da05      	bge.n	8007082 <__ieee754_pow+0x1a2>
 8007076:	4602      	mov	r2, r0
 8007078:	460b      	mov	r3, r1
 800707a:	2000      	movs	r0, #0
 800707c:	493d      	ldr	r1, [pc, #244]	@ (8007174 <__ieee754_pow+0x294>)
 800707e:	f7f9 fbe5 	bl	800084c <__aeabi_ddiv>
 8007082:	2d00      	cmp	r5, #0
 8007084:	f6bf af49 	bge.w	8006f1a <__ieee754_pow+0x3a>
 8007088:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800708c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8007090:	ea58 0804 	orrs.w	r8, r8, r4
 8007094:	d108      	bne.n	80070a8 <__ieee754_pow+0x1c8>
 8007096:	4602      	mov	r2, r0
 8007098:	460b      	mov	r3, r1
 800709a:	4610      	mov	r0, r2
 800709c:	4619      	mov	r1, r3
 800709e:	f7f9 f8f3 	bl	8000288 <__aeabi_dsub>
 80070a2:	4602      	mov	r2, r0
 80070a4:	460b      	mov	r3, r1
 80070a6:	e794      	b.n	8006fd2 <__ieee754_pow+0xf2>
 80070a8:	2c01      	cmp	r4, #1
 80070aa:	f47f af36 	bne.w	8006f1a <__ieee754_pow+0x3a>
 80070ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80070b2:	4619      	mov	r1, r3
 80070b4:	e731      	b.n	8006f1a <__ieee754_pow+0x3a>
 80070b6:	0feb      	lsrs	r3, r5, #31
 80070b8:	3b01      	subs	r3, #1
 80070ba:	ea53 0204 	orrs.w	r2, r3, r4
 80070be:	d102      	bne.n	80070c6 <__ieee754_pow+0x1e6>
 80070c0:	4632      	mov	r2, r6
 80070c2:	463b      	mov	r3, r7
 80070c4:	e7e9      	b.n	800709a <__ieee754_pow+0x1ba>
 80070c6:	3c01      	subs	r4, #1
 80070c8:	431c      	orrs	r4, r3
 80070ca:	d016      	beq.n	80070fa <__ieee754_pow+0x21a>
 80070cc:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8007158 <__ieee754_pow+0x278>
 80070d0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80070d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80070d8:	f240 8112 	bls.w	8007300 <__ieee754_pow+0x420>
 80070dc:	4b28      	ldr	r3, [pc, #160]	@ (8007180 <__ieee754_pow+0x2a0>)
 80070de:	459a      	cmp	sl, r3
 80070e0:	4b25      	ldr	r3, [pc, #148]	@ (8007178 <__ieee754_pow+0x298>)
 80070e2:	d916      	bls.n	8007112 <__ieee754_pow+0x232>
 80070e4:	4598      	cmp	r8, r3
 80070e6:	d80b      	bhi.n	8007100 <__ieee754_pow+0x220>
 80070e8:	f1b9 0f00 	cmp.w	r9, #0
 80070ec:	da0b      	bge.n	8007106 <__ieee754_pow+0x226>
 80070ee:	2000      	movs	r0, #0
 80070f0:	b011      	add	sp, #68	@ 0x44
 80070f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f6:	f000 bcf3 	b.w	8007ae0 <__math_oflow>
 80070fa:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8007160 <__ieee754_pow+0x280>
 80070fe:	e7e7      	b.n	80070d0 <__ieee754_pow+0x1f0>
 8007100:	f1b9 0f00 	cmp.w	r9, #0
 8007104:	dcf3      	bgt.n	80070ee <__ieee754_pow+0x20e>
 8007106:	2000      	movs	r0, #0
 8007108:	b011      	add	sp, #68	@ 0x44
 800710a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800710e:	f000 bcdf 	b.w	8007ad0 <__math_uflow>
 8007112:	4598      	cmp	r8, r3
 8007114:	d20c      	bcs.n	8007130 <__ieee754_pow+0x250>
 8007116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800711a:	2200      	movs	r2, #0
 800711c:	2300      	movs	r3, #0
 800711e:	f7f9 fcdd 	bl	8000adc <__aeabi_dcmplt>
 8007122:	3800      	subs	r0, #0
 8007124:	bf18      	it	ne
 8007126:	2001      	movne	r0, #1
 8007128:	f1b9 0f00 	cmp.w	r9, #0
 800712c:	daec      	bge.n	8007108 <__ieee754_pow+0x228>
 800712e:	e7df      	b.n	80070f0 <__ieee754_pow+0x210>
 8007130:	4b10      	ldr	r3, [pc, #64]	@ (8007174 <__ieee754_pow+0x294>)
 8007132:	4598      	cmp	r8, r3
 8007134:	f04f 0200 	mov.w	r2, #0
 8007138:	d924      	bls.n	8007184 <__ieee754_pow+0x2a4>
 800713a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800713e:	2300      	movs	r3, #0
 8007140:	f7f9 fccc 	bl	8000adc <__aeabi_dcmplt>
 8007144:	3800      	subs	r0, #0
 8007146:	bf18      	it	ne
 8007148:	2001      	movne	r0, #1
 800714a:	f1b9 0f00 	cmp.w	r9, #0
 800714e:	dccf      	bgt.n	80070f0 <__ieee754_pow+0x210>
 8007150:	e7da      	b.n	8007108 <__ieee754_pow+0x228>
 8007152:	bf00      	nop
 8007154:	f3af 8000 	nop.w
 8007158:	00000000 	.word	0x00000000
 800715c:	3ff00000 	.word	0x3ff00000
 8007160:	00000000 	.word	0x00000000
 8007164:	bff00000 	.word	0xbff00000
 8007168:	fff00000 	.word	0xfff00000
 800716c:	7ff00000 	.word	0x7ff00000
 8007170:	433fffff 	.word	0x433fffff
 8007174:	3ff00000 	.word	0x3ff00000
 8007178:	3fefffff 	.word	0x3fefffff
 800717c:	3fe00000 	.word	0x3fe00000
 8007180:	43f00000 	.word	0x43f00000
 8007184:	4b5a      	ldr	r3, [pc, #360]	@ (80072f0 <__ieee754_pow+0x410>)
 8007186:	f7f9 f87f 	bl	8000288 <__aeabi_dsub>
 800718a:	a351      	add	r3, pc, #324	@ (adr r3, 80072d0 <__ieee754_pow+0x3f0>)
 800718c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007190:	4604      	mov	r4, r0
 8007192:	460d      	mov	r5, r1
 8007194:	f7f9 fa30 	bl	80005f8 <__aeabi_dmul>
 8007198:	a34f      	add	r3, pc, #316	@ (adr r3, 80072d8 <__ieee754_pow+0x3f8>)
 800719a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719e:	4606      	mov	r6, r0
 80071a0:	460f      	mov	r7, r1
 80071a2:	4620      	mov	r0, r4
 80071a4:	4629      	mov	r1, r5
 80071a6:	f7f9 fa27 	bl	80005f8 <__aeabi_dmul>
 80071aa:	4b52      	ldr	r3, [pc, #328]	@ (80072f4 <__ieee754_pow+0x414>)
 80071ac:	4682      	mov	sl, r0
 80071ae:	468b      	mov	fp, r1
 80071b0:	2200      	movs	r2, #0
 80071b2:	4620      	mov	r0, r4
 80071b4:	4629      	mov	r1, r5
 80071b6:	f7f9 fa1f 	bl	80005f8 <__aeabi_dmul>
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	a148      	add	r1, pc, #288	@ (adr r1, 80072e0 <__ieee754_pow+0x400>)
 80071c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071c4:	f7f9 f860 	bl	8000288 <__aeabi_dsub>
 80071c8:	4622      	mov	r2, r4
 80071ca:	462b      	mov	r3, r5
 80071cc:	f7f9 fa14 	bl	80005f8 <__aeabi_dmul>
 80071d0:	4602      	mov	r2, r0
 80071d2:	460b      	mov	r3, r1
 80071d4:	2000      	movs	r0, #0
 80071d6:	4948      	ldr	r1, [pc, #288]	@ (80072f8 <__ieee754_pow+0x418>)
 80071d8:	f7f9 f856 	bl	8000288 <__aeabi_dsub>
 80071dc:	4622      	mov	r2, r4
 80071de:	4680      	mov	r8, r0
 80071e0:	4689      	mov	r9, r1
 80071e2:	462b      	mov	r3, r5
 80071e4:	4620      	mov	r0, r4
 80071e6:	4629      	mov	r1, r5
 80071e8:	f7f9 fa06 	bl	80005f8 <__aeabi_dmul>
 80071ec:	4602      	mov	r2, r0
 80071ee:	460b      	mov	r3, r1
 80071f0:	4640      	mov	r0, r8
 80071f2:	4649      	mov	r1, r9
 80071f4:	f7f9 fa00 	bl	80005f8 <__aeabi_dmul>
 80071f8:	a33b      	add	r3, pc, #236	@ (adr r3, 80072e8 <__ieee754_pow+0x408>)
 80071fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fe:	f7f9 f9fb 	bl	80005f8 <__aeabi_dmul>
 8007202:	4602      	mov	r2, r0
 8007204:	460b      	mov	r3, r1
 8007206:	4650      	mov	r0, sl
 8007208:	4659      	mov	r1, fp
 800720a:	f7f9 f83d 	bl	8000288 <__aeabi_dsub>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4680      	mov	r8, r0
 8007214:	4689      	mov	r9, r1
 8007216:	4630      	mov	r0, r6
 8007218:	4639      	mov	r1, r7
 800721a:	f7f9 f837 	bl	800028c <__adddf3>
 800721e:	2400      	movs	r4, #0
 8007220:	4632      	mov	r2, r6
 8007222:	463b      	mov	r3, r7
 8007224:	4620      	mov	r0, r4
 8007226:	460d      	mov	r5, r1
 8007228:	f7f9 f82e 	bl	8000288 <__aeabi_dsub>
 800722c:	4602      	mov	r2, r0
 800722e:	460b      	mov	r3, r1
 8007230:	4640      	mov	r0, r8
 8007232:	4649      	mov	r1, r9
 8007234:	f7f9 f828 	bl	8000288 <__aeabi_dsub>
 8007238:	e9dd 2300 	ldrd	r2, r3, [sp]
 800723c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007240:	2300      	movs	r3, #0
 8007242:	9304      	str	r3, [sp, #16]
 8007244:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007248:	4606      	mov	r6, r0
 800724a:	460f      	mov	r7, r1
 800724c:	4652      	mov	r2, sl
 800724e:	465b      	mov	r3, fp
 8007250:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007254:	f7f9 f818 	bl	8000288 <__aeabi_dsub>
 8007258:	4622      	mov	r2, r4
 800725a:	462b      	mov	r3, r5
 800725c:	f7f9 f9cc 	bl	80005f8 <__aeabi_dmul>
 8007260:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007264:	4680      	mov	r8, r0
 8007266:	4689      	mov	r9, r1
 8007268:	4630      	mov	r0, r6
 800726a:	4639      	mov	r1, r7
 800726c:	f7f9 f9c4 	bl	80005f8 <__aeabi_dmul>
 8007270:	4602      	mov	r2, r0
 8007272:	460b      	mov	r3, r1
 8007274:	4640      	mov	r0, r8
 8007276:	4649      	mov	r1, r9
 8007278:	f7f9 f808 	bl	800028c <__adddf3>
 800727c:	4652      	mov	r2, sl
 800727e:	465b      	mov	r3, fp
 8007280:	4606      	mov	r6, r0
 8007282:	460f      	mov	r7, r1
 8007284:	4620      	mov	r0, r4
 8007286:	4629      	mov	r1, r5
 8007288:	f7f9 f9b6 	bl	80005f8 <__aeabi_dmul>
 800728c:	460b      	mov	r3, r1
 800728e:	4602      	mov	r2, r0
 8007290:	4680      	mov	r8, r0
 8007292:	4689      	mov	r9, r1
 8007294:	4630      	mov	r0, r6
 8007296:	4639      	mov	r1, r7
 8007298:	f7f8 fff8 	bl	800028c <__adddf3>
 800729c:	4b17      	ldr	r3, [pc, #92]	@ (80072fc <__ieee754_pow+0x41c>)
 800729e:	4299      	cmp	r1, r3
 80072a0:	4604      	mov	r4, r0
 80072a2:	460d      	mov	r5, r1
 80072a4:	468a      	mov	sl, r1
 80072a6:	468b      	mov	fp, r1
 80072a8:	f340 82ef 	ble.w	800788a <__ieee754_pow+0x9aa>
 80072ac:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80072b0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80072b4:	4303      	orrs	r3, r0
 80072b6:	f000 81e8 	beq.w	800768a <__ieee754_pow+0x7aa>
 80072ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072be:	2200      	movs	r2, #0
 80072c0:	2300      	movs	r3, #0
 80072c2:	f7f9 fc0b 	bl	8000adc <__aeabi_dcmplt>
 80072c6:	3800      	subs	r0, #0
 80072c8:	bf18      	it	ne
 80072ca:	2001      	movne	r0, #1
 80072cc:	e710      	b.n	80070f0 <__ieee754_pow+0x210>
 80072ce:	bf00      	nop
 80072d0:	60000000 	.word	0x60000000
 80072d4:	3ff71547 	.word	0x3ff71547
 80072d8:	f85ddf44 	.word	0xf85ddf44
 80072dc:	3e54ae0b 	.word	0x3e54ae0b
 80072e0:	55555555 	.word	0x55555555
 80072e4:	3fd55555 	.word	0x3fd55555
 80072e8:	652b82fe 	.word	0x652b82fe
 80072ec:	3ff71547 	.word	0x3ff71547
 80072f0:	3ff00000 	.word	0x3ff00000
 80072f4:	3fd00000 	.word	0x3fd00000
 80072f8:	3fe00000 	.word	0x3fe00000
 80072fc:	408fffff 	.word	0x408fffff
 8007300:	4bd5      	ldr	r3, [pc, #852]	@ (8007658 <__ieee754_pow+0x778>)
 8007302:	402b      	ands	r3, r5
 8007304:	2200      	movs	r2, #0
 8007306:	b92b      	cbnz	r3, 8007314 <__ieee754_pow+0x434>
 8007308:	4bd4      	ldr	r3, [pc, #848]	@ (800765c <__ieee754_pow+0x77c>)
 800730a:	f7f9 f975 	bl	80005f8 <__aeabi_dmul>
 800730e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8007312:	468b      	mov	fp, r1
 8007314:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007318:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800731c:	4413      	add	r3, r2
 800731e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007320:	4bcf      	ldr	r3, [pc, #828]	@ (8007660 <__ieee754_pow+0x780>)
 8007322:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8007326:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800732a:	459b      	cmp	fp, r3
 800732c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007330:	dd08      	ble.n	8007344 <__ieee754_pow+0x464>
 8007332:	4bcc      	ldr	r3, [pc, #816]	@ (8007664 <__ieee754_pow+0x784>)
 8007334:	459b      	cmp	fp, r3
 8007336:	f340 81a5 	ble.w	8007684 <__ieee754_pow+0x7a4>
 800733a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800733c:	3301      	adds	r3, #1
 800733e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007340:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8007344:	f04f 0a00 	mov.w	sl, #0
 8007348:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800734c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800734e:	4bc6      	ldr	r3, [pc, #792]	@ (8007668 <__ieee754_pow+0x788>)
 8007350:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007354:	ed93 7b00 	vldr	d7, [r3]
 8007358:	4629      	mov	r1, r5
 800735a:	ec53 2b17 	vmov	r2, r3, d7
 800735e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007362:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007366:	f7f8 ff8f 	bl	8000288 <__aeabi_dsub>
 800736a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800736e:	4606      	mov	r6, r0
 8007370:	460f      	mov	r7, r1
 8007372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007376:	f7f8 ff89 	bl	800028c <__adddf3>
 800737a:	4602      	mov	r2, r0
 800737c:	460b      	mov	r3, r1
 800737e:	2000      	movs	r0, #0
 8007380:	49ba      	ldr	r1, [pc, #744]	@ (800766c <__ieee754_pow+0x78c>)
 8007382:	f7f9 fa63 	bl	800084c <__aeabi_ddiv>
 8007386:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800738a:	4602      	mov	r2, r0
 800738c:	460b      	mov	r3, r1
 800738e:	4630      	mov	r0, r6
 8007390:	4639      	mov	r1, r7
 8007392:	f7f9 f931 	bl	80005f8 <__aeabi_dmul>
 8007396:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800739a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800739e:	106d      	asrs	r5, r5, #1
 80073a0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80073a4:	f04f 0b00 	mov.w	fp, #0
 80073a8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80073ac:	4661      	mov	r1, ip
 80073ae:	2200      	movs	r2, #0
 80073b0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80073b4:	4658      	mov	r0, fp
 80073b6:	46e1      	mov	r9, ip
 80073b8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80073bc:	4614      	mov	r4, r2
 80073be:	461d      	mov	r5, r3
 80073c0:	f7f9 f91a 	bl	80005f8 <__aeabi_dmul>
 80073c4:	4602      	mov	r2, r0
 80073c6:	460b      	mov	r3, r1
 80073c8:	4630      	mov	r0, r6
 80073ca:	4639      	mov	r1, r7
 80073cc:	f7f8 ff5c 	bl	8000288 <__aeabi_dsub>
 80073d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073d4:	4606      	mov	r6, r0
 80073d6:	460f      	mov	r7, r1
 80073d8:	4620      	mov	r0, r4
 80073da:	4629      	mov	r1, r5
 80073dc:	f7f8 ff54 	bl	8000288 <__aeabi_dsub>
 80073e0:	4602      	mov	r2, r0
 80073e2:	460b      	mov	r3, r1
 80073e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80073e8:	f7f8 ff4e 	bl	8000288 <__aeabi_dsub>
 80073ec:	465a      	mov	r2, fp
 80073ee:	464b      	mov	r3, r9
 80073f0:	f7f9 f902 	bl	80005f8 <__aeabi_dmul>
 80073f4:	4602      	mov	r2, r0
 80073f6:	460b      	mov	r3, r1
 80073f8:	4630      	mov	r0, r6
 80073fa:	4639      	mov	r1, r7
 80073fc:	f7f8 ff44 	bl	8000288 <__aeabi_dsub>
 8007400:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007404:	f7f9 f8f8 	bl	80005f8 <__aeabi_dmul>
 8007408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800740c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007410:	4610      	mov	r0, r2
 8007412:	4619      	mov	r1, r3
 8007414:	f7f9 f8f0 	bl	80005f8 <__aeabi_dmul>
 8007418:	a37d      	add	r3, pc, #500	@ (adr r3, 8007610 <__ieee754_pow+0x730>)
 800741a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741e:	4604      	mov	r4, r0
 8007420:	460d      	mov	r5, r1
 8007422:	f7f9 f8e9 	bl	80005f8 <__aeabi_dmul>
 8007426:	a37c      	add	r3, pc, #496	@ (adr r3, 8007618 <__ieee754_pow+0x738>)
 8007428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742c:	f7f8 ff2e 	bl	800028c <__adddf3>
 8007430:	4622      	mov	r2, r4
 8007432:	462b      	mov	r3, r5
 8007434:	f7f9 f8e0 	bl	80005f8 <__aeabi_dmul>
 8007438:	a379      	add	r3, pc, #484	@ (adr r3, 8007620 <__ieee754_pow+0x740>)
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	f7f8 ff25 	bl	800028c <__adddf3>
 8007442:	4622      	mov	r2, r4
 8007444:	462b      	mov	r3, r5
 8007446:	f7f9 f8d7 	bl	80005f8 <__aeabi_dmul>
 800744a:	a377      	add	r3, pc, #476	@ (adr r3, 8007628 <__ieee754_pow+0x748>)
 800744c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007450:	f7f8 ff1c 	bl	800028c <__adddf3>
 8007454:	4622      	mov	r2, r4
 8007456:	462b      	mov	r3, r5
 8007458:	f7f9 f8ce 	bl	80005f8 <__aeabi_dmul>
 800745c:	a374      	add	r3, pc, #464	@ (adr r3, 8007630 <__ieee754_pow+0x750>)
 800745e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007462:	f7f8 ff13 	bl	800028c <__adddf3>
 8007466:	4622      	mov	r2, r4
 8007468:	462b      	mov	r3, r5
 800746a:	f7f9 f8c5 	bl	80005f8 <__aeabi_dmul>
 800746e:	a372      	add	r3, pc, #456	@ (adr r3, 8007638 <__ieee754_pow+0x758>)
 8007470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007474:	f7f8 ff0a 	bl	800028c <__adddf3>
 8007478:	4622      	mov	r2, r4
 800747a:	4606      	mov	r6, r0
 800747c:	460f      	mov	r7, r1
 800747e:	462b      	mov	r3, r5
 8007480:	4620      	mov	r0, r4
 8007482:	4629      	mov	r1, r5
 8007484:	f7f9 f8b8 	bl	80005f8 <__aeabi_dmul>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	4630      	mov	r0, r6
 800748e:	4639      	mov	r1, r7
 8007490:	f7f9 f8b2 	bl	80005f8 <__aeabi_dmul>
 8007494:	465a      	mov	r2, fp
 8007496:	4604      	mov	r4, r0
 8007498:	460d      	mov	r5, r1
 800749a:	464b      	mov	r3, r9
 800749c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074a0:	f7f8 fef4 	bl	800028c <__adddf3>
 80074a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074a8:	f7f9 f8a6 	bl	80005f8 <__aeabi_dmul>
 80074ac:	4622      	mov	r2, r4
 80074ae:	462b      	mov	r3, r5
 80074b0:	f7f8 feec 	bl	800028c <__adddf3>
 80074b4:	465a      	mov	r2, fp
 80074b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80074ba:	464b      	mov	r3, r9
 80074bc:	4658      	mov	r0, fp
 80074be:	4649      	mov	r1, r9
 80074c0:	f7f9 f89a 	bl	80005f8 <__aeabi_dmul>
 80074c4:	4b6a      	ldr	r3, [pc, #424]	@ (8007670 <__ieee754_pow+0x790>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	4606      	mov	r6, r0
 80074ca:	460f      	mov	r7, r1
 80074cc:	f7f8 fede 	bl	800028c <__adddf3>
 80074d0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80074d4:	f7f8 feda 	bl	800028c <__adddf3>
 80074d8:	46d8      	mov	r8, fp
 80074da:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80074de:	460d      	mov	r5, r1
 80074e0:	465a      	mov	r2, fp
 80074e2:	460b      	mov	r3, r1
 80074e4:	4640      	mov	r0, r8
 80074e6:	4649      	mov	r1, r9
 80074e8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80074ec:	f7f9 f884 	bl	80005f8 <__aeabi_dmul>
 80074f0:	465c      	mov	r4, fp
 80074f2:	4680      	mov	r8, r0
 80074f4:	4689      	mov	r9, r1
 80074f6:	4b5e      	ldr	r3, [pc, #376]	@ (8007670 <__ieee754_pow+0x790>)
 80074f8:	2200      	movs	r2, #0
 80074fa:	4620      	mov	r0, r4
 80074fc:	4629      	mov	r1, r5
 80074fe:	f7f8 fec3 	bl	8000288 <__aeabi_dsub>
 8007502:	4632      	mov	r2, r6
 8007504:	463b      	mov	r3, r7
 8007506:	f7f8 febf 	bl	8000288 <__aeabi_dsub>
 800750a:	4602      	mov	r2, r0
 800750c:	460b      	mov	r3, r1
 800750e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007512:	f7f8 feb9 	bl	8000288 <__aeabi_dsub>
 8007516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800751a:	f7f9 f86d 	bl	80005f8 <__aeabi_dmul>
 800751e:	4622      	mov	r2, r4
 8007520:	4606      	mov	r6, r0
 8007522:	460f      	mov	r7, r1
 8007524:	462b      	mov	r3, r5
 8007526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800752a:	f7f9 f865 	bl	80005f8 <__aeabi_dmul>
 800752e:	4602      	mov	r2, r0
 8007530:	460b      	mov	r3, r1
 8007532:	4630      	mov	r0, r6
 8007534:	4639      	mov	r1, r7
 8007536:	f7f8 fea9 	bl	800028c <__adddf3>
 800753a:	4606      	mov	r6, r0
 800753c:	460f      	mov	r7, r1
 800753e:	4602      	mov	r2, r0
 8007540:	460b      	mov	r3, r1
 8007542:	4640      	mov	r0, r8
 8007544:	4649      	mov	r1, r9
 8007546:	f7f8 fea1 	bl	800028c <__adddf3>
 800754a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800754e:	a33c      	add	r3, pc, #240	@ (adr r3, 8007640 <__ieee754_pow+0x760>)
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	4658      	mov	r0, fp
 8007556:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800755a:	460d      	mov	r5, r1
 800755c:	f7f9 f84c 	bl	80005f8 <__aeabi_dmul>
 8007560:	465c      	mov	r4, fp
 8007562:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007566:	4642      	mov	r2, r8
 8007568:	464b      	mov	r3, r9
 800756a:	4620      	mov	r0, r4
 800756c:	4629      	mov	r1, r5
 800756e:	f7f8 fe8b 	bl	8000288 <__aeabi_dsub>
 8007572:	4602      	mov	r2, r0
 8007574:	460b      	mov	r3, r1
 8007576:	4630      	mov	r0, r6
 8007578:	4639      	mov	r1, r7
 800757a:	f7f8 fe85 	bl	8000288 <__aeabi_dsub>
 800757e:	a332      	add	r3, pc, #200	@ (adr r3, 8007648 <__ieee754_pow+0x768>)
 8007580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007584:	f7f9 f838 	bl	80005f8 <__aeabi_dmul>
 8007588:	a331      	add	r3, pc, #196	@ (adr r3, 8007650 <__ieee754_pow+0x770>)
 800758a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758e:	4606      	mov	r6, r0
 8007590:	460f      	mov	r7, r1
 8007592:	4620      	mov	r0, r4
 8007594:	4629      	mov	r1, r5
 8007596:	f7f9 f82f 	bl	80005f8 <__aeabi_dmul>
 800759a:	4602      	mov	r2, r0
 800759c:	460b      	mov	r3, r1
 800759e:	4630      	mov	r0, r6
 80075a0:	4639      	mov	r1, r7
 80075a2:	f7f8 fe73 	bl	800028c <__adddf3>
 80075a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80075a8:	4b32      	ldr	r3, [pc, #200]	@ (8007674 <__ieee754_pow+0x794>)
 80075aa:	4413      	add	r3, r2
 80075ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b0:	f7f8 fe6c 	bl	800028c <__adddf3>
 80075b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80075b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80075ba:	f7f8 ffb3 	bl	8000524 <__aeabi_i2d>
 80075be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80075c0:	4b2d      	ldr	r3, [pc, #180]	@ (8007678 <__ieee754_pow+0x798>)
 80075c2:	4413      	add	r3, r2
 80075c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075c8:	4606      	mov	r6, r0
 80075ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075ce:	460f      	mov	r7, r1
 80075d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075d4:	f7f8 fe5a 	bl	800028c <__adddf3>
 80075d8:	4642      	mov	r2, r8
 80075da:	464b      	mov	r3, r9
 80075dc:	f7f8 fe56 	bl	800028c <__adddf3>
 80075e0:	4632      	mov	r2, r6
 80075e2:	463b      	mov	r3, r7
 80075e4:	f7f8 fe52 	bl	800028c <__adddf3>
 80075e8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80075ec:	4632      	mov	r2, r6
 80075ee:	463b      	mov	r3, r7
 80075f0:	4658      	mov	r0, fp
 80075f2:	460d      	mov	r5, r1
 80075f4:	f7f8 fe48 	bl	8000288 <__aeabi_dsub>
 80075f8:	4642      	mov	r2, r8
 80075fa:	464b      	mov	r3, r9
 80075fc:	f7f8 fe44 	bl	8000288 <__aeabi_dsub>
 8007600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007604:	f7f8 fe40 	bl	8000288 <__aeabi_dsub>
 8007608:	465c      	mov	r4, fp
 800760a:	4602      	mov	r2, r0
 800760c:	e036      	b.n	800767c <__ieee754_pow+0x79c>
 800760e:	bf00      	nop
 8007610:	4a454eef 	.word	0x4a454eef
 8007614:	3fca7e28 	.word	0x3fca7e28
 8007618:	93c9db65 	.word	0x93c9db65
 800761c:	3fcd864a 	.word	0x3fcd864a
 8007620:	a91d4101 	.word	0xa91d4101
 8007624:	3fd17460 	.word	0x3fd17460
 8007628:	518f264d 	.word	0x518f264d
 800762c:	3fd55555 	.word	0x3fd55555
 8007630:	db6fabff 	.word	0xdb6fabff
 8007634:	3fdb6db6 	.word	0x3fdb6db6
 8007638:	33333303 	.word	0x33333303
 800763c:	3fe33333 	.word	0x3fe33333
 8007640:	e0000000 	.word	0xe0000000
 8007644:	3feec709 	.word	0x3feec709
 8007648:	dc3a03fd 	.word	0xdc3a03fd
 800764c:	3feec709 	.word	0x3feec709
 8007650:	145b01f5 	.word	0x145b01f5
 8007654:	be3e2fe0 	.word	0xbe3e2fe0
 8007658:	7ff00000 	.word	0x7ff00000
 800765c:	43400000 	.word	0x43400000
 8007660:	0003988e 	.word	0x0003988e
 8007664:	000bb679 	.word	0x000bb679
 8007668:	08008b98 	.word	0x08008b98
 800766c:	3ff00000 	.word	0x3ff00000
 8007670:	40080000 	.word	0x40080000
 8007674:	08008b78 	.word	0x08008b78
 8007678:	08008b88 	.word	0x08008b88
 800767c:	460b      	mov	r3, r1
 800767e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007682:	e5d7      	b.n	8007234 <__ieee754_pow+0x354>
 8007684:	f04f 0a01 	mov.w	sl, #1
 8007688:	e65e      	b.n	8007348 <__ieee754_pow+0x468>
 800768a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800795c <__ieee754_pow+0xa7c>)
 800768c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007690:	4630      	mov	r0, r6
 8007692:	4639      	mov	r1, r7
 8007694:	f7f8 fdfa 	bl	800028c <__adddf3>
 8007698:	4642      	mov	r2, r8
 800769a:	e9cd 0100 	strd	r0, r1, [sp]
 800769e:	464b      	mov	r3, r9
 80076a0:	4620      	mov	r0, r4
 80076a2:	4629      	mov	r1, r5
 80076a4:	f7f8 fdf0 	bl	8000288 <__aeabi_dsub>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076b0:	f7f9 fa32 	bl	8000b18 <__aeabi_dcmpgt>
 80076b4:	2800      	cmp	r0, #0
 80076b6:	f47f ae00 	bne.w	80072ba <__ieee754_pow+0x3da>
 80076ba:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80076be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80076c2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80076c6:	fa43 fa0a 	asr.w	sl, r3, sl
 80076ca:	44da      	add	sl, fp
 80076cc:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80076d0:	489d      	ldr	r0, [pc, #628]	@ (8007948 <__ieee754_pow+0xa68>)
 80076d2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80076d6:	4108      	asrs	r0, r1
 80076d8:	ea00 030a 	and.w	r3, r0, sl
 80076dc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80076e0:	f1c1 0114 	rsb	r1, r1, #20
 80076e4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80076e8:	fa4a fa01 	asr.w	sl, sl, r1
 80076ec:	f1bb 0f00 	cmp.w	fp, #0
 80076f0:	4640      	mov	r0, r8
 80076f2:	4649      	mov	r1, r9
 80076f4:	f04f 0200 	mov.w	r2, #0
 80076f8:	bfb8      	it	lt
 80076fa:	f1ca 0a00 	rsblt	sl, sl, #0
 80076fe:	f7f8 fdc3 	bl	8000288 <__aeabi_dsub>
 8007702:	4680      	mov	r8, r0
 8007704:	4689      	mov	r9, r1
 8007706:	4632      	mov	r2, r6
 8007708:	463b      	mov	r3, r7
 800770a:	4640      	mov	r0, r8
 800770c:	4649      	mov	r1, r9
 800770e:	f7f8 fdbd 	bl	800028c <__adddf3>
 8007712:	2400      	movs	r4, #0
 8007714:	a37c      	add	r3, pc, #496	@ (adr r3, 8007908 <__ieee754_pow+0xa28>)
 8007716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771a:	4620      	mov	r0, r4
 800771c:	460d      	mov	r5, r1
 800771e:	f7f8 ff6b 	bl	80005f8 <__aeabi_dmul>
 8007722:	4642      	mov	r2, r8
 8007724:	e9cd 0100 	strd	r0, r1, [sp]
 8007728:	464b      	mov	r3, r9
 800772a:	4620      	mov	r0, r4
 800772c:	4629      	mov	r1, r5
 800772e:	f7f8 fdab 	bl	8000288 <__aeabi_dsub>
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	4630      	mov	r0, r6
 8007738:	4639      	mov	r1, r7
 800773a:	f7f8 fda5 	bl	8000288 <__aeabi_dsub>
 800773e:	a374      	add	r3, pc, #464	@ (adr r3, 8007910 <__ieee754_pow+0xa30>)
 8007740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007744:	f7f8 ff58 	bl	80005f8 <__aeabi_dmul>
 8007748:	a373      	add	r3, pc, #460	@ (adr r3, 8007918 <__ieee754_pow+0xa38>)
 800774a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774e:	4680      	mov	r8, r0
 8007750:	4689      	mov	r9, r1
 8007752:	4620      	mov	r0, r4
 8007754:	4629      	mov	r1, r5
 8007756:	f7f8 ff4f 	bl	80005f8 <__aeabi_dmul>
 800775a:	4602      	mov	r2, r0
 800775c:	460b      	mov	r3, r1
 800775e:	4640      	mov	r0, r8
 8007760:	4649      	mov	r1, r9
 8007762:	f7f8 fd93 	bl	800028c <__adddf3>
 8007766:	4604      	mov	r4, r0
 8007768:	460d      	mov	r5, r1
 800776a:	4602      	mov	r2, r0
 800776c:	460b      	mov	r3, r1
 800776e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007772:	f7f8 fd8b 	bl	800028c <__adddf3>
 8007776:	e9dd 2300 	ldrd	r2, r3, [sp]
 800777a:	4680      	mov	r8, r0
 800777c:	4689      	mov	r9, r1
 800777e:	f7f8 fd83 	bl	8000288 <__aeabi_dsub>
 8007782:	4602      	mov	r2, r0
 8007784:	460b      	mov	r3, r1
 8007786:	4620      	mov	r0, r4
 8007788:	4629      	mov	r1, r5
 800778a:	f7f8 fd7d 	bl	8000288 <__aeabi_dsub>
 800778e:	4642      	mov	r2, r8
 8007790:	4606      	mov	r6, r0
 8007792:	460f      	mov	r7, r1
 8007794:	464b      	mov	r3, r9
 8007796:	4640      	mov	r0, r8
 8007798:	4649      	mov	r1, r9
 800779a:	f7f8 ff2d 	bl	80005f8 <__aeabi_dmul>
 800779e:	a360      	add	r3, pc, #384	@ (adr r3, 8007920 <__ieee754_pow+0xa40>)
 80077a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a4:	4604      	mov	r4, r0
 80077a6:	460d      	mov	r5, r1
 80077a8:	f7f8 ff26 	bl	80005f8 <__aeabi_dmul>
 80077ac:	a35e      	add	r3, pc, #376	@ (adr r3, 8007928 <__ieee754_pow+0xa48>)
 80077ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b2:	f7f8 fd69 	bl	8000288 <__aeabi_dsub>
 80077b6:	4622      	mov	r2, r4
 80077b8:	462b      	mov	r3, r5
 80077ba:	f7f8 ff1d 	bl	80005f8 <__aeabi_dmul>
 80077be:	a35c      	add	r3, pc, #368	@ (adr r3, 8007930 <__ieee754_pow+0xa50>)
 80077c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c4:	f7f8 fd62 	bl	800028c <__adddf3>
 80077c8:	4622      	mov	r2, r4
 80077ca:	462b      	mov	r3, r5
 80077cc:	f7f8 ff14 	bl	80005f8 <__aeabi_dmul>
 80077d0:	a359      	add	r3, pc, #356	@ (adr r3, 8007938 <__ieee754_pow+0xa58>)
 80077d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d6:	f7f8 fd57 	bl	8000288 <__aeabi_dsub>
 80077da:	4622      	mov	r2, r4
 80077dc:	462b      	mov	r3, r5
 80077de:	f7f8 ff0b 	bl	80005f8 <__aeabi_dmul>
 80077e2:	a357      	add	r3, pc, #348	@ (adr r3, 8007940 <__ieee754_pow+0xa60>)
 80077e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e8:	f7f8 fd50 	bl	800028c <__adddf3>
 80077ec:	4622      	mov	r2, r4
 80077ee:	462b      	mov	r3, r5
 80077f0:	f7f8 ff02 	bl	80005f8 <__aeabi_dmul>
 80077f4:	4602      	mov	r2, r0
 80077f6:	460b      	mov	r3, r1
 80077f8:	4640      	mov	r0, r8
 80077fa:	4649      	mov	r1, r9
 80077fc:	f7f8 fd44 	bl	8000288 <__aeabi_dsub>
 8007800:	4604      	mov	r4, r0
 8007802:	460d      	mov	r5, r1
 8007804:	4602      	mov	r2, r0
 8007806:	460b      	mov	r3, r1
 8007808:	4640      	mov	r0, r8
 800780a:	4649      	mov	r1, r9
 800780c:	f7f8 fef4 	bl	80005f8 <__aeabi_dmul>
 8007810:	2200      	movs	r2, #0
 8007812:	e9cd 0100 	strd	r0, r1, [sp]
 8007816:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800781a:	4620      	mov	r0, r4
 800781c:	4629      	mov	r1, r5
 800781e:	f7f8 fd33 	bl	8000288 <__aeabi_dsub>
 8007822:	4602      	mov	r2, r0
 8007824:	460b      	mov	r3, r1
 8007826:	e9dd 0100 	ldrd	r0, r1, [sp]
 800782a:	f7f9 f80f 	bl	800084c <__aeabi_ddiv>
 800782e:	4632      	mov	r2, r6
 8007830:	4604      	mov	r4, r0
 8007832:	460d      	mov	r5, r1
 8007834:	463b      	mov	r3, r7
 8007836:	4640      	mov	r0, r8
 8007838:	4649      	mov	r1, r9
 800783a:	f7f8 fedd 	bl	80005f8 <__aeabi_dmul>
 800783e:	4632      	mov	r2, r6
 8007840:	463b      	mov	r3, r7
 8007842:	f7f8 fd23 	bl	800028c <__adddf3>
 8007846:	4602      	mov	r2, r0
 8007848:	460b      	mov	r3, r1
 800784a:	4620      	mov	r0, r4
 800784c:	4629      	mov	r1, r5
 800784e:	f7f8 fd1b 	bl	8000288 <__aeabi_dsub>
 8007852:	4642      	mov	r2, r8
 8007854:	464b      	mov	r3, r9
 8007856:	f7f8 fd17 	bl	8000288 <__aeabi_dsub>
 800785a:	460b      	mov	r3, r1
 800785c:	4602      	mov	r2, r0
 800785e:	493b      	ldr	r1, [pc, #236]	@ (800794c <__ieee754_pow+0xa6c>)
 8007860:	2000      	movs	r0, #0
 8007862:	f7f8 fd11 	bl	8000288 <__aeabi_dsub>
 8007866:	ec41 0b10 	vmov	d0, r0, r1
 800786a:	ee10 3a90 	vmov	r3, s1
 800786e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007872:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007876:	da30      	bge.n	80078da <__ieee754_pow+0x9fa>
 8007878:	4650      	mov	r0, sl
 800787a:	f000 f87d 	bl	8007978 <scalbn>
 800787e:	ec51 0b10 	vmov	r0, r1, d0
 8007882:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007886:	f7ff bbd2 	b.w	800702e <__ieee754_pow+0x14e>
 800788a:	4c31      	ldr	r4, [pc, #196]	@ (8007950 <__ieee754_pow+0xa70>)
 800788c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007890:	42a3      	cmp	r3, r4
 8007892:	d91a      	bls.n	80078ca <__ieee754_pow+0x9ea>
 8007894:	4b2f      	ldr	r3, [pc, #188]	@ (8007954 <__ieee754_pow+0xa74>)
 8007896:	440b      	add	r3, r1
 8007898:	4303      	orrs	r3, r0
 800789a:	d009      	beq.n	80078b0 <__ieee754_pow+0x9d0>
 800789c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078a0:	2200      	movs	r2, #0
 80078a2:	2300      	movs	r3, #0
 80078a4:	f7f9 f91a 	bl	8000adc <__aeabi_dcmplt>
 80078a8:	3800      	subs	r0, #0
 80078aa:	bf18      	it	ne
 80078ac:	2001      	movne	r0, #1
 80078ae:	e42b      	b.n	8007108 <__ieee754_pow+0x228>
 80078b0:	4642      	mov	r2, r8
 80078b2:	464b      	mov	r3, r9
 80078b4:	f7f8 fce8 	bl	8000288 <__aeabi_dsub>
 80078b8:	4632      	mov	r2, r6
 80078ba:	463b      	mov	r3, r7
 80078bc:	f7f9 f922 	bl	8000b04 <__aeabi_dcmpge>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d1eb      	bne.n	800789c <__ieee754_pow+0x9bc>
 80078c4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8007964 <__ieee754_pow+0xa84>
 80078c8:	e6f7      	b.n	80076ba <__ieee754_pow+0x7da>
 80078ca:	469a      	mov	sl, r3
 80078cc:	4b22      	ldr	r3, [pc, #136]	@ (8007958 <__ieee754_pow+0xa78>)
 80078ce:	459a      	cmp	sl, r3
 80078d0:	f63f aef3 	bhi.w	80076ba <__ieee754_pow+0x7da>
 80078d4:	f8dd a010 	ldr.w	sl, [sp, #16]
 80078d8:	e715      	b.n	8007706 <__ieee754_pow+0x826>
 80078da:	ec51 0b10 	vmov	r0, r1, d0
 80078de:	4619      	mov	r1, r3
 80078e0:	e7cf      	b.n	8007882 <__ieee754_pow+0x9a2>
 80078e2:	491a      	ldr	r1, [pc, #104]	@ (800794c <__ieee754_pow+0xa6c>)
 80078e4:	2000      	movs	r0, #0
 80078e6:	f7ff bb18 	b.w	8006f1a <__ieee754_pow+0x3a>
 80078ea:	2000      	movs	r0, #0
 80078ec:	2100      	movs	r1, #0
 80078ee:	f7ff bb14 	b.w	8006f1a <__ieee754_pow+0x3a>
 80078f2:	4630      	mov	r0, r6
 80078f4:	4639      	mov	r1, r7
 80078f6:	f7ff bb10 	b.w	8006f1a <__ieee754_pow+0x3a>
 80078fa:	460c      	mov	r4, r1
 80078fc:	f7ff bb5e 	b.w	8006fbc <__ieee754_pow+0xdc>
 8007900:	2400      	movs	r4, #0
 8007902:	f7ff bb49 	b.w	8006f98 <__ieee754_pow+0xb8>
 8007906:	bf00      	nop
 8007908:	00000000 	.word	0x00000000
 800790c:	3fe62e43 	.word	0x3fe62e43
 8007910:	fefa39ef 	.word	0xfefa39ef
 8007914:	3fe62e42 	.word	0x3fe62e42
 8007918:	0ca86c39 	.word	0x0ca86c39
 800791c:	be205c61 	.word	0xbe205c61
 8007920:	72bea4d0 	.word	0x72bea4d0
 8007924:	3e663769 	.word	0x3e663769
 8007928:	c5d26bf1 	.word	0xc5d26bf1
 800792c:	3ebbbd41 	.word	0x3ebbbd41
 8007930:	af25de2c 	.word	0xaf25de2c
 8007934:	3f11566a 	.word	0x3f11566a
 8007938:	16bebd93 	.word	0x16bebd93
 800793c:	3f66c16c 	.word	0x3f66c16c
 8007940:	5555553e 	.word	0x5555553e
 8007944:	3fc55555 	.word	0x3fc55555
 8007948:	fff00000 	.word	0xfff00000
 800794c:	3ff00000 	.word	0x3ff00000
 8007950:	4090cbff 	.word	0x4090cbff
 8007954:	3f6f3400 	.word	0x3f6f3400
 8007958:	3fe00000 	.word	0x3fe00000
 800795c:	652b82fe 	.word	0x652b82fe
 8007960:	3c971547 	.word	0x3c971547
 8007964:	4090cc00 	.word	0x4090cc00

08007968 <fabs>:
 8007968:	ec51 0b10 	vmov	r0, r1, d0
 800796c:	4602      	mov	r2, r0
 800796e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007972:	ec43 2b10 	vmov	d0, r2, r3
 8007976:	4770      	bx	lr

08007978 <scalbn>:
 8007978:	b570      	push	{r4, r5, r6, lr}
 800797a:	ec55 4b10 	vmov	r4, r5, d0
 800797e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007982:	4606      	mov	r6, r0
 8007984:	462b      	mov	r3, r5
 8007986:	b991      	cbnz	r1, 80079ae <scalbn+0x36>
 8007988:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800798c:	4323      	orrs	r3, r4
 800798e:	d03d      	beq.n	8007a0c <scalbn+0x94>
 8007990:	4b35      	ldr	r3, [pc, #212]	@ (8007a68 <scalbn+0xf0>)
 8007992:	4620      	mov	r0, r4
 8007994:	4629      	mov	r1, r5
 8007996:	2200      	movs	r2, #0
 8007998:	f7f8 fe2e 	bl	80005f8 <__aeabi_dmul>
 800799c:	4b33      	ldr	r3, [pc, #204]	@ (8007a6c <scalbn+0xf4>)
 800799e:	429e      	cmp	r6, r3
 80079a0:	4604      	mov	r4, r0
 80079a2:	460d      	mov	r5, r1
 80079a4:	da0f      	bge.n	80079c6 <scalbn+0x4e>
 80079a6:	a328      	add	r3, pc, #160	@ (adr r3, 8007a48 <scalbn+0xd0>)
 80079a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ac:	e01e      	b.n	80079ec <scalbn+0x74>
 80079ae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80079b2:	4291      	cmp	r1, r2
 80079b4:	d10b      	bne.n	80079ce <scalbn+0x56>
 80079b6:	4622      	mov	r2, r4
 80079b8:	4620      	mov	r0, r4
 80079ba:	4629      	mov	r1, r5
 80079bc:	f7f8 fc66 	bl	800028c <__adddf3>
 80079c0:	4604      	mov	r4, r0
 80079c2:	460d      	mov	r5, r1
 80079c4:	e022      	b.n	8007a0c <scalbn+0x94>
 80079c6:	460b      	mov	r3, r1
 80079c8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80079cc:	3936      	subs	r1, #54	@ 0x36
 80079ce:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80079d2:	4296      	cmp	r6, r2
 80079d4:	dd0d      	ble.n	80079f2 <scalbn+0x7a>
 80079d6:	2d00      	cmp	r5, #0
 80079d8:	a11d      	add	r1, pc, #116	@ (adr r1, 8007a50 <scalbn+0xd8>)
 80079da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079de:	da02      	bge.n	80079e6 <scalbn+0x6e>
 80079e0:	a11d      	add	r1, pc, #116	@ (adr r1, 8007a58 <scalbn+0xe0>)
 80079e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079e6:	a31a      	add	r3, pc, #104	@ (adr r3, 8007a50 <scalbn+0xd8>)
 80079e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ec:	f7f8 fe04 	bl	80005f8 <__aeabi_dmul>
 80079f0:	e7e6      	b.n	80079c0 <scalbn+0x48>
 80079f2:	1872      	adds	r2, r6, r1
 80079f4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80079f8:	428a      	cmp	r2, r1
 80079fa:	dcec      	bgt.n	80079d6 <scalbn+0x5e>
 80079fc:	2a00      	cmp	r2, #0
 80079fe:	dd08      	ble.n	8007a12 <scalbn+0x9a>
 8007a00:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007a04:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007a08:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007a0c:	ec45 4b10 	vmov	d0, r4, r5
 8007a10:	bd70      	pop	{r4, r5, r6, pc}
 8007a12:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007a16:	da08      	bge.n	8007a2a <scalbn+0xb2>
 8007a18:	2d00      	cmp	r5, #0
 8007a1a:	a10b      	add	r1, pc, #44	@ (adr r1, 8007a48 <scalbn+0xd0>)
 8007a1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a20:	dac1      	bge.n	80079a6 <scalbn+0x2e>
 8007a22:	a10f      	add	r1, pc, #60	@ (adr r1, 8007a60 <scalbn+0xe8>)
 8007a24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a28:	e7bd      	b.n	80079a6 <scalbn+0x2e>
 8007a2a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007a2e:	3236      	adds	r2, #54	@ 0x36
 8007a30:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007a34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007a38:	4620      	mov	r0, r4
 8007a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a70 <scalbn+0xf8>)
 8007a3c:	4629      	mov	r1, r5
 8007a3e:	2200      	movs	r2, #0
 8007a40:	e7d4      	b.n	80079ec <scalbn+0x74>
 8007a42:	bf00      	nop
 8007a44:	f3af 8000 	nop.w
 8007a48:	c2f8f359 	.word	0xc2f8f359
 8007a4c:	01a56e1f 	.word	0x01a56e1f
 8007a50:	8800759c 	.word	0x8800759c
 8007a54:	7e37e43c 	.word	0x7e37e43c
 8007a58:	8800759c 	.word	0x8800759c
 8007a5c:	fe37e43c 	.word	0xfe37e43c
 8007a60:	c2f8f359 	.word	0xc2f8f359
 8007a64:	81a56e1f 	.word	0x81a56e1f
 8007a68:	43500000 	.word	0x43500000
 8007a6c:	ffff3cb0 	.word	0xffff3cb0
 8007a70:	3c900000 	.word	0x3c900000

08007a74 <with_errno>:
 8007a74:	b510      	push	{r4, lr}
 8007a76:	ed2d 8b02 	vpush	{d8}
 8007a7a:	eeb0 8a40 	vmov.f32	s16, s0
 8007a7e:	eef0 8a60 	vmov.f32	s17, s1
 8007a82:	4604      	mov	r4, r0
 8007a84:	f7fd f87c 	bl	8004b80 <__errno>
 8007a88:	eeb0 0a48 	vmov.f32	s0, s16
 8007a8c:	eef0 0a68 	vmov.f32	s1, s17
 8007a90:	ecbd 8b02 	vpop	{d8}
 8007a94:	6004      	str	r4, [r0, #0]
 8007a96:	bd10      	pop	{r4, pc}

08007a98 <xflow>:
 8007a98:	4603      	mov	r3, r0
 8007a9a:	b507      	push	{r0, r1, r2, lr}
 8007a9c:	ec51 0b10 	vmov	r0, r1, d0
 8007aa0:	b183      	cbz	r3, 8007ac4 <xflow+0x2c>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007aa8:	e9cd 2300 	strd	r2, r3, [sp]
 8007aac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ab0:	f7f8 fda2 	bl	80005f8 <__aeabi_dmul>
 8007ab4:	ec41 0b10 	vmov	d0, r0, r1
 8007ab8:	2022      	movs	r0, #34	@ 0x22
 8007aba:	b003      	add	sp, #12
 8007abc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ac0:	f7ff bfd8 	b.w	8007a74 <with_errno>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	e7ee      	b.n	8007aa8 <xflow+0x10>
 8007aca:	0000      	movs	r0, r0
 8007acc:	0000      	movs	r0, r0
	...

08007ad0 <__math_uflow>:
 8007ad0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007ad8 <__math_uflow+0x8>
 8007ad4:	f7ff bfe0 	b.w	8007a98 <xflow>
 8007ad8:	00000000 	.word	0x00000000
 8007adc:	10000000 	.word	0x10000000

08007ae0 <__math_oflow>:
 8007ae0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007ae8 <__math_oflow+0x8>
 8007ae4:	f7ff bfd8 	b.w	8007a98 <xflow>
 8007ae8:	00000000 	.word	0x00000000
 8007aec:	70000000 	.word	0x70000000

08007af0 <__ieee754_sqrt>:
 8007af0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af4:	4a68      	ldr	r2, [pc, #416]	@ (8007c98 <__ieee754_sqrt+0x1a8>)
 8007af6:	ec55 4b10 	vmov	r4, r5, d0
 8007afa:	43aa      	bics	r2, r5
 8007afc:	462b      	mov	r3, r5
 8007afe:	4621      	mov	r1, r4
 8007b00:	d110      	bne.n	8007b24 <__ieee754_sqrt+0x34>
 8007b02:	4622      	mov	r2, r4
 8007b04:	4620      	mov	r0, r4
 8007b06:	4629      	mov	r1, r5
 8007b08:	f7f8 fd76 	bl	80005f8 <__aeabi_dmul>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	4620      	mov	r0, r4
 8007b12:	4629      	mov	r1, r5
 8007b14:	f7f8 fbba 	bl	800028c <__adddf3>
 8007b18:	4604      	mov	r4, r0
 8007b1a:	460d      	mov	r5, r1
 8007b1c:	ec45 4b10 	vmov	d0, r4, r5
 8007b20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b24:	2d00      	cmp	r5, #0
 8007b26:	dc0e      	bgt.n	8007b46 <__ieee754_sqrt+0x56>
 8007b28:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8007b2c:	4322      	orrs	r2, r4
 8007b2e:	d0f5      	beq.n	8007b1c <__ieee754_sqrt+0x2c>
 8007b30:	b19d      	cbz	r5, 8007b5a <__ieee754_sqrt+0x6a>
 8007b32:	4622      	mov	r2, r4
 8007b34:	4620      	mov	r0, r4
 8007b36:	4629      	mov	r1, r5
 8007b38:	f7f8 fba6 	bl	8000288 <__aeabi_dsub>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	460b      	mov	r3, r1
 8007b40:	f7f8 fe84 	bl	800084c <__aeabi_ddiv>
 8007b44:	e7e8      	b.n	8007b18 <__ieee754_sqrt+0x28>
 8007b46:	152a      	asrs	r2, r5, #20
 8007b48:	d115      	bne.n	8007b76 <__ieee754_sqrt+0x86>
 8007b4a:	2000      	movs	r0, #0
 8007b4c:	e009      	b.n	8007b62 <__ieee754_sqrt+0x72>
 8007b4e:	0acb      	lsrs	r3, r1, #11
 8007b50:	3a15      	subs	r2, #21
 8007b52:	0549      	lsls	r1, r1, #21
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d0fa      	beq.n	8007b4e <__ieee754_sqrt+0x5e>
 8007b58:	e7f7      	b.n	8007b4a <__ieee754_sqrt+0x5a>
 8007b5a:	462a      	mov	r2, r5
 8007b5c:	e7fa      	b.n	8007b54 <__ieee754_sqrt+0x64>
 8007b5e:	005b      	lsls	r3, r3, #1
 8007b60:	3001      	adds	r0, #1
 8007b62:	02dc      	lsls	r4, r3, #11
 8007b64:	d5fb      	bpl.n	8007b5e <__ieee754_sqrt+0x6e>
 8007b66:	1e44      	subs	r4, r0, #1
 8007b68:	1b12      	subs	r2, r2, r4
 8007b6a:	f1c0 0420 	rsb	r4, r0, #32
 8007b6e:	fa21 f404 	lsr.w	r4, r1, r4
 8007b72:	4323      	orrs	r3, r4
 8007b74:	4081      	lsls	r1, r0
 8007b76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b7a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8007b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b82:	07d2      	lsls	r2, r2, #31
 8007b84:	bf5c      	itt	pl
 8007b86:	005b      	lslpl	r3, r3, #1
 8007b88:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8007b8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007b90:	bf58      	it	pl
 8007b92:	0049      	lslpl	r1, r1, #1
 8007b94:	2600      	movs	r6, #0
 8007b96:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8007b9a:	106d      	asrs	r5, r5, #1
 8007b9c:	0049      	lsls	r1, r1, #1
 8007b9e:	2016      	movs	r0, #22
 8007ba0:	4632      	mov	r2, r6
 8007ba2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8007ba6:	1917      	adds	r7, r2, r4
 8007ba8:	429f      	cmp	r7, r3
 8007baa:	bfde      	ittt	le
 8007bac:	193a      	addle	r2, r7, r4
 8007bae:	1bdb      	suble	r3, r3, r7
 8007bb0:	1936      	addle	r6, r6, r4
 8007bb2:	0fcf      	lsrs	r7, r1, #31
 8007bb4:	3801      	subs	r0, #1
 8007bb6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8007bba:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007bbe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007bc2:	d1f0      	bne.n	8007ba6 <__ieee754_sqrt+0xb6>
 8007bc4:	4604      	mov	r4, r0
 8007bc6:	2720      	movs	r7, #32
 8007bc8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	eb00 0e0c 	add.w	lr, r0, ip
 8007bd2:	db02      	blt.n	8007bda <__ieee754_sqrt+0xea>
 8007bd4:	d113      	bne.n	8007bfe <__ieee754_sqrt+0x10e>
 8007bd6:	458e      	cmp	lr, r1
 8007bd8:	d811      	bhi.n	8007bfe <__ieee754_sqrt+0x10e>
 8007bda:	f1be 0f00 	cmp.w	lr, #0
 8007bde:	eb0e 000c 	add.w	r0, lr, ip
 8007be2:	da42      	bge.n	8007c6a <__ieee754_sqrt+0x17a>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	db40      	blt.n	8007c6a <__ieee754_sqrt+0x17a>
 8007be8:	f102 0801 	add.w	r8, r2, #1
 8007bec:	1a9b      	subs	r3, r3, r2
 8007bee:	458e      	cmp	lr, r1
 8007bf0:	bf88      	it	hi
 8007bf2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007bf6:	eba1 010e 	sub.w	r1, r1, lr
 8007bfa:	4464      	add	r4, ip
 8007bfc:	4642      	mov	r2, r8
 8007bfe:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8007c02:	3f01      	subs	r7, #1
 8007c04:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8007c08:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007c0c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007c10:	d1dc      	bne.n	8007bcc <__ieee754_sqrt+0xdc>
 8007c12:	4319      	orrs	r1, r3
 8007c14:	d01b      	beq.n	8007c4e <__ieee754_sqrt+0x15e>
 8007c16:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8007c9c <__ieee754_sqrt+0x1ac>
 8007c1a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8007ca0 <__ieee754_sqrt+0x1b0>
 8007c1e:	e9da 0100 	ldrd	r0, r1, [sl]
 8007c22:	e9db 2300 	ldrd	r2, r3, [fp]
 8007c26:	f7f8 fb2f 	bl	8000288 <__aeabi_dsub>
 8007c2a:	e9da 8900 	ldrd	r8, r9, [sl]
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	4640      	mov	r0, r8
 8007c34:	4649      	mov	r1, r9
 8007c36:	f7f8 ff5b 	bl	8000af0 <__aeabi_dcmple>
 8007c3a:	b140      	cbz	r0, 8007c4e <__ieee754_sqrt+0x15e>
 8007c3c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007c40:	e9da 0100 	ldrd	r0, r1, [sl]
 8007c44:	e9db 2300 	ldrd	r2, r3, [fp]
 8007c48:	d111      	bne.n	8007c6e <__ieee754_sqrt+0x17e>
 8007c4a:	3601      	adds	r6, #1
 8007c4c:	463c      	mov	r4, r7
 8007c4e:	1072      	asrs	r2, r6, #1
 8007c50:	0863      	lsrs	r3, r4, #1
 8007c52:	07f1      	lsls	r1, r6, #31
 8007c54:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8007c58:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8007c5c:	bf48      	it	mi
 8007c5e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8007c62:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8007c66:	4618      	mov	r0, r3
 8007c68:	e756      	b.n	8007b18 <__ieee754_sqrt+0x28>
 8007c6a:	4690      	mov	r8, r2
 8007c6c:	e7be      	b.n	8007bec <__ieee754_sqrt+0xfc>
 8007c6e:	f7f8 fb0d 	bl	800028c <__adddf3>
 8007c72:	e9da 8900 	ldrd	r8, r9, [sl]
 8007c76:	4602      	mov	r2, r0
 8007c78:	460b      	mov	r3, r1
 8007c7a:	4640      	mov	r0, r8
 8007c7c:	4649      	mov	r1, r9
 8007c7e:	f7f8 ff2d 	bl	8000adc <__aeabi_dcmplt>
 8007c82:	b120      	cbz	r0, 8007c8e <__ieee754_sqrt+0x19e>
 8007c84:	1ca0      	adds	r0, r4, #2
 8007c86:	bf08      	it	eq
 8007c88:	3601      	addeq	r6, #1
 8007c8a:	3402      	adds	r4, #2
 8007c8c:	e7df      	b.n	8007c4e <__ieee754_sqrt+0x15e>
 8007c8e:	1c63      	adds	r3, r4, #1
 8007c90:	f023 0401 	bic.w	r4, r3, #1
 8007c94:	e7db      	b.n	8007c4e <__ieee754_sqrt+0x15e>
 8007c96:	bf00      	nop
 8007c98:	7ff00000 	.word	0x7ff00000
 8007c9c:	200001e0 	.word	0x200001e0
 8007ca0:	200001d8 	.word	0x200001d8
 8007ca4:	00000000 	.word	0x00000000

08007ca8 <__ieee754_log>:
 8007ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cac:	ec51 0b10 	vmov	r0, r1, d0
 8007cb0:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007cb4:	b087      	sub	sp, #28
 8007cb6:	460d      	mov	r5, r1
 8007cb8:	da26      	bge.n	8007d08 <__ieee754_log+0x60>
 8007cba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007cbe:	4303      	orrs	r3, r0
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	d10a      	bne.n	8007cda <__ieee754_log+0x32>
 8007cc4:	49ce      	ldr	r1, [pc, #824]	@ (8008000 <__ieee754_log+0x358>)
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2300      	movs	r3, #0
 8007cca:	2000      	movs	r0, #0
 8007ccc:	f7f8 fdbe 	bl	800084c <__aeabi_ddiv>
 8007cd0:	ec41 0b10 	vmov	d0, r0, r1
 8007cd4:	b007      	add	sp, #28
 8007cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cda:	2900      	cmp	r1, #0
 8007cdc:	da05      	bge.n	8007cea <__ieee754_log+0x42>
 8007cde:	460b      	mov	r3, r1
 8007ce0:	f7f8 fad2 	bl	8000288 <__aeabi_dsub>
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	e7f0      	b.n	8007ccc <__ieee754_log+0x24>
 8007cea:	4bc6      	ldr	r3, [pc, #792]	@ (8008004 <__ieee754_log+0x35c>)
 8007cec:	2200      	movs	r2, #0
 8007cee:	f7f8 fc83 	bl	80005f8 <__aeabi_dmul>
 8007cf2:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 8007cf6:	460d      	mov	r5, r1
 8007cf8:	4ac3      	ldr	r2, [pc, #780]	@ (8008008 <__ieee754_log+0x360>)
 8007cfa:	4295      	cmp	r5, r2
 8007cfc:	dd06      	ble.n	8007d0c <__ieee754_log+0x64>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	460b      	mov	r3, r1
 8007d02:	f7f8 fac3 	bl	800028c <__adddf3>
 8007d06:	e7e3      	b.n	8007cd0 <__ieee754_log+0x28>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e7f5      	b.n	8007cf8 <__ieee754_log+0x50>
 8007d0c:	152c      	asrs	r4, r5, #20
 8007d0e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8007d12:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007d16:	441c      	add	r4, r3
 8007d18:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 8007d1c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 8007d20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d24:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 8007d28:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 8007d2c:	ea42 0105 	orr.w	r1, r2, r5
 8007d30:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8007d34:	2200      	movs	r2, #0
 8007d36:	4bb5      	ldr	r3, [pc, #724]	@ (800800c <__ieee754_log+0x364>)
 8007d38:	f7f8 faa6 	bl	8000288 <__aeabi_dsub>
 8007d3c:	1cab      	adds	r3, r5, #2
 8007d3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d42:	2b02      	cmp	r3, #2
 8007d44:	4682      	mov	sl, r0
 8007d46:	468b      	mov	fp, r1
 8007d48:	f04f 0200 	mov.w	r2, #0
 8007d4c:	dc53      	bgt.n	8007df6 <__ieee754_log+0x14e>
 8007d4e:	2300      	movs	r3, #0
 8007d50:	f7f8 feba 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d54:	b1d0      	cbz	r0, 8007d8c <__ieee754_log+0xe4>
 8007d56:	2c00      	cmp	r4, #0
 8007d58:	f000 8120 	beq.w	8007f9c <__ieee754_log+0x2f4>
 8007d5c:	4620      	mov	r0, r4
 8007d5e:	f7f8 fbe1 	bl	8000524 <__aeabi_i2d>
 8007d62:	a391      	add	r3, pc, #580	@ (adr r3, 8007fa8 <__ieee754_log+0x300>)
 8007d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d68:	4606      	mov	r6, r0
 8007d6a:	460f      	mov	r7, r1
 8007d6c:	f7f8 fc44 	bl	80005f8 <__aeabi_dmul>
 8007d70:	a38f      	add	r3, pc, #572	@ (adr r3, 8007fb0 <__ieee754_log+0x308>)
 8007d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d76:	4604      	mov	r4, r0
 8007d78:	460d      	mov	r5, r1
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	4639      	mov	r1, r7
 8007d7e:	f7f8 fc3b 	bl	80005f8 <__aeabi_dmul>
 8007d82:	4602      	mov	r2, r0
 8007d84:	460b      	mov	r3, r1
 8007d86:	4620      	mov	r0, r4
 8007d88:	4629      	mov	r1, r5
 8007d8a:	e7ba      	b.n	8007d02 <__ieee754_log+0x5a>
 8007d8c:	a38a      	add	r3, pc, #552	@ (adr r3, 8007fb8 <__ieee754_log+0x310>)
 8007d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d92:	4650      	mov	r0, sl
 8007d94:	4659      	mov	r1, fp
 8007d96:	f7f8 fc2f 	bl	80005f8 <__aeabi_dmul>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	2000      	movs	r0, #0
 8007da0:	499b      	ldr	r1, [pc, #620]	@ (8008010 <__ieee754_log+0x368>)
 8007da2:	f7f8 fa71 	bl	8000288 <__aeabi_dsub>
 8007da6:	4652      	mov	r2, sl
 8007da8:	4606      	mov	r6, r0
 8007daa:	460f      	mov	r7, r1
 8007dac:	465b      	mov	r3, fp
 8007dae:	4650      	mov	r0, sl
 8007db0:	4659      	mov	r1, fp
 8007db2:	f7f8 fc21 	bl	80005f8 <__aeabi_dmul>
 8007db6:	4602      	mov	r2, r0
 8007db8:	460b      	mov	r3, r1
 8007dba:	4630      	mov	r0, r6
 8007dbc:	4639      	mov	r1, r7
 8007dbe:	f7f8 fc1b 	bl	80005f8 <__aeabi_dmul>
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	460f      	mov	r7, r1
 8007dc6:	b914      	cbnz	r4, 8007dce <__ieee754_log+0x126>
 8007dc8:	4632      	mov	r2, r6
 8007dca:	463b      	mov	r3, r7
 8007dcc:	e0a0      	b.n	8007f10 <__ieee754_log+0x268>
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f7f8 fba8 	bl	8000524 <__aeabi_i2d>
 8007dd4:	a374      	add	r3, pc, #464	@ (adr r3, 8007fa8 <__ieee754_log+0x300>)
 8007dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dda:	4680      	mov	r8, r0
 8007ddc:	4689      	mov	r9, r1
 8007dde:	f7f8 fc0b 	bl	80005f8 <__aeabi_dmul>
 8007de2:	a373      	add	r3, pc, #460	@ (adr r3, 8007fb0 <__ieee754_log+0x308>)
 8007de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de8:	4604      	mov	r4, r0
 8007dea:	460d      	mov	r5, r1
 8007dec:	4640      	mov	r0, r8
 8007dee:	4649      	mov	r1, r9
 8007df0:	f7f8 fc02 	bl	80005f8 <__aeabi_dmul>
 8007df4:	e0a5      	b.n	8007f42 <__ieee754_log+0x29a>
 8007df6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007dfa:	f7f8 fa47 	bl	800028c <__adddf3>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	460b      	mov	r3, r1
 8007e02:	4650      	mov	r0, sl
 8007e04:	4659      	mov	r1, fp
 8007e06:	f7f8 fd21 	bl	800084c <__aeabi_ddiv>
 8007e0a:	e9cd 0100 	strd	r0, r1, [sp]
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f7f8 fb88 	bl	8000524 <__aeabi_i2d>
 8007e14:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e1c:	4610      	mov	r0, r2
 8007e1e:	4619      	mov	r1, r3
 8007e20:	f7f8 fbea 	bl	80005f8 <__aeabi_dmul>
 8007e24:	4602      	mov	r2, r0
 8007e26:	460b      	mov	r3, r1
 8007e28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e2c:	f7f8 fbe4 	bl	80005f8 <__aeabi_dmul>
 8007e30:	a363      	add	r3, pc, #396	@ (adr r3, 8007fc0 <__ieee754_log+0x318>)
 8007e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e36:	4680      	mov	r8, r0
 8007e38:	4689      	mov	r9, r1
 8007e3a:	f7f8 fbdd 	bl	80005f8 <__aeabi_dmul>
 8007e3e:	a362      	add	r3, pc, #392	@ (adr r3, 8007fc8 <__ieee754_log+0x320>)
 8007e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e44:	f7f8 fa22 	bl	800028c <__adddf3>
 8007e48:	4642      	mov	r2, r8
 8007e4a:	464b      	mov	r3, r9
 8007e4c:	f7f8 fbd4 	bl	80005f8 <__aeabi_dmul>
 8007e50:	a35f      	add	r3, pc, #380	@ (adr r3, 8007fd0 <__ieee754_log+0x328>)
 8007e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e56:	f7f8 fa19 	bl	800028c <__adddf3>
 8007e5a:	4642      	mov	r2, r8
 8007e5c:	464b      	mov	r3, r9
 8007e5e:	f7f8 fbcb 	bl	80005f8 <__aeabi_dmul>
 8007e62:	a35d      	add	r3, pc, #372	@ (adr r3, 8007fd8 <__ieee754_log+0x330>)
 8007e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e68:	f7f8 fa10 	bl	800028c <__adddf3>
 8007e6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e70:	f7f8 fbc2 	bl	80005f8 <__aeabi_dmul>
 8007e74:	a35a      	add	r3, pc, #360	@ (adr r3, 8007fe0 <__ieee754_log+0x338>)
 8007e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e7e:	4640      	mov	r0, r8
 8007e80:	4649      	mov	r1, r9
 8007e82:	f7f8 fbb9 	bl	80005f8 <__aeabi_dmul>
 8007e86:	a358      	add	r3, pc, #352	@ (adr r3, 8007fe8 <__ieee754_log+0x340>)
 8007e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8c:	f7f8 f9fe 	bl	800028c <__adddf3>
 8007e90:	4642      	mov	r2, r8
 8007e92:	464b      	mov	r3, r9
 8007e94:	f7f8 fbb0 	bl	80005f8 <__aeabi_dmul>
 8007e98:	a355      	add	r3, pc, #340	@ (adr r3, 8007ff0 <__ieee754_log+0x348>)
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	f7f8 f9f5 	bl	800028c <__adddf3>
 8007ea2:	4642      	mov	r2, r8
 8007ea4:	464b      	mov	r3, r9
 8007ea6:	f7f8 fba7 	bl	80005f8 <__aeabi_dmul>
 8007eaa:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8007eb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eba:	f7f8 f9e7 	bl	800028c <__adddf3>
 8007ebe:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8007ec2:	3551      	adds	r5, #81	@ 0x51
 8007ec4:	4335      	orrs	r5, r6
 8007ec6:	2d00      	cmp	r5, #0
 8007ec8:	4680      	mov	r8, r0
 8007eca:	4689      	mov	r9, r1
 8007ecc:	dd48      	ble.n	8007f60 <__ieee754_log+0x2b8>
 8007ece:	4b50      	ldr	r3, [pc, #320]	@ (8008010 <__ieee754_log+0x368>)
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	4650      	mov	r0, sl
 8007ed4:	4659      	mov	r1, fp
 8007ed6:	f7f8 fb8f 	bl	80005f8 <__aeabi_dmul>
 8007eda:	4652      	mov	r2, sl
 8007edc:	465b      	mov	r3, fp
 8007ede:	f7f8 fb8b 	bl	80005f8 <__aeabi_dmul>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	4606      	mov	r6, r0
 8007ee8:	460f      	mov	r7, r1
 8007eea:	4640      	mov	r0, r8
 8007eec:	4649      	mov	r1, r9
 8007eee:	f7f8 f9cd 	bl	800028c <__adddf3>
 8007ef2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ef6:	f7f8 fb7f 	bl	80005f8 <__aeabi_dmul>
 8007efa:	4680      	mov	r8, r0
 8007efc:	4689      	mov	r9, r1
 8007efe:	b964      	cbnz	r4, 8007f1a <__ieee754_log+0x272>
 8007f00:	4602      	mov	r2, r0
 8007f02:	460b      	mov	r3, r1
 8007f04:	4630      	mov	r0, r6
 8007f06:	4639      	mov	r1, r7
 8007f08:	f7f8 f9be 	bl	8000288 <__aeabi_dsub>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	460b      	mov	r3, r1
 8007f10:	4650      	mov	r0, sl
 8007f12:	4659      	mov	r1, fp
 8007f14:	f7f8 f9b8 	bl	8000288 <__aeabi_dsub>
 8007f18:	e6da      	b.n	8007cd0 <__ieee754_log+0x28>
 8007f1a:	a323      	add	r3, pc, #140	@ (adr r3, 8007fa8 <__ieee754_log+0x300>)
 8007f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f24:	f7f8 fb68 	bl	80005f8 <__aeabi_dmul>
 8007f28:	a321      	add	r3, pc, #132	@ (adr r3, 8007fb0 <__ieee754_log+0x308>)
 8007f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2e:	4604      	mov	r4, r0
 8007f30:	460d      	mov	r5, r1
 8007f32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f36:	f7f8 fb5f 	bl	80005f8 <__aeabi_dmul>
 8007f3a:	4642      	mov	r2, r8
 8007f3c:	464b      	mov	r3, r9
 8007f3e:	f7f8 f9a5 	bl	800028c <__adddf3>
 8007f42:	4602      	mov	r2, r0
 8007f44:	460b      	mov	r3, r1
 8007f46:	4630      	mov	r0, r6
 8007f48:	4639      	mov	r1, r7
 8007f4a:	f7f8 f99d 	bl	8000288 <__aeabi_dsub>
 8007f4e:	4652      	mov	r2, sl
 8007f50:	465b      	mov	r3, fp
 8007f52:	f7f8 f999 	bl	8000288 <__aeabi_dsub>
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	e7d9      	b.n	8007f14 <__ieee754_log+0x26c>
 8007f60:	4602      	mov	r2, r0
 8007f62:	460b      	mov	r3, r1
 8007f64:	4650      	mov	r0, sl
 8007f66:	4659      	mov	r1, fp
 8007f68:	f7f8 f98e 	bl	8000288 <__aeabi_dsub>
 8007f6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f70:	f7f8 fb42 	bl	80005f8 <__aeabi_dmul>
 8007f74:	4606      	mov	r6, r0
 8007f76:	460f      	mov	r7, r1
 8007f78:	2c00      	cmp	r4, #0
 8007f7a:	f43f af25 	beq.w	8007dc8 <__ieee754_log+0x120>
 8007f7e:	a30a      	add	r3, pc, #40	@ (adr r3, 8007fa8 <__ieee754_log+0x300>)
 8007f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f88:	f7f8 fb36 	bl	80005f8 <__aeabi_dmul>
 8007f8c:	a308      	add	r3, pc, #32	@ (adr r3, 8007fb0 <__ieee754_log+0x308>)
 8007f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f92:	4604      	mov	r4, r0
 8007f94:	460d      	mov	r5, r1
 8007f96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f9a:	e729      	b.n	8007df0 <__ieee754_log+0x148>
 8007f9c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8007ff8 <__ieee754_log+0x350>
 8007fa0:	e698      	b.n	8007cd4 <__ieee754_log+0x2c>
 8007fa2:	bf00      	nop
 8007fa4:	f3af 8000 	nop.w
 8007fa8:	fee00000 	.word	0xfee00000
 8007fac:	3fe62e42 	.word	0x3fe62e42
 8007fb0:	35793c76 	.word	0x35793c76
 8007fb4:	3dea39ef 	.word	0x3dea39ef
 8007fb8:	55555555 	.word	0x55555555
 8007fbc:	3fd55555 	.word	0x3fd55555
 8007fc0:	df3e5244 	.word	0xdf3e5244
 8007fc4:	3fc2f112 	.word	0x3fc2f112
 8007fc8:	96cb03de 	.word	0x96cb03de
 8007fcc:	3fc74664 	.word	0x3fc74664
 8007fd0:	94229359 	.word	0x94229359
 8007fd4:	3fd24924 	.word	0x3fd24924
 8007fd8:	55555593 	.word	0x55555593
 8007fdc:	3fe55555 	.word	0x3fe55555
 8007fe0:	d078c69f 	.word	0xd078c69f
 8007fe4:	3fc39a09 	.word	0x3fc39a09
 8007fe8:	1d8e78af 	.word	0x1d8e78af
 8007fec:	3fcc71c5 	.word	0x3fcc71c5
 8007ff0:	9997fa04 	.word	0x9997fa04
 8007ff4:	3fd99999 	.word	0x3fd99999
	...
 8008000:	c3500000 	.word	0xc3500000
 8008004:	43500000 	.word	0x43500000
 8008008:	7fefffff 	.word	0x7fefffff
 800800c:	3ff00000 	.word	0x3ff00000
 8008010:	3fe00000 	.word	0x3fe00000

08008014 <_init>:
 8008014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008016:	bf00      	nop
 8008018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800801a:	bc08      	pop	{r3}
 800801c:	469e      	mov	lr, r3
 800801e:	4770      	bx	lr

08008020 <_fini>:
 8008020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008022:	bf00      	nop
 8008024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008026:	bc08      	pop	{r3}
 8008028:	469e      	mov	lr, r3
 800802a:	4770      	bx	lr
