tarted
grid
device GCLK_DLY
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_GATE[3:0] = 4'b0000,
        config bit CP_MUX[4:0] = 5'b00000
    );
    port
    (
// configuration_body_def_on


    config input SC_GATE[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_GATE[3],SC_GATE[2],SC_GATE[1],SC_GATE[0]" */,

    config input SC_MUX[4:0] = 5'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MUX[4],SC_MUX[3],SC_MUX[2],SC_MUX[1],SC_MUX[0]" */,

// configuration_body_def_end

        input GCLK_IN[31:0] = 32'b1111_1111_1111_1111_1111_1111_1111_1111,
        output GCLK_OUT[31:0]
    );
};
//grid device end

//grid device structure netlist started
structure netlist of GCLK_DLY
{
    routing
    {
          ( GCLK_IN[0] --> GCLK_OUT[0] ) = 150;
          ( GCLK_IN[1] --> GCLK_OUT[1] ) = 150;
          ( GCLK_IN[2] --> GCLK_OUT[2] ) = 150;
          ( GCLK_IN[3] --> GCLK_OUT[3] ) = 150;
          ( GCLK_IN[4] --> GCLK_OUT[4] ) = 150;
          ( GCLK_IN[5] --> GCLK_OUT[5] ) = 150;
          ( GCLK_IN[6] --> GCLK_OUT[6] ) = 150;
          ( GCLK_IN[7] --> GCLK_OUT[7] ) = 150;
          ( GCLK_IN[8] --> GCLK_OUT[8] ) = 150;
          ( GCLK_IN[9] --> GCLK_OUT[9] ) = 150;
          ( GCLK_IN[10] --> GCLK_OUT[10] ) = 150;
          ( GCLK_IN[11] --> GCLK_OUT[11] ) = 150;
          ( GCLK_IN[12] --> GCLK_OUT[12] ) = 150;
          ( GCLK_IN[13] --> GCLK_OUT[13] ) = 150;
          ( GCLK_IN[14] --> GCLK_OUT[14] ) = 150;
          ( GCLK_IN[15] --> GCLK_OUT[15] ) = 150;
          ( GCLK_IN[16] --> GCLK_OUT[16] ) = 150;
          ( GCLK_IN[17] --> GCLK_OUT[17] ) = 150;
          ( GCLK_IN[18] --> GCLK_OUT[18] ) = 150;
          ( GCLK_IN[19] --> GCLK_OUT[19] ) = 150;
          ( GCLK_IN[20] --> GCLK_OUT[20] ) = 150;
          ( GCLK_IN[21] --> GCLK_OUT[21] ) = 150;
          ( GCLK_IN[22] --> GCLK_OUT[22] ) = 150;
          ( GCLK_IN[23] --> GCLK_OUT[23] ) = 150;
          ( GCLK_IN[24] --> GCLK_OUT[24] ) = 150;
          ( GCLK_IN[25] --> GCLK_OUT[25] ) = 150;
          ( GCLK_IN[26] --> GCLK_OUT[26] ) = 150;
          ( GCLK_IN[27] --> GCLK_OUT[27] ) = 150;
          ( GCLK_IN[28] --> GCLK_OUT[28] ) = 150;
          ( GCLK_IN[29] --> GCLK_OUT[29] ) = 150;
          ( GCLK_IN[30] --> GCLK_OUT[30] ) = 150;
          ( GCLK_IN[31] --> GCLK_OUT[31] ) = 150;
    }
};
//grid device structure netlist end


//timing gclk_dly_tnl of GCLK_DLY
//{
//    int i;
//    for (i = 0; i < 32; i += 1)
//    {
//        string strVal;
//        sprintf(strVal, "GCLK_DLY_BUF_%d", i);
//        operator V_BUF *strVal
//        port map (
//            I => GCLK_IN[i],
//            Z => GCLK_OUT[i]
//        );
//    }
//};
//grid device configure body started

configuration cfg of GCLK_DLY
{

 // assign config body begin
    SC_GATE   :=  CP_GATE;
    SC_MUX    :=  CP_MUX;
// assign config body end
};

//grid device configure body end

