// Generated by CIRCT unknown git version
module PAL_44305D(	// file.cleaned.mlir:2:3
  input  FORM_n,	// file.cleaned.mlir:2:28
         CC1_n,	// file.cleaned.mlir:2:45
         CC2_n,	// file.cleaned.mlir:2:61
         CC3_n,	// file.cleaned.mlir:2:77
         LCS_n,	// file.cleaned.mlir:2:93
         RWCS_n,	// file.cleaned.mlir:2:109
         WCS_n,	// file.cleaned.mlir:2:126
         FETCH,	// file.cleaned.mlir:2:142
         BRK_n,	// file.cleaned.mlir:2:158
         LUA12,	// file.cleaned.mlir:2:174
         WCA_n,	// file.cleaned.mlir:2:190
         TERM_n,	// file.cleaned.mlir:2:206
  output WICA_n,	// file.cleaned.mlir:2:224
         WCSTB_n,	// file.cleaned.mlir:2:241
         ECSL_n,	// file.cleaned.mlir:2:259
         EWCA_n,	// file.cleaned.mlir:2:276
         EUPP_n,	// file.cleaned.mlir:2:293
         ELOW_n	// file.cleaned.mlir:2:310
);

  wire _GEN = ~WCA_n & FETCH;	// file.cleaned.mlir:12:10, :16:11
  wire _GEN_0 = ~RWCS_n & WCS_n;	// file.cleaned.mlir:9:10, :23:11
  wire _GEN_1 = ~RWCS_n & CC3_n;	// file.cleaned.mlir:9:10, :28:11
  wire _GEN_2 = ~FORM_n & BRK_n;	// file.cleaned.mlir:4:10, :38:11
  wire _GEN_3 = ~LUA12 & ~BRK_n;	// file.cleaned.mlir:11:10, :15:11, :41:11
  assign WICA_n = ~(_GEN & TERM_n);	// file.cleaned.mlir:16:11, :17:11, :18:11, :46:5
  assign WCSTB_n =
    ~(CC3_n & ~CC2_n & ~CC1_n & ~WCS_n & ~RWCS_n | ~CC3_n & CC2_n & ~CC1_n & ~LCS_n);	// file.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :19:11, :20:11, :21:11, :22:11, :46:5
  assign ECSL_n = ~(_GEN_0 & ~CC3_n & TERM_n | _GEN_0 & CC1_n & ~CC2_n & TERM_n);	// file.cleaned.mlir:6:10, :7:10, :23:11, :24:11, :25:11, :26:11, :27:11, :46:5
  assign EWCA_n = ~(_GEN_1 & ~CC2_n & TERM_n | _GEN_1 & ~CC1_n & TERM_n);	// file.cleaned.mlir:5:10, :6:10, :28:11, :29:11, :30:11, :31:11, :32:11, :46:5
  assign EUPP_n = ~(LUA12 | _GEN | FETCH & CC1_n & CC2_n & CC3_n & TERM_n);	// file.cleaned.mlir:16:11, :33:11, :34:11, :35:11, :46:5
  assign ELOW_n =
    ~(~LUA12 & ~FETCH | ~LUA12 & ~TERM_n | _GEN_2 & ~CC2_n & TERM_n | _GEN_2 & ~CC3_n
      & TERM_n | _GEN_3 & ~CC2_n & TERM_n | _GEN_3 & ~CC3_n & TERM_n);	// file.cleaned.mlir:6:10, :7:10, :13:10, :14:11, :15:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:5
endmodule

