module Dflipflop_updown_counter(
    input  clk,          
    input  rst_n,       
    input   byteena, 
    input  [15:0] d,     
    output reg [15:0]q     
);
always @(posedge clk or negedge rst_n)
 begin
    if (!rst_n) begin
        q <= 16'b0; 
    end
    else begin
       if (byteena) begin
            q[15:8] <= d[15:8]; 
        end
        if (!byteena) begin
            q[7:0] <= d[7:0]; 
        end
    end
end
endmodule   
