
Starting:    C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
Hostname:    DESKTOP-MEKB2RA
Date:        Sun Jul 25 12:54:47 2021
Version:     Q-2020.03M-SP1

Arguments:   -product synplify_pro top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "top_syn.tcl"
Copied C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\top.srs to C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\top.srs
Note: Opening integrated instrumentor
@N: Check out instrumentor license 'identinstrumentor_actel'
Running: identify_ui_flow in background

Running Flow: identify_ui_flow
# Sun Jul 25 12:55:46 2021

Running: identify_db_generator (Identify Database Generator)
# Sun Jul 25 12:55:46 2021
Copied C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\synlog\top_identify_db_generator.srr to C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\identify.srr

identify_db_generator completed
# Sun Jul 25 12:56:12 2021

Return Code: 0
Run Time:00h:00m:26s
Instrumentor%
*** Integrated Instrumentor ***
Added instrumentation 'synthesis' to the project
Added instrumentation 'synthesis_1' to the project
. has been added to search path.
Current design is top
Loading instrumentation 'synthesis_1'
Warning: Could not open IDC file 'C:/Users/test/Desktop/Projects/SoM3_TEST/DG0756_MPF300_SOM3_PCIE_IO_12P6_orig/Libero_Project/synthesis/synthesis_1/identify.idc'.
Complete: identify_ui_flow
Setting IICE sampler (sampledepth) to 1024 for IICE named 'IICE'
Setting IICE sampler (memory module type) to 'type_12' for IICE named 'IICE'
Instrument Signal /system_top_0/fmc_in for sample in IICE
		FPGA=regular 
		Total instrumentation in bits: Sample Only 34, Trigger Only 0, Sample and trigger 0
		Group wise instrumentation in bits: 
					Group NM:Sample Only 34, Sample and trigger 0
Instrument Signal /system_top_0/fmc_out for sample in IICE
		FPGA=regular 
		Total instrumentation in bits: Sample Only 68, Trigger Only 0, Sample and trigger 0
		Group wise instrumentation in bits: 
					Group NM:Sample Only 68, Sample and trigger 0
Instrument Signal /system_top_0/led for sample in IICE
		FPGA=regular 
		Total instrumentation in bits: Sample Only 70, Trigger Only 0, Sample and trigger 0
		Group wise instrumentation in bits: 
					Group NM:Sample Only 70, Sample and trigger 0
Instrument Signal /system_top_0/sys_clk for sample_clock in IICE
Setting IICE sample clock to '/system_top_0/sys_clk' for IICE named 'IICE'
Instrument Signal /system_top_0/led for trigger and sample in IICE
		FPGA=regular 
		Total instrumentation in bits: Sample Only 68, Trigger Only 0, Sample and trigger 2
		Group wise instrumentation in bits: 
					Group NM:Sample Only 68, Sample and trigger 2
Instrumenting design `top' in directory C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1
Current instrumentation information: 	IICE=IICE 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 68, Trigger Only 0, Sample and trigger 2
		Group wise instrumentation in bits: 
					Group NM:Sample Only 68, Sample and trigger 2
C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\identify.idc referenced by implementation synthesis_1 was automatically added to project.
log file: "C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\top.srr"
Running: synthesis_1 in foreground

Running synthesis_1

Running Flow: compile (Compile) on synthesis_1
# Sun Jul 25 12:58:04 2021

Running Flow: compile_flow (Compile Process) on synthesis_1
# Sun Jul 25 12:58:04 2021

Running: identify_db_generator (Identify Database Generator) on synthesis_1
# Sun Jul 25 12:58:04 2021
Copied C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\synlog\top_identify_db_generator.srr to C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\identify.srr

identify_db_generator completed
# Sun Jul 25 12:58:05 2021

Return Code: 0
Run Time:00h:00m:01s

Running: identify_compile (Identify Compile) on synthesis_1
# Sun Jul 25 12:58:05 2021

identify_compile completed
# Sun Jul 25 12:58:08 2021

Return Code: 0
Run Time:00h:00m:03s

Running: compiler (Compile Input) on synthesis_1
# Sun Jul 25 12:58:08 2021
Copied C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\synwork\top_comp.srs to C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\top.srs

compiler completed
# Sun Jul 25 13:00:06 2021

Return Code: 0
Run Time:00h:01m:58s

Running: multi_srs_gen (Multi-srs Generator) on synthesis_1
# Sun Jul 25 13:00:06 2021
Warning: The design file c:\users\test\desktop\projects\som3_test\dg0756_mpf300_som3_pcie_io_12p6_orig\libero_project\synthesis\synthesis_1\top.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Sun Jul 25 13:00:59 2021

Return Code: 0
Run Time:00h:00m:53s
Copied C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\synwork\top_mult.srs to C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\top.srs
Complete: Compile Process on synthesis_1

Running: premap (Premap) on synthesis_1
# Sun Jul 25 13:00:59 2021

premap completed with warnings
# Sun Jul 25 13:01:40 2021

Return Code: 1
Run Time:00h:00m:41s
Complete: Compile on synthesis_1

Running Flow: map (Map) on synthesis_1
# Sun Jul 25 13:01:40 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on synthesis_1
# Sun Jul 25 13:01:40 2021
Copied C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\synwork\top_m.srm to C:\Users\test\Desktop\Projects\SoM3_TEST\DG0756_MPF300_SOM3_PCIE_IO_12P6_orig\Libero_Project\synthesis\synthesis_1\top.srm

fpga_mapper completed with warnings
# Sun Jul 25 13:04:34 2021

Return Code: 1
Run Time:00h:02m:54s
Complete: Map on synthesis_1
Complete: Logic Synthesis on synthesis_1
0License checkin: identinstrumentor_actel
@N: Check in instrumentor license 'identinstrumentor_actel'
Unloading current instrumentation 'synthesis_1'
exit status=0
License checkin: synplifypro_actel
