# ComputerEngineering-Project-2
ECGR 2181 – Fall 2018 – Project 2 (Final project)
By: Dylan, Ron, and Wes

Done using VHDL and Vivado
