Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:47:35 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -85.387    -3256.460                    771                 1494        0.122        0.000                      0                 1494        3.000        0.000                       0                   752  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -85.387    -3256.460                    771                 1494        0.122        0.000                      0                 1494        3.000        0.000                       0                   752  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          771  Failing Endpoints,  Worst Slack      -85.387ns,  Total Violation    -3256.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -85.387ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        92.349ns  (logic 59.984ns (64.954%)  route 32.365ns (35.046%))
  Logic Levels:           323  (CARRY4=288 LUT4=32 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.850    74.747    div0/out[7]
    SLICE_X41Y127        LUT4 (Prop_lut4_I0_O)        0.329    75.076 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    75.076    div0/out[6]_i_43_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.626 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.626    div0/out_reg[6]_i_35_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.740 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.740    div0/out_reg[6]_i_30_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.854 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.854    div0/out_reg[6]_i_25_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.968 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.968    div0/out_reg[6]_i_20_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.082 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.082    div0/out_reg[6]_i_15_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.196 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.196    div0/out_reg[6]_i_10_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.310 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.310    div0/out_reg[6]_i_5_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.424 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.424    div0/out_reg[6]_i_2_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.602 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.880    77.483    div0/out[6]
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.329    77.812 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    77.812    div0/out[5]_i_43_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.362 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    div0/out_reg[5]_i_35_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.476 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.476    div0/out_reg[5]_i_30_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.590 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.590    div0/out_reg[5]_i_25_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.704 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.704    div0/out_reg[5]_i_20_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.818 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.818    div0/out_reg[5]_i_15_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.932 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.932    div0/out_reg[5]_i_10_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.046 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.046    div0/out_reg[5]_i_5_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.160    div0/out_reg[5]_i_2_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.338 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.692    80.030    div0/out[5]
    SLICE_X42Y139        LUT4 (Prop_lut4_I0_O)        0.329    80.359 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    80.359    div0/out[4]_i_43_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.892 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.892    div0/out_reg[4]_i_35_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.009 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.009    div0/out_reg[4]_i_30_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.126 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.126    div0/out_reg[4]_i_25_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.243 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.243    div0/out_reg[4]_i_20_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.360 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.360    div0/out_reg[4]_i_15_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.477 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.477    div0/out_reg[4]_i_10_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.594 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.594    div0/out_reg[4]_i_5_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.711    div0/out_reg[4]_i_2_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.890 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.057    82.947    div0/out[4]
    SLICE_X41Y141        LUT4 (Prop_lut4_I0_O)        0.332    83.279 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    83.279    div0/out[3]_i_43_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.829 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.829    div0/out_reg[3]_i_35_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.943    div0/out_reg[3]_i_30_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.057    div0/out_reg[3]_i_25_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.171    div0/out_reg[3]_i_20_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.285 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.285    div0/out_reg[3]_i_15_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.399 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.399    div0/out_reg[3]_i_10_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.513 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.513    div0/out_reg[3]_i_5_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.627 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.627    div0/out_reg[3]_i_2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    84.805 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.889    85.694    div0/out[3]
    SLICE_X40Y141        LUT4 (Prop_lut4_I0_O)        0.329    86.023 r  div0/out[2]_i_43/O
                         net (fo=1, routed)           0.000    86.023    div0/out[2]_i_43_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.573 r  div0/out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.573    div0/out_reg[2]_i_35_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  div0/out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.687    div0/out_reg[2]_i_30_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  div0/out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.801    div0/out_reg[2]_i_25_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  div0/out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.915    div0/out_reg[2]_i_20_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  div0/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.029    div0/out_reg[2]_i_15_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  div0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.143    div0/out_reg[2]_i_10_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.257 r  div0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.257    div0/out_reg[2]_i_5_n_0
    SLICE_X40Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.371 r  div0/out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.371    div0/out_reg[2]_i_2_n_0
    SLICE_X40Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    87.549 r  div0/out_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          1.044    88.594    div0/out[2]
    SLICE_X43Y141        LUT4 (Prop_lut4_I0_O)        0.329    88.923 r  div0/out[1]_i_43/O
                         net (fo=1, routed)           0.000    88.923    div0/out[1]_i_43_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.473 r  div0/out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.473    div0/out_reg[1]_i_35_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  div0/out_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.587    div0/out_reg[1]_i_30_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  div0/out_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.701    div0/out_reg[1]_i_25_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  div0/out_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.815    div0/out_reg[1]_i_20_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  div0/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    89.929    div0/out_reg[1]_i_15_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.043 r  div0/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.043    div0/out_reg[1]_i_10_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.157 r  div0/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.157    div0/out_reg[1]_i_5_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.271 r  div0/out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    90.271    div0/out_reg[1]_i_2_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    90.449 r  div0/out_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          1.039    91.488    div0/out[1]
    SLICE_X44Y141        LUT4 (Prop_lut4_I0_O)        0.329    91.817 r  div0/out[0]_i_43/O
                         net (fo=1, routed)           0.000    91.817    div0/out[0]_i_43_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.367 r  div0/out_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    92.367    div0/out_reg[0]_i_35_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.481 r  div0/out_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.481    div0/out_reg[0]_i_30_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.595 r  div0/out_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.595    div0/out_reg[0]_i_25_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.709 r  div0/out_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    92.709    div0/out_reg[0]_i_20_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.823 r  div0/out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    92.823    div0/out_reg[0]_i_15_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.937 r  div0/out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.937    div0/out_reg[0]_i_10_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.051 r  div0/out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.051    div0/out_reg[0]_i_5_n_0
    SLICE_X44Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.165 r  div0/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    93.165    div0/out_reg[0]_i_2_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.322 r  div0/out_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    93.322    QWrite00/out[0]
    SLICE_X44Y149        FDRE                                         r  QWrite00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X44Y149        FDRE                                         r  QWrite00/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y149        FDRE (Setup_fdre_C_D)        0.046     7.935    QWrite00/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                         -93.322    
  -------------------------------------------------------------------
                         slack                                -85.387    

Slack (VIOLATED) :        -82.543ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        89.476ns  (logic 58.150ns (64.990%)  route 31.326ns (35.010%))
  Logic Levels:           313  (CARRY4=279 LUT4=31 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.850    74.747    div0/out[7]
    SLICE_X41Y127        LUT4 (Prop_lut4_I0_O)        0.329    75.076 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    75.076    div0/out[6]_i_43_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.626 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.626    div0/out_reg[6]_i_35_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.740 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.740    div0/out_reg[6]_i_30_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.854 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.854    div0/out_reg[6]_i_25_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.968 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.968    div0/out_reg[6]_i_20_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.082 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.082    div0/out_reg[6]_i_15_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.196 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.196    div0/out_reg[6]_i_10_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.310 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.310    div0/out_reg[6]_i_5_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.424 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.424    div0/out_reg[6]_i_2_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.602 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.880    77.483    div0/out[6]
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.329    77.812 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    77.812    div0/out[5]_i_43_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.362 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    div0/out_reg[5]_i_35_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.476 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.476    div0/out_reg[5]_i_30_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.590 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.590    div0/out_reg[5]_i_25_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.704 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.704    div0/out_reg[5]_i_20_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.818 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.818    div0/out_reg[5]_i_15_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.932 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.932    div0/out_reg[5]_i_10_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.046 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.046    div0/out_reg[5]_i_5_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.160    div0/out_reg[5]_i_2_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.338 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.692    80.030    div0/out[5]
    SLICE_X42Y139        LUT4 (Prop_lut4_I0_O)        0.329    80.359 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    80.359    div0/out[4]_i_43_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.892 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.892    div0/out_reg[4]_i_35_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.009 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.009    div0/out_reg[4]_i_30_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.126 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.126    div0/out_reg[4]_i_25_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.243 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.243    div0/out_reg[4]_i_20_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.360 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.360    div0/out_reg[4]_i_15_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.477 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.477    div0/out_reg[4]_i_10_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.594 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.594    div0/out_reg[4]_i_5_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.711    div0/out_reg[4]_i_2_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.890 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.057    82.947    div0/out[4]
    SLICE_X41Y141        LUT4 (Prop_lut4_I0_O)        0.332    83.279 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    83.279    div0/out[3]_i_43_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.829 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.829    div0/out_reg[3]_i_35_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.943    div0/out_reg[3]_i_30_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.057    div0/out_reg[3]_i_25_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.171    div0/out_reg[3]_i_20_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.285 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.285    div0/out_reg[3]_i_15_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.399 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.399    div0/out_reg[3]_i_10_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.513 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.513    div0/out_reg[3]_i_5_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.627 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.627    div0/out_reg[3]_i_2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    84.805 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.889    85.694    div0/out[3]
    SLICE_X40Y141        LUT4 (Prop_lut4_I0_O)        0.329    86.023 r  div0/out[2]_i_43/O
                         net (fo=1, routed)           0.000    86.023    div0/out[2]_i_43_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.573 r  div0/out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.573    div0/out_reg[2]_i_35_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  div0/out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.687    div0/out_reg[2]_i_30_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  div0/out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.801    div0/out_reg[2]_i_25_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  div0/out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.915    div0/out_reg[2]_i_20_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  div0/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.029    div0/out_reg[2]_i_15_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  div0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.143    div0/out_reg[2]_i_10_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.257 r  div0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.257    div0/out_reg[2]_i_5_n_0
    SLICE_X40Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.371 r  div0/out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.371    div0/out_reg[2]_i_2_n_0
    SLICE_X40Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    87.549 r  div0/out_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          1.044    88.594    div0/out[2]
    SLICE_X43Y141        LUT4 (Prop_lut4_I0_O)        0.329    88.923 r  div0/out[1]_i_43/O
                         net (fo=1, routed)           0.000    88.923    div0/out[1]_i_43_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.473 r  div0/out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.473    div0/out_reg[1]_i_35_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.587 r  div0/out_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.587    div0/out_reg[1]_i_30_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.701 r  div0/out_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.701    div0/out_reg[1]_i_25_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.815 r  div0/out_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.815    div0/out_reg[1]_i_20_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.929 r  div0/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    89.929    div0/out_reg[1]_i_15_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.043 r  div0/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    90.043    div0/out_reg[1]_i_10_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.157 r  div0/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.157    div0/out_reg[1]_i_5_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.271 r  div0/out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    90.271    div0/out_reg[1]_i_2_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    90.449 r  div0/out_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    90.449    QWrite00/out[1]
    SLICE_X43Y149        FDRE                                         r  QWrite00/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X43Y149        FDRE                                         r  QWrite00/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -90.449    
  -------------------------------------------------------------------
                         slack                                -82.543    

Slack (VIOLATED) :        -79.643ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        86.576ns  (logic 56.295ns (65.023%)  route 30.281ns (34.977%))
  Logic Levels:           303  (CARRY4=270 LUT4=30 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.850    74.747    div0/out[7]
    SLICE_X41Y127        LUT4 (Prop_lut4_I0_O)        0.329    75.076 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    75.076    div0/out[6]_i_43_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.626 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.626    div0/out_reg[6]_i_35_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.740 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.740    div0/out_reg[6]_i_30_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.854 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.854    div0/out_reg[6]_i_25_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.968 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.968    div0/out_reg[6]_i_20_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.082 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.082    div0/out_reg[6]_i_15_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.196 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.196    div0/out_reg[6]_i_10_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.310 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.310    div0/out_reg[6]_i_5_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.424 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.424    div0/out_reg[6]_i_2_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.602 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.880    77.483    div0/out[6]
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.329    77.812 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    77.812    div0/out[5]_i_43_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.362 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    div0/out_reg[5]_i_35_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.476 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.476    div0/out_reg[5]_i_30_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.590 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.590    div0/out_reg[5]_i_25_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.704 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.704    div0/out_reg[5]_i_20_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.818 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.818    div0/out_reg[5]_i_15_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.932 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.932    div0/out_reg[5]_i_10_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.046 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.046    div0/out_reg[5]_i_5_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.160    div0/out_reg[5]_i_2_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.338 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.692    80.030    div0/out[5]
    SLICE_X42Y139        LUT4 (Prop_lut4_I0_O)        0.329    80.359 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    80.359    div0/out[4]_i_43_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.892 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.892    div0/out_reg[4]_i_35_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.009 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.009    div0/out_reg[4]_i_30_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.126 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.126    div0/out_reg[4]_i_25_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.243 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.243    div0/out_reg[4]_i_20_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.360 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.360    div0/out_reg[4]_i_15_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.477 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.477    div0/out_reg[4]_i_10_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.594 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.594    div0/out_reg[4]_i_5_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.711    div0/out_reg[4]_i_2_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.890 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.057    82.947    div0/out[4]
    SLICE_X41Y141        LUT4 (Prop_lut4_I0_O)        0.332    83.279 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    83.279    div0/out[3]_i_43_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.829 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.829    div0/out_reg[3]_i_35_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.943    div0/out_reg[3]_i_30_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.057    div0/out_reg[3]_i_25_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.171    div0/out_reg[3]_i_20_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.285 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.285    div0/out_reg[3]_i_15_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.399 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.399    div0/out_reg[3]_i_10_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.513 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.513    div0/out_reg[3]_i_5_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.627 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.627    div0/out_reg[3]_i_2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    84.805 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.889    85.694    div0/out[3]
    SLICE_X40Y141        LUT4 (Prop_lut4_I0_O)        0.329    86.023 r  div0/out[2]_i_43/O
                         net (fo=1, routed)           0.000    86.023    div0/out[2]_i_43_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.573 r  div0/out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    86.573    div0/out_reg[2]_i_35_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  div0/out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.687    div0/out_reg[2]_i_30_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  div0/out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.801    div0/out_reg[2]_i_25_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  div0/out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    86.915    div0/out_reg[2]_i_20_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  div0/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    87.029    div0/out_reg[2]_i_15_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  div0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    87.143    div0/out_reg[2]_i_10_n_0
    SLICE_X40Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.257 r  div0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.257    div0/out_reg[2]_i_5_n_0
    SLICE_X40Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.371 r  div0/out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.371    div0/out_reg[2]_i_2_n_0
    SLICE_X40Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    87.549 r  div0/out_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.000    87.549    QWrite00/out[2]
    SLICE_X40Y149        FDRE                                         r  QWrite00/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X40Y149        FDRE                                         r  QWrite00/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -87.549    
  -------------------------------------------------------------------
                         slack                                -79.643    

Slack (VIOLATED) :        -76.899ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        83.832ns  (logic 54.440ns (64.939%)  route 29.392ns (35.061%))
  Logic Levels:           293  (CARRY4=261 LUT4=29 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.850    74.747    div0/out[7]
    SLICE_X41Y127        LUT4 (Prop_lut4_I0_O)        0.329    75.076 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    75.076    div0/out[6]_i_43_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.626 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.626    div0/out_reg[6]_i_35_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.740 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.740    div0/out_reg[6]_i_30_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.854 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.854    div0/out_reg[6]_i_25_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.968 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.968    div0/out_reg[6]_i_20_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.082 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.082    div0/out_reg[6]_i_15_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.196 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.196    div0/out_reg[6]_i_10_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.310 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.310    div0/out_reg[6]_i_5_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.424 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.424    div0/out_reg[6]_i_2_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.602 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.880    77.483    div0/out[6]
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.329    77.812 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    77.812    div0/out[5]_i_43_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.362 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    div0/out_reg[5]_i_35_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.476 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.476    div0/out_reg[5]_i_30_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.590 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.590    div0/out_reg[5]_i_25_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.704 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.704    div0/out_reg[5]_i_20_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.818 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.818    div0/out_reg[5]_i_15_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.932 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.932    div0/out_reg[5]_i_10_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.046 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.046    div0/out_reg[5]_i_5_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.160    div0/out_reg[5]_i_2_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.338 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.692    80.030    div0/out[5]
    SLICE_X42Y139        LUT4 (Prop_lut4_I0_O)        0.329    80.359 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    80.359    div0/out[4]_i_43_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.892 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.892    div0/out_reg[4]_i_35_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.009 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.009    div0/out_reg[4]_i_30_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.126 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.126    div0/out_reg[4]_i_25_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.243 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.243    div0/out_reg[4]_i_20_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.360 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.360    div0/out_reg[4]_i_15_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.477 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.477    div0/out_reg[4]_i_10_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.594 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.594    div0/out_reg[4]_i_5_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.711    div0/out_reg[4]_i_2_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.890 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          1.057    82.947    div0/out[4]
    SLICE_X41Y141        LUT4 (Prop_lut4_I0_O)        0.332    83.279 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    83.279    div0/out[3]_i_43_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.829 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.829    div0/out_reg[3]_i_35_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.943 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.943    div0/out_reg[3]_i_30_n_0
    SLICE_X41Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.057 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.057    div0/out_reg[3]_i_25_n_0
    SLICE_X41Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.171 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.171    div0/out_reg[3]_i_20_n_0
    SLICE_X41Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.285 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.285    div0/out_reg[3]_i_15_n_0
    SLICE_X41Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.399 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    84.399    div0/out_reg[3]_i_10_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.513 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.513    div0/out_reg[3]_i_5_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.627 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.627    div0/out_reg[3]_i_2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    84.805 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    84.805    QWrite00/out[3]
    SLICE_X41Y149        FDRE                                         r  QWrite00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X41Y149        FDRE                                         r  QWrite00/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -84.805    
  -------------------------------------------------------------------
                         slack                                -76.899    

Slack (VIOLATED) :        -73.935ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        80.917ns  (logic 52.582ns (64.983%)  route 28.335ns (35.017%))
  Logic Levels:           283  (CARRY4=252 LUT4=28 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.850    74.747    div0/out[7]
    SLICE_X41Y127        LUT4 (Prop_lut4_I0_O)        0.329    75.076 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    75.076    div0/out[6]_i_43_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.626 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.626    div0/out_reg[6]_i_35_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.740 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.740    div0/out_reg[6]_i_30_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.854 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.854    div0/out_reg[6]_i_25_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.968 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.968    div0/out_reg[6]_i_20_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.082 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.082    div0/out_reg[6]_i_15_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.196 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.196    div0/out_reg[6]_i_10_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.310 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.310    div0/out_reg[6]_i_5_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.424 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.424    div0/out_reg[6]_i_2_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.602 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.880    77.483    div0/out[6]
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.329    77.812 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    77.812    div0/out[5]_i_43_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.362 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    div0/out_reg[5]_i_35_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.476 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.476    div0/out_reg[5]_i_30_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.590 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.590    div0/out_reg[5]_i_25_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.704 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.704    div0/out_reg[5]_i_20_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.818 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.818    div0/out_reg[5]_i_15_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.932 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.932    div0/out_reg[5]_i_10_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.046 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.046    div0/out_reg[5]_i_5_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.160    div0/out_reg[5]_i_2_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.338 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.692    80.030    div0/out[5]
    SLICE_X42Y139        LUT4 (Prop_lut4_I0_O)        0.329    80.359 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    80.359    div0/out[4]_i_43_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.892 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.892    div0/out_reg[4]_i_35_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.009 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    81.009    div0/out_reg[4]_i_30_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.126 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.126    div0/out_reg[4]_i_25_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.243 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.243    div0/out_reg[4]_i_20_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.360 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.360    div0/out_reg[4]_i_15_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.477 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.477    div0/out_reg[4]_i_10_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.594 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.594    div0/out_reg[4]_i_5_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.711 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.711    div0/out_reg[4]_i_2_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    81.890 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.000    81.890    QWrite00/out[4]
    SLICE_X42Y147        FDRE                                         r  QWrite00/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X42Y147        FDRE                                         r  QWrite00/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y147        FDRE (Setup_fdre_C_D)        0.066     7.955    QWrite00/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -81.890    
  -------------------------------------------------------------------
                         slack                                -73.935    

Slack (VIOLATED) :        -71.432ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        78.365ns  (logic 50.722ns (64.726%)  route 27.643ns (35.274%))
  Logic Levels:           273  (CARRY4=243 LUT4=27 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.850    74.747    div0/out[7]
    SLICE_X41Y127        LUT4 (Prop_lut4_I0_O)        0.329    75.076 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    75.076    div0/out[6]_i_43_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.626 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.626    div0/out_reg[6]_i_35_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.740 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.740    div0/out_reg[6]_i_30_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.854 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.854    div0/out_reg[6]_i_25_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.968 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.968    div0/out_reg[6]_i_20_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.082 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.082    div0/out_reg[6]_i_15_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.196 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.196    div0/out_reg[6]_i_10_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.310 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.310    div0/out_reg[6]_i_5_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.424 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.424    div0/out_reg[6]_i_2_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.602 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.880    77.483    div0/out[6]
    SLICE_X40Y132        LUT4 (Prop_lut4_I0_O)        0.329    77.812 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    77.812    div0/out[5]_i_43_n_0
    SLICE_X40Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.362 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.362    div0/out_reg[5]_i_35_n_0
    SLICE_X40Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.476 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.476    div0/out_reg[5]_i_30_n_0
    SLICE_X40Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.590 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.590    div0/out_reg[5]_i_25_n_0
    SLICE_X40Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.704 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.704    div0/out_reg[5]_i_20_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.818 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.818    div0/out_reg[5]_i_15_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.932 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.932    div0/out_reg[5]_i_10_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.046 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.046    div0/out_reg[5]_i_5_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.160 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.160    div0/out_reg[5]_i_2_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    79.338 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.000    79.338    QWrite00/out[5]
    SLICE_X40Y140        FDRE                                         r  QWrite00/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X40Y140        FDRE                                         r  QWrite00/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y140        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -79.338    
  -------------------------------------------------------------------
                         slack                                -71.432    

Slack (VIOLATED) :        -68.696ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        75.629ns  (logic 48.867ns (64.614%)  route 26.762ns (35.386%))
  Logic Levels:           263  (CARRY4=234 LUT4=26 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.850    74.747    div0/out[7]
    SLICE_X41Y127        LUT4 (Prop_lut4_I0_O)        0.329    75.076 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    75.076    div0/out[6]_i_43_n_0
    SLICE_X41Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.626 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.626    div0/out_reg[6]_i_35_n_0
    SLICE_X41Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.740 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.740    div0/out_reg[6]_i_30_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.854 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.854    div0/out_reg[6]_i_25_n_0
    SLICE_X41Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.968 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.968    div0/out_reg[6]_i_20_n_0
    SLICE_X41Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.082 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.082    div0/out_reg[6]_i_15_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.196 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.196    div0/out_reg[6]_i_10_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.310 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.310    div0/out_reg[6]_i_5_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.424 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.424    div0/out_reg[6]_i_2_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.602 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.000    76.602    QWrite00/out[6]
    SLICE_X41Y135        FDRE                                         r  QWrite00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X41Y135        FDRE                                         r  QWrite00/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y135        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -76.602    
  -------------------------------------------------------------------
                         slack                                -68.696    

Slack (VIOLATED) :        -65.992ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        72.925ns  (logic 47.012ns (64.466%)  route 25.913ns (35.534%))
  Logic Levels:           253  (CARRY4=225 LUT4=25 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.696    72.034    div0/out[8]
    SLICE_X40Y122        LUT4 (Prop_lut4_I0_O)        0.329    72.363 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    72.363    div0/out[7]_i_43_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.913 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.913    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.027 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.027    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.141 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    73.150    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.264 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.264    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.378 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.378    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.492 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.492    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.606 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.606    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.720 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.720    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    73.898 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.000    73.898    QWrite00/out[7]
    SLICE_X40Y130        FDRE                                         r  QWrite00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X40Y130        FDRE                                         r  QWrite00/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y130        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -73.898    
  -------------------------------------------------------------------
                         slack                                -65.992    

Slack (VIOLATED) :        -63.432ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        70.365ns  (logic 45.157ns (64.175%)  route 25.208ns (35.825%))
  Logic Levels:           243  (CARRY4=216 LUT4=24 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.673    69.483    div0/out[9]
    SLICE_X41Y116        LUT4 (Prop_lut4_I0_O)        0.329    69.812 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    69.812    div0/out[8]_i_43_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.362 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    70.362    div0/out_reg[8]_i_35_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.476 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    70.476    div0/out_reg[8]_i_30_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.590 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.590    div0/out_reg[8]_i_25_n_0
    SLICE_X41Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.704 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.704    div0/out_reg[8]_i_20_n_0
    SLICE_X41Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.818 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    70.818    div0/out_reg[8]_i_15_n_0
    SLICE_X41Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.932 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.932    div0/out_reg[8]_i_10_n_0
    SLICE_X41Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.046 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.046    div0/out_reg[8]_i_5_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.160 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.160    div0/out_reg[8]_i_2_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.338 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    71.338    QWrite00/out[8]
    SLICE_X41Y124        FDRE                                         r  QWrite00/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X41Y124        FDRE                                         r  QWrite00/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y124        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -71.338    
  -------------------------------------------------------------------
                         slack                                -63.432    

Slack (VIOLATED) :        -60.904ns  (required time - arrival time)
  Source:                 fsm3/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            QWrite00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        67.837ns  (logic 43.302ns (63.832%)  route 24.535ns (36.168%))
  Logic Levels:           233  (CARRY4=207 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.973     0.973    fsm3/clk
    SLICE_X49Y46         FDRE                                         r  fsm3/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[30]/Q
                         net (fo=3, routed)           0.867     2.259    fsm3/fsm3_out[30]
    SLICE_X49Y46         LUT4 (Prop_lut4_I2_O)        0.296     2.555 f  fsm3/R_addr0[3]_INST_0_i_55/O
                         net (fo=2, routed)           0.679     3.234    fsm3/R_addr0[3]_INST_0_i_55_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  fsm3/R_addr0[3]_INST_0_i_38/O
                         net (fo=3, routed)           0.509     3.866    fsm3/R_addr0[3]_INST_0_i_38_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  fsm3/R_addr0[3]_INST_0_i_16/O
                         net (fo=105, routed)         0.699     4.690    fsm2/out_reg[31]_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.814 r  fsm2/out[31]_i_39/O
                         net (fo=1, routed)           0.515     5.329    div0/left[31]
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.855 r  div0/out_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.855    div0/out_reg[31]_i_34_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.969 r  div0/out_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.969    div0/out_reg[31]_i_29_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.083 r  div0/out_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.083    div0/out_reg[31]_i_24_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.197 r  div0/out_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.197    div0/out_reg[31]_i_19_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.311 r  div0/out_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.311    div0/out_reg[31]_i_14_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.425 r  div0/out_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.426    div0/out_reg[31]_i_9_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  div0/out_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.540    div0/out_reg[31]_i_4_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  div0/out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.654    div0/out_reg[31]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.947 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.024     7.971    div0/out[31]
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.373     8.344 r  div0/out[30]_i_43/O
                         net (fo=1, routed)           0.000     8.344    div0/out[30]_i_43_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.894 r  div0/out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.894    div0/out_reg[30]_i_35_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.008    div0/out_reg[30]_i_30_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.122    div0/out_reg[30]_i_25_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.236 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.236    div0/out_reg[30]_i_20_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.350 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.350    div0/out_reg[30]_i_15_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.001     9.464    div0/out_reg[30]_i_10_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.578    div0/out_reg[30]_i_5_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.692    div0/out_reg[30]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.870 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          1.044    10.914    div0/out[30]
    SLICE_X39Y45         LUT4 (Prop_lut4_I0_O)        0.329    11.243 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000    11.243    div0/out[29]_i_43_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.793 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.793    div0/out_reg[29]_i_35_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.907 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.907    div0/out_reg[29]_i_30_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.021 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.021    div0/out_reg[29]_i_25_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.135 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.135    div0/out_reg[29]_i_20_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.250    div0/out_reg[29]_i_15_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.364    div0/out_reg[29]_i_10_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.478    div0/out_reg[29]_i_5_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.592    div0/out_reg[29]_i_2_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    12.770 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.032    13.802    div0/out[29]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.329    14.131 r  div0/out[28]_i_43/O
                         net (fo=1, routed)           0.000    14.131    div0/out[28]_i_43_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.681 r  div0/out_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.681    div0/out_reg[28]_i_35_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.795 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    14.795    div0/out_reg[28]_i_30_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.909 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.001    14.910    div0/out_reg[28]_i_25_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.024 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.024    div0/out_reg[28]_i_20_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.138 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.138    div0/out_reg[28]_i_15_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.252 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.252    div0/out_reg[28]_i_10_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.366    div0/out_reg[28]_i_5_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    div0/out_reg[28]_i_2_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.658 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          1.025    16.683    div0/out[28]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.329    17.012 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    17.012    div0/out[27]_i_43_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.545 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.545    div0/out_reg[27]_i_35_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.662 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.662    div0/out_reg[27]_i_30_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.779 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.779    div0/out_reg[27]_i_25_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.896 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.001    17.896    div0/out_reg[27]_i_20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.013 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.013    div0/out_reg[27]_i_15_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.130 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.130    div0/out_reg[27]_i_10_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.247 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.247    div0/out_reg[27]_i_5_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.364 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.364    div0/out_reg[27]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.543 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          1.123    19.666    div0/out[27]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.332    19.998 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    19.998    div0/out[26]_i_43_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.531 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.531    div0/out_reg[26]_i_35_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.648    div0/out_reg[26]_i_30_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.765 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.765    div0/out_reg[26]_i_25_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.882 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.001    20.883    div0/out_reg[26]_i_20_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.000 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.000    div0/out_reg[26]_i_15_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.117 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.117    div0/out_reg[26]_i_10_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.234 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.234    div0/out_reg[26]_i_5_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.351 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.351    div0/out_reg[26]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.530 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.917    22.448    div0/out[26]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.332    22.780 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    22.780    div0/out[25]_i_43_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.330 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.330    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.444 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.001    23.444    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.558 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.558    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.672 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.672    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.786 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.786    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.900 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.900    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.014 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.014    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.128 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.128    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.306 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.303    25.610    div0/out[25]
    SLICE_X49Y48         LUT4 (Prop_lut4_I0_O)        0.329    25.939 r  div0/out[24]_i_42/O
                         net (fo=1, routed)           0.000    25.939    div0/out[24]_i_42_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.337 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.337    div0/out_reg[24]_i_35_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.451 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.001    26.451    div0/out_reg[24]_i_30_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.565 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.565    div0/out_reg[24]_i_25_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.679 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.679    div0/out_reg[24]_i_20_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.793 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.793    div0/out_reg[24]_i_15_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.907 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.907    div0/out_reg[24]_i_10_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.021 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.021    div0/out_reg[24]_i_5_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.135 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.135    div0/out_reg[24]_i_2_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.313 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.095    28.408    div0/out[24]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.329    28.737 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    28.737    div0/out[23]_i_43_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.287 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.001    29.288    div0/out_reg[23]_i_35_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.402 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.402    div0/out_reg[23]_i_30_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.516 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.516    div0/out_reg[23]_i_25_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.630 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.630    div0/out_reg[23]_i_20_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.744    div0/out_reg[23]_i_15_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.858 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.858    div0/out_reg[23]_i_10_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.972 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.972    div0/out_reg[23]_i_5_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.086 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.086    div0/out_reg[23]_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.264 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          1.112    31.376    div0/out[23]
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.329    31.705 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    31.705    div0/out[22]_i_43_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.255 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.255    div0/out_reg[22]_i_35_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.369 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.369    div0/out_reg[22]_i_30_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.483 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.483    div0/out_reg[22]_i_25_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.597 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.001    32.597    div0/out_reg[22]_i_20_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.711 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.711    div0/out_reg[22]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.825 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.825    div0/out_reg[22]_i_10_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.939 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.939    div0/out_reg[22]_i_5_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.053 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.053    div0/out_reg[22]_i_2_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.231 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          1.015    34.246    div0/out[22]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.329    34.575 r  div0/out[21]_i_42/O
                         net (fo=1, routed)           0.000    34.575    div0/out[21]_i_42_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.973 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.973    div0/out_reg[21]_i_35_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.087 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.087    div0/out_reg[21]_i_30_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.201 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    35.201    div0/out_reg[21]_i_25_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.315 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    35.315    div0/out_reg[21]_i_20_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.429 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.429    div0/out_reg[21]_i_15_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.543 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.543    div0/out_reg[21]_i_10_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.657 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.657    div0/out_reg[21]_i_5_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.771 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.771    div0/out_reg[21]_i_2_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    35.949 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.111    37.061    div0/out[21]
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.329    37.390 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    37.390    div0/out[20]_i_43_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.923 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.923    div0/out_reg[20]_i_35_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.040 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.040    div0/out_reg[20]_i_30_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.157 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.157    div0/out_reg[20]_i_25_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.274 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.274    div0/out_reg[20]_i_20_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.391 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.391    div0/out_reg[20]_i_15_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.508 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.508    div0/out_reg[20]_i_10_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.625 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.625    div0/out_reg[20]_i_5_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.742 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.742    div0/out_reg[20]_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    38.921 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.979    39.900    div0/out[20]
    SLICE_X47Y57         LUT4 (Prop_lut4_I0_O)        0.332    40.232 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    40.232    div0/out[19]_i_43_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.782 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.782    div0/out_reg[19]_i_35_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.896    div0/out_reg[19]_i_30_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.010 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.010    div0/out_reg[19]_i_25_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.124 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.124    div0/out_reg[19]_i_20_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.238    div0/out_reg[19]_i_15_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.352    div0/out_reg[19]_i_10_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.466    div0/out_reg[19]_i_5_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.580    div0/out_reg[19]_i_2_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    41.758 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.821    42.579    div0/out[19]
    SLICE_X44Y62         LUT4 (Prop_lut4_I0_O)        0.329    42.908 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    42.908    div0/out[18]_i_43_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.458 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.458    div0/out_reg[18]_i_35_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.572 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.572    div0/out_reg[18]_i_30_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.686 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.686    div0/out_reg[18]_i_25_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.800 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.800    div0/out_reg[18]_i_20_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.914 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.914    div0/out_reg[18]_i_15_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.028 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.028    div0/out_reg[18]_i_10_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.142 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.142    div0/out_reg[18]_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.256 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.256    div0/out_reg[18]_i_2_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    44.434 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.861    45.296    div0/out[18]
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.329    45.625 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    45.625    div0/out[17]_i_43_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.175    div0/out_reg[17]_i_35_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.289 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.289    div0/out_reg[17]_i_30_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.403 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.403    div0/out_reg[17]_i_25_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.517 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.517    div0/out_reg[17]_i_20_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.631 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.631    div0/out_reg[17]_i_15_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.745 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.745    div0/out_reg[17]_i_10_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.859 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.009    46.868    div0/out_reg[17]_i_5_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.982 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.982    div0/out_reg[17]_i_2_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.160 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.793    47.953    div0/out[17]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.329    48.282 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    48.282    div0/out[16]_i_43_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.815 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.009    48.824    div0/out_reg[16]_i_35_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.941 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    48.941    div0/out_reg[16]_i_30_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.058 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.058    div0/out_reg[16]_i_25_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.175 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.175    div0/out_reg[16]_i_20_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.292 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.292    div0/out_reg[16]_i_15_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.409 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.409    div0/out_reg[16]_i_10_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.526 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.526    div0/out_reg[16]_i_5_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.643 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.643    div0/out_reg[16]_i_2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    49.822 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.825    50.647    div0/out[16]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.332    50.979 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    50.979    div0/out[15]_i_43_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.529 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    51.529    div0/out_reg[15]_i_35_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.643 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.643    div0/out_reg[15]_i_30_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.757 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.757    div0/out_reg[15]_i_25_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.871 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.871    div0/out_reg[15]_i_20_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.985 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.985    div0/out_reg[15]_i_15_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.099 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.099    div0/out_reg[15]_i_10_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.213 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.213    div0/out_reg[15]_i_5_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.327 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.327    div0/out_reg[15]_i_2_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    52.505 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.856    53.361    div0/out[15]
    SLICE_X41Y85         LUT4 (Prop_lut4_I0_O)        0.329    53.690 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    53.690    div0/out[14]_i_43_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.240 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.240    div0/out_reg[14]_i_35_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.354 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.354    div0/out_reg[14]_i_30_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.468 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.468    div0/out_reg[14]_i_25_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.582 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.582    div0/out_reg[14]_i_20_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.696 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.696    div0/out_reg[14]_i_15_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.810 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.810    div0/out_reg[14]_i_10_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.924 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    54.924    div0/out_reg[14]_i_5_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.038 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.038    div0/out_reg[14]_i_2_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.216 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.820    56.035    div0/out[14]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.329    56.364 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    56.364    div0/out[13]_i_43_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.897 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.897    div0/out_reg[13]_i_35_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.014 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.014    div0/out_reg[13]_i_30_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.131 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.131    div0/out_reg[13]_i_25_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.248 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.248    div0/out_reg[13]_i_20_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.365 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.365    div0/out_reg[13]_i_15_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.482 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.482    div0/out_reg[13]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.599 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.599    div0/out_reg[13]_i_5_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.716 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.716    div0/out_reg[13]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    57.895 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.828    58.723    div0/out[13]
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.332    59.055 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    59.055    div0/out[12]_i_43_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.605 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    59.605    div0/out_reg[12]_i_35_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    59.719    div0/out_reg[12]_i_30_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.001    59.834    div0/out_reg[12]_i_25_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.948 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    59.948    div0/out_reg[12]_i_20_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.062 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.062    div0/out_reg[12]_i_15_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.176 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.176    div0/out_reg[12]_i_10_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.290 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    60.290    div0/out_reg[12]_i_5_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.404 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.404    div0/out_reg[12]_i_2_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    60.582 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.814    61.396    div0/out[12]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.329    61.725 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    61.725    div0/out[11]_i_43_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.258 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.258    div0/out_reg[11]_i_35_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.375 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.375    div0/out_reg[11]_i_30_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.492 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.492    div0/out_reg[11]_i_25_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.609 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.609    div0/out_reg[11]_i_20_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.726 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.726    div0/out_reg[11]_i_15_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.843 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.843    div0/out_reg[11]_i_10_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.960 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.960    div0/out_reg[11]_i_5_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.077 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.077    div0/out_reg[11]_i_2_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.256 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.966    64.222    div0/out[11]
    SLICE_X41Y106        LUT4 (Prop_lut4_I0_O)        0.332    64.554 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    64.554    div0/out[10]_i_43_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.104 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.104    div0/out_reg[10]_i_35_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.218 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.218    div0/out_reg[10]_i_30_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.332 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.332    div0/out_reg[10]_i_25_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.446 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.446    div0/out_reg[10]_i_20_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.560 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.560    div0/out_reg[10]_i_15_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.674 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.674    div0/out_reg[10]_i_10_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.788 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.788    div0/out_reg[10]_i_5_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.902 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.902    div0/out_reg[10]_i_2_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.080 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.875    66.955    div0/out[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I0_O)        0.329    67.284 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    67.284    div0/out[9]_i_43_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.834 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.834    div0/out_reg[9]_i_35_n_0
    SLICE_X40Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.948 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.948    div0/out_reg[9]_i_30_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.062 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.062    div0/out_reg[9]_i_25_n_0
    SLICE_X40Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.176 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.176    div0/out_reg[9]_i_20_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.290 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.290    div0/out_reg[9]_i_15_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.404 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.404    div0/out_reg[9]_i_10_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.518 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.518    div0/out_reg[9]_i_5_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.632 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.632    div0/out_reg[9]_i_2_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    68.810 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.000    68.810    QWrite00/out[9]
    SLICE_X40Y118        FDRE                                         r  QWrite00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=751, unset)          0.924     7.924    QWrite00/clk
    SLICE_X40Y118        FDRE                                         r  QWrite00/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y118        FDRE (Setup_fdre_C_D)        0.017     7.906    QWrite00/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -68.810    
  -------------------------------------------------------------------
                         slack                                -60.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 v0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    v0/clk
    SLICE_X35Y58         FDRE                                         r  v0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[3]/Q
                         net (fo=1, routed)           0.087     0.638    RWrite20/out_reg[3]_1
    SLICE_X34Y58         FDRE                                         r  RWrite20/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite20/clk
    SLICE_X34Y58         FDRE                                         r  RWrite20/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.085     0.517    RWrite20/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sqrt0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite00/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    sqrt0/clk
    SLICE_X33Y59         FDRE                                         r  sqrt0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sqrt0/out_reg[0]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite00/Q[0]
    SLICE_X33Y60         FDRE                                         r  RWrite00/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite00/clk
    SLICE_X33Y60         FDRE                                         r  RWrite00/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite00/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sqrt0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite00/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    sqrt0/clk
    SLICE_X39Y59         FDRE                                         r  sqrt0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sqrt0/out_reg[7]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite00/Q[7]
    SLICE_X39Y60         FDRE                                         r  RWrite00/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite00/clk
    SLICE_X39Y60         FDRE                                         r  RWrite00/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite00/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    v0/clk
    SLICE_X37Y60         FDRE                                         r  v0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[4]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite20/out_reg[4]_1
    SLICE_X37Y61         FDRE                                         r  RWrite20/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite20/clk
    SLICE_X37Y61         FDRE                                         r  RWrite20/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite20/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite20/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    v0/clk
    SLICE_X37Y60         FDRE                                         r  v0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[6]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite20/out_reg[6]_1
    SLICE_X37Y61         FDRE                                         r  RWrite20/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite20/clk
    SLICE_X37Y61         FDRE                                         r  RWrite20/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.070     0.502    RWrite20/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sqrt0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite00/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    sqrt0/clk
    SLICE_X39Y61         FDRE                                         r  sqrt0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sqrt0/out_reg[9]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite00/Q[9]
    SLICE_X39Y60         FDRE                                         r  RWrite00/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite00/clk
    SLICE_X39Y60         FDRE                                         r  RWrite00/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.066     0.498    RWrite00/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sqrt0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    sqrt0/clk
    SLICE_X35Y59         FDRE                                         r  sqrt0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sqrt0/out_reg[10]/Q
                         net (fo=1, routed)           0.112     0.663    RWrite00/Q[10]
    SLICE_X34Y59         FDRE                                         r  RWrite00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite00/clk
    SLICE_X34Y59         FDRE                                         r  RWrite00/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.059     0.491    RWrite00/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sqrt0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            RWrite00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    sqrt0/clk
    SLICE_X35Y60         FDRE                                         r  sqrt0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  sqrt0/out_reg[6]/Q
                         net (fo=1, routed)           0.116     0.667    RWrite00/Q[6]
    SLICE_X34Y60         FDRE                                         r  RWrite00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    RWrite00/clk
    SLICE_X34Y60         FDRE                                         r  RWrite00/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.059     0.491    RWrite00/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.416%)  route 0.132ns (41.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X47Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed1/out_reg[0]/Q
                         net (fo=7, routed)           0.132     0.684    k0/cond_computed1_out
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.729 r  k0/out[0]_i_1__12/O
                         net (fo=1, routed)           0.000     0.729    cond_stored1/out_reg[0]_0
    SLICE_X46Y48         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    cond_stored1/clk
    SLICE_X46Y48         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.450%)  route 0.117ns (38.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.410     0.410    fsm10/clk
    SLICE_X45Y48         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm10/out_reg[1]/Q
                         net (fo=11, routed)          0.117     0.668    fsm10/fsm10_out[1]
    SLICE_X47Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.713 r  fsm10/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.713    done_reg1/out_reg[0]_0
    SLICE_X47Y47         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=751, unset)          0.432     0.432    done_reg1/clk
    SLICE_X47Y47         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X45Y141  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y106  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X43Y102  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y97   ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X43Y91   ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y85   ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X41Y80   ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X43Y74   ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X43Y68   ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X43Y62   ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X45Y141  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y106  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y102  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y97   ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y91   ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y85   ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y80   ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y74   ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y68   ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y62   ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X45Y141  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y106  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y102  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y97   ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y91   ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y85   ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X41Y80   ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y74   ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y68   ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X43Y62   ARead00/out_reg[18]/C



