{"metadata":{"externalID":"s:11VHDLParsing12UseStatementV18nonEmptyComponentsACSgSayAA16IncludeComponentOG_tcfc","title":"init(nonEmptyComponents:)","modules":[{"name":"VHDLParsing"}],"role":"symbol","symbolKind":"init","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"nonEmptyComponents"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing16IncludeComponentO","kind":"typeIdentifier","text":"IncludeComponent"},{"kind":"text","text":"])"}],"roleHeading":"Initializer"},"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement"]]},"variants":[{"paths":["\/documentation\/vhdlparsing\/usestatement\/init(nonemptycomponents:)"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"nonEmptyComponents"},{"kind":"text","text":" "},{"kind":"internalParam","text":"components"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16IncludeComponentO","text":"IncludeComponent","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent"},{"kind":"text","text":"])"}]}],"kind":"declarations"},{"parameters":[{"name":"components","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The components of this statement."}]}]}],"kind":"parameters"},{"content":[{"type":"heading","text":"Discussion","anchor":"discussion","level":2},{"type":"paragraph","inlineContent":[{"text":"This initialiser first checks to make sure that the components are valid for the statement. If they","type":"text"},{"text":" ","type":"text"},{"text":"are not, then ","type":"text"},{"code":"nil","type":"codeVoice"},{"text":" is returned.","type":"text"}]}],"kind":"content"}],"abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"UseStatement"},{"type":"text","text":" from the given components."}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement\/init(nonEmptyComponents:)","interfaceLanguage":"swift"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/UseStatement":{"url":"\/documentation\/vhdlparsing\/usestatement","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"UseStatement","kind":"identifier"}],"type":"topic","title":"UseStatement","kind":"symbol","navigatorTitle":[{"text":"UseStatement","kind":"identifier"}],"abstract":[{"text":"An include statement that imports module from a library.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/UseStatement/init(nonEmptyComponents:)":{"url":"\/documentation\/vhdlparsing\/usestatement\/init(nonemptycomponents:)","type":"topic","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"nonEmptyComponents"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing16IncludeComponentO","kind":"typeIdentifier","text":"IncludeComponent"},{"kind":"text","text":"])"}],"title":"init(nonEmptyComponents:)","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"UseStatement"},{"type":"text","text":" from the given components."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement\/init(nonEmptyComponents:)"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent":{"url":"\/documentation\/vhdlparsing\/includecomponent","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"IncludeComponent","kind":"identifier"}],"type":"topic","title":"IncludeComponent","kind":"symbol","navigatorTitle":[{"text":"IncludeComponent","kind":"identifier"}],"abstract":[{"text":"A type for describing individual components in a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" use-statement.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","role":"symbol"}}}