# VLSI Design_4x4 Multiplier
 
Schematic, layout design and simulation of a 4 bit multiplier using 250nm CMOS technology with Tanned EDA.

![Capture](https://user-images.githubusercontent.com/79105578/221892932-10ca2721-9285-48cd-baa6-807bd6036fce.PNG)
