\documentclass{article}
\usepackage[vmargin={0.75in}, hmargin={0.15in}]{geometry}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\usepackage{array}
\usepackage{ragged2e}
\usepackage{float} % Appending the [H] option forces the placement of a figure in the place it's in the code
\usepackage{multirow, makecell}
\usepackage{longtable}

% \code{} command is used for inline code
\usepackage{listings}
\usepackage{xparse}
\NewDocumentCommand{\code}{v}{%
\texttt{\textcolor{black}{#1}}%
}

% Used for a left-aligned table cell with given width
\newcolumntype{P}[1]{>{\RaggedRight\hspace{0pt}}p{#1}}
% Used for thick column lines in a table
\newcolumntype{?}{!{\vrule width 4\arrayrulewidth}}

% Remove page numbers
\pagestyle{empty}

\begin{document}

\begin{center}

%
% BEGIN: Uncomment if compiling for as a standalone paper
%
\LARGE{\textbf{Custom CompactRISC16 (CR16) Instruction Set Architecture (ISA)}}\\[7pt]
%
% END: Uncomment if compiling for as a standalone paper
%

%
% BEGIN: Uncomment if compiling as an appendix
%
% \LARGE{\textbf{Appendix}}\\[7pt]
% \Large{Custom CompactRISC16 (CR16) Instruction Set Architecture (ISA)}\\[7pt]
%
% END: Uncomment if compiling as an appendix
%

\normalsize{Computer Design Laboratory ECE 3710 Group 2}\\
\normalsize{Fall 2021}\\
\normalsize{The University of Utah}
\end{center}

\large{Table 1: Assembly Instructions and Machine Encodings}
\centering
\footnotesize
\renewcommand{\arraystretch}{1.4}
\begin{longtable}{ | l | l | P{1.475in} ? l | l | l | l ? P{1.25in} | P{0.4in} | }
\cline{6-6}
\multicolumn{5}{c|}{} & \textbf{ImmHi/} \\
\cline{7-7}
\multicolumn{5}{c|}{} & \textbf{Opcode} & \textbf{ImmLo/} \\
\cline{4-5}
\cline{9-9}
\multicolumn{3}{c|}{} & \textbf{Opcode} & \textbf{Rdest} & \textbf{Ext} & \textbf{Rsrc} & & \textbf{Clock} \\
\cline{1-8}
\textbf{Mnemonic} & \textbf{Operands} & \textbf{Function} & \textbf{[15:12]} & \textbf{[11:8]} & \textbf{[7:4]} & \textbf{[3:0]} & \textbf{Notes} & \textbf{Cycles} \\
\Xcline{1-9}{4\arrayrulewidth}
ADD & Rdest, Rsrc & \code{Rdest = Rdest + Rsrc} & 0000 & Rdest & 0000 & Rsrc & & 3 \\ \hline
ADDI & Rdest, Imm & \code{Rdest = Rdest + Imm} & 0001 & Rdest & ImmHi & ImmLo & Sign extended Imm & 3 \\ \hline
ADDC & Rdest, Rsrc & \code{Rdest = Rdest + Rsrc + 1} & 0000 & Rdest & 0001 & Rsrc & & 3 \\ \hline
ADDCI & Rdest, Imm & \code{Rdest = Rdest + Imm + 1} & 0010 & Rdest & ImmHi & ImmLo & Sign extended Imm & 3 \\ \hline
MUL & Rdest, Rsrc & \code{Rdest = Rdest * Rsrc} & 0000 & Rdest & 0010 & Rsrc & & 3 \\ \hline
MULI & Rdest, Imm & \code{Rdest = Rdest * Imm} & 0011 & Rdest & ImmHi & ImmLo & Sign extended Imm & 3 \\ \hline
SUB & Rdest, Rsrc & \code{Rdest = Rdest - Rsrc} & 0000 & Rdest & 0011 & Rsrc & & 3 \\ \hline
SUBI & Rdest, Imm & \code{Rdest = Rdest - Imm} & 0100 & Rdest & ImmHi & ImmLo & Sign extended Imm & 3 \\ \hline
CMP & Rdest, Rsrc & \code{Rdest - Rsrc} & 0000 & Rdest & 0100 & Rsrc & & 3 \\ \hline
CMPI & Rdest, Imm & \code{Rdest - Imm} & 0101 & Rdest & ImmHi & ImmLo & Sign extended Imm & 3 \\ \hline
NOT & Rdest, Rsrc & \code{Rdest = !Rsrc} & 0000 & Rdest & 0101 & Rsrc & & 3 \\ \hline
NOTI & Rdest, Imm & \code{Rdest = !Imm} & 0110 & Rdest & ImmHi & ImmLo & Zero extended Imm & 3 \\ \hline
AND & Rdest, Rsrc & \code{Rdest = Rdest & Rsrc} & 0000 & Rdest & 0110 & Rsrc & & 3 \\ \hline
ANDI & Rdest, Imm & \code{Rdest = Rdest & Imm} & 0111 & Rdest & ImmHi & ImmLo & Zero extended Imm & 3 \\ \hline
OR & Rdest, Rsrc & \code{Rdest = Rdest | Rsrc} & 0000 & Rdest & 0111 & Rsrc & & 3 \\ \hline
ORI & Rdest, Imm & \code{Rdest = Rdest | Imm} & 1000 & Rdest & ImmHi & ImmLo & Zero extended Imm & 3 \\ \hline
XOR & Rdest, Rsrc & \code{Rdest = Rdest ^ Rsrc} & 0000 & Rdest & 1000 & Rsrc & & 3 \\ \hline
XORI & Rdest, Imm & \code{Rdest = Rdest ^ Imm} & 1001 & Rdest & ImmHi & ImmLo & Zero extended Imm & 3 \\ \hline
LSH & Rdest, Ramount & \code{Rdest = Rdest << Ramount} & 0000 & Rdest & 1001 & Ramount & 0 $\le$ Ramount $\le$ 15 since registers are only 16-bits & 3 \\ \hline
LSHI & Rdest, ImmLo & \code{Rdest = Rdest << Imm} & 0000 & Rdest & 1010 & ImmLo & 0 $\le$ ImmLo $\le$ 15 & 3 \\ \hline
RSH & Rdest, Ramount & \code{Rdest = Rdest >> Ramount} & 0000 & Rdest & 1011 & Ramount & 0 $\le$ Ramount $\le$ 15 & 3 \\ \hline
RSHI & Rdest, ImmLo & \code{Rdest = Rdest >> Imm} & 0000 & Rdest & 1100 & ImmLo & 0 $\le$ ImmLo $\le$ 15 & 3 \\ \hline
ALSH & Rdest, Ramount & \code{Rdest = Rdest <<< Ramount} & 0000 & Rdest & 1101 & Ramount & 0 $\le$ Ramount $\le$ 15 & 3 \\ \hline
ALSHI & Rdest, ImmLo & \code{Rdest = Rdest <<< Imm} & 0000 & Rdest & 1110 & ImmLo & 0 $\le$ ImmLo $\le$ 15 & 3 \\ \hline
ARSH & Rdest, Ramount & \code{Rdest = Rdest >>> Ramount} & 0000 & Rdest & 1111 & Ramount & 0 $\le$ Ramount $\le$ 15 & 3 \\ \hline
ARSHI & Rdest, Imm & \code{Rdest = Rdest >>> Imm} & 1111 & Rdest & 0000 & ImmLo & 0 $\le$ ImmLo $\le$ 15 & 3 \\ \hline
MOV & Rdest, Rsrc & \code{Rdest = Rsrc} & 1111 & Rdest & 0001 & Rsrc & Copies Rsrc into Rdest & 3 \\ \hline
MOVIL & Rdest, Lower Imm & \code{Rdest[7:0] = Imm} & 1010 & Rdest & ImmHi & ImmLo & Zero extended Imm, moves immediate value into lower bits of Rdest & 3 \\ \hline
MOVIU & Rdest, Upper Imm & \code{Rdest[15:8] = Imm} & 1011 & Rdest & ImmHi & ImmLo & Zero padded Imm, moves immediate value into upper bits of Rdest & 3 \\ \hline
J[condition] & Rtarget & \code{if [condition]:}\linebreak\code{PC = Rtarget} & 1111 & condition & 0010 & Rtarget & [condition] bit patterns are in Table 2. & T: 5 \linebreak F: 3 \\ \hline
B[condition] & Displacement Imm & \code{if [condition]:}\linebreak\code{PC += Imm + 1} & 1100 & condition & ImmHi & ImmLo & [condition] bit patterns are in Table 2. Immediate is sign extended 2's complement for program counter/address displacement. & T: 4 \linebreak F: 3 \\ \hline
CALL & Rtarget & \code{Pushes PC + 1 onto stack,}\linebreak\code{PC = Rtarget} & 1111 & xxxx & 0011 & Rtarget & Used for nested subroutines & 5 \\ \hline
CALLD & Displacement Imm & \code{Pushes PC + 1 onto stack,}\linebreak\code{PC += Imm + 1} & 1101 & ImmHi & ImmMid & ImmLo & Used for nested subroutines. Immediate is sign extended 2's complement for program counter/address displacement. & 4 \\ \hline
RET &  & \code{Pops top of stack into PC} & 1111 & xxxx & 0100 & xxxx & Used to return from nested subroutine & 6 \\ \hline
LPC & Rdest & \code{Rdest = PC} & 1111 & Rdest & 0101 & xxxx & Sets Rdest to PC & 3 \\ \hline
LSF & Rdest & \code{Rdest = status flags} & 1111 & Rdest & 0110 & xxxx & Sets Rdest to the current status flags (zero extended) & 3 \\ \hline
SSF & Rsrc & \code{Status flags = Rsrc[4:0]} & 1111 & xxxx & 0111 & Rsrc & Sets the current status flags to \code{Rsrc[4:0]} & 3 \\ \hline
PUSH & Rsrc & \code{Main memory value at rsp = Rsrc, rsp--} & 1111 & xxxx & 1000 & Rsrc & Pushes Rsrc onto top of stack & 4 \\ \hline
POP & Rdest & \code{rsp++, Rdest = Main memory value at rsp} & 1111 & Rdest & 1001 & xxxx & Pops top of stack into Rdest & 4 \\ \hline
LOAD & Rdest, Raddr & \code{Rdest = Main memory value at Raddr} & 1111 & Rdest & 1010 & Raddr & Used to load data at Raddr into Rdest from main memory & 4 \\ \hline
STORE & Raddr, Rsrc & \code{Main memory value at Raddr = Rsrc} & 1111 & Raddr & 1011 & Rsrc & Used to store data at Raddr from Rsrc to main memory & 4 \\ \hline
LOADX & Rdest, Raddr & \code{Rdest = External memory at Raddr} & 1111 & Rdest & 1100 & Raddr & Used to load data at Raddr into Rdest from external/peripheral memory/registers & 4 \\ \hline
STOREX & Raddr, Rsrc & \code{External memory value at Raddr = Rsrc} & 1111 & Raddr & 1101 & Rsrc & Used to store data at Raddr from Rsrc to external/peripheral memory/registers & 4 \\ \hline
NOP &  & \code{No Operation} &  &  &  &  & Pseudo instruction for: \code{OR R0, R0} & 3 \\ \hline
\end{longtable}

\begin{FlushLeft}
\small
Note that during the execution cycle of an instruction, PC (the ``Program Counter'') always points to the next instruction (e.g. \code{PC + 1}). As a result of this, \code{B[condition]} and \code{CALLD} will displace the current PC by \code{Imm + 1}. This can be thought of as executing the ``next instruction'' after PC displacement.
\end{FlushLeft}

\clearpage

\large{Table 2: Bit Patterns of Conditions for B[condition] and J[condition]}
\centering
\footnotesize
\renewcommand{\arraystretch}{1.4}
\begin{longtable}{ | l | l | l | l | l | }
\hline
\textbf{Mnemonic} & \textbf{Bit Pattern} & \textbf{Description} & \textbf{Function} & \textbf{Status Flags} \\ \Xcline{1-5}{4\arrayrulewidth}
EQ & 0000 & Equal & \code{Rsrc == Rdest} & \code{Z=1} \\ \hline
NE & 0001 & Not Equal & \code{Rsrc != Rdest} & \code{Z=0} \\ \hline
CS & 0010 & Carry Set & \code{C == 1} & \code{C=1} \\ \hline
CC & 0011 & Carry Clear & \code{C == 0} & \code{C=0} \\ \hline
FS & 0100 & Flag Set & \code{F == 1} & \code{F=1} \\ \hline
FC & 0101 & Flag Clear & \code{F == 0} & \code{F=0} \\ \hline
LT & 0110 & Less Than & \code{signed: Rdest < Rsrc} & \code{N=0 and Z=0} \\ \hline
LE & 0111 & Less than or Equal & \code{signed: Rdest <= Rsrc} & \code{N=0} \\ \hline
LO & 1000 & Lower than & \code{unsigned: Rdest < Rsrc} & \code{L=0 and Z=0} \\ \hline
LS & 1001 & Lower than or Same as & \code{unsigned: Rdest <= Rsrc} & \code{L=0} \\ \hline
GT & 1010 & Greater Than & \code{signed: Rdest > Rsrc} & \code{N=1} \\ \hline
GE & 1011 & Greater than or Equal & \code{signed: Rdest >= Rsrc} & \code{N=1 or Z=1} \\ \hline
HI & 1100 & Higher than & \code{unsigned: Rdest > Rsrc} & \code{L=1} \\ \hline
HS & 1101 & Higher than or Same as & \code{unsigned: Rdest >= Rsrc} & \code{L=1 or Z=1} \\ \hline
UC & 1110 & Unconditional & & \code{N/A} \\ \hline
& 1111 & Never Jump & & \code{N/A} \\ \hline
\end{longtable}

\vspace{0.5in}

\large{Table 3: Register Naming and Conventions}
\centering
\footnotesize
\renewcommand{\arraystretch}{1.4}
\begin{longtable}{ | l | l | P{2.3in} | }
\hline
\textbf{Register Index} & \textbf{Register Name} & \textbf{Meaning} \\ \Xcline{1-3}{4\arrayrulewidth}
\code{4'd15} & \code{rsp} & Stack pointer with an address starting at \code{0xFFFF} $(2^{16})$ and grows downward towards dynamically allocated memory \\ \hline
\code{4'd14} & \code{r14} & 4th subroutine argument \\ \hline
\code{4'd13} & \code{r13} & 3rd subroutine argument \\ \hline
\code{4'd12} & \code{r12} & 2nd subroutine argument \\ \hline
\code{4'd11} & \code{r11} & 1st subroutine argument \\ \hline
\code{4'd10} & \code{r10} & Return value of subroutine \\ \hline
\code{4'd9} & \code{r9} & Caller-owned \\ \hline
\code{4'd8} & \code{r8} & Caller-owned \\ \hline
\code{4'd7} & \code{r7} & Caller-owned \\ \hline
\code{4'd6} & \code{r6} & Caller-owned \\ \hline
\code{4'd5} & \code{r5} & Callee-owned \\ \hline
\code{4'd4} & \code{r4} & Callee-owned \\ \hline
\code{4'd3} & \code{r3} & Callee-owned \\ \hline
\code{4'd2} & \code{r2} & Callee-owned \\ \hline
\code{4'd1} & \code{r1} & Callee-owned \\ \hline
\code{4'd0} & \code{r0} & Callee-owned \\ \hline
\end{longtable}

\end{document}
