# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab3.srcs/sources_1/bd/design_1/ipshared/8b3d" \
"../../../../lab3.srcs/sources_1/new/FSM_VGA.v" \
"../../../../lab3.srcs/sources_1/new/counter.v" \
"../../../../lab3.srcs/sources_1/imports/new/timer_1s.v" \
"../../../../lab3.srcs/sim_1/new/FSM_VGA_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
