#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan  5 10:32:10 2024
# Process ID: 1876
# Current directory: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24476 C:\Users\VivoBook\Downloads\Hardware-design-Final-Project-main\Hardware-design-Final-Project-main\final_project.xpr
# Log file: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/vivado.log
# Journal file: C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/mem_init_files/out.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 16
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files -ipstatic_source_dir C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/modelsim} {questa=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/questa} {riviera=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/riviera} {activehdl=C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/demo2/Basys3_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/demo2/Basys3_Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/VivoBook/Downloads/VGA/DEMO/demo2/Basys3_Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/Pictrans/out.coe] -no_script -reset -force -quiet
remove_files  C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/VGA/DEMO/Pictrans/out.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/VivoBook/Downloads/Hardware-design-Final-Project-main/Hardware-design-Final-Project-main/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
