{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572682302921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572682302930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 16:11:42 2019 " "Processing started: Sat Nov 02 16:11:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572682302930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572682302930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_stopwatch -c simple_stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_stopwatch -c simple_stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572682302930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572682303965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572682303965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simple_stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_stopwatch " "Found entity 1: simple_stopwatch" {  } { { "simple_stopwatch.bdf" "" { Schematic "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/simple_stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572682319657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572682319657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_main.v 2 2 " "Found 2 design units, including 2 entities, in source file stopwatch_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572682319665 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572682319665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572682319665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_stopwatch " "Elaborating entity \"simple_stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572682319724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:inst " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:inst\"" {  } { { "simple_stopwatch.bdf" "inst" { Schematic "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/simple_stopwatch.bdf" { { 128 424 640 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572682319726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stopwatch_main.v(65) " "Verilog HDL assignment warning at stopwatch_main.v(65): truncated value with size 32 to match size of target (9)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stopwatch_main.v(72) " "Verilog HDL assignment warning at stopwatch_main.v(72): truncated value with size 32 to match size of target (9)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stopwatch_main.v(91) " "Verilog HDL assignment warning at stopwatch_main.v(91): truncated value with size 32 to match size of target (9)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stopwatch_main.v(99) " "Verilog HDL assignment warning at stopwatch_main.v(99): truncated value with size 32 to match size of target (9)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stopwatch_main.v(111) " "Verilog HDL assignment warning at stopwatch_main.v(111): truncated value with size 32 to match size of target (9)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 stopwatch_main.v(119) " "Verilog HDL assignment warning at stopwatch_main.v(119): truncated value with size 32 to match size of target (9)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_main.v(145) " "Verilog HDL assignment warning at stopwatch_main.v(145): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_main.v(149) " "Verilog HDL assignment warning at stopwatch_main.v(149): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_main.v(153) " "Verilog HDL assignment warning at stopwatch_main.v(153): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_main.v(157) " "Verilog HDL assignment warning at stopwatch_main.v(157): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_main.v(161) " "Verilog HDL assignment warning at stopwatch_main.v(161): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_main.v(165) " "Verilog HDL assignment warning at stopwatch_main.v(165): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_main.v" "" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572682319730 "|simple_stopwatch|stopwatch:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg stopwatch:inst\|sevenseg:LED8_minute_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"stopwatch:inst\|sevenseg:LED8_minute_display_high\"" {  } { { "stopwatch_main.v" "LED8_minute_display_high" { Text "C:/Users/kmyko/Desktop/digital design/lab/stopwatch/stopwatch_main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572682319732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572682320610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572682321339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572682321339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572682321450 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572682321450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572682321450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572682321450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572682321498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 16:12:01 2019 " "Processing ended: Sat Nov 02 16:12:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572682321498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572682321498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572682321498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572682321498 ""}
