library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;

entity _test is
end _test;

architecture v1 of _test is
signal CLK: std_logic;
signal X: std_logic;
signal Y: std_logic;

component ___
	port(
		CLK	: in std_logic;
		X		: in std_logic;
		Y		: out std_logic
	);
end component;

begin
	u1 : ___ port map (
		CLK => CLK,
		X => X,
		Y => Y
	);
	
	main : process
	begin
		
		
		
	wait;
	end process main;
END v1;
