; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 not 1 18
20 and 1 6 19
21 state 1
22 state 1
23 sort bitvec 32
24 const 23 00000000000000000000000000000000
25 state 23 wrapper.uut.memory_to_writeBack_RS1
26 state 1 wrapper.uut.memory_to_writeBack_RS1_USE
27 ite 23 26 25 24
28 redor 1 27
29 not 1 28
30 sort bitvec 5
31 const 30 00000
32 sort bitvec 25
33 state 32
34 slice 30 33 19 15
35 ite 30 26 34 31
36 redor 1 35
37 not 1 36
38 ite 1 37 29 22
39 sort bitvec 8
40 const 39 00000000
41 state 39 cycle_reg
42 init 39 41 40
43 ite 39 4 40 41
44 uext 39 5 7
45 ult 1 43 44
46 not 1 45
47 and 1 46 2
48 ite 1 47 38 21
49 ite 1 37 5 6
50 ite 1 47 49 6
51 not 1 48
52 and 1 50 51
53 state 1
54 state 1
55 state 23 wrapper.uut.memory_to_writeBack_RS2
56 state 1 wrapper.uut.memory_to_writeBack_RS2_USE
57 ite 23 56 55 24
58 redor 1 57
59 not 1 58
60 slice 30 33 24 20
61 ite 30 56 60 31
62 redor 1 61
63 not 1 62
64 ite 1 63 59 54
65 ite 1 47 64 53
66 ite 1 63 5 6
67 ite 1 47 66 6
68 not 1 65
69 and 1 67 68
70 state 1
71 state 1
72 state 23 wrapper.uut.memory_to_writeBack_FORMAL_INSTRUCTION
73 slice 30 72 19 15
74 eq 1 73 35
75 redor 1 73
76 ite 1 75 74 71
77 ite 1 47 76 70
78 ite 1 75 5 6
79 ite 1 47 78 6
80 not 1 77
81 and 1 79 80
82 state 1
83 slice 30 72 11 7
84 slice 30 33 11 7
85 state 1 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_VALID
86 ite 30 85 84 31
87 eq 1 83 86
88 ite 1 47 87 82
89 ite 1 47 5 6
90 not 1 88
91 and 1 89 90
92 state 1
93 ite 23 75 27 24
94 sort bitvec 12
95 slice 94 72 31 20
96 slice 1 72 31 31
97 sort bitvec 13
98 concat 97 96 95
99 slice 1 72 31 31
100 sort bitvec 14
101 concat 100 99 98
102 slice 1 72 31 31
103 sort bitvec 15
104 concat 103 102 101
105 slice 1 72 31 31
106 sort bitvec 16
107 concat 106 105 104
108 slice 1 72 31 31
109 sort bitvec 17
110 concat 109 108 107
111 slice 1 72 31 31
112 sort bitvec 18
113 concat 112 111 110
114 slice 1 72 31 31
115 sort bitvec 19
116 concat 115 114 113
117 slice 1 72 31 31
118 sort bitvec 20
119 concat 118 117 116
120 slice 1 72 31 31
121 sort bitvec 21
122 concat 121 120 119
123 slice 1 72 31 31
124 sort bitvec 22
125 concat 124 123 122
126 slice 1 72 31 31
127 sort bitvec 23
128 concat 127 126 125
129 slice 1 72 31 31
130 sort bitvec 24
131 concat 130 129 128
132 slice 1 72 31 31
133 concat 32 132 131
134 slice 1 72 31 31
135 sort bitvec 26
136 concat 135 134 133
137 slice 1 72 31 31
138 sort bitvec 27
139 concat 138 137 136
140 slice 1 72 31 31
141 sort bitvec 28
142 concat 141 140 139
143 slice 1 72 31 31
144 sort bitvec 29
145 concat 144 143 142
146 slice 1 72 31 31
147 sort bitvec 30
148 concat 147 146 145
149 slice 1 72 31 31
150 sort bitvec 31
151 concat 150 149 148
152 slice 1 72 31 31
153 concat 23 152 151
154 add 23 93 153
155 redor 1 83
156 ite 23 155 154 24
157 state 23 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_DATA
158 state 23 wrapper.uut.memory_to_writeBack_MEMORY_READ_DATA
159 slice 39 158 7 0
160 slice 39 158 31 24
161 sort bitvec 2
162 state 161 wrapper.uut.memory_to_writeBack_MEMORY_ADDRESS_LOW
163 const 161 11
164 eq 1 162 163
165 ite 39 164 160 159
166 slice 39 158 23 16
167 const 161 10
168 eq 1 162 167
169 ite 39 168 166 165
170 slice 39 158 15 8
171 uext 161 5 1
172 eq 1 162 171
173 ite 39 172 170 169
174 ite 39 168 160 170
175 concat 106 174 173
176 slice 106 158 31 16
177 concat 23 176 175
178 slice 1 174 7 7
179 slice 1 33 14 14
180 not 1 179
181 and 1 178 180
182 concat 106 174 173
183 concat 109 181 182
184 concat 112 181 183
185 concat 115 181 184
186 concat 118 181 185
187 concat 121 181 186
188 concat 124 181 187
189 concat 127 181 188
190 concat 130 181 189
191 concat 32 181 190
192 concat 135 181 191
193 concat 138 181 192
194 concat 141 181 193
195 concat 144 181 194
196 concat 147 181 195
197 concat 150 181 196
198 concat 23 181 197
199 slice 161 33 13 12
200 uext 161 5 1
201 eq 1 199 200
202 ite 23 201 198 177
203 slice 1 173 7 7
204 and 1 203 180
205 sort bitvec 9
206 concat 205 204 173
207 sort bitvec 10
208 concat 207 204 206
209 sort bitvec 11
210 concat 209 204 208
211 concat 94 204 210
212 concat 97 204 211
213 concat 100 204 212
214 concat 103 204 213
215 concat 106 204 214
216 concat 109 204 215
217 concat 112 204 216
218 concat 115 204 217
219 concat 118 204 218
220 concat 121 204 219
221 concat 124 204 220
222 concat 127 204 221
223 concat 130 204 222
224 concat 32 204 223
225 concat 135 204 224
226 concat 138 204 225
227 concat 141 204 226
228 concat 144 204 227
229 concat 147 204 228
230 concat 150 204 229
231 concat 23 204 230
232 redor 1 199
233 not 1 232
234 ite 23 233 231 202
235 state 1 wrapper.uut.writeBack_arbitration_isValid
236 state 1 wrapper.uut.memory_to_writeBack_MEMORY_ENABLE
237 and 1 235 236
238 ite 23 237 234 157
239 ite 23 85 238 24
240 eq 1 156 239
241 ite 1 47 240 92
242 not 1 241
243 and 1 89 242
244 state 1
245 state 23 wrapper.uut.memory_to_writeBack_PC
246 sort bitvec 3
247 const 246 100
248 uext 23 247 29
249 add 23 245 248
250 state 23 wrapper.uut.memory_to_writeBack_FORMAL_PC_NEXT
251 eq 1 249 250
252 ite 1 47 251 244
253 not 1 252
254 and 1 89 253
255 state 1
256 state 1
257 sort bitvec 4
258 state 257 wrapper.uut.memory_to_writeBack_FORMAL_MEM_RMASK
259 slice 1 258 0 0
260 state 257 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WMASK
261 slice 1 260 0 0
262 ite 1 261 259 256
263 ite 1 47 262 255
264 ite 1 261 5 6
265 ite 1 47 264 6
266 not 1 263
267 and 1 265 266
268 state 1
269 state 1
270 slice 1 258 1 1
271 slice 1 260 1 1
272 ite 1 271 270 269
273 ite 1 47 272 268
274 ite 1 271 5 6
275 ite 1 47 274 6
276 not 1 273
277 and 1 275 276
278 state 1
279 state 1
280 slice 1 258 2 2
281 slice 1 260 2 2
282 ite 1 281 280 279
283 ite 1 47 282 278
284 ite 1 281 5 6
285 ite 1 47 284 6
286 not 1 283
287 and 1 285 286
288 state 1
289 state 1
290 slice 1 258 3 3
291 slice 1 260 3 3
292 ite 1 291 290 289
293 ite 1 47 292 288
294 ite 1 291 5 6
295 ite 1 47 294 6
296 not 1 293
297 and 1 295 296
298 state 1
299 state 1
300 state 23 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WDATA
301 slice 39 300 7 0
302 eq 1 159 301
303 ite 1 261 302 299
304 ite 1 47 303 298
305 not 1 304
306 and 1 265 305
307 state 1
308 state 1
309 slice 39 300 15 8
310 eq 1 170 309
311 ite 1 271 310 308
312 ite 1 47 311 307
313 not 1 312
314 and 1 275 313
315 state 1
316 state 1
317 slice 39 300 23 16
318 eq 1 166 317
319 ite 1 281 318 316
320 ite 1 47 319 315
321 not 1 320
322 and 1 285 321
323 state 1
324 state 1
325 slice 39 300 31 24
326 eq 1 160 325
327 ite 1 291 326 324
328 ite 1 47 327 323
329 not 1 328
330 and 1 295 329
331 state 1
332 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_5
333 ite 1 332 5 6
334 not 1 333
335 ite 1 47 334 331
336 not 1 335
337 and 1 89 336
338 state 1
339 ite 1 332 5 235
340 state 1 wrapper.uut.writeBack_FormalPlugin_haltFired
341 ite 1 340 6 339
342 and 1 46 341
343 slice 246 72 14 12
344 redor 1 343
345 not 1 344
346 and 1 342 345
347 sort bitvec 7
348 slice 347 72 6 0
349 const 30 10011
350 uext 347 349 2
351 eq 1 348 350
352 and 1 346 351
353 ite 1 47 352 338
354 not 1 89
355 or 1 353 354
356 constraint 355
357 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_2851
358 uext 1 338 0 _witness_.anyseq_auto_setundef_cc_533_execute_2853
359 uext 1 22 0 _witness_.anyseq_auto_setundef_cc_533_execute_2855
360 uext 1 21 0 _witness_.anyseq_auto_setundef_cc_533_execute_2857
361 uext 1 54 0 _witness_.anyseq_auto_setundef_cc_533_execute_2859
362 uext 1 53 0 _witness_.anyseq_auto_setundef_cc_533_execute_2861
363 uext 1 71 0 _witness_.anyseq_auto_setundef_cc_533_execute_2863
364 uext 1 70 0 _witness_.anyseq_auto_setundef_cc_533_execute_2865
365 uext 1 82 0 _witness_.anyseq_auto_setundef_cc_533_execute_2867
366 uext 1 92 0 _witness_.anyseq_auto_setundef_cc_533_execute_2869
367 uext 1 244 0 _witness_.anyseq_auto_setundef_cc_533_execute_2871
368 uext 1 256 0 _witness_.anyseq_auto_setundef_cc_533_execute_2873
369 uext 1 255 0 _witness_.anyseq_auto_setundef_cc_533_execute_2875
370 uext 1 299 0 _witness_.anyseq_auto_setundef_cc_533_execute_2877
371 uext 1 298 0 _witness_.anyseq_auto_setundef_cc_533_execute_2879
372 uext 1 269 0 _witness_.anyseq_auto_setundef_cc_533_execute_2881
373 uext 1 268 0 _witness_.anyseq_auto_setundef_cc_533_execute_2883
374 uext 1 308 0 _witness_.anyseq_auto_setundef_cc_533_execute_2885
375 uext 1 307 0 _witness_.anyseq_auto_setundef_cc_533_execute_2887
376 uext 1 279 0 _witness_.anyseq_auto_setundef_cc_533_execute_2889
377 uext 1 278 0 _witness_.anyseq_auto_setundef_cc_533_execute_2891
378 uext 1 316 0 _witness_.anyseq_auto_setundef_cc_533_execute_2893
379 uext 1 315 0 _witness_.anyseq_auto_setundef_cc_533_execute_2895
380 uext 1 289 0 _witness_.anyseq_auto_setundef_cc_533_execute_2897
381 uext 1 288 0 _witness_.anyseq_auto_setundef_cc_533_execute_2899
382 uext 1 324 0 _witness_.anyseq_auto_setundef_cc_533_execute_2901
383 uext 1 323 0 _witness_.anyseq_auto_setundef_cc_533_execute_2903
384 uext 1 331 0 _witness_.anyseq_auto_setundef_cc_533_execute_2905
385 state 23
386 uext 23 385 0 _witness_.anyseq_auto_setundef_cc_533_execute_2907
387 state 23
388 uext 23 387 0 _witness_.anyseq_auto_setundef_cc_533_execute_2909
389 state 30
390 uext 30 389 0 _witness_.anyseq_auto_setundef_cc_533_execute_2911
391 sort bitvec 55
392 state 391
393 uext 391 392 0 _witness_.anyseq_auto_setundef_cc_533_execute_2913
394 state 207
395 uext 207 394 0 _witness_.anyseq_auto_setundef_cc_533_execute_2915
396 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
397 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
398 uext 1 333 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
399 uext 23 72 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
400 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
401 uext 246 343 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:32.14-32.25|rvfi_insn_check.sv:71.18-95.4
402 uext 23 153 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:30.17-30.25|rvfi_insn_check.sv:71.18-95.4
403 uext 347 348 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:34.14-34.25|rvfi_insn_check.sv:71.18-95.4
404 uext 23 24 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:29.17-29.29|rvfi_insn_check.sv:71.18-95.4
405 uext 30 83 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:33.14-33.21|rvfi_insn_check.sv:71.18-95.4
406 uext 30 73 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:31.14-31.22|rvfi_insn_check.sv:71.18-95.4
407 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:40.8-40.15|rvfi_insn_check.sv:71.18-95.4
408 uext 23 154 0 checker_inst.insn_spec.result ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:44.17-44.23|rvfi_insn_check.sv:71.18-95.4
409 uext 23 72 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:5.25-5.34|rvfi_insn_check.sv:71.18-95.4
410 uext 23 158 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:9.25-9.39|rvfi_insn_check.sv:71.18-95.4
411 uext 23 245 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:6.25-6.38|rvfi_insn_check.sv:71.18-95.4
412 uext 23 93 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:7.25-7.39|rvfi_insn_check.sv:71.18-95.4
413 uext 23 24 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:8.25-8.39|rvfi_insn_check.sv:71.18-95.4
414 uext 1 342 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:4.41-4.51|rvfi_insn_check.sv:71.18-95.4
415 uext 23 24 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:22.25-22.38|rvfi_insn_check.sv:71.18-95.4
416 const 257 0000
417 uext 257 416 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:23.25-23.39|rvfi_insn_check.sv:71.18-95.4
418 uext 23 24 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:25.25-25.39|rvfi_insn_check.sv:71.18-95.4
419 uext 257 416 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:24.25-24.39|rvfi_insn_check.sv:71.18-95.4
420 uext 23 249 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:21.25-21.38|rvfi_insn_check.sv:71.18-95.4
421 uext 30 83 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:19.41-19.53|rvfi_insn_check.sv:71.18-95.4
422 uext 23 156 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:20.25-20.38|rvfi_insn_check.sv:71.18-95.4
423 uext 30 73 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:17.41-17.54|rvfi_insn_check.sv:71.18-95.4
424 uext 30 31 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:18.41-18.54|rvfi_insn_check.sv:71.18-95.4
425 uext 1 6 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:16.41-16.50|rvfi_insn_check.sv:71.18-95.4
426 uext 1 352 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_addi.v:15.41-15.51|rvfi_insn_check.sv:71.18-95.4
427 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
428 uext 1 6 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
429 state 23 wrapper.uut.memory_to_writeBack_FORMAL_MEM_ADDR
430 uext 23 429 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
431 const 161 00
432 uext 161 431 0 checker_inst.mem_log2len ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:99.14-99.25
433 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
434 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
435 uext 23 158 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
436 uext 257 258 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
437 uext 23 300 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
438 uext 257 260 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
439 uext 23 245 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
440 uext 23 250 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
441 uext 30 86 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
442 uext 23 239 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
443 uext 1 45 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
444 uext 30 35 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
445 uext 23 27 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
446 uext 23 93 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
447 uext 30 61 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
448 uext 23 57 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
449 uext 23 24 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
450 uext 1 333 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
451 uext 23 72 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
452 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
453 const 161 01
454 uext 161 453 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
455 uext 23 429 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
456 uext 23 158 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
457 uext 257 258 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
458 uext 23 300 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
459 uext 257 260 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
460 uext 161 163 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
461 sort bitvec 64
462 state 461 wrapper.uut.writeBack_FormalPlugin_order
463 uext 461 462 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
464 uext 23 245 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
465 uext 23 250 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
466 uext 30 86 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
467 uext 23 239 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
468 uext 30 35 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
469 uext 23 27 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
470 uext 30 61 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
471 uext 23 57 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
472 uext 1 333 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
473 uext 1 341 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
474 uext 23 24 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
475 uext 257 416 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
476 uext 23 24 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
477 uext 257 416 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
478 uext 23 249 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
479 uext 30 83 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
480 uext 23 156 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
481 uext 30 73 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
482 uext 30 31 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
483 uext 1 6 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
484 uext 1 352 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
485 uext 1 333 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
486 uext 1 342 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
487 uext 39 43 0 cycle ; rvfi_testbench.sv:34.13-34.18
488 uext 1 333 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
489 uext 23 72 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
490 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
491 uext 161 453 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
492 uext 23 429 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
493 uext 23 158 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
494 uext 257 258 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
495 uext 23 300 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
496 uext 257 260 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
497 uext 161 163 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
498 uext 461 462 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
499 uext 23 245 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
500 uext 23 250 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
501 uext 30 86 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
502 uext 23 239 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
503 uext 30 35 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
504 uext 23 27 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
505 uext 30 61 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
506 uext 23 57 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
507 uext 1 333 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
508 uext 1 341 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
509 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:2.16-2.21
510 state 23 wrapper.uut.decode_to_execute_SRC1
511 state 23 wrapper.uut.decode_to_execute_SRC2
512 not 23 511
513 state 1 wrapper.uut.decode_to_execute_SRC_USE_SUB_LESS
514 ite 23 513 512 511
515 add 23 510 514
516 ite 1 513 5 6
517 const 150 0000000000000000000000000000000
518 concat 23 517 516
519 add 23 515 518
520 state 1 wrapper.uut.decode_to_execute_SRC2_FORCE_ZERO
521 ite 23 520 510 519
522 uext 23 521 0 wrapper.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:18.25-18.49
523 state 23 wrapper.uut.decode_to_execute_RS2
524 slice 106 523 15 0
525 slice 106 523 15 0
526 concat 23 525 524
527 state 23 wrapper.uut.decode_to_execute_INSTRUCTION
528 slice 161 527 13 12
529 uext 161 5 1
530 eq 1 528 529
531 ite 23 530 526 523
532 slice 39 523 7 0
533 slice 39 523 7 0
534 concat 106 533 532
535 slice 39 523 7 0
536 concat 130 535 534
537 slice 39 523 7 0
538 concat 23 537 536
539 redor 1 528
540 not 1 539
541 ite 23 540 538 531
542 uext 23 541 0 wrapper.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:19.25-19.46
543 uext 161 528 0 wrapper.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:20.24-20.45
544 state 1 wrapper.uut.decode_to_execute_MEMORY_STORE
545 uext 1 544 0 wrapper.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:17.19-17.38
546 state 1
547 uext 1 546 0 wrapper.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:21.22-21.36
548 state 1 wrapper.uut.execute_arbitration_isValid
549 state 1 wrapper.uut.decode_to_execute_MEMORY_ENABLE
550 and 1 548 549
551 state 1 wrapper.uut.execute_to_memory_ALIGNEMENT_FAULT
552 ite 1 551 5 6
553 state 1 wrapper.uut.memory_arbitration_isValid
554 state 1 wrapper.uut.execute_to_memory_MEMORY_ENABLE
555 and 1 553 554
556 ite 1 555 552 6
557 ite 1 556 5 6
558 state 1 wrapper.uut.execute_to_memory_MEMORY_STORE
559 not 1 558
560 and 1 555 559
561 state 1
562 not 1 561
563 and 1 560 562
564 ite 1 563 5 557
565 not 1 564
566 and 1 550 565
567 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hit
568 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hazard
569 not 1 568
570 and 1 567 569
571 state 161 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_line_branchWish
572 slice 1 571 1 1
573 and 1 570 572
574 state 1 wrapper.uut.execute_to_memory_BRANCH_DO
575 neq 1 573 574
576 state 1 wrapper.uut.execute_to_memory_TARGET_MISSMATCH2
577 and 1 574 576
578 or 1 575 577
579 and 1 553 578
580 ite 1 579 5 6
581 not 1 580
582 and 1 566 581
583 eq 1 528 167
584 slice 161 521 1 0
585 redor 1 584
586 and 1 583 585
587 slice 1 521 0 0
588 and 1 530 587
589 or 1 586 588
590 ite 1 589 5 6
591 not 1 590
592 and 1 582 591
593 uext 1 592 0 wrapper.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:16.19-16.33
594 state 23
595 uext 23 594 0 wrapper.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:23.31-23.44
596 uext 1 561 0 wrapper.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:22.25-22.39
597 state 23 wrapper.uut.IBusSimplePlugin_fetchPc_pcReg
598 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_inc
599 concat 246 598 431
600 uext 23 599 29
601 add 23 597 600
602 slice 1 601 1 1
603 ite 1 598 6 602
604 slice 1 601 0 0
605 concat 161 603 604
606 slice 147 601 31 2
607 concat 23 606 605
608 state 23 wrapper.uut.IBusSimplePlugin_predictor_line_target
609 state 161 wrapper.uut.IBusSimplePlugin_predictor_line_branchWish
610 slice 1 609 1 1
611 state 118 wrapper.uut.IBusSimplePlugin_predictor_line_source
612 state 23 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload
613 slice 118 612 31 12
614 eq 1 611 613
615 state 1 wrapper.uut.IBusSimplePlugin_predictor_line_last2Bytes
616 not 1 615
617 slice 1 612 1 1
618 and 1 616 617
619 ite 1 618 6 614
620 and 1 610 619
621 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard_regNextWhen
622 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_pcCorrected
623 or 1 621 622
624 not 1 623
625 and 1 620 624
626 state 1 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid
627 and 1 625 626
628 ite 23 627 608 607
629 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesReg
630 ite 1 629 5 617
631 slice 1 612 0 0
632 concat 161 630 631
633 slice 147 612 31 2
634 concat 23 633 632
635 state 1
636 state 1 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy
637 ite 1 636 5 635
638 state 246 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter
639 redor 1 638
640 not 1 639
641 and 1 637 640
642 and 1 626 641
643 and 1 619 624
644 and 1 643 610
645 and 1 642 644
646 and 1 645 615
647 state 23
648 sort bitvec 33
649 state 648 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_2
650 slice 23 649 32 1
651 ite 23 636 650 647
652 slice 161 651 1 0
653 neq 1 652 163
654 slice 161 651 17 16
655 neq 1 654 163
656 not 1 655
657 and 1 653 656
658 or 1 629 617
659 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValid
660 or 1 658 659
661 ite 1 660 656 657
662 and 1 646 661
663 ite 1 662 5 6
664 ite 23 663 634 628
665 state 23 wrapper.uut.execute_to_memory_NEXT_PC2
666 state 23 wrapper.uut.execute_to_memory_BRANCH_CALC
667 ite 23 574 666 665
668 ite 23 579 667 664
669 slice 147 668 31 2
670 concat 23 669 431
671 uext 23 670 0 wrapper.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:10.25-10.44
672 state 1
673 uext 1 672 0 wrapper.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:11.22-11.36
674 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_booted
675 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_valid
676 state 23 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst
677 sort bitvec 6
678 slice 677 676 5 0
679 slice 161 676 14 13
680 concat 39 679 678
681 const 677 100011
682 uext 39 681 2
683 eq 1 680 682
684 slice 347 676 6 0
685 slice 1 676 13 13
686 concat 39 685 684
687 uext 39 163 6
688 eq 1 686 687
689 slice 347 676 6 0
690 slice 246 676 14 12
691 concat 207 690 689
692 slice 30 676 29 25
693 concat 103 692 691
694 slice 1 676 31 31
695 concat 106 694 693
696 const 677 110011
697 uext 106 696 10
698 eq 1 695 697
699 const 207 1010110011
700 uext 106 699 6
701 eq 1 695 700
702 slice 347 676 6 0
703 slice 347 676 31 25
704 concat 100 703 702
705 uext 100 696 8
706 eq 1 704 705
707 slice 347 676 6 0
708 slice 161 676 14 13
709 concat 205 708 707
710 const 257 1111
711 uext 205 710 5
712 eq 1 709 711
713 slice 161 676 1 0
714 slice 257 676 6 3
715 concat 677 714 713
716 slice 246 676 14 12
717 concat 205 716 715
718 uext 205 696 3
719 eq 1 717 718
720 slice 30 676 4 0
721 slice 1 676 6 6
722 concat 677 721 720
723 slice 1 676 12 12
724 concat 347 723 722
725 slice 1 676 14 14
726 concat 39 725 724
727 uext 39 163 6
728 eq 1 726 727
729 slice 347 676 6 0
730 slice 246 676 14 12
731 concat 207 730 729
732 slice 257 676 29 26
733 concat 100 732 731
734 slice 1 676 31 31
735 concat 103 734 733
736 const 207 1010010011
737 uext 103 736 5
738 eq 1 735 737
739 slice 347 676 6 0
740 slice 161 676 13 12
741 concat 205 740 739
742 slice 677 676 31 26
743 concat 103 742 741
744 const 39 10010011
745 uext 103 744 7
746 eq 1 743 745
747 eq 1 686 744
748 slice 347 676 6 0
749 slice 1 676 14 14
750 concat 39 749 748
751 const 39 11100011
752 eq 1 750 751
753 slice 257 676 3 0
754 slice 161 676 6 5
755 concat 677 754 753
756 slice 1 676 12 12
757 concat 347 756 755
758 uext 347 163 5
759 eq 1 757 758
760 slice 347 676 6 0
761 const 347 1101111
762 eq 1 760 761
763 slice 30 676 4 0
764 slice 1 676 6 6
765 concat 677 764 763
766 const 30 10111
767 uext 677 766 1
768 eq 1 765 767
769 concat 161 688 683
770 concat 246 698 769
771 concat 257 701 770
772 concat 30 706 771
773 concat 677 712 772
774 concat 347 719 773
775 concat 39 728 774
776 concat 205 738 775
777 concat 207 746 776
778 concat 209 747 777
779 concat 94 752 778
780 concat 97 759 779
781 concat 100 762 780
782 concat 103 768 781
783 redor 1 782
784 not 1 783
785 and 1 675 784
786 ite 1 785 5 6
787 state 30 wrapper.uut.HazardSimplePlugin_writeBackBuffer_payload_address
788 slice 30 676 19 15
789 eq 1 787 788
790 ite 1 789 5 6
791 state 1 wrapper.uut.HazardSimplePlugin_writeBackBuffer_valid
792 ite 1 791 790 6
793 eq 1 84 788
794 ite 1 793 5 792
795 and 1 85 235
796 ite 1 795 794 792
797 state 23 wrapper.uut.execute_to_memory_INSTRUCTION
798 slice 30 797 11 7
799 eq 1 798 788
800 ite 1 799 5 796
801 state 1 wrapper.uut.execute_to_memory_REGFILE_WRITE_VALID
802 and 1 553 801
803 ite 1 802 800 796
804 slice 30 527 11 7
805 eq 1 804 788
806 ite 1 805 5 803
807 state 1 wrapper.uut.decode_to_execute_REGFILE_WRITE_VALID
808 and 1 548 807
809 ite 1 808 806 803
810 const 144 00000000000000000000000000000
811 slice 1 676 2 2
812 concat 246 811 431
813 concat 23 810 812
814 redor 1 813
815 not 1 814
816 const 246 000
817 const 138 000000000000000000000000000
818 slice 161 676 4 3
819 concat 30 818 816
820 concat 23 817 819
821 redor 1 820
822 not 1 821
823 concat 161 822 815
824 redor 1 823
825 ite 1 824 809 6
826 slice 30 676 24 20
827 eq 1 787 826
828 ite 1 827 5 6
829 ite 1 791 828 6
830 eq 1 84 826
831 ite 1 830 5 829
832 ite 1 795 831 829
833 eq 1 798 826
834 ite 1 833 5 832
835 ite 1 802 834 832
836 eq 1 804 826
837 ite 1 836 5 835
838 ite 1 808 837 835
839 slice 1 676 2 2
840 slice 1 676 5 5
841 concat 161 840 839
842 eq 1 841 167
843 ite 1 842 838 6
844 or 1 825 843
845 and 1 675 844
846 ite 1 845 5 6
847 not 1 546
848 and 1 550 847
849 and 1 848 591
850 ite 1 849 5 6
851 or 1 850 564
852 or 1 851 564
853 or 1 846 852
854 or 1 786 853
855 not 1 854
856 not 1 626
857 and 1 659 655
858 not 1 857
859 not 1 660
860 and 1 859 653
861 and 1 860 655
862 not 1 861
863 and 1 858 862
864 or 1 856 863
865 and 1 855 864
866 not 1 658
867 and 1 866 653
868 or 1 659 867
869 and 1 615 868
870 ite 1 869 6 619
871 and 1 610 870
872 and 1 871 624
873 not 1 663
874 and 1 642 873
875 not 1 659
876 and 1 658 875
877 and 1 876 656
878 not 1 877
879 and 1 874 878
880 and 1 879 855
881 and 1 872 880
882 ite 1 881 5 865
883 and 1 642 882
884 ite 1 626 883 882
885 state 246 wrapper.uut.IBusSimplePlugin_pending_value
886 const 246 111
887 neq 1 885 886
888 and 1 884 887
889 and 1 674 888
890 uext 1 889 0 wrapper.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:9.25-9.39
891 uext 23 647 0 wrapper.iBus_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:13.29-13.42
892 uext 1 635 0 wrapper.iBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:12.22-12.36
893 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:3.16-3.21
894 uext 1 333 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.275-4.284
895 uext 23 72 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.153-4.162
896 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.336-4.345
897 uext 161 453 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.458-4.466
898 uext 23 429 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.911-4.924
899 uext 23 158 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1046-4.1060
900 uext 257 258 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.956-4.970
901 uext 23 300 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1091-4.1105
902 uext 257 260 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1001-4.1015
903 uext 161 163 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.397-4.406
904 uext 461 462 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.108-4.118
905 uext 23 245 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.821-4.834
906 uext 23 250 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.866-4.879
907 uext 30 86 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.731-4.743
908 uext 23 239 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.776-4.789
909 uext 30 35 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.519-4.532
910 uext 23 27 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.625-4.639
911 uext 30 61 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.580-4.593
912 uext 23 57 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.670-4.684
913 uext 1 333 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.214-4.223
914 uext 1 341 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.47-4.57
915 state 1
916 uext 1 915 0 wrapper.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:6.18-6.22
917 uext 23 667 0 wrapper.uut.BranchPlugin_jumpInterface_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:458.23-458.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
918 uext 1 579 0 wrapper.uut.BranchPlugin_jumpInterface_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:457.23-457.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
919 state 23 wrapper.uut.execute_to_memory_REGFILE_WRITE_DATA
920 uext 23 919 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:453.23-453.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
921 uext 1 556 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:451.23-451.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
922 uext 1 789 0 wrapper.uut.HazardSimplePlugin_addr0Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:782.23-782.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
923 uext 1 827 0 wrapper.uut.HazardSimplePlugin_addr1Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:783.23-783.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
924 uext 1 825 0 wrapper.uut.HazardSimplePlugin_src0Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:774.23-774.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
925 uext 1 843 0 wrapper.uut.HazardSimplePlugin_src1Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:775.23-775.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
926 uext 30 84 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:777.23-777.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
927 uext 23 238 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:778.23-778.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
928 uext 1 795 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:776.23-776.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
929 uext 1 888 0 wrapper.uut.IBusSimplePlugin_cmdFork_canEmit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:695.23-695.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
930 and 1 889 672
931 uext 1 930 0 wrapper.uut.IBusSimplePlugin_cmd_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:697.23-697.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
932 uext 23 670 0 wrapper.uut.IBusSimplePlugin_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:690.23-690.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
933 uext 1 672 0 wrapper.uut.IBusSimplePlugin_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:689.23-689.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
934 uext 1 889 0 wrapper.uut.IBusSimplePlugin_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:688.23-688.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
935 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decodePc_injectedDecode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:505.23-505.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
936 state 23 wrapper.uut.IBusSimplePlugin_decodePc_pcReg
937 const 246 010
938 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc
939 ite 246 938 937 247
940 uext 23 939 29
941 add 23 936 940
942 uext 23 941 0 wrapper.uut.IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:504.23-504.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
943 state 23 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_target
944 uext 23 943 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:508.23-508.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
945 state 161 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_branchWish
946 slice 1 945 1 1
947 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hit
948 and 1 946 947
949 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hazard
950 not 1 949
951 and 1 948 950
952 and 1 675 855
953 and 1 951 952
954 uext 1 953 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:507.23-507.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
955 state 106 wrapper.uut.IBusSimplePlugin_decompressor_bufferData
956 and 1 860 656
957 and 1 659 656
958 or 1 956 957
959 slice 106 651 15 0
960 slice 106 651 31 16
961 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesLatch
962 ite 1 874 658 961
963 ite 106 962 960 959
964 slice 106 651 31 16
965 concat 23 964 963
966 slice 106 651 15 0
967 concat 23 966 955
968 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidLatch
969 ite 1 874 659 968
970 ite 23 969 967 965
971 slice 161 970 1 0
972 neq 1 971 163
973 not 1 972
974 and 1 658 973
975 and 1 974 656
976 or 1 958 975
977 uext 1 976 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferFill ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:599.23-599.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
978 uext 1 969 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:563.23-563.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
979 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_consumeCurrent ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:553.23-553.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
980 const 205 000100011
981 const 39 00010010
982 slice 246 970 11 9
983 concat 94 982 980
984 concat 118 981 983
985 slice 30 970 6 2
986 concat 32 985 984
987 slice 1 970 12 12
988 concat 135 987 986
989 slice 161 970 8 7
990 concat 141 989 988
991 concat 23 416 990
992 slice 246 970 15 13
993 slice 161 970 1 0
994 concat 30 993 992
995 const 30 10110
996 eq 1 994 995
997 ite 23 996 991 385
998 const 347 0110011
999 slice 30 970 11 7
1000 slice 1 970 12 12
1001 ite 30 1000 999 31
1002 slice 30 970 11 7
1003 concat 94 1002 998
1004 concat 103 816 1003
1005 concat 118 1001 1004
1006 slice 30 970 6 2
1007 concat 32 1006 1005
1008 const 347 1100111
1009 ite 1 1000 5 6
1010 const 347 0000000
1011 concat 39 1009 1008
1012 concat 103 1010 1011
1013 slice 30 970 11 7
1014 concat 118 1013 1012
1015 concat 32 31 1014
1016 slice 30 970 6 2
1017 redor 1 1016
1018 not 1 1017
1019 ite 32 1018 1015 1007
1020 const 32 0000100000000000001110011
1021 slice 209 970 12 2
1022 const 209 10000000000
1023 eq 1 1021 1022
1024 ite 32 1023 1020 1019
1025 concat 23 1010 1024
1026 const 30 10100
1027 eq 1 994 1026
1028 ite 23 1027 1025 997
1029 const 347 0000011
1030 const 207 0000010010
1031 slice 30 970 11 7
1032 concat 94 1031 1029
1033 concat 124 1030 1032
1034 slice 246 970 6 4
1035 concat 32 1034 1033
1036 slice 1 970 12 12
1037 concat 135 1036 1035
1038 slice 161 970 3 2
1039 concat 141 1038 1037
1040 concat 23 416 1039
1041 const 30 10010
1042 eq 1 994 1041
1043 ite 23 1042 1040 1028
1044 const 347 0010011
1045 const 246 001
1046 slice 30 970 11 7
1047 concat 94 1046 1044
1048 concat 103 1045 1047
1049 slice 30 970 11 7
1050 concat 118 1049 1048
1051 slice 30 970 6 2
1052 concat 32 1051 1050
1053 concat 23 1010 1052
1054 const 30 10000
1055 eq 1 994 1054
1056 ite 23 1055 1053 1043
1057 const 347 1100011
1058 const 347 0000001
1059 slice 1 970 12 12
1060 concat 39 1059 1057
1061 slice 161 970 4 3
1062 concat 207 1061 1060
1063 slice 161 970 11 10
1064 concat 94 1063 1062
1065 concat 103 1045 1064
1066 slice 246 970 9 7
1067 concat 112 1066 1065
1068 concat 32 1058 1067
1069 slice 1 970 2 2
1070 concat 135 1069 1068
1071 slice 161 970 6 5
1072 concat 141 1071 1070
1073 slice 1 970 12 12
1074 concat 144 1073 1072
1075 slice 1 970 12 12
1076 concat 147 1075 1074
1077 slice 1 970 12 12
1078 concat 150 1077 1076
1079 slice 1 970 12 12
1080 concat 23 1079 1078
1081 uext 30 710 1
1082 eq 1 994 1081
1083 ite 23 1082 1080 1056
1084 slice 1 970 12 12
1085 concat 39 1084 1057
1086 slice 161 970 4 3
1087 concat 207 1086 1085
1088 slice 161 970 11 10
1089 concat 94 1088 1087
1090 concat 103 816 1089
1091 slice 246 970 9 7
1092 concat 112 1091 1090
1093 concat 32 1058 1092
1094 slice 1 970 2 2
1095 concat 135 1094 1093
1096 slice 161 970 6 5
1097 concat 141 1096 1095
1098 slice 1 970 12 12
1099 concat 144 1098 1097
1100 slice 1 970 12 12
1101 concat 147 1100 1099
1102 slice 1 970 12 12
1103 concat 150 1102 1101
1104 slice 1 970 12 12
1105 concat 23 1104 1103
1106 const 257 1110
1107 uext 30 1106 1
1108 eq 1 994 1107
1109 ite 23 1108 1105 1083
1110 const 94 000001101111
1111 slice 1 970 12 12
1112 concat 97 1111 1110
1113 slice 1 970 12 12
1114 concat 100 1113 1112
1115 slice 1 970 12 12
1116 concat 103 1115 1114
1117 slice 1 970 12 12
1118 concat 106 1117 1116
1119 slice 1 970 12 12
1120 concat 109 1119 1118
1121 slice 1 970 12 12
1122 concat 112 1121 1120
1123 slice 1 970 12 12
1124 concat 115 1123 1122
1125 slice 1 970 12 12
1126 concat 118 1125 1124
1127 slice 1 970 12 12
1128 concat 121 1127 1126
1129 slice 246 970 5 3
1130 concat 130 1129 1128
1131 slice 1 970 11 11
1132 concat 32 1131 1130
1133 slice 1 970 2 2
1134 concat 135 1133 1132
1135 slice 1 970 7 7
1136 concat 138 1135 1134
1137 slice 1 970 6 6
1138 concat 141 1137 1136
1139 slice 161 970 10 9
1140 concat 147 1139 1138
1141 slice 1 970 8 8
1142 concat 150 1141 1140
1143 slice 1 970 12 12
1144 concat 23 1143 1142
1145 const 257 1101
1146 uext 30 1145 1
1147 eq 1 994 1146
1148 ite 23 1147 1144 1109
1149 const 677 010011
1150 slice 161 970 11 10
1151 neq 1 1150 163
1152 ite 677 1151 1149 696
1153 const 246 110
1154 slice 161 970 6 5
1155 eq 1 1154 167
1156 ite 246 1155 1153 886
1157 uext 161 5 1
1158 eq 1 1154 1157
1159 ite 246 1158 247 1156
1160 redor 1 1154
1161 not 1 1160
1162 ite 246 1161 816 1159
1163 eq 1 1150 167
1164 ite 246 1163 886 1162
1165 const 246 101
1166 uext 161 5 1
1167 eq 1 1150 1166
1168 redor 1 1150
1169 not 1 1168
1170 concat 161 1169 1167
1171 redor 1 1170
1172 ite 246 1171 1165 1164
1173 slice 246 970 4 2
1174 concat 30 453 1173
1175 slice 1 970 11 11
1176 not 1 1175
1177 or 1 1176 1151
1178 ite 30 1177 1016 1174
1179 eq 1 1150 163
1180 and 1 1179 1161
1181 or 1 1167 1180
1182 concat 677 1181 31
1183 concat 347 6 1182
1184 slice 1 970 12 12
1185 slice 1 970 12 12
1186 concat 161 1185 1184
1187 slice 1 970 12 12
1188 concat 246 1187 1186
1189 slice 1 970 12 12
1190 concat 257 1189 1188
1191 slice 1 970 12 12
1192 concat 30 1191 1190
1193 slice 1 970 12 12
1194 concat 677 1193 1192
1195 slice 1 970 12 12
1196 concat 347 1195 1194
1197 ite 347 1163 1196 1183
1198 concat 347 6 1152
1199 slice 246 970 9 7
1200 concat 207 1199 1198
1201 concat 94 453 1200
1202 concat 103 1172 1201
1203 slice 246 970 9 7
1204 concat 112 1203 1202
1205 concat 118 453 1204
1206 concat 32 1178 1205
1207 concat 23 1197 1206
1208 const 257 1100
1209 uext 30 1208 1
1210 eq 1 994 1209
1211 ite 23 1210 1207 1148
1212 const 347 0110111
1213 slice 30 970 11 7
1214 concat 94 1213 1212
1215 slice 30 970 6 2
1216 concat 109 1215 1214
1217 slice 1 970 12 12
1218 concat 112 1217 1216
1219 slice 1 970 12 12
1220 concat 115 1219 1218
1221 slice 1 970 12 12
1222 concat 118 1221 1220
1223 slice 1 970 12 12
1224 concat 121 1223 1222
1225 slice 1 970 12 12
1226 concat 124 1225 1224
1227 slice 1 970 12 12
1228 concat 127 1227 1226
1229 slice 1 970 12 12
1230 concat 130 1229 1228
1231 slice 1 970 12 12
1232 concat 32 1231 1230
1233 slice 1 970 12 12
1234 concat 135 1233 1232
1235 slice 1 970 12 12
1236 concat 138 1235 1234
1237 slice 1 970 12 12
1238 concat 141 1237 1236
1239 slice 1 970 12 12
1240 concat 144 1239 1238
1241 slice 30 970 11 7
1242 concat 94 1241 1044
1243 concat 103 816 1242
1244 slice 30 970 11 7
1245 concat 118 1244 1243
1246 concat 130 416 1245
1247 slice 1 970 6 6
1248 concat 32 1247 1246
1249 slice 1 970 2 2
1250 concat 135 1249 1248
1251 slice 1 970 5 5
1252 concat 138 1251 1250
1253 slice 161 970 4 3
1254 concat 144 1253 1252
1255 uext 30 167 3
1256 eq 1 999 1255
1257 ite 144 1256 1254 1240
1258 slice 1 970 12 12
1259 concat 147 1258 1257
1260 slice 1 970 12 12
1261 concat 150 1260 1259
1262 slice 1 970 12 12
1263 concat 23 1262 1261
1264 const 257 1011
1265 uext 30 1264 1
1266 eq 1 994 1265
1267 ite 23 1266 1263 1211
1268 slice 30 970 11 7
1269 concat 94 1268 1044
1270 concat 118 40 1269
1271 slice 30 970 6 2
1272 concat 32 1271 1270
1273 slice 1 970 12 12
1274 concat 135 1273 1272
1275 slice 1 970 12 12
1276 concat 138 1275 1274
1277 slice 1 970 12 12
1278 concat 141 1277 1276
1279 slice 1 970 12 12
1280 concat 144 1279 1278
1281 slice 1 970 12 12
1282 concat 147 1281 1280
1283 slice 1 970 12 12
1284 concat 150 1283 1282
1285 slice 1 970 12 12
1286 concat 23 1285 1284
1287 const 257 1010
1288 uext 30 1287 1
1289 eq 1 994 1288
1290 ite 23 1289 1286 1267
1291 const 94 000011101111
1292 slice 1 970 12 12
1293 concat 97 1292 1291
1294 slice 1 970 12 12
1295 concat 100 1294 1293
1296 slice 1 970 12 12
1297 concat 103 1296 1295
1298 slice 1 970 12 12
1299 concat 106 1298 1297
1300 slice 1 970 12 12
1301 concat 109 1300 1299
1302 slice 1 970 12 12
1303 concat 112 1302 1301
1304 slice 1 970 12 12
1305 concat 115 1304 1303
1306 slice 1 970 12 12
1307 concat 118 1306 1305
1308 slice 1 970 12 12
1309 concat 121 1308 1307
1310 slice 246 970 5 3
1311 concat 130 1310 1309
1312 slice 1 970 11 11
1313 concat 32 1312 1311
1314 slice 1 970 2 2
1315 concat 135 1314 1313
1316 slice 1 970 7 7
1317 concat 138 1316 1315
1318 slice 1 970 6 6
1319 concat 141 1318 1317
1320 slice 161 970 10 9
1321 concat 147 1320 1319
1322 slice 1 970 8 8
1323 concat 150 1322 1321
1324 slice 1 970 12 12
1325 concat 23 1324 1323
1326 const 257 1001
1327 uext 30 1326 1
1328 eq 1 994 1327
1329 ite 23 1328 1325 1290
1330 slice 30 970 11 7
1331 concat 94 1330 1044
1332 concat 103 816 1331
1333 slice 30 970 11 7
1334 concat 118 1333 1332
1335 slice 30 970 6 2
1336 concat 32 1335 1334
1337 slice 1 970 12 12
1338 concat 135 1337 1336
1339 slice 1 970 12 12
1340 concat 138 1339 1338
1341 slice 1 970 12 12
1342 concat 141 1341 1340
1343 slice 1 970 12 12
1344 concat 144 1343 1342
1345 slice 1 970 12 12
1346 concat 147 1345 1344
1347 slice 1 970 12 12
1348 concat 150 1347 1346
1349 slice 1 970 12 12
1350 concat 23 1349 1348
1351 const 257 1000
1352 uext 30 1351 1
1353 eq 1 994 1352
1354 ite 23 1353 1350 1329
1355 slice 1 970 6 6
1356 concat 207 1355 980
1357 slice 161 970 11 10
1358 concat 94 1357 1356
1359 concat 103 937 1358
1360 slice 246 970 9 7
1361 concat 112 1360 1359
1362 concat 118 453 1361
1363 slice 246 970 4 2
1364 concat 127 1363 1362
1365 concat 32 453 1364
1366 slice 1 970 12 12
1367 concat 135 1366 1365
1368 slice 1 970 5 5
1369 concat 138 1368 1367
1370 concat 23 31 1369
1371 uext 30 1153 2
1372 eq 1 994 1371
1373 ite 23 1372 1370 1354
1374 const 30 01001
1375 const 257 0001
1376 slice 246 970 4 2
1377 concat 207 1376 1029
1378 concat 103 1374 1377
1379 slice 246 970 9 7
1380 concat 112 1379 1378
1381 concat 124 1375 1380
1382 slice 1 970 6 6
1383 concat 127 1382 1381
1384 slice 246 970 12 10
1385 concat 135 1384 1383
1386 slice 1 970 5 5
1387 concat 138 1386 1385
1388 concat 23 31 1387
1389 uext 30 167 3
1390 eq 1 994 1389
1391 ite 23 1390 1388 1373
1392 const 94 000001000001
1393 slice 246 970 4 2
1394 concat 207 1393 1044
1395 concat 124 1392 1394
1396 slice 1 970 6 6
1397 concat 127 1396 1395
1398 slice 1 970 5 5
1399 concat 130 1398 1397
1400 slice 161 970 12 11
1401 concat 135 1400 1399
1402 slice 257 970 10 7
1403 concat 147 1402 1401
1404 concat 23 431 1403
1405 redor 1 994
1406 not 1 1405
1407 ite 23 1406 1404 1391
1408 uext 23 1407 0 wrapper.uut.IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:568.23-568.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1409 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:552.23-552.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1410 uext 23 612 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:542.23-542.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1411 uext 23 651 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:544.23-544.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1412 uext 1 882 0 wrapper.uut.IBusSimplePlugin_decompressor_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:541.23-541.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1413 uext 1 874 0 wrapper.uut.IBusSimplePlugin_decompressor_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:540.23-540.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1414 uext 1 655 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputHighRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:557.23-557.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1415 uext 1 653 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputLowRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:556.23-556.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1416 uext 1 972 0 wrapper.uut.IBusSimplePlugin_decompressor_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:566.23-566.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1417 uext 1 880 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:598.23-598.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1418 uext 1 880 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:686.23-686.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1419 uext 1 972 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:551.23-551.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1420 uext 23 612 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:548.23-548.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1421 ite 23 972 1407 970
1422 uext 23 1421 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:550.23-550.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1423 uext 1 855 0 wrapper.uut.IBusSimplePlugin_decompressor_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:547.23-547.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1424 uext 1 879 0 wrapper.uut.IBusSimplePlugin_decompressor_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:546.23-546.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1425 uext 23 970 0 wrapper.uut.IBusSimplePlugin_decompressor_raw ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:565.23-565.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1426 uext 1 658 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:559.23-559.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1427 uext 1 962 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:564.23-564.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1428 uext 1 660 0 wrapper.uut.IBusSimplePlugin_decompressor_unaligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:560.23-560.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1429 uext 1 580 0 wrapper.uut.IBusSimplePlugin_externalFlush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:478.23-478.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1430 ite 1 627 5 6
1431 ite 1 663 5 1430
1432 ite 1 579 5 1431
1433 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_correctionReg
1434 or 1 1432 1433
1435 uext 1 1434 0 wrapper.uut.IBusSimplePlugin_fetchPc_corrected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:488.23-488.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1436 uext 1 1432 0 wrapper.uut.IBusSimplePlugin_fetchPc_correction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:485.23-485.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1437 not 1 888
1438 not 1 672
1439 or 1 1437 1438
1440 and 1 674 1439
1441 ite 1 1440 5 6
1442 not 1 1441
1443 and 1 884 1442
1444 and 1 674 1443
1445 uext 1 1444 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:487.23-487.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1446 uext 1 1444 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:493.23-493.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1447 slice 150 668 31 1
1448 concat 23 1447 6
1449 uext 23 1448 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:483.23-483.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1450 uext 1 1443 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:482.23-482.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1451 uext 1 674 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:481.23-481.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1452 uext 23 1448 0 wrapper.uut.IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:495.23-495.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1453 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetchPc_pcRegPropagate ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:489.23-489.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1454 uext 23 608 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:497.23-497.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1455 uext 1 627 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:496.23-496.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1456 uext 23 634 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:499.23-499.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1457 uext 1 663 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:498.23-498.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1458 uext 1 573 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_cmd_hadBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:442.23-442.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1459 uext 23 666 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_finalPc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:445.23-445.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1460 state 23 wrapper.uut.execute_to_memory_PC
1461 state 1 wrapper.uut.execute_to_memory_IS_RVC
1462 not 1 1461
1463 slice 1 1460 1 1
1464 and 1 1462 1463
1465 ite 23 1464 665 1460
1466 uext 23 1465 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_sourceLastWord ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:446.23-446.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1467 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetcherHalt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:440.23-440.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1468 or 1 580 663
1469 uext 1 1468 0 wrapper.uut.IBusSimplePlugin_iBusRsp_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:527.23-527.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1470 uext 23 612 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:536.23-536.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1471 uext 23 651 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:538.23-538.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1472 uext 1 882 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:535.23-535.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1473 uext 1 642 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:534.23-534.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1474 uext 1 663 0 wrapper.uut.IBusSimplePlugin_iBusRsp_redoFetch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:510.23-510.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1475 uext 1 1441 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:517.23-517.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1476 uext 23 1448 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:513.23-513.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1477 uext 1 1443 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:512.23-512.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1478 uext 1 674 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:511.23-511.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1479 uext 23 612 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:530.23-530.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1480 uext 1 884 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:529.23-529.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1481 uext 1 626 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:528.23-528.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1482 uext 23 1448 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:516.23-516.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1483 uext 1 884 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:515.23-515.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1484 and 1 674 1442
1485 uext 1 1484 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:514.23-514.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1486 uext 1 6 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:524.23-524.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1487 uext 23 612 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:520.23-520.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1488 uext 1 884 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:519.23-519.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1489 uext 1 626 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:518.23-518.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1490 uext 23 612 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:523.23-523.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1491 uext 1 884 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:522.23-522.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1492 uext 1 626 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:521.23-521.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1493 uext 1 952 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:685.23-685.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1494 uext 1 938 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:608.23-608.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1495 uext 23 676 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:607.23-607.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1496 uext 1 855 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:604.23-604.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1497 uext 1 675 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:603.23-603.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1498 state 23 wrapper.uut.IBusSimplePlugin_injector_formal_rawInDecode
1499 uext 23 667 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:480.23-480.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1500 uext 1 579 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:479.23-479.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1501 redor 1 638
1502 or 1 1501 1468
1503 or 1 883 1502
1504 and 1 637 1503
1505 uext 1 1504 0 wrapper.uut.IBusSimplePlugin_pending_dec ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:692.23-692.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1506 uext 1 930 0 wrapper.uut.IBusSimplePlugin_pending_inc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:691.23-691.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1507 uext 246 930 2
1508 add 246 885 1507
1509 uext 246 1504 2
1510 sub 246 1508 1509
1511 uext 246 1510 0 wrapper.uut.IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:694.23-694.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1512 state 1 wrapper.uut.IBusSimplePlugin_predictor_writeLast_valid
1513 state 207 wrapper.uut.IBusSimplePlugin_predictor_writeLast_payload_address
1514 slice 207 612 11 2
1515 eq 1 1513 1514
1516 and 1 1512 1515
1517 uext 1 1516 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:648.23-648.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1518 state 391 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port1
1519 slice 161 1518 21 20
1520 uext 161 1519 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:643.23-643.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1521 slice 1 1518 22 22
1522 uext 1 1521 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:644.23-644.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1523 slice 118 1518 19 0
1524 uext 118 1523 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:642.23-642.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1525 slice 23 1518 54 23
1526 uext 23 1525 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:645.23-645.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1527 uext 1 644 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_predictionBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:682.23-682.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1528 uext 1 662 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_unalignedWordIssue ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:683.23-683.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1529 uext 1 623 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:657.23-657.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1530 uext 1 619 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:658.23-658.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1531 uext 161 609 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:660.23-660.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1532 uext 1 615 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:661.23-661.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1533 uext 118 611 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:659.23-659.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1534 uext 23 608 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:662.23-662.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1535 uext 1 623 0 wrapper.uut.IBusSimplePlugin_predictor_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:654.23-654.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1536 slice 207 1465 11 2
1537 ite 207 662 1514 1536
1538 uext 207 5 9
1539 sub 207 1537 1538
1540 uext 207 1539 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:624.23-624.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1541 eq 1 571 167
1542 uext 161 1541 1
1543 add 161 571 1542
1544 uext 161 5 1
1545 eq 1 571 1544
1546 uext 161 1545 1
1547 sub 161 1543 1546
1548 uext 161 572 1
1549 sub 161 571 1548
1550 not 1 572
1551 uext 161 1550 1
1552 add 161 1549 1551
1553 ite 161 567 1552 167
1554 ite 161 578 1553 1547
1555 ite 161 662 431 1554
1556 uext 161 1555 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:626.23-626.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1557 and 1 1463 1461
1558 uext 1 1557 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:627.23-627.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1559 slice 118 1465 31 12
1560 uext 118 1559 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:625.23-625.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1561 uext 23 666 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:628.23-628.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1562 ite 1 578 5 567
1563 and 1 553 565
1564 not 1 1563
1565 or 1 568 1564
1566 ite 1 1565 6 1562
1567 ite 1 662 5 1566
1568 uext 1 1567 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:623.23-623.80|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1569 uext 207 1537 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:630.23-630.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1570 uext 161 1555 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:632.23-632.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1571 uext 1 1557 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:633.23-633.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1572 uext 118 1559 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:631.23-631.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1573 uext 23 666 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:634.23-634.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1574 uext 1 1567 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:629.23-629.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1575 uext 1 619 0 wrapper.uut.IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:655.23-655.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1576 uext 1 623 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:663.23-663.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1577 uext 1 870 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:664.23-664.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1578 uext 161 609 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:666.23-666.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1579 uext 1 615 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:667.23-667.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1580 uext 118 611 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:665.23-665.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1581 uext 23 608 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:668.23-668.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1582 uext 1 949 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:675.23-675.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1583 uext 1 947 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:676.23-676.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1584 uext 161 945 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:678.23-678.81|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1585 uext 23 943 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:680.23-680.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1586 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_exceptionDetected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:720.23-720.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1587 uext 23 612 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:709.23-709.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1588 uext 23 651 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:711.23-711.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1589 uext 1 883 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:721.23-721.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1590 uext 1 883 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:722.23-722.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1591 uext 23 612 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:716.23-716.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1592 uext 23 651 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:718.23-718.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1593 uext 1 882 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:715.23-715.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1594 uext 1 642 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:714.23-714.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1595 uext 648 649 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3708.23-3708.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1596 uext 648 649 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3711.23-3711.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1597 uext 1 3 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3687.23-3687.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1598 uext 1 636 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.full ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3703.23-3703.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1599 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3685.23-3685.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1600 uext 1 636 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3686.23-3686.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1601 uext 23 651 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3684.23-3684.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1602 uext 1 1503 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3682.23-3682.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1603 uext 1 637 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3681.23-3681.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1604 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3679.23-3679.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1605 uext 23 647 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3680.23-3680.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1606 not 1 636
1607 uext 1 1606 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3678.23-3678.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1608 uext 1 635 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3677.23-3677.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1609 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3697.23-3697.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1610 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3698.23-3698.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1611 uext 1 1504 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popping ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3705.23-3705.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1612 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.ptrMatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3700.23-3700.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1613 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3693.23-3693.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1614 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3694.23-3694.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1615 and 1 635 1606
1616 uext 1 1615 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3704.23-3704.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1617 slice 1 649 0 0
1618 uext 1 1617 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3706.23-3706.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1619 uext 23 650 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3707.23-3707.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1620 uext 1 4 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3688.23-3688.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1621 ite 1 1615 5 6
1622 uext 1 1621 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Phase_l623 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3691.23-3691.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1623 uext 1 636 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1019 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3709.23-3709.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1624 neq 1 1615 1504
1625 uext 1 1624 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1032 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3710.23-3710.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1626 uext 1 636 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:78.23-78.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1627 uext 1 1504 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:708.23-708.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1628 uext 23 651 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:77.23-77.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1629 uext 1 1503 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:70.23-70.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1630 uext 1 637 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:75.23-75.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1631 uext 1 1606 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:74.23-74.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1632 uext 1 1502 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:707.23-707.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1633 uext 23 651 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:701.23-701.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1634 uext 1 883 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:699.23-699.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1635 uext 1 641 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:698.23-698.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1636 state 1 wrapper.uut._zz_3
1637 ite 1 1636 5 795
1638 ite 1 1637 5 6
1639 uext 1 1638 0 wrapper.uut._zz_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:344.23-344.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1640 ite 1 1567 5 6
1641 uext 1 1640 0 wrapper.uut._zz_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:375.23-375.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1642 concat 23 810 939
1643 uext 23 1642 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:98.23-98.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1644 uext 246 939 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:99.23-99.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1645 slice 106 970 15 0
1646 uext 106 1645 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:567.23-567.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1647 slice 246 970 9 7
1648 concat 30 453 1647
1649 uext 30 1648 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:569.23-569.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1650 slice 1 970 12 12
1651 slice 1 970 12 12
1652 concat 161 1651 1650
1653 slice 1 970 12 12
1654 concat 246 1653 1652
1655 slice 1 970 12 12
1656 concat 257 1655 1654
1657 slice 1 970 12 12
1658 concat 30 1657 1656
1659 slice 1 970 12 12
1660 concat 677 1659 1658
1661 slice 1 970 12 12
1662 concat 347 1661 1660
1663 slice 1 970 12 12
1664 concat 39 1663 1662
1665 slice 1 970 12 12
1666 concat 205 1665 1664
1667 slice 1 970 12 12
1668 concat 207 1667 1666
1669 slice 1 970 12 12
1670 concat 209 1669 1668
1671 slice 1 970 12 12
1672 concat 94 1671 1670
1673 slice 1 970 12 12
1674 concat 97 1673 1672
1675 slice 1 970 12 12
1676 concat 100 1675 1674
1677 slice 1 970 12 12
1678 concat 103 1677 1676
1679 uext 103 1678 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:578.23-578.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1680 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:579.23-579.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1681 slice 1 970 12 12
1682 slice 1 970 12 12
1683 concat 161 1682 1681
1684 slice 1 970 12 12
1685 concat 246 1684 1683
1686 uext 246 1685 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:580.23-580.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1687 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:581.23-581.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1688 slice 1 970 12 12
1689 slice 1 970 12 12
1690 concat 161 1689 1688
1691 slice 1 970 12 12
1692 concat 246 1691 1690
1693 slice 1 970 12 12
1694 concat 257 1693 1692
1695 slice 1 970 12 12
1696 concat 30 1695 1694
1697 slice 1 970 12 12
1698 concat 677 1697 1696
1699 slice 1 970 12 12
1700 concat 347 1699 1698
1701 slice 1 970 12 12
1702 concat 39 1701 1700
1703 slice 1 970 12 12
1704 concat 205 1703 1702
1705 slice 1 970 12 12
1706 concat 207 1705 1704
1707 uext 207 1706 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:582.23-582.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1708 slice 246 970 5 3
1709 concat 257 1708 6
1710 slice 1 970 11 11
1711 concat 30 1710 1709
1712 slice 1 970 2 2
1713 concat 677 1712 1711
1714 slice 1 970 7 7
1715 concat 347 1714 1713
1716 slice 1 970 6 6
1717 concat 39 1716 1715
1718 slice 161 970 10 9
1719 concat 207 1718 1717
1720 slice 1 970 8 8
1721 concat 209 1720 1719
1722 slice 1 970 12 12
1723 concat 94 1722 1721
1724 slice 1 970 12 12
1725 concat 97 1724 1723
1726 slice 1 970 12 12
1727 concat 100 1726 1725
1728 slice 1 970 12 12
1729 concat 103 1728 1727
1730 slice 1 970 12 12
1731 concat 106 1730 1729
1732 slice 1 970 12 12
1733 concat 109 1732 1731
1734 slice 1 970 12 12
1735 concat 112 1734 1733
1736 slice 1 970 12 12
1737 concat 115 1736 1735
1738 slice 1 970 12 12
1739 concat 118 1738 1737
1740 slice 1 970 12 12
1741 concat 121 1740 1739
1742 uext 121 1741 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:583.23-583.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1743 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:584.23-584.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1744 slice 1 970 12 12
1745 slice 1 970 12 12
1746 concat 161 1745 1744
1747 slice 1 970 12 12
1748 concat 246 1747 1746
1749 slice 1 970 12 12
1750 concat 257 1749 1748
1751 slice 1 970 12 12
1752 concat 30 1751 1750
1753 uext 30 1752 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:585.23-585.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1754 slice 161 970 4 3
1755 concat 246 1754 6
1756 slice 161 970 11 10
1757 concat 30 1756 1755
1758 slice 1 970 2 2
1759 concat 677 1758 1757
1760 slice 161 970 6 5
1761 concat 39 1760 1759
1762 slice 1 970 12 12
1763 concat 205 1762 1761
1764 slice 1 970 12 12
1765 concat 207 1764 1763
1766 slice 1 970 12 12
1767 concat 209 1766 1765
1768 slice 1 970 12 12
1769 concat 94 1768 1767
1770 slice 1 970 12 12
1771 concat 97 1770 1769
1772 uext 97 1771 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:586.23-586.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1773 uext 30 31 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:587.23-587.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1774 uext 30 1174 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:570.23-570.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1775 const 30 00001
1776 uext 30 1775 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:588.23-588.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1777 const 30 00010
1778 uext 30 1777 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_21 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:589.23-589.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1779 uext 1 1151 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:591.23-591.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1780 uext 246 1162 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:594.23-594.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1781 uext 246 1172 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:595.23-595.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1782 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:596.23-596.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1783 uext 347 1196 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_26 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:597.23-597.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1784 const 94 000000000000
1785 slice 30 970 6 2
1786 concat 109 1785 1784
1787 slice 1 970 12 12
1788 concat 112 1787 1786
1789 slice 1 970 12 12
1790 concat 115 1789 1788
1791 slice 1 970 12 12
1792 concat 118 1791 1790
1793 slice 1 970 12 12
1794 concat 121 1793 1792
1795 slice 1 970 12 12
1796 concat 124 1795 1794
1797 slice 1 970 12 12
1798 concat 127 1797 1796
1799 slice 1 970 12 12
1800 concat 130 1799 1798
1801 slice 1 970 12 12
1802 concat 32 1801 1800
1803 slice 1 970 12 12
1804 concat 135 1803 1802
1805 slice 1 970 12 12
1806 concat 138 1805 1804
1807 slice 1 970 12 12
1808 concat 141 1807 1806
1809 slice 1 970 12 12
1810 concat 144 1809 1808
1811 slice 1 970 12 12
1812 concat 147 1811 1810
1813 slice 1 970 12 12
1814 concat 150 1813 1812
1815 slice 1 970 12 12
1816 concat 23 1815 1814
1817 uext 23 1816 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_27 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:100.23-100.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1818 uext 1 1167 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:101.23-101.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1819 uext 1 1180 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:102.23-102.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1820 slice 1 970 6 6
1821 concat 246 1820 431
1822 slice 246 970 12 10
1823 concat 677 1822 1821
1824 slice 1 970 5 5
1825 concat 347 1824 1823
1826 concat 94 31 1825
1827 uext 94 1826 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:571.23-571.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1828 uext 347 1010 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:103.23-103.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1829 uext 30 1016 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:104.23-104.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1830 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:105.23-105.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1831 uext 30 999 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:106.23-106.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1832 slice 257 970 12 9
1833 concat 677 1832 431
1834 slice 161 970 8 7
1835 concat 39 1834 1833
1836 concat 94 416 1835
1837 uext 94 1836 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:107.23-107.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1838 uext 94 1836 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:108.23-108.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1839 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:572.23-572.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1840 slice 30 970 6 2
1841 slice 1 970 12 12
1842 concat 677 1841 1840
1843 slice 1 970 12 12
1844 concat 347 1843 1842
1845 slice 1 970 12 12
1846 concat 39 1845 1844
1847 slice 1 970 12 12
1848 concat 205 1847 1846
1849 slice 1 970 12 12
1850 concat 207 1849 1848
1851 slice 1 970 12 12
1852 concat 209 1851 1850
1853 slice 1 970 12 12
1854 concat 94 1853 1852
1855 uext 94 1854 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:573.23-573.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1856 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:574.23-574.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1857 uext 207 1706 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:575.23-575.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1858 uext 121 1741 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:576.23-576.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1859 uext 1 1000 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:577.23-577.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1860 concat 246 598 431
1861 concat 23 810 1860
1862 uext 23 1861 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:96.23-96.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1863 uext 246 599 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:97.23-97.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1864 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:723.23-723.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1865 uext 1 1442 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:525.23-525.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1866 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:526.23-526.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1867 uext 246 1508 0 wrapper.uut._zz_IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:128.23-128.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1868 concat 246 431 930
1869 uext 246 1868 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:129.23-129.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1870 uext 1 930 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:130.23-130.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1871 concat 246 431 1504
1872 uext 246 1871 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:131.23-131.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1873 uext 1 1504 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:132.23-132.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1874 uext 207 1514 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:114.23-114.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1875 slice 147 612 31 2
1876 uext 147 1875 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:115.23-115.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1877 slice 147 668 31 2
1878 uext 147 1877 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:641.23-641.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1879 uext 391 1518 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:646.23-646.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1880 uext 147 1875 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:127.23-127.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1881 uext 161 1543 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:117.23-117.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1882 concat 161 6 1541
1883 uext 161 1882 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:118.23-118.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1884 uext 1 1541 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:119.23-119.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1885 concat 161 6 1545
1886 uext 161 1885 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:120.23-120.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1887 uext 1 1545 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:121.23-121.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1888 uext 161 1549 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:122.23-122.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1889 slice 1 571 1 1
1890 concat 161 6 1889
1891 uext 161 1890 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:123.23-123.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1892 uext 1 572 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:124.23-124.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1893 concat 161 6 1550
1894 uext 161 1893 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:125.23-125.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1895 uext 1 1550 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:126.23-126.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1896 slice 118 1465 31 12
1897 concat 124 1555 1896
1898 concat 127 1557 1897
1899 concat 391 666 1898
1900 uext 391 1899 0 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:111.23-111.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1901 uext 118 613 0 wrapper.uut._zz_IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:116.23-116.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1902 and 1 637 1501
1903 concat 246 431 1902
1904 uext 246 1903 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:133.23-133.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1905 uext 1 1902 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:134.23-134.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1906 uext 246 1871 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:135.23-135.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1907 uext 1 1504 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:136.23-136.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1908 state 23 wrapper.uut._zz_RegFilePlugin_regFile_port0
1909 state 23 wrapper.uut._zz_RegFilePlugin_regFile_port1
1910 slice 207 668 11 2
1911 uext 207 1910 0 wrapper.uut._zz__zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:113.23-113.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1912 slice 246 676 4 2
1913 concat 30 1912 431
1914 concat 23 817 1913
1915 uext 23 1914 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:138.23-138.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1916 const 23 00000000000000000000000000000100
1917 uext 23 1916 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:139.23-139.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1918 slice 1 676 12 12
1919 uext 1 1918 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:148.23-148.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1920 const 115 0000000000000000000
1921 slice 1 676 12 12
1922 concat 97 1921 1784
1923 concat 23 1920 1922
1924 uext 23 1923 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:149.23-149.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1925 const 23 00000000000000000001000000000000
1926 uext 23 1925 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:150.23-150.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1927 slice 1 676 2 2
1928 slice 1 676 6 6
1929 concat 161 1928 1927
1930 uext 161 5 1
1931 eq 1 1929 1930
1932 slice 1 676 2 2
1933 slice 1 676 4 4
1934 concat 161 1933 1932
1935 uext 161 5 1
1936 eq 1 1934 1935
1937 eq 1 1929 167
1938 slice 1 676 2 2
1939 slice 1 676 4 4
1940 concat 161 1939 1938
1941 slice 1 676 13 13
1942 concat 246 1941 1940
1943 eq 1 1942 1153
1944 slice 1 676 2 2
1945 slice 161 676 5 4
1946 concat 246 1945 1944
1947 slice 1 676 30 30
1948 concat 257 1947 1946
1949 eq 1 1948 1106
1950 concat 161 1943 1937
1951 concat 246 1949 1950
1952 redor 1 1951
1953 const 32 0000000000000000000000000
1954 slice 161 676 4 3
1955 concat 30 1954 816
1956 concat 677 6 1955
1957 slice 1 676 6 6
1958 concat 347 1957 1956
1959 concat 23 1953 1958
1960 redor 1 1959
1961 not 1 1960
1962 slice 1 676 2 2
1963 slice 1 676 4 4
1964 concat 161 1963 1962
1965 slice 161 676 14 13
1966 concat 257 1965 1964
1967 uext 257 1153 1
1968 eq 1 1966 1967
1969 slice 1 676 2 2
1970 slice 1 676 4 4
1971 concat 161 1970 1969
1972 slice 1 676 14 14
1973 concat 246 1972 1971
1974 eq 1 1973 1153
1975 const 135 00000000000000000000000000
1976 slice 1 676 5 5
1977 concat 677 1976 31
1978 concat 23 1975 1977
1979 redor 1 1978
1980 not 1 1979
1981 slice 1 676 2 2
1982 concat 161 1981 1980
1983 redor 1 1982
1984 slice 246 676 6 4
1985 uext 246 167 1
1986 eq 1 1984 1985
1987 slice 1 676 2 2
1988 concat 161 1987 1986
1989 redor 1 1988
1990 slice 1 676 3 3
1991 slice 1 676 6 6
1992 concat 161 1991 1990
1993 eq 1 1992 163
1994 slice 1 676 3 3
1995 concat 257 1994 816
1996 concat 30 6 1995
1997 slice 1 676 5 5
1998 concat 677 1997 1996
1999 concat 23 1975 1998
2000 redor 1 1999
2001 not 1 2000
2002 slice 161 676 3 2
2003 uext 161 5 1
2004 eq 1 2002 2003
2005 concat 161 2001 1993
2006 concat 246 2004 2005
2007 slice 1 676 4 4
2008 concat 257 2007 2006
2009 redor 1 2008
2010 input 1
2011 input 1
2012 slice 1 676 12 12
2013 slice 1 676 14 14
2014 concat 161 2013 2012
2015 uext 161 5 1
2016 eq 1 2014 2015
2017 slice 1 676 4 4
2018 slice 1 676 13 13
2019 concat 161 2018 2017
2020 eq 1 2019 167
2021 concat 161 2020 2016
2022 redor 1 2021
2023 slice 161 676 13 12
2024 eq 1 2023 167
2025 concat 161 1936 1931
2026 concat 246 1952 2025
2027 concat 257 1961 2026
2028 concat 30 824 2027
2029 concat 677 1968 2028
2030 concat 347 1974 2029
2031 concat 39 1983 2030
2032 concat 205 1989 2031
2033 concat 207 2009 2032
2034 concat 209 2010 2033
2035 slice 161 676 5 4
2036 concat 97 2035 2034
2037 concat 100 2011 2036
2038 concat 103 842 2037
2039 concat 106 2022 2038
2040 concat 109 2024 2039
2041 uext 109 2040 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:151.23-151.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2042 uext 1 2024 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:152.23-152.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2043 uext 161 2021 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:153.23-153.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2044 const 23 00000000000000000010000000010000
2045 uext 23 2044 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:154.23-154.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2046 const 23 00000000000000000101000000000000
2047 uext 23 2046 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:155.23-155.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2048 uext 1 842 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:156.23-156.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2049 const 23 00000000000000000000000000100100
2050 uext 23 2049 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:157.23-157.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2051 slice 1 676 3 3
2052 concat 257 2051 816
2053 concat 677 431 2052
2054 slice 1 676 6 6
2055 concat 347 2054 2053
2056 concat 23 1953 2055
2057 uext 23 2056 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:140.23-140.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2058 input 1
2059 uext 1 2058 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:158.23-158.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2060 input 1
2061 concat 161 1936 1931
2062 concat 246 1952 2061
2063 concat 257 1961 2062
2064 concat 30 824 2063
2065 concat 677 1968 2064
2066 concat 347 1974 2065
2067 concat 39 1983 2066
2068 concat 205 1989 2067
2069 concat 207 2009 2068
2070 concat 209 2060 2069
2071 slice 161 676 5 4
2072 concat 97 2071 2070
2073 uext 97 2072 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:160.23-160.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2074 slice 1 676 5 5
2075 uext 1 2074 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:161.23-161.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2076 slice 1 676 4 4
2077 uext 1 2076 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:162.23-162.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2078 input 1
2079 uext 1 2078 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:163.23-163.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2080 uext 1 2009 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:166.23-166.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2081 uext 1 1993 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:167.23-167.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2082 const 23 00000000000000000000000001000000
2083 uext 23 2082 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:141.23-141.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2084 concat 161 2004 2001
2085 uext 161 2084 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:168.23-168.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2086 const 141 0000000000000000000000000000
2087 slice 161 676 3 2
2088 concat 257 2087 431
2089 concat 23 2086 2088
2090 uext 23 2089 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:169.23-169.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2091 uext 23 1916 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:170.23-170.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2092 uext 23 1999 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:171.23-171.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2093 uext 23 24 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:172.23-172.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2094 concat 161 1936 1931
2095 concat 246 1952 2094
2096 concat 257 1961 2095
2097 concat 30 824 2096
2098 concat 677 1968 2097
2099 concat 347 1974 2098
2100 concat 39 1983 2099
2101 concat 205 1989 2100
2102 uext 205 2101 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:173.23-173.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2103 slice 1 676 2 2
2104 uext 1 2103 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_36 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:174.23-174.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2105 uext 1 1986 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:175.23-175.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2106 const 23 00000000000000000000000001110000
2107 uext 23 2106 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_38 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:176.23-176.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2108 uext 161 1982 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_39 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:177.23-177.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2109 slice 1 676 2 2
2110 slice 1 676 4 4
2111 concat 161 2110 2109
2112 slice 246 676 14 12
2113 concat 30 2112 2111
2114 eq 1 2113 995
2115 uext 1 2114 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:142.23-142.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2116 uext 23 1978 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_40 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:178.23-178.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2117 uext 23 24 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_41 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:179.23-179.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2118 uext 1 1974 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_42 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:180.23-180.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2119 const 205 000000000
2120 const 109 00000000000000000
2121 slice 1 676 2 2
2122 concat 246 2121 431
2123 concat 257 6 2122
2124 slice 1 676 4 4
2125 concat 30 2124 2123
2126 concat 100 2119 2125
2127 slice 1 676 14 14
2128 concat 103 2127 2126
2129 concat 23 2120 2128
2130 uext 23 2129 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_43 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:181.23-181.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2131 const 23 00000000000000000100000000010000
2132 uext 23 2131 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:182.23-182.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2133 uext 1 1968 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:183.23-183.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2134 uext 1 1968 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_46 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:184.23-184.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2135 concat 161 1936 1931
2136 concat 246 1952 2135
2137 concat 257 1961 2136
2138 concat 30 824 2137
2139 uext 30 2138 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_47 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:185.23-185.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2140 concat 161 815 822
2141 uext 161 2140 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:186.23-186.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2142 uext 23 1916 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_49 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:187.23-187.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2143 uext 30 1153 2
2144 eq 1 2113 2143
2145 slice 1 676 2 2
2146 slice 1 676 4 4
2147 concat 161 2146 2145
2148 slice 161 676 13 12
2149 concat 257 2148 2147
2150 slice 1 676 30 30
2151 concat 30 2150 2149
2152 eq 1 2151 995
2153 concat 161 2152 2144
2154 uext 161 2153 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:143.23-143.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2155 uext 1 1961 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_50 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:188.23-188.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2156 const 23 00000000000000000000000001011000
2157 uext 23 2156 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_51 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:189.23-189.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2158 uext 1 1952 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_52 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:190.23-190.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2159 uext 1 1937 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_53 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:191.23-191.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2160 uext 1 1943 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:192.23-192.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2161 uext 1 1949 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_55 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:193.23-193.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2162 concat 161 1936 1931
2163 uext 161 2162 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:194.23-194.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2164 uext 1 1936 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:195.23-195.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2165 uext 1 1931 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:196.23-196.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2166 const 23 01000000000000000011000000010100
2167 uext 23 2166 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:144.23-144.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2168 const 23 00000000000000000111000000010100
2169 uext 23 2168 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:145.23-145.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2170 slice 1 676 2 2
2171 slice 161 676 6 5
2172 concat 246 2171 2170
2173 uext 246 163 1
2174 eq 1 2172 2173
2175 uext 1 2174 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:146.23-146.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2176 const 23 00000000000000000000000001100100
2177 uext 23 2176 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:147.23-147.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2178 uext 23 1642 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:109.23-109.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2179 uext 246 939 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:110.23-110.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2180 uext 246 939 0 wrapper.uut._zz__zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:202.23-202.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2181 uext 30 788 0 wrapper.uut._zz__zz_decode_SRC1_1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:203.23-203.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2182 slice 30 676 11 7
2183 slice 347 676 31 25
2184 concat 94 2183 2182
2185 uext 94 2184 0 wrapper.uut._zz__zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:204.23-204.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2186 slice 207 527 30 21
2187 slice 1 527 20 20
2188 concat 209 2187 2186
2189 slice 39 527 19 12
2190 concat 115 2189 2188
2191 slice 1 527 31 31
2192 concat 118 2191 2190
2193 uext 118 2192 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:212.23-212.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2194 slice 257 527 11 8
2195 slice 677 527 30 25
2196 concat 207 2195 2194
2197 slice 1 527 7 7
2198 concat 209 2197 2196
2199 slice 1 527 31 31
2200 concat 94 2199 2198
2201 uext 94 2200 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:213.23-213.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2202 slice 1 510 31 31
2203 slice 1 511 31 31
2204 state 1 wrapper.uut.decode_to_execute_SRC_LESS_UNSIGNED
2205 ite 1 2204 2203 2202
2206 slice 1 521 31 31
2207 eq 1 2202 2203
2208 ite 1 2207 2206 2205
2209 uext 1 2208 0 wrapper.uut._zz__zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:201.23-201.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2210 uext 23 541 0 wrapper.uut._zz_dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:726.23-726.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2211 uext 1 6 0 wrapper.uut._zz_dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:724.23-724.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2212 slice 1 676 12 12
2213 concat 161 2212 2024
2214 uext 161 2213 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:256.23-256.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2215 uext 161 2213 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:350.23-350.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2216 uext 161 2213 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:748.23-748.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2217 concat 161 1974 1968
2218 uext 161 2217 0 wrapper.uut._zz_decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:268.23-268.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2219 uext 161 2217 0 wrapper.uut._zz_decode_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:352.23-352.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2220 uext 161 2217 0 wrapper.uut._zz_decode_ALU_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:746.23-746.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2221 eq 1 1992 167
2222 slice 246 676 4 2
2223 uext 246 5 2
2224 eq 1 2222 2223
2225 concat 161 2224 1993
2226 redor 1 2225
2227 concat 161 2226 2221
2228 uext 161 2227 0 wrapper.uut._zz_decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:246.23-246.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2229 uext 161 2227 0 wrapper.uut._zz_decode_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:348.23-348.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2230 input 1
2231 input 1
2232 redor 1 2153
2233 concat 161 1936 1931
2234 concat 246 1952 2233
2235 concat 257 1961 2234
2236 concat 30 824 2235
2237 concat 677 1968 2236
2238 concat 347 1974 2237
2239 concat 39 1983 2238
2240 concat 205 1989 2239
2241 concat 207 2009 2240
2242 concat 209 2230 2241
2243 slice 161 676 5 4
2244 concat 97 2243 2242
2245 concat 100 2231 2244
2246 concat 103 842 2245
2247 concat 106 2022 2246
2248 concat 109 2024 2247
2249 slice 1 676 12 12
2250 concat 112 2249 2248
2251 concat 115 2174 2250
2252 concat 118 2232 2251
2253 concat 121 2114 2252
2254 concat 124 2221 2253
2255 concat 127 2226 2254
2256 uext 127 2255 0 wrapper.uut._zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:740.23-740.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2257 uext 1 822 0 wrapper.uut._zz_decode_BRANCH_CTRL_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:741.23-741.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2258 uext 1 2103 0 wrapper.uut._zz_decode_BRANCH_CTRL_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:742.23-742.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2259 uext 1 1993 0 wrapper.uut._zz_decode_BRANCH_CTRL_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:743.23-743.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2260 uext 1 2076 0 wrapper.uut._zz_decode_BRANCH_CTRL_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:744.23-744.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2261 uext 161 2227 0 wrapper.uut._zz_decode_BRANCH_CTRL_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:750.23-750.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2262 ite 23 953 943 941
2263 uext 23 2262 0 wrapper.uut._zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:378.23-378.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2264 const 23 00000000000000000100000001111111
2265 uext 23 2264 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:84.23-84.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2266 const 677 000000
2267 const 112 000000000000000000
2268 slice 347 676 6 0
2269 concat 97 2266 2268
2270 slice 1 676 13 13
2271 concat 100 2270 2269
2272 concat 23 2267 2271
2273 uext 23 2272 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:85.23-85.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2274 uext 1 746 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:94.23-94.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2275 concat 161 701 698
2276 uext 161 2275 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:95.23-95.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2277 const 23 00000000000000000010000000010011
2278 uext 23 2277 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:86.23-86.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2279 uext 1 683 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:87.23-87.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2280 uext 1 688 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:88.23-88.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2281 concat 161 701 698
2282 concat 246 746 2281
2283 concat 257 738 2282
2284 concat 30 706 2283
2285 concat 677 712 2284
2286 concat 347 719 2285
2287 concat 39 728 2286
2288 uext 39 2287 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:89.23-89.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2289 const 23 00000000000000000110000001111111
2290 uext 23 2289 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:90.23-90.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2291 slice 347 676 6 0
2292 concat 32 2267 2291
2293 slice 347 676 31 25
2294 concat 23 2293 2292
2295 uext 23 2294 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:91.23-91.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2296 const 23 00000000000000000000000000110011
2297 uext 23 2296 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:92.23-92.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2298 uext 1 738 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:93.23-93.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2299 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:198.23-198.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2300 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:200.23-200.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2301 concat 161 2114 2232
2302 uext 161 2301 0 wrapper.uut._zz_decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:252.23-252.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2303 uext 161 2301 0 wrapper.uut._zz_decode_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:349.23-349.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2304 uext 161 2301 0 wrapper.uut._zz_decode_SHIFT_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:749.23-749.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2305 uext 23 1908 0 wrapper.uut._zz_decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:331.23-331.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2306 slice 30 676 19 15
2307 concat 23 817 2306
2308 slice 118 676 31 12
2309 concat 23 2308 1784
2310 uext 161 5 1
2311 eq 1 2162 2310
2312 ite 23 2311 2309 2307
2313 eq 1 2162 167
2314 ite 23 2313 1642 2312
2315 redor 1 2162
2316 not 1 2315
2317 ite 23 2316 1908 2314
2318 uext 23 2317 0 wrapper.uut._zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:762.23-762.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2319 uext 161 2162 0 wrapper.uut._zz_decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:333.23-333.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2320 uext 161 2162 0 wrapper.uut._zz_decode_SRC1_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:353.23-353.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2321 uext 161 2162 0 wrapper.uut._zz_decode_SRC1_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:745.23-745.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2322 uext 23 936 0 wrapper.uut._zz_decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:327.23-327.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2323 uext 23 1909 0 wrapper.uut._zz_decode_SRC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:328.23-328.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2324 slice 1 676 31 31
2325 uext 1 2324 0 wrapper.uut._zz_decode_SRC2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:763.23-763.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2326 slice 1 676 31 31
2327 slice 1 676 31 31
2328 concat 161 2327 2326
2329 slice 1 676 31 31
2330 concat 246 2329 2328
2331 slice 1 676 31 31
2332 concat 257 2331 2330
2333 slice 1 676 31 31
2334 concat 30 2333 2332
2335 slice 1 676 31 31
2336 concat 677 2335 2334
2337 slice 1 676 31 31
2338 concat 347 2337 2336
2339 slice 1 676 31 31
2340 concat 39 2339 2338
2341 slice 1 676 31 31
2342 concat 205 2341 2340
2343 slice 1 676 31 31
2344 concat 207 2343 2342
2345 slice 1 676 31 31
2346 concat 209 2345 2344
2347 slice 1 676 31 31
2348 concat 94 2347 2346
2349 slice 1 676 31 31
2350 concat 97 2349 2348
2351 slice 1 676 31 31
2352 concat 100 2351 2350
2353 slice 1 676 31 31
2354 concat 103 2353 2352
2355 slice 1 676 31 31
2356 concat 106 2355 2354
2357 slice 1 676 31 31
2358 concat 109 2357 2356
2359 slice 1 676 31 31
2360 concat 112 2359 2358
2361 slice 1 676 31 31
2362 concat 115 2361 2360
2363 slice 1 676 31 31
2364 concat 118 2363 2362
2365 uext 118 2364 0 wrapper.uut._zz_decode_SRC2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:764.23-764.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2366 uext 1 2324 0 wrapper.uut._zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:765.23-765.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2367 uext 118 2364 0 wrapper.uut._zz_decode_SRC2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:766.23-766.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2368 slice 30 676 11 7
2369 slice 347 676 31 25
2370 concat 94 2369 2368
2371 slice 1 676 31 31
2372 concat 97 2371 2370
2373 slice 1 676 31 31
2374 concat 100 2373 2372
2375 slice 1 676 31 31
2376 concat 103 2375 2374
2377 slice 1 676 31 31
2378 concat 106 2377 2376
2379 slice 1 676 31 31
2380 concat 109 2379 2378
2381 slice 1 676 31 31
2382 concat 112 2381 2380
2383 slice 1 676 31 31
2384 concat 115 2383 2382
2385 slice 1 676 31 31
2386 concat 118 2385 2384
2387 slice 1 676 31 31
2388 concat 121 2387 2386
2389 slice 1 676 31 31
2390 concat 124 2389 2388
2391 slice 1 676 31 31
2392 concat 127 2391 2390
2393 slice 1 676 31 31
2394 concat 130 2393 2392
2395 slice 1 676 31 31
2396 concat 32 2395 2394
2397 slice 1 676 31 31
2398 concat 135 2397 2396
2399 slice 1 676 31 31
2400 concat 138 2399 2398
2401 slice 1 676 31 31
2402 concat 141 2401 2400
2403 slice 1 676 31 31
2404 concat 144 2403 2402
2405 slice 1 676 31 31
2406 concat 147 2405 2404
2407 slice 1 676 31 31
2408 concat 150 2407 2406
2409 slice 1 676 31 31
2410 concat 23 2409 2408
2411 concat 161 1989 1983
2412 eq 1 2411 167
2413 ite 23 2412 2410 936
2414 slice 94 676 31 20
2415 slice 1 676 31 31
2416 concat 97 2415 2414
2417 slice 1 676 31 31
2418 concat 100 2417 2416
2419 slice 1 676 31 31
2420 concat 103 2419 2418
2421 slice 1 676 31 31
2422 concat 106 2421 2420
2423 slice 1 676 31 31
2424 concat 109 2423 2422
2425 slice 1 676 31 31
2426 concat 112 2425 2424
2427 slice 1 676 31 31
2428 concat 115 2427 2426
2429 slice 1 676 31 31
2430 concat 118 2429 2428
2431 slice 1 676 31 31
2432 concat 121 2431 2430
2433 slice 1 676 31 31
2434 concat 124 2433 2432
2435 slice 1 676 31 31
2436 concat 127 2435 2434
2437 slice 1 676 31 31
2438 concat 130 2437 2436
2439 slice 1 676 31 31
2440 concat 32 2439 2438
2441 slice 1 676 31 31
2442 concat 135 2441 2440
2443 slice 1 676 31 31
2444 concat 138 2443 2442
2445 slice 1 676 31 31
2446 concat 141 2445 2444
2447 slice 1 676 31 31
2448 concat 144 2447 2446
2449 slice 1 676 31 31
2450 concat 147 2449 2448
2451 slice 1 676 31 31
2452 concat 150 2451 2450
2453 slice 1 676 31 31
2454 concat 23 2453 2452
2455 uext 161 5 1
2456 eq 1 2411 2455
2457 ite 23 2456 2454 2413
2458 redor 1 2411
2459 not 1 2458
2460 ite 23 2459 1909 2457
2461 uext 23 2460 0 wrapper.uut._zz_decode_SRC2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:767.23-767.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2462 uext 161 2411 0 wrapper.uut._zz_decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:330.23-330.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2463 uext 161 2411 0 wrapper.uut._zz_decode_SRC2_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:351.23-351.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2464 uext 161 2411 0 wrapper.uut._zz_decode_SRC2_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:747.23-747.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2465 uext 161 2213 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:257.23-257.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2466 uext 161 2213 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:258.23-258.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2467 uext 161 2217 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:269.23-269.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2468 uext 161 2217 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:270.23-270.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2469 uext 161 2227 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:247.23-247.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2470 uext 161 2227 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:248.23-248.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2471 uext 161 2301 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:253.23-253.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2472 uext 161 2301 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:254.23-254.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2473 state 161 wrapper.uut.decode_to_execute_ALU_BITWISE_CTRL
2474 uext 161 2473 0 wrapper.uut._zz_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:343.23-343.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2475 state 161 wrapper.uut.decode_to_execute_ALU_CTRL
2476 uext 161 2475 0 wrapper.uut._zz_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:339.23-339.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2477 state 161 wrapper.uut.decode_to_execute_BRANCH_CTRL
2478 uext 161 2477 0 wrapper.uut._zz_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:309.23-309.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2479 not 1 2208
2480 slice 1 527 12 12
2481 slice 1 527 14 14
2482 concat 161 2481 2480
2483 eq 1 2482 163
2484 ite 1 2483 2479 2208
2485 eq 1 510 511
2486 not 1 2485
2487 slice 246 527 14 12
2488 uext 246 5 2
2489 eq 1 2487 2488
2490 ite 1 2489 2486 2484
2491 redor 1 2487
2492 not 1 2491
2493 ite 1 2492 2485 2490
2494 uext 1 2493 0 wrapper.uut._zz_execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:801.23-801.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2495 eq 1 2477 163
2496 eq 1 2477 167
2497 concat 161 2496 2495
2498 redor 1 2497
2499 ite 1 2498 5 2493
2500 redor 1 2477
2501 not 1 2500
2502 ite 1 2501 6 2499
2503 uext 1 2502 0 wrapper.uut._zz_execute_BRANCH_DO_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:802.23-802.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2504 slice 1 527 31 31
2505 uext 1 2504 0 wrapper.uut._zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:804.23-804.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2506 slice 1 527 31 31
2507 slice 1 527 31 31
2508 concat 161 2507 2506
2509 slice 1 527 31 31
2510 concat 246 2509 2508
2511 slice 1 527 31 31
2512 concat 257 2511 2510
2513 slice 1 527 31 31
2514 concat 30 2513 2512
2515 slice 1 527 31 31
2516 concat 677 2515 2514
2517 slice 1 527 31 31
2518 concat 347 2517 2516
2519 slice 1 527 31 31
2520 concat 39 2519 2518
2521 slice 1 527 31 31
2522 concat 205 2521 2520
2523 slice 1 527 31 31
2524 concat 207 2523 2522
2525 slice 1 527 31 31
2526 concat 209 2525 2524
2527 uext 209 2526 0 wrapper.uut._zz_execute_BRANCH_SRC22_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:805.23-805.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2528 uext 1 2504 0 wrapper.uut._zz_execute_BRANCH_SRC22_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:806.23-806.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2529 slice 1 527 31 31
2530 slice 1 527 31 31
2531 concat 161 2530 2529
2532 slice 1 527 31 31
2533 concat 246 2532 2531
2534 slice 1 527 31 31
2535 concat 257 2534 2533
2536 slice 1 527 31 31
2537 concat 30 2536 2535
2538 slice 1 527 31 31
2539 concat 677 2538 2537
2540 slice 1 527 31 31
2541 concat 347 2540 2539
2542 slice 1 527 31 31
2543 concat 39 2542 2541
2544 slice 1 527 31 31
2545 concat 205 2544 2543
2546 slice 1 527 31 31
2547 concat 207 2546 2545
2548 slice 1 527 31 31
2549 concat 209 2548 2547
2550 slice 1 527 31 31
2551 concat 94 2550 2549
2552 slice 1 527 31 31
2553 concat 97 2552 2551
2554 slice 1 527 31 31
2555 concat 100 2554 2553
2556 slice 1 527 31 31
2557 concat 103 2556 2555
2558 slice 1 527 31 31
2559 concat 106 2558 2557
2560 slice 1 527 31 31
2561 concat 109 2560 2559
2562 slice 1 527 31 31
2563 concat 112 2562 2561
2564 slice 1 527 31 31
2565 concat 115 2564 2563
2566 slice 1 527 31 31
2567 concat 118 2566 2565
2568 uext 118 2567 0 wrapper.uut._zz_execute_BRANCH_SRC22_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:807.23-807.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2569 uext 1 2504 0 wrapper.uut._zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:808.23-808.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2570 slice 1 527 31 31
2571 slice 1 527 31 31
2572 concat 161 2571 2570
2573 slice 1 527 31 31
2574 concat 246 2573 2572
2575 slice 1 527 31 31
2576 concat 257 2575 2574
2577 slice 1 527 31 31
2578 concat 30 2577 2576
2579 slice 1 527 31 31
2580 concat 677 2579 2578
2581 slice 1 527 31 31
2582 concat 347 2581 2580
2583 slice 1 527 31 31
2584 concat 39 2583 2582
2585 slice 1 527 31 31
2586 concat 205 2585 2584
2587 slice 1 527 31 31
2588 concat 207 2587 2586
2589 slice 1 527 31 31
2590 concat 209 2589 2588
2591 slice 1 527 31 31
2592 concat 94 2591 2590
2593 slice 1 527 31 31
2594 concat 97 2593 2592
2595 slice 1 527 31 31
2596 concat 100 2595 2594
2597 slice 1 527 31 31
2598 concat 103 2597 2596
2599 slice 1 527 31 31
2600 concat 106 2599 2598
2601 slice 1 527 31 31
2602 concat 109 2601 2600
2603 slice 1 527 31 31
2604 concat 112 2603 2602
2605 slice 1 527 31 31
2606 concat 115 2605 2604
2607 uext 115 2606 0 wrapper.uut._zz_execute_BRANCH_SRC22_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:809.23-809.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2608 slice 257 527 11 8
2609 concat 30 2608 6
2610 slice 677 527 30 25
2611 concat 209 2610 2609
2612 slice 1 527 7 7
2613 concat 94 2612 2611
2614 slice 1 527 31 31
2615 concat 97 2614 2613
2616 slice 1 527 31 31
2617 concat 100 2616 2615
2618 slice 1 527 31 31
2619 concat 103 2618 2617
2620 slice 1 527 31 31
2621 concat 106 2620 2619
2622 slice 1 527 31 31
2623 concat 109 2622 2621
2624 slice 1 527 31 31
2625 concat 112 2624 2623
2626 slice 1 527 31 31
2627 concat 115 2626 2625
2628 slice 1 527 31 31
2629 concat 118 2628 2627
2630 slice 94 527 31 20
2631 slice 1 527 31 31
2632 concat 97 2631 2630
2633 slice 1 527 31 31
2634 concat 100 2633 2632
2635 slice 1 527 31 31
2636 concat 103 2635 2634
2637 slice 1 527 31 31
2638 concat 106 2637 2636
2639 slice 1 527 31 31
2640 concat 109 2639 2638
2641 slice 1 527 31 31
2642 concat 112 2641 2640
2643 slice 1 527 31 31
2644 concat 115 2643 2642
2645 slice 1 527 31 31
2646 concat 118 2645 2644
2647 ite 118 2495 2646 2629
2648 slice 207 527 30 21
2649 concat 209 2648 6
2650 slice 1 527 20 20
2651 concat 94 2650 2649
2652 slice 39 527 19 12
2653 concat 118 2652 2651
2654 ite 118 2496 2653 2647
2655 slice 1 527 31 31
2656 concat 121 2655 2654
2657 slice 1 527 31 31
2658 concat 124 2657 2656
2659 slice 1 527 31 31
2660 concat 127 2659 2658
2661 slice 1 527 31 31
2662 concat 130 2661 2660
2663 slice 1 527 31 31
2664 concat 32 2663 2662
2665 slice 1 527 31 31
2666 concat 135 2665 2664
2667 slice 1 527 31 31
2668 concat 138 2667 2666
2669 slice 1 527 31 31
2670 concat 141 2669 2668
2671 slice 1 527 31 31
2672 concat 144 2671 2670
2673 slice 1 527 31 31
2674 concat 147 2673 2672
2675 slice 1 527 31 31
2676 concat 150 2675 2674
2677 slice 1 527 31 31
2678 concat 23 2677 2676
2679 uext 23 2678 0 wrapper.uut._zz_execute_BRANCH_SRC22_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:810.23-810.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2680 const 257 0011
2681 ite 257 530 2680 710
2682 ite 257 540 1375 2681
2683 uext 257 2682 0 wrapper.uut._zz_execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:728.23-728.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2684 slice 1 510 31 31
2685 slice 1 510 30 30
2686 concat 161 2685 2684
2687 slice 1 510 29 29
2688 concat 246 2687 2686
2689 slice 1 510 28 28
2690 concat 257 2689 2688
2691 slice 1 510 27 27
2692 concat 30 2691 2690
2693 slice 1 510 26 26
2694 concat 677 2693 2692
2695 slice 1 510 25 25
2696 concat 347 2695 2694
2697 slice 1 510 24 24
2698 concat 39 2697 2696
2699 slice 1 510 23 23
2700 concat 205 2699 2698
2701 slice 1 510 22 22
2702 concat 207 2701 2700
2703 slice 1 510 21 21
2704 concat 209 2703 2702
2705 slice 1 510 20 20
2706 concat 94 2705 2704
2707 slice 1 510 19 19
2708 concat 97 2707 2706
2709 slice 1 510 18 18
2710 concat 100 2709 2708
2711 slice 1 510 17 17
2712 concat 103 2711 2710
2713 slice 1 510 16 16
2714 concat 106 2713 2712
2715 slice 1 510 15 15
2716 concat 109 2715 2714
2717 slice 1 510 14 14
2718 concat 112 2717 2716
2719 slice 1 510 13 13
2720 concat 115 2719 2718
2721 slice 1 510 12 12
2722 concat 118 2721 2720
2723 slice 1 510 11 11
2724 concat 121 2723 2722
2725 slice 1 510 10 10
2726 concat 124 2725 2724
2727 slice 1 510 9 9
2728 concat 127 2727 2726
2729 slice 1 510 8 8
2730 concat 130 2729 2728
2731 slice 1 510 7 7
2732 concat 32 2731 2730
2733 slice 1 510 6 6
2734 concat 135 2733 2732
2735 slice 1 510 5 5
2736 concat 138 2735 2734
2737 slice 1 510 4 4
2738 concat 141 2737 2736
2739 slice 1 510 3 3
2740 concat 144 2739 2738
2741 slice 1 510 2 2
2742 concat 147 2741 2740
2743 slice 1 510 1 1
2744 concat 150 2743 2742
2745 slice 1 510 0 0
2746 concat 23 2745 2744
2747 uext 23 2746 0 wrapper.uut._zz_execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:771.23-771.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2748 state 1 wrapper.uut.decode_to_execute_IS_RVC
2749 ite 246 2748 937 247
2750 concat 23 810 2749
2751 uext 23 2750 0 wrapper.uut._zz_execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:79.23-79.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2752 uext 246 2749 0 wrapper.uut._zz_execute_NEXT_PC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:80.23-80.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2753 concat 23 517 2208
2754 uext 161 5 1
2755 eq 1 2475 2754
2756 ite 23 2755 2753 521
2757 xor 23 510 511
2758 or 23 510 511
2759 uext 161 5 1
2760 eq 1 2473 2759
2761 ite 23 2760 2758 2757
2762 and 23 510 511
2763 eq 1 2473 167
2764 ite 23 2763 2762 2761
2765 eq 1 2475 167
2766 ite 23 2765 2764 2756
2767 uext 23 2766 0 wrapper.uut._zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:761.23-761.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2768 state 161 wrapper.uut.decode_to_execute_SHIFT_CTRL
2769 uext 161 2768 0 wrapper.uut._zz_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:323.23-323.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2770 uext 161 5 1
2771 eq 1 2768 2770
2772 ite 23 2771 2746 510
2773 eq 1 2768 163
2774 slice 1 2772 31 31
2775 and 1 2773 2774
2776 concat 648 2775 2772
2777 slice 30 511 4 0
2778 uext 648 2777 28
2779 sra 648 2776 2778
2780 slice 23 2779 31 0
2781 uext 23 2780 0 wrapper.uut._zz_execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:81.23-81.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2782 input 1
2783 concat 648 2782 2780
2784 uext 648 2783 0 wrapper.uut._zz_execute_SHIFT_RIGHT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:82.23-82.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2785 uext 648 2776 0 wrapper.uut._zz_execute_SHIFT_RIGHT_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:83.23-83.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2786 uext 23 519 0 wrapper.uut._zz_execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:205.23-205.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2787 uext 23 515 0 wrapper.uut._zz_execute_SrcPlugin_addSub_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:206.23-206.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2788 uext 23 510 0 wrapper.uut._zz_execute_SrcPlugin_addSub_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:207.23-207.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2789 uext 23 514 0 wrapper.uut._zz_execute_SrcPlugin_addSub_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:208.23-208.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2790 uext 23 518 0 wrapper.uut._zz_execute_SrcPlugin_addSub_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:209.23-209.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2791 const 23 00000000000000000000000000000001
2792 uext 23 2791 0 wrapper.uut._zz_execute_SrcPlugin_addSub_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:210.23-210.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2793 uext 23 24 0 wrapper.uut._zz_execute_SrcPlugin_addSub_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:211.23-211.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2794 uext 161 2768 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:249.23-249.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2795 uext 161 2768 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:250.23-250.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2796 state 161 wrapper.uut.execute_to_memory_SHIFT_CTRL
2797 uext 161 2796 0 wrapper.uut._zz_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:321.23-321.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2798 state 23 wrapper.uut.execute_to_memory_FORMAL_PC_NEXT
2799 ite 23 579 667 2798
2800 uext 23 2799 0 wrapper.uut._zz_memory_to_writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:376.23-376.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2801 state 23 wrapper.uut.execute_to_memory_SHIFT_RIGHT
2802 eq 1 2796 167
2803 eq 1 2796 163
2804 concat 161 2803 2802
2805 redor 1 2804
2806 ite 23 2805 2801 919
2807 slice 1 2801 31 31
2808 slice 1 2801 30 30
2809 concat 161 2808 2807
2810 slice 1 2801 29 29
2811 concat 246 2810 2809
2812 slice 1 2801 28 28
2813 concat 257 2812 2811
2814 slice 1 2801 27 27
2815 concat 30 2814 2813
2816 slice 1 2801 26 26
2817 concat 677 2816 2815
2818 slice 1 2801 25 25
2819 concat 347 2818 2817
2820 slice 1 2801 24 24
2821 concat 39 2820 2819
2822 slice 1 2801 23 23
2823 concat 205 2822 2821
2824 slice 1 2801 22 22
2825 concat 207 2824 2823
2826 slice 1 2801 21 21
2827 concat 209 2826 2825
2828 slice 1 2801 20 20
2829 concat 94 2828 2827
2830 slice 1 2801 19 19
2831 concat 97 2830 2829
2832 slice 1 2801 18 18
2833 concat 100 2832 2831
2834 slice 1 2801 17 17
2835 concat 103 2834 2833
2836 slice 1 2801 16 16
2837 concat 106 2836 2835
2838 slice 1 2801 15 15
2839 concat 109 2838 2837
2840 slice 1 2801 14 14
2841 concat 112 2840 2839
2842 slice 1 2801 13 13
2843 concat 115 2842 2841
2844 slice 1 2801 12 12
2845 concat 118 2844 2843
2846 slice 1 2801 11 11
2847 concat 121 2846 2845
2848 slice 1 2801 10 10
2849 concat 124 2848 2847
2850 slice 1 2801 9 9
2851 concat 127 2850 2849
2852 slice 1 2801 8 8
2853 concat 130 2852 2851
2854 slice 1 2801 7 7
2855 concat 32 2854 2853
2856 slice 1 2801 6 6
2857 concat 135 2856 2855
2858 slice 1 2801 5 5
2859 concat 138 2858 2857
2860 slice 1 2801 4 4
2861 concat 141 2860 2859
2862 slice 1 2801 3 3
2863 concat 144 2862 2861
2864 slice 1 2801 2 2
2865 concat 147 2864 2863
2866 slice 1 2801 1 1
2867 concat 150 2866 2865
2868 slice 1 2801 0 0
2869 concat 23 2868 2867
2870 uext 161 5 1
2871 eq 1 2796 2870
2872 ite 23 2871 2869 2806
2873 ite 23 553 2872 919
2874 uext 23 2873 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:319.23-319.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2875 uext 23 2869 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:773.23-773.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2876 uext 1 85 0 wrapper.uut._zz_rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:386.23-386.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2877 uext 23 238 0 wrapper.uut._zz_rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:385.23-385.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2878 input 347
2879 concat 23 2878 33
2880 uext 23 2879 0 wrapper.uut._zz_rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:388.23-388.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2881 uext 1 26 0 wrapper.uut._zz_rvfi_rs1_addr_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:389.23-389.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2882 uext 1 56 0 wrapper.uut._zz_rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:387.23-387.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2883 state 1 wrapper.uut.memory_to_writeBack_FORMAL_HALT
2884 uext 1 2883 0 wrapper.uut._zz_when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:381.23-381.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2885 state 1 wrapper.uut.execute_to_memory_FORMAL_HALT
2886 ite 1 556 5 2885
2887 uext 1 2886 0 wrapper.uut._zz_when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:382.23-382.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2888 state 1 wrapper.uut.decode_to_execute_FORMAL_HALT
2889 ite 1 580 6 2888
2890 uext 1 2889 0 wrapper.uut._zz_when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:383.23-383.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2891 ite 1 580 6 786
2892 uext 1 2891 0 wrapper.uut._zz_when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:384.23-384.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2893 uext 1 204 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:734.23-734.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2894 uext 23 231 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:735.23-735.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2895 uext 1 181 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:736.23-736.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2896 uext 23 198 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:737.23-737.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2897 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:44.23-44.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2898 uext 23 521 0 wrapper.uut.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:38.23-38.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2899 uext 23 541 0 wrapper.uut.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:39.23-39.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2900 uext 161 528 0 wrapper.uut.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:40.23-40.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2901 uext 1 544 0 wrapper.uut.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:37.23-37.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2902 uext 1 546 0 wrapper.uut.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:36.23-36.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2903 uext 1 592 0 wrapper.uut.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:35.23-35.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2904 uext 23 594 0 wrapper.uut.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:43.23-43.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2905 uext 1 6 0 wrapper.uut.dBus_rsp_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:42.23-42.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2906 uext 1 561 0 wrapper.uut.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:41.23-41.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2907 uext 23 676 0 wrapper.uut.decodeExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:456.23-456.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2908 const 257 0010
2909 uext 257 2908 0 wrapper.uut.decodeExceptionPort_payload_code ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:455.23-455.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2910 uext 1 785 0 wrapper.uut.decodeExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:454.23-454.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2911 uext 161 2213 0 wrapper.uut.decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:255.23-255.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2912 uext 161 2217 0 wrapper.uut.decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:267.23-267.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2913 uext 161 2227 0 wrapper.uut.decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:245.23-245.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2914 uext 1 2078 0 wrapper.uut.decode_BYPASSABLE_EXECUTE_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:266.23-266.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2915 uext 1 2076 0 wrapper.uut.decode_BYPASSABLE_MEMORY_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:265.23-265.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2916 uext 1 6 0 wrapper.uut.decode_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:298.23-298.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2917 uext 23 1498 0 wrapper.uut.decode_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:294.23-294.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2918 uext 23 2262 0 wrapper.uut.decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:290.23-290.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2919 uext 23 676 0 wrapper.uut.decode_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:379.23-379.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2920 ite 23 854 676 1421
2921 uext 23 2920 0 wrapper.uut.decode_INSTRUCTION_ANTICIPATED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:345.23-345.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2922 uext 1 938 0 wrapper.uut.decode_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:380.23-380.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2923 uext 1 783 0 wrapper.uut.decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:347.23-347.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2924 uext 1 1961 0 wrapper.uut.decode_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:274.23-274.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2925 uext 1 2074 0 wrapper.uut.decode_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:263.23-263.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2926 uext 23 936 0 wrapper.uut.decode_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:377.23-377.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2927 uext 1 949 0 wrapper.uut.decode_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:281.23-281.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2928 uext 1 947 0 wrapper.uut.decode_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:282.23-282.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2929 uext 161 945 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:284.23-284.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2930 uext 23 943 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:286.23-286.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2931 slice 30 676 11 7
2932 redor 1 2931
2933 not 1 2932
2934 ite 1 2933 6 2009
2935 uext 1 2934 0 wrapper.uut.decode_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:346.23-346.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2936 uext 23 1908 0 wrapper.uut.decode_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:244.23-244.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2937 uext 1 824 0 wrapper.uut.decode_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:311.23-311.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2938 uext 23 1909 0 wrapper.uut.decode_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:241.23-241.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2939 uext 1 842 0 wrapper.uut.decode_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:310.23-310.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2940 slice 30 2920 19 15
2941 uext 30 2940 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:752.23-752.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2942 slice 30 2920 24 20
2943 uext 30 2942 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:753.23-753.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2944 uext 23 1908 0 wrapper.uut.decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:754.23-754.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2945 uext 23 1909 0 wrapper.uut.decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:755.23-755.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2946 uext 161 2301 0 wrapper.uut.decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:251.23-251.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2947 uext 23 2317 0 wrapper.uut.decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:237.23-237.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2948 uext 161 2162 0 wrapper.uut.decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:332.23-332.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2949 uext 23 2460 0 wrapper.uut.decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:236.23-236.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2950 uext 161 2411 0 wrapper.uut.decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:329.23-329.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2951 not 1 1952
2952 and 1 2174 2951
2953 uext 1 2952 0 wrapper.uut.decode_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:238.23-238.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2954 uext 1 2174 0 wrapper.uut.decode_SRC_ADD_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:335.23-335.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2955 uext 1 2022 0 wrapper.uut.decode_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:259.23-259.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2956 uext 1 1952 0 wrapper.uut.decode_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:334.23-334.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2957 uext 1 6 0 wrapper.uut.decode_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:395.23-395.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2958 uext 1 6 0 wrapper.uut.decode_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:396.23-396.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2959 uext 1 846 0 wrapper.uut.decode_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:393.23-393.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2960 uext 1 786 0 wrapper.uut.decode_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:392.23-392.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2961 ite 1 580 5 6
2962 not 1 2961
2963 and 1 952 2962
2964 uext 1 2963 0 wrapper.uut.decode_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:402.23-402.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2965 uext 1 580 0 wrapper.uut.decode_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:400.23-400.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2966 uext 1 854 0 wrapper.uut.decode_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:398.23-398.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2967 uext 1 853 0 wrapper.uut.decode_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:399.23-399.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2968 uext 1 675 0 wrapper.uut.decode_arbitration_isValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:397.23-397.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2969 uext 1 2961 0 wrapper.uut.decode_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:394.23-394.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2970 state 23 wrapper.uut.decode_to_execute_FORMAL_INSTRUCTION
2971 state 23 wrapper.uut.decode_to_execute_FORMAL_PC_NEXT
2972 state 23 wrapper.uut.decode_to_execute_PC
2973 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hazard
2974 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hit
2975 state 161 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_line_branchWish
2976 state 23 wrapper.uut.decode_to_execute_RS1
2977 state 1 wrapper.uut.decode_to_execute_RS1_USE
2978 state 1 wrapper.uut.decode_to_execute_RS2_USE
2979 uext 1 589 0 wrapper.uut.execute_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:366.23-366.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2980 uext 161 2473 0 wrapper.uut.execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:342.23-342.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2981 uext 161 2475 0 wrapper.uut.execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:338.23-338.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2982 ite 23 2495 2976 2972
2983 add 23 2982 2678
2984 slice 150 2983 31 1
2985 concat 23 2984 6
2986 uext 23 2985 0 wrapper.uut.execute_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:303.23-303.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2987 uext 161 2477 0 wrapper.uut.execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:308.23-308.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2988 uext 1 2502 0 wrapper.uut.execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:218.23-218.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2989 uext 23 2678 0 wrapper.uut.execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:305.23-305.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2990 uext 23 2983 0 wrapper.uut.execute_BranchPlugin_branchAdder ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:811.23-811.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2991 uext 23 2982 0 wrapper.uut.execute_BranchPlugin_branch_src1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:803.23-803.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2992 uext 1 2485 0 wrapper.uut.execute_BranchPlugin_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:799.23-799.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2993 uext 257 584 2
2994 sll 257 2682 2993
2995 uext 257 2994 0 wrapper.uut.execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:729.23-729.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2996 uext 1 590 0 wrapper.uut.execute_DBusSimplePlugin_skipCmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:725.23-725.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2997 uext 1 2888 0 wrapper.uut.execute_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:297.23-297.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2998 uext 23 2970 0 wrapper.uut.execute_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:293.23-293.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2999 slice 147 521 31 2
3000 concat 23 2999 431
3001 uext 23 3000 0 wrapper.uut.execute_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:233.23-233.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3002 not 1 544
3003 and 1 592 3002
3004 ite 257 3003 2994 416
3005 uext 257 3004 0 wrapper.uut.execute_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:227.23-227.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3006 uext 23 541 0 wrapper.uut.execute_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:224.23-224.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3007 and 1 592 544
3008 ite 257 3007 2994 416
3009 uext 257 3008 0 wrapper.uut.execute_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:230.23-230.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3010 uext 23 2971 0 wrapper.uut.execute_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:289.23-289.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3011 uext 30 2777 0 wrapper.uut.execute_FullBarrelShifterPlugin_amplitude ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:770.23-770.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3012 uext 23 2772 0 wrapper.uut.execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:772.23-772.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3013 uext 23 527 0 wrapper.uut.execute_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:363.23-363.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3014 uext 1 2748 0 wrapper.uut.execute_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:304.23-304.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3015 uext 23 2764 0 wrapper.uut.execute_IntAluPlugin_bitwise ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:760.23-760.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3016 uext 161 584 0 wrapper.uut.execute_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:235.23-235.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3017 uext 1 549 0 wrapper.uut.execute_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:365.23-365.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3018 uext 1 544 0 wrapper.uut.execute_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:364.23-364.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3019 uext 23 2749 29
3020 add 23 2972 3019
3021 uext 23 3020 0 wrapper.uut.execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:217.23-217.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3022 uext 23 2972 0 wrapper.uut.execute_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:306.23-306.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3023 uext 1 2973 0 wrapper.uut.execute_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:275.23-275.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3024 uext 1 2974 0 wrapper.uut.execute_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:276.23-276.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3025 uext 161 2975 0 wrapper.uut.execute_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:278.23-278.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3026 uext 23 2766 0 wrapper.uut.execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:221.23-221.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3027 uext 1 807 0 wrapper.uut.execute_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:312.23-312.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3028 uext 23 2976 0 wrapper.uut.execute_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:307.23-307.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3029 uext 1 2977 0 wrapper.uut.execute_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:273.23-273.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3030 uext 23 523 0 wrapper.uut.execute_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:362.23-362.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3031 uext 1 2978 0 wrapper.uut.execute_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:262.23-262.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3032 uext 161 2768 0 wrapper.uut.execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:322.23-322.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3033 uext 23 2780 0 wrapper.uut.execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:219.23-219.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3034 uext 23 510 0 wrapper.uut.execute_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:341.23-341.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3035 uext 23 511 0 wrapper.uut.execute_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:340.23-340.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3036 uext 1 520 0 wrapper.uut.execute_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:325.23-325.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3037 uext 23 521 0 wrapper.uut.execute_SRC_ADD ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:361.23-361.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3038 uext 23 521 0 wrapper.uut.execute_SRC_ADD_SUB ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:336.23-336.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3039 uext 1 2208 0 wrapper.uut.execute_SRC_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:337.23-337.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3040 uext 1 2204 0 wrapper.uut.execute_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:324.23-324.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3041 uext 1 513 0 wrapper.uut.execute_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:326.23-326.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3042 uext 23 521 0 wrapper.uut.execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:768.23-768.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3043 uext 1 2208 0 wrapper.uut.execute_SrcPlugin_less ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:769.23-769.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3044 neq 1 936 2985
3045 uext 1 3044 0 wrapper.uut.execute_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:216.23-216.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3046 uext 1 6 0 wrapper.uut.execute_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:406.23-406.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3047 uext 1 6 0 wrapper.uut.execute_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:407.23-407.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3048 uext 1 6 0 wrapper.uut.execute_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:404.23-404.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3049 uext 1 850 0 wrapper.uut.execute_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:403.23-403.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3050 uext 1 580 0 wrapper.uut.execute_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:411.23-411.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3051 uext 1 851 0 wrapper.uut.execute_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:409.23-409.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3052 uext 1 564 0 wrapper.uut.execute_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:410.23-410.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3053 uext 1 2961 0 wrapper.uut.execute_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:405.23-405.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3054 state 23 wrapper.uut.execute_to_memory_FORMAL_INSTRUCTION
3055 state 23 wrapper.uut.execute_to_memory_FORMAL_MEM_ADDR
3056 state 257 wrapper.uut.execute_to_memory_FORMAL_MEM_RMASK
3057 state 23 wrapper.uut.execute_to_memory_FORMAL_MEM_WDATA
3058 state 257 wrapper.uut.execute_to_memory_FORMAL_MEM_WMASK
3059 state 161 wrapper.uut.execute_to_memory_MEMORY_ADDRESS_LOW
3060 state 23 wrapper.uut.execute_to_memory_RS1
3061 state 1 wrapper.uut.execute_to_memory_RS1_USE
3062 state 23 wrapper.uut.execute_to_memory_RS2
3063 state 1 wrapper.uut.execute_to_memory_RS2_USE
3064 uext 23 670 0 wrapper.uut.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:31.23-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3065 uext 1 672 0 wrapper.uut.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:30.23-30.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3066 uext 1 889 0 wrapper.uut.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:29.23-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3067 uext 1 6 0 wrapper.uut.iBus_rsp_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:33.23-33.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3068 uext 23 647 0 wrapper.uut.iBus_rsp_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:34.23-34.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3069 uext 1 6 0 wrapper.uut.iBus_rsp_toStream_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:705.23-705.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3070 uext 23 647 0 wrapper.uut.iBus_rsp_toStream_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:706.23-706.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3071 uext 1 1606 0 wrapper.uut.iBus_rsp_toStream_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:704.23-704.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3072 uext 1 635 0 wrapper.uut.iBus_rsp_toStream_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:703.23-703.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3073 uext 1 635 0 wrapper.uut.iBus_rsp_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:32.23-32.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3074 uext 23 2879 0 wrapper.uut.lastStageInstruction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:436.23-436.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3075 uext 1 235 0 wrapper.uut.lastStageIsFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:439.23-439.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3076 uext 1 235 0 wrapper.uut.lastStageIsValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:438.23-438.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3077 uext 23 245 0 wrapper.uut.lastStagePc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:437.23-437.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3078 ite 30 1636 31 84
3079 uext 30 3078 0 wrapper.uut.lastStageRegFileWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:757.23-757.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3080 ite 23 1636 24 238
3081 uext 23 3080 0 wrapper.uut.lastStageRegFileWrite_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:758.23-758.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3082 uext 1 1637 0 wrapper.uut.lastStageRegFileWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:756.23-756.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3083 uext 1 551 0 wrapper.uut.memory_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:357.23-357.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3084 uext 23 666 0 wrapper.uut.memory_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:300.23-300.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3085 uext 1 574 0 wrapper.uut.memory_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:302.23-302.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3086 uext 1 578 0 wrapper.uut.memory_BranchPlugin_predictionMissmatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:812.23-812.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3087 uext 1 2885 0 wrapper.uut.memory_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:296.23-296.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3088 uext 23 3054 0 wrapper.uut.memory_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:292.23-292.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3089 uext 23 3055 0 wrapper.uut.memory_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:232.23-232.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3090 uext 257 3056 0 wrapper.uut.memory_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:226.23-226.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3091 uext 23 3057 0 wrapper.uut.memory_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:223.23-223.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3092 uext 257 3058 0 wrapper.uut.memory_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:229.23-229.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3093 uext 23 2798 0 wrapper.uut.memory_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:288.23-288.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3094 uext 23 797 0 wrapper.uut.memory_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:315.23-315.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3095 uext 1 1461 0 wrapper.uut.memory_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:367.23-367.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3096 uext 161 3059 0 wrapper.uut.memory_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:234.23-234.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3097 uext 1 554 0 wrapper.uut.memory_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:360.23-360.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3098 uext 23 594 0 wrapper.uut.memory_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:215.23-215.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3099 uext 1 558 0 wrapper.uut.memory_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:359.23-359.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3100 uext 23 665 0 wrapper.uut.memory_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:299.23-299.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3101 uext 23 1460 0 wrapper.uut.memory_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:368.23-368.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3102 uext 1 568 0 wrapper.uut.memory_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:369.23-369.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3103 uext 1 567 0 wrapper.uut.memory_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:370.23-370.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3104 uext 161 571 0 wrapper.uut.memory_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:372.23-372.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3105 uext 23 919 0 wrapper.uut.memory_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:358.23-358.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3106 uext 1 801 0 wrapper.uut.memory_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:314.23-314.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3107 uext 23 3060 0 wrapper.uut.memory_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:243.23-243.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3108 uext 1 3061 0 wrapper.uut.memory_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:272.23-272.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3109 uext 23 3062 0 wrapper.uut.memory_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:240.23-240.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3110 uext 1 3063 0 wrapper.uut.memory_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:261.23-261.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3111 uext 161 2796 0 wrapper.uut.memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:320.23-320.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3112 uext 23 2801 0 wrapper.uut.memory_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:318.23-318.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3113 uext 1 576 0 wrapper.uut.memory_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:301.23-301.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3114 uext 1 6 0 wrapper.uut.memory_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:417.23-417.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3115 uext 1 580 0 wrapper.uut.memory_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:418.23-418.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3116 uext 1 6 0 wrapper.uut.memory_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:415.23-415.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3117 uext 1 564 0 wrapper.uut.memory_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:414.23-414.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3118 uext 1 1563 0 wrapper.uut.memory_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:424.23-424.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3119 uext 1 6 0 wrapper.uut.memory_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:422.23-422.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3120 uext 1 564 0 wrapper.uut.memory_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:420.23-420.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3121 uext 1 6 0 wrapper.uut.memory_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:421.23-421.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3122 uext 1 6 0 wrapper.uut.memory_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:416.23-416.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3123 uext 23 2879 0 wrapper.uut.memory_to_writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:830.23-830.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3124 uext 1 4 0 wrapper.uut.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:45.23-45.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3125 uext 1 333 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:12.23-12.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3126 uext 23 72 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3127 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:13.23-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3128 uext 161 453 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3129 uext 23 429 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:24.23-24.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3130 uext 23 158 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:27.23-27.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3131 uext 257 258 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:25.23-25.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3132 uext 23 300 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:28.23-28.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3133 uext 257 260 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:26.23-26.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3134 uext 161 163 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:14.23-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3135 uext 461 462 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:9.23-9.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3136 uext 23 245 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:22.23-22.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3137 uext 23 250 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:23.23-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3138 uext 30 86 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:20.23-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3139 uext 23 239 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:21.23-21.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3140 uext 30 35 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:16.23-16.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3141 uext 23 27 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:17.23-17.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3142 uext 30 61 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:18.23-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3143 uext 23 57 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:19.23-19.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3144 uext 1 333 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:11.23-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3145 uext 1 341 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:8.23-8.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3146 uext 161 1150 0 wrapper.uut.switch_Misc_l211 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:592.23-592.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3147 uext 161 1154 0 wrapper.uut.switch_Misc_l211_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:593.23-593.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3148 uext 161 199 0 wrapper.uut.switch_Misc_l211_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:733.23-733.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3149 uext 246 2487 0 wrapper.uut.switch_Misc_l211_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:800.23-800.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3150 uext 30 994 0 wrapper.uut.switch_Misc_l44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:590.23-590.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3151 uext 1 849 0 wrapper.uut.when_DBusSimplePlugin_l428 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:727.23-727.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3152 uext 1 563 0 wrapper.uut.when_DBusSimplePlugin_l482 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:730.23-730.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3153 uext 1 237 0 wrapper.uut.when_DBusSimplePlugin_l558 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:739.23-739.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3154 uext 1 1432 0 wrapper.uut.when_Fetcher_l131 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:492.23-492.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3155 not 1 674
3156 and 1 3155 1443
3157 uext 1 3156 0 wrapper.uut.when_Fetcher_l131_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:494.23-494.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3158 or 1 1443 1432
3159 and 1 674 3158
3160 uext 1 3159 0 wrapper.uut.when_Fetcher_l158 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:501.23-501.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3161 uext 1 2963 0 wrapper.uut.when_Fetcher_l180 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:506.23-506.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3162 or 1 855 2961
3163 and 1 579 3162
3164 uext 1 3163 0 wrapper.uut.when_Fetcher_l192 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:509.23-509.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3165 and 1 855 874
3166 uext 1 3165 0 wrapper.uut.when_Fetcher_l283 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:600.23-600.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3167 uext 1 3165 0 wrapper.uut.when_Fetcher_l286 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:601.23-601.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3168 uext 1 580 0 wrapper.uut.when_Fetcher_l291 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:602.23-602.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3169 uext 1 5 0 wrapper.uut.when_Fetcher_l329 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:615.23-615.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3170 uext 1 5 0 wrapper.uut.when_Fetcher_l329_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:621.23-621.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3171 uext 1 618 0 wrapper.uut.when_Fetcher_l550 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:656.23-656.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3172 uext 1 1565 0 wrapper.uut.when_Fetcher_l596 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:681.23-681.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3173 uext 1 869 0 wrapper.uut.when_Fetcher_l611 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:684.23-684.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3174 uext 1 881 0 wrapper.uut.when_Fetcher_l617 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:687.23-687.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3175 and 1 675 2891
3176 uext 1 3175 0 wrapper.uut.when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:461.23-461.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3177 and 1 548 2889
3178 uext 1 3177 0 wrapper.uut.when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:463.23-463.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3179 and 1 553 2886
3180 uext 1 3179 0 wrapper.uut.when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:465.23-465.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3181 and 1 235 2883
3182 uext 1 3181 0 wrapper.uut.when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:467.23-467.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3183 not 1 548
3184 not 1 553
3185 and 1 3183 3184
3186 not 1 235
3187 and 1 3185 3186
3188 uext 1 3187 0 wrapper.uut.when_FormalPlugin_l115 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:462.23-462.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3189 and 1 3184 3186
3190 uext 1 3189 0 wrapper.uut.when_FormalPlugin_l115_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:464.23-464.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3191 uext 1 5 0 wrapper.uut.when_FormalPlugin_l115_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:468.23-468.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3192 and 1 341 333
3193 uext 1 3192 0 wrapper.uut.when_FormalPlugin_l127 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:475.23-475.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3194 uext 1 785 0 wrapper.uut.when_HaltOnExceptionPlugin_l34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:476.23-476.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3195 uext 1 556 0 wrapper.uut.when_HaltOnExceptionPlugin_l34_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:477.23-477.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3196 uext 1 845 0 wrapper.uut.when_HazardSimplePlugin_l113 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:798.23-798.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3197 uext 1 795 0 wrapper.uut.when_HazardSimplePlugin_l57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:786.23-786.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3198 uext 1 802 0 wrapper.uut.when_HazardSimplePlugin_l57_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:790.23-790.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3199 uext 1 808 0 wrapper.uut.when_HazardSimplePlugin_l57_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:794.23-794.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3200 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:787.23-787.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3201 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:791.23-791.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3202 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:795.23-795.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3203 uext 1 793 0 wrapper.uut.when_HazardSimplePlugin_l59 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:784.23-784.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3204 uext 1 799 0 wrapper.uut.when_HazardSimplePlugin_l59_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:788.23-788.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3205 uext 1 805 0 wrapper.uut.when_HazardSimplePlugin_l59_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:792.23-792.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3206 uext 1 830 0 wrapper.uut.when_HazardSimplePlugin_l62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:785.23-785.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3207 uext 1 833 0 wrapper.uut.when_HazardSimplePlugin_l62_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:789.23-789.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3208 uext 1 836 0 wrapper.uut.when_HazardSimplePlugin_l62_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:793.23-793.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3209 uext 1 1440 0 wrapper.uut.when_IBusSimplePlugin_l305 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:696.23-696.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3210 uext 1 5 0 wrapper.uut.when_Pipeline_l124_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:839.23-839.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3211 uext 1 5 0 wrapper.uut.when_Pipeline_l124_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:845.23-845.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3212 uext 1 5 0 wrapper.uut.when_Pipeline_l124_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:817.23-817.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3213 uext 1 5 0 wrapper.uut.when_Pipeline_l124_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:867.23-867.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3214 uext 1 5 0 wrapper.uut.when_Pipeline_l124_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:873.23-873.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3215 uext 1 5 0 wrapper.uut.when_Pipeline_l124_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:881.23-881.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3216 uext 1 5 0 wrapper.uut.when_Pipeline_l124_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:897.23-897.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3217 uext 1 5 0 wrapper.uut.when_Pipeline_l124_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:913.23-913.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3218 uext 1 5 0 wrapper.uut.when_Pipeline_l124_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:919.23-919.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3219 uext 1 5 0 wrapper.uut.when_Pipeline_l124_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:823.23-823.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3220 uext 1 5 0 wrapper.uut.when_Pipeline_l124_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:931.23-931.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3221 uext 1 5 0 wrapper.uut.when_Pipeline_l124_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:935.23-935.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3222 uext 1 5 0 wrapper.uut.when_Pipeline_l124_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:939.23-939.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3223 uext 1 5 0 wrapper.uut.when_Pipeline_l124_60 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:943.23-943.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3224 uext 1 5 0 wrapper.uut.when_Pipeline_l124_62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:947.23-947.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3225 uext 1 5 0 wrapper.uut.when_Pipeline_l124_64 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:951.23-951.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3226 uext 1 5 0 wrapper.uut.when_Pipeline_l124_70 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:963.23-963.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3227 uext 1 5 0 wrapper.uut.when_Pipeline_l124_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:829.23-829.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3228 not 1 851
3229 or 1 3228 2961
3230 uext 1 3229 0 wrapper.uut.when_Pipeline_l151 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:965.23-965.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3231 uext 1 5 0 wrapper.uut.when_Pipeline_l151_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:969.23-969.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3232 and 1 855 2962
3233 uext 1 3232 0 wrapper.uut.when_Pipeline_l154 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:966.23-966.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3234 and 1 3228 2962
3235 uext 1 3234 0 wrapper.uut.when_Pipeline_l154_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:968.23-968.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3236 uext 1 2933 0 wrapper.uut.when_RegFilePlugin_l63 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:751.23-751.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3237 uext 23 234 0 wrapper.uut.writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:738.23-738.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3238 uext 23 177 0 wrapper.uut.writeBack_DBusSimplePlugin_rspShifted ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:732.23-732.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3239 uext 1 2883 0 wrapper.uut.writeBack_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:295.23-295.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3240 uext 23 72 0 wrapper.uut.writeBack_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:291.23-291.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3241 uext 23 429 0 wrapper.uut.writeBack_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:231.23-231.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3242 uext 23 158 0 wrapper.uut.writeBack_FORMAL_MEM_RDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:214.23-214.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3243 uext 257 258 0 wrapper.uut.writeBack_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:225.23-225.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3244 uext 23 300 0 wrapper.uut.writeBack_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:222.23-222.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3245 uext 257 260 0 wrapper.uut.writeBack_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:228.23-228.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3246 uext 23 250 0 wrapper.uut.writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:287.23-287.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3247 ite 1 3187 5 6
3248 ite 1 3175 3247 6
3249 ite 1 3189 5 3248
3250 ite 1 3177 3249 3248
3251 ite 1 235 3250 5
3252 ite 1 3179 3251 3250
3253 ite 1 3181 5 3252
3254 uext 1 3253 0 wrapper.uut.writeBack_FormalPlugin_haltRequest ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:460.23-460.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3255 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_1
3256 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_2
3257 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_3
3258 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_4
3259 uext 23 2879 0 wrapper.uut.writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:391.23-391.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3260 uext 161 162 0 wrapper.uut.writeBack_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:355.23-355.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3261 uext 1 236 0 wrapper.uut.writeBack_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:354.23-354.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3262 uext 23 158 0 wrapper.uut.writeBack_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:356.23-356.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3263 uext 23 245 0 wrapper.uut.writeBack_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:390.23-390.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3264 uext 23 157 0 wrapper.uut.writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:220.23-220.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3265 uext 1 85 0 wrapper.uut.writeBack_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:317.23-317.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3266 uext 23 25 0 wrapper.uut.writeBack_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:242.23-242.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3267 uext 1 26 0 wrapper.uut.writeBack_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:271.23-271.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3268 uext 23 55 0 wrapper.uut.writeBack_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:239.23-239.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3269 uext 1 56 0 wrapper.uut.writeBack_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:260.23-260.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3270 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:428.23-428.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3271 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:429.23-429.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3272 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:426.23-426.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3273 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:425.23-425.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3274 uext 1 235 0 wrapper.uut.writeBack_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:435.23-435.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3275 uext 1 6 0 wrapper.uut.writeBack_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:433.23-433.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3276 uext 1 5 0 wrapper.uut.writeBack_arbitration_isMoving ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:434.23-434.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3277 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:431.23-431.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3278 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:432.23-432.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3279 uext 1 6 0 wrapper.uut.writeBack_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:427.23-427.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3280 next 23 25 3060
3281 next 1 26 3061
3282 slice 32 797 24 0
3283 next 32 33 3282
3284 const 39 11111111
3285 neq 1 41 3284
3286 uext 39 3285 7
3287 add 39 41 3286
3288 const 39 00000001
3289 ite 39 4 3288 3287
3290 next 39 41 3289
3291 next 23 55 3062
3292 next 1 56 3063
3293 next 23 72 3054
3294 next 1 85 801
3295 next 23 157 2873
3296 next 23 158 594
3297 next 161 162 3059
3298 ite 1 564 6 553
3299 ite 1 4 6 3298
3300 next 1 235 3299
3301 next 1 236 554
3302 next 23 245 1460
3303 next 23 250 2799
3304 next 257 258 3056
3305 next 257 260 3058
3306 next 23 300 3057
3307 ite 1 4 6 3258
3308 next 1 332 3307
3309 ite 1 3192 5 340
3310 ite 1 4 6 3309
3311 next 1 340 3310
3312 next 23 429 3055
3313 uext 461 5 63
3314 add 461 462 3313
3315 ite 461 235 3314 462
3316 const 461 0000000000000000000000000000000000000000000000000000000000000000
3317 ite 461 4 3316 3315
3318 next 461 462 3317
3319 ite 23 851 510 2317
3320 next 23 510 3319
3321 ite 23 851 511 2460
3322 next 23 511 3321
3323 ite 1 851 513 1952
3324 next 1 513 3323
3325 ite 1 851 520 2952
3326 next 1 520 3325
3327 ite 23 851 523 1909
3328 next 23 523 3327
3329 ite 23 851 527 676
3330 next 23 527 3329
3331 ite 1 851 544 2074
3332 next 1 544 3331
3333 ite 1 3229 6 548
3334 ite 1 3232 675 3333
3335 ite 1 4 6 3334
3336 next 1 548 3335
3337 ite 1 851 549 1961
3338 next 1 549 3337
3339 ite 1 564 551 589
3340 next 1 551 3339
3341 ite 1 564 553 6
3342 ite 1 3234 548 3341
3343 ite 1 4 6 3342
3344 next 1 553 3343
3345 ite 1 564 554 549
3346 next 1 554 3345
3347 ite 1 564 558 544
3348 next 1 558 3347
3349 ite 1 564 567 2974
3350 next 1 567 3349
3351 ite 1 564 568 2973
3352 next 1 568 3351
3353 ite 161 564 571 2975
3354 next 161 571 3353
3355 ite 1 564 574 2502
3356 next 1 574 3355
3357 ite 1 564 576 3044
3358 next 1 576 3357
3359 ite 23 3159 1448 597
3360 ite 23 4 24 3359
3361 next 23 597 3360
3362 ite 1 1432 6 598
3363 ite 1 1444 5 3362
3364 ite 1 3156 6 3363
3365 ite 1 4 6 3364
3366 next 1 598 3365
3367 ite 23 884 1525 608
3368 next 23 608 3367
3369 ite 161 884 1519 609
3370 next 161 609 3369
3371 ite 118 884 1523 611
3372 next 118 611 3371
3373 ite 23 884 1448 612
3374 next 23 612 3373
3375 ite 1 884 1521 615
3376 next 1 615 3375
3377 ite 1 884 1516 621
3378 next 1 621 3377
3379 ite 1 1443 1434 622
3380 next 1 622 3379
3381 ite 1 1468 6 626
3382 ite 1 884 1484 3381
3383 ite 1 4 6 3382
3384 next 1 626 3383
3385 or 1 861 857
3386 ite 1 880 3385 629
3387 ite 1 580 6 3386
3388 ite 1 881 6 3387
3389 ite 1 4 6 3388
3390 next 1 629 3389
3391 ite 1 1624 1615 636
3392 ite 1 4 6 3391
3393 next 1 636 3392
3394 uext 246 1902 2
3395 sub 246 638 3394
3396 uext 246 1504 2
3397 sub 246 885 3396
3398 ite 246 1468 3397 3395
3399 ite 246 4 816 3398
3400 next 246 638 3399
3401 concat 648 647 6
3402 ite 648 1621 3401 649
3403 next 648 649 3402
3404 ite 1 3165 6 659
3405 ite 1 976 5 3404
3406 ite 1 3165 3405 3404
3407 ite 1 580 6 3406
3408 ite 1 881 6 3407
3409 ite 1 4 6 3408
3410 next 1 659 3409
3411 ite 23 564 665 3020
3412 next 23 665 3411
3413 ite 23 564 666 2985
3414 next 23 666 3413
3415 ite 1 4 6 5
3416 next 1 674 3415
3417 and 1 879 581
3418 ite 1 2961 6 675
3419 ite 1 854 3418 3417
3420 ite 1 4 6 3419
3421 next 1 675 3420
3422 next 23 676 2920
3423 next 30 787 84
3424 ite 1 4 6 795
3425 next 1 791 3424
3426 ite 23 564 797 527
3427 next 23 797 3426
3428 ite 1 564 801 807
3429 next 1 801 3428
3430 ite 1 851 807 2934
3431 next 1 807 3430
3432 ite 246 4 816 1510
3433 next 246 885 3432
3434 ite 23 564 919 2766
3435 next 23 919 3434
3436 ite 23 2963 941 936
3437 ite 23 953 943 3436
3438 ite 23 3163 667 3437
3439 ite 23 4 24 3438
3440 next 23 936 3439
3441 ite 1 854 938 972
3442 next 1 938 3441
3443 ite 23 854 943 608
3444 next 23 943 3443
3445 ite 161 854 945 609
3446 next 161 945 3445
3447 ite 1 854 947 870
3448 next 1 947 3447
3449 ite 1 854 949 623
3450 next 1 949 3449
3451 ite 106 3165 960 955
3452 next 106 955 3451
3453 next 1 961 962
3454 next 1 968 969
3455 ite 1 1432 5 1433
3456 ite 1 1444 6 3455
3457 ite 1 4 6 3456
3458 next 1 1433 3457
3459 ite 23 564 1460 2972
3460 next 23 1460 3459
3461 ite 1 564 1461 2748
3462 next 1 1461 3461
3463 ite 23 854 1498 970
3464 next 23 1498 3463
3465 ite 1 884 1567 1512
3466 next 1 1512 3465
3467 ite 207 884 1539 1513
3468 next 207 1513 3467
3469 sort array 207 391
3470 state 3469 wrapper.uut.IBusSimplePlugin_predictor_history
3471 read 391 3470 1910
3472 ite 391 884 3471 1518
3473 next 391 1518 3472
3474 ite 1 4 5 6
3475 next 1 1636 3474
3476 sort array 30 23
3477 state 3476 wrapper.uut.RegFilePlugin_regFile
3478 read 23 3477 2942
3479 read 23 3477 2940
3480 next 23 1908 3479
3481 next 23 1909 3478
3482 ite 1 851 2204 2022
3483 next 1 2204 3482
3484 ite 161 851 2473 2213
3485 next 161 2473 3484
3486 ite 161 851 2475 2217
3487 next 161 2475 3486
3488 ite 161 851 2477 2227
3489 next 161 2477 3488
3490 ite 1 851 2748 938
3491 next 1 2748 3490
3492 ite 161 851 2768 2301
3493 next 161 2768 3492
3494 ite 161 564 2796 2768
3495 next 161 2796 3494
3496 ite 23 564 2798 2971
3497 next 23 2798 3496
3498 ite 23 564 2801 2780
3499 next 23 2801 3498
3500 next 1 2883 2886
3501 ite 1 564 2885 2889
3502 next 1 2885 3501
3503 ite 1 851 2888 2891
3504 next 1 2888 3503
3505 ite 23 851 2970 1498
3506 next 23 2970 3505
3507 ite 23 851 2971 2262
3508 next 23 2971 3507
3509 ite 23 851 2972 936
3510 next 23 2972 3509
3511 ite 1 851 2973 949
3512 next 1 2973 3511
3513 ite 1 851 2974 947
3514 next 1 2974 3513
3515 ite 161 851 2975 945
3516 next 161 2975 3515
3517 ite 23 851 2976 1908
3518 next 23 2976 3517
3519 ite 1 851 2977 824
3520 next 1 2977 3519
3521 ite 1 851 2978 842
3522 next 1 2978 3521
3523 ite 23 564 3054 2970
3524 next 23 3054 3523
3525 ite 23 564 3055 3000
3526 next 23 3055 3525
3527 ite 257 564 3056 3004
3528 next 257 3056 3527
3529 ite 23 564 3057 541
3530 next 23 3057 3529
3531 ite 257 564 3058 3008
3532 next 257 3058 3531
3533 ite 161 564 3059 584
3534 next 161 3059 3533
3535 ite 23 564 3060 2976
3536 next 23 3060 3535
3537 ite 1 564 3061 2977
3538 next 1 3061 3537
3539 ite 23 564 3062 523
3540 next 23 3062 3539
3541 ite 1 564 3063 2978
3542 next 1 3063 3541
3543 ite 1 4 6 3253
3544 next 1 3255 3543
3545 ite 1 4 6 3255
3546 next 1 3256 3545
3547 ite 1 4 6 3256
3548 next 1 3257 3547
3549 ite 1 4 6 3257
3550 next 1 3258 3549
3551 ite 207 1640 1539 394
3552 ite 391 1640 1899 392
3553 ite 1 1640 5 6
3554 concat 161 3553 3553
3555 concat 246 3553 3554
3556 concat 257 3553 3555
3557 concat 30 3553 3556
3558 concat 677 3553 3557
3559 concat 347 3553 3558
3560 concat 39 3553 3559
3561 concat 205 3553 3560
3562 concat 207 3553 3561
3563 concat 209 3553 3562
3564 concat 94 3553 3563
3565 concat 97 3553 3564
3566 concat 100 3553 3565
3567 concat 103 3553 3566
3568 concat 106 3553 3567
3569 concat 109 3553 3568
3570 concat 112 3553 3569
3571 concat 115 3553 3570
3572 concat 118 3553 3571
3573 concat 121 3553 3572
3574 concat 124 3553 3573
3575 concat 127 3553 3574
3576 concat 130 3553 3575
3577 concat 32 3553 3576
3578 concat 135 3553 3577
3579 concat 138 3553 3578
3580 concat 141 3553 3579
3581 concat 144 3553 3580
3582 concat 147 3553 3581
3583 concat 150 3553 3582
3584 concat 23 3553 3583
3585 concat 648 3553 3584
3586 sort bitvec 34
3587 concat 3586 3553 3585
3588 sort bitvec 35
3589 concat 3588 3553 3587
3590 sort bitvec 36
3591 concat 3590 3553 3589
3592 sort bitvec 37
3593 concat 3592 3553 3591
3594 sort bitvec 38
3595 concat 3594 3553 3593
3596 sort bitvec 39
3597 concat 3596 3553 3595
3598 sort bitvec 40
3599 concat 3598 3553 3597
3600 sort bitvec 41
3601 concat 3600 3553 3599
3602 sort bitvec 42
3603 concat 3602 3553 3601
3604 sort bitvec 43
3605 concat 3604 3553 3603
3606 sort bitvec 44
3607 concat 3606 3553 3605
3608 sort bitvec 45
3609 concat 3608 3553 3607
3610 sort bitvec 46
3611 concat 3610 3553 3609
3612 sort bitvec 47
3613 concat 3612 3553 3611
3614 sort bitvec 48
3615 concat 3614 3553 3613
3616 sort bitvec 49
3617 concat 3616 3553 3615
3618 sort bitvec 50
3619 concat 3618 3553 3617
3620 sort bitvec 51
3621 concat 3620 3553 3619
3622 sort bitvec 52
3623 concat 3622 3553 3621
3624 sort bitvec 53
3625 concat 3624 3553 3623
3626 sort bitvec 54
3627 concat 3626 3553 3625
3628 concat 391 3553 3627
3629 read 391 3470 3551
3630 not 391 3628
3631 and 391 3629 3630
3632 and 391 3552 3628
3633 or 391 3632 3631
3634 write 3469 3470 3551 3633
3635 redor 1 3628
3636 ite 3469 3635 3634 3470
3637 next 3469 3470 3636 wrapper.uut.IBusSimplePlugin_predictor_history ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1023.14-1023.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3638 ite 30 1638 3078 389
3639 ite 23 1638 3080 387
3640 ite 1 1638 5 6
3641 concat 161 3640 3640
3642 concat 246 3640 3641
3643 concat 257 3640 3642
3644 concat 30 3640 3643
3645 concat 677 3640 3644
3646 concat 347 3640 3645
3647 concat 39 3640 3646
3648 concat 205 3640 3647
3649 concat 207 3640 3648
3650 concat 209 3640 3649
3651 concat 94 3640 3650
3652 concat 97 3640 3651
3653 concat 100 3640 3652
3654 concat 103 3640 3653
3655 concat 106 3640 3654
3656 concat 109 3640 3655
3657 concat 112 3640 3656
3658 concat 115 3640 3657
3659 concat 118 3640 3658
3660 concat 121 3640 3659
3661 concat 124 3640 3660
3662 concat 127 3640 3661
3663 concat 130 3640 3662
3664 concat 32 3640 3663
3665 concat 135 3640 3664
3666 concat 138 3640 3665
3667 concat 141 3640 3666
3668 concat 144 3640 3667
3669 concat 147 3640 3668
3670 concat 150 3640 3669
3671 concat 23 3640 3670
3672 read 23 3477 3638
3673 not 23 3671
3674 and 23 3672 3673
3675 and 23 3639 3671
3676 or 23 3675 3674
3677 write 3476 3477 3638 3676
3678 redor 1 3671
3679 ite 3476 3678 3677 3477
3680 next 3476 3477 3679 wrapper.uut.RegFilePlugin_regFile ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1024.14-1024.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3681 or 1 20 52
3682 or 1 69 81
3683 or 1 91 243
3684 or 1 254 267
3685 or 1 277 287
3686 or 1 297 306
3687 or 1 314 322
3688 or 1 330 337
3689 or 1 3681 3682
3690 or 1 3683 3684
3691 or 1 3685 3686
3692 or 1 3687 3688
3693 or 1 3689 3690
3694 or 1 3691 3692
3695 or 1 3693 3694
3696 bad 3695
; end of yosys output
