#-- Synopsys, Inc.
#-- Version D-2009.12LC-1
#-- Project file E:\byggern\dag2\run_options.txt
#-- Written on Mon Sep 22 11:14:46 2014


#project files
add_file -vhdl -lib work "./code.vhd"


#implementation: "dag2"
impl -add dag2 -type fpga

#device options
set_option -technology ispGAL
set_option -part ispGAL22LV10
set_option -package LJ
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "Code"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice ispLSI1K/1KE
set_option -disable_io_insertion 0

# Lattice ispGAL
set_option -areadelay 0

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./Code.edi"

#set log file 
set_option log_file "E:/byggern/dag2/code.srf" 
impl -active "dag2"
