<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Dec 24 00:33:38 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 14.293ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             step_i0_i4  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i5  (to clk +)

   Delay:                  19.147ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

     19.147ns data_path step_i0_i4 to char_c_i0_i5 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 14.293ns

 Path Details: step_i0_i4 to char_c_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i4 (from clk)
Route        33   e 1.752                                  step[4]
LUT4        ---     0.448              B to Z              i1_2_lut_adj_10
Route         2   e 0.954                                  n94740
LUT4        ---     0.448              B to Z              step[2]_bdd_4_lut
Route         6   e 1.218                                  n94741
LUT4        ---     0.448              D to Z              i1_2_lut_rep_47_3_lut_4_lut
Route         3   e 1.051                                  n94968
LUT4        ---     0.448              A to Z              i1_4_lut_adj_14
Route         2   e 0.954                                  n94734
LUT4        ---     0.448              C to Z              i1_3_lut_4_lut_adj_9
Route         1   e 0.788                                  n94735
LUT4        ---     0.448              A to Z              i1_4_lut
Route         4   e 1.120                                  n93335
LUT4        ---     0.448              A to Z              i1_4_lut_adj_19
Route         6   e 1.218                                  n94792
LUT4        ---     0.448              D to Z              i2_3_lut_rep_40_4_lut
Route         2   e 0.954                                  n94961
LUT4        ---     0.448              D to Z              i3_4_lut_adj_7
Route        15   e 1.513                                  n91995
LUT4        ---     0.448              D to Z              i2_4_lut_adj_28
Route        13   e 1.506                                  n91543
LUT4        ---     0.448              C to Z              mux_88915_i5_3_lut
Route         1   e 0.788                                  n91963
                  --------
                   19.147  (27.8% logic, 72.2% route), 12 logic levels.


Error:  The following path violates requirements by 14.293ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             step_i0_i4  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i7  (to clk +)

   Delay:                  19.147ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

     19.147ns data_path step_i0_i4 to char_c_i0_i7 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 14.293ns

 Path Details: step_i0_i4 to char_c_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i4 (from clk)
Route        33   e 1.752                                  step[4]
LUT4        ---     0.448              B to Z              i1_2_lut_adj_10
Route         2   e 0.954                                  n94740
LUT4        ---     0.448              B to Z              step[2]_bdd_4_lut
Route         6   e 1.218                                  n94741
LUT4        ---     0.448              D to Z              i1_2_lut_rep_47_3_lut_4_lut
Route         3   e 1.051                                  n94968
LUT4        ---     0.448              A to Z              i1_4_lut_adj_14
Route         2   e 0.954                                  n94734
LUT4        ---     0.448              C to Z              i1_3_lut_4_lut_adj_9
Route         1   e 0.788                                  n94735
LUT4        ---     0.448              A to Z              i1_4_lut
Route         4   e 1.120                                  n93335
LUT4        ---     0.448              A to Z              i1_4_lut_adj_19
Route         6   e 1.218                                  n94792
LUT4        ---     0.448              D to Z              i2_3_lut_rep_40_4_lut
Route         2   e 0.954                                  n94961
LUT4        ---     0.448              D to Z              i3_4_lut_adj_7
Route        15   e 1.513                                  n91995
LUT4        ---     0.448              D to Z              i2_4_lut_adj_28
Route        13   e 1.506                                  n91543
LUT4        ---     0.448              C to Z              i11_3_lut_4_lut_adj_16
Route         1   e 0.788                                  n94560
                  --------
                   19.147  (27.8% logic, 72.2% route), 12 logic levels.


Error:  The following path violates requirements by 14.293ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             step_i0_i4  (from clk +)
   Destination:    FD1P3AX    D              char_c_i0_i8  (to clk +)

   Delay:                  19.147ns  (27.8% logic, 72.2% route), 12 logic levels.

 Constraint Details:

     19.147ns data_path step_i0_i4 to char_c_i0_i8 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 14.293ns

 Path Details: step_i0_i4 to char_c_i0_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i4 (from clk)
Route        33   e 1.752                                  step[4]
LUT4        ---     0.448              B to Z              i1_2_lut_adj_10
Route         2   e 0.954                                  n94740
LUT4        ---     0.448              B to Z              step[2]_bdd_4_lut
Route         6   e 1.218                                  n94741
LUT4        ---     0.448              D to Z              i1_2_lut_rep_47_3_lut_4_lut
Route         3   e 1.051                                  n94968
LUT4        ---     0.448              A to Z              i1_4_lut_adj_14
Route         2   e 0.954                                  n94734
LUT4        ---     0.448              C to Z              i1_3_lut_4_lut_adj_9
Route         1   e 0.788                                  n94735
LUT4        ---     0.448              A to Z              i1_4_lut
Route         4   e 1.120                                  n93335
LUT4        ---     0.448              A to Z              i1_4_lut_adj_19
Route         6   e 1.218                                  n94792
LUT4        ---     0.448              D to Z              i2_3_lut_rep_40_4_lut
Route         2   e 0.954                                  n94961
LUT4        ---     0.448              D to Z              i3_4_lut_adj_7
Route        15   e 1.513                                  n91995
LUT4        ---     0.448              D to Z              i2_4_lut_adj_28
Route        13   e 1.506                                  n91543
LUT4        ---     0.448              C to Z              i11_3_lut_4_lut_adj_29
Route         1   e 0.788                                  n94554
                  --------
                   19.147  (27.8% logic, 72.2% route), 12 logic levels.

Warning: 19.293 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    19.293 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n91995                                  |      15|    3671|     89.62%
                                        |        |        |
n94961                                  |       2|    2789|     68.09%
                                        |        |        |
n94968                                  |       3|    2243|     54.76%
                                        |        |        |
n93335                                  |       4|    1881|     45.92%
                                        |        |        |
n94792                                  |       6|    1807|     44.12%
                                        |        |        |
n91543                                  |      13|    1703|     41.58%
                                        |        |        |
n94734                                  |       2|    1626|     39.70%
                                        |        |        |
n94741                                  |       6|    1316|     32.13%
                                        |        |        |
n94735                                  |       1|    1186|     28.96%
                                        |        |        |
clk_enable_42                           |      13|    1170|     28.56%
                                        |        |        |
n94728                                  |       2|    1046|     25.54%
                                        |        |        |
n93262                                  |       4|     917|     22.39%
                                        |        |        |
n94983                                  |       4|     903|     22.05%
                                        |        |        |
step[4]                                 |      33|     882|     21.53%
                                        |        |        |
step[0]                                 |      31|     817|     19.95%
                                        |        |        |
step[1]                                 |      33|     817|     19.95%
                                        |        |        |
step[3]                                 |      27|     810|     19.78%
                                        |        |        |
step[2]                                 |      30|     770|     18.80%
                                        |        |        |
n94971                                  |       2|     723|     17.65%
                                        |        |        |
n94965                                  |       7|     700|     17.09%
                                        |        |        |
n94740                                  |       2|     664|     16.21%
                                        |        |        |
n9                                      |       6|     622|     15.19%
                                        |        |        |
n94995                                  |       3|     580|     14.16%
                                        |        |        |
n13                                     |       6|     544|     13.28%
                                        |        |        |
n94996                                  |       6|     536|     13.09%
                                        |        |        |
n94978                                  |       4|     430|     10.50%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 40870750

Constraints cover  18250 paths, 264 nets, and 804 connections (92.6% coverage)


Peak memory: 1144877056 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
