0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/eexyh39/OneDrive/FPGA_Project/EEEE4123/CW/VivadoPrj/MatrixProcessingCore_32x32_16bits/MatrixProcessingCore_32x32_16bits.srcs/sim_1/new/tb_IntMatProCore_32x32_16bits.vhd,1681080952,vhdl,,,,tb_intmatprocore,,,,,,,,
C:/Users/eexyh39/OneDrive/FPGA_Project/EEEE4123/CW/VivadoPrj/MatrixProcessingCore_32x32_16bits/MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x16/dpram_1024x16_sim_netlist.vhdl,1681007699,vhdl,,,,dpram_1024x16;dpram_1024x16_blk_mem_gen_generic_cstr;dpram_1024x16_blk_mem_gen_prim_width;dpram_1024x16_blk_mem_gen_prim_wrapper;dpram_1024x16_blk_mem_gen_top;dpram_1024x16_blk_mem_gen_v8_4_2;dpram_1024x16_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/eexyh39/OneDrive/FPGA_Project/EEEE4123/CW/VivadoPrj/MatrixProcessingCore_32x32_16bits/MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x64/dpram_1024x64_sim_netlist.vhdl,1681008011,vhdl,,,,\dpram_1024x64_blk_mem_gen_prim_width__parameterized0\;\dpram_1024x64_blk_mem_gen_prim_wrapper__parameterized0\;dpram_1024x64;dpram_1024x64_blk_mem_gen_generic_cstr;dpram_1024x64_blk_mem_gen_prim_width;dpram_1024x64_blk_mem_gen_prim_wrapper;dpram_1024x64_blk_mem_gen_top;dpram_1024x64_blk_mem_gen_v8_4_2;dpram_1024x64_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/eexyh39/OneDrive/FPGA_Project/EEEE4123/CW/VivadoPrj/MatrixProcessingCore_32x32_16bits/MatrixProcessingCore_32x32_16bits.srcs/sources_1/new/IntMatProCore_32x32_16bits.vhd,1681081392,vhdl,,,,intmatprocore,,,,,,,,
