

================================================================
== Vitis HLS Report for 'pad2'
================================================================
* Date:           Sat Jan 25 23:14:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       pad2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.090 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    57605|    57605|  0.576 ms|  0.576 ms|  57603|  57603|  loop auto-rewind stp (delay=3 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    57603|    57603|         5|          1|          1|  57600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.09>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten1215 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c16 = alloca i32 1"   --->   Operation 9 'alloca' 'c16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i18 = alloca i32 1"   --->   Operation 11 'alloca' 'i18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j19 = alloca i32 1"   --->   Operation 12 'alloca' 'j19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_ln3422 = alloca i32 1"   --->   Operation 13 'alloca' 'add_ln3422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln30 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_img"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_img"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 1, i9 %add_ln3422"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j19"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i18"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten17"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %c16"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten1215"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc36"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln3521 = phi i1 0, void %entry, i1 %icmp_ln35, void %for.inc36" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 26 'phi' 'icmp_ln3521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%icmp_ln3620 = phi i1 0, void %entry, i1 %icmp_ln36, void %for.inc36" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36]   --->   Operation 27 'phi' 'icmp_ln3620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten1215_load = load i16 %indvar_flatten1215" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 28 'load' 'indvar_flatten1215_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i8 %indvar_flatten17" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 29 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i18_load = load i4 %i18" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 30 'load' 'i18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j19_load = load i4 %j19"   --->   Operation 31 'load' 'j19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%select_ln34 = select i1 %icmp_ln3521, i4 0, i4 %i18_load" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 32 'select' 'select_ln34' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln3521, i1 1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 33 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln3620, i1 %xor_ln34" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 34 'and' 'and_ln34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %select_ln34, i4 1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 35 'add' 'add_ln35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty = or i1 %and_ln34, i1 %icmp_ln3521" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 36 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty, i4 0, i4 %j19_load" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 37 'select' 'j_mid2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%i = select i1 %and_ln34, i4 %add_ln35, i4 %select_ln34" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 38 'select' 'i' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%first_iter_0 = icmp_eq  i4 %j_mid2, i4 0" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 39 'icmp' 'first_iter_0' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %i" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 40 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%cmp9 = icmp_eq  i4 %i, i4 0" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 41 'icmp' 'cmp9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.76ns)   --->   "%empty_4 = sub i8 %p_shl, i8 %zext_ln35" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 43 'sub' 'empty_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%cmp10 = icmp_ugt  i4 %i, i4 13" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 44 'icmp' 'cmp10' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [3/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_5 = mul i8 %zext_ln35, i8 13" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 45 'mul' 'empty_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_ugt  i4 %j_mid2, i4 13" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39]   --->   Operation 46 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39 = or i1 %cmp9, i1 %cmp10" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39]   --->   Operation 47 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39_2 = or i1 %first_iter_0, i1 %icmp_ln39" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39]   --->   Operation 48 'or' 'or_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %or_ln39_2, i1 %or_ln39" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39]   --->   Operation 49 'or' 'or_ln39_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%j = add i4 %j_mid2, i4 1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36]   --->   Operation 50 'add' 'j' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.76ns)   --->   "%add_ln35_1 = add i8 %indvar_flatten17_load, i8 1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 51 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.39ns)   --->   "%select_ln35_1 = select i1 %icmp_ln3521, i8 1, i8 %add_ln35_1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 52 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%add_ln34_1 = add i16 %indvar_flatten1215_load, i16 1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 53 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %j, i4 15" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36]   --->   Operation 54 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln35 = icmp_eq  i8 %select_ln35_1, i8 225" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 55 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln34 = icmp_eq  i16 %indvar_flatten1215_load, i16 57599" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 56 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 %j, i4 %j19" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36]   --->   Operation 57 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln35 = store i4 %i, i4 %i18" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 58 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln35 = store i8 %select_ln35_1, i8 %indvar_flatten17" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 59 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln34 = store i16 %add_ln34_1, i16 %indvar_flatten1215" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 60 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc36, void %for.end38" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 61 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%c16_load = load i9 %c16" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 62 'load' 'c16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%add_ln3422_load = load i9 %add_ln3422" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 63 'load' 'add_ln3422_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.39ns)   --->   "%c = select i1 %icmp_ln3521, i9 %add_ln3422_load, i9 %c16_load" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 64 'select' 'c' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln34_1_cast = zext i9 %c" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 65 'zext' 'select_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node add_ln45_2)   --->   "%p_cast = mul i16 %select_ln34_1_cast, i16 225" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 66 'mul' 'p_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [2/3] (0.99ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_5 = mul i8 %zext_ln35, i8 13" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 67 'mul' 'empty_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %c, i9 1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 68 'add' 'add_ln34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %add_ln34, i9 %add_ln3422" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 69 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %c, i9 %c16" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 70 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 71 [2/3] (0.99ns) (grouped into DSP with root node add_ln45_2)   --->   "%p_cast = mul i16 %select_ln34_1_cast, i16 225" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 71 'mul' 'p_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (1.74ns)   --->   "%mul_ln35 = mul i16 %select_ln34_1_cast, i16 169" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 72 'mul' 'mul_ln35' <Predicate = (!or_ln39_1)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%empty_5 = mul i8 %zext_ln35, i8 13" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 73 'mul' 'empty_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%zext_ln36 = zext i8 %empty_5" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36]   --->   Operation 74 'zext' 'zext_ln36' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i16 %mul_ln35, i16 %zext_ln36" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 75 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_2)   --->   "%p_cast = mul i16 %select_ln34_1_cast, i16 225" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34]   --->   Operation 76 'mul' 'p_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %j_mid2" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36]   --->   Operation 77 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i4 %j_mid2" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:36]   --->   Operation 78 'zext' 'zext_ln36_2' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_2 = add i16 %p_cast, i16 %zext_ln36_1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 79 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_3 = add i16 %mul_ln35, i16 %zext_ln36" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 80 'add' 'add_ln45_3' <Predicate = (!or_ln39_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln45_4 = add i5 %zext_ln36_2, i5 18" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 81 'add' 'add_ln45_4' <Predicate = (!or_ln39_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i5 %add_ln45_4" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 82 'sext' 'sext_ln45' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.85ns)   --->   "%add_ln45_1 = add i16 %sext_ln45, i16 %add_ln45_3" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 83 'add' 'add_ln45_1' <Predicate = (!or_ln39_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i16 %add_ln45_1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 84 'zext' 'zext_ln45_1' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%inp_img_addr = getelementptr i32 %inp_img, i64 0, i64 %zext_ln45_1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 85 'getelementptr' 'inp_img_addr' <Predicate = (!or_ln39_1)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.23ns)   --->   "%inp_img_load = load i16 %inp_img_addr" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 86 'load' 'inp_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57600, i64 57600, i64 57600"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_4" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35]   --->   Operation 89 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37]   --->   Operation 90 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45_2 = add i16 %p_cast, i16 %zext_ln36_1" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 91 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.85ns)   --->   "%add_ln45 = add i16 %add_ln45_2, i16 %p_cast7" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 92 'add' 'add_ln45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %add_ln45" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 93 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_load = load i16 %inp_img_addr" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 94 'load' 'inp_img_load' <Predicate = (!or_ln39_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>
ST_5 : Operation 95 [1/1] (0.44ns)   --->   "%empty_6 = select i1 %or_ln39_1, i32 0, i32 %inp_img_load" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39]   --->   Operation 95 'select' 'empty_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln45" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45]   --->   Operation 96 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln39 = store i32 %empty_6, i16 %out_img_addr" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39]   --->   Operation 97 'store' 'store_ln39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57600> <RAM>
ST_5 : Operation 98 [1/1] (0.42ns)   --->   "%ret_ln50 = ret" [AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:50]   --->   Operation 98 'ret' 'ret_ln50' <Predicate = (icmp_ln34)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.090ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i18' [16]  (0.427 ns)
	'load' operation 4 bit ('i18_load', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34) on local variable 'i18' [27]  (0.000 ns)
	'select' operation 4 bit ('select_ln34', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34) [32]  (0.391 ns)
	'add' operation 4 bit ('add_ln35', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35) [36]  (0.797 ns)
	'select' operation 4 bit ('i', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35) [39]  (0.391 ns)
	'icmp' operation 1 bit ('cmp10', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35) [49]  (0.797 ns)
	'or' operation 1 bit ('or_ln39', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39) [56]  (0.000 ns)
	'or' operation 1 bit ('or_ln39_1', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39) [58]  (0.287 ns)

 <State 2>: 1.601ns
The critical path consists of the following:
	'load' operation 9 bit ('c16_load', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34) on local variable 'c16' [25]  (0.000 ns)
	'select' operation 9 bit ('c', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34) [35]  (0.398 ns)
	'add' operation 9 bit ('add_ln34', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34) [78]  (0.776 ns)
	'store' operation 0 bit ('store_ln34', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34) of variable 'add_ln34', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34 on local variable 'add_ln3422' [80]  (0.427 ns)

 <State 3>: 2.385ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln35', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35) [43]  (1.740 ns)
	'add' operation 16 bit of DSP[62] ('add_ln45_3', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45) [62]  (0.645 ns)

 <State 4>: 2.879ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln45_4', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45) [63]  (0.789 ns)
	'add' operation 16 bit ('add_ln45_1', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45) [65]  (0.853 ns)
	'getelementptr' operation 16 bit ('inp_img_addr', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45) [67]  (0.000 ns)
	'load' operation 32 bit ('inp_img_load', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45) on array 'inp_img' [68]  (1.237 ns)

 <State 5>: 2.923ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_img_load', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:45) on array 'inp_img' [68]  (1.237 ns)
	'select' operation 32 bit ('empty_6', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39) [69]  (0.449 ns)
	'store' operation 0 bit ('store_ln39', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39) of variable 'empty_6', AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:39 on array 'out_img' [71]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
