Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc adda_test.ucf -p
xc6slx9-ftg256-2 adda_test.ngc adda_test.ngd

Reading NGO file "E:/Project/AX309/Verilog/23_adda_test/adda_test.ngc" ...
Loading design module "ipcore_dir/ROM.ngc"...
Loading design module
"E:\Project\AX309\Verilog\23_adda_test/chipscope_ila.ngc"...
Loading design module
"E:\Project\AX309\Verilog\23_adda_test/chipscope_icon.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "adda_test.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk', used in period specification
   'TS_sys_clk', was traced into DCM_SP instance PLL_inst/dcm_sp_inst. The
   following new TNM groups and period specifications were generated at the
   DCM_SP output(s): 
   CLK0: <TIMESPEC TS_PLL_inst_clk0 = PERIOD "PLL_inst_clk0" TS_sys_clk HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk', used in period specification
   'TS_sys_clk', was traced into DCM_SP instance PLL_inst/dcm_sp_inst. The
   following new TNM groups and period specifications were generated at the
   DCM_SP output(s): 
   CLKDV: <TIMESPEC TS_PLL_inst_clkdv = PERIOD "PLL_inst_clkdv" TS_sys_clk / 2
   HIGH 50%>

Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 225356 kilobytes

Writing NGD file "adda_test.ngd" ...
Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "adda_test.bld"...
