// Seed: 488555892
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input logic id_2,
    input supply1 id_3,
    output tri id_4,
    output wand id_5,
    output wire id_6,
    output logic id_7,
    input wire id_8,
    output wire id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri id_13,
    output wire id_14,
    input wire id_15
);
  initial if (1'b0 ^ id_11) id_7 <= id_2;
  wire id_17;
  module_0(
      id_17, id_17
  );
  assign id_4 = id_3;
endmodule
