==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/block_best_unroll_best/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 110.094 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.247 seconds; current allocated memory: 111.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/block_best_unroll_best/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:38:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:38:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:20:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:20:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:22:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:22:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k1' (conv2D0.cpp:25:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:25:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k2' (conv2D0.cpp:27:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:27:11) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:16:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:16:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:13:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:13:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.346 seconds; current allocated memory: 114.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 118.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 120.227 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 140.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 140.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 140.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 143.641 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 150.070 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 156.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-789] **** Estimated Fmax: 154.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.151 seconds; current allocated memory: 46.449 MB.
