Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 28 22:08:58 2023
| Host         : DESKTOP-MF2KNL9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    25          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: u_clk_divider_main/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_clk_divider_sseg/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.003        0.000                      0                   39        0.275        0.000                      0                   39        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.003        0.000                      0                   39        0.275        0.000                      0                   39        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.739%)  route 3.164ns (79.261%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          1.190     9.010    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.134 r  u_clk_divider_sseg/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.134    u_clk_divider_sseg/count[14]
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.845    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.137    u_clk_divider_sseg/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.856ns (21.291%)  route 3.164ns (78.709%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          1.190     9.010    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.162 r  u_clk_divider_sseg/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.162    u_clk_divider_sseg/count[17]
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.845    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[17]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.075    15.181    u_clk_divider_sseg/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.539%)  route 3.016ns (78.461%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          1.041     8.862    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.986 r  u_clk_divider_sseg/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.986    u_clk_divider_sseg/count[6]
    SLICE_X63Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    u_clk_divider_sseg/CLK
    SLICE_X63Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.029    15.111    u_clk_divider_sseg/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.856ns (22.106%)  route 3.016ns (77.894%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          1.041     8.862    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.152     9.014 r  u_clk_divider_sseg/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.014    u_clk_divider_sseg/count[9]
    SLICE_X63Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    u_clk_divider_sseg/CLK
    SLICE_X63Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[9]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.075    15.157    u_clk_divider_sseg/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 u_clk_divider_main/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 2.119ns (56.054%)  route 1.661ns (43.946%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.633     5.154    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_clk_divider_main/count_reg[1]/Q
                         net (fo=2, routed)           0.859     6.470    u_clk_divider_main/count[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.126 r  u_clk_divider_main/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_clk_divider_main/count0_carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_clk_divider_main/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_clk_divider_main/count0_carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_clk_divider_main/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_clk_divider_main/count0_carry__1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_clk_divider_main/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_clk_divider_main/count0_carry__2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.802 r  u_clk_divider_main/count0_carry__3/O[1]
                         net (fo=1, routed)           0.802     8.604    u_clk_divider_main/count0_carry__3_n_6
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.331     8.935 r  u_clk_divider_main/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.935    u_clk_divider_main/count_0[18]
    SLICE_X62Y17         FDCE                                         r  u_clk_divider_main/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.511    14.852    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y17         FDCE                                         r  u_clk_divider_main/count_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.075    15.166    u_clk_divider_main/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 u_clk_divider_main/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.975ns (53.361%)  route 1.726ns (46.639%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.633     5.154    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  u_clk_divider_main/count_reg[1]/Q
                         net (fo=2, routed)           0.859     6.470    u_clk_divider_main/count[1]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.126 r  u_clk_divider_main/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_clk_divider_main/count0_carry_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_clk_divider_main/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_clk_divider_main/count0_carry__0_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_clk_divider_main/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_clk_divider_main/count0_carry__1_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_clk_divider_main/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_clk_divider_main/count0_carry__2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.690 r  u_clk_divider_main/count0_carry__3/O[0]
                         net (fo=1, routed)           0.867     8.556    u_clk_divider_main/count0_carry__3_n_7
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.299     8.855 r  u_clk_divider_main/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.855    u_clk_divider_main/count_0[17]
    SLICE_X62Y17         FDCE                                         r  u_clk_divider_main/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.511    14.852    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y17         FDCE                                         r  u_clk_divider_main/count_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.029    15.120    u_clk_divider_main/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.663%)  route 2.826ns (77.337%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          0.851     8.671    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.795 r  u_clk_divider_sseg/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.795    u_clk_divider_sseg/count[7]
    SLICE_X65Y24         FDCE                                         r  u_clk_divider_sseg/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    u_clk_divider_sseg/CLK
    SLICE_X65Y24         FDCE                                         r  u_clk_divider_sseg/count_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    u_clk_divider_sseg/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.856ns (23.251%)  route 2.826ns (76.749%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          0.851     8.671    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.152     8.823 r  u_clk_divider_sseg/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.823    u_clk_divider_sseg/count[8]
    SLICE_X65Y24         FDCE                                         r  u_clk_divider_sseg/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    u_clk_divider_sseg/CLK
    SLICE_X65Y24         FDCE                                         r  u_clk_divider_sseg/count_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    u_clk_divider_sseg/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.814%)  route 2.801ns (77.186%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          0.827     8.647    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.771 r  u_clk_divider_sseg/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.771    u_clk_divider_sseg/count[10]
    SLICE_X65Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    u_clk_divider_sseg/CLK
    SLICE_X65Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[10]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.029    15.111    u_clk_divider_sseg/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u_clk_divider_sseg/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.826%)  route 2.799ns (77.174%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  u_clk_divider_sseg/count_reg[14]/Q
                         net (fo=2, routed)           1.138     6.735    u_clk_divider_sseg/count_reg_n_0_[14]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.859 r  u_clk_divider_sseg/count[17]_i_3/O
                         net (fo=1, routed)           0.837     7.696    u_clk_divider_sseg/count[17]_i_3_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          0.825     8.645    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.769 r  u_clk_divider_sseg/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     8.769    u_clk_divider_sseg/count[11]
    SLICE_X65Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    u_clk_divider_sseg/CLK
    SLICE_X65Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[11]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.031    15.113    u_clk_divider_sseg/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  6.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_clk_divider_sseg/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  u_clk_divider_sseg/count_reg[0]/Q
                         net (fo=3, routed)           0.180     1.788    u_clk_divider_sseg/count_reg_n_0_[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  u_clk_divider_sseg/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    u_clk_divider_sseg/count[0]
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.091     1.557    u_clk_divider_sseg/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_clk_divider_main/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    u_clk_divider_main/clk_div_reg_0
    SLICE_X64Y13         FDCE                                         r  u_clk_divider_main/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_clk_divider_main/count_reg[0]/Q
                         net (fo=3, routed)           0.188     1.826    u_clk_divider_main/count[0]
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.871 r  u_clk_divider_main/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    u_clk_divider_main/count_0[0]
    SLICE_X64Y13         FDCE                                         r  u_clk_divider_main/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X64Y13         FDCE                                         r  u_clk_divider_main/count_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDCE (Hold_fdce_C_D)         0.120     1.594    u_clk_divider_main/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 u_clk_divider_sseg/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.277ns (54.868%)  route 0.228ns (45.132%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    u_clk_divider_sseg/CLK
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.128     1.594 f  u_clk_divider_sseg/count_reg[3]/Q
                         net (fo=2, routed)           0.100     1.694    u_clk_divider_sseg/count_reg_n_0_[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.098     1.792 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          0.128     1.920    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.051     1.971 r  u_clk_divider_sseg/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.971    u_clk_divider_sseg/count[5]
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    u_clk_divider_sseg/CLK
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/count_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.107     1.573    u_clk_divider_sseg/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 u_clk_divider_sseg/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.271ns (54.325%)  route 0.228ns (45.675%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    u_clk_divider_sseg/CLK
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.128     1.594 f  u_clk_divider_sseg/count_reg[3]/Q
                         net (fo=2, routed)           0.100     1.694    u_clk_divider_sseg/count_reg_n_0_[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.098     1.792 r  u_clk_divider_sseg/count[17]_i_2/O
                         net (fo=18, routed)          0.128     1.920    u_clk_divider_sseg/count[17]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.965 r  u_clk_divider_sseg/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.965    u_clk_divider_sseg/count[4]
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    u_clk_divider_sseg/CLK
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/count_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    u_clk_divider_sseg/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 u_clk_divider_main/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.970%)  route 0.311ns (55.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    u_clk_divider_main/clk_div_reg_0
    SLICE_X64Y13         FDCE                                         r  u_clk_divider_main/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_clk_divider_main/count_reg[0]/Q
                         net (fo=3, routed)           0.163     1.802    u_clk_divider_main/count[0]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  u_clk_divider_main/count[18]_i_2/O
                         net (fo=19, routed)          0.147     1.994    u_clk_divider_main/count[18]_i_2_n_0
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  u_clk_divider_main/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.039    u_clk_divider_main/count_0[1]
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.092     1.581    u_clk_divider_main/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 u_clk_divider_sseg/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_sseg/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.568%)  route 0.368ns (66.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    u_clk_divider_sseg/CLK
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_clk_divider_sseg/clk_div_reg/Q
                         net (fo=5, routed)           0.368     1.975    u_clk_divider_sseg/clk_div_reg_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     2.020 r  u_clk_divider_sseg/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000     2.020    u_clk_divider_sseg/clk_div_i_1__0_n_0
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    u_clk_divider_sseg/CLK
    SLICE_X65Y23         FDCE                                         r  u_clk_divider_sseg/clk_div_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.091     1.557    u_clk_divider_sseg/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_clk_divider_main/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.430%)  route 0.388ns (67.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_clk_divider_main/clk_div_reg/Q
                         net (fo=22, routed)          0.388     2.003    u_clk_divider_main/CLK
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  u_clk_divider_main/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.048    u_clk_divider_main/clk_div_i_1_n_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/clk_div_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.091     1.565    u_clk_divider_main/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 u_clk_divider_main/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y15         FDCE                                         r  u_clk_divider_main/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_clk_divider_main/count_reg[11]/Q
                         net (fo=2, routed)           0.062     1.677    u_clk_divider_main/count[11]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  u_clk_divider_main/count0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.949    u_clk_divider_main/count0_carry__1_n_5
    SLICE_X62Y15         LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  u_clk_divider_main/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.057    u_clk_divider_main/count_0[11]
    SLICE_X62Y15         FDCE                                         r  u_clk_divider_main/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y15         FDCE                                         r  u_clk_divider_main/count_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.092     1.566    u_clk_divider_main/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 u_clk_divider_main/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.257ns (41.898%)  route 0.356ns (58.102%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    u_clk_divider_main/clk_div_reg_0
    SLICE_X64Y13         FDCE                                         r  u_clk_divider_main/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_clk_divider_main/count_reg[0]/Q
                         net (fo=3, routed)           0.163     1.802    u_clk_divider_main/count[0]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  u_clk_divider_main/count[18]_i_2/O
                         net (fo=19, routed)          0.193     2.040    u_clk_divider_main/count[18]_i_2_n_0
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.048     2.088 r  u_clk_divider_main/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.088    u_clk_divider_main/count_0[3]
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.107     1.596    u_clk_divider_main/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 u_clk_divider_main/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_divider_main/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.255ns (39.994%)  route 0.383ns (60.006%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    u_clk_divider_main/clk_div_reg_0
    SLICE_X64Y13         FDCE                                         r  u_clk_divider_main/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  u_clk_divider_main/count_reg[0]/Q
                         net (fo=3, routed)           0.163     1.802    u_clk_divider_main/count[0]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  u_clk_divider_main/count[18]_i_2/O
                         net (fo=19, routed)          0.219     2.066    u_clk_divider_main/count[18]_i_2_n_0
    SLICE_X64Y14         LUT2 (Prop_lut2_I0_O)        0.046     2.112 r  u_clk_divider_main/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.112    u_clk_divider_main/count_0[7]
    SLICE_X64Y14         FDCE                                         r  u_clk_divider_main/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X64Y14         FDCE                                         r  u_clk_divider_main/count_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X64Y14         FDCE (Hold_fdce_C_D)         0.131     1.620    u_clk_divider_main/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   u_clk_divider_main/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   u_clk_divider_main/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   u_clk_divider_main/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   u_clk_divider_main/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   u_clk_divider_main/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   u_clk_divider_main/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   u_clk_divider_main/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   u_clk_divider_main/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   u_clk_divider_main/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_clk_divider_main/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_clk_divider_main/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   u_clk_divider_main/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   u_clk_divider_main/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_clk_divider_main/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   u_clk_divider_main/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   u_clk_divider_main/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   u_clk_divider_main/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   u_clk_divider_main/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_counter/counter_value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.970ns  (logic 5.374ns (35.895%)  route 9.597ns (64.105%))
  Logic Levels:           10  (FDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[15]/C
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/counter_value_reg[15]/Q
                         net (fo=16, routed)          0.850     1.269    u_counter/counter_value_reg_n_0_[15]
    SLICE_X58Y8          LUT6 (Prop_lut6_I3_O)        0.299     1.568 r  u_counter/sseg_ca_OBUF[6]_inst_i_84/O
                         net (fo=4, routed)           1.039     2.607    u_counter/sseg_ca_OBUF[6]_inst_i_84_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_counter/sseg_ca_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           1.024     3.755    u_counter/sseg_ca_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  u_counter/sseg_ca_OBUF[6]_inst_i_60/O
                         net (fo=5, routed)           1.052     4.931    u_counter/sseg_ca_OBUF[6]_inst_i_60_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.055 r  u_counter/sseg_ca_OBUF[6]_inst_i_48/O
                         net (fo=11, routed)          1.073     6.128    u_counter/sseg_ca_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  u_counter/sseg_ca_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.667     6.919    u_counter/sseg_ca_OBUF[6]_inst_i_41_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.043 r  u_counter/sseg_ca_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.940     7.984    u_sseg_x4/u_ring_counter/sseg_ca_OBUF[6]_inst_i_1_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.108 r  u_sseg_x4/u_ring_counter/sseg_ca_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     8.940    u_counter/sseg_ca[0]
    SLICE_X64Y11         LUT4 (Prop_lut4_I1_O)        0.152     9.092 r  u_counter/sseg_ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.118    11.211    sseg_ca_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.970 r  sseg_ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.970    sseg_ca[3]
    V8                                                                r  sseg_ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/counter_value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_ca[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.785ns  (logic 5.323ns (36.000%)  route 9.463ns (64.000%))
  Logic Levels:           10  (FDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[15]/C
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/counter_value_reg[15]/Q
                         net (fo=16, routed)          0.850     1.269    u_counter/counter_value_reg_n_0_[15]
    SLICE_X58Y8          LUT6 (Prop_lut6_I3_O)        0.299     1.568 r  u_counter/sseg_ca_OBUF[6]_inst_i_84/O
                         net (fo=4, routed)           1.039     2.607    u_counter/sseg_ca_OBUF[6]_inst_i_84_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_counter/sseg_ca_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           1.024     3.755    u_counter/sseg_ca_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  u_counter/sseg_ca_OBUF[6]_inst_i_60/O
                         net (fo=5, routed)           1.052     4.931    u_counter/sseg_ca_OBUF[6]_inst_i_60_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.055 r  u_counter/sseg_ca_OBUF[6]_inst_i_48/O
                         net (fo=11, routed)          1.080     6.135    u_counter/sseg_ca_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.259 r  u_counter/sseg_ca_OBUF[6]_inst_i_28/O
                         net (fo=3, routed)           0.880     7.140    u_counter/sseg_ca_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.264 r  u_counter/sseg_ca_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.649     7.913    u_counter/sseg_ca_OBUF[6]_inst_i_20_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.037 r  u_counter/sseg_ca_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.822     8.859    u_counter/sseg_ca_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.146     9.005 r  u_counter/sseg_ca_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066    11.071    sseg_ca_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.785 r  sseg_ca_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.785    sseg_ca[0]
    W7                                                                r  sseg_ca[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/counter_value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_ca[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.612ns  (logic 5.115ns (35.007%)  route 9.497ns (64.993%))
  Logic Levels:           10  (FDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[15]/C
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/counter_value_reg[15]/Q
                         net (fo=16, routed)          0.850     1.269    u_counter/counter_value_reg_n_0_[15]
    SLICE_X58Y8          LUT6 (Prop_lut6_I3_O)        0.299     1.568 r  u_counter/sseg_ca_OBUF[6]_inst_i_84/O
                         net (fo=4, routed)           1.039     2.607    u_counter/sseg_ca_OBUF[6]_inst_i_84_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_counter/sseg_ca_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           1.024     3.755    u_counter/sseg_ca_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  u_counter/sseg_ca_OBUF[6]_inst_i_60/O
                         net (fo=5, routed)           1.052     4.931    u_counter/sseg_ca_OBUF[6]_inst_i_60_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.055 r  u_counter/sseg_ca_OBUF[6]_inst_i_48/O
                         net (fo=11, routed)          1.080     6.135    u_counter/sseg_ca_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.259 r  u_counter/sseg_ca_OBUF[6]_inst_i_28/O
                         net (fo=3, routed)           0.880     7.140    u_counter/sseg_ca_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  u_counter/sseg_ca_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.649     7.913    u_counter/sseg_ca_OBUF[6]_inst_i_20_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.037 f  u_counter/sseg_ca_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.822     8.859    u_counter/sseg_ca_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.983 r  u_counter/sseg_ca_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.100    11.083    sseg_ca_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.612 r  sseg_ca_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.612    sseg_ca[1]
    W6                                                                r  sseg_ca[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/counter_value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_ca[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.583ns  (logic 5.326ns (36.525%)  route 9.257ns (63.475%))
  Logic Levels:           10  (FDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[15]/C
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/counter_value_reg[15]/Q
                         net (fo=16, routed)          0.850     1.269    u_counter/counter_value_reg_n_0_[15]
    SLICE_X58Y8          LUT6 (Prop_lut6_I3_O)        0.299     1.568 r  u_counter/sseg_ca_OBUF[6]_inst_i_84/O
                         net (fo=4, routed)           1.039     2.607    u_counter/sseg_ca_OBUF[6]_inst_i_84_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_counter/sseg_ca_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           1.024     3.755    u_counter/sseg_ca_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  u_counter/sseg_ca_OBUF[6]_inst_i_60/O
                         net (fo=5, routed)           1.052     4.931    u_counter/sseg_ca_OBUF[6]_inst_i_60_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.055 r  u_counter/sseg_ca_OBUF[6]_inst_i_48/O
                         net (fo=11, routed)          1.080     6.135    u_counter/sseg_ca_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.259 r  u_counter/sseg_ca_OBUF[6]_inst_i_28/O
                         net (fo=3, routed)           0.880     7.140    u_counter/sseg_ca_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.264 r  u_counter/sseg_ca_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.649     7.913    u_counter/sseg_ca_OBUF[6]_inst_i_20_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.037 r  u_counter/sseg_ca_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     8.854    u_counter/sseg_ca_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.153     9.007 r  u_counter/sseg_ca_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.872    sseg_ca_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.583 r  sseg_ca_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.583    sseg_ca[5]
    V5                                                                r  sseg_ca[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/counter_value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_ca[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.510ns  (logic 5.121ns (35.295%)  route 9.388ns (64.705%))
  Logic Levels:           10  (FDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[15]/C
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/counter_value_reg[15]/Q
                         net (fo=16, routed)          0.850     1.269    u_counter/counter_value_reg_n_0_[15]
    SLICE_X58Y8          LUT6 (Prop_lut6_I3_O)        0.299     1.568 r  u_counter/sseg_ca_OBUF[6]_inst_i_84/O
                         net (fo=4, routed)           1.039     2.607    u_counter/sseg_ca_OBUF[6]_inst_i_84_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_counter/sseg_ca_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           1.024     3.755    u_counter/sseg_ca_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  u_counter/sseg_ca_OBUF[6]_inst_i_60/O
                         net (fo=5, routed)           1.052     4.931    u_counter/sseg_ca_OBUF[6]_inst_i_60_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.055 r  u_counter/sseg_ca_OBUF[6]_inst_i_48/O
                         net (fo=11, routed)          1.073     6.128    u_counter/sseg_ca_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.252 f  u_counter/sseg_ca_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.667     6.919    u_counter/sseg_ca_OBUF[6]_inst_i_41_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.043 r  u_counter/sseg_ca_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.940     7.984    u_sseg_x4/u_ring_counter/sseg_ca_OBUF[6]_inst_i_1_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.108 r  u_sseg_x4/u_ring_counter/sseg_ca_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     8.940    u_counter/sseg_ca[0]
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     9.064 r  u_counter/sseg_ca_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.910    10.974    sseg_ca_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.510 r  sseg_ca_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.510    sseg_ca[2]
    U8                                                                r  sseg_ca[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/counter_value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.368ns  (logic 5.106ns (35.536%)  route 9.262ns (64.464%))
  Logic Levels:           10  (FDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[15]/C
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/counter_value_reg[15]/Q
                         net (fo=16, routed)          0.850     1.269    u_counter/counter_value_reg_n_0_[15]
    SLICE_X58Y8          LUT6 (Prop_lut6_I3_O)        0.299     1.568 r  u_counter/sseg_ca_OBUF[6]_inst_i_84/O
                         net (fo=4, routed)           1.039     2.607    u_counter/sseg_ca_OBUF[6]_inst_i_84_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_counter/sseg_ca_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           1.024     3.755    u_counter/sseg_ca_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  u_counter/sseg_ca_OBUF[6]_inst_i_60/O
                         net (fo=5, routed)           1.052     4.931    u_counter/sseg_ca_OBUF[6]_inst_i_60_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.055 r  u_counter/sseg_ca_OBUF[6]_inst_i_48/O
                         net (fo=11, routed)          1.080     6.135    u_counter/sseg_ca_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.259 r  u_counter/sseg_ca_OBUF[6]_inst_i_28/O
                         net (fo=3, routed)           0.880     7.140    u_counter/sseg_ca_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.264 f  u_counter/sseg_ca_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.649     7.913    u_counter/sseg_ca_OBUF[6]_inst_i_20_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.037 f  u_counter/sseg_ca_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     8.854    u_counter/sseg_ca_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.978 r  u_counter/sseg_ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.871    10.848    sseg_ca_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.368 r  sseg_ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.368    sseg_ca[4]
    U5                                                                r  sseg_ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/counter_value_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg_ca[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.186ns  (logic 5.117ns (36.075%)  route 9.068ns (63.925%))
  Logic Levels:           10  (FDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[15]/C
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/counter_value_reg[15]/Q
                         net (fo=16, routed)          0.850     1.269    u_counter/counter_value_reg_n_0_[15]
    SLICE_X58Y8          LUT6 (Prop_lut6_I3_O)        0.299     1.568 r  u_counter/sseg_ca_OBUF[6]_inst_i_84/O
                         net (fo=4, routed)           1.039     2.607    u_counter/sseg_ca_OBUF[6]_inst_i_84_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.124     2.731 r  u_counter/sseg_ca_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           1.024     3.755    u_counter/sseg_ca_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  u_counter/sseg_ca_OBUF[6]_inst_i_60/O
                         net (fo=5, routed)           1.052     4.931    u_counter/sseg_ca_OBUF[6]_inst_i_60_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.055 r  u_counter/sseg_ca_OBUF[6]_inst_i_48/O
                         net (fo=11, routed)          1.080     6.135    u_counter/sseg_ca_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.259 r  u_counter/sseg_ca_OBUF[6]_inst_i_28/O
                         net (fo=3, routed)           0.880     7.140    u_counter/sseg_ca_OBUF[6]_inst_i_28_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.264 r  u_counter/sseg_ca_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.649     7.913    u_counter/sseg_ca_OBUF[6]_inst_i_20_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.037 r  u_counter/sseg_ca_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     8.868    u_counter/sseg_ca_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.992 r  u_counter/sseg_ca_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.654    sseg_ca_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.186 r  sseg_ca_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.186    sseg_ca[6]
    U7                                                                r  sseg_ca[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/LED_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.346ns  (logic 4.124ns (49.410%)  route 4.222ns (50.590%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u_counter/LED_reg[1]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/LED_reg[1]/Q
                         net (fo=5, routed)           4.222     4.641    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     8.346 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.346    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/LED_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.961ns (51.225%)  route 3.771ns (48.775%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u_counter/LED_reg[0]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_counter/LED_reg[0]/Q
                         net (fo=5, routed)           3.771     4.227    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.732 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.732    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/LED_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.100ns (53.616%)  route 3.547ns (46.384%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u_counter/LED_reg[3]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_counter/LED_reg[3]/Q
                         net (fo=4, routed)           3.547     3.966    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     7.647 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.647    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sseg_x4/u_ring_counter/ring_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_sseg_x4/u_ring_counter/ring_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.305%)  route 0.190ns (53.695%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE                         0.000     0.000 r  u_sseg_x4/u_ring_counter/ring_reg[2]/C
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u_sseg_x4/u_ring_counter/ring_reg[2]/Q
                         net (fo=6, routed)           0.190     0.354    u_sseg_x4/u_ring_counter/Q[2]
    SLICE_X64Y22         FDPE                                         r  u_sseg_x4/u_ring_counter/ring_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/LED_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.184ns (49.576%)  route 0.187ns (50.424%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u_counter/LED_reg[0]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/LED_reg[0]/Q
                         net (fo=5, routed)           0.187     0.328    u_counter/LED_reg[3]_0[0]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.043     0.371 r  u_counter/LED[3]_i_2/O
                         net (fo=1, routed)           0.000     0.371    u_counter/LED[3]_i_2_n_0
    SLICE_X58Y14         FDCE                                         r  u_counter/LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/LED_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/LED_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.846%)  route 0.187ns (50.154%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u_counter/LED_reg[0]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/LED_reg[0]/Q
                         net (fo=5, routed)           0.187     0.328    u_counter/LED_reg[3]_0[0]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.373 r  u_counter/LED[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u_counter/LED[2]_i_1_n_0
    SLICE_X58Y14         FDCE                                         r  u_counter/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/LED_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.183ns (48.023%)  route 0.198ns (51.977%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u_counter/LED_reg[0]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/LED_reg[0]/Q
                         net (fo=5, routed)           0.198     0.339    u_counter/LED_reg[3]_0[0]
    SLICE_X58Y14         LUT4 (Prop_lut4_I1_O)        0.042     0.381 r  u_counter/LED[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    u_counter/LED[1]_i_1_n_0
    SLICE_X58Y14         FDCE                                         r  u_counter/LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sseg_x4/u_ring_counter/ring_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_sseg_x4/u_ring_counter/ring_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.164ns (42.838%)  route 0.219ns (57.162%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDPE                         0.000     0.000 r  u_sseg_x4/u_ring_counter/ring_reg[1]/C
    SLICE_X64Y23         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u_sseg_x4/u_ring_counter/ring_reg[1]/Q
                         net (fo=6, routed)           0.219     0.383    u_sseg_x4/u_ring_counter/Q[1]
    SLICE_X64Y23         FDPE                                         r  u_sseg_x4/u_ring_counter/ring_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/LED_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.429%)  route 0.198ns (51.571%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE                         0.000     0.000 r  u_counter/LED_reg[0]/C
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_counter/LED_reg[0]/Q
                         net (fo=5, routed)           0.198     0.339    u_counter/LED_reg[3]_0[0]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.384 r  u_counter/LED[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    u_counter/LED[0]_i_1_n_0
    SLICE_X58Y14         FDCE                                         r  u_counter/LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/counter_value_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/counter_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDCE                         0.000     0.000 r  u_counter/counter_value_reg[0]/C
    SLICE_X60Y6          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u_counter/counter_value_reg[0]/Q
                         net (fo=4, routed)           0.190     0.354    u_counter/counter_value_reg_n_0_[0]
    SLICE_X60Y6          LUT2 (Prop_lut2_I0_O)        0.045     0.399 r  u_counter/counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    u_counter/counter_value_nxt[0]
    SLICE_X60Y6          FDCE                                         r  u_counter/counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sseg_x4/u_ring_counter/ring_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_sseg_x4/u_ring_counter/ring_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.164ns (40.249%)  route 0.243ns (59.751%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDPE                         0.000     0.000 r  u_sseg_x4/u_ring_counter/ring_reg[3]/C
    SLICE_X64Y22         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u_sseg_x4/u_ring_counter/ring_reg[3]/Q
                         net (fo=6, routed)           0.243     0.407    u_sseg_x4/u_ring_counter/Q[3]
    SLICE_X64Y23         FDCE                                         r  u_sseg_x4/u_ring_counter/ring_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sseg_x4/u_ring_counter/ring_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sseg_x4/u_ring_counter/ring_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.164ns (34.616%)  route 0.310ns (65.384%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u_sseg_x4/u_ring_counter/ring_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_sseg_x4/u_ring_counter/ring_reg[0]/Q
                         net (fo=6, routed)           0.310     0.474    u_sseg_x4/u_ring_counter/Q[0]
    SLICE_X64Y23         FDPE                                         r  u_sseg_x4/u_ring_counter/ring_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_counter/state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_counter/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.186ns (30.437%)  route 0.425ns (69.563%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE                         0.000     0.000 r  u_counter/state_reg/C
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_counter/state_reg/Q
                         net (fo=1, routed)           0.282     0.423    u_counter/state
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.468 r  u_counter/state_nxt/O
                         net (fo=17, routed)          0.144     0.611    u_counter/state_nxt__0
    SLICE_X59Y14         FDCE                                         r  u_counter/state_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 1.441ns (22.526%)  route 4.957ns (77.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.957     6.398    u_clk_divider_sseg/AR[0]
    SLICE_X63Y25         FDCE                                         f  u_clk_divider_sseg/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502     4.843    u_clk_divider_sseg/CLK
    SLICE_X63Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 1.441ns (22.526%)  route 4.957ns (77.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.957     6.398    u_clk_divider_sseg/AR[0]
    SLICE_X63Y25         FDCE                                         f  u_clk_divider_sseg/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502     4.843    u_clk_divider_sseg/CLK
    SLICE_X63Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.558%)  route 4.677ns (76.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.677     6.118    u_clk_divider_sseg/AR[0]
    SLICE_X65Y26         FDCE                                         f  u_clk_divider_sseg/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504     4.845    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.558%)  route 4.677ns (76.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.677     6.118    u_clk_divider_sseg/AR[0]
    SLICE_X65Y26         FDCE                                         f  u_clk_divider_sseg/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504     4.845    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.558%)  route 4.677ns (76.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.677     6.118    u_clk_divider_sseg/AR[0]
    SLICE_X65Y26         FDCE                                         f  u_clk_divider_sseg/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504     4.845    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.558%)  route 4.677ns (76.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.677     6.118    u_clk_divider_sseg/AR[0]
    SLICE_X65Y26         FDCE                                         f  u_clk_divider_sseg/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504     4.845    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.441ns (23.558%)  route 4.677ns (76.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.677     6.118    u_clk_divider_sseg/AR[0]
    SLICE_X65Y26         FDCE                                         f  u_clk_divider_sseg/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504     4.845    u_clk_divider_sseg/CLK
    SLICE_X65Y26         FDCE                                         r  u_clk_divider_sseg/count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.818ns  (logic 1.441ns (24.774%)  route 4.376ns (75.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.376     5.818    u_clk_divider_sseg/AR[0]
    SLICE_X65Y25         FDCE                                         f  u_clk_divider_sseg/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502     4.843    u_clk_divider_sseg/CLK
    SLICE_X65Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.818ns  (logic 1.441ns (24.774%)  route 4.376ns (75.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.376     5.818    u_clk_divider_sseg/AR[0]
    SLICE_X65Y25         FDCE                                         f  u_clk_divider_sseg/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502     4.843    u_clk_divider_sseg/CLK
    SLICE_X65Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_sseg/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.818ns  (logic 1.441ns (24.774%)  route 4.376ns (75.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=64, routed)          4.376     5.818    u_clk_divider_sseg/AR[0]
    SLICE_X65Y25         FDCE                                         f  u_clk_divider_sseg/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502     4.843    u_clk_divider_sseg/CLK
    SLICE_X65Y25         FDCE                                         r  u_clk_divider_sseg/count_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.210ns (11.829%)  route 1.562ns (88.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.562     1.771    u_clk_divider_main/AR[0]
    SLICE_X64Y13         FDCE                                         f  u_clk_divider_main/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X64Y13         FDCE                                         r  u_clk_divider_main/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.210ns (11.810%)  route 1.565ns (88.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.565     1.774    u_clk_divider_main/AR[0]
    SLICE_X62Y13         FDCE                                         f  u_clk_divider_main/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/clk_div_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.210ns (11.810%)  route 1.565ns (88.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.565     1.774    u_clk_divider_main/AR[0]
    SLICE_X62Y13         FDCE                                         f  u_clk_divider_main/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.210ns (11.810%)  route 1.565ns (88.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.565     1.774    u_clk_divider_main/AR[0]
    SLICE_X62Y13         FDCE                                         f  u_clk_divider_main/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.210ns (11.810%)  route 1.565ns (88.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.565     1.774    u_clk_divider_main/AR[0]
    SLICE_X62Y13         FDCE                                         f  u_clk_divider_main/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.774ns  (logic 0.210ns (11.810%)  route 1.565ns (88.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.565     1.774    u_clk_divider_main/AR[0]
    SLICE_X62Y13         FDCE                                         f  u_clk_divider_main/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y13         FDCE                                         r  u_clk_divider_main/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.210ns (11.658%)  route 1.588ns (88.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.588     1.797    u_clk_divider_main/AR[0]
    SLICE_X62Y15         FDCE                                         f  u_clk_divider_main/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y15         FDCE                                         r  u_clk_divider_main/count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.210ns (11.658%)  route 1.588ns (88.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.588     1.797    u_clk_divider_main/AR[0]
    SLICE_X62Y15         FDCE                                         f  u_clk_divider_main/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y15         FDCE                                         r  u_clk_divider_main/count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.210ns (11.658%)  route 1.588ns (88.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.588     1.797    u_clk_divider_main/AR[0]
    SLICE_X62Y15         FDCE                                         f  u_clk_divider_main/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y15         FDCE                                         r  u_clk_divider_main/count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_clk_divider_main/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.210ns (11.658%)  route 1.588ns (88.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=64, routed)          1.588     1.797    u_clk_divider_main/AR[0]
    SLICE_X62Y15         FDCE                                         f  u_clk_divider_main/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    u_clk_divider_main/clk_div_reg_0
    SLICE_X62Y15         FDCE                                         r  u_clk_divider_main/count_reg[9]/C





