{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587073811411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587073811417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 23:50:11 2020 " "Processing started: Thu Apr 16 23:50:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587073811417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073811417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off impix_system_top -c impix_system_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off impix_system_top -c impix_system_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073811417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587073817198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587073817198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_led_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_led_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_LED_driver-arch " "Found design unit 1: display_LED_driver-arch" {  } { { "display_LED_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_LED_driver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825791 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_LED_driver " "Found entity 1: display_LED_driver" {  } { { "display_LED_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_LED_driver.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg_driver-arch " "Found design unit 1: display_7seg_driver-arch" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825792 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg_driver " "Found entity 1: display_7seg_driver" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/impix_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file impix_system/synthesis/impix_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 impix_system-rtl " "Found design unit 1: impix_system-rtl" {  } { { "impix_system/synthesis/impix_system.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825795 ""} { "Info" "ISGN_ENTITY_NAME" "1 impix_system " "Found entity 1: impix_system" {  } { { "impix_system/synthesis/impix_system.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "impix_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "impix_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_irq_mapper_001 " "Found entity 1: impix_system_irq_mapper_001" {  } { { "impix_system/synthesis/submodules/impix_system_irq_mapper_001.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_irq_mapper " "Found entity 1: impix_system_irq_mapper" {  } { { "impix_system/synthesis/submodules/impix_system_irq_mapper.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0 " "Found entity 1: impix_system_mm_interconnect_0" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: impix_system_mm_interconnect_0_avalon_st_adapter" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_rsp_mux " "Found entity 1: impix_system_mm_interconnect_0_rsp_mux" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825812 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_rsp_demux " "Found entity 1: impix_system_mm_interconnect_0_rsp_demux" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_cmd_mux " "Found entity 1: impix_system_mm_interconnect_0_cmd_mux" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_cmd_demux " "Found entity 1: impix_system_mm_interconnect_0_cmd_demux" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825823 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825823 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825823 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825823 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587073825827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "impix_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "impix_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587073825830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "impix_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "impix_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "impix_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "impix_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "impix_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "impix_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file impix_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "impix_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825840 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "impix_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "impix_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel impix_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at impix_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587073825844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel impix_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at impix_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587073825844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: impix_system_mm_interconnect_0_router_002_default_decode" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825844 ""} { "Info" "ISGN_ENTITY_NAME" "2 impix_system_mm_interconnect_0_router_002 " "Found entity 2: impix_system_mm_interconnect_0_router_002" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel impix_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at impix_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587073825846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel impix_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at impix_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587073825846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_mm_interconnect_0_router_default_decode " "Found entity 1: impix_system_mm_interconnect_0_router_default_decode" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825846 ""} { "Info" "ISGN_ENTITY_NAME" "2 impix_system_mm_interconnect_0_router " "Found entity 2: impix_system_mm_interconnect_0_router" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "impix_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "impix_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "impix_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_sysid_qsys_0 " "Found entity 1: impix_system_sysid_qsys_0" {  } { { "impix_system/synthesis/submodules/impix_system_sysid_qsys_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_pio_sw " "Found entity 1: impix_system_pio_sw" {  } { { "impix_system/synthesis/submodules/impix_system_pio_sw.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_pio_ind.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_pio_ind.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_pio_ind " "Found entity 1: impix_system_pio_ind" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: impix_system_jtag_uart_0_sim_scfifo_w" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825861 ""} { "Info" "ISGN_ENTITY_NAME" "2 impix_system_jtag_uart_0_scfifo_w " "Found entity 2: impix_system_jtag_uart_0_scfifo_w" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825861 ""} { "Info" "ISGN_ENTITY_NAME" "3 impix_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: impix_system_jtag_uart_0_sim_scfifo_r" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825861 ""} { "Info" "ISGN_ENTITY_NAME" "4 impix_system_jtag_uart_0_scfifo_r " "Found entity 4: impix_system_jtag_uart_0_scfifo_r" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825861 ""} { "Info" "ISGN_ENTITY_NAME" "5 impix_system_jtag_uart_0 " "Found entity 5: impix_system_jtag_uart_0" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_hps_0 " "Found entity 1: impix_system_hps_0" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_hps_0_hps_io " "Found entity 1: impix_system_hps_0_hps_io" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0_hps_io.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "impix_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "impix_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "impix_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "impix_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_hps_0_hps_io_border " "Found entity 1: impix_system_hps_0_hps_io_border" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system/synthesis/submodules/impix_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file impix_system/synthesis/submodules/impix_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impix_system_hps_0_fpga_interfaces " "Found entity 1: impix_system_hps_0_fpga_interfaces" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impix_system_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file impix_system_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 impix_system_top-rtl " "Found design unit 1: impix_system_top-rtl" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825937 ""} { "Info" "ISGN_ENTITY_NAME" "1 impix_system_top " "Found entity 1: impix_system_top" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073825937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073825937 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073825938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "impix_system_top " "Elaborating entity \"impix_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587073826042 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR impix_system_top.vhd(10) " "VHDL Signal Declaration warning at impix_system_top.vhd(10): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA impix_system_top.vhd(11) " "VHDL Signal Declaration warning at impix_system_top.vhd(11): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N impix_system_top.vhd(12) " "VHDL Signal Declaration warning at impix_system_top.vhd(12): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE impix_system_top.vhd(13) " "VHDL Signal Declaration warning at impix_system_top.vhd(13): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK impix_system_top.vhd(14) " "VHDL Signal Declaration warning at impix_system_top.vhd(14): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N impix_system_top.vhd(15) " "VHDL Signal Declaration warning at impix_system_top.vhd(15): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM impix_system_top.vhd(17) " "VHDL Signal Declaration warning at impix_system_top.vhd(17): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N impix_system_top.vhd(18) " "VHDL Signal Declaration warning at impix_system_top.vhd(18): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM impix_system_top.vhd(19) " "VHDL Signal Declaration warning at impix_system_top.vhd(19): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N impix_system_top.vhd(20) " "VHDL Signal Declaration warning at impix_system_top.vhd(20): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073826043 "|impix_system_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system impix_system:impix_system_inst " "Elaborating entity \"impix_system\" for hierarchy \"impix_system:impix_system_inst\"" {  } { { "impix_system_top.vhd" "impix_system_inst" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_hps_0 impix_system:impix_system_inst\|impix_system_hps_0:hps_0 " "Elaborating entity \"impix_system_hps_0\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\"" {  } { { "impix_system/synthesis/impix_system.vhd" "hps_0" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_hps_0_fpga_interfaces impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"impix_system_hps_0_fpga_interfaces\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_hps_0_hps_io impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io " "Elaborating entity \"impix_system_hps_0_hps_io\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\"" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0.v" "hps_io" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_hps_0_hps_io_border impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border " "Elaborating entity \"impix_system_hps_0_hps_io_border\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\"" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0_hps_io.v" "border" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "impix_system/synthesis/submodules/impix_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826200 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "impix_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587073826201 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "impix_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587073826201 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826209 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073826211 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826247 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1587073826249 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587073826250 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1587073826255 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587073826255 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587073826345 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587073826345 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826357 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587073826364 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587073826364 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587073826364 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1587073826364 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073826564 ""}  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587073826564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073826599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073826599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "impix_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826816 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1587073826817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073826825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587073826852 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587073826852 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587073826852 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587073826852 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587073826852 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587073826853 "|impix_system_top|impix_system:impix_system_inst|impix_system_hps_0:hps_0|impix_system_hps_0_hps_io:hps_io|impix_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"impix_system:impix_system_inst\|impix_system_hps_0:hps_0\|impix_system_hps_0_hps_io:hps_io\|impix_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "impix_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_jtag_uart_0 impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"impix_system_jtag_uart_0\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\"" {  } { { "impix_system/synthesis/impix_system.vhd" "jtag_uart_0" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_jtag_uart_0_scfifo_w impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w " "Elaborating entity \"impix_system_jtag_uart_0_scfifo_w\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\"" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "the_impix_system_jtag_uart_0_scfifo_w" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827371 ""}  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587073827371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073827411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073827411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073827427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073827427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073827443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073827443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073827486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073827486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073827531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073827531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073827576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073827576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_w:the_impix_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_jtag_uart_0_scfifo_r impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_r:the_impix_system_jtag_uart_0_scfifo_r " "Elaborating entity \"impix_system_jtag_uart_0_scfifo_r\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|impix_system_jtag_uart_0_scfifo_r:the_impix_system_jtag_uart_0_scfifo_r\"" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "the_impix_system_jtag_uart_0_scfifo_r" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "impix_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073827850 ""}  } { { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587073827850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"impix_system:impix_system_inst\|impix_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:impix_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_pio_ind impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind " "Elaborating entity \"impix_system_pio_ind\" for hierarchy \"impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\"" {  } { { "impix_system/synthesis/impix_system.vhd" "pio_ind" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_pio_sw impix_system:impix_system_inst\|impix_system_pio_sw:pio_sw " "Elaborating entity \"impix_system_pio_sw\" for hierarchy \"impix_system:impix_system_inst\|impix_system_pio_sw:pio_sw\"" {  } { { "impix_system/synthesis/impix_system.vhd" "pio_sw" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_sysid_qsys_0 impix_system:impix_system_inst\|impix_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"impix_system_sysid_qsys_0\" for hierarchy \"impix_system:impix_system_inst\|impix_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "impix_system/synthesis/impix_system.vhd" "sysid_qsys_0" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0 impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"impix_system_mm_interconnect_0\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "impix_system/synthesis/impix_system.vhd" "mm_interconnect_0" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073827960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_sw_s1_translator\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "pio_sw_s1_translator" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_router impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router:router " "Elaborating entity \"impix_system_mm_interconnect_0_router\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router:router\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "router" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_router_default_decode impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router:router\|impix_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"impix_system_mm_interconnect_0_router_default_decode\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router:router\|impix_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_router_002 impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"impix_system_mm_interconnect_0_router_002\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router_002:router_002\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_router_002_default_decode impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router_002:router_002\|impix_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"impix_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_router_002:router_002\|impix_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_cmd_demux impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"impix_system_mm_interconnect_0_cmd_demux\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_cmd_mux impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"impix_system_mm_interconnect_0_cmd_mux\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_rsp_demux impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"impix_system_mm_interconnect_0_rsp_demux\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_rsp_mux impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"impix_system_mm_interconnect_0_rsp_mux\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_avalon_st_adapter impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"impix_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"impix_system:impix_system_inst\|impix_system_mm_interconnect_0:mm_interconnect_0\|impix_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|impix_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_irq_mapper impix_system:impix_system_inst\|impix_system_irq_mapper:irq_mapper " "Elaborating entity \"impix_system_irq_mapper\" for hierarchy \"impix_system:impix_system_inst\|impix_system_irq_mapper:irq_mapper\"" {  } { { "impix_system/synthesis/impix_system.vhd" "irq_mapper" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impix_system_irq_mapper_001 impix_system:impix_system_inst\|impix_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"impix_system_irq_mapper_001\" for hierarchy \"impix_system:impix_system_inst\|impix_system_irq_mapper_001:irq_mapper_001\"" {  } { { "impix_system/synthesis/impix_system.vhd" "irq_mapper_001" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller impix_system:impix_system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"impix_system:impix_system_inst\|altera_reset_controller:rst_controller\"" {  } { { "impix_system/synthesis/impix_system.vhd" "rst_controller" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/impix_system.vhd" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer impix_system:impix_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"impix_system:impix_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "impix_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer impix_system:impix_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"impix_system:impix_system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "impix_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg_driver display_7seg_driver:display_7seg_inst " "Elaborating entity \"display_7seg_driver\" for hierarchy \"display_7seg_driver:display_7seg_inst\"" {  } { { "impix_system_top.vhd" "display_7seg_inst" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828821 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 display_7seg_driver.vhd(29) " "VHDL Process Statement warning at display_7seg_driver.vhd(29): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587073828821 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 display_7seg_driver.vhd(29) " "VHDL Process Statement warning at display_7seg_driver.vhd(29): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 display_7seg_driver.vhd(29) " "VHDL Process Statement warning at display_7seg_driver.vhd(29): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 display_7seg_driver.vhd(29) " "VHDL Process Statement warning at display_7seg_driver.vhd(29): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 display_7seg_driver.vhd(29) " "VHDL Process Statement warning at display_7seg_driver.vhd(29): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 display_7seg_driver.vhd(29) " "VHDL Process Statement warning at display_7seg_driver.vhd(29): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX5\[0\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX5\[1\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX5\[2\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX5\[3\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828822 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX5\[4\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX5\[5\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX5\[6\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX4\[0\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX4\[1\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX4\[2\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX4\[3\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX4\[4\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX4\[5\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX4\[6\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX3\[0\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX3\[1\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX3\[2\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX3\[3\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX3\[4\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX3\[5\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX3\[6\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828823 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX2\[0\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX2\[1\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX2\[2\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX2\[3\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX2\[4\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX2\[5\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX2\[6\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX1\[0\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX1\[1\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX1\[2\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX1\[3\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX1\[4\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX1\[5\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX1\[6\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX0\[0\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828824 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX0\[1\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828825 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX0\[2\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828825 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX0\[3\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828825 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX0\[4\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828825 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX0\[5\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828825 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] display_7seg_driver.vhd(29) " "Inferred latch for \"HEX0\[6\]\" at display_7seg_driver.vhd(29)" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073828825 "|impix_system_top|display_7seg_driver:display_7seg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_LED_driver display_LED_driver:display_LED_inst " "Elaborating entity \"display_LED_driver\" for hierarchy \"display_LED_driver:display_LED_inst\"" {  } { { "impix_system_top.vhd" "display_LED_inst" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073828833 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587073830405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.16.23:50:34 Progress: Loading sldc87a2930/alt_sld_fab_wrapper_hw.tcl " "2020.04.16.23:50:34 Progress: Loading sldc87a2930/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073834540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073838066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073838199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073843021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073843165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073843306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073843477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073843477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073843477 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1587073844177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc87a2930/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc87a2930/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc87a2930/alt_sld_fab.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ip/sldc87a2930/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073844379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073844379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073844450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073844450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073844452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073844452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073844513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073844513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073844589 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073844589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073844589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/db/ip/sldc87a2930/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587073844651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073844651 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587073847715 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587073847801 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1587073847801 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX0\[4\] display_7seg_driver:display_7seg_inst\|HEX0\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[4\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX0\[3\] display_7seg_driver:display_7seg_inst\|HEX0\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[3\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX1\[6\] display_7seg_driver:display_7seg_inst\|HEX0\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[6\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX2\[1\] display_7seg_driver:display_7seg_inst\|HEX0\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[1\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX0\[5\] display_7seg_driver:display_7seg_inst\|HEX0\[2\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[5\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[2\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX2\[6\] display_7seg_driver:display_7seg_inst\|HEX0\[6\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[6\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX0\[6\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX1\[5\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[5\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX1\[4\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[4\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX1\[3\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[3\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX3\[1\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX3\[1\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX4\[6\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX4\[6\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX4\[5\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX4\[5\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX4\[4\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX4\[4\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX4\[3\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX4\[3\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX4\[0\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX4\[0\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX5\[6\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX5\[6\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX5\[5\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX5\[5\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX5\[4\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX5\[4\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX5\[3\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX5\[3\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX5\[2\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX5\[2\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX5\[1\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX5\[1\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX5\[0\] display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX5\[0\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX1\[2\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[2\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX3\[6\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX3\[6\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX3\[5\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX3\[5\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX3\[4\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX3\[4\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX3\[3\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX3\[3\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX3\[2\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX3\[2\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX3\[0\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX3\[0\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX4\[2\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX4\[2\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX4\[1\] display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX4\[1\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX1\[1\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX2\[4\] display_7seg_driver:display_7seg_inst\|HEX2\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[4\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX2\[3\] display_7seg_driver:display_7seg_inst\|HEX2\[0\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[3\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[0\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_7seg_driver:display_7seg_inst\|HEX2\[5\] display_7seg_driver:display_7seg_inst\|HEX2\[2\] " "Duplicate LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[5\]\" merged with LATCH primitive \"display_7seg_driver:display_7seg_inst\|HEX2\[2\]\"" {  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1587073847805 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1587073847805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX0\[0\] " "Latch display_7seg_driver:display_7seg_inst\|HEX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX0\[1\] " "Latch display_7seg_driver:display_7seg_inst\|HEX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX0\[2\] " "Latch display_7seg_driver:display_7seg_inst\|HEX0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[3\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX0\[6\] " "Latch display_7seg_driver:display_7seg_inst\|HEX0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX1\[0\] " "Latch display_7seg_driver:display_7seg_inst\|HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX1\[1\] " "Latch display_7seg_driver:display_7seg_inst\|HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[3\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX2\[0\] " "Latch display_7seg_driver:display_7seg_inst\|HEX2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[0\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_7seg_driver:display_7seg_inst\|HEX2\[2\] " "Latch display_7seg_driver:display_7seg_inst\|HEX2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[2\] " "Ports D and ENA on the latch are fed by the same signal impix_system:impix_system_inst\|impix_system_pio_ind:pio_ind\|data_out\[2\]" {  } { { "impix_system/synthesis/submodules/impix_system_pio_ind.v" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system/synthesis/submodules/impix_system_pio_ind.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587073847808 ""}  } { { "display_7seg_driver.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/display_7seg_driver.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587073847808 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587073848829 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587073848829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587073848831 "|impix_system_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587073848831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073849023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "265 " "265 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587073849750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "impix_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"impix_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587073849961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/output_files/impix_system_top.map.smsg " "Generated suppressed messages file C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/output_files/impix_system_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587073850740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 0 0 0 " "Adding 19 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587074010230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587074010230 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "impix_system_top.vhd" "" { Text "C:/Users/A6/Documents/intelFPGA/16.1/URS/image_pixelization/impix_system/impix_system_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1587074010656 "|impix_system_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1587074010656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2454 " "Implemented 2454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587074010663 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587074010663 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "86 " "Implemented 86 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587074010663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1550 " "Implemented 1550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587074010663 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587074010663 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1587074010663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587074010663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5145 " "Peak virtual memory: 5145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587074010737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 23:53:30 2020 " "Processing ended: Thu Apr 16 23:53:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587074010737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:19 " "Elapsed time: 00:03:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587074010737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587074010737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587074010737 ""}
