<profile>

<section name = "Vivado HLS Report for 'AddWeighted'" level="0">
<item name = "Date">Wed Jun 26 10:03:09 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">sobel_hls</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.454, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 2104921, 1, 2104921, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 2104920, 3 ~ 1949, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">0, 1946, 28, 1, 1, 0 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1433</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 28, 2348, 4744</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 144</column>
<column name="Register">0, -, 1192, 128</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 12, 3, 12</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sobel_hls_dadd_64rcU_U76">sobel_hls_dadd_64rcU, 0, 3, 445, 1149</column>
<column name="sobel_hls_dadd_64rcU_U77">sobel_hls_dadd_64rcU, 0, 3, 445, 1149</column>
<column name="sobel_hls_dmul_64sc4_U78">sobel_hls_dmul_64sc4, 0, 11, 317, 578</column>
<column name="sobel_hls_dmul_64sc4_U79">sobel_hls_dmul_64sc4, 0, 11, 317, 578</column>
<column name="sobel_hls_uitodp_tde_U80">sobel_hls_uitodp_tde, 0, 0, 412, 645</column>
<column name="sobel_hls_uitodp_tde_U81">sobel_hls_uitodp_tde, 0, 0, 412, 645</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_311_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_322_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_Val2_18_fu_548_p2">+, 0, 0, 15, 8, 8</column>
<column name="pos1_fu_611_p2">+, 0, 0, 12, 4, 12</column>
<column name="pos2_fu_620_p2">+, 0, 0, 12, 4, 12</column>
<column name="tmp_18_i_fu_512_p2">+, 0, 0, 12, 2, 12</column>
<column name="F2_fu_405_p2">-, 0, 0, 12, 11, 12</column>
<column name="man_V_1_fu_393_p2">-, 0, 0, 61, 1, 54</column>
<column name="tmp_5_i_fu_417_p2">-, 0, 0, 12, 1, 12</column>
<column name="Range1_all_ones_1_fu_669_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_2_i_fu_884_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_824_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state30_pp0_stage0_iter27">and, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_not_i_fu_943_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_1_i_i_fu_605_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond173_i_i_fu_797_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond175_i_i_fu_820_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_180_i_i_fu_839_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp13_i_fu_771_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp2_i_fu_573_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp34_i_fu_723_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp3_i_fu_578_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp46_i_fu_906_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp47_i_fu_911_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp50_i_demorgan_fu_966_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp51_i_fu_976_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp56_i_fu_1010_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp8_i_fu_754_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_599_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_663_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_900_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_demorgan_i_fu_934_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_13_i_fu_475_p2">ashr, 0, 0, 162, 54, 54</column>
<column name="tmp_24_i_fu_653_p2">ashr, 0, 0, 162, 54, 54</column>
<column name="Range1_all_zeros_1_fu_705_p2">icmp, 0, 0, 29, 54, 1</column>
<column name="Range2_all_ones_fu_807_p2">icmp, 0, 0, 29, 54, 54</column>
<column name="exitcond4_i_i_fu_306_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_i_i_fu_317_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_fu_453_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="tmp_17_i_fu_507_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="tmp_1_i_fu_411_p2">icmp, 0, 0, 13, 12, 1</column>
<column name="tmp_21_i_fu_629_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="tmp_26_i_fu_683_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="tmp_28_i_fu_829_p2">icmp, 0, 0, 29, 54, 1</column>
<column name="tmp_30_i_fu_699_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="tmp_6_i_fu_431_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_9_i_fu_437_p2">icmp, 0, 0, 13, 12, 6</column>
<column name="tmp_i_fu_399_p2">icmp, 0, 0, 29, 63, 1</column>
<column name="tmp_i_i_i_i_104_fu_359_p2">icmp, 0, 0, 29, 52, 1</column>
<column name="tmp_i_i_i_i_fu_353_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="Range2_V_1_fu_693_p2">lshr, 0, 0, 162, 54, 54</column>
<column name="r_V_fu_802_p2">lshr, 0, 0, 162, 2, 54</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_fu_953_p2">or, 0, 0, 2, 1, 1</column>
<column name="not_sel_tmp28_i_fu_593_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_177_i_i_fu_845_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_179_demorgan_i_i_fu_928_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp12_demorgan_i_fu_584_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp33_i_fu_717_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp55_demorgan_i_fu_999_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp4_fu_923_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_45_fu_987_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_s_fu_981_p2">or, 0, 0, 2, 1, 1</column>
<column name="F2_2_fu_423_p3">select, 0, 0, 12, 1, 12</column>
<column name="Range1_all_ones_2_i_s_fu_854_p3">select, 0, 0, 2, 1, 1</column>
<column name="Range1_all_zeros_2_i_fu_869_p3">select, 0, 0, 2, 1, 1</column>
<column name="Range2_all_ones_1_i_s_fu_812_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_877_p3">select, 0, 0, 2, 1, 1</column>
<column name="dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_11_0_i_mux_i_fu_959_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_17_fu_500_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_19_fu_776_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_Val2_s_fu_459_p3">select, 0, 0, 54, 1, 54</column>
<column name="qb_fu_529_p3">select, 0, 0, 2, 1, 1</column>
<column name="sel_tmp35_i_fu_849_p3">select, 0, 0, 2, 1, 1</column>
<column name="sel_tmp39_i_fu_862_p3">select, 0, 0, 2, 1, 1</column>
<column name="sel_tmp4_i_fu_743_p3">select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp52_i_fu_992_p3">select, 0, 0, 8, 1, 1</column>
<column name="sel_tmp9_i_fu_759_p3">select, 0, 0, 8, 1, 8</column>
<column name="sel_tmp_i_fu_737_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_15_i_fu_492_p3">select, 0, 0, 2, 1, 2</column>
<column name="underflow_fu_915_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_16_i_fu_732_p2">shl, 0, 0, 19, 8, 8</column>
<column name="Range1_all_zeros_fu_834_p2">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="p_179_demorgan_i_not_s_fu_948_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev4_fu_643_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev5_fu_792_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_562_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp12_i_fu_766_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp1_i_fu_568_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp41_i_fu_895_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp50_i_fu_970_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp55_i_fu_1004_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp7_i_fu_749_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_11_not_i_fu_588_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_26_i_not_fu_711_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_31_i_fu_889_p2">xor, 0, 0, 2, 2, 1</column>
<column name="underflow_not_i_fu_938_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter27">9, 2, 1, 2</column>
<column name="dst_cols_V_blk_n">9, 2, 1, 2</column>
<column name="dst_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_blk_n">9, 2, 1, 2</column>
<column name="dst_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src1_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="src2_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_4_reg_262">9, 2, 32, 64</column>
<column name="t_V_reg_251">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="F2_2_reg_1159">12, 0, 12, 0</column>
<column name="F2_2_reg_1159_pp0_iter25_reg">12, 0, 12, 0</column>
<column name="F2_reg_1145">12, 0, 12, 0</column>
<column name="Range1_all_ones_1_reg_1234">1, 0, 1, 0</column>
<column name="Range1_all_zeros_1_reg_1263">1, 0, 1, 0</column>
<column name="Range2_V_1_reg_1257">54, 0, 54, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="carry_1_i_i_reg_1215">1, 0, 1, 0</column>
<column name="cols_V_reg_1030">32, 0, 32, 0</column>
<column name="exitcond_i_i_reg_1044">1, 0, 1, 0</column>
<column name="i_V_reg_1039">32, 0, 32, 0</column>
<column name="icmp_reg_1177">1, 0, 1, 0</column>
<column name="icmp_reg_1177_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="man_V_1_reg_1134">54, 0, 54, 0</column>
<column name="p_179_demorgan_i_i_reg_1286">1, 0, 1, 0</column>
<column name="p_Result_7_reg_1120">1, 0, 1, 0</column>
<column name="p_Result_7_reg_1120_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="p_Result_8_reg_1129">52, 0, 54, 2</column>
<column name="p_Result_9_reg_1189">1, 0, 1, 0</column>
<column name="p_Val2_16_reg_1103">64, 0, 64, 0</column>
<column name="p_Val2_18_reg_1194">8, 0, 8, 0</column>
<column name="p_Val2_19_reg_1274">8, 0, 8, 0</column>
<column name="rev4_reg_1227">1, 0, 1, 0</column>
<column name="rows_V_reg_1025">32, 0, 32, 0</column>
<column name="sel_tmp12_demorgan_i_reg_1210">1, 0, 1, 0</column>
<column name="sel_tmp2_i_reg_1200">1, 0, 1, 0</column>
<column name="sel_tmp34_i_reg_1268">1, 0, 1, 0</column>
<column name="sel_tmp3_i_reg_1205">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sum_reg_1098">64, 0, 64, 0</column>
<column name="t1_reg_1083">64, 0, 64, 0</column>
<column name="t2_reg_1088">64, 0, 64, 0</column>
<column name="t_V_4_reg_262">32, 0, 32, 0</column>
<column name="t_V_reg_251">32, 0, 32, 0</column>
<column name="tmp_105_reg_1241">1, 0, 1, 0</column>
<column name="tmp_1_i_reg_1153">1, 0, 1, 0</column>
<column name="tmp_21_i_reg_1221">1, 0, 1, 0</column>
<column name="tmp_26_i_reg_1246">1, 0, 1, 0</column>
<column name="tmp_27_i_reg_1252">32, 0, 54, 22</column>
<column name="tmp_43_i_i_reg_1078">64, 0, 64, 0</column>
<column name="tmp_44_i_i_reg_1093">64, 0, 64, 0</column>
<column name="tmp_6_i_reg_1165">1, 0, 1, 0</column>
<column name="tmp_6_i_reg_1165_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="tmp_91_reg_1058">8, 0, 8, 0</column>
<column name="tmp_96_reg_1183">8, 0, 8, 0</column>
<column name="tmp_9_i_reg_1172">1, 0, 1, 0</column>
<column name="tmp_i_i_103_reg_1073">64, 0, 64, 0</column>
<column name="tmp_i_i_i_i_104_reg_1114">1, 0, 1, 0</column>
<column name="tmp_i_i_i_i_reg_1108">1, 0, 1, 0</column>
<column name="tmp_i_reg_1139">1, 0, 1, 0</column>
<column name="tmp_reg_1053">8, 0, 8, 0</column>
<column name="underflow_reg_1280">1, 0, 1, 0</column>
<column name="exitcond_i_i_reg_1044">64, 32, 1, 0</column>
<column name="tmp_i_i_i_i_104_reg_1114">64, 32, 1, 0</column>
<column name="tmp_i_i_i_i_reg_1108">64, 32, 1, 0</column>
<column name="tmp_i_reg_1139">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AddWeighted, return value</column>
<column name="src1_data_stream_V_dout">in, 8, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_empty_n">in, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_read">out, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src2_data_stream_V_dout">in, 8, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_empty_n">in, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_read">out, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="dst_rows_V_dout">in, 12, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_empty_n">in, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_read">out, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_cols_V_dout">in, 12, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_empty_n">in, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_read">out, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_rows_V_out_din">out, 12, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_full_n">in, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_write">out, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_cols_V_out_din">out, 12, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_full_n">in, 1, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_write">out, 1, ap_fifo, dst_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
