0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Registers/Registers.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Registers/Registers.srcs/sources_1/new/REG_16bit_SIPO.v,1734022988,verilog,,,,REG_16bit_SIPO,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Registers/Registers.srcs/sources_1/new/REG_SIPO_4Bit.v,1733932700,verilog,,C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/SEQ_CIRCUITS/Registers/Registers.srcs/sources_1/new/REG_16bit_SIPO.v,,REG_SIPO_4Bit,,,,,,,,
