#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Timing constraints for Grid logical_tile_router_mode_router_ in PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Thu Aug  8 17:59:29 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[2] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[3] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[4] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[5] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[6] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[7] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[8] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[9] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[10] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[11] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[12] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[13] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[14] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[15] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[16] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[17] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[18] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[19] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[20] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[21] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[22] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[23] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[24] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[25] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[26] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[27] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[28] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[29] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[30] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[31] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[32] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[33] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_0[34] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[2] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[3] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[4] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[5] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[6] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[7] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[8] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[9] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[10] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[11] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[12] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[13] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[14] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[15] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[16] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[17] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[18] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[19] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[20] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[21] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[22] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[23] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[24] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[25] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[26] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[27] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[28] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[29] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[30] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[31] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[32] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[33] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_1[34] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[2] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[3] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[4] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[5] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[6] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[7] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[8] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[9] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[10] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[11] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[12] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[13] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[14] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[15] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[16] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[17] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[18] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[19] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[20] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[21] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[22] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[23] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[24] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[25] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[26] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[27] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[28] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[29] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[30] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[31] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[32] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[33] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_2[34] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[2] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[3] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[4] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[5] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[6] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[7] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[8] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[9] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[10] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[11] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[12] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[13] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[14] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[15] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[16] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[17] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[18] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[19] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[20] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[21] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[22] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[23] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[24] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[25] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[26] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[27] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[28] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[29] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[30] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[31] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[32] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[33] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_3[34] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[2] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[3] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[4] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[5] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[6] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[7] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[8] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[9] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[10] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[11] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[12] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[13] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[14] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[15] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[16] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[17] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[18] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[19] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[20] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[21] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[22] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[23] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[24] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[25] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[26] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[27] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[28] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[29] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[30] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[31] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[32] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[33] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_4[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_odata_4[34] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovalid_0[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovalid_1[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovalid_2[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovalid_3[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovalid_4[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovch_0[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovch_1[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovch_2[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovch_3[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ovch_4[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_0[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_0[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_0[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_1[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_1[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_1[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_2[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_2[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_2[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_3[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_3[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_3[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_4[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_4[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_oack_4[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_0[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_0[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_0[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_1[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_1[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_1[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_2[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_2[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_2[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_3[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_3[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_3[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_4[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_4[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_ordy_4[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_0[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_0[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_0[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_1[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_1[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_1[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_2[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_2[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_2[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_3[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_3[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_3[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_4[0] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_4[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/router_olck_4[1] 1.929999938e-09
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_rst_[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_RST_[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_my_xpos[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_MY_XPOS[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_my_xpos[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_MY_XPOS[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_my_ypos[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_MY_YPOS[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_my_ypos[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_MY_YPOS[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[2] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[3] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[4] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[5] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[6] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[7] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[8] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[9] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[10] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[11] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[12] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[13] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[14] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[15] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[16] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[17] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[18] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[19] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[20] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[21] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[22] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[23] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[24] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[25] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[26] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[27] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[28] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[29] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[30] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[31] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[32] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[33] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_0[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_0[34] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[2] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[3] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[4] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[5] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[6] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[7] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[8] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[9] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[10] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[11] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[12] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[13] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[14] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[15] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[16] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[17] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[18] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[19] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[20] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[21] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[22] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[23] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[24] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[25] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[26] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[27] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[28] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[29] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[30] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[31] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[32] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[33] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_1[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_1[34] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[2] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[3] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[4] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[5] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[6] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[7] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[8] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[9] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[10] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[11] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[12] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[13] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[14] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[15] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[16] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[17] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[18] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[19] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[20] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[21] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[22] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[23] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[24] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[25] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[26] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[27] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[28] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[29] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[30] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[31] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[32] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[33] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_2[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_2[34] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[2] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[3] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[4] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[5] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[6] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[7] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[8] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[9] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[10] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[11] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[12] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[13] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[14] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[15] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[16] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[17] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[18] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[19] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[20] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[21] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[22] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[23] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[24] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[25] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[26] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[27] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[28] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[29] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[30] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[31] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[32] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[33] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_3[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_3[34] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[2] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[2] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[3] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[3] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[4] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[4] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[5] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[5] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[6] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[6] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[7] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[7] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[8] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[8] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[9] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[9] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[10] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[10] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[11] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[11] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[12] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[12] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[13] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[13] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[14] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[14] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[15] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[15] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[16] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[16] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[17] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[17] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[18] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[18] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[19] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[19] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[20] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[20] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[21] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[21] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[22] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[22] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[23] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[23] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[24] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[24] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[25] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[25] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[26] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[26] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[27] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[27] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[28] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[28] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[29] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[29] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[30] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[30] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[31] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[31] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[32] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[32] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[33] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[33] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_idata_4[34] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IDATA_4[34] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivalid_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVALID_0[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivalid_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVALID_1[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivalid_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVALID_2[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivalid_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVALID_3[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivalid_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVALID_4[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivch_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVCH_0[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivch_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVCH_1[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivch_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVCH_2[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivch_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVCH_3[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ivch_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IVCH_4[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_0[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_0[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_0[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_1[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_1[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_1[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_2[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_2[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_2[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_3[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_3[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_3[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_4[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_iack_4[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_IACK_4[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_0[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_0[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_0[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_0[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_1[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_1[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_1[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_1[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_2[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_2[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_2[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_2[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_3[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_3[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_3[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_3[1] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_4[0] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_4[0] 1.340000055e-10
set_max_delay -from fpga_top/grid_router/logical_tile_router_mode_router__0/router_ilck_4[1] -to fpga_top/grid_router/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ILCK_4[1] 1.340000055e-10
