Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  6 16:57:01 2023
| Host         : DESKTOP-TIAKM48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab6_Top_timing_summary_routed.rpt -pb Lab6_Top_timing_summary_routed.pb -rpx Lab6_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab6_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.403        0.000                      0                  680        0.115        0.000                      0                  680        3.000        0.000                       0                   421  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.403        0.000                      0                  680        0.115        0.000                      0                  680       19.500        0.000                       0                   417  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.403ns  (required time - arrival time)
  Source:                 pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/Big_state_machine_A/state_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.547ns  (logic 1.706ns (13.597%)  route 10.841ns (86.403%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.561    -0.951    pix_address_A/sixteen_Vert/counter_A/clk
    SLICE_X9Y16          FDRE                                         r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/Q
                         net (fo=55, routed)          4.047     3.552    rgb_still_a/player_a/Top_left/counter_A/Verticle[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  rgb_still_a/player_a/Top_left/counter_A/combine_up_i_102/O
                         net (fo=1, routed)           0.000     3.676    pix_address_A/sixteen_Vert/counter_B/combine_up_i_9[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.189 r  pix_address_A/sixteen_Vert/counter_B/combine_up_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.189    rgb_still_a/player_a/Top_left/counter_D/state_3_i_2__2[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.306 f  rgb_still_a/player_a/Top_left/counter_D/combine_up_i_9/CO[3]
                         net (fo=17, routed)          2.223     6.529    rgb_still_a/player_a/bottom_left/counter_D/green_sync[0]_1[0]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.653 f  rgb_still_a/player_a/bottom_left/counter_D/state_1_i_3/O
                         net (fo=18, routed)          2.207     8.860    rgb_still_a/ship_state_machine_C/slug
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.124     8.984 f  rgb_still_a/ship_state_machine_C/big_stop_in_i_2/O
                         net (fo=1, routed)           0.796     9.780    rgb_still_a/stop_out_C
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.124     9.904 f  rgb_still_a/big_stop_in/O
                         net (fo=6, routed)           1.569    11.472    rgb_still_a/Big_state_machine_A/big_stop_in
    SLICE_X10Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.596 r  rgb_still_a/Big_state_machine_A/state_1_i_1/O
                         net (fo=1, routed)           0.000    11.596    rgb_still_a/Big_state_machine_A/next_RA
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.444    38.449    rgb_still_a/Big_state_machine_A/clk
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_1/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.081    38.999    rgb_still_a/Big_state_machine_A/state_1
  -------------------------------------------------------------------
                         required time                         38.999    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 27.403    

Slack (MET) :             27.789ns  (required time - arrival time)
  Source:                 pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/Big_state_machine_A/state_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 1.706ns (14.031%)  route 10.453ns (85.969%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.561    -0.951    pix_address_A/sixteen_Vert/counter_A/clk
    SLICE_X9Y16          FDRE                                         r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/Q
                         net (fo=55, routed)          4.047     3.552    rgb_still_a/player_a/Top_left/counter_A/Verticle[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  rgb_still_a/player_a/Top_left/counter_A/combine_up_i_102/O
                         net (fo=1, routed)           0.000     3.676    pix_address_A/sixteen_Vert/counter_B/combine_up_i_9[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.189 r  pix_address_A/sixteen_Vert/counter_B/combine_up_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.189    rgb_still_a/player_a/Top_left/counter_D/state_3_i_2__2[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.306 f  rgb_still_a/player_a/Top_left/counter_D/combine_up_i_9/CO[3]
                         net (fo=17, routed)          2.223     6.529    rgb_still_a/player_a/bottom_left/counter_D/green_sync[0]_1[0]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.653 f  rgb_still_a/player_a/bottom_left/counter_D/state_1_i_3/O
                         net (fo=18, routed)          2.207     8.860    rgb_still_a/ship_state_machine_C/slug
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.124     8.984 f  rgb_still_a/ship_state_machine_C/big_stop_in_i_2/O
                         net (fo=1, routed)           0.796     9.780    rgb_still_a/stop_out_C
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.124     9.904 f  rgb_still_a/big_stop_in/O
                         net (fo=6, routed)           1.181    11.084    rgb_still_a/Big_state_machine_A/big_stop_in
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.124    11.208 r  rgb_still_a/Big_state_machine_A/state_3_i_1/O
                         net (fo=1, routed)           0.000    11.208    rgb_still_a/Big_state_machine_A/next_RC
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.444    38.449    rgb_still_a/Big_state_machine_A/clk
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_3/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.079    38.997    rgb_still_a/Big_state_machine_A/state_3
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 27.789    

Slack (MET) :             27.829ns  (required time - arrival time)
  Source:                 rgb_still_a/ship_E/target_position/ff_A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_sync[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.986ns  (logic 3.887ns (32.429%)  route 8.099ns (67.571%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.564    -0.948    rgb_still_a/ship_E/target_position/clk
    SLICE_X15Y13         FDRE                                         r  rgb_still_a/ship_E/target_position/ff_A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  rgb_still_a/ship_E/target_position/ff_A[2]/Q
                         net (fo=10, routed)          0.852     0.323    rgb_still_a/ship_E/target_position/Q[2]
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.296     0.619 r  rgb_still_a/ship_E/target_position/combine_up_i_464/O
                         net (fo=1, routed)           0.000     0.619    rgb_still_a/ship_E/target_position/combine_up_i_464_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  rgb_still_a/ship_E/target_position/combine_up_i_430/CO[3]
                         net (fo=1, routed)           0.000     1.151    rgb_still_a/ship_E/target_position/combine_up_i_430_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.373 r  rgb_still_a/ship_E/target_position/combine_up_i_346/O[0]
                         net (fo=3, routed)           0.613     1.986    rgb_still_a/ship_E/target_position/ff_A[8]_1[1]
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     2.865 r  rgb_still_a/ship_E/target_position/combine_up_i_366/O[2]
                         net (fo=2, routed)           0.814     3.678    pix_address_A/sixteen_Hor/counter_B/Occupant4_19[3]
    SLICE_X10Y16         LUT4 (Prop_lut4_I0_O)        0.302     3.980 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_362/O
                         net (fo=1, routed)           0.000     3.980    pix_address_A/sixteen_Hor/counter_B/combine_up_i_362_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.356 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.356    pix_address_A/sixteen_Hor/counter_C/combine_up_i_13[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.513 r  pix_address_A/sixteen_Hor/counter_C/combine_up_i_63/CO[1]
                         net (fo=1, routed)           1.085     5.599    pix_address_A/sixteen_Hor/counter_B/combine_up_i_4_0[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I3_O)        0.332     5.931 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_13/O
                         net (fo=3, routed)           1.271     7.202    rgb_still_a/ship_state_machine_B/occ_e
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  rgb_still_a/ship_state_machine_B/red_sync[3]_i_8/O
                         net (fo=1, routed)           0.452     7.778    rgb_still_a/ship_state_machine_A/blue_sync[0]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.902 r  rgb_still_a/ship_state_machine_A/red_sync[3]_i_5/O
                         net (fo=5, routed)           1.525     9.427    rgb_still_a/player_a/bottom_left/counter_D/red_sync[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     9.551 r  rgb_still_a/player_a/bottom_left/counter_D/green_sync[3]_i_1/O
                         net (fo=3, routed)           1.488    11.039    tempGsync[3]
    SLICE_X4Y27          FDRE                                         r  green_sync[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.503    38.508    clk
    SLICE_X4Y27          FDRE                                         r  green_sync[3]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.094    38.977    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.109    38.868    green_sync[3]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                 27.829    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/Big_state_machine_A/state_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.152ns  (logic 1.699ns (13.981%)  route 10.453ns (86.019%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.561    -0.951    pix_address_A/sixteen_Vert/counter_A/clk
    SLICE_X9Y16          FDRE                                         r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/Q
                         net (fo=55, routed)          4.047     3.552    rgb_still_a/player_a/Top_left/counter_A/Verticle[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  rgb_still_a/player_a/Top_left/counter_A/combine_up_i_102/O
                         net (fo=1, routed)           0.000     3.676    pix_address_A/sixteen_Vert/counter_B/combine_up_i_9[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.189 r  pix_address_A/sixteen_Vert/counter_B/combine_up_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.189    rgb_still_a/player_a/Top_left/counter_D/state_3_i_2__2[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.306 f  rgb_still_a/player_a/Top_left/counter_D/combine_up_i_9/CO[3]
                         net (fo=17, routed)          2.223     6.529    rgb_still_a/player_a/bottom_left/counter_D/green_sync[0]_1[0]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.653 f  rgb_still_a/player_a/bottom_left/counter_D/state_1_i_3/O
                         net (fo=18, routed)          2.207     8.860    rgb_still_a/ship_state_machine_C/slug
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.124     8.984 f  rgb_still_a/ship_state_machine_C/big_stop_in_i_2/O
                         net (fo=1, routed)           0.796     9.780    rgb_still_a/stop_out_C
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.124     9.904 f  rgb_still_a/big_stop_in/O
                         net (fo=6, routed)           1.181    11.084    rgb_still_a/Big_state_machine_A/big_stop_in
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.117    11.201 r  rgb_still_a/Big_state_machine_A/state_4_i_1/O
                         net (fo=1, routed)           0.000    11.201    rgb_still_a/Big_state_machine_A/next_RD
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.444    38.449    rgb_still_a/Big_state_machine_A/clk
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_4/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.118    39.036    rgb_still_a/Big_state_machine_A/state_4
  -------------------------------------------------------------------
                         required time                         39.036    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.959ns  (required time - arrival time)
  Source:                 pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/Big_state_machine_A/state_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 1.706ns (14.229%)  route 10.283ns (85.771%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.561    -0.951    pix_address_A/sixteen_Vert/counter_A/clk
    SLICE_X9Y16          FDRE                                         r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/Q
                         net (fo=55, routed)          4.047     3.552    rgb_still_a/player_a/Top_left/counter_A/Verticle[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  rgb_still_a/player_a/Top_left/counter_A/combine_up_i_102/O
                         net (fo=1, routed)           0.000     3.676    pix_address_A/sixteen_Vert/counter_B/combine_up_i_9[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.189 r  pix_address_A/sixteen_Vert/counter_B/combine_up_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.189    rgb_still_a/player_a/Top_left/counter_D/state_3_i_2__2[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.306 f  rgb_still_a/player_a/Top_left/counter_D/combine_up_i_9/CO[3]
                         net (fo=17, routed)          2.223     6.529    rgb_still_a/player_a/bottom_left/counter_D/green_sync[0]_1[0]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.653 f  rgb_still_a/player_a/bottom_left/counter_D/state_1_i_3/O
                         net (fo=18, routed)          2.207     8.860    rgb_still_a/ship_state_machine_C/slug
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.124     8.984 f  rgb_still_a/ship_state_machine_C/big_stop_in_i_2/O
                         net (fo=1, routed)           0.796     9.780    rgb_still_a/stop_out_C
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.124     9.904 f  rgb_still_a/big_stop_in/O
                         net (fo=6, routed)           1.011    10.915    rgb_still_a/Big_state_machine_A/big_stop_in
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.124    11.039 r  rgb_still_a/Big_state_machine_A/state_5_i_1/O
                         net (fo=1, routed)           0.000    11.039    rgb_still_a/Big_state_machine_A/next_RE
    SLICE_X10Y32         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.443    38.448    rgb_still_a/Big_state_machine_A/clk
    SLICE_X10Y32         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_5/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.081    38.998    rgb_still_a/Big_state_machine_A/state_5
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                 27.959    

Slack (MET) :             28.014ns  (required time - arrival time)
  Source:                 pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/Big_state_machine_A/state_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.947ns  (logic 1.698ns (14.213%)  route 10.249ns (85.787%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.561    -0.951    pix_address_A/sixteen_Vert/counter_A/clk
    SLICE_X9Y16          FDRE                                         r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/Q
                         net (fo=55, routed)          4.047     3.552    rgb_still_a/player_a/Top_left/counter_A/Verticle[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  rgb_still_a/player_a/Top_left/counter_A/combine_up_i_102/O
                         net (fo=1, routed)           0.000     3.676    pix_address_A/sixteen_Vert/counter_B/combine_up_i_9[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.189 r  pix_address_A/sixteen_Vert/counter_B/combine_up_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.189    rgb_still_a/player_a/Top_left/counter_D/state_3_i_2__2[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.306 f  rgb_still_a/player_a/Top_left/counter_D/combine_up_i_9/CO[3]
                         net (fo=17, routed)          2.223     6.529    rgb_still_a/player_a/bottom_left/counter_D/green_sync[0]_1[0]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.653 f  rgb_still_a/player_a/bottom_left/counter_D/state_1_i_3/O
                         net (fo=18, routed)          2.207     8.860    rgb_still_a/ship_state_machine_C/slug
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.124     8.984 f  rgb_still_a/ship_state_machine_C/big_stop_in_i_2/O
                         net (fo=1, routed)           0.796     9.780    rgb_still_a/stop_out_C
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.124     9.904 f  rgb_still_a/big_stop_in/O
                         net (fo=6, routed)           0.976    10.880    rgb_still_a/Big_state_machine_A/big_stop_in
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.116    10.996 r  rgb_still_a/Big_state_machine_A/state_2_i_1/O
                         net (fo=1, routed)           0.000    10.996    rgb_still_a/Big_state_machine_A/next_RB
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.444    38.449    rgb_still_a/Big_state_machine_A/clk
    SLICE_X10Y33         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_2/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.092    39.010    rgb_still_a/Big_state_machine_A/state_2
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                 28.014    

Slack (MET) :             28.189ns  (required time - arrival time)
  Source:                 rgb_still_a/ship_E/target_position/ff_A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_sync[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.633ns  (logic 3.887ns (33.414%)  route 7.746ns (66.586%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.564    -0.948    rgb_still_a/ship_E/target_position/clk
    SLICE_X15Y13         FDRE                                         r  rgb_still_a/ship_E/target_position/ff_A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  rgb_still_a/ship_E/target_position/ff_A[2]/Q
                         net (fo=10, routed)          0.852     0.323    rgb_still_a/ship_E/target_position/Q[2]
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.296     0.619 r  rgb_still_a/ship_E/target_position/combine_up_i_464/O
                         net (fo=1, routed)           0.000     0.619    rgb_still_a/ship_E/target_position/combine_up_i_464_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  rgb_still_a/ship_E/target_position/combine_up_i_430/CO[3]
                         net (fo=1, routed)           0.000     1.151    rgb_still_a/ship_E/target_position/combine_up_i_430_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.373 r  rgb_still_a/ship_E/target_position/combine_up_i_346/O[0]
                         net (fo=3, routed)           0.613     1.986    rgb_still_a/ship_E/target_position/ff_A[8]_1[1]
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     2.865 r  rgb_still_a/ship_E/target_position/combine_up_i_366/O[2]
                         net (fo=2, routed)           0.814     3.678    pix_address_A/sixteen_Hor/counter_B/Occupant4_19[3]
    SLICE_X10Y16         LUT4 (Prop_lut4_I0_O)        0.302     3.980 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_362/O
                         net (fo=1, routed)           0.000     3.980    pix_address_A/sixteen_Hor/counter_B/combine_up_i_362_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.356 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.356    pix_address_A/sixteen_Hor/counter_C/combine_up_i_13[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.513 r  pix_address_A/sixteen_Hor/counter_C/combine_up_i_63/CO[1]
                         net (fo=1, routed)           1.085     5.599    pix_address_A/sixteen_Hor/counter_B/combine_up_i_4_0[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I3_O)        0.332     5.931 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_13/O
                         net (fo=3, routed)           1.271     7.202    rgb_still_a/ship_state_machine_B/occ_e
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  rgb_still_a/ship_state_machine_B/red_sync[3]_i_8/O
                         net (fo=1, routed)           0.452     7.778    rgb_still_a/ship_state_machine_A/blue_sync[0]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.902 r  rgb_still_a/ship_state_machine_A/red_sync[3]_i_5/O
                         net (fo=5, routed)           1.525     9.427    rgb_still_a/player_a/bottom_left/counter_D/red_sync[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     9.551 r  rgb_still_a/player_a/bottom_left/counter_D/green_sync[3]_i_1/O
                         net (fo=3, routed)           1.134    10.685    tempGsync[3]
    SLICE_X4Y27          FDRE                                         r  green_sync[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.503    38.508    clk
    SLICE_X4Y27          FDRE                                         r  green_sync[0]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.094    38.977    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.103    38.874    green_sync[0]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 28.189    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 rgb_still_a/ship_E/target_position/ff_A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_sync[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.625ns  (logic 3.887ns (33.436%)  route 7.738ns (66.564%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.564    -0.948    rgb_still_a/ship_E/target_position/clk
    SLICE_X15Y13         FDRE                                         r  rgb_still_a/ship_E/target_position/ff_A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  rgb_still_a/ship_E/target_position/ff_A[2]/Q
                         net (fo=10, routed)          0.852     0.323    rgb_still_a/ship_E/target_position/Q[2]
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.296     0.619 r  rgb_still_a/ship_E/target_position/combine_up_i_464/O
                         net (fo=1, routed)           0.000     0.619    rgb_still_a/ship_E/target_position/combine_up_i_464_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  rgb_still_a/ship_E/target_position/combine_up_i_430/CO[3]
                         net (fo=1, routed)           0.000     1.151    rgb_still_a/ship_E/target_position/combine_up_i_430_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.373 r  rgb_still_a/ship_E/target_position/combine_up_i_346/O[0]
                         net (fo=3, routed)           0.613     1.986    rgb_still_a/ship_E/target_position/ff_A[8]_1[1]
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     2.865 r  rgb_still_a/ship_E/target_position/combine_up_i_366/O[2]
                         net (fo=2, routed)           0.814     3.678    pix_address_A/sixteen_Hor/counter_B/Occupant4_19[3]
    SLICE_X10Y16         LUT4 (Prop_lut4_I0_O)        0.302     3.980 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_362/O
                         net (fo=1, routed)           0.000     3.980    pix_address_A/sixteen_Hor/counter_B/combine_up_i_362_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.356 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.356    pix_address_A/sixteen_Hor/counter_C/combine_up_i_13[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.513 r  pix_address_A/sixteen_Hor/counter_C/combine_up_i_63/CO[1]
                         net (fo=1, routed)           1.085     5.599    pix_address_A/sixteen_Hor/counter_B/combine_up_i_4_0[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I3_O)        0.332     5.931 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_13/O
                         net (fo=3, routed)           1.271     7.202    rgb_still_a/ship_state_machine_B/occ_e
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  rgb_still_a/ship_state_machine_B/red_sync[3]_i_8/O
                         net (fo=1, routed)           0.452     7.778    rgb_still_a/ship_state_machine_A/blue_sync[0]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.124     7.902 r  rgb_still_a/ship_state_machine_A/red_sync[3]_i_5/O
                         net (fo=5, routed)           1.525     9.427    rgb_still_a/player_a/bottom_left/counter_D/red_sync[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     9.551 r  rgb_still_a/player_a/bottom_left/counter_D/green_sync[3]_i_1/O
                         net (fo=3, routed)           1.126    10.678    tempGsync[3]
    SLICE_X4Y27          FDRE                                         r  green_sync[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.503    38.508    clk
    SLICE_X4Y27          FDRE                                         r  green_sync[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.094    38.977    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.105    38.872    green_sync[2]
  -------------------------------------------------------------------
                         required time                         38.872    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                 28.195    

Slack (MET) :             28.233ns  (required time - arrival time)
  Source:                 rgb_still_a/ship_C/target_position/ff_A[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/score_counter/counter_A/ff_counter_D/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 3.966ns (35.233%)  route 7.290ns (64.767%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.567    -0.945    rgb_still_a/ship_C/target_position/clk
    SLICE_X14Y9          FDRE                                         r  rgb_still_a/ship_C/target_position/ff_A[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478    -0.467 r  rgb_still_a/ship_C/target_position/ff_A[2]/Q
                         net (fo=10, routed)          1.216     0.750    rgb_still_a/ship_C/target_position/Q[2]
    SLICE_X10Y9          LUT2 (Prop_lut2_I0_O)        0.301     1.051 r  rgb_still_a/ship_C/target_position/combine_up_i_448/O
                         net (fo=1, routed)           0.000     1.051    rgb_still_a/ship_C/target_position/combine_up_i_448_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.564 r  rgb_still_a/ship_C/target_position/combine_up_i_422/CO[3]
                         net (fo=1, routed)           0.000     1.564    rgb_still_a/ship_C/target_position/combine_up_i_422_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.783 r  rgb_still_a/ship_C/target_position/combine_up_i_266/O[0]
                         net (fo=3, routed)           0.600     2.382    rgb_still_a/ship_C/target_position/ff_A[8]_1[1]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.873     3.255 r  rgb_still_a/ship_C/target_position/combine_up_i_286/O[2]
                         net (fo=2, routed)           0.816     4.071    pix_address_A/sixteen_Hor/counter_B/Occupant4_9[3]
    SLICE_X11Y13         LUT4 (Prop_lut4_I0_O)        0.301     4.372 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_282/O
                         net (fo=1, routed)           0.000     4.372    pix_address_A/sixteen_Hor/counter_B/combine_up_i_282_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.773 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_138/CO[3]
                         net (fo=1, routed)           0.000     4.773    pix_address_A/sixteen_Hor/counter_C/combine_up_i_11[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.930 r  pix_address_A/sixteen_Hor/counter_C/combine_up_i_53/CO[1]
                         net (fo=1, routed)           0.801     5.731    pix_address_A/sixteen_Hor/counter_B/combine_up_i_2_0[0]
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.329     6.060 r  pix_address_A/sixteen_Hor/counter_B/combine_up_i_11/O
                         net (fo=3, routed)           1.421     7.482    rgb_still_a/player_a/bottom_left/counter_D/occ_c
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  rgb_still_a/player_a/bottom_left/counter_D/combine_up_i_2/O
                         net (fo=4, routed)           1.253     8.859    rgb_still_a/point_C
    SLICE_X9Y33          LUT5 (Prop_lut5_I1_O)        0.124     8.983 r  rgb_still_a/combine_up/O
                         net (fo=6, routed)           0.835     9.817    rgb_still_a/player_a/bottom_left/counter_D/combine_up
    SLICE_X8Y33          LUT3 (Prop_lut3_I0_O)        0.146     9.963 r  rgb_still_a/player_a/bottom_left/counter_D/ff_counter_A_i_1__25/O
                         net (fo=4, routed)           0.348    10.312    rgb_still_a/score_counter/counter_A/CE0
    SLICE_X8Y34          FDRE                                         r  rgb_still_a/score_counter/counter_A/ff_counter_D/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.444    38.449    rgb_still_a/score_counter/counter_A/clk
    SLICE_X8Y34          FDRE                                         r  rgb_still_a/score_counter/counter_A/ff_counter_D/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X8Y34          FDRE (Setup_fdre_C_CE)      -0.373    38.545    rgb_still_a/score_counter/counter_A/ff_counter_D
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 28.233    

Slack (MET) :             28.245ns  (required time - arrival time)
  Source:                 pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/Big_state_machine_A/state_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.701ns  (logic 1.706ns (14.579%)  route 9.995ns (85.421%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.561    -0.951    pix_address_A/sixteen_Vert/counter_A/clk
    SLICE_X9Y16          FDRE                                         r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  pix_address_A/sixteen_Vert/counter_A/ff_counter_A/Q
                         net (fo=55, routed)          4.047     3.552    rgb_still_a/player_a/Top_left/counter_A/Verticle[0]
    SLICE_X2Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.676 r  rgb_still_a/player_a/Top_left/counter_A/combine_up_i_102/O
                         net (fo=1, routed)           0.000     3.676    pix_address_A/sixteen_Vert/counter_B/combine_up_i_9[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.189 r  pix_address_A/sixteen_Vert/counter_B/combine_up_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.189    rgb_still_a/player_a/Top_left/counter_D/state_3_i_2__2[0]
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.306 r  rgb_still_a/player_a/Top_left/counter_D/combine_up_i_9/CO[3]
                         net (fo=17, routed)          2.223     6.529    rgb_still_a/player_a/bottom_left/counter_D/green_sync[0]_1[0]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.653 r  rgb_still_a/player_a/bottom_left/counter_D/state_1_i_3/O
                         net (fo=18, routed)          2.207     8.860    rgb_still_a/ship_state_machine_C/slug
    SLICE_X7Y29          LUT4 (Prop_lut4_I2_O)        0.124     8.984 r  rgb_still_a/ship_state_machine_C/big_stop_in_i_2/O
                         net (fo=1, routed)           0.796     9.780    rgb_still_a/stop_out_C
    SLICE_X7Y30          LUT5 (Prop_lut5_I1_O)        0.124     9.904 r  rgb_still_a/big_stop_in/O
                         net (fo=6, routed)           0.723    10.627    rgb_still_a/Big_state_machine_A/big_stop_in
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.751 r  rgb_still_a/Big_state_machine_A/state_6_i_1/O
                         net (fo=1, routed)           0.000    10.751    rgb_still_a/Big_state_machine_A/next_GMO
    SLICE_X10Y32         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         1.443    38.448    rgb_still_a/Big_state_machine_A/clk
    SLICE_X10Y32         FDRE                                         r  rgb_still_a/Big_state_machine_A/state_6/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.079    38.996    rgb_still_a/Big_state_machine_A/state_6
  -------------------------------------------------------------------
                         required time                         38.996    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 28.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb_still_a/ship_E/rando_A/ff_g/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/ship_E/rando_A/ff_A/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.564    -0.617    rgb_still_a/ship_E/rando_A/clk
    SLICE_X13Y11         FDRE                                         r  rgb_still_a/ship_E/rando_A/ff_g/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  rgb_still_a/ship_E/rando_A/ff_g/Q
                         net (fo=2, routed)           0.063    -0.413    rgb_still_a/ship_E/rando_A/ff_g_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I0_O)        0.045    -0.368 r  rgb_still_a/ship_E/rando_A/D0__3/O
                         net (fo=1, routed)           0.000    -0.368    rgb_still_a/ship_E/rando_A/D0
    SLICE_X12Y11         FDRE                                         r  rgb_still_a/ship_E/rando_A/ff_A/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.834    -0.856    rgb_still_a/ship_E/rando_A/clk
    SLICE_X12Y11         FDRE                                         r  rgb_still_a/ship_E/rando_A/ff_A/C
                         clock pessimism              0.251    -0.604    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.121    -0.483    rgb_still_a/ship_E/rando_A/ff_A
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb_still_a/time_counterA/ff_e/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/time_counterA/ff_g/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.590    -0.591    rgb_still_a/time_counterA/clk
    SLICE_X3Y33          FDRE                                         r  rgb_still_a/time_counterA/ff_e/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rgb_still_a/time_counterA/ff_e/Q
                         net (fo=5, routed)           0.090    -0.360    rgb_still_a/time_counterA/time_A[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  rgb_still_a/time_counterA/ff_g_i_1/O
                         net (fo=1, routed)           0.000    -0.315    rgb_still_a/time_counterA/ff_g_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  rgb_still_a/time_counterA/ff_g/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.859    -0.831    rgb_still_a/time_counterA/clk
    SLICE_X2Y33          FDRE                                         r  rgb_still_a/time_counterA/ff_g/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.458    rgb_still_a/time_counterA/ff_g
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rgb_still_a/time_counter_Big/ff_g/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/time_counter_Big/ff_h/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.562    -0.619    rgb_still_a/time_counter_Big/clk
    SLICE_X15Y36         FDRE                                         r  rgb_still_a/time_counter_Big/ff_g/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rgb_still_a/time_counter_Big/ff_g/Q
                         net (fo=3, routed)           0.112    -0.366    rgb_still_a/time_counter_Big/time_big[6]
    SLICE_X14Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.321 r  rgb_still_a/time_counter_Big/ff_h_i_1__4/O
                         net (fo=1, routed)           0.000    -0.321    rgb_still_a/time_counter_Big/D0
    SLICE_X14Y36         FDRE                                         r  rgb_still_a/time_counter_Big/ff_h/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.831    -0.859    rgb_still_a/time_counter_Big/clk
    SLICE_X14Y36         FDRE                                         r  rgb_still_a/time_counter_Big/ff_h/C
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.121    -0.485    rgb_still_a/time_counter_Big/ff_h
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rgb_still_a/time_counterA/ff_f/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/time_counterA/ff_h/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.590    -0.591    rgb_still_a/time_counterA/clk
    SLICE_X3Y33          FDRE                                         r  rgb_still_a/time_counterA/ff_f/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rgb_still_a/time_counterA/ff_f/Q
                         net (fo=4, routed)           0.114    -0.336    rgb_still_a/time_counterA/time_A[5]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045    -0.291 r  rgb_still_a/time_counterA/ff_h_i_1/O
                         net (fo=1, routed)           0.000    -0.291    rgb_still_a/time_counterA/D0
    SLICE_X2Y33          FDRE                                         r  rgb_still_a/time_counterA/ff_h/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.859    -0.831    rgb_still_a/time_counterA/clk
    SLICE_X2Y33          FDRE                                         r  rgb_still_a/time_counterA/ff_h/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.457    rgb_still_a/time_counterA/ff_h
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb_still_a/player_a/Top_left/counter_C/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/player_a/Top_left/counter_C/ff_counter_D/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.591    -0.590    rgb_still_a/player_a/Top_left/counter_C/clk
    SLICE_X3Y14          FDRE                                         r  rgb_still_a/player_a/Top_left/counter_C/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  rgb_still_a/player_a/Top_left/counter_C/ff_counter_A/Q
                         net (fo=11, routed)          0.115    -0.334    rgb_still_a/player_a/Top_left/counter_C/ff_counter_A_0[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045    -0.289 r  rgb_still_a/player_a/Top_left/counter_C/ff_counter_D_i_1__6/O
                         net (fo=1, routed)           0.000    -0.289    rgb_still_a/player_a/Top_left/counter_C/D_3
    SLICE_X2Y14          FDRE                                         r  rgb_still_a/player_a/Top_left/counter_C/ff_counter_D/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.861    -0.829    rgb_still_a/player_a/Top_left/counter_C/clk
    SLICE_X2Y14          FDRE                                         r  rgb_still_a/player_a/Top_left/counter_C/ff_counter_D/C
                         clock pessimism              0.251    -0.577    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.121    -0.456    rgb_still_a/player_a/Top_left/counter_C/ff_counter_D
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb_still_a/ship_state_machine_C/state_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/ship_state_machine_C/state_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.050%)  route 0.126ns (39.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.580    -0.601    rgb_still_a/ship_state_machine_C/clk
    SLICE_X7Y25          FDRE                                         r  rgb_still_a/ship_state_machine_C/state_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb_still_a/ship_state_machine_C/state_1/Q
                         net (fo=9, routed)           0.126    -0.335    rgb_still_a/ship_state_machine_C/state_1_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I3_O)        0.048    -0.287 r  rgb_still_a/ship_state_machine_C/state_2_i_1__2/O
                         net (fo=1, routed)           0.000    -0.287    rgb_still_a/ship_state_machine_C/next_still
    SLICE_X6Y25          FDRE                                         r  rgb_still_a/ship_state_machine_C/state_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.848    -0.842    rgb_still_a/ship_state_machine_C/clk
    SLICE_X6Y25          FDRE                                         r  rgb_still_a/ship_state_machine_C/state_2/C
                         clock pessimism              0.253    -0.588    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.133    -0.455    rgb_still_a/ship_state_machine_C/state_2
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pix_address_A/sixteen_Vert/counter_B/ff_counter_A/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pix_address_A/sixteen_Vert/counter_B/ff_counter_B/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.559    -0.622    pix_address_A/sixteen_Vert/counter_B/clk
    SLICE_X11Y18         FDRE                                         r  pix_address_A/sixteen_Vert/counter_B/ff_counter_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  pix_address_A/sixteen_Vert/counter_B/ff_counter_A/Q
                         net (fo=58, routed)          0.122    -0.360    pix_address_A/sixteen_Vert/counter_B/ff_counter_A_0
    SLICE_X10Y18         LUT3 (Prop_lut3_I1_O)        0.045    -0.315 r  pix_address_A/sixteen_Vert/counter_B/ff_counter_B_i_1__26/O
                         net (fo=1, routed)           0.000    -0.315    pix_address_A/sixteen_Vert/counter_B/D_1
    SLICE_X10Y18         FDRE                                         r  pix_address_A/sixteen_Vert/counter_B/ff_counter_B/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.827    -0.863    pix_address_A/sixteen_Vert/counter_B/clk
    SLICE_X10Y18         FDRE                                         r  pix_address_A/sixteen_Vert/counter_B/ff_counter_B/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.120    -0.489    pix_address_A/sixteen_Vert/counter_B/ff_counter_B
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rgb_still_a/time_counter_Big/ff_e/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/time_counter_Big/ff_g/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.556%)  route 0.075ns (26.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.562    -0.619    rgb_still_a/time_counter_Big/clk
    SLICE_X14Y36         FDRE                                         r  rgb_still_a/time_counter_Big/ff_e/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  rgb_still_a/time_counter_Big/ff_e/Q
                         net (fo=5, routed)           0.075    -0.380    rgb_still_a/time_counter_Big/time_big[4]
    SLICE_X15Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.335 r  rgb_still_a/time_counter_Big/ff_g_i_1__4/O
                         net (fo=1, routed)           0.000    -0.335    rgb_still_a/time_counter_Big/ff_g_i_1__4_n_0
    SLICE_X15Y36         FDRE                                         r  rgb_still_a/time_counter_Big/ff_g/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.831    -0.859    rgb_still_a/time_counter_Big/clk
    SLICE_X15Y36         FDRE                                         r  rgb_still_a/time_counter_Big/ff_g/C
                         clock pessimism              0.252    -0.606    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.092    -0.514    rgb_still_a/time_counter_Big/ff_g
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb_still_a/time_counterC/ff_a/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/time_counterC/ff_e/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.589    -0.592    rgb_still_a/time_counterC/clk
    SLICE_X5Y34          FDRE                                         r  rgb_still_a/time_counterC/ff_a/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  rgb_still_a/time_counterC/ff_a/Q
                         net (fo=8, routed)           0.104    -0.348    rgb_still_a/time_counterC/ff_a_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  rgb_still_a/time_counterC/ff_e_i_1__3/O
                         net (fo=1, routed)           0.000    -0.303    rgb_still_a/time_counterC/D01_out
    SLICE_X4Y34          FDRE                                         r  rgb_still_a/time_counterC/ff_e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.858    -0.832    rgb_still_a/time_counterC/clk
    SLICE_X4Y34          FDRE                                         r  rgb_still_a/time_counterC/ff_e/C
                         clock pessimism              0.252    -0.579    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.092    -0.487    rgb_still_a/time_counterC/ff_e
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb_still_a/ship_C/rando_A/ff_c/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_still_a/ship_C/target_position/ff_A[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.190ns (55.430%)  route 0.153ns (44.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.565    -0.616    rgb_still_a/ship_C/rando_A/clk
    SLICE_X13Y9          FDRE                                         r  rgb_still_a/ship_C/rando_A/ff_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rgb_still_a/ship_C/rando_A/ff_c/Q
                         net (fo=8, routed)           0.153    -0.323    rgb_still_a/ship_C/rando_A/rand[2]
    SLICE_X14Y9          LUT4 (Prop_lut4_I0_O)        0.049    -0.274 r  rgb_still_a/ship_C/rando_A/ff_A[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.274    rgb_still_a/ship_C/target_position/D[7]
    SLICE_X14Y9          FDRE                                         r  rgb_still_a/ship_C/target_position/ff_A[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clocks/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clocks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clocks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clocks/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clocks/slowclk/XLXI_401/O
                         net (fo=415, routed)         0.835    -0.855    rgb_still_a/ship_C/target_position/clk
    SLICE_X14Y9          FDRE                                         r  rgb_still_a/ship_C/target_position/ff_A[7]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.131    -0.469    rgb_still_a/ship_C/target_position/ff_A[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clocks/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y11     Hsync_sync/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y35     RingA/ff_A/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y35     RingA/ff_B/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y35     RingA/ff_C/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y35     RingA/ff_D/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y24      Vsync_sync/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      blue_sync[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y32      blue_sync[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      Vsync_sync/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      red_sync[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      red_sync[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y34      rgb_still_a/time_counterB/ff_a/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      rgb_still_a/time_counterB/ff_c/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     rgb_still_a/ship_C/ship_counter/counter_C/ff_counter_A/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      rgb_still_a/time_counterB/ff_f/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     rgb_still_a/ship_C/ship_counter/counter_C/ff_counter_B/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     rgb_still_a/ship_C/ship_counter/counter_C/ff_counter_C/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     rgb_still_a/ship_C/ship_counter/counter_C/ff_counter_D/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y11     Hsync_sync/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_A/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_A/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_B/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_B/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_C/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_C/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_D/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y35     RingA/ff_D/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      Vsync_sync/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clocks/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clocks/my_clk_inst/mmcm_adv_inst/CLKFBOUT



