

================================================================
== Synthesis Summary Report of 'concat'
================================================================
+ General Information: 
    * Date:           Tue May 14 16:31:23 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Concat_HLS.prj
    * Solution:       sol (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+-----------+----------+---------+---------+------------+-----------+-----+
    |                                Modules                               | Issue|      |  Latency  |  Latency  | Iteration|           |    Trip   |          |         |         |            |           |     |
    |                                & Loops                               | Type | Slack|  (cycles) |    (ns)   |  Latency |  Interval |   Count   | Pipelined|  BRAM   |   DSP   |     FF     |    LUT    | URAM|
    +----------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+-----------+----------+---------+---------+------------+-----------+-----+
    |+ concat*                                                             |     -|  0.00|          -|          -|         -|          -|          -|  dataflow|  31 (4%)|  6 (~0%)|  4420 (~0%)|  9279 (4%)|    -|
    | + entry_proc                                                         |     -|  5.46|          0|      0.000|         -|          0|          -|        no|        -|        -|     3 (~0%)|   38 (~0%)|    -|
    | + read_inputs_ap_uint_256_ap_int_8_32u_s                             |     -|  0.00|          -|          -|         -|          -|          -|        no|  16 (2%)|  3 (~0%)|  1937 (~0%)|  5857 (2%)|    -|
    |  o Loop 1                                                            |     -|  7.30|          -|          -|         3|          -|          -|        no|        -|        -|           -|          -|    -|
    |  o Loop 2                                                            |     -|  7.30|       1271|  1.271e+04|        41|          -|         31|        no|        -|        -|           -|          -|    -|
    |  o Loop 3                                                            |     -|  7.30|          -|          -|         3|          -|          -|        no|        -|        -|           -|          -|    -|
    |  o Loop 4                                                            |     -|  7.30|       1271|  1.271e+04|        41|          -|         31|        no|        -|        -|           -|          -|    -|
    |  o VITIS_LOOP_19_1                                                   |     -|  7.30|          -|          -|         3|          -|          -|        no|        -|        -|           -|          -|    -|
    | + store_ap_uint_256_ap_int_8_ap_int_8_32u_s                          |     -|  0.00|  134217769|  1.342e+09|         -|  134217769|          -|        no|        -|  3 (~0%)|   473 (~0%)|  670 (~0%)|    -|
    |  + store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1  |     -|  0.00|  134217730|  1.342e+09|         -|  134217730|          -|        no|        -|        -|   289 (~0%)|  113 (~0%)|    -|
    |   o VITIS_LOOP_91_1                                                  |     -|  7.30|  134217728|  1.342e+09|         3|          1|  134217727|       yes|        -|        -|           -|          -|    -|
    +----------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+-----------+----------+---------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface         | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                   | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_concat_data | 256 -> 256 | 64            | 32      | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-------------------+------------+---------------+--------+----------+
| Interface         | Data Width | Address Width | Offset | Register |
+-------------------+------------+---------------+--------+----------+
| s_axi_concat_addr | 32         | 7             | 16     | 0        |
+-------------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register          | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_concat_addr | CTRL              | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_concat_addr | GIER              | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_concat_addr | IP_IER            | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_concat_addr | IP_ISR            | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_concat_addr | input_data_addr1  | 0x10   | 32    | W      | Data signal of input_data_addr1  |                                                                      |
| s_axi_concat_addr | input_data_addr2  | 0x18   | 32    | W      | Data signal of input_data_addr2  |                                                                      |
| s_axi_concat_addr | output_data_addr3 | 0x20   | 32    | W      | Data signal of output_data_addr3 |                                                                      |
| s_axi_concat_addr | ROWS              | 0x28   | 32    | W      | Data signal of ROWS              |                                                                      |
| s_axi_concat_addr | COLS              | 0x30   | 32    | W      | Data signal of COLS              |                                                                      |
| s_axi_concat_addr | inputs_1          | 0x38   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_concat_addr | inputs_2          | 0x3c   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_concat_addr | outputs_1         | 0x44   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_concat_addr | outputs_2         | 0x48   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_concat_addr | concat_flag       | 0x50   | 32    | R      | Data signal of concat_flag       |                                                                      |
| s_axi_concat_addr | concat_flag_ctrl  | 0x54   | 32    | R      | Control signal of concat_flag    | 0=concat_flag_ap_vld                                                 |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+---------------+
| Argument          | Direction | Datatype      |
+-------------------+-----------+---------------+
| input_data_addr1  | in        | unsigned int  |
| input_data_addr2  | in        | unsigned int  |
| output_data_addr3 | in        | unsigned int  |
| ROWS              | in        | unsigned int  |
| COLS              | in        | unsigned int  |
| inputs            | inout     | ap_uint<256>* |
| outputs           | inout     | ap_uint<256>* |
| concat_flag       | out       | bool&         |
+-------------------+-----------+---------------+

* SW-to-HW Mapping
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| Argument          | HW Interface      | HW Type   | HW Usage | HW Info                                     |
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| input_data_addr1  | s_axi_concat_addr | register  |          | name=input_data_addr1 offset=0x10 range=32  |
| input_data_addr2  | s_axi_concat_addr | register  |          | name=input_data_addr2 offset=0x18 range=32  |
| output_data_addr3 | s_axi_concat_addr | register  |          | name=output_data_addr3 offset=0x20 range=32 |
| ROWS              | s_axi_concat_addr | register  |          | name=ROWS offset=0x28 range=32              |
| COLS              | s_axi_concat_addr | register  |          | name=COLS offset=0x30 range=32              |
| inputs            | m_axi_concat_data | interface |          |                                             |
| inputs            | s_axi_concat_addr | register  | offset   | name=inputs_1 offset=0x38 range=32          |
| inputs            | s_axi_concat_addr | register  | offset   | name=inputs_2 offset=0x3c range=32          |
| outputs           | m_axi_concat_data | interface |          |                                             |
| outputs           | s_axi_concat_addr | register  | offset   | name=outputs_1 offset=0x44 range=32         |
| outputs           | s_axi_concat_addr | register  | offset   | name=outputs_2 offset=0x48 range=32         |
| concat_flag       | s_axi_concat_addr | register  |          | name=concat_flag offset=0x50 range=32       |
| concat_flag       | s_axi_concat_addr | register  |          | name=concat_flag_ctrl offset=0x54 range=32  |
+-------------------+-------------------+-----------+----------+---------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-------------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------------------------------+
| HW Interface      | Loop            | Direction | Length   | Width | Location                                                                                                     |
+-------------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------------------------------+
| m_axi_concat_data | VITIS_LOOP_91_1 | write     | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91:19 |
+-------------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-------------------+----------+-----------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
| HW Interface      | Variable | Loop            | Problem                                                                                                | Resolution | Location                                                                                                     |
+-------------------+----------+-----------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
| m_axi_concat_data | outputs  | VITIS_LOOP_91_1 | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91:19 |
+-------------------+----------+-----------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                                                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + concat                                                             | 6   |        |          |     |        |         |
|  + read_inputs_ap_uint_256_ap_int_8_32u_s                            | 3   |        |          |     |        |         |
|    mul_32s_32s_32_1_1_U5                                             | 3   |        | mul_ln13 | mul | auto   | 0       |
|    add_ln16_fu_321_p2                                                | -   |        | add_ln16 | add | fabric | 0       |
|    sub_ln16_fu_366_p2                                                | -   |        | sub_ln16 | sub | fabric | 0       |
|    empty_39_fu_392_p2                                                | -   |        | empty_39 | add | fabric | 0       |
|    empty_41_fu_406_p2                                                | -   |        | empty_41 | add | fabric | 0       |
|    empty_43_fu_432_p2                                                | -   |        | empty_43 | add | fabric | 0       |
|    empty_44_fu_438_p2                                                | -   |        | empty_44 | add | fabric | 0       |
|    tmp_fu_443_p2                                                     | -   |        | tmp      | add | fabric | 0       |
|    empty_45_fu_452_p2                                                | -   |        | empty_45 | add | fabric | 0       |
|    empty_46_fu_523_p2                                                | -   |        | empty_46 | add | fabric | 0       |
|    empty_49_fu_552_p2                                                | -   |        | empty_49 | add | fabric | 0       |
|    add_ln17_fu_493_p2                                                | -   |        | add_ln17 | add | fabric | 0       |
|    empty_53_fu_612_p2                                                | -   |        | empty_53 | add | fabric | 0       |
|    empty_55_fu_644_p2                                                | -   |        | empty_55 | add | fabric | 0       |
|    empty_56_fu_650_p2                                                | -   |        | empty_56 | add | fabric | 0       |
|    tmp1_fu_655_p2                                                    | -   |        | tmp1     | add | fabric | 0       |
|    empty_57_fu_664_p2                                                | -   |        | empty_57 | add | fabric | 0       |
|    empty_58_fu_679_p2                                                | -   |        | empty_58 | add | fabric | 0       |
|    empty_61_fu_684_p2                                                | -   |        | empty_61 | add | fabric | 0       |
|    add_ln19_fu_788_p2                                                | -   |        | add_ln19 | add | fabric | 0       |
|  + store_ap_uint_256_ap_int_8_ap_int_8_32u_s                         | 3   |        |          |     |        |         |
|    mul_32s_32s_32_1_1_U21                                            | 3   |        | mul_ln88 | mul | auto   | 0       |
|    add_ln91_fu_186_p2                                                | -   |        | add_ln91 | add | fabric | 0       |
|   + store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1 | 0   |        |          |     |        |         |
|     add_ln91_fu_104_p2                                               | -   |        | add_ln91 | add | fabric | 0       |
+----------------------------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------+------+------+--------+---------------------+---------+--------+---------+
| Name                                      | BRAM | URAM | Pragma | Variable            | Storage | Impl   | Latency |
+-------------------------------------------+------+------+--------+---------------------+---------+--------+---------+
| + concat                                  | 31   | 0    |        |                     |         |        |         |
|   outputs_c_U                             | -    | -    |        | outputs_c           | fifo    | srl    | 0       |
|   COLS_c_U                                | -    | -    |        | COLS_c              | fifo    | srl    | 0       |
|   ROWS_c_U                                | -    | -    |        | ROWS_c              | fifo    | srl    | 0       |
|   output_data_addr3_c_U                   | -    | -    |        | output_data_addr3_c | fifo    | srl    | 0       |
|   data_out_U                              | 15   | -    |        | data_out            | fifo    | memory | 0       |
|  + read_inputs_ap_uint_256_ap_int_8_32u_s | 16   | 0    |        |                     |         |        |         |
|    ram1_U                                 | 8    | -    |        | ram1                | ram_1p  | auto   | 1       |
|    ram2_U                                 | 8    | -    |        | ram2                | ram_1p  | auto   | 1       |
+-------------------------------------------+------+------+--------+---------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| Type            | Options                                                        | Location                                                           |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| pipeline        |                                                                | include/helpers.hpp:18 in read_inputs                              |
| pipeline        |                                                                | include/helpers.hpp:93 in store                                    |
| inline          |                                                                | include/types.hpp:53 in getval                                     |
| inline          |                                                                | include/types.hpp:60 in operator[]                                 |
| inline          |                                                                | include/types.hpp:67 in operator[]                                 |
| inline          |                                                                | include/types.hpp:74 in getvaladdr                                 |
| inline          |                                                                | include/types.hpp:79 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:80 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:84 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:85 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:90 in constructor                                |
| unroll          |                                                                | include/types.hpp:92 in constructor                                |
| inline          |                                                                | include/types.hpp:97 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:98 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:102 in constructor                               |
| unroll          |                                                                | include/types.hpp:104 in constructor                               |
| inline          |                                                                | include/types.hpp:111 in widetype<t, t_width, t_datawidth, enable> |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:112 in widetype<t, t_width, t_datawidth, enable> |
| inline          |                                                                | include/types.hpp:116 in constructor                               |
| unroll          |                                                                | include/types.hpp:118 in constructor                               |
| unroll          |                                                                | include/types.hpp:126 in operator const ap_uint<t_typewidth>       |
| inline          |                                                                | include/types.hpp:143 in shift                                     |
| unroll          |                                                                | include/types.hpp:147 in shift                                     |
| inline          |                                                                | include/types.hpp:156 in shift                                     |
| unroll          |                                                                | include/types.hpp:159 in shift                                     |
| inline          |                                                                | include/types.hpp:167 in unshift                                   |
| unroll          |                                                                | include/types.hpp:170 in unshift                                   |
| inline          |                                                                | include/types.hpp:178 in unshift                                   |
| unroll          |                                                                | include/types.hpp:181 in unshift                                   |
| unroll          |                                                                | include/types.hpp:192 in zero                                      |
| inline          |                                                                | include/types.hpp:227 in operator[]                                |
| inline          |                                                                | include/types.hpp:235 in operator[]                                |
| inline          |                                                                | include/types.hpp:243 in getvaladdr                                |
| inline          |                                                                | include/types.hpp:296 in hlsreg                                    |
| interface       | ap_none port = return register                                 | include/types.hpp:297 in hlsreg                                    |
| inline          |                                                                | include/types.hpp:317 in boolarr<w>                                |
| array_partition | variable = m_Val COMPLETE                                      | include/types.hpp:318 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:321 in boolarr<w>                                |
| unroll          |                                                                | include/types.hpp:323 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:328 in operator[]                                |
| inline          |                                                                | include/types.hpp:332 in and                                       |
| unroll          |                                                                | include/types.hpp:335 in and                                       |
| inline          |                                                                | include/types.hpp:341 in or                                        |
| unroll          |                                                                | include/types.hpp:344 in or                                        |
| inline          |                                                                | include/types.hpp:350 in reset                                     |
| unroll          |                                                                | include/types.hpp:352 in reset                                     |
| inline          |                                                                | include/types.hpp:360 in streamsareempty                           |
| unroll          |                                                                | include/types.hpp:364 in streamsareempty                           |
| inline          |                                                                | include/types.hpp:425 in convwideval2bits                          |
| unroll          |                                                                | include/types.hpp:433 in convwideval2bits                          |
| inline          |                                                                | include/types.hpp:444 in convbits2widetype                         |
| unroll          |                                                                | include/types.hpp:452 in convbits2widetype                         |
| inline          |                                                                | include/types.hpp:522 in getval                                    |
| inline          |                                                                | include/types.hpp:526 in getflush                                  |
| inline          |                                                                | include/types.hpp:530 in operator=                                 |
| inline          |                                                                | include/types.hpp:536 in operator()                                |
| inline          |                                                                | include/types.hpp:575 in getval                                    |
| inline          |                                                                | include/types.hpp:579 in operator[]                                |
| inline          |                                                                | include/types.hpp:586 in getvectoftaggedvalues                     |
| inline          |                                                                | include/types.hpp:614 in triangsrl<t, t_width>                     |
| array_partition | variable = m_Sreg dim = 1 complete                             | include/types.hpp:615 in triangsrl<t, t_width>                     |
| inline          |                                                                | include/types.hpp:618 in shift                                     |
| unroll          |                                                                | include/types.hpp:622 in shift                                     |
| inline          |                                                                | include/types.hpp:628 in clear                                     |
| pipeline        |                                                                | include/types.hpp:631 in clear                                     |
| inline          |                                                                | include/types.hpp:663 in windowrm<t, t_rows, t_cols>               |
| inline          |                                                                | include/types.hpp:666 in getval                                    |
| inline          |                                                                | include/types.hpp:670 in operator[]                                |
| unroll          |                                                                | include/types.hpp:676 in clear                                     |
| unroll          |                                                                | include/types.hpp:679 in clear                                     |
| inline          |                                                                | include/types.hpp:686 in shift                                     |
| inline          |                                                                | include/types.hpp:691 in shift                                     |
| inline          |                                                                | include/types.hpp:696 in unshift                                   |
| interface       | mode = m_axi port = inputs bundle = concat_data latency = 32   | src/concat.cpp:14 in concat                                        |
| interface       | mode = m_axi port = outputs bundle = concat_data latency = 32  | src/concat.cpp:15 in concat                                        |
| interface       | mode = s_axilite port = input_data_addr1 bundle = concat_addr  | src/concat.cpp:16 in concat                                        |
| interface       | mode = s_axilite port = input_data_addr2 bundle = concat_addr  | src/concat.cpp:17 in concat                                        |
| interface       | mode = s_axilite port = output_data_addr3 bundle = concat_addr | src/concat.cpp:18 in concat                                        |
| interface       | mode = s_axilite port = ROWS bundle = concat_addr              | src/concat.cpp:19 in concat                                        |
| interface       | mode = s_axilite port = COLS bundle = concat_addr              | src/concat.cpp:20 in concat                                        |
| interface       | mode = s_axilite port = concat_flag bundle = concat_addr       | src/concat.cpp:21 in concat                                        |
| interface       | mode = s_axilite port = return bundle = concat_addr            | src/concat.cpp:22 in concat                                        |
| stream          | variable = data_concat1 depth = 64                             | src/concat.cpp:26 in concat                                        |
| stream          | variable = data_concat2 depth = 64                             | src/concat.cpp:28 in concat                                        |
| stream          | variable = data_out depth = 128                                | src/concat.cpp:30 in concat                                        |
| dataflow        |                                                                | src/concat.cpp:38 in concat                                        |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+


