
checksum_messaj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002968  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08002a20  08002a20  00003a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b18  08002b18  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b18  08002b18  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b18  08002b18  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b18  08002b18  00003b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b1c  08002b1c  00003b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002b20  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  2000005c  08002b7c  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08002b7c  0000425c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c65  00000000  00000000  00004084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000159f  00000000  00000000  0000cce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  0000e288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000555  00000000  00000000  0000e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000144f0  00000000  00000000  0000eecd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009654  00000000  00000000  000233bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f4e8  00000000  00000000  0002ca11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000abef9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c58  00000000  00000000  000abf3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000adb94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000005c 	.word	0x2000005c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002a08 	.word	0x08002a08

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000060 	.word	0x20000060
 80000fc:	08002a08 	.word	0x08002a08

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_shi>:
 8000110:	b403      	push	{r0, r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0040      	lsls	r0, r0, #1
 8000118:	0049      	lsls	r1, r1, #1
 800011a:	5e09      	ldrsh	r1, [r1, r0]
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	448e      	add	lr, r1
 8000120:	bc03      	pop	{r0, r1}
 8000122:	4770      	bx	lr

08000124 <__udivsi3>:
 8000124:	2200      	movs	r2, #0
 8000126:	0843      	lsrs	r3, r0, #1
 8000128:	428b      	cmp	r3, r1
 800012a:	d374      	bcc.n	8000216 <__udivsi3+0xf2>
 800012c:	0903      	lsrs	r3, r0, #4
 800012e:	428b      	cmp	r3, r1
 8000130:	d35f      	bcc.n	80001f2 <__udivsi3+0xce>
 8000132:	0a03      	lsrs	r3, r0, #8
 8000134:	428b      	cmp	r3, r1
 8000136:	d344      	bcc.n	80001c2 <__udivsi3+0x9e>
 8000138:	0b03      	lsrs	r3, r0, #12
 800013a:	428b      	cmp	r3, r1
 800013c:	d328      	bcc.n	8000190 <__udivsi3+0x6c>
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d30d      	bcc.n	8000160 <__udivsi3+0x3c>
 8000144:	22ff      	movs	r2, #255	@ 0xff
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	ba12      	rev	r2, r2
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d302      	bcc.n	8000156 <__udivsi3+0x32>
 8000150:	1212      	asrs	r2, r2, #8
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	d065      	beq.n	8000222 <__udivsi3+0xfe>
 8000156:	0b03      	lsrs	r3, r0, #12
 8000158:	428b      	cmp	r3, r1
 800015a:	d319      	bcc.n	8000190 <__udivsi3+0x6c>
 800015c:	e000      	b.n	8000160 <__udivsi3+0x3c>
 800015e:	0a09      	lsrs	r1, r1, #8
 8000160:	0bc3      	lsrs	r3, r0, #15
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x46>
 8000166:	03cb      	lsls	r3, r1, #15
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b83      	lsrs	r3, r0, #14
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x52>
 8000172:	038b      	lsls	r3, r1, #14
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b43      	lsrs	r3, r0, #13
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x5e>
 800017e:	034b      	lsls	r3, r1, #13
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b03      	lsrs	r3, r0, #12
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x6a>
 800018a:	030b      	lsls	r3, r1, #12
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0ac3      	lsrs	r3, r0, #11
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x76>
 8000196:	02cb      	lsls	r3, r1, #11
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a83      	lsrs	r3, r0, #10
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x82>
 80001a2:	028b      	lsls	r3, r1, #10
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a43      	lsrs	r3, r0, #9
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x8e>
 80001ae:	024b      	lsls	r3, r1, #9
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a03      	lsrs	r3, r0, #8
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x9a>
 80001ba:	020b      	lsls	r3, r1, #8
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	d2cd      	bcs.n	800015e <__udivsi3+0x3a>
 80001c2:	09c3      	lsrs	r3, r0, #7
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xa8>
 80001c8:	01cb      	lsls	r3, r1, #7
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0983      	lsrs	r3, r0, #6
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xb4>
 80001d4:	018b      	lsls	r3, r1, #6
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0943      	lsrs	r3, r0, #5
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xc0>
 80001e0:	014b      	lsls	r3, r1, #5
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0903      	lsrs	r3, r0, #4
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xcc>
 80001ec:	010b      	lsls	r3, r1, #4
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	08c3      	lsrs	r3, r0, #3
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xd8>
 80001f8:	00cb      	lsls	r3, r1, #3
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0883      	lsrs	r3, r0, #2
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xe4>
 8000204:	008b      	lsls	r3, r1, #2
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0843      	lsrs	r3, r0, #1
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xf0>
 8000210:	004b      	lsls	r3, r1, #1
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	1a41      	subs	r1, r0, r1
 8000218:	d200      	bcs.n	800021c <__udivsi3+0xf8>
 800021a:	4601      	mov	r1, r0
 800021c:	4152      	adcs	r2, r2
 800021e:	4610      	mov	r0, r2
 8000220:	4770      	bx	lr
 8000222:	e7ff      	b.n	8000224 <__udivsi3+0x100>
 8000224:	b501      	push	{r0, lr}
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f806 	bl	8000238 <__aeabi_idiv0>
 800022c:	bd02      	pop	{r1, pc}
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_uidivmod>:
 8000230:	2900      	cmp	r1, #0
 8000232:	d0f7      	beq.n	8000224 <__udivsi3+0x100>
 8000234:	e776      	b.n	8000124 <__udivsi3>
 8000236:	4770      	bx	lr

08000238 <__aeabi_idiv0>:
 8000238:	4770      	bx	lr
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <calculateChecksum>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t calculateChecksum(uint8_t *data, uint8_t length) {
 800023c:	b580      	push	{r7, lr}
 800023e:	b084      	sub	sp, #16
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
 8000244:	000a      	movs	r2, r1
 8000246:	1cfb      	adds	r3, r7, #3
 8000248:	701a      	strb	r2, [r3, #0]
    uint8_t sum = 0;
 800024a:	230f      	movs	r3, #15
 800024c:	18fb      	adds	r3, r7, r3
 800024e:	2200      	movs	r2, #0
 8000250:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < length; i++) {
 8000252:	230e      	movs	r3, #14
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	2200      	movs	r2, #0
 8000258:	701a      	strb	r2, [r3, #0]
 800025a:	e010      	b.n	800027e <calculateChecksum+0x42>
        sum += data[i];
 800025c:	200e      	movs	r0, #14
 800025e:	183b      	adds	r3, r7, r0
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	687a      	ldr	r2, [r7, #4]
 8000264:	18d3      	adds	r3, r2, r3
 8000266:	7819      	ldrb	r1, [r3, #0]
 8000268:	220f      	movs	r2, #15
 800026a:	18bb      	adds	r3, r7, r2
 800026c:	18ba      	adds	r2, r7, r2
 800026e:	7812      	ldrb	r2, [r2, #0]
 8000270:	188a      	adds	r2, r1, r2
 8000272:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < length; i++) {
 8000274:	183b      	adds	r3, r7, r0
 8000276:	781a      	ldrb	r2, [r3, #0]
 8000278:	183b      	adds	r3, r7, r0
 800027a:	3201      	adds	r2, #1
 800027c:	701a      	strb	r2, [r3, #0]
 800027e:	230e      	movs	r3, #14
 8000280:	18fa      	adds	r2, r7, r3
 8000282:	1cfb      	adds	r3, r7, #3
 8000284:	7812      	ldrb	r2, [r2, #0]
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	429a      	cmp	r2, r3
 800028a:	d3e7      	bcc.n	800025c <calculateChecksum+0x20>
    }
    return sum;
 800028c:	230f      	movs	r3, #15
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	781b      	ldrb	r3, [r3, #0]
}
 8000292:	0018      	movs	r0, r3
 8000294:	46bd      	mov	sp, r7
 8000296:	b004      	add	sp, #16
 8000298:	bd80      	pop	{r7, pc}
	...

0800029c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800029c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029e:	b08f      	sub	sp, #60	@ 0x3c
 80002a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a2:	f000 f9f1 	bl	8000688 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a6:	f000 f84b 	bl	8000340 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002aa:	f000 f8d7 	bl	800045c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002ae:	f000 f8a1 	bl	80003f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


    uint8_t received[] = {0x01, 0x0A, 0x03};
 80002b2:	2334      	movs	r3, #52	@ 0x34
 80002b4:	18fb      	adds	r3, r7, r3
 80002b6:	4a1e      	ldr	r2, [pc, #120]	@ (8000330 <main+0x94>)
 80002b8:	8811      	ldrh	r1, [r2, #0]
 80002ba:	8019      	strh	r1, [r3, #0]
 80002bc:	7892      	ldrb	r2, [r2, #2]
 80002be:	709a      	strb	r2, [r3, #2]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 4 bayt oku
	     HAL_UART_Receive(&huart2, received, 4, 1000);
 80002c0:	23fa      	movs	r3, #250	@ 0xfa
 80002c2:	009b      	lsls	r3, r3, #2
 80002c4:	2534      	movs	r5, #52	@ 0x34
 80002c6:	1979      	adds	r1, r7, r5
 80002c8:	481a      	ldr	r0, [pc, #104]	@ (8000334 <main+0x98>)
 80002ca:	2204      	movs	r2, #4
 80002cc:	f001 fa7a 	bl	80017c4 <HAL_UART_Receive>

	     // checksum hesapla (ilk 3 bayt üzerinden)
	     uint8_t calc_checksum = calculateChecksum(received, 3);
 80002d0:	2637      	movs	r6, #55	@ 0x37
 80002d2:	19bc      	adds	r4, r7, r6
 80002d4:	197b      	adds	r3, r7, r5
 80002d6:	2103      	movs	r1, #3
 80002d8:	0018      	movs	r0, r3
 80002da:	f7ff ffaf 	bl	800023c <calculateChecksum>
 80002de:	0003      	movs	r3, r0
 80002e0:	7023      	strb	r3, [r4, #0]

	     if (calc_checksum == received[3]) {
 80002e2:	197b      	adds	r3, r7, r5
 80002e4:	78db      	ldrb	r3, [r3, #3]
 80002e6:	19ba      	adds	r2, r7, r6
 80002e8:	7812      	ldrb	r2, [r2, #0]
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d107      	bne.n	80002fe <main+0x62>
	         sprintf(message, "Checksum OK: 0x%02X\r\n", calc_checksum);
 80002ee:	19bb      	adds	r3, r7, r6
 80002f0:	781a      	ldrb	r2, [r3, #0]
 80002f2:	4911      	ldr	r1, [pc, #68]	@ (8000338 <main+0x9c>)
 80002f4:	003b      	movs	r3, r7
 80002f6:	0018      	movs	r0, r3
 80002f8:	f001 fee8 	bl	80020cc <siprintf>
 80002fc:	e00a      	b.n	8000314 <main+0x78>
	     } else {
	         sprintf(message, "Checksum ERROR! Got: 0x%02X, Expected: 0x%02X\r\n",
	                 received[3], calc_checksum);
 80002fe:	2334      	movs	r3, #52	@ 0x34
 8000300:	18fb      	adds	r3, r7, r3
 8000302:	78db      	ldrb	r3, [r3, #3]
	         sprintf(message, "Checksum ERROR! Got: 0x%02X, Expected: 0x%02X\r\n",
 8000304:	001a      	movs	r2, r3
 8000306:	2337      	movs	r3, #55	@ 0x37
 8000308:	18fb      	adds	r3, r7, r3
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	490b      	ldr	r1, [pc, #44]	@ (800033c <main+0xa0>)
 800030e:	0038      	movs	r0, r7
 8000310:	f001 fedc 	bl	80020cc <siprintf>
	     }

	     // sonucu TTL üzerinden geri gönder
	     HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 1000);
 8000314:	003b      	movs	r3, r7
 8000316:	0018      	movs	r0, r3
 8000318:	f7ff fef2 	bl	8000100 <strlen>
 800031c:	0003      	movs	r3, r0
 800031e:	b29a      	uxth	r2, r3
 8000320:	23fa      	movs	r3, #250	@ 0xfa
 8000322:	009b      	lsls	r3, r3, #2
 8000324:	0039      	movs	r1, r7
 8000326:	4803      	ldr	r0, [pc, #12]	@ (8000334 <main+0x98>)
 8000328:	f001 f9a8 	bl	800167c <HAL_UART_Transmit>
  {
 800032c:	e7c8      	b.n	80002c0 <main+0x24>
 800032e:	46c0      	nop			@ (mov r8, r8)
 8000330:	08002a68 	.word	0x08002a68
 8000334:	20000078 	.word	0x20000078
 8000338:	08002a20 	.word	0x08002a20
 800033c:	08002a38 	.word	0x08002a38

08000340 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000340:	b590      	push	{r4, r7, lr}
 8000342:	b093      	sub	sp, #76	@ 0x4c
 8000344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000346:	2414      	movs	r4, #20
 8000348:	193b      	adds	r3, r7, r4
 800034a:	0018      	movs	r0, r3
 800034c:	2334      	movs	r3, #52	@ 0x34
 800034e:	001a      	movs	r2, r3
 8000350:	2100      	movs	r1, #0
 8000352:	f001 fedb 	bl	800210c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000356:	1d3b      	adds	r3, r7, #4
 8000358:	0018      	movs	r0, r3
 800035a:	2310      	movs	r3, #16
 800035c:	001a      	movs	r2, r3
 800035e:	2100      	movs	r1, #0
 8000360:	f001 fed4 	bl	800210c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000364:	2380      	movs	r3, #128	@ 0x80
 8000366:	009b      	lsls	r3, r3, #2
 8000368:	0018      	movs	r0, r3
 800036a:	f000 fc2b 	bl	8000bc4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800036e:	193b      	adds	r3, r7, r4
 8000370:	2202      	movs	r2, #2
 8000372:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000374:	193b      	adds	r3, r7, r4
 8000376:	2280      	movs	r2, #128	@ 0x80
 8000378:	0052      	lsls	r2, r2, #1
 800037a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800037c:	0021      	movs	r1, r4
 800037e:	187b      	adds	r3, r7, r1
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000384:	187b      	adds	r3, r7, r1
 8000386:	2240      	movs	r2, #64	@ 0x40
 8000388:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800038a:	187b      	adds	r3, r7, r1
 800038c:	2202      	movs	r2, #2
 800038e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000390:	187b      	adds	r3, r7, r1
 8000392:	2202      	movs	r2, #2
 8000394:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000396:	187b      	adds	r3, r7, r1
 8000398:	2200      	movs	r2, #0
 800039a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800039c:	187b      	adds	r3, r7, r1
 800039e:	2208      	movs	r2, #8
 80003a0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003a2:	187b      	adds	r3, r7, r1
 80003a4:	2280      	movs	r2, #128	@ 0x80
 80003a6:	0292      	lsls	r2, r2, #10
 80003a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	2280      	movs	r2, #128	@ 0x80
 80003ae:	0592      	lsls	r2, r2, #22
 80003b0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	0018      	movs	r0, r3
 80003b6:	f000 fc51 	bl	8000c5c <HAL_RCC_OscConfig>
 80003ba:	1e03      	subs	r3, r0, #0
 80003bc:	d001      	beq.n	80003c2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003be:	f000 f86f 	bl	80004a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	2207      	movs	r2, #7
 80003c6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	2202      	movs	r2, #2
 80003cc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2200      	movs	r2, #0
 80003d2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003d4:	1d3b      	adds	r3, r7, #4
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	2102      	movs	r1, #2
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 ff4c 	bl	800127c <HAL_RCC_ClockConfig>
 80003e4:	1e03      	subs	r3, r0, #0
 80003e6:	d001      	beq.n	80003ec <SystemClock_Config+0xac>
  {
    Error_Handler();
 80003e8:	f000 f85a 	bl	80004a0 <Error_Handler>
  }
}
 80003ec:	46c0      	nop			@ (mov r8, r8)
 80003ee:	46bd      	mov	sp, r7
 80003f0:	b013      	add	sp, #76	@ 0x4c
 80003f2:	bd90      	pop	{r4, r7, pc}

080003f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003f8:	4b16      	ldr	r3, [pc, #88]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 80003fa:	4a17      	ldr	r2, [pc, #92]	@ (8000458 <MX_USART2_UART_Init+0x64>)
 80003fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003fe:	4b15      	ldr	r3, [pc, #84]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 8000400:	22e1      	movs	r2, #225	@ 0xe1
 8000402:	0252      	lsls	r2, r2, #9
 8000404:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000406:	4b13      	ldr	r3, [pc, #76]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 8000408:	2200      	movs	r2, #0
 800040a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800040c:	4b11      	ldr	r3, [pc, #68]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 800040e:	2200      	movs	r2, #0
 8000410:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000412:	4b10      	ldr	r3, [pc, #64]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 8000414:	2200      	movs	r2, #0
 8000416:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000418:	4b0e      	ldr	r3, [pc, #56]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 800041a:	220c      	movs	r2, #12
 800041c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800041e:	4b0d      	ldr	r3, [pc, #52]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 8000420:	2200      	movs	r2, #0
 8000422:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000424:	4b0b      	ldr	r3, [pc, #44]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 8000426:	2200      	movs	r2, #0
 8000428:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800042a:	4b0a      	ldr	r3, [pc, #40]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 800042c:	2200      	movs	r2, #0
 800042e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000430:	4b08      	ldr	r3, [pc, #32]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 8000432:	2200      	movs	r2, #0
 8000434:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000436:	4b07      	ldr	r3, [pc, #28]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 8000438:	2200      	movs	r2, #0
 800043a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800043c:	4b05      	ldr	r3, [pc, #20]	@ (8000454 <MX_USART2_UART_Init+0x60>)
 800043e:	0018      	movs	r0, r3
 8000440:	f001 f8c6 	bl	80015d0 <HAL_UART_Init>
 8000444:	1e03      	subs	r3, r0, #0
 8000446:	d001      	beq.n	800044c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000448:	f000 f82a 	bl	80004a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800044c:	46c0      	nop			@ (mov r8, r8)
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)
 8000454:	20000078 	.word	0x20000078
 8000458:	40004400 	.word	0x40004400

0800045c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000462:	4b0e      	ldr	r3, [pc, #56]	@ (800049c <MX_GPIO_Init+0x40>)
 8000464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000466:	4b0d      	ldr	r3, [pc, #52]	@ (800049c <MX_GPIO_Init+0x40>)
 8000468:	2120      	movs	r1, #32
 800046a:	430a      	orrs	r2, r1
 800046c:	635a      	str	r2, [r3, #52]	@ 0x34
 800046e:	4b0b      	ldr	r3, [pc, #44]	@ (800049c <MX_GPIO_Init+0x40>)
 8000470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000472:	2220      	movs	r2, #32
 8000474:	4013      	ands	r3, r2
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047a:	4b08      	ldr	r3, [pc, #32]	@ (800049c <MX_GPIO_Init+0x40>)
 800047c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800047e:	4b07      	ldr	r3, [pc, #28]	@ (800049c <MX_GPIO_Init+0x40>)
 8000480:	2101      	movs	r1, #1
 8000482:	430a      	orrs	r2, r1
 8000484:	635a      	str	r2, [r3, #52]	@ 0x34
 8000486:	4b05      	ldr	r3, [pc, #20]	@ (800049c <MX_GPIO_Init+0x40>)
 8000488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800048a:	2201      	movs	r2, #1
 800048c:	4013      	ands	r3, r2
 800048e:	603b      	str	r3, [r7, #0]
 8000490:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	b002      	add	sp, #8
 8000498:	bd80      	pop	{r7, pc}
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	40021000 	.word	0x40021000

080004a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a4:	b672      	cpsid	i
}
 80004a6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a8:	46c0      	nop			@ (mov r8, r8)
 80004aa:	e7fd      	b.n	80004a8 <Error_Handler+0x8>

080004ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b2:	4b0f      	ldr	r3, [pc, #60]	@ (80004f0 <HAL_MspInit+0x44>)
 80004b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80004b6:	4b0e      	ldr	r3, [pc, #56]	@ (80004f0 <HAL_MspInit+0x44>)
 80004b8:	2101      	movs	r1, #1
 80004ba:	430a      	orrs	r2, r1
 80004bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80004be:	4b0c      	ldr	r3, [pc, #48]	@ (80004f0 <HAL_MspInit+0x44>)
 80004c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004c2:	2201      	movs	r2, #1
 80004c4:	4013      	ands	r3, r2
 80004c6:	607b      	str	r3, [r7, #4]
 80004c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ca:	4b09      	ldr	r3, [pc, #36]	@ (80004f0 <HAL_MspInit+0x44>)
 80004cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80004ce:	4b08      	ldr	r3, [pc, #32]	@ (80004f0 <HAL_MspInit+0x44>)
 80004d0:	2180      	movs	r1, #128	@ 0x80
 80004d2:	0549      	lsls	r1, r1, #21
 80004d4:	430a      	orrs	r2, r1
 80004d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80004d8:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <HAL_MspInit+0x44>)
 80004da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80004dc:	2380      	movs	r3, #128	@ 0x80
 80004de:	055b      	lsls	r3, r3, #21
 80004e0:	4013      	ands	r3, r2
 80004e2:	603b      	str	r3, [r7, #0]
 80004e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004e6:	46c0      	nop			@ (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b002      	add	sp, #8
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)
 80004f0:	40021000 	.word	0x40021000

080004f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004f4:	b590      	push	{r4, r7, lr}
 80004f6:	b08b      	sub	sp, #44	@ 0x2c
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004fc:	2414      	movs	r4, #20
 80004fe:	193b      	adds	r3, r7, r4
 8000500:	0018      	movs	r0, r3
 8000502:	2314      	movs	r3, #20
 8000504:	001a      	movs	r2, r3
 8000506:	2100      	movs	r1, #0
 8000508:	f001 fe00 	bl	800210c <memset>
  if(huart->Instance==USART2)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a1b      	ldr	r2, [pc, #108]	@ (8000580 <HAL_UART_MspInit+0x8c>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d130      	bne.n	8000578 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000516:	4b1b      	ldr	r3, [pc, #108]	@ (8000584 <HAL_UART_MspInit+0x90>)
 8000518:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800051a:	4b1a      	ldr	r3, [pc, #104]	@ (8000584 <HAL_UART_MspInit+0x90>)
 800051c:	2180      	movs	r1, #128	@ 0x80
 800051e:	0289      	lsls	r1, r1, #10
 8000520:	430a      	orrs	r2, r1
 8000522:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000524:	4b17      	ldr	r3, [pc, #92]	@ (8000584 <HAL_UART_MspInit+0x90>)
 8000526:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000528:	2380      	movs	r3, #128	@ 0x80
 800052a:	029b      	lsls	r3, r3, #10
 800052c:	4013      	ands	r3, r2
 800052e:	613b      	str	r3, [r7, #16]
 8000530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	4b14      	ldr	r3, [pc, #80]	@ (8000584 <HAL_UART_MspInit+0x90>)
 8000534:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000536:	4b13      	ldr	r3, [pc, #76]	@ (8000584 <HAL_UART_MspInit+0x90>)
 8000538:	2101      	movs	r1, #1
 800053a:	430a      	orrs	r2, r1
 800053c:	635a      	str	r2, [r3, #52]	@ 0x34
 800053e:	4b11      	ldr	r3, [pc, #68]	@ (8000584 <HAL_UART_MspInit+0x90>)
 8000540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000542:	2201      	movs	r2, #1
 8000544:	4013      	ands	r3, r2
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800054a:	0021      	movs	r1, r4
 800054c:	187b      	adds	r3, r7, r1
 800054e:	220c      	movs	r2, #12
 8000550:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000552:	187b      	adds	r3, r7, r1
 8000554:	2202      	movs	r2, #2
 8000556:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000558:	187b      	adds	r3, r7, r1
 800055a:	2200      	movs	r2, #0
 800055c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2200      	movs	r2, #0
 8000562:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2201      	movs	r2, #1
 8000568:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056a:	187a      	adds	r2, r7, r1
 800056c:	23a0      	movs	r3, #160	@ 0xa0
 800056e:	05db      	lsls	r3, r3, #23
 8000570:	0011      	movs	r1, r2
 8000572:	0018      	movs	r0, r3
 8000574:	f000 f9c2 	bl	80008fc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000578:	46c0      	nop			@ (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b00b      	add	sp, #44	@ 0x2c
 800057e:	bd90      	pop	{r4, r7, pc}
 8000580:	40004400 	.word	0x40004400
 8000584:	40021000 	.word	0x40021000

08000588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800058c:	46c0      	nop			@ (mov r8, r8)
 800058e:	e7fd      	b.n	800058c <NMI_Handler+0x4>

08000590 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000594:	46c0      	nop			@ (mov r8, r8)
 8000596:	e7fd      	b.n	8000594 <HardFault_Handler+0x4>

08000598 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800059c:	46c0      	nop			@ (mov r8, r8)
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}

080005a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a2:	b580      	push	{r7, lr}
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a6:	46c0      	nop			@ (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b0:	f000 f8d4 	bl	800075c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b4:	46c0      	nop			@ (mov r8, r8)
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
	...

080005bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c4:	4a14      	ldr	r2, [pc, #80]	@ (8000618 <_sbrk+0x5c>)
 80005c6:	4b15      	ldr	r3, [pc, #84]	@ (800061c <_sbrk+0x60>)
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005d0:	4b13      	ldr	r3, [pc, #76]	@ (8000620 <_sbrk+0x64>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d102      	bne.n	80005de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d8:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <_sbrk+0x64>)
 80005da:	4a12      	ldr	r2, [pc, #72]	@ (8000624 <_sbrk+0x68>)
 80005dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005de:	4b10      	ldr	r3, [pc, #64]	@ (8000620 <_sbrk+0x64>)
 80005e0:	681a      	ldr	r2, [r3, #0]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	18d3      	adds	r3, r2, r3
 80005e6:	693a      	ldr	r2, [r7, #16]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d207      	bcs.n	80005fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005ec:	f001 fd96 	bl	800211c <__errno>
 80005f0:	0003      	movs	r3, r0
 80005f2:	220c      	movs	r2, #12
 80005f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	425b      	negs	r3, r3
 80005fa:	e009      	b.n	8000610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005fc:	4b08      	ldr	r3, [pc, #32]	@ (8000620 <_sbrk+0x64>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000602:	4b07      	ldr	r3, [pc, #28]	@ (8000620 <_sbrk+0x64>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	18d2      	adds	r2, r2, r3
 800060a:	4b05      	ldr	r3, [pc, #20]	@ (8000620 <_sbrk+0x64>)
 800060c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800060e:	68fb      	ldr	r3, [r7, #12]
}
 8000610:	0018      	movs	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	b006      	add	sp, #24
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20002000 	.word	0x20002000
 800061c:	00000400 	.word	0x00000400
 8000620:	2000010c 	.word	0x2000010c
 8000624:	20000260 	.word	0x20000260

08000628 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800062c:	46c0      	nop			@ (mov r8, r8)
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000634:	480d      	ldr	r0, [pc, #52]	@ (800066c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000636:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000638:	f7ff fff6 	bl	8000628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800063c:	480c      	ldr	r0, [pc, #48]	@ (8000670 <LoopForever+0x6>)
  ldr r1, =_edata
 800063e:	490d      	ldr	r1, [pc, #52]	@ (8000674 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000640:	4a0d      	ldr	r2, [pc, #52]	@ (8000678 <LoopForever+0xe>)
  movs r3, #0
 8000642:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000644:	e002      	b.n	800064c <LoopCopyDataInit>

08000646 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000646:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000648:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800064a:	3304      	adds	r3, #4

0800064c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800064c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000650:	d3f9      	bcc.n	8000646 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000652:	4a0a      	ldr	r2, [pc, #40]	@ (800067c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000654:	4c0a      	ldr	r4, [pc, #40]	@ (8000680 <LoopForever+0x16>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000658:	e001      	b.n	800065e <LoopFillZerobss>

0800065a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800065a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800065c:	3204      	adds	r2, #4

0800065e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000660:	d3fb      	bcc.n	800065a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000662:	f001 fd61 	bl	8002128 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000666:	f7ff fe19 	bl	800029c <main>

0800066a <LoopForever>:

LoopForever:
  b LoopForever
 800066a:	e7fe      	b.n	800066a <LoopForever>
  ldr   r0, =_estack
 800066c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000674:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000678:	08002b20 	.word	0x08002b20
  ldr r2, =_sbss
 800067c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000680:	2000025c 	.word	0x2000025c

08000684 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000684:	e7fe      	b.n	8000684 <ADC1_IRQHandler>
	...

08000688 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800068e:	1dfb      	adds	r3, r7, #7
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000694:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <HAL_Init+0x3c>)
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <HAL_Init+0x3c>)
 800069a:	2180      	movs	r1, #128	@ 0x80
 800069c:	0049      	lsls	r1, r1, #1
 800069e:	430a      	orrs	r2, r1
 80006a0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006a2:	2003      	movs	r0, #3
 80006a4:	f000 f810 	bl	80006c8 <HAL_InitTick>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d003      	beq.n	80006b4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80006ac:	1dfb      	adds	r3, r7, #7
 80006ae:	2201      	movs	r2, #1
 80006b0:	701a      	strb	r2, [r3, #0]
 80006b2:	e001      	b.n	80006b8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80006b4:	f7ff fefa 	bl	80004ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006b8:	1dfb      	adds	r3, r7, #7
 80006ba:	781b      	ldrb	r3, [r3, #0]
}
 80006bc:	0018      	movs	r0, r3
 80006be:	46bd      	mov	sp, r7
 80006c0:	b002      	add	sp, #8
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40022000 	.word	0x40022000

080006c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b085      	sub	sp, #20
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006d0:	230f      	movs	r3, #15
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80006d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <HAL_InitTick+0x88>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d02b      	beq.n	8000738 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80006e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000754 <HAL_InitTick+0x8c>)
 80006e2:	681c      	ldr	r4, [r3, #0]
 80006e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000750 <HAL_InitTick+0x88>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	0019      	movs	r1, r3
 80006ea:	23fa      	movs	r3, #250	@ 0xfa
 80006ec:	0098      	lsls	r0, r3, #2
 80006ee:	f7ff fd19 	bl	8000124 <__udivsi3>
 80006f2:	0003      	movs	r3, r0
 80006f4:	0019      	movs	r1, r3
 80006f6:	0020      	movs	r0, r4
 80006f8:	f7ff fd14 	bl	8000124 <__udivsi3>
 80006fc:	0003      	movs	r3, r0
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 f8ef 	bl	80008e2 <HAL_SYSTICK_Config>
 8000704:	1e03      	subs	r3, r0, #0
 8000706:	d112      	bne.n	800072e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2b03      	cmp	r3, #3
 800070c:	d80a      	bhi.n	8000724 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800070e:	6879      	ldr	r1, [r7, #4]
 8000710:	2301      	movs	r3, #1
 8000712:	425b      	negs	r3, r3
 8000714:	2200      	movs	r2, #0
 8000716:	0018      	movs	r0, r3
 8000718:	f000 f8ce 	bl	80008b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800071c:	4b0e      	ldr	r3, [pc, #56]	@ (8000758 <HAL_InitTick+0x90>)
 800071e:	687a      	ldr	r2, [r7, #4]
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	e00d      	b.n	8000740 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000724:	230f      	movs	r3, #15
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	2201      	movs	r2, #1
 800072a:	701a      	strb	r2, [r3, #0]
 800072c:	e008      	b.n	8000740 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800072e:	230f      	movs	r3, #15
 8000730:	18fb      	adds	r3, r7, r3
 8000732:	2201      	movs	r2, #1
 8000734:	701a      	strb	r2, [r3, #0]
 8000736:	e003      	b.n	8000740 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000738:	230f      	movs	r3, #15
 800073a:	18fb      	adds	r3, r7, r3
 800073c:	2201      	movs	r2, #1
 800073e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000740:	230f      	movs	r3, #15
 8000742:	18fb      	adds	r3, r7, r3
 8000744:	781b      	ldrb	r3, [r3, #0]
}
 8000746:	0018      	movs	r0, r3
 8000748:	46bd      	mov	sp, r7
 800074a:	b005      	add	sp, #20
 800074c:	bd90      	pop	{r4, r7, pc}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	20000008 	.word	0x20000008
 8000754:	20000000 	.word	0x20000000
 8000758:	20000004 	.word	0x20000004

0800075c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000760:	4b05      	ldr	r3, [pc, #20]	@ (8000778 <HAL_IncTick+0x1c>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	001a      	movs	r2, r3
 8000766:	4b05      	ldr	r3, [pc, #20]	@ (800077c <HAL_IncTick+0x20>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	18d2      	adds	r2, r2, r3
 800076c:	4b03      	ldr	r3, [pc, #12]	@ (800077c <HAL_IncTick+0x20>)
 800076e:	601a      	str	r2, [r3, #0]
}
 8000770:	46c0      	nop			@ (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	20000008 	.word	0x20000008
 800077c:	20000110 	.word	0x20000110

08000780 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  return uwTick;
 8000784:	4b02      	ldr	r3, [pc, #8]	@ (8000790 <HAL_GetTick+0x10>)
 8000786:	681b      	ldr	r3, [r3, #0]
}
 8000788:	0018      	movs	r0, r3
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	46c0      	nop			@ (mov r8, r8)
 8000790:	20000110 	.word	0x20000110

08000794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	0002      	movs	r2, r0
 800079c:	6039      	str	r1, [r7, #0]
 800079e:	1dfb      	adds	r3, r7, #7
 80007a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007a2:	1dfb      	adds	r3, r7, #7
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80007a8:	d828      	bhi.n	80007fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007aa:	4a2f      	ldr	r2, [pc, #188]	@ (8000868 <__NVIC_SetPriority+0xd4>)
 80007ac:	1dfb      	adds	r3, r7, #7
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	b25b      	sxtb	r3, r3
 80007b2:	089b      	lsrs	r3, r3, #2
 80007b4:	33c0      	adds	r3, #192	@ 0xc0
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	589b      	ldr	r3, [r3, r2]
 80007ba:	1dfa      	adds	r2, r7, #7
 80007bc:	7812      	ldrb	r2, [r2, #0]
 80007be:	0011      	movs	r1, r2
 80007c0:	2203      	movs	r2, #3
 80007c2:	400a      	ands	r2, r1
 80007c4:	00d2      	lsls	r2, r2, #3
 80007c6:	21ff      	movs	r1, #255	@ 0xff
 80007c8:	4091      	lsls	r1, r2
 80007ca:	000a      	movs	r2, r1
 80007cc:	43d2      	mvns	r2, r2
 80007ce:	401a      	ands	r2, r3
 80007d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	019b      	lsls	r3, r3, #6
 80007d6:	22ff      	movs	r2, #255	@ 0xff
 80007d8:	401a      	ands	r2, r3
 80007da:	1dfb      	adds	r3, r7, #7
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	0018      	movs	r0, r3
 80007e0:	2303      	movs	r3, #3
 80007e2:	4003      	ands	r3, r0
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007e8:	481f      	ldr	r0, [pc, #124]	@ (8000868 <__NVIC_SetPriority+0xd4>)
 80007ea:	1dfb      	adds	r3, r7, #7
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b25b      	sxtb	r3, r3
 80007f0:	089b      	lsrs	r3, r3, #2
 80007f2:	430a      	orrs	r2, r1
 80007f4:	33c0      	adds	r3, #192	@ 0xc0
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80007fa:	e031      	b.n	8000860 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007fc:	4a1b      	ldr	r2, [pc, #108]	@ (800086c <__NVIC_SetPriority+0xd8>)
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	0019      	movs	r1, r3
 8000804:	230f      	movs	r3, #15
 8000806:	400b      	ands	r3, r1
 8000808:	3b08      	subs	r3, #8
 800080a:	089b      	lsrs	r3, r3, #2
 800080c:	3306      	adds	r3, #6
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	18d3      	adds	r3, r2, r3
 8000812:	3304      	adds	r3, #4
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	1dfa      	adds	r2, r7, #7
 8000818:	7812      	ldrb	r2, [r2, #0]
 800081a:	0011      	movs	r1, r2
 800081c:	2203      	movs	r2, #3
 800081e:	400a      	ands	r2, r1
 8000820:	00d2      	lsls	r2, r2, #3
 8000822:	21ff      	movs	r1, #255	@ 0xff
 8000824:	4091      	lsls	r1, r2
 8000826:	000a      	movs	r2, r1
 8000828:	43d2      	mvns	r2, r2
 800082a:	401a      	ands	r2, r3
 800082c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	019b      	lsls	r3, r3, #6
 8000832:	22ff      	movs	r2, #255	@ 0xff
 8000834:	401a      	ands	r2, r3
 8000836:	1dfb      	adds	r3, r7, #7
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	0018      	movs	r0, r3
 800083c:	2303      	movs	r3, #3
 800083e:	4003      	ands	r3, r0
 8000840:	00db      	lsls	r3, r3, #3
 8000842:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000844:	4809      	ldr	r0, [pc, #36]	@ (800086c <__NVIC_SetPriority+0xd8>)
 8000846:	1dfb      	adds	r3, r7, #7
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	001c      	movs	r4, r3
 800084c:	230f      	movs	r3, #15
 800084e:	4023      	ands	r3, r4
 8000850:	3b08      	subs	r3, #8
 8000852:	089b      	lsrs	r3, r3, #2
 8000854:	430a      	orrs	r2, r1
 8000856:	3306      	adds	r3, #6
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	18c3      	adds	r3, r0, r3
 800085c:	3304      	adds	r3, #4
 800085e:	601a      	str	r2, [r3, #0]
}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	b003      	add	sp, #12
 8000866:	bd90      	pop	{r4, r7, pc}
 8000868:	e000e100 	.word	0xe000e100
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	1e5a      	subs	r2, r3, #1
 800087c:	2380      	movs	r3, #128	@ 0x80
 800087e:	045b      	lsls	r3, r3, #17
 8000880:	429a      	cmp	r2, r3
 8000882:	d301      	bcc.n	8000888 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000884:	2301      	movs	r3, #1
 8000886:	e010      	b.n	80008aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000888:	4b0a      	ldr	r3, [pc, #40]	@ (80008b4 <SysTick_Config+0x44>)
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	3a01      	subs	r2, #1
 800088e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000890:	2301      	movs	r3, #1
 8000892:	425b      	negs	r3, r3
 8000894:	2103      	movs	r1, #3
 8000896:	0018      	movs	r0, r3
 8000898:	f7ff ff7c 	bl	8000794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800089c:	4b05      	ldr	r3, [pc, #20]	@ (80008b4 <SysTick_Config+0x44>)
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008a2:	4b04      	ldr	r3, [pc, #16]	@ (80008b4 <SysTick_Config+0x44>)
 80008a4:	2207      	movs	r2, #7
 80008a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008a8:	2300      	movs	r3, #0
}
 80008aa:	0018      	movs	r0, r3
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b002      	add	sp, #8
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			@ (mov r8, r8)
 80008b4:	e000e010 	.word	0xe000e010

080008b8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60b9      	str	r1, [r7, #8]
 80008c0:	607a      	str	r2, [r7, #4]
 80008c2:	210f      	movs	r1, #15
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	1c02      	adds	r2, r0, #0
 80008c8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80008ca:	68ba      	ldr	r2, [r7, #8]
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	b25b      	sxtb	r3, r3
 80008d2:	0011      	movs	r1, r2
 80008d4:	0018      	movs	r0, r3
 80008d6:	f7ff ff5d 	bl	8000794 <__NVIC_SetPriority>
}
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	46bd      	mov	sp, r7
 80008de:	b004      	add	sp, #16
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b082      	sub	sp, #8
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	0018      	movs	r0, r3
 80008ee:	f7ff ffbf 	bl	8000870 <SysTick_Config>
 80008f2:	0003      	movs	r3, r0
}
 80008f4:	0018      	movs	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	b002      	add	sp, #8
 80008fa:	bd80      	pop	{r7, pc}

080008fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b086      	sub	sp, #24
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800090a:	e147      	b.n	8000b9c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2101      	movs	r1, #1
 8000912:	697a      	ldr	r2, [r7, #20]
 8000914:	4091      	lsls	r1, r2
 8000916:	000a      	movs	r2, r1
 8000918:	4013      	ands	r3, r2
 800091a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d100      	bne.n	8000924 <HAL_GPIO_Init+0x28>
 8000922:	e138      	b.n	8000b96 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	2203      	movs	r2, #3
 800092a:	4013      	ands	r3, r2
 800092c:	2b01      	cmp	r3, #1
 800092e:	d005      	beq.n	800093c <HAL_GPIO_Init+0x40>
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	2203      	movs	r2, #3
 8000936:	4013      	ands	r3, r2
 8000938:	2b02      	cmp	r3, #2
 800093a:	d130      	bne.n	800099e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	2203      	movs	r2, #3
 8000948:	409a      	lsls	r2, r3
 800094a:	0013      	movs	r3, r2
 800094c:	43da      	mvns	r2, r3
 800094e:	693b      	ldr	r3, [r7, #16]
 8000950:	4013      	ands	r3, r2
 8000952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	68da      	ldr	r2, [r3, #12]
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	005b      	lsls	r3, r3, #1
 800095c:	409a      	lsls	r2, r3
 800095e:	0013      	movs	r3, r2
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	4313      	orrs	r3, r2
 8000964:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	693a      	ldr	r2, [r7, #16]
 800096a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000972:	2201      	movs	r2, #1
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	409a      	lsls	r2, r3
 8000978:	0013      	movs	r3, r2
 800097a:	43da      	mvns	r2, r3
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	4013      	ands	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	685b      	ldr	r3, [r3, #4]
 8000986:	091b      	lsrs	r3, r3, #4
 8000988:	2201      	movs	r2, #1
 800098a:	401a      	ands	r2, r3
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	409a      	lsls	r2, r3
 8000990:	0013      	movs	r3, r2
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	4313      	orrs	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	2203      	movs	r2, #3
 80009a4:	4013      	ands	r3, r2
 80009a6:	2b03      	cmp	r3, #3
 80009a8:	d017      	beq.n	80009da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	68db      	ldr	r3, [r3, #12]
 80009ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	2203      	movs	r2, #3
 80009b6:	409a      	lsls	r2, r3
 80009b8:	0013      	movs	r3, r2
 80009ba:	43da      	mvns	r2, r3
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	4013      	ands	r3, r2
 80009c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	689a      	ldr	r2, [r3, #8]
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	409a      	lsls	r2, r3
 80009cc:	0013      	movs	r3, r2
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	2203      	movs	r2, #3
 80009e0:	4013      	ands	r3, r2
 80009e2:	2b02      	cmp	r3, #2
 80009e4:	d123      	bne.n	8000a2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	08da      	lsrs	r2, r3, #3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3208      	adds	r2, #8
 80009ee:	0092      	lsls	r2, r2, #2
 80009f0:	58d3      	ldr	r3, [r2, r3]
 80009f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	2207      	movs	r2, #7
 80009f8:	4013      	ands	r3, r2
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	220f      	movs	r2, #15
 80009fe:	409a      	lsls	r2, r3
 8000a00:	0013      	movs	r3, r2
 8000a02:	43da      	mvns	r2, r3
 8000a04:	693b      	ldr	r3, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	691a      	ldr	r2, [r3, #16]
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	2107      	movs	r1, #7
 8000a12:	400b      	ands	r3, r1
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	409a      	lsls	r2, r3
 8000a18:	0013      	movs	r3, r2
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	08da      	lsrs	r2, r3, #3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	3208      	adds	r2, #8
 8000a28:	0092      	lsls	r2, r2, #2
 8000a2a:	6939      	ldr	r1, [r7, #16]
 8000a2c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	2203      	movs	r2, #3
 8000a3a:	409a      	lsls	r2, r3
 8000a3c:	0013      	movs	r3, r2
 8000a3e:	43da      	mvns	r2, r3
 8000a40:	693b      	ldr	r3, [r7, #16]
 8000a42:	4013      	ands	r3, r2
 8000a44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	2203      	movs	r2, #3
 8000a4c:	401a      	ands	r2, r3
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	409a      	lsls	r2, r3
 8000a54:	0013      	movs	r3, r2
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	685a      	ldr	r2, [r3, #4]
 8000a66:	23c0      	movs	r3, #192	@ 0xc0
 8000a68:	029b      	lsls	r3, r3, #10
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	d100      	bne.n	8000a70 <HAL_GPIO_Init+0x174>
 8000a6e:	e092      	b.n	8000b96 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000a70:	4a50      	ldr	r2, [pc, #320]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	089b      	lsrs	r3, r3, #2
 8000a76:	3318      	adds	r3, #24
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	589b      	ldr	r3, [r3, r2]
 8000a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	2203      	movs	r2, #3
 8000a82:	4013      	ands	r3, r2
 8000a84:	00db      	lsls	r3, r3, #3
 8000a86:	220f      	movs	r2, #15
 8000a88:	409a      	lsls	r2, r3
 8000a8a:	0013      	movs	r3, r2
 8000a8c:	43da      	mvns	r2, r3
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	4013      	ands	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000a94:	687a      	ldr	r2, [r7, #4]
 8000a96:	23a0      	movs	r3, #160	@ 0xa0
 8000a98:	05db      	lsls	r3, r3, #23
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	d013      	beq.n	8000ac6 <HAL_GPIO_Init+0x1ca>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4a45      	ldr	r2, [pc, #276]	@ (8000bb8 <HAL_GPIO_Init+0x2bc>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d00d      	beq.n	8000ac2 <HAL_GPIO_Init+0x1c6>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a44      	ldr	r2, [pc, #272]	@ (8000bbc <HAL_GPIO_Init+0x2c0>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d007      	beq.n	8000abe <HAL_GPIO_Init+0x1c2>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4a43      	ldr	r2, [pc, #268]	@ (8000bc0 <HAL_GPIO_Init+0x2c4>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d101      	bne.n	8000aba <HAL_GPIO_Init+0x1be>
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	e006      	b.n	8000ac8 <HAL_GPIO_Init+0x1cc>
 8000aba:	2305      	movs	r3, #5
 8000abc:	e004      	b.n	8000ac8 <HAL_GPIO_Init+0x1cc>
 8000abe:	2302      	movs	r3, #2
 8000ac0:	e002      	b.n	8000ac8 <HAL_GPIO_Init+0x1cc>
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e000      	b.n	8000ac8 <HAL_GPIO_Init+0x1cc>
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	697a      	ldr	r2, [r7, #20]
 8000aca:	2103      	movs	r1, #3
 8000acc:	400a      	ands	r2, r1
 8000ace:	00d2      	lsls	r2, r2, #3
 8000ad0:	4093      	lsls	r3, r2
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000ad8:	4936      	ldr	r1, [pc, #216]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	089b      	lsrs	r3, r3, #2
 8000ade:	3318      	adds	r3, #24
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ae6:	4b33      	ldr	r3, [pc, #204]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	43da      	mvns	r2, r3
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	4013      	ands	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685a      	ldr	r2, [r3, #4]
 8000afa:	2380      	movs	r3, #128	@ 0x80
 8000afc:	035b      	lsls	r3, r3, #13
 8000afe:	4013      	ands	r3, r2
 8000b00:	d003      	beq.n	8000b0a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000b0c:	693a      	ldr	r2, [r7, #16]
 8000b0e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000b10:	4b28      	ldr	r3, [pc, #160]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	43da      	mvns	r2, r3
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685a      	ldr	r2, [r3, #4]
 8000b24:	2380      	movs	r3, #128	@ 0x80
 8000b26:	039b      	lsls	r3, r3, #14
 8000b28:	4013      	ands	r3, r2
 8000b2a:	d003      	beq.n	8000b34 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b34:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000b3a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000b3c:	2384      	movs	r3, #132	@ 0x84
 8000b3e:	58d3      	ldr	r3, [r2, r3]
 8000b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	43da      	mvns	r2, r3
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685a      	ldr	r2, [r3, #4]
 8000b50:	2380      	movs	r3, #128	@ 0x80
 8000b52:	029b      	lsls	r3, r3, #10
 8000b54:	4013      	ands	r3, r2
 8000b56:	d003      	beq.n	8000b60 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b60:	4914      	ldr	r1, [pc, #80]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000b62:	2284      	movs	r2, #132	@ 0x84
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000b68:	4a12      	ldr	r2, [pc, #72]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000b6a:	2380      	movs	r3, #128	@ 0x80
 8000b6c:	58d3      	ldr	r3, [r2, r3]
 8000b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	43da      	mvns	r2, r3
 8000b74:	693b      	ldr	r3, [r7, #16]
 8000b76:	4013      	ands	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	685a      	ldr	r2, [r3, #4]
 8000b7e:	2380      	movs	r3, #128	@ 0x80
 8000b80:	025b      	lsls	r3, r3, #9
 8000b82:	4013      	ands	r3, r2
 8000b84:	d003      	beq.n	8000b8e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b8e:	4909      	ldr	r1, [pc, #36]	@ (8000bb4 <HAL_GPIO_Init+0x2b8>)
 8000b90:	2280      	movs	r2, #128	@ 0x80
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	40da      	lsrs	r2, r3
 8000ba4:	1e13      	subs	r3, r2, #0
 8000ba6:	d000      	beq.n	8000baa <HAL_GPIO_Init+0x2ae>
 8000ba8:	e6b0      	b.n	800090c <HAL_GPIO_Init+0x10>
  }
}
 8000baa:	46c0      	nop			@ (mov r8, r8)
 8000bac:	46c0      	nop			@ (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b006      	add	sp, #24
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40021800 	.word	0x40021800
 8000bb8:	50000400 	.word	0x50000400
 8000bbc:	50000800 	.word	0x50000800
 8000bc0:	50000c00 	.word	0x50000c00

08000bc4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000bcc:	4b19      	ldr	r3, [pc, #100]	@ (8000c34 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a19      	ldr	r2, [pc, #100]	@ (8000c38 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	0019      	movs	r1, r3
 8000bd6:	4b17      	ldr	r3, [pc, #92]	@ (8000c34 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000bd8:	687a      	ldr	r2, [r7, #4]
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bde:	687a      	ldr	r2, [r7, #4]
 8000be0:	2380      	movs	r3, #128	@ 0x80
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d11f      	bne.n	8000c28 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000be8:	4b14      	ldr	r3, [pc, #80]	@ (8000c3c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	0013      	movs	r3, r2
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	189b      	adds	r3, r3, r2
 8000bf2:	005b      	lsls	r3, r3, #1
 8000bf4:	4912      	ldr	r1, [pc, #72]	@ (8000c40 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f7ff fa94 	bl	8000124 <__udivsi3>
 8000bfc:	0003      	movs	r3, r0
 8000bfe:	3301      	adds	r3, #1
 8000c00:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c02:	e008      	b.n	8000c16 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d003      	beq.n	8000c12 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	3b01      	subs	r3, #1
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	e001      	b.n	8000c16 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000c12:	2303      	movs	r3, #3
 8000c14:	e009      	b.n	8000c2a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c16:	4b07      	ldr	r3, [pc, #28]	@ (8000c34 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000c18:	695a      	ldr	r2, [r3, #20]
 8000c1a:	2380      	movs	r3, #128	@ 0x80
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	401a      	ands	r2, r3
 8000c20:	2380      	movs	r3, #128	@ 0x80
 8000c22:	00db      	lsls	r3, r3, #3
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d0ed      	beq.n	8000c04 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b004      	add	sp, #16
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			@ (mov r8, r8)
 8000c34:	40007000 	.word	0x40007000
 8000c38:	fffff9ff 	.word	0xfffff9ff
 8000c3c:	20000000 	.word	0x20000000
 8000c40:	000f4240 	.word	0x000f4240

08000c44 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000c4a:	689a      	ldr	r2, [r3, #8]
 8000c4c:	23e0      	movs	r3, #224	@ 0xe0
 8000c4e:	01db      	lsls	r3, r3, #7
 8000c50:	4013      	ands	r3, r2
}
 8000c52:	0018      	movs	r0, r3
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40021000 	.word	0x40021000

08000c5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d101      	bne.n	8000c6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e2f3      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2201      	movs	r2, #1
 8000c74:	4013      	ands	r3, r2
 8000c76:	d100      	bne.n	8000c7a <HAL_RCC_OscConfig+0x1e>
 8000c78:	e07c      	b.n	8000d74 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c7a:	4bc3      	ldr	r3, [pc, #780]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	2238      	movs	r2, #56	@ 0x38
 8000c80:	4013      	ands	r3, r2
 8000c82:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c84:	4bc0      	ldr	r3, [pc, #768]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	2203      	movs	r2, #3
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	2b10      	cmp	r3, #16
 8000c92:	d102      	bne.n	8000c9a <HAL_RCC_OscConfig+0x3e>
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	2b03      	cmp	r3, #3
 8000c98:	d002      	beq.n	8000ca0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	2b08      	cmp	r3, #8
 8000c9e:	d10b      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ca0:	4bb9      	ldr	r3, [pc, #740]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	2380      	movs	r3, #128	@ 0x80
 8000ca6:	029b      	lsls	r3, r3, #10
 8000ca8:	4013      	ands	r3, r2
 8000caa:	d062      	beq.n	8000d72 <HAL_RCC_OscConfig+0x116>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d15e      	bne.n	8000d72 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e2ce      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	685a      	ldr	r2, [r3, #4]
 8000cbc:	2380      	movs	r3, #128	@ 0x80
 8000cbe:	025b      	lsls	r3, r3, #9
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d107      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x78>
 8000cc4:	4bb0      	ldr	r3, [pc, #704]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	4baf      	ldr	r3, [pc, #700]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000cca:	2180      	movs	r1, #128	@ 0x80
 8000ccc:	0249      	lsls	r1, r1, #9
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	e020      	b.n	8000d16 <HAL_RCC_OscConfig+0xba>
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685a      	ldr	r2, [r3, #4]
 8000cd8:	23a0      	movs	r3, #160	@ 0xa0
 8000cda:	02db      	lsls	r3, r3, #11
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d10e      	bne.n	8000cfe <HAL_RCC_OscConfig+0xa2>
 8000ce0:	4ba9      	ldr	r3, [pc, #676]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	4ba8      	ldr	r3, [pc, #672]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000ce6:	2180      	movs	r1, #128	@ 0x80
 8000ce8:	02c9      	lsls	r1, r1, #11
 8000cea:	430a      	orrs	r2, r1
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	4ba6      	ldr	r3, [pc, #664]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	4ba5      	ldr	r3, [pc, #660]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000cf4:	2180      	movs	r1, #128	@ 0x80
 8000cf6:	0249      	lsls	r1, r1, #9
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	e00b      	b.n	8000d16 <HAL_RCC_OscConfig+0xba>
 8000cfe:	4ba2      	ldr	r3, [pc, #648]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	4ba1      	ldr	r3, [pc, #644]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d04:	49a1      	ldr	r1, [pc, #644]	@ (8000f8c <HAL_RCC_OscConfig+0x330>)
 8000d06:	400a      	ands	r2, r1
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	4b9f      	ldr	r3, [pc, #636]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	4b9e      	ldr	r3, [pc, #632]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d10:	499f      	ldr	r1, [pc, #636]	@ (8000f90 <HAL_RCC_OscConfig+0x334>)
 8000d12:	400a      	ands	r2, r1
 8000d14:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d014      	beq.n	8000d48 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d1e:	f7ff fd2f 	bl	8000780 <HAL_GetTick>
 8000d22:	0003      	movs	r3, r0
 8000d24:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d26:	e008      	b.n	8000d3a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d28:	f7ff fd2a 	bl	8000780 <HAL_GetTick>
 8000d2c:	0002      	movs	r2, r0
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	2b64      	cmp	r3, #100	@ 0x64
 8000d34:	d901      	bls.n	8000d3a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000d36:	2303      	movs	r3, #3
 8000d38:	e28d      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d3a:	4b93      	ldr	r3, [pc, #588]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	2380      	movs	r3, #128	@ 0x80
 8000d40:	029b      	lsls	r3, r3, #10
 8000d42:	4013      	ands	r3, r2
 8000d44:	d0f0      	beq.n	8000d28 <HAL_RCC_OscConfig+0xcc>
 8000d46:	e015      	b.n	8000d74 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d48:	f7ff fd1a 	bl	8000780 <HAL_GetTick>
 8000d4c:	0003      	movs	r3, r0
 8000d4e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d50:	e008      	b.n	8000d64 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d52:	f7ff fd15 	bl	8000780 <HAL_GetTick>
 8000d56:	0002      	movs	r2, r0
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	1ad3      	subs	r3, r2, r3
 8000d5c:	2b64      	cmp	r3, #100	@ 0x64
 8000d5e:	d901      	bls.n	8000d64 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000d60:	2303      	movs	r3, #3
 8000d62:	e278      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d64:	4b88      	ldr	r3, [pc, #544]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	2380      	movs	r3, #128	@ 0x80
 8000d6a:	029b      	lsls	r3, r3, #10
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	d1f0      	bne.n	8000d52 <HAL_RCC_OscConfig+0xf6>
 8000d70:	e000      	b.n	8000d74 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d72:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2202      	movs	r2, #2
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	d100      	bne.n	8000d80 <HAL_RCC_OscConfig+0x124>
 8000d7e:	e099      	b.n	8000eb4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d80:	4b81      	ldr	r3, [pc, #516]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	2238      	movs	r2, #56	@ 0x38
 8000d86:	4013      	ands	r3, r2
 8000d88:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d8a:	4b7f      	ldr	r3, [pc, #508]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	2203      	movs	r2, #3
 8000d90:	4013      	ands	r3, r2
 8000d92:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	2b10      	cmp	r3, #16
 8000d98:	d102      	bne.n	8000da0 <HAL_RCC_OscConfig+0x144>
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d002      	beq.n	8000da6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d135      	bne.n	8000e12 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000da6:	4b78      	ldr	r3, [pc, #480]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	2380      	movs	r3, #128	@ 0x80
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	4013      	ands	r3, r2
 8000db0:	d005      	beq.n	8000dbe <HAL_RCC_OscConfig+0x162>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d101      	bne.n	8000dbe <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e24b      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dbe:	4b72      	ldr	r3, [pc, #456]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	4a74      	ldr	r2, [pc, #464]	@ (8000f94 <HAL_RCC_OscConfig+0x338>)
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	0019      	movs	r1, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	695b      	ldr	r3, [r3, #20]
 8000dcc:	021a      	lsls	r2, r3, #8
 8000dce:	4b6e      	ldr	r3, [pc, #440]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d112      	bne.n	8000e00 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000dda:	4b6b      	ldr	r3, [pc, #428]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a6e      	ldr	r2, [pc, #440]	@ (8000f98 <HAL_RCC_OscConfig+0x33c>)
 8000de0:	4013      	ands	r3, r2
 8000de2:	0019      	movs	r1, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	691a      	ldr	r2, [r3, #16]
 8000de8:	4b67      	ldr	r3, [pc, #412]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000dea:	430a      	orrs	r2, r1
 8000dec:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000dee:	4b66      	ldr	r3, [pc, #408]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	0adb      	lsrs	r3, r3, #11
 8000df4:	2207      	movs	r2, #7
 8000df6:	4013      	ands	r3, r2
 8000df8:	4a68      	ldr	r2, [pc, #416]	@ (8000f9c <HAL_RCC_OscConfig+0x340>)
 8000dfa:	40da      	lsrs	r2, r3
 8000dfc:	4b68      	ldr	r3, [pc, #416]	@ (8000fa0 <HAL_RCC_OscConfig+0x344>)
 8000dfe:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000e00:	4b68      	ldr	r3, [pc, #416]	@ (8000fa4 <HAL_RCC_OscConfig+0x348>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	0018      	movs	r0, r3
 8000e06:	f7ff fc5f 	bl	80006c8 <HAL_InitTick>
 8000e0a:	1e03      	subs	r3, r0, #0
 8000e0c:	d051      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e221      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d030      	beq.n	8000e7c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000e1a:	4b5b      	ldr	r3, [pc, #364]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a5e      	ldr	r2, [pc, #376]	@ (8000f98 <HAL_RCC_OscConfig+0x33c>)
 8000e20:	4013      	ands	r3, r2
 8000e22:	0019      	movs	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	691a      	ldr	r2, [r3, #16]
 8000e28:	4b57      	ldr	r3, [pc, #348]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000e2e:	4b56      	ldr	r3, [pc, #344]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	4b55      	ldr	r3, [pc, #340]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e34:	2180      	movs	r1, #128	@ 0x80
 8000e36:	0049      	lsls	r1, r1, #1
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e3c:	f7ff fca0 	bl	8000780 <HAL_GetTick>
 8000e40:	0003      	movs	r3, r0
 8000e42:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e44:	e008      	b.n	8000e58 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e46:	f7ff fc9b 	bl	8000780 <HAL_GetTick>
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e1fe      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e58:	4b4b      	ldr	r3, [pc, #300]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	2380      	movs	r3, #128	@ 0x80
 8000e5e:	00db      	lsls	r3, r3, #3
 8000e60:	4013      	ands	r3, r2
 8000e62:	d0f0      	beq.n	8000e46 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e64:	4b48      	ldr	r3, [pc, #288]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	4a4a      	ldr	r2, [pc, #296]	@ (8000f94 <HAL_RCC_OscConfig+0x338>)
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	0019      	movs	r1, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	021a      	lsls	r2, r3, #8
 8000e74:	4b44      	ldr	r3, [pc, #272]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e76:	430a      	orrs	r2, r1
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	e01b      	b.n	8000eb4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000e7c:	4b42      	ldr	r3, [pc, #264]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	4b41      	ldr	r3, [pc, #260]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000e82:	4949      	ldr	r1, [pc, #292]	@ (8000fa8 <HAL_RCC_OscConfig+0x34c>)
 8000e84:	400a      	ands	r2, r1
 8000e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e88:	f7ff fc7a 	bl	8000780 <HAL_GetTick>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e92:	f7ff fc75 	bl	8000780 <HAL_GetTick>
 8000e96:	0002      	movs	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e1d8      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ea4:	4b38      	ldr	r3, [pc, #224]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	2380      	movs	r3, #128	@ 0x80
 8000eaa:	00db      	lsls	r3, r3, #3
 8000eac:	4013      	ands	r3, r2
 8000eae:	d1f0      	bne.n	8000e92 <HAL_RCC_OscConfig+0x236>
 8000eb0:	e000      	b.n	8000eb4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000eb2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2208      	movs	r2, #8
 8000eba:	4013      	ands	r3, r2
 8000ebc:	d047      	beq.n	8000f4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000ebe:	4b32      	ldr	r3, [pc, #200]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	2238      	movs	r2, #56	@ 0x38
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	2b18      	cmp	r3, #24
 8000ec8:	d10a      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000eca:	4b2f      	ldr	r3, [pc, #188]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ece:	2202      	movs	r2, #2
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	d03c      	beq.n	8000f4e <HAL_RCC_OscConfig+0x2f2>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d138      	bne.n	8000f4e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	e1ba      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d019      	beq.n	8000f1c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000ee8:	4b27      	ldr	r3, [pc, #156]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000eea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000eec:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000eee:	2101      	movs	r1, #1
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fc44 	bl	8000780 <HAL_GetTick>
 8000ef8:	0003      	movs	r3, r0
 8000efa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000efc:	e008      	b.n	8000f10 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000efe:	f7ff fc3f 	bl	8000780 <HAL_GetTick>
 8000f02:	0002      	movs	r2, r0
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d901      	bls.n	8000f10 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	e1a2      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f10:	4b1d      	ldr	r3, [pc, #116]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f14:	2202      	movs	r2, #2
 8000f16:	4013      	ands	r3, r2
 8000f18:	d0f1      	beq.n	8000efe <HAL_RCC_OscConfig+0x2a2>
 8000f1a:	e018      	b.n	8000f4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000f1e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f20:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000f22:	2101      	movs	r1, #1
 8000f24:	438a      	bics	r2, r1
 8000f26:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f28:	f7ff fc2a 	bl	8000780 <HAL_GetTick>
 8000f2c:	0003      	movs	r3, r0
 8000f2e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f30:	e008      	b.n	8000f44 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f32:	f7ff fc25 	bl	8000780 <HAL_GetTick>
 8000f36:	0002      	movs	r2, r0
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	2b02      	cmp	r3, #2
 8000f3e:	d901      	bls.n	8000f44 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000f40:	2303      	movs	r3, #3
 8000f42:	e188      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f44:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f48:	2202      	movs	r2, #2
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	d1f1      	bne.n	8000f32 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2204      	movs	r2, #4
 8000f54:	4013      	ands	r3, r2
 8000f56:	d100      	bne.n	8000f5a <HAL_RCC_OscConfig+0x2fe>
 8000f58:	e0c6      	b.n	80010e8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f5a:	231f      	movs	r3, #31
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	2200      	movs	r2, #0
 8000f60:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000f62:	4b09      	ldr	r3, [pc, #36]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	2238      	movs	r2, #56	@ 0x38
 8000f68:	4013      	ands	r3, r2
 8000f6a:	2b20      	cmp	r3, #32
 8000f6c:	d11e      	bne.n	8000fac <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <HAL_RCC_OscConfig+0x32c>)
 8000f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f72:	2202      	movs	r2, #2
 8000f74:	4013      	ands	r3, r2
 8000f76:	d100      	bne.n	8000f7a <HAL_RCC_OscConfig+0x31e>
 8000f78:	e0b6      	b.n	80010e8 <HAL_RCC_OscConfig+0x48c>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d000      	beq.n	8000f84 <HAL_RCC_OscConfig+0x328>
 8000f82:	e0b1      	b.n	80010e8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e166      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	fffeffff 	.word	0xfffeffff
 8000f90:	fffbffff 	.word	0xfffbffff
 8000f94:	ffff80ff 	.word	0xffff80ff
 8000f98:	ffffc7ff 	.word	0xffffc7ff
 8000f9c:	00f42400 	.word	0x00f42400
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	20000004 	.word	0x20000004
 8000fa8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000fac:	4bac      	ldr	r3, [pc, #688]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8000fae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	055b      	lsls	r3, r3, #21
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d101      	bne.n	8000fbc <HAL_RCC_OscConfig+0x360>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e000      	b.n	8000fbe <HAL_RCC_OscConfig+0x362>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d011      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000fc2:	4ba7      	ldr	r3, [pc, #668]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8000fc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fc6:	4ba6      	ldr	r3, [pc, #664]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8000fc8:	2180      	movs	r1, #128	@ 0x80
 8000fca:	0549      	lsls	r1, r1, #21
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fd0:	4ba3      	ldr	r3, [pc, #652]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8000fd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fd4:	2380      	movs	r3, #128	@ 0x80
 8000fd6:	055b      	lsls	r3, r3, #21
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000fde:	231f      	movs	r3, #31
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000fe6:	4b9f      	ldr	r3, [pc, #636]	@ (8001264 <HAL_RCC_OscConfig+0x608>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	2380      	movs	r3, #128	@ 0x80
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d11a      	bne.n	8001028 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ff2:	4b9c      	ldr	r3, [pc, #624]	@ (8001264 <HAL_RCC_OscConfig+0x608>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4b9b      	ldr	r3, [pc, #620]	@ (8001264 <HAL_RCC_OscConfig+0x608>)
 8000ff8:	2180      	movs	r1, #128	@ 0x80
 8000ffa:	0049      	lsls	r1, r1, #1
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001000:	f7ff fbbe 	bl	8000780 <HAL_GetTick>
 8001004:	0003      	movs	r3, r0
 8001006:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001008:	e008      	b.n	800101c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800100a:	f7ff fbb9 	bl	8000780 <HAL_GetTick>
 800100e:	0002      	movs	r2, r0
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d901      	bls.n	800101c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001018:	2303      	movs	r3, #3
 800101a:	e11c      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800101c:	4b91      	ldr	r3, [pc, #580]	@ (8001264 <HAL_RCC_OscConfig+0x608>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	2380      	movs	r3, #128	@ 0x80
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	4013      	ands	r3, r2
 8001026:	d0f0      	beq.n	800100a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d106      	bne.n	800103e <HAL_RCC_OscConfig+0x3e2>
 8001030:	4b8b      	ldr	r3, [pc, #556]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001032:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001034:	4b8a      	ldr	r3, [pc, #552]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001036:	2101      	movs	r1, #1
 8001038:	430a      	orrs	r2, r1
 800103a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800103c:	e01c      	b.n	8001078 <HAL_RCC_OscConfig+0x41c>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	2b05      	cmp	r3, #5
 8001044:	d10c      	bne.n	8001060 <HAL_RCC_OscConfig+0x404>
 8001046:	4b86      	ldr	r3, [pc, #536]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001048:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800104a:	4b85      	ldr	r3, [pc, #532]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800104c:	2104      	movs	r1, #4
 800104e:	430a      	orrs	r2, r1
 8001050:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001052:	4b83      	ldr	r3, [pc, #524]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001054:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001056:	4b82      	ldr	r3, [pc, #520]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001058:	2101      	movs	r1, #1
 800105a:	430a      	orrs	r2, r1
 800105c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800105e:	e00b      	b.n	8001078 <HAL_RCC_OscConfig+0x41c>
 8001060:	4b7f      	ldr	r3, [pc, #508]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001062:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001064:	4b7e      	ldr	r3, [pc, #504]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001066:	2101      	movs	r1, #1
 8001068:	438a      	bics	r2, r1
 800106a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800106c:	4b7c      	ldr	r3, [pc, #496]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800106e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001070:	4b7b      	ldr	r3, [pc, #492]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001072:	2104      	movs	r1, #4
 8001074:	438a      	bics	r2, r1
 8001076:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d014      	beq.n	80010aa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001080:	f7ff fb7e 	bl	8000780 <HAL_GetTick>
 8001084:	0003      	movs	r3, r0
 8001086:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001088:	e009      	b.n	800109e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800108a:	f7ff fb79 	bl	8000780 <HAL_GetTick>
 800108e:	0002      	movs	r2, r0
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	4a74      	ldr	r2, [pc, #464]	@ (8001268 <HAL_RCC_OscConfig+0x60c>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d901      	bls.n	800109e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800109a:	2303      	movs	r3, #3
 800109c:	e0db      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800109e:	4b70      	ldr	r3, [pc, #448]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80010a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010a2:	2202      	movs	r2, #2
 80010a4:	4013      	ands	r3, r2
 80010a6:	d0f0      	beq.n	800108a <HAL_RCC_OscConfig+0x42e>
 80010a8:	e013      	b.n	80010d2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010aa:	f7ff fb69 	bl	8000780 <HAL_GetTick>
 80010ae:	0003      	movs	r3, r0
 80010b0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010b2:	e009      	b.n	80010c8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010b4:	f7ff fb64 	bl	8000780 <HAL_GetTick>
 80010b8:	0002      	movs	r2, r0
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	4a6a      	ldr	r2, [pc, #424]	@ (8001268 <HAL_RCC_OscConfig+0x60c>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d901      	bls.n	80010c8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80010c4:	2303      	movs	r3, #3
 80010c6:	e0c6      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010c8:	4b65      	ldr	r3, [pc, #404]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80010ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010cc:	2202      	movs	r2, #2
 80010ce:	4013      	ands	r3, r2
 80010d0:	d1f0      	bne.n	80010b4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80010d2:	231f      	movs	r3, #31
 80010d4:	18fb      	adds	r3, r7, r3
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b01      	cmp	r3, #1
 80010da:	d105      	bne.n	80010e8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80010dc:	4b60      	ldr	r3, [pc, #384]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80010de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010e0:	4b5f      	ldr	r3, [pc, #380]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80010e2:	4962      	ldr	r1, [pc, #392]	@ (800126c <HAL_RCC_OscConfig+0x610>)
 80010e4:	400a      	ands	r2, r1
 80010e6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	69db      	ldr	r3, [r3, #28]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d100      	bne.n	80010f2 <HAL_RCC_OscConfig+0x496>
 80010f0:	e0b0      	b.n	8001254 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010f2:	4b5b      	ldr	r3, [pc, #364]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	2238      	movs	r2, #56	@ 0x38
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b10      	cmp	r3, #16
 80010fc:	d100      	bne.n	8001100 <HAL_RCC_OscConfig+0x4a4>
 80010fe:	e078      	b.n	80011f2 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	69db      	ldr	r3, [r3, #28]
 8001104:	2b02      	cmp	r3, #2
 8001106:	d153      	bne.n	80011b0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001108:	4b55      	ldr	r3, [pc, #340]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4b54      	ldr	r3, [pc, #336]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800110e:	4958      	ldr	r1, [pc, #352]	@ (8001270 <HAL_RCC_OscConfig+0x614>)
 8001110:	400a      	ands	r2, r1
 8001112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001114:	f7ff fb34 	bl	8000780 <HAL_GetTick>
 8001118:	0003      	movs	r3, r0
 800111a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800111c:	e008      	b.n	8001130 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800111e:	f7ff fb2f 	bl	8000780 <HAL_GetTick>
 8001122:	0002      	movs	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e092      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001130:	4b4b      	ldr	r3, [pc, #300]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	2380      	movs	r3, #128	@ 0x80
 8001136:	049b      	lsls	r3, r3, #18
 8001138:	4013      	ands	r3, r2
 800113a:	d1f0      	bne.n	800111e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800113c:	4b48      	ldr	r3, [pc, #288]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	4a4c      	ldr	r2, [pc, #304]	@ (8001274 <HAL_RCC_OscConfig+0x618>)
 8001142:	4013      	ands	r3, r2
 8001144:	0019      	movs	r1, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6a1a      	ldr	r2, [r3, #32]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114e:	431a      	orrs	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	431a      	orrs	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800115c:	431a      	orrs	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	431a      	orrs	r2, r3
 8001164:	4b3e      	ldr	r3, [pc, #248]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001166:	430a      	orrs	r2, r1
 8001168:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800116a:	4b3d      	ldr	r3, [pc, #244]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	4b3c      	ldr	r3, [pc, #240]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001170:	2180      	movs	r1, #128	@ 0x80
 8001172:	0449      	lsls	r1, r1, #17
 8001174:	430a      	orrs	r2, r1
 8001176:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001178:	4b39      	ldr	r3, [pc, #228]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800117a:	68da      	ldr	r2, [r3, #12]
 800117c:	4b38      	ldr	r3, [pc, #224]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 800117e:	2180      	movs	r1, #128	@ 0x80
 8001180:	0549      	lsls	r1, r1, #21
 8001182:	430a      	orrs	r2, r1
 8001184:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001186:	f7ff fafb 	bl	8000780 <HAL_GetTick>
 800118a:	0003      	movs	r3, r0
 800118c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001190:	f7ff faf6 	bl	8000780 <HAL_GetTick>
 8001194:	0002      	movs	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e059      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	2380      	movs	r3, #128	@ 0x80
 80011a8:	049b      	lsls	r3, r3, #18
 80011aa:	4013      	ands	r3, r2
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0x534>
 80011ae:	e051      	b.n	8001254 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80011b6:	492e      	ldr	r1, [pc, #184]	@ (8001270 <HAL_RCC_OscConfig+0x614>)
 80011b8:	400a      	ands	r2, r1
 80011ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011bc:	f7ff fae0 	bl	8000780 <HAL_GetTick>
 80011c0:	0003      	movs	r3, r0
 80011c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011c4:	e008      	b.n	80011d8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c6:	f7ff fadb 	bl	8000780 <HAL_GetTick>
 80011ca:	0002      	movs	r2, r0
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e03e      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011d8:	4b21      	ldr	r3, [pc, #132]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	2380      	movs	r3, #128	@ 0x80
 80011de:	049b      	lsls	r3, r3, #18
 80011e0:	4013      	ands	r3, r2
 80011e2:	d1f0      	bne.n	80011c6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80011e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80011e6:	68da      	ldr	r2, [r3, #12]
 80011e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 80011ea:	4923      	ldr	r1, [pc, #140]	@ (8001278 <HAL_RCC_OscConfig+0x61c>)
 80011ec:	400a      	ands	r2, r1
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	e030      	b.n	8001254 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d101      	bne.n	80011fe <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e02b      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80011fe:	4b18      	ldr	r3, [pc, #96]	@ (8001260 <HAL_RCC_OscConfig+0x604>)
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	2203      	movs	r2, #3
 8001208:	401a      	ands	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	429a      	cmp	r2, r3
 8001210:	d11e      	bne.n	8001250 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	2270      	movs	r2, #112	@ 0x70
 8001216:	401a      	ands	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800121c:	429a      	cmp	r2, r3
 800121e:	d117      	bne.n	8001250 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001220:	697a      	ldr	r2, [r7, #20]
 8001222:	23fe      	movs	r3, #254	@ 0xfe
 8001224:	01db      	lsls	r3, r3, #7
 8001226:	401a      	ands	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800122c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800122e:	429a      	cmp	r2, r3
 8001230:	d10e      	bne.n	8001250 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	23f8      	movs	r3, #248	@ 0xf8
 8001236:	039b      	lsls	r3, r3, #14
 8001238:	401a      	ands	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800123e:	429a      	cmp	r2, r3
 8001240:	d106      	bne.n	8001250 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	0f5b      	lsrs	r3, r3, #29
 8001246:	075a      	lsls	r2, r3, #29
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800124c:	429a      	cmp	r2, r3
 800124e:	d001      	beq.n	8001254 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	0018      	movs	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	b008      	add	sp, #32
 800125c:	bd80      	pop	{r7, pc}
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	40021000 	.word	0x40021000
 8001264:	40007000 	.word	0x40007000
 8001268:	00001388 	.word	0x00001388
 800126c:	efffffff 	.word	0xefffffff
 8001270:	feffffff 	.word	0xfeffffff
 8001274:	1fc1808c 	.word	0x1fc1808c
 8001278:	effefffc 	.word	0xeffefffc

0800127c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e0e9      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001290:	4b76      	ldr	r3, [pc, #472]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2207      	movs	r2, #7
 8001296:	4013      	ands	r3, r2
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	429a      	cmp	r2, r3
 800129c:	d91e      	bls.n	80012dc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800129e:	4b73      	ldr	r3, [pc, #460]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2207      	movs	r2, #7
 80012a4:	4393      	bics	r3, r2
 80012a6:	0019      	movs	r1, r3
 80012a8:	4b70      	ldr	r3, [pc, #448]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 80012aa:	683a      	ldr	r2, [r7, #0]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80012b0:	f7ff fa66 	bl	8000780 <HAL_GetTick>
 80012b4:	0003      	movs	r3, r0
 80012b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012b8:	e009      	b.n	80012ce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ba:	f7ff fa61 	bl	8000780 <HAL_GetTick>
 80012be:	0002      	movs	r2, r0
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	4a6a      	ldr	r2, [pc, #424]	@ (8001470 <HAL_RCC_ClockConfig+0x1f4>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e0ca      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012ce:	4b67      	ldr	r3, [pc, #412]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2207      	movs	r2, #7
 80012d4:	4013      	ands	r3, r2
 80012d6:	683a      	ldr	r2, [r7, #0]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d1ee      	bne.n	80012ba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2202      	movs	r2, #2
 80012e2:	4013      	ands	r3, r2
 80012e4:	d015      	beq.n	8001312 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2204      	movs	r2, #4
 80012ec:	4013      	ands	r3, r2
 80012ee:	d006      	beq.n	80012fe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80012f0:	4b60      	ldr	r3, [pc, #384]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 80012f2:	689a      	ldr	r2, [r3, #8]
 80012f4:	4b5f      	ldr	r3, [pc, #380]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 80012f6:	21e0      	movs	r1, #224	@ 0xe0
 80012f8:	01c9      	lsls	r1, r1, #7
 80012fa:	430a      	orrs	r2, r1
 80012fc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012fe:	4b5d      	ldr	r3, [pc, #372]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	4a5d      	ldr	r2, [pc, #372]	@ (8001478 <HAL_RCC_ClockConfig+0x1fc>)
 8001304:	4013      	ands	r3, r2
 8001306:	0019      	movs	r1, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	4b59      	ldr	r3, [pc, #356]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 800130e:	430a      	orrs	r2, r1
 8001310:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2201      	movs	r2, #1
 8001318:	4013      	ands	r3, r2
 800131a:	d057      	beq.n	80013cc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d107      	bne.n	8001334 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001324:	4b53      	ldr	r3, [pc, #332]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	2380      	movs	r3, #128	@ 0x80
 800132a:	029b      	lsls	r3, r3, #10
 800132c:	4013      	ands	r3, r2
 800132e:	d12b      	bne.n	8001388 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e097      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b02      	cmp	r3, #2
 800133a:	d107      	bne.n	800134c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800133c:	4b4d      	ldr	r3, [pc, #308]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	2380      	movs	r3, #128	@ 0x80
 8001342:	049b      	lsls	r3, r3, #18
 8001344:	4013      	ands	r3, r2
 8001346:	d11f      	bne.n	8001388 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e08b      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d107      	bne.n	8001364 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001354:	4b47      	ldr	r3, [pc, #284]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	2380      	movs	r3, #128	@ 0x80
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	4013      	ands	r3, r2
 800135e:	d113      	bne.n	8001388 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e07f      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	2b03      	cmp	r3, #3
 800136a:	d106      	bne.n	800137a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800136c:	4b41      	ldr	r3, [pc, #260]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 800136e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001370:	2202      	movs	r2, #2
 8001372:	4013      	ands	r3, r2
 8001374:	d108      	bne.n	8001388 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e074      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800137a:	4b3e      	ldr	r3, [pc, #248]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 800137c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800137e:	2202      	movs	r2, #2
 8001380:	4013      	ands	r3, r2
 8001382:	d101      	bne.n	8001388 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e06d      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001388:	4b3a      	ldr	r3, [pc, #232]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	2207      	movs	r2, #7
 800138e:	4393      	bics	r3, r2
 8001390:	0019      	movs	r1, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	4b37      	ldr	r3, [pc, #220]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 8001398:	430a      	orrs	r2, r1
 800139a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800139c:	f7ff f9f0 	bl	8000780 <HAL_GetTick>
 80013a0:	0003      	movs	r3, r0
 80013a2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a4:	e009      	b.n	80013ba <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a6:	f7ff f9eb 	bl	8000780 <HAL_GetTick>
 80013aa:	0002      	movs	r2, r0
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	4a2f      	ldr	r2, [pc, #188]	@ (8001470 <HAL_RCC_ClockConfig+0x1f4>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e054      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	2238      	movs	r2, #56	@ 0x38
 80013c0:	401a      	ands	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d1ec      	bne.n	80013a6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013cc:	4b27      	ldr	r3, [pc, #156]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2207      	movs	r2, #7
 80013d2:	4013      	ands	r3, r2
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d21e      	bcs.n	8001418 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013da:	4b24      	ldr	r3, [pc, #144]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2207      	movs	r2, #7
 80013e0:	4393      	bics	r3, r2
 80013e2:	0019      	movs	r1, r3
 80013e4:	4b21      	ldr	r3, [pc, #132]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	430a      	orrs	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80013ec:	f7ff f9c8 	bl	8000780 <HAL_GetTick>
 80013f0:	0003      	movs	r3, r0
 80013f2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013f4:	e009      	b.n	800140a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f6:	f7ff f9c3 	bl	8000780 <HAL_GetTick>
 80013fa:	0002      	movs	r2, r0
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	4a1b      	ldr	r2, [pc, #108]	@ (8001470 <HAL_RCC_ClockConfig+0x1f4>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d901      	bls.n	800140a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e02c      	b.n	8001464 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800140a:	4b18      	ldr	r3, [pc, #96]	@ (800146c <HAL_RCC_ClockConfig+0x1f0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2207      	movs	r2, #7
 8001410:	4013      	ands	r3, r2
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	d1ee      	bne.n	80013f6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2204      	movs	r2, #4
 800141e:	4013      	ands	r3, r2
 8001420:	d009      	beq.n	8001436 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001422:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	4a15      	ldr	r2, [pc, #84]	@ (800147c <HAL_RCC_ClockConfig+0x200>)
 8001428:	4013      	ands	r3, r2
 800142a:	0019      	movs	r1, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	68da      	ldr	r2, [r3, #12]
 8001430:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 8001432:	430a      	orrs	r2, r1
 8001434:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001436:	f000 f829 	bl	800148c <HAL_RCC_GetSysClockFreq>
 800143a:	0001      	movs	r1, r0
 800143c:	4b0d      	ldr	r3, [pc, #52]	@ (8001474 <HAL_RCC_ClockConfig+0x1f8>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	220f      	movs	r2, #15
 8001444:	401a      	ands	r2, r3
 8001446:	4b0e      	ldr	r3, [pc, #56]	@ (8001480 <HAL_RCC_ClockConfig+0x204>)
 8001448:	0092      	lsls	r2, r2, #2
 800144a:	58d3      	ldr	r3, [r2, r3]
 800144c:	221f      	movs	r2, #31
 800144e:	4013      	ands	r3, r2
 8001450:	000a      	movs	r2, r1
 8001452:	40da      	lsrs	r2, r3
 8001454:	4b0b      	ldr	r3, [pc, #44]	@ (8001484 <HAL_RCC_ClockConfig+0x208>)
 8001456:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001458:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <HAL_RCC_ClockConfig+0x20c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	0018      	movs	r0, r3
 800145e:	f7ff f933 	bl	80006c8 <HAL_InitTick>
 8001462:	0003      	movs	r3, r0
}
 8001464:	0018      	movs	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	b004      	add	sp, #16
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40022000 	.word	0x40022000
 8001470:	00001388 	.word	0x00001388
 8001474:	40021000 	.word	0x40021000
 8001478:	fffff0ff 	.word	0xfffff0ff
 800147c:	ffff8fff 	.word	0xffff8fff
 8001480:	08002a6c 	.word	0x08002a6c
 8001484:	20000000 	.word	0x20000000
 8001488:	20000004 	.word	0x20000004

0800148c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b086      	sub	sp, #24
 8001490:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001492:	4b3c      	ldr	r3, [pc, #240]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2238      	movs	r2, #56	@ 0x38
 8001498:	4013      	ands	r3, r2
 800149a:	d10f      	bne.n	80014bc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800149c:	4b39      	ldr	r3, [pc, #228]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	0adb      	lsrs	r3, r3, #11
 80014a2:	2207      	movs	r2, #7
 80014a4:	4013      	ands	r3, r2
 80014a6:	2201      	movs	r2, #1
 80014a8:	409a      	lsls	r2, r3
 80014aa:	0013      	movs	r3, r2
 80014ac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80014ae:	6839      	ldr	r1, [r7, #0]
 80014b0:	4835      	ldr	r0, [pc, #212]	@ (8001588 <HAL_RCC_GetSysClockFreq+0xfc>)
 80014b2:	f7fe fe37 	bl	8000124 <__udivsi3>
 80014b6:	0003      	movs	r3, r0
 80014b8:	613b      	str	r3, [r7, #16]
 80014ba:	e05d      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014bc:	4b31      	ldr	r3, [pc, #196]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	2238      	movs	r2, #56	@ 0x38
 80014c2:	4013      	ands	r3, r2
 80014c4:	2b08      	cmp	r3, #8
 80014c6:	d102      	bne.n	80014ce <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80014c8:	4b30      	ldr	r3, [pc, #192]	@ (800158c <HAL_RCC_GetSysClockFreq+0x100>)
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	e054      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	2238      	movs	r2, #56	@ 0x38
 80014d4:	4013      	ands	r3, r2
 80014d6:	2b10      	cmp	r3, #16
 80014d8:	d138      	bne.n	800154c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80014da:	4b2a      	ldr	r3, [pc, #168]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	2203      	movs	r2, #3
 80014e0:	4013      	ands	r3, r2
 80014e2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014e4:	4b27      	ldr	r3, [pc, #156]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	091b      	lsrs	r3, r3, #4
 80014ea:	2207      	movs	r2, #7
 80014ec:	4013      	ands	r3, r2
 80014ee:	3301      	adds	r3, #1
 80014f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2b03      	cmp	r3, #3
 80014f6:	d10d      	bne.n	8001514 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014f8:	68b9      	ldr	r1, [r7, #8]
 80014fa:	4824      	ldr	r0, [pc, #144]	@ (800158c <HAL_RCC_GetSysClockFreq+0x100>)
 80014fc:	f7fe fe12 	bl	8000124 <__udivsi3>
 8001500:	0003      	movs	r3, r0
 8001502:	0019      	movs	r1, r3
 8001504:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	227f      	movs	r2, #127	@ 0x7f
 800150c:	4013      	ands	r3, r2
 800150e:	434b      	muls	r3, r1
 8001510:	617b      	str	r3, [r7, #20]
        break;
 8001512:	e00d      	b.n	8001530 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001514:	68b9      	ldr	r1, [r7, #8]
 8001516:	481c      	ldr	r0, [pc, #112]	@ (8001588 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001518:	f7fe fe04 	bl	8000124 <__udivsi3>
 800151c:	0003      	movs	r3, r0
 800151e:	0019      	movs	r1, r3
 8001520:	4b18      	ldr	r3, [pc, #96]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	0a1b      	lsrs	r3, r3, #8
 8001526:	227f      	movs	r2, #127	@ 0x7f
 8001528:	4013      	ands	r3, r2
 800152a:	434b      	muls	r3, r1
 800152c:	617b      	str	r3, [r7, #20]
        break;
 800152e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001530:	4b14      	ldr	r3, [pc, #80]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	0f5b      	lsrs	r3, r3, #29
 8001536:	2207      	movs	r2, #7
 8001538:	4013      	ands	r3, r2
 800153a:	3301      	adds	r3, #1
 800153c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	6978      	ldr	r0, [r7, #20]
 8001542:	f7fe fdef 	bl	8000124 <__udivsi3>
 8001546:	0003      	movs	r3, r0
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	e015      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800154c:	4b0d      	ldr	r3, [pc, #52]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	2238      	movs	r2, #56	@ 0x38
 8001552:	4013      	ands	r3, r2
 8001554:	2b20      	cmp	r3, #32
 8001556:	d103      	bne.n	8001560 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001558:	2380      	movs	r3, #128	@ 0x80
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	e00b      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001560:	4b08      	ldr	r3, [pc, #32]	@ (8001584 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	2238      	movs	r2, #56	@ 0x38
 8001566:	4013      	ands	r3, r2
 8001568:	2b18      	cmp	r3, #24
 800156a:	d103      	bne.n	8001574 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800156c:	23fa      	movs	r3, #250	@ 0xfa
 800156e:	01db      	lsls	r3, r3, #7
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	e001      	b.n	8001578 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001578:	693b      	ldr	r3, [r7, #16]
}
 800157a:	0018      	movs	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	b006      	add	sp, #24
 8001580:	bd80      	pop	{r7, pc}
 8001582:	46c0      	nop			@ (mov r8, r8)
 8001584:	40021000 	.word	0x40021000
 8001588:	00f42400 	.word	0x00f42400
 800158c:	007a1200 	.word	0x007a1200

08001590 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001594:	4b02      	ldr	r3, [pc, #8]	@ (80015a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001596:	681b      	ldr	r3, [r3, #0]
}
 8001598:	0018      	movs	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	20000000 	.word	0x20000000

080015a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015a4:	b5b0      	push	{r4, r5, r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80015a8:	f7ff fff2 	bl	8001590 <HAL_RCC_GetHCLKFreq>
 80015ac:	0004      	movs	r4, r0
 80015ae:	f7ff fb49 	bl	8000c44 <LL_RCC_GetAPB1Prescaler>
 80015b2:	0003      	movs	r3, r0
 80015b4:	0b1a      	lsrs	r2, r3, #12
 80015b6:	4b05      	ldr	r3, [pc, #20]	@ (80015cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80015b8:	0092      	lsls	r2, r2, #2
 80015ba:	58d3      	ldr	r3, [r2, r3]
 80015bc:	221f      	movs	r2, #31
 80015be:	4013      	ands	r3, r2
 80015c0:	40dc      	lsrs	r4, r3
 80015c2:	0023      	movs	r3, r4
}
 80015c4:	0018      	movs	r0, r3
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bdb0      	pop	{r4, r5, r7, pc}
 80015ca:	46c0      	nop			@ (mov r8, r8)
 80015cc:	08002aac 	.word	0x08002aac

080015d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e046      	b.n	8001670 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2288      	movs	r2, #136	@ 0x88
 80015e6:	589b      	ldr	r3, [r3, r2]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d107      	bne.n	80015fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2284      	movs	r2, #132	@ 0x84
 80015f0:	2100      	movs	r1, #0
 80015f2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	0018      	movs	r0, r3
 80015f8:	f7fe ff7c 	bl	80004f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2288      	movs	r2, #136	@ 0x88
 8001600:	2124      	movs	r1, #36	@ 0x24
 8001602:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2101      	movs	r1, #1
 8001610:	438a      	bics	r2, r1
 8001612:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	0018      	movs	r0, r3
 8001620:	f000 fb20 	bl	8001c64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	0018      	movs	r0, r3
 8001628:	f000 f9b2 	bl	8001990 <UART_SetConfig>
 800162c:	0003      	movs	r3, r0
 800162e:	2b01      	cmp	r3, #1
 8001630:	d101      	bne.n	8001636 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e01c      	b.n	8001670 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	685a      	ldr	r2, [r3, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	490d      	ldr	r1, [pc, #52]	@ (8001678 <HAL_UART_Init+0xa8>)
 8001642:	400a      	ands	r2, r1
 8001644:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	212a      	movs	r1, #42	@ 0x2a
 8001652:	438a      	bics	r2, r1
 8001654:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2101      	movs	r1, #1
 8001662:	430a      	orrs	r2, r1
 8001664:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	0018      	movs	r0, r3
 800166a:	f000 fbaf 	bl	8001dcc <UART_CheckIdleState>
 800166e:	0003      	movs	r3, r0
}
 8001670:	0018      	movs	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	b002      	add	sp, #8
 8001676:	bd80      	pop	{r7, pc}
 8001678:	ffffb7ff 	.word	0xffffb7ff

0800167c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08a      	sub	sp, #40	@ 0x28
 8001680:	af02      	add	r7, sp, #8
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	1dbb      	adds	r3, r7, #6
 800168a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2288      	movs	r2, #136	@ 0x88
 8001690:	589b      	ldr	r3, [r3, r2]
 8001692:	2b20      	cmp	r3, #32
 8001694:	d000      	beq.n	8001698 <HAL_UART_Transmit+0x1c>
 8001696:	e090      	b.n	80017ba <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <HAL_UART_Transmit+0x2a>
 800169e:	1dbb      	adds	r3, r7, #6
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e088      	b.n	80017bc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	2380      	movs	r3, #128	@ 0x80
 80016b0:	015b      	lsls	r3, r3, #5
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d109      	bne.n	80016ca <HAL_UART_Transmit+0x4e>
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d105      	bne.n	80016ca <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	2201      	movs	r2, #1
 80016c2:	4013      	ands	r3, r2
 80016c4:	d001      	beq.n	80016ca <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e078      	b.n	80017bc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2290      	movs	r2, #144	@ 0x90
 80016ce:	2100      	movs	r1, #0
 80016d0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2288      	movs	r2, #136	@ 0x88
 80016d6:	2121      	movs	r1, #33	@ 0x21
 80016d8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80016da:	f7ff f851 	bl	8000780 <HAL_GetTick>
 80016de:	0003      	movs	r3, r0
 80016e0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	1dba      	adds	r2, r7, #6
 80016e6:	2154      	movs	r1, #84	@ 0x54
 80016e8:	8812      	ldrh	r2, [r2, #0]
 80016ea:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	1dba      	adds	r2, r7, #6
 80016f0:	2156      	movs	r1, #86	@ 0x56
 80016f2:	8812      	ldrh	r2, [r2, #0]
 80016f4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	689a      	ldr	r2, [r3, #8]
 80016fa:	2380      	movs	r3, #128	@ 0x80
 80016fc:	015b      	lsls	r3, r3, #5
 80016fe:	429a      	cmp	r2, r3
 8001700:	d108      	bne.n	8001714 <HAL_UART_Transmit+0x98>
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	691b      	ldr	r3, [r3, #16]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d104      	bne.n	8001714 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	61bb      	str	r3, [r7, #24]
 8001712:	e003      	b.n	800171c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001718:	2300      	movs	r3, #0
 800171a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800171c:	e030      	b.n	8001780 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	68f8      	ldr	r0, [r7, #12]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	9300      	str	r3, [sp, #0]
 8001726:	0013      	movs	r3, r2
 8001728:	2200      	movs	r2, #0
 800172a:	2180      	movs	r1, #128	@ 0x80
 800172c:	f000 fbf8 	bl	8001f20 <UART_WaitOnFlagUntilTimeout>
 8001730:	1e03      	subs	r3, r0, #0
 8001732:	d005      	beq.n	8001740 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2288      	movs	r2, #136	@ 0x88
 8001738:	2120      	movs	r1, #32
 800173a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e03d      	b.n	80017bc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10b      	bne.n	800175e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	001a      	movs	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	05d2      	lsls	r2, r2, #23
 8001752:	0dd2      	lsrs	r2, r2, #23
 8001754:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	3302      	adds	r3, #2
 800175a:	61bb      	str	r3, [r7, #24]
 800175c:	e007      	b.n	800176e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	781a      	ldrb	r2, [r3, #0]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	3301      	adds	r3, #1
 800176c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2256      	movs	r2, #86	@ 0x56
 8001772:	5a9b      	ldrh	r3, [r3, r2]
 8001774:	b29b      	uxth	r3, r3
 8001776:	3b01      	subs	r3, #1
 8001778:	b299      	uxth	r1, r3
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2256      	movs	r2, #86	@ 0x56
 800177e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2256      	movs	r2, #86	@ 0x56
 8001784:	5a9b      	ldrh	r3, [r3, r2]
 8001786:	b29b      	uxth	r3, r3
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1c8      	bne.n	800171e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	0013      	movs	r3, r2
 8001796:	2200      	movs	r2, #0
 8001798:	2140      	movs	r1, #64	@ 0x40
 800179a:	f000 fbc1 	bl	8001f20 <UART_WaitOnFlagUntilTimeout>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d005      	beq.n	80017ae <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2288      	movs	r2, #136	@ 0x88
 80017a6:	2120      	movs	r1, #32
 80017a8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e006      	b.n	80017bc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2288      	movs	r2, #136	@ 0x88
 80017b2:	2120      	movs	r1, #32
 80017b4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80017b6:	2300      	movs	r3, #0
 80017b8:	e000      	b.n	80017bc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80017ba:	2302      	movs	r3, #2
  }
}
 80017bc:	0018      	movs	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	b008      	add	sp, #32
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	@ 0x28
 80017c8:	af02      	add	r7, sp, #8
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	603b      	str	r3, [r7, #0]
 80017d0:	1dbb      	adds	r3, r7, #6
 80017d2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	228c      	movs	r2, #140	@ 0x8c
 80017d8:	589b      	ldr	r3, [r3, r2]
 80017da:	2b20      	cmp	r3, #32
 80017dc:	d000      	beq.n	80017e0 <HAL_UART_Receive+0x1c>
 80017de:	e0d0      	b.n	8001982 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d003      	beq.n	80017ee <HAL_UART_Receive+0x2a>
 80017e6:	1dbb      	adds	r3, r7, #6
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e0c8      	b.n	8001984 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	689a      	ldr	r2, [r3, #8]
 80017f6:	2380      	movs	r3, #128	@ 0x80
 80017f8:	015b      	lsls	r3, r3, #5
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d109      	bne.n	8001812 <HAL_UART_Receive+0x4e>
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d105      	bne.n	8001812 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	2201      	movs	r2, #1
 800180a:	4013      	ands	r3, r2
 800180c:	d001      	beq.n	8001812 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e0b8      	b.n	8001984 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2290      	movs	r2, #144	@ 0x90
 8001816:	2100      	movs	r1, #0
 8001818:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	228c      	movs	r2, #140	@ 0x8c
 800181e:	2122      	movs	r1, #34	@ 0x22
 8001820:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2200      	movs	r2, #0
 8001826:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001828:	f7fe ffaa 	bl	8000780 <HAL_GetTick>
 800182c:	0003      	movs	r3, r0
 800182e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	1dba      	adds	r2, r7, #6
 8001834:	215c      	movs	r1, #92	@ 0x5c
 8001836:	8812      	ldrh	r2, [r2, #0]
 8001838:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	1dba      	adds	r2, r7, #6
 800183e:	215e      	movs	r1, #94	@ 0x5e
 8001840:	8812      	ldrh	r2, [r2, #0]
 8001842:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	2380      	movs	r3, #128	@ 0x80
 800184a:	015b      	lsls	r3, r3, #5
 800184c:	429a      	cmp	r2, r3
 800184e:	d10d      	bne.n	800186c <HAL_UART_Receive+0xa8>
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d104      	bne.n	8001862 <HAL_UART_Receive+0x9e>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2260      	movs	r2, #96	@ 0x60
 800185c:	494b      	ldr	r1, [pc, #300]	@ (800198c <HAL_UART_Receive+0x1c8>)
 800185e:	5299      	strh	r1, [r3, r2]
 8001860:	e02e      	b.n	80018c0 <HAL_UART_Receive+0xfc>
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2260      	movs	r2, #96	@ 0x60
 8001866:	21ff      	movs	r1, #255	@ 0xff
 8001868:	5299      	strh	r1, [r3, r2]
 800186a:	e029      	b.n	80018c0 <HAL_UART_Receive+0xfc>
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d10d      	bne.n	8001890 <HAL_UART_Receive+0xcc>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d104      	bne.n	8001886 <HAL_UART_Receive+0xc2>
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2260      	movs	r2, #96	@ 0x60
 8001880:	21ff      	movs	r1, #255	@ 0xff
 8001882:	5299      	strh	r1, [r3, r2]
 8001884:	e01c      	b.n	80018c0 <HAL_UART_Receive+0xfc>
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2260      	movs	r2, #96	@ 0x60
 800188a:	217f      	movs	r1, #127	@ 0x7f
 800188c:	5299      	strh	r1, [r3, r2]
 800188e:	e017      	b.n	80018c0 <HAL_UART_Receive+0xfc>
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	689a      	ldr	r2, [r3, #8]
 8001894:	2380      	movs	r3, #128	@ 0x80
 8001896:	055b      	lsls	r3, r3, #21
 8001898:	429a      	cmp	r2, r3
 800189a:	d10d      	bne.n	80018b8 <HAL_UART_Receive+0xf4>
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	691b      	ldr	r3, [r3, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d104      	bne.n	80018ae <HAL_UART_Receive+0xea>
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2260      	movs	r2, #96	@ 0x60
 80018a8:	217f      	movs	r1, #127	@ 0x7f
 80018aa:	5299      	strh	r1, [r3, r2]
 80018ac:	e008      	b.n	80018c0 <HAL_UART_Receive+0xfc>
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2260      	movs	r2, #96	@ 0x60
 80018b2:	213f      	movs	r1, #63	@ 0x3f
 80018b4:	5299      	strh	r1, [r3, r2]
 80018b6:	e003      	b.n	80018c0 <HAL_UART_Receive+0xfc>
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2260      	movs	r2, #96	@ 0x60
 80018bc:	2100      	movs	r1, #0
 80018be:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80018c0:	2312      	movs	r3, #18
 80018c2:	18fb      	adds	r3, r7, r3
 80018c4:	68fa      	ldr	r2, [r7, #12]
 80018c6:	2160      	movs	r1, #96	@ 0x60
 80018c8:	5a52      	ldrh	r2, [r2, r1]
 80018ca:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	2380      	movs	r3, #128	@ 0x80
 80018d2:	015b      	lsls	r3, r3, #5
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d108      	bne.n	80018ea <HAL_UART_Receive+0x126>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	691b      	ldr	r3, [r3, #16]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d104      	bne.n	80018ea <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	61bb      	str	r3, [r7, #24]
 80018e8:	e003      	b.n	80018f2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80018f2:	e03a      	b.n	800196a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	0013      	movs	r3, r2
 80018fe:	2200      	movs	r2, #0
 8001900:	2120      	movs	r1, #32
 8001902:	f000 fb0d 	bl	8001f20 <UART_WaitOnFlagUntilTimeout>
 8001906:	1e03      	subs	r3, r0, #0
 8001908:	d005      	beq.n	8001916 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	228c      	movs	r2, #140	@ 0x8c
 800190e:	2120      	movs	r1, #32
 8001910:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e036      	b.n	8001984 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d10e      	bne.n	800193a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001922:	b29b      	uxth	r3, r3
 8001924:	2212      	movs	r2, #18
 8001926:	18ba      	adds	r2, r7, r2
 8001928:	8812      	ldrh	r2, [r2, #0]
 800192a:	4013      	ands	r3, r2
 800192c:	b29a      	uxth	r2, r3
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	3302      	adds	r3, #2
 8001936:	61bb      	str	r3, [r7, #24]
 8001938:	e00e      	b.n	8001958 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2212      	movs	r2, #18
 8001944:	18ba      	adds	r2, r7, r2
 8001946:	8812      	ldrh	r2, [r2, #0]
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	4013      	ands	r3, r2
 800194c:	b2da      	uxtb	r2, r3
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	3301      	adds	r3, #1
 8001956:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	225e      	movs	r2, #94	@ 0x5e
 800195c:	5a9b      	ldrh	r3, [r3, r2]
 800195e:	b29b      	uxth	r3, r3
 8001960:	3b01      	subs	r3, #1
 8001962:	b299      	uxth	r1, r3
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	225e      	movs	r2, #94	@ 0x5e
 8001968:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	225e      	movs	r2, #94	@ 0x5e
 800196e:	5a9b      	ldrh	r3, [r3, r2]
 8001970:	b29b      	uxth	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1be      	bne.n	80018f4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	228c      	movs	r2, #140	@ 0x8c
 800197a:	2120      	movs	r1, #32
 800197c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800197e:	2300      	movs	r3, #0
 8001980:	e000      	b.n	8001984 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8001982:	2302      	movs	r3, #2
  }
}
 8001984:	0018      	movs	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	b008      	add	sp, #32
 800198a:	bd80      	pop	{r7, pc}
 800198c:	000001ff 	.word	0x000001ff

08001990 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b088      	sub	sp, #32
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001998:	231a      	movs	r3, #26
 800199a:	18fb      	adds	r3, r7, r3
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	431a      	orrs	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	695b      	ldr	r3, [r3, #20]
 80019ae:	431a      	orrs	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4aa1      	ldr	r2, [pc, #644]	@ (8001c44 <UART_SetConfig+0x2b4>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	0019      	movs	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	69fa      	ldr	r2, [r7, #28]
 80019ca:	430a      	orrs	r2, r1
 80019cc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	4a9c      	ldr	r2, [pc, #624]	@ (8001c48 <UART_SetConfig+0x2b8>)
 80019d6:	4013      	ands	r3, r2
 80019d8:	0019      	movs	r1, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68da      	ldr	r2, [r3, #12]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	430a      	orrs	r2, r1
 80019e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	69fa      	ldr	r2, [r7, #28]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	4a93      	ldr	r2, [pc, #588]	@ (8001c4c <UART_SetConfig+0x2bc>)
 80019fe:	4013      	ands	r3, r2
 8001a00:	0019      	movs	r1, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	69fa      	ldr	r2, [r7, #28]
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a12:	220f      	movs	r2, #15
 8001a14:	4393      	bics	r3, r2
 8001a16:	0019      	movs	r1, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	430a      	orrs	r2, r1
 8001a22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a89      	ldr	r2, [pc, #548]	@ (8001c50 <UART_SetConfig+0x2c0>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d127      	bne.n	8001a7e <UART_SetConfig+0xee>
 8001a2e:	4b89      	ldr	r3, [pc, #548]	@ (8001c54 <UART_SetConfig+0x2c4>)
 8001a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a32:	2203      	movs	r2, #3
 8001a34:	4013      	ands	r3, r2
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	d017      	beq.n	8001a6a <UART_SetConfig+0xda>
 8001a3a:	d81b      	bhi.n	8001a74 <UART_SetConfig+0xe4>
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d00a      	beq.n	8001a56 <UART_SetConfig+0xc6>
 8001a40:	d818      	bhi.n	8001a74 <UART_SetConfig+0xe4>
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <UART_SetConfig+0xbc>
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d00a      	beq.n	8001a60 <UART_SetConfig+0xd0>
 8001a4a:	e013      	b.n	8001a74 <UART_SetConfig+0xe4>
 8001a4c:	231b      	movs	r3, #27
 8001a4e:	18fb      	adds	r3, r7, r3
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
 8001a54:	e021      	b.n	8001a9a <UART_SetConfig+0x10a>
 8001a56:	231b      	movs	r3, #27
 8001a58:	18fb      	adds	r3, r7, r3
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	701a      	strb	r2, [r3, #0]
 8001a5e:	e01c      	b.n	8001a9a <UART_SetConfig+0x10a>
 8001a60:	231b      	movs	r3, #27
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	2204      	movs	r2, #4
 8001a66:	701a      	strb	r2, [r3, #0]
 8001a68:	e017      	b.n	8001a9a <UART_SetConfig+0x10a>
 8001a6a:	231b      	movs	r3, #27
 8001a6c:	18fb      	adds	r3, r7, r3
 8001a6e:	2208      	movs	r2, #8
 8001a70:	701a      	strb	r2, [r3, #0]
 8001a72:	e012      	b.n	8001a9a <UART_SetConfig+0x10a>
 8001a74:	231b      	movs	r3, #27
 8001a76:	18fb      	adds	r3, r7, r3
 8001a78:	2210      	movs	r2, #16
 8001a7a:	701a      	strb	r2, [r3, #0]
 8001a7c:	e00d      	b.n	8001a9a <UART_SetConfig+0x10a>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a75      	ldr	r2, [pc, #468]	@ (8001c58 <UART_SetConfig+0x2c8>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d104      	bne.n	8001a92 <UART_SetConfig+0x102>
 8001a88:	231b      	movs	r3, #27
 8001a8a:	18fb      	adds	r3, r7, r3
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
 8001a90:	e003      	b.n	8001a9a <UART_SetConfig+0x10a>
 8001a92:	231b      	movs	r3, #27
 8001a94:	18fb      	adds	r3, r7, r3
 8001a96:	2210      	movs	r2, #16
 8001a98:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	69da      	ldr	r2, [r3, #28]
 8001a9e:	2380      	movs	r3, #128	@ 0x80
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d000      	beq.n	8001aa8 <UART_SetConfig+0x118>
 8001aa6:	e065      	b.n	8001b74 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8001aa8:	231b      	movs	r3, #27
 8001aaa:	18fb      	adds	r3, r7, r3
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b08      	cmp	r3, #8
 8001ab0:	d015      	beq.n	8001ade <UART_SetConfig+0x14e>
 8001ab2:	dc18      	bgt.n	8001ae6 <UART_SetConfig+0x156>
 8001ab4:	2b04      	cmp	r3, #4
 8001ab6:	d00d      	beq.n	8001ad4 <UART_SetConfig+0x144>
 8001ab8:	dc15      	bgt.n	8001ae6 <UART_SetConfig+0x156>
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d002      	beq.n	8001ac4 <UART_SetConfig+0x134>
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d005      	beq.n	8001ace <UART_SetConfig+0x13e>
 8001ac2:	e010      	b.n	8001ae6 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ac4:	f7ff fd6e 	bl	80015a4 <HAL_RCC_GetPCLK1Freq>
 8001ac8:	0003      	movs	r3, r0
 8001aca:	617b      	str	r3, [r7, #20]
        break;
 8001acc:	e012      	b.n	8001af4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001ace:	4b63      	ldr	r3, [pc, #396]	@ (8001c5c <UART_SetConfig+0x2cc>)
 8001ad0:	617b      	str	r3, [r7, #20]
        break;
 8001ad2:	e00f      	b.n	8001af4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ad4:	f7ff fcda 	bl	800148c <HAL_RCC_GetSysClockFreq>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	617b      	str	r3, [r7, #20]
        break;
 8001adc:	e00a      	b.n	8001af4 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001ade:	2380      	movs	r3, #128	@ 0x80
 8001ae0:	021b      	lsls	r3, r3, #8
 8001ae2:	617b      	str	r3, [r7, #20]
        break;
 8001ae4:	e006      	b.n	8001af4 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001aea:	231a      	movs	r3, #26
 8001aec:	18fb      	adds	r3, r7, r3
 8001aee:	2201      	movs	r2, #1
 8001af0:	701a      	strb	r2, [r3, #0]
        break;
 8001af2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d100      	bne.n	8001afc <UART_SetConfig+0x16c>
 8001afa:	e08d      	b.n	8001c18 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b00:	4b57      	ldr	r3, [pc, #348]	@ (8001c60 <UART_SetConfig+0x2d0>)
 8001b02:	0052      	lsls	r2, r2, #1
 8001b04:	5ad3      	ldrh	r3, [r2, r3]
 8001b06:	0019      	movs	r1, r3
 8001b08:	6978      	ldr	r0, [r7, #20]
 8001b0a:	f7fe fb0b 	bl	8000124 <__udivsi3>
 8001b0e:	0003      	movs	r3, r0
 8001b10:	005a      	lsls	r2, r3, #1
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	085b      	lsrs	r3, r3, #1
 8001b18:	18d2      	adds	r2, r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	0019      	movs	r1, r3
 8001b20:	0010      	movs	r0, r2
 8001b22:	f7fe faff 	bl	8000124 <__udivsi3>
 8001b26:	0003      	movs	r3, r0
 8001b28:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	2b0f      	cmp	r3, #15
 8001b2e:	d91c      	bls.n	8001b6a <UART_SetConfig+0x1da>
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	2380      	movs	r3, #128	@ 0x80
 8001b34:	025b      	lsls	r3, r3, #9
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d217      	bcs.n	8001b6a <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	200e      	movs	r0, #14
 8001b40:	183b      	adds	r3, r7, r0
 8001b42:	210f      	movs	r1, #15
 8001b44:	438a      	bics	r2, r1
 8001b46:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	085b      	lsrs	r3, r3, #1
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	2207      	movs	r2, #7
 8001b50:	4013      	ands	r3, r2
 8001b52:	b299      	uxth	r1, r3
 8001b54:	183b      	adds	r3, r7, r0
 8001b56:	183a      	adds	r2, r7, r0
 8001b58:	8812      	ldrh	r2, [r2, #0]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	183a      	adds	r2, r7, r0
 8001b64:	8812      	ldrh	r2, [r2, #0]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	e056      	b.n	8001c18 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8001b6a:	231a      	movs	r3, #26
 8001b6c:	18fb      	adds	r3, r7, r3
 8001b6e:	2201      	movs	r2, #1
 8001b70:	701a      	strb	r2, [r3, #0]
 8001b72:	e051      	b.n	8001c18 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001b74:	231b      	movs	r3, #27
 8001b76:	18fb      	adds	r3, r7, r3
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d015      	beq.n	8001baa <UART_SetConfig+0x21a>
 8001b7e:	dc18      	bgt.n	8001bb2 <UART_SetConfig+0x222>
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d00d      	beq.n	8001ba0 <UART_SetConfig+0x210>
 8001b84:	dc15      	bgt.n	8001bb2 <UART_SetConfig+0x222>
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d002      	beq.n	8001b90 <UART_SetConfig+0x200>
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d005      	beq.n	8001b9a <UART_SetConfig+0x20a>
 8001b8e:	e010      	b.n	8001bb2 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001b90:	f7ff fd08 	bl	80015a4 <HAL_RCC_GetPCLK1Freq>
 8001b94:	0003      	movs	r3, r0
 8001b96:	617b      	str	r3, [r7, #20]
        break;
 8001b98:	e012      	b.n	8001bc0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001b9a:	4b30      	ldr	r3, [pc, #192]	@ (8001c5c <UART_SetConfig+0x2cc>)
 8001b9c:	617b      	str	r3, [r7, #20]
        break;
 8001b9e:	e00f      	b.n	8001bc0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001ba0:	f7ff fc74 	bl	800148c <HAL_RCC_GetSysClockFreq>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	617b      	str	r3, [r7, #20]
        break;
 8001ba8:	e00a      	b.n	8001bc0 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001baa:	2380      	movs	r3, #128	@ 0x80
 8001bac:	021b      	lsls	r3, r3, #8
 8001bae:	617b      	str	r3, [r7, #20]
        break;
 8001bb0:	e006      	b.n	8001bc0 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001bb6:	231a      	movs	r3, #26
 8001bb8:	18fb      	adds	r3, r7, r3
 8001bba:	2201      	movs	r2, #1
 8001bbc:	701a      	strb	r2, [r3, #0]
        break;
 8001bbe:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d028      	beq.n	8001c18 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bca:	4b25      	ldr	r3, [pc, #148]	@ (8001c60 <UART_SetConfig+0x2d0>)
 8001bcc:	0052      	lsls	r2, r2, #1
 8001bce:	5ad3      	ldrh	r3, [r2, r3]
 8001bd0:	0019      	movs	r1, r3
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7fe faa6 	bl	8000124 <__udivsi3>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	001a      	movs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	085b      	lsrs	r3, r3, #1
 8001be2:	18d2      	adds	r2, r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	0019      	movs	r1, r3
 8001bea:	0010      	movs	r0, r2
 8001bec:	f7fe fa9a 	bl	8000124 <__udivsi3>
 8001bf0:	0003      	movs	r3, r0
 8001bf2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	2b0f      	cmp	r3, #15
 8001bf8:	d90a      	bls.n	8001c10 <UART_SetConfig+0x280>
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	025b      	lsls	r3, r3, #9
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d205      	bcs.n	8001c10 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	e003      	b.n	8001c18 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8001c10:	231a      	movs	r3, #26
 8001c12:	18fb      	adds	r3, r7, r3
 8001c14:	2201      	movs	r2, #1
 8001c16:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	226a      	movs	r2, #106	@ 0x6a
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2268      	movs	r2, #104	@ 0x68
 8001c24:	2101      	movs	r1, #1
 8001c26:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8001c34:	231a      	movs	r3, #26
 8001c36:	18fb      	adds	r3, r7, r3
 8001c38:	781b      	ldrb	r3, [r3, #0]
}
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	b008      	add	sp, #32
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	46c0      	nop			@ (mov r8, r8)
 8001c44:	cfff69f3 	.word	0xcfff69f3
 8001c48:	ffffcfff 	.word	0xffffcfff
 8001c4c:	11fff4ff 	.word	0x11fff4ff
 8001c50:	40013800 	.word	0x40013800
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40004400 	.word	0x40004400
 8001c5c:	00f42400 	.word	0x00f42400
 8001c60:	08002acc 	.word	0x08002acc

08001c64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c70:	2208      	movs	r2, #8
 8001c72:	4013      	ands	r3, r2
 8001c74:	d00b      	beq.n	8001c8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	4a4a      	ldr	r2, [pc, #296]	@ (8001da8 <UART_AdvFeatureConfig+0x144>)
 8001c7e:	4013      	ands	r3, r2
 8001c80:	0019      	movs	r1, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c92:	2201      	movs	r2, #1
 8001c94:	4013      	ands	r3, r2
 8001c96:	d00b      	beq.n	8001cb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	4a43      	ldr	r2, [pc, #268]	@ (8001dac <UART_AdvFeatureConfig+0x148>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	d00b      	beq.n	8001cd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <UART_AdvFeatureConfig+0x14c>)
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd6:	2204      	movs	r2, #4
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d00b      	beq.n	8001cf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	4a34      	ldr	r2, [pc, #208]	@ (8001db4 <UART_AdvFeatureConfig+0x150>)
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	0019      	movs	r1, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf8:	2210      	movs	r2, #16
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d00b      	beq.n	8001d16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	4a2c      	ldr	r2, [pc, #176]	@ (8001db8 <UART_AdvFeatureConfig+0x154>)
 8001d06:	4013      	ands	r3, r2
 8001d08:	0019      	movs	r1, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	430a      	orrs	r2, r1
 8001d14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d00b      	beq.n	8001d38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	4a25      	ldr	r2, [pc, #148]	@ (8001dbc <UART_AdvFeatureConfig+0x158>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	0019      	movs	r1, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	430a      	orrs	r2, r1
 8001d36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3c:	2240      	movs	r2, #64	@ 0x40
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d01d      	beq.n	8001d7e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc0 <UART_AdvFeatureConfig+0x15c>)
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	0019      	movs	r1, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d5e:	2380      	movs	r3, #128	@ 0x80
 8001d60:	035b      	lsls	r3, r3, #13
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d10b      	bne.n	8001d7e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	4a15      	ldr	r2, [pc, #84]	@ (8001dc4 <UART_AdvFeatureConfig+0x160>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	0019      	movs	r1, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d82:	2280      	movs	r2, #128	@ 0x80
 8001d84:	4013      	ands	r3, r2
 8001d86:	d00b      	beq.n	8001da0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001dc8 <UART_AdvFeatureConfig+0x164>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	0019      	movs	r1, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	605a      	str	r2, [r3, #4]
  }
}
 8001da0:	46c0      	nop			@ (mov r8, r8)
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b002      	add	sp, #8
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	ffff7fff 	.word	0xffff7fff
 8001dac:	fffdffff 	.word	0xfffdffff
 8001db0:	fffeffff 	.word	0xfffeffff
 8001db4:	fffbffff 	.word	0xfffbffff
 8001db8:	ffffefff 	.word	0xffffefff
 8001dbc:	ffffdfff 	.word	0xffffdfff
 8001dc0:	ffefffff 	.word	0xffefffff
 8001dc4:	ff9fffff 	.word	0xff9fffff
 8001dc8:	fff7ffff 	.word	0xfff7ffff

08001dcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b092      	sub	sp, #72	@ 0x48
 8001dd0:	af02      	add	r7, sp, #8
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2290      	movs	r2, #144	@ 0x90
 8001dd8:	2100      	movs	r1, #0
 8001dda:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001ddc:	f7fe fcd0 	bl	8000780 <HAL_GetTick>
 8001de0:	0003      	movs	r3, r0
 8001de2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2208      	movs	r2, #8
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d12d      	bne.n	8001e4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001df4:	2280      	movs	r2, #128	@ 0x80
 8001df6:	0391      	lsls	r1, r2, #14
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	4a47      	ldr	r2, [pc, #284]	@ (8001f18 <UART_CheckIdleState+0x14c>)
 8001dfc:	9200      	str	r2, [sp, #0]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f000 f88e 	bl	8001f20 <UART_WaitOnFlagUntilTimeout>
 8001e04:	1e03      	subs	r3, r0, #0
 8001e06:	d022      	beq.n	8001e4e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e08:	f3ef 8310 	mrs	r3, PRIMASK
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8001e10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e12:	2301      	movs	r3, #1
 8001e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e18:	f383 8810 	msr	PRIMASK, r3
}
 8001e1c:	46c0      	nop			@ (mov r8, r8)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2180      	movs	r1, #128	@ 0x80
 8001e2a:	438a      	bics	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e34:	f383 8810 	msr	PRIMASK, r3
}
 8001e38:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2288      	movs	r2, #136	@ 0x88
 8001e3e:	2120      	movs	r1, #32
 8001e40:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2284      	movs	r2, #132	@ 0x84
 8001e46:	2100      	movs	r1, #0
 8001e48:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e060      	b.n	8001f10 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2204      	movs	r2, #4
 8001e56:	4013      	ands	r3, r2
 8001e58:	2b04      	cmp	r3, #4
 8001e5a:	d146      	bne.n	8001eea <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e5e:	2280      	movs	r2, #128	@ 0x80
 8001e60:	03d1      	lsls	r1, r2, #15
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	4a2c      	ldr	r2, [pc, #176]	@ (8001f18 <UART_CheckIdleState+0x14c>)
 8001e66:	9200      	str	r2, [sp, #0]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f000 f859 	bl	8001f20 <UART_WaitOnFlagUntilTimeout>
 8001e6e:	1e03      	subs	r3, r0, #0
 8001e70:	d03b      	beq.n	8001eea <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e72:	f3ef 8310 	mrs	r3, PRIMASK
 8001e76:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e78:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	f383 8810 	msr	PRIMASK, r3
}
 8001e86:	46c0      	nop			@ (mov r8, r8)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4922      	ldr	r1, [pc, #136]	@ (8001f1c <UART_CheckIdleState+0x150>)
 8001e94:	400a      	ands	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f383 8810 	msr	PRIMASK, r3
}
 8001ea2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ea4:	f3ef 8310 	mrs	r3, PRIMASK
 8001ea8:	61bb      	str	r3, [r7, #24]
  return(result);
 8001eaa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001eac:	633b      	str	r3, [r7, #48]	@ 0x30
 8001eae:	2301      	movs	r3, #1
 8001eb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	f383 8810 	msr	PRIMASK, r3
}
 8001eb8:	46c0      	nop			@ (mov r8, r8)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	438a      	bics	r2, r1
 8001ec8:	609a      	str	r2, [r3, #8]
 8001eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ecc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ece:	6a3b      	ldr	r3, [r7, #32]
 8001ed0:	f383 8810 	msr	PRIMASK, r3
}
 8001ed4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	228c      	movs	r2, #140	@ 0x8c
 8001eda:	2120      	movs	r1, #32
 8001edc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2284      	movs	r2, #132	@ 0x84
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e012      	b.n	8001f10 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2288      	movs	r2, #136	@ 0x88
 8001eee:	2120      	movs	r1, #32
 8001ef0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	228c      	movs	r2, #140	@ 0x8c
 8001ef6:	2120      	movs	r1, #32
 8001ef8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2284      	movs	r2, #132	@ 0x84
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b010      	add	sp, #64	@ 0x40
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	01ffffff 	.word	0x01ffffff
 8001f1c:	fffffedf 	.word	0xfffffedf

08001f20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	1dfb      	adds	r3, r7, #7
 8001f2e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f30:	e051      	b.n	8001fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	3301      	adds	r3, #1
 8001f36:	d04e      	beq.n	8001fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f38:	f7fe fc22 	bl	8000780 <HAL_GetTick>
 8001f3c:	0002      	movs	r2, r0
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d302      	bcc.n	8001f4e <UART_WaitOnFlagUntilTimeout+0x2e>
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e051      	b.n	8001ff6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2204      	movs	r2, #4
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d03b      	beq.n	8001fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	2b80      	cmp	r3, #128	@ 0x80
 8001f62:	d038      	beq.n	8001fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	2b40      	cmp	r3, #64	@ 0x40
 8001f68:	d035      	beq.n	8001fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	69db      	ldr	r3, [r3, #28]
 8001f70:	2208      	movs	r2, #8
 8001f72:	4013      	ands	r3, r2
 8001f74:	2b08      	cmp	r3, #8
 8001f76:	d111      	bne.n	8001f9c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2208      	movs	r2, #8
 8001f7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	0018      	movs	r0, r3
 8001f84:	f000 f83c 	bl	8002000 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2290      	movs	r2, #144	@ 0x90
 8001f8c:	2108      	movs	r1, #8
 8001f8e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2284      	movs	r2, #132	@ 0x84
 8001f94:	2100      	movs	r1, #0
 8001f96:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e02c      	b.n	8001ff6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	69da      	ldr	r2, [r3, #28]
 8001fa2:	2380      	movs	r3, #128	@ 0x80
 8001fa4:	011b      	lsls	r3, r3, #4
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	2380      	movs	r3, #128	@ 0x80
 8001faa:	011b      	lsls	r3, r3, #4
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d112      	bne.n	8001fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2280      	movs	r2, #128	@ 0x80
 8001fb6:	0112      	lsls	r2, r2, #4
 8001fb8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f000 f81f 	bl	8002000 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2290      	movs	r2, #144	@ 0x90
 8001fc6:	2120      	movs	r1, #32
 8001fc8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2284      	movs	r2, #132	@ 0x84
 8001fce:	2100      	movs	r1, #0
 8001fd0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e00f      	b.n	8001ff6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	68ba      	ldr	r2, [r7, #8]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	68ba      	ldr	r2, [r7, #8]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	425a      	negs	r2, r3
 8001fe6:	4153      	adcs	r3, r2
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	001a      	movs	r2, r3
 8001fec:	1dfb      	adds	r3, r7, #7
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d09e      	beq.n	8001f32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	b004      	add	sp, #16
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08e      	sub	sp, #56	@ 0x38
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002008:	f3ef 8310 	mrs	r3, PRIMASK
 800200c:	617b      	str	r3, [r7, #20]
  return(result);
 800200e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002010:	637b      	str	r3, [r7, #52]	@ 0x34
 8002012:	2301      	movs	r3, #1
 8002014:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	f383 8810 	msr	PRIMASK, r3
}
 800201c:	46c0      	nop			@ (mov r8, r8)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4926      	ldr	r1, [pc, #152]	@ (80020c4 <UART_EndRxTransfer+0xc4>)
 800202a:	400a      	ands	r2, r1
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002030:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f383 8810 	msr	PRIMASK, r3
}
 8002038:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800203a:	f3ef 8310 	mrs	r3, PRIMASK
 800203e:	623b      	str	r3, [r7, #32]
  return(result);
 8002040:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002042:	633b      	str	r3, [r7, #48]	@ 0x30
 8002044:	2301      	movs	r3, #1
 8002046:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204a:	f383 8810 	msr	PRIMASK, r3
}
 800204e:	46c0      	nop			@ (mov r8, r8)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	491b      	ldr	r1, [pc, #108]	@ (80020c8 <UART_EndRxTransfer+0xc8>)
 800205c:	400a      	ands	r2, r1
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002062:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002066:	f383 8810 	msr	PRIMASK, r3
}
 800206a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002070:	2b01      	cmp	r3, #1
 8002072:	d118      	bne.n	80020a6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002074:	f3ef 8310 	mrs	r3, PRIMASK
 8002078:	60bb      	str	r3, [r7, #8]
  return(result);
 800207a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800207c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800207e:	2301      	movs	r3, #1
 8002080:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f383 8810 	msr	PRIMASK, r3
}
 8002088:	46c0      	nop			@ (mov r8, r8)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2110      	movs	r1, #16
 8002096:	438a      	bics	r2, r1
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800209c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	f383 8810 	msr	PRIMASK, r3
}
 80020a4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	228c      	movs	r2, #140	@ 0x8c
 80020aa:	2120      	movs	r1, #32
 80020ac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80020ba:	46c0      	nop			@ (mov r8, r8)
 80020bc:	46bd      	mov	sp, r7
 80020be:	b00e      	add	sp, #56	@ 0x38
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	46c0      	nop			@ (mov r8, r8)
 80020c4:	fffffedf 	.word	0xfffffedf
 80020c8:	effffffe 	.word	0xeffffffe

080020cc <siprintf>:
 80020cc:	b40e      	push	{r1, r2, r3}
 80020ce:	b500      	push	{lr}
 80020d0:	490b      	ldr	r1, [pc, #44]	@ (8002100 <siprintf+0x34>)
 80020d2:	b09c      	sub	sp, #112	@ 0x70
 80020d4:	ab1d      	add	r3, sp, #116	@ 0x74
 80020d6:	9002      	str	r0, [sp, #8]
 80020d8:	9006      	str	r0, [sp, #24]
 80020da:	9107      	str	r1, [sp, #28]
 80020dc:	9104      	str	r1, [sp, #16]
 80020de:	4809      	ldr	r0, [pc, #36]	@ (8002104 <siprintf+0x38>)
 80020e0:	4909      	ldr	r1, [pc, #36]	@ (8002108 <siprintf+0x3c>)
 80020e2:	cb04      	ldmia	r3!, {r2}
 80020e4:	9105      	str	r1, [sp, #20]
 80020e6:	6800      	ldr	r0, [r0, #0]
 80020e8:	a902      	add	r1, sp, #8
 80020ea:	9301      	str	r3, [sp, #4]
 80020ec:	f000 f99e 	bl	800242c <_svfiprintf_r>
 80020f0:	2200      	movs	r2, #0
 80020f2:	9b02      	ldr	r3, [sp, #8]
 80020f4:	701a      	strb	r2, [r3, #0]
 80020f6:	b01c      	add	sp, #112	@ 0x70
 80020f8:	bc08      	pop	{r3}
 80020fa:	b003      	add	sp, #12
 80020fc:	4718      	bx	r3
 80020fe:	46c0      	nop			@ (mov r8, r8)
 8002100:	7fffffff 	.word	0x7fffffff
 8002104:	2000000c 	.word	0x2000000c
 8002108:	ffff0208 	.word	0xffff0208

0800210c <memset>:
 800210c:	0003      	movs	r3, r0
 800210e:	1882      	adds	r2, r0, r2
 8002110:	4293      	cmp	r3, r2
 8002112:	d100      	bne.n	8002116 <memset+0xa>
 8002114:	4770      	bx	lr
 8002116:	7019      	strb	r1, [r3, #0]
 8002118:	3301      	adds	r3, #1
 800211a:	e7f9      	b.n	8002110 <memset+0x4>

0800211c <__errno>:
 800211c:	4b01      	ldr	r3, [pc, #4]	@ (8002124 <__errno+0x8>)
 800211e:	6818      	ldr	r0, [r3, #0]
 8002120:	4770      	bx	lr
 8002122:	46c0      	nop			@ (mov r8, r8)
 8002124:	2000000c 	.word	0x2000000c

08002128 <__libc_init_array>:
 8002128:	b570      	push	{r4, r5, r6, lr}
 800212a:	2600      	movs	r6, #0
 800212c:	4c0c      	ldr	r4, [pc, #48]	@ (8002160 <__libc_init_array+0x38>)
 800212e:	4d0d      	ldr	r5, [pc, #52]	@ (8002164 <__libc_init_array+0x3c>)
 8002130:	1b64      	subs	r4, r4, r5
 8002132:	10a4      	asrs	r4, r4, #2
 8002134:	42a6      	cmp	r6, r4
 8002136:	d109      	bne.n	800214c <__libc_init_array+0x24>
 8002138:	2600      	movs	r6, #0
 800213a:	f000 fc65 	bl	8002a08 <_init>
 800213e:	4c0a      	ldr	r4, [pc, #40]	@ (8002168 <__libc_init_array+0x40>)
 8002140:	4d0a      	ldr	r5, [pc, #40]	@ (800216c <__libc_init_array+0x44>)
 8002142:	1b64      	subs	r4, r4, r5
 8002144:	10a4      	asrs	r4, r4, #2
 8002146:	42a6      	cmp	r6, r4
 8002148:	d105      	bne.n	8002156 <__libc_init_array+0x2e>
 800214a:	bd70      	pop	{r4, r5, r6, pc}
 800214c:	00b3      	lsls	r3, r6, #2
 800214e:	58eb      	ldr	r3, [r5, r3]
 8002150:	4798      	blx	r3
 8002152:	3601      	adds	r6, #1
 8002154:	e7ee      	b.n	8002134 <__libc_init_array+0xc>
 8002156:	00b3      	lsls	r3, r6, #2
 8002158:	58eb      	ldr	r3, [r5, r3]
 800215a:	4798      	blx	r3
 800215c:	3601      	adds	r6, #1
 800215e:	e7f2      	b.n	8002146 <__libc_init_array+0x1e>
 8002160:	08002b18 	.word	0x08002b18
 8002164:	08002b18 	.word	0x08002b18
 8002168:	08002b1c 	.word	0x08002b1c
 800216c:	08002b18 	.word	0x08002b18

08002170 <__retarget_lock_acquire_recursive>:
 8002170:	4770      	bx	lr

08002172 <__retarget_lock_release_recursive>:
 8002172:	4770      	bx	lr

08002174 <_free_r>:
 8002174:	b570      	push	{r4, r5, r6, lr}
 8002176:	0005      	movs	r5, r0
 8002178:	1e0c      	subs	r4, r1, #0
 800217a:	d010      	beq.n	800219e <_free_r+0x2a>
 800217c:	3c04      	subs	r4, #4
 800217e:	6823      	ldr	r3, [r4, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	da00      	bge.n	8002186 <_free_r+0x12>
 8002184:	18e4      	adds	r4, r4, r3
 8002186:	0028      	movs	r0, r5
 8002188:	f000 f8e0 	bl	800234c <__malloc_lock>
 800218c:	4a1d      	ldr	r2, [pc, #116]	@ (8002204 <_free_r+0x90>)
 800218e:	6813      	ldr	r3, [r2, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d105      	bne.n	80021a0 <_free_r+0x2c>
 8002194:	6063      	str	r3, [r4, #4]
 8002196:	6014      	str	r4, [r2, #0]
 8002198:	0028      	movs	r0, r5
 800219a:	f000 f8df 	bl	800235c <__malloc_unlock>
 800219e:	bd70      	pop	{r4, r5, r6, pc}
 80021a0:	42a3      	cmp	r3, r4
 80021a2:	d908      	bls.n	80021b6 <_free_r+0x42>
 80021a4:	6820      	ldr	r0, [r4, #0]
 80021a6:	1821      	adds	r1, r4, r0
 80021a8:	428b      	cmp	r3, r1
 80021aa:	d1f3      	bne.n	8002194 <_free_r+0x20>
 80021ac:	6819      	ldr	r1, [r3, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	1809      	adds	r1, r1, r0
 80021b2:	6021      	str	r1, [r4, #0]
 80021b4:	e7ee      	b.n	8002194 <_free_r+0x20>
 80021b6:	001a      	movs	r2, r3
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <_free_r+0x4e>
 80021be:	42a3      	cmp	r3, r4
 80021c0:	d9f9      	bls.n	80021b6 <_free_r+0x42>
 80021c2:	6811      	ldr	r1, [r2, #0]
 80021c4:	1850      	adds	r0, r2, r1
 80021c6:	42a0      	cmp	r0, r4
 80021c8:	d10b      	bne.n	80021e2 <_free_r+0x6e>
 80021ca:	6820      	ldr	r0, [r4, #0]
 80021cc:	1809      	adds	r1, r1, r0
 80021ce:	1850      	adds	r0, r2, r1
 80021d0:	6011      	str	r1, [r2, #0]
 80021d2:	4283      	cmp	r3, r0
 80021d4:	d1e0      	bne.n	8002198 <_free_r+0x24>
 80021d6:	6818      	ldr	r0, [r3, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	1841      	adds	r1, r0, r1
 80021dc:	6011      	str	r1, [r2, #0]
 80021de:	6053      	str	r3, [r2, #4]
 80021e0:	e7da      	b.n	8002198 <_free_r+0x24>
 80021e2:	42a0      	cmp	r0, r4
 80021e4:	d902      	bls.n	80021ec <_free_r+0x78>
 80021e6:	230c      	movs	r3, #12
 80021e8:	602b      	str	r3, [r5, #0]
 80021ea:	e7d5      	b.n	8002198 <_free_r+0x24>
 80021ec:	6820      	ldr	r0, [r4, #0]
 80021ee:	1821      	adds	r1, r4, r0
 80021f0:	428b      	cmp	r3, r1
 80021f2:	d103      	bne.n	80021fc <_free_r+0x88>
 80021f4:	6819      	ldr	r1, [r3, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	1809      	adds	r1, r1, r0
 80021fa:	6021      	str	r1, [r4, #0]
 80021fc:	6063      	str	r3, [r4, #4]
 80021fe:	6054      	str	r4, [r2, #4]
 8002200:	e7ca      	b.n	8002198 <_free_r+0x24>
 8002202:	46c0      	nop			@ (mov r8, r8)
 8002204:	20000258 	.word	0x20000258

08002208 <sbrk_aligned>:
 8002208:	b570      	push	{r4, r5, r6, lr}
 800220a:	4e0f      	ldr	r6, [pc, #60]	@ (8002248 <sbrk_aligned+0x40>)
 800220c:	000d      	movs	r5, r1
 800220e:	6831      	ldr	r1, [r6, #0]
 8002210:	0004      	movs	r4, r0
 8002212:	2900      	cmp	r1, #0
 8002214:	d102      	bne.n	800221c <sbrk_aligned+0x14>
 8002216:	f000 fb99 	bl	800294c <_sbrk_r>
 800221a:	6030      	str	r0, [r6, #0]
 800221c:	0029      	movs	r1, r5
 800221e:	0020      	movs	r0, r4
 8002220:	f000 fb94 	bl	800294c <_sbrk_r>
 8002224:	1c43      	adds	r3, r0, #1
 8002226:	d103      	bne.n	8002230 <sbrk_aligned+0x28>
 8002228:	2501      	movs	r5, #1
 800222a:	426d      	negs	r5, r5
 800222c:	0028      	movs	r0, r5
 800222e:	bd70      	pop	{r4, r5, r6, pc}
 8002230:	2303      	movs	r3, #3
 8002232:	1cc5      	adds	r5, r0, #3
 8002234:	439d      	bics	r5, r3
 8002236:	42a8      	cmp	r0, r5
 8002238:	d0f8      	beq.n	800222c <sbrk_aligned+0x24>
 800223a:	1a29      	subs	r1, r5, r0
 800223c:	0020      	movs	r0, r4
 800223e:	f000 fb85 	bl	800294c <_sbrk_r>
 8002242:	3001      	adds	r0, #1
 8002244:	d1f2      	bne.n	800222c <sbrk_aligned+0x24>
 8002246:	e7ef      	b.n	8002228 <sbrk_aligned+0x20>
 8002248:	20000254 	.word	0x20000254

0800224c <_malloc_r>:
 800224c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800224e:	2203      	movs	r2, #3
 8002250:	1ccb      	adds	r3, r1, #3
 8002252:	4393      	bics	r3, r2
 8002254:	3308      	adds	r3, #8
 8002256:	0005      	movs	r5, r0
 8002258:	001f      	movs	r7, r3
 800225a:	2b0c      	cmp	r3, #12
 800225c:	d234      	bcs.n	80022c8 <_malloc_r+0x7c>
 800225e:	270c      	movs	r7, #12
 8002260:	42b9      	cmp	r1, r7
 8002262:	d833      	bhi.n	80022cc <_malloc_r+0x80>
 8002264:	0028      	movs	r0, r5
 8002266:	f000 f871 	bl	800234c <__malloc_lock>
 800226a:	4e37      	ldr	r6, [pc, #220]	@ (8002348 <_malloc_r+0xfc>)
 800226c:	6833      	ldr	r3, [r6, #0]
 800226e:	001c      	movs	r4, r3
 8002270:	2c00      	cmp	r4, #0
 8002272:	d12f      	bne.n	80022d4 <_malloc_r+0x88>
 8002274:	0039      	movs	r1, r7
 8002276:	0028      	movs	r0, r5
 8002278:	f7ff ffc6 	bl	8002208 <sbrk_aligned>
 800227c:	0004      	movs	r4, r0
 800227e:	1c43      	adds	r3, r0, #1
 8002280:	d15f      	bne.n	8002342 <_malloc_r+0xf6>
 8002282:	6834      	ldr	r4, [r6, #0]
 8002284:	9400      	str	r4, [sp, #0]
 8002286:	9b00      	ldr	r3, [sp, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d14a      	bne.n	8002322 <_malloc_r+0xd6>
 800228c:	2c00      	cmp	r4, #0
 800228e:	d052      	beq.n	8002336 <_malloc_r+0xea>
 8002290:	6823      	ldr	r3, [r4, #0]
 8002292:	0028      	movs	r0, r5
 8002294:	18e3      	adds	r3, r4, r3
 8002296:	9900      	ldr	r1, [sp, #0]
 8002298:	9301      	str	r3, [sp, #4]
 800229a:	f000 fb57 	bl	800294c <_sbrk_r>
 800229e:	9b01      	ldr	r3, [sp, #4]
 80022a0:	4283      	cmp	r3, r0
 80022a2:	d148      	bne.n	8002336 <_malloc_r+0xea>
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	0028      	movs	r0, r5
 80022a8:	1aff      	subs	r7, r7, r3
 80022aa:	0039      	movs	r1, r7
 80022ac:	f7ff ffac 	bl	8002208 <sbrk_aligned>
 80022b0:	3001      	adds	r0, #1
 80022b2:	d040      	beq.n	8002336 <_malloc_r+0xea>
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	19db      	adds	r3, r3, r7
 80022b8:	6023      	str	r3, [r4, #0]
 80022ba:	6833      	ldr	r3, [r6, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	2a00      	cmp	r2, #0
 80022c0:	d133      	bne.n	800232a <_malloc_r+0xde>
 80022c2:	9b00      	ldr	r3, [sp, #0]
 80022c4:	6033      	str	r3, [r6, #0]
 80022c6:	e019      	b.n	80022fc <_malloc_r+0xb0>
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	dac9      	bge.n	8002260 <_malloc_r+0x14>
 80022cc:	230c      	movs	r3, #12
 80022ce:	602b      	str	r3, [r5, #0]
 80022d0:	2000      	movs	r0, #0
 80022d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80022d4:	6821      	ldr	r1, [r4, #0]
 80022d6:	1bc9      	subs	r1, r1, r7
 80022d8:	d420      	bmi.n	800231c <_malloc_r+0xd0>
 80022da:	290b      	cmp	r1, #11
 80022dc:	d90a      	bls.n	80022f4 <_malloc_r+0xa8>
 80022de:	19e2      	adds	r2, r4, r7
 80022e0:	6027      	str	r7, [r4, #0]
 80022e2:	42a3      	cmp	r3, r4
 80022e4:	d104      	bne.n	80022f0 <_malloc_r+0xa4>
 80022e6:	6032      	str	r2, [r6, #0]
 80022e8:	6863      	ldr	r3, [r4, #4]
 80022ea:	6011      	str	r1, [r2, #0]
 80022ec:	6053      	str	r3, [r2, #4]
 80022ee:	e005      	b.n	80022fc <_malloc_r+0xb0>
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	e7f9      	b.n	80022e8 <_malloc_r+0x9c>
 80022f4:	6862      	ldr	r2, [r4, #4]
 80022f6:	42a3      	cmp	r3, r4
 80022f8:	d10e      	bne.n	8002318 <_malloc_r+0xcc>
 80022fa:	6032      	str	r2, [r6, #0]
 80022fc:	0028      	movs	r0, r5
 80022fe:	f000 f82d 	bl	800235c <__malloc_unlock>
 8002302:	0020      	movs	r0, r4
 8002304:	2207      	movs	r2, #7
 8002306:	300b      	adds	r0, #11
 8002308:	1d23      	adds	r3, r4, #4
 800230a:	4390      	bics	r0, r2
 800230c:	1ac2      	subs	r2, r0, r3
 800230e:	4298      	cmp	r0, r3
 8002310:	d0df      	beq.n	80022d2 <_malloc_r+0x86>
 8002312:	1a1b      	subs	r3, r3, r0
 8002314:	50a3      	str	r3, [r4, r2]
 8002316:	e7dc      	b.n	80022d2 <_malloc_r+0x86>
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	e7ef      	b.n	80022fc <_malloc_r+0xb0>
 800231c:	0023      	movs	r3, r4
 800231e:	6864      	ldr	r4, [r4, #4]
 8002320:	e7a6      	b.n	8002270 <_malloc_r+0x24>
 8002322:	9c00      	ldr	r4, [sp, #0]
 8002324:	6863      	ldr	r3, [r4, #4]
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	e7ad      	b.n	8002286 <_malloc_r+0x3a>
 800232a:	001a      	movs	r2, r3
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	42a3      	cmp	r3, r4
 8002330:	d1fb      	bne.n	800232a <_malloc_r+0xde>
 8002332:	2300      	movs	r3, #0
 8002334:	e7da      	b.n	80022ec <_malloc_r+0xa0>
 8002336:	230c      	movs	r3, #12
 8002338:	0028      	movs	r0, r5
 800233a:	602b      	str	r3, [r5, #0]
 800233c:	f000 f80e 	bl	800235c <__malloc_unlock>
 8002340:	e7c6      	b.n	80022d0 <_malloc_r+0x84>
 8002342:	6007      	str	r7, [r0, #0]
 8002344:	e7da      	b.n	80022fc <_malloc_r+0xb0>
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	20000258 	.word	0x20000258

0800234c <__malloc_lock>:
 800234c:	b510      	push	{r4, lr}
 800234e:	4802      	ldr	r0, [pc, #8]	@ (8002358 <__malloc_lock+0xc>)
 8002350:	f7ff ff0e 	bl	8002170 <__retarget_lock_acquire_recursive>
 8002354:	bd10      	pop	{r4, pc}
 8002356:	46c0      	nop			@ (mov r8, r8)
 8002358:	20000250 	.word	0x20000250

0800235c <__malloc_unlock>:
 800235c:	b510      	push	{r4, lr}
 800235e:	4802      	ldr	r0, [pc, #8]	@ (8002368 <__malloc_unlock+0xc>)
 8002360:	f7ff ff07 	bl	8002172 <__retarget_lock_release_recursive>
 8002364:	bd10      	pop	{r4, pc}
 8002366:	46c0      	nop			@ (mov r8, r8)
 8002368:	20000250 	.word	0x20000250

0800236c <__ssputs_r>:
 800236c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800236e:	688e      	ldr	r6, [r1, #8]
 8002370:	b085      	sub	sp, #20
 8002372:	001f      	movs	r7, r3
 8002374:	000c      	movs	r4, r1
 8002376:	680b      	ldr	r3, [r1, #0]
 8002378:	9002      	str	r0, [sp, #8]
 800237a:	9203      	str	r2, [sp, #12]
 800237c:	42be      	cmp	r6, r7
 800237e:	d830      	bhi.n	80023e2 <__ssputs_r+0x76>
 8002380:	210c      	movs	r1, #12
 8002382:	5e62      	ldrsh	r2, [r4, r1]
 8002384:	2190      	movs	r1, #144	@ 0x90
 8002386:	00c9      	lsls	r1, r1, #3
 8002388:	420a      	tst	r2, r1
 800238a:	d028      	beq.n	80023de <__ssputs_r+0x72>
 800238c:	2003      	movs	r0, #3
 800238e:	6921      	ldr	r1, [r4, #16]
 8002390:	1a5b      	subs	r3, r3, r1
 8002392:	9301      	str	r3, [sp, #4]
 8002394:	6963      	ldr	r3, [r4, #20]
 8002396:	4343      	muls	r3, r0
 8002398:	9801      	ldr	r0, [sp, #4]
 800239a:	0fdd      	lsrs	r5, r3, #31
 800239c:	18ed      	adds	r5, r5, r3
 800239e:	1c7b      	adds	r3, r7, #1
 80023a0:	181b      	adds	r3, r3, r0
 80023a2:	106d      	asrs	r5, r5, #1
 80023a4:	42ab      	cmp	r3, r5
 80023a6:	d900      	bls.n	80023aa <__ssputs_r+0x3e>
 80023a8:	001d      	movs	r5, r3
 80023aa:	0552      	lsls	r2, r2, #21
 80023ac:	d528      	bpl.n	8002400 <__ssputs_r+0x94>
 80023ae:	0029      	movs	r1, r5
 80023b0:	9802      	ldr	r0, [sp, #8]
 80023b2:	f7ff ff4b 	bl	800224c <_malloc_r>
 80023b6:	1e06      	subs	r6, r0, #0
 80023b8:	d02c      	beq.n	8002414 <__ssputs_r+0xa8>
 80023ba:	9a01      	ldr	r2, [sp, #4]
 80023bc:	6921      	ldr	r1, [r4, #16]
 80023be:	f000 fae2 	bl	8002986 <memcpy>
 80023c2:	89a2      	ldrh	r2, [r4, #12]
 80023c4:	4b18      	ldr	r3, [pc, #96]	@ (8002428 <__ssputs_r+0xbc>)
 80023c6:	401a      	ands	r2, r3
 80023c8:	2380      	movs	r3, #128	@ 0x80
 80023ca:	4313      	orrs	r3, r2
 80023cc:	81a3      	strh	r3, [r4, #12]
 80023ce:	9b01      	ldr	r3, [sp, #4]
 80023d0:	6126      	str	r6, [r4, #16]
 80023d2:	18f6      	adds	r6, r6, r3
 80023d4:	6026      	str	r6, [r4, #0]
 80023d6:	003e      	movs	r6, r7
 80023d8:	6165      	str	r5, [r4, #20]
 80023da:	1aed      	subs	r5, r5, r3
 80023dc:	60a5      	str	r5, [r4, #8]
 80023de:	42be      	cmp	r6, r7
 80023e0:	d900      	bls.n	80023e4 <__ssputs_r+0x78>
 80023e2:	003e      	movs	r6, r7
 80023e4:	0032      	movs	r2, r6
 80023e6:	9903      	ldr	r1, [sp, #12]
 80023e8:	6820      	ldr	r0, [r4, #0]
 80023ea:	f000 fa9b 	bl	8002924 <memmove>
 80023ee:	2000      	movs	r0, #0
 80023f0:	68a3      	ldr	r3, [r4, #8]
 80023f2:	1b9b      	subs	r3, r3, r6
 80023f4:	60a3      	str	r3, [r4, #8]
 80023f6:	6823      	ldr	r3, [r4, #0]
 80023f8:	199b      	adds	r3, r3, r6
 80023fa:	6023      	str	r3, [r4, #0]
 80023fc:	b005      	add	sp, #20
 80023fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002400:	002a      	movs	r2, r5
 8002402:	9802      	ldr	r0, [sp, #8]
 8002404:	f000 fac8 	bl	8002998 <_realloc_r>
 8002408:	1e06      	subs	r6, r0, #0
 800240a:	d1e0      	bne.n	80023ce <__ssputs_r+0x62>
 800240c:	6921      	ldr	r1, [r4, #16]
 800240e:	9802      	ldr	r0, [sp, #8]
 8002410:	f7ff feb0 	bl	8002174 <_free_r>
 8002414:	230c      	movs	r3, #12
 8002416:	2001      	movs	r0, #1
 8002418:	9a02      	ldr	r2, [sp, #8]
 800241a:	4240      	negs	r0, r0
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	89a2      	ldrh	r2, [r4, #12]
 8002420:	3334      	adds	r3, #52	@ 0x34
 8002422:	4313      	orrs	r3, r2
 8002424:	81a3      	strh	r3, [r4, #12]
 8002426:	e7e9      	b.n	80023fc <__ssputs_r+0x90>
 8002428:	fffffb7f 	.word	0xfffffb7f

0800242c <_svfiprintf_r>:
 800242c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800242e:	b0a1      	sub	sp, #132	@ 0x84
 8002430:	9003      	str	r0, [sp, #12]
 8002432:	001d      	movs	r5, r3
 8002434:	898b      	ldrh	r3, [r1, #12]
 8002436:	000f      	movs	r7, r1
 8002438:	0016      	movs	r6, r2
 800243a:	061b      	lsls	r3, r3, #24
 800243c:	d511      	bpl.n	8002462 <_svfiprintf_r+0x36>
 800243e:	690b      	ldr	r3, [r1, #16]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10e      	bne.n	8002462 <_svfiprintf_r+0x36>
 8002444:	2140      	movs	r1, #64	@ 0x40
 8002446:	f7ff ff01 	bl	800224c <_malloc_r>
 800244a:	6038      	str	r0, [r7, #0]
 800244c:	6138      	str	r0, [r7, #16]
 800244e:	2800      	cmp	r0, #0
 8002450:	d105      	bne.n	800245e <_svfiprintf_r+0x32>
 8002452:	230c      	movs	r3, #12
 8002454:	9a03      	ldr	r2, [sp, #12]
 8002456:	6013      	str	r3, [r2, #0]
 8002458:	2001      	movs	r0, #1
 800245a:	4240      	negs	r0, r0
 800245c:	e0cf      	b.n	80025fe <_svfiprintf_r+0x1d2>
 800245e:	2340      	movs	r3, #64	@ 0x40
 8002460:	617b      	str	r3, [r7, #20]
 8002462:	2300      	movs	r3, #0
 8002464:	ac08      	add	r4, sp, #32
 8002466:	6163      	str	r3, [r4, #20]
 8002468:	3320      	adds	r3, #32
 800246a:	7663      	strb	r3, [r4, #25]
 800246c:	3310      	adds	r3, #16
 800246e:	76a3      	strb	r3, [r4, #26]
 8002470:	9507      	str	r5, [sp, #28]
 8002472:	0035      	movs	r5, r6
 8002474:	782b      	ldrb	r3, [r5, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <_svfiprintf_r+0x52>
 800247a:	2b25      	cmp	r3, #37	@ 0x25
 800247c:	d148      	bne.n	8002510 <_svfiprintf_r+0xe4>
 800247e:	1bab      	subs	r3, r5, r6
 8002480:	9305      	str	r3, [sp, #20]
 8002482:	42b5      	cmp	r5, r6
 8002484:	d00b      	beq.n	800249e <_svfiprintf_r+0x72>
 8002486:	0032      	movs	r2, r6
 8002488:	0039      	movs	r1, r7
 800248a:	9803      	ldr	r0, [sp, #12]
 800248c:	f7ff ff6e 	bl	800236c <__ssputs_r>
 8002490:	3001      	adds	r0, #1
 8002492:	d100      	bne.n	8002496 <_svfiprintf_r+0x6a>
 8002494:	e0ae      	b.n	80025f4 <_svfiprintf_r+0x1c8>
 8002496:	6963      	ldr	r3, [r4, #20]
 8002498:	9a05      	ldr	r2, [sp, #20]
 800249a:	189b      	adds	r3, r3, r2
 800249c:	6163      	str	r3, [r4, #20]
 800249e:	782b      	ldrb	r3, [r5, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d100      	bne.n	80024a6 <_svfiprintf_r+0x7a>
 80024a4:	e0a6      	b.n	80025f4 <_svfiprintf_r+0x1c8>
 80024a6:	2201      	movs	r2, #1
 80024a8:	2300      	movs	r3, #0
 80024aa:	4252      	negs	r2, r2
 80024ac:	6062      	str	r2, [r4, #4]
 80024ae:	a904      	add	r1, sp, #16
 80024b0:	3254      	adds	r2, #84	@ 0x54
 80024b2:	1852      	adds	r2, r2, r1
 80024b4:	1c6e      	adds	r6, r5, #1
 80024b6:	6023      	str	r3, [r4, #0]
 80024b8:	60e3      	str	r3, [r4, #12]
 80024ba:	60a3      	str	r3, [r4, #8]
 80024bc:	7013      	strb	r3, [r2, #0]
 80024be:	65a3      	str	r3, [r4, #88]	@ 0x58
 80024c0:	4b54      	ldr	r3, [pc, #336]	@ (8002614 <_svfiprintf_r+0x1e8>)
 80024c2:	2205      	movs	r2, #5
 80024c4:	0018      	movs	r0, r3
 80024c6:	7831      	ldrb	r1, [r6, #0]
 80024c8:	9305      	str	r3, [sp, #20]
 80024ca:	f000 fa51 	bl	8002970 <memchr>
 80024ce:	1c75      	adds	r5, r6, #1
 80024d0:	2800      	cmp	r0, #0
 80024d2:	d11f      	bne.n	8002514 <_svfiprintf_r+0xe8>
 80024d4:	6822      	ldr	r2, [r4, #0]
 80024d6:	06d3      	lsls	r3, r2, #27
 80024d8:	d504      	bpl.n	80024e4 <_svfiprintf_r+0xb8>
 80024da:	2353      	movs	r3, #83	@ 0x53
 80024dc:	a904      	add	r1, sp, #16
 80024de:	185b      	adds	r3, r3, r1
 80024e0:	2120      	movs	r1, #32
 80024e2:	7019      	strb	r1, [r3, #0]
 80024e4:	0713      	lsls	r3, r2, #28
 80024e6:	d504      	bpl.n	80024f2 <_svfiprintf_r+0xc6>
 80024e8:	2353      	movs	r3, #83	@ 0x53
 80024ea:	a904      	add	r1, sp, #16
 80024ec:	185b      	adds	r3, r3, r1
 80024ee:	212b      	movs	r1, #43	@ 0x2b
 80024f0:	7019      	strb	r1, [r3, #0]
 80024f2:	7833      	ldrb	r3, [r6, #0]
 80024f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80024f6:	d016      	beq.n	8002526 <_svfiprintf_r+0xfa>
 80024f8:	0035      	movs	r5, r6
 80024fa:	2100      	movs	r1, #0
 80024fc:	200a      	movs	r0, #10
 80024fe:	68e3      	ldr	r3, [r4, #12]
 8002500:	782a      	ldrb	r2, [r5, #0]
 8002502:	1c6e      	adds	r6, r5, #1
 8002504:	3a30      	subs	r2, #48	@ 0x30
 8002506:	2a09      	cmp	r2, #9
 8002508:	d950      	bls.n	80025ac <_svfiprintf_r+0x180>
 800250a:	2900      	cmp	r1, #0
 800250c:	d111      	bne.n	8002532 <_svfiprintf_r+0x106>
 800250e:	e017      	b.n	8002540 <_svfiprintf_r+0x114>
 8002510:	3501      	adds	r5, #1
 8002512:	e7af      	b.n	8002474 <_svfiprintf_r+0x48>
 8002514:	9b05      	ldr	r3, [sp, #20]
 8002516:	6822      	ldr	r2, [r4, #0]
 8002518:	1ac0      	subs	r0, r0, r3
 800251a:	2301      	movs	r3, #1
 800251c:	4083      	lsls	r3, r0
 800251e:	4313      	orrs	r3, r2
 8002520:	002e      	movs	r6, r5
 8002522:	6023      	str	r3, [r4, #0]
 8002524:	e7cc      	b.n	80024c0 <_svfiprintf_r+0x94>
 8002526:	9b07      	ldr	r3, [sp, #28]
 8002528:	1d19      	adds	r1, r3, #4
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	9107      	str	r1, [sp, #28]
 800252e:	2b00      	cmp	r3, #0
 8002530:	db01      	blt.n	8002536 <_svfiprintf_r+0x10a>
 8002532:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002534:	e004      	b.n	8002540 <_svfiprintf_r+0x114>
 8002536:	425b      	negs	r3, r3
 8002538:	60e3      	str	r3, [r4, #12]
 800253a:	2302      	movs	r3, #2
 800253c:	4313      	orrs	r3, r2
 800253e:	6023      	str	r3, [r4, #0]
 8002540:	782b      	ldrb	r3, [r5, #0]
 8002542:	2b2e      	cmp	r3, #46	@ 0x2e
 8002544:	d10c      	bne.n	8002560 <_svfiprintf_r+0x134>
 8002546:	786b      	ldrb	r3, [r5, #1]
 8002548:	2b2a      	cmp	r3, #42	@ 0x2a
 800254a:	d134      	bne.n	80025b6 <_svfiprintf_r+0x18a>
 800254c:	9b07      	ldr	r3, [sp, #28]
 800254e:	3502      	adds	r5, #2
 8002550:	1d1a      	adds	r2, r3, #4
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	9207      	str	r2, [sp, #28]
 8002556:	2b00      	cmp	r3, #0
 8002558:	da01      	bge.n	800255e <_svfiprintf_r+0x132>
 800255a:	2301      	movs	r3, #1
 800255c:	425b      	negs	r3, r3
 800255e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002560:	4e2d      	ldr	r6, [pc, #180]	@ (8002618 <_svfiprintf_r+0x1ec>)
 8002562:	2203      	movs	r2, #3
 8002564:	0030      	movs	r0, r6
 8002566:	7829      	ldrb	r1, [r5, #0]
 8002568:	f000 fa02 	bl	8002970 <memchr>
 800256c:	2800      	cmp	r0, #0
 800256e:	d006      	beq.n	800257e <_svfiprintf_r+0x152>
 8002570:	2340      	movs	r3, #64	@ 0x40
 8002572:	1b80      	subs	r0, r0, r6
 8002574:	4083      	lsls	r3, r0
 8002576:	6822      	ldr	r2, [r4, #0]
 8002578:	3501      	adds	r5, #1
 800257a:	4313      	orrs	r3, r2
 800257c:	6023      	str	r3, [r4, #0]
 800257e:	7829      	ldrb	r1, [r5, #0]
 8002580:	2206      	movs	r2, #6
 8002582:	4826      	ldr	r0, [pc, #152]	@ (800261c <_svfiprintf_r+0x1f0>)
 8002584:	1c6e      	adds	r6, r5, #1
 8002586:	7621      	strb	r1, [r4, #24]
 8002588:	f000 f9f2 	bl	8002970 <memchr>
 800258c:	2800      	cmp	r0, #0
 800258e:	d038      	beq.n	8002602 <_svfiprintf_r+0x1d6>
 8002590:	4b23      	ldr	r3, [pc, #140]	@ (8002620 <_svfiprintf_r+0x1f4>)
 8002592:	2b00      	cmp	r3, #0
 8002594:	d122      	bne.n	80025dc <_svfiprintf_r+0x1b0>
 8002596:	2207      	movs	r2, #7
 8002598:	9b07      	ldr	r3, [sp, #28]
 800259a:	3307      	adds	r3, #7
 800259c:	4393      	bics	r3, r2
 800259e:	3308      	adds	r3, #8
 80025a0:	9307      	str	r3, [sp, #28]
 80025a2:	6963      	ldr	r3, [r4, #20]
 80025a4:	9a04      	ldr	r2, [sp, #16]
 80025a6:	189b      	adds	r3, r3, r2
 80025a8:	6163      	str	r3, [r4, #20]
 80025aa:	e762      	b.n	8002472 <_svfiprintf_r+0x46>
 80025ac:	4343      	muls	r3, r0
 80025ae:	0035      	movs	r5, r6
 80025b0:	2101      	movs	r1, #1
 80025b2:	189b      	adds	r3, r3, r2
 80025b4:	e7a4      	b.n	8002500 <_svfiprintf_r+0xd4>
 80025b6:	2300      	movs	r3, #0
 80025b8:	200a      	movs	r0, #10
 80025ba:	0019      	movs	r1, r3
 80025bc:	3501      	adds	r5, #1
 80025be:	6063      	str	r3, [r4, #4]
 80025c0:	782a      	ldrb	r2, [r5, #0]
 80025c2:	1c6e      	adds	r6, r5, #1
 80025c4:	3a30      	subs	r2, #48	@ 0x30
 80025c6:	2a09      	cmp	r2, #9
 80025c8:	d903      	bls.n	80025d2 <_svfiprintf_r+0x1a6>
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0c8      	beq.n	8002560 <_svfiprintf_r+0x134>
 80025ce:	9109      	str	r1, [sp, #36]	@ 0x24
 80025d0:	e7c6      	b.n	8002560 <_svfiprintf_r+0x134>
 80025d2:	4341      	muls	r1, r0
 80025d4:	0035      	movs	r5, r6
 80025d6:	2301      	movs	r3, #1
 80025d8:	1889      	adds	r1, r1, r2
 80025da:	e7f1      	b.n	80025c0 <_svfiprintf_r+0x194>
 80025dc:	aa07      	add	r2, sp, #28
 80025de:	9200      	str	r2, [sp, #0]
 80025e0:	0021      	movs	r1, r4
 80025e2:	003a      	movs	r2, r7
 80025e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002624 <_svfiprintf_r+0x1f8>)
 80025e6:	9803      	ldr	r0, [sp, #12]
 80025e8:	e000      	b.n	80025ec <_svfiprintf_r+0x1c0>
 80025ea:	bf00      	nop
 80025ec:	9004      	str	r0, [sp, #16]
 80025ee:	9b04      	ldr	r3, [sp, #16]
 80025f0:	3301      	adds	r3, #1
 80025f2:	d1d6      	bne.n	80025a2 <_svfiprintf_r+0x176>
 80025f4:	89bb      	ldrh	r3, [r7, #12]
 80025f6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80025f8:	065b      	lsls	r3, r3, #25
 80025fa:	d500      	bpl.n	80025fe <_svfiprintf_r+0x1d2>
 80025fc:	e72c      	b.n	8002458 <_svfiprintf_r+0x2c>
 80025fe:	b021      	add	sp, #132	@ 0x84
 8002600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002602:	aa07      	add	r2, sp, #28
 8002604:	9200      	str	r2, [sp, #0]
 8002606:	0021      	movs	r1, r4
 8002608:	003a      	movs	r2, r7
 800260a:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <_svfiprintf_r+0x1f8>)
 800260c:	9803      	ldr	r0, [sp, #12]
 800260e:	f000 f87b 	bl	8002708 <_printf_i>
 8002612:	e7eb      	b.n	80025ec <_svfiprintf_r+0x1c0>
 8002614:	08002ae4 	.word	0x08002ae4
 8002618:	08002aea 	.word	0x08002aea
 800261c:	08002aee 	.word	0x08002aee
 8002620:	00000000 	.word	0x00000000
 8002624:	0800236d 	.word	0x0800236d

08002628 <_printf_common>:
 8002628:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800262a:	0016      	movs	r6, r2
 800262c:	9301      	str	r3, [sp, #4]
 800262e:	688a      	ldr	r2, [r1, #8]
 8002630:	690b      	ldr	r3, [r1, #16]
 8002632:	000c      	movs	r4, r1
 8002634:	9000      	str	r0, [sp, #0]
 8002636:	4293      	cmp	r3, r2
 8002638:	da00      	bge.n	800263c <_printf_common+0x14>
 800263a:	0013      	movs	r3, r2
 800263c:	0022      	movs	r2, r4
 800263e:	6033      	str	r3, [r6, #0]
 8002640:	3243      	adds	r2, #67	@ 0x43
 8002642:	7812      	ldrb	r2, [r2, #0]
 8002644:	2a00      	cmp	r2, #0
 8002646:	d001      	beq.n	800264c <_printf_common+0x24>
 8002648:	3301      	adds	r3, #1
 800264a:	6033      	str	r3, [r6, #0]
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	069b      	lsls	r3, r3, #26
 8002650:	d502      	bpl.n	8002658 <_printf_common+0x30>
 8002652:	6833      	ldr	r3, [r6, #0]
 8002654:	3302      	adds	r3, #2
 8002656:	6033      	str	r3, [r6, #0]
 8002658:	6822      	ldr	r2, [r4, #0]
 800265a:	2306      	movs	r3, #6
 800265c:	0015      	movs	r5, r2
 800265e:	401d      	ands	r5, r3
 8002660:	421a      	tst	r2, r3
 8002662:	d027      	beq.n	80026b4 <_printf_common+0x8c>
 8002664:	0023      	movs	r3, r4
 8002666:	3343      	adds	r3, #67	@ 0x43
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	1e5a      	subs	r2, r3, #1
 800266c:	4193      	sbcs	r3, r2
 800266e:	6822      	ldr	r2, [r4, #0]
 8002670:	0692      	lsls	r2, r2, #26
 8002672:	d430      	bmi.n	80026d6 <_printf_common+0xae>
 8002674:	0022      	movs	r2, r4
 8002676:	9901      	ldr	r1, [sp, #4]
 8002678:	9800      	ldr	r0, [sp, #0]
 800267a:	9d08      	ldr	r5, [sp, #32]
 800267c:	3243      	adds	r2, #67	@ 0x43
 800267e:	47a8      	blx	r5
 8002680:	3001      	adds	r0, #1
 8002682:	d025      	beq.n	80026d0 <_printf_common+0xa8>
 8002684:	2206      	movs	r2, #6
 8002686:	6823      	ldr	r3, [r4, #0]
 8002688:	2500      	movs	r5, #0
 800268a:	4013      	ands	r3, r2
 800268c:	2b04      	cmp	r3, #4
 800268e:	d105      	bne.n	800269c <_printf_common+0x74>
 8002690:	6833      	ldr	r3, [r6, #0]
 8002692:	68e5      	ldr	r5, [r4, #12]
 8002694:	1aed      	subs	r5, r5, r3
 8002696:	43eb      	mvns	r3, r5
 8002698:	17db      	asrs	r3, r3, #31
 800269a:	401d      	ands	r5, r3
 800269c:	68a3      	ldr	r3, [r4, #8]
 800269e:	6922      	ldr	r2, [r4, #16]
 80026a0:	4293      	cmp	r3, r2
 80026a2:	dd01      	ble.n	80026a8 <_printf_common+0x80>
 80026a4:	1a9b      	subs	r3, r3, r2
 80026a6:	18ed      	adds	r5, r5, r3
 80026a8:	2600      	movs	r6, #0
 80026aa:	42b5      	cmp	r5, r6
 80026ac:	d120      	bne.n	80026f0 <_printf_common+0xc8>
 80026ae:	2000      	movs	r0, #0
 80026b0:	e010      	b.n	80026d4 <_printf_common+0xac>
 80026b2:	3501      	adds	r5, #1
 80026b4:	68e3      	ldr	r3, [r4, #12]
 80026b6:	6832      	ldr	r2, [r6, #0]
 80026b8:	1a9b      	subs	r3, r3, r2
 80026ba:	42ab      	cmp	r3, r5
 80026bc:	ddd2      	ble.n	8002664 <_printf_common+0x3c>
 80026be:	0022      	movs	r2, r4
 80026c0:	2301      	movs	r3, #1
 80026c2:	9901      	ldr	r1, [sp, #4]
 80026c4:	9800      	ldr	r0, [sp, #0]
 80026c6:	9f08      	ldr	r7, [sp, #32]
 80026c8:	3219      	adds	r2, #25
 80026ca:	47b8      	blx	r7
 80026cc:	3001      	adds	r0, #1
 80026ce:	d1f0      	bne.n	80026b2 <_printf_common+0x8a>
 80026d0:	2001      	movs	r0, #1
 80026d2:	4240      	negs	r0, r0
 80026d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80026d6:	2030      	movs	r0, #48	@ 0x30
 80026d8:	18e1      	adds	r1, r4, r3
 80026da:	3143      	adds	r1, #67	@ 0x43
 80026dc:	7008      	strb	r0, [r1, #0]
 80026de:	0021      	movs	r1, r4
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	3145      	adds	r1, #69	@ 0x45
 80026e4:	7809      	ldrb	r1, [r1, #0]
 80026e6:	18a2      	adds	r2, r4, r2
 80026e8:	3243      	adds	r2, #67	@ 0x43
 80026ea:	3302      	adds	r3, #2
 80026ec:	7011      	strb	r1, [r2, #0]
 80026ee:	e7c1      	b.n	8002674 <_printf_common+0x4c>
 80026f0:	0022      	movs	r2, r4
 80026f2:	2301      	movs	r3, #1
 80026f4:	9901      	ldr	r1, [sp, #4]
 80026f6:	9800      	ldr	r0, [sp, #0]
 80026f8:	9f08      	ldr	r7, [sp, #32]
 80026fa:	321a      	adds	r2, #26
 80026fc:	47b8      	blx	r7
 80026fe:	3001      	adds	r0, #1
 8002700:	d0e6      	beq.n	80026d0 <_printf_common+0xa8>
 8002702:	3601      	adds	r6, #1
 8002704:	e7d1      	b.n	80026aa <_printf_common+0x82>
	...

08002708 <_printf_i>:
 8002708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800270a:	b08b      	sub	sp, #44	@ 0x2c
 800270c:	9206      	str	r2, [sp, #24]
 800270e:	000a      	movs	r2, r1
 8002710:	3243      	adds	r2, #67	@ 0x43
 8002712:	9307      	str	r3, [sp, #28]
 8002714:	9005      	str	r0, [sp, #20]
 8002716:	9203      	str	r2, [sp, #12]
 8002718:	7e0a      	ldrb	r2, [r1, #24]
 800271a:	000c      	movs	r4, r1
 800271c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800271e:	2a78      	cmp	r2, #120	@ 0x78
 8002720:	d809      	bhi.n	8002736 <_printf_i+0x2e>
 8002722:	2a62      	cmp	r2, #98	@ 0x62
 8002724:	d80b      	bhi.n	800273e <_printf_i+0x36>
 8002726:	2a00      	cmp	r2, #0
 8002728:	d100      	bne.n	800272c <_printf_i+0x24>
 800272a:	e0bc      	b.n	80028a6 <_printf_i+0x19e>
 800272c:	497b      	ldr	r1, [pc, #492]	@ (800291c <_printf_i+0x214>)
 800272e:	9104      	str	r1, [sp, #16]
 8002730:	2a58      	cmp	r2, #88	@ 0x58
 8002732:	d100      	bne.n	8002736 <_printf_i+0x2e>
 8002734:	e090      	b.n	8002858 <_printf_i+0x150>
 8002736:	0025      	movs	r5, r4
 8002738:	3542      	adds	r5, #66	@ 0x42
 800273a:	702a      	strb	r2, [r5, #0]
 800273c:	e022      	b.n	8002784 <_printf_i+0x7c>
 800273e:	0010      	movs	r0, r2
 8002740:	3863      	subs	r0, #99	@ 0x63
 8002742:	2815      	cmp	r0, #21
 8002744:	d8f7      	bhi.n	8002736 <_printf_i+0x2e>
 8002746:	f7fd fce3 	bl	8000110 <__gnu_thumb1_case_shi>
 800274a:	0016      	.short	0x0016
 800274c:	fff6001f 	.word	0xfff6001f
 8002750:	fff6fff6 	.word	0xfff6fff6
 8002754:	001ffff6 	.word	0x001ffff6
 8002758:	fff6fff6 	.word	0xfff6fff6
 800275c:	fff6fff6 	.word	0xfff6fff6
 8002760:	003600a1 	.word	0x003600a1
 8002764:	fff60080 	.word	0xfff60080
 8002768:	00b2fff6 	.word	0x00b2fff6
 800276c:	0036fff6 	.word	0x0036fff6
 8002770:	fff6fff6 	.word	0xfff6fff6
 8002774:	0084      	.short	0x0084
 8002776:	0025      	movs	r5, r4
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	3542      	adds	r5, #66	@ 0x42
 800277c:	1d11      	adds	r1, r2, #4
 800277e:	6019      	str	r1, [r3, #0]
 8002780:	6813      	ldr	r3, [r2, #0]
 8002782:	702b      	strb	r3, [r5, #0]
 8002784:	2301      	movs	r3, #1
 8002786:	e0a0      	b.n	80028ca <_printf_i+0x1c2>
 8002788:	6818      	ldr	r0, [r3, #0]
 800278a:	6809      	ldr	r1, [r1, #0]
 800278c:	1d02      	adds	r2, r0, #4
 800278e:	060d      	lsls	r5, r1, #24
 8002790:	d50b      	bpl.n	80027aa <_printf_i+0xa2>
 8002792:	6806      	ldr	r6, [r0, #0]
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	2e00      	cmp	r6, #0
 8002798:	da03      	bge.n	80027a2 <_printf_i+0x9a>
 800279a:	232d      	movs	r3, #45	@ 0x2d
 800279c:	9a03      	ldr	r2, [sp, #12]
 800279e:	4276      	negs	r6, r6
 80027a0:	7013      	strb	r3, [r2, #0]
 80027a2:	4b5e      	ldr	r3, [pc, #376]	@ (800291c <_printf_i+0x214>)
 80027a4:	270a      	movs	r7, #10
 80027a6:	9304      	str	r3, [sp, #16]
 80027a8:	e018      	b.n	80027dc <_printf_i+0xd4>
 80027aa:	6806      	ldr	r6, [r0, #0]
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	0649      	lsls	r1, r1, #25
 80027b0:	d5f1      	bpl.n	8002796 <_printf_i+0x8e>
 80027b2:	b236      	sxth	r6, r6
 80027b4:	e7ef      	b.n	8002796 <_printf_i+0x8e>
 80027b6:	6808      	ldr	r0, [r1, #0]
 80027b8:	6819      	ldr	r1, [r3, #0]
 80027ba:	c940      	ldmia	r1!, {r6}
 80027bc:	0605      	lsls	r5, r0, #24
 80027be:	d402      	bmi.n	80027c6 <_printf_i+0xbe>
 80027c0:	0640      	lsls	r0, r0, #25
 80027c2:	d500      	bpl.n	80027c6 <_printf_i+0xbe>
 80027c4:	b2b6      	uxth	r6, r6
 80027c6:	6019      	str	r1, [r3, #0]
 80027c8:	4b54      	ldr	r3, [pc, #336]	@ (800291c <_printf_i+0x214>)
 80027ca:	270a      	movs	r7, #10
 80027cc:	9304      	str	r3, [sp, #16]
 80027ce:	2a6f      	cmp	r2, #111	@ 0x6f
 80027d0:	d100      	bne.n	80027d4 <_printf_i+0xcc>
 80027d2:	3f02      	subs	r7, #2
 80027d4:	0023      	movs	r3, r4
 80027d6:	2200      	movs	r2, #0
 80027d8:	3343      	adds	r3, #67	@ 0x43
 80027da:	701a      	strb	r2, [r3, #0]
 80027dc:	6863      	ldr	r3, [r4, #4]
 80027de:	60a3      	str	r3, [r4, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	db03      	blt.n	80027ec <_printf_i+0xe4>
 80027e4:	2104      	movs	r1, #4
 80027e6:	6822      	ldr	r2, [r4, #0]
 80027e8:	438a      	bics	r2, r1
 80027ea:	6022      	str	r2, [r4, #0]
 80027ec:	2e00      	cmp	r6, #0
 80027ee:	d102      	bne.n	80027f6 <_printf_i+0xee>
 80027f0:	9d03      	ldr	r5, [sp, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00c      	beq.n	8002810 <_printf_i+0x108>
 80027f6:	9d03      	ldr	r5, [sp, #12]
 80027f8:	0030      	movs	r0, r6
 80027fa:	0039      	movs	r1, r7
 80027fc:	f7fd fd18 	bl	8000230 <__aeabi_uidivmod>
 8002800:	9b04      	ldr	r3, [sp, #16]
 8002802:	3d01      	subs	r5, #1
 8002804:	5c5b      	ldrb	r3, [r3, r1]
 8002806:	702b      	strb	r3, [r5, #0]
 8002808:	0033      	movs	r3, r6
 800280a:	0006      	movs	r6, r0
 800280c:	429f      	cmp	r7, r3
 800280e:	d9f3      	bls.n	80027f8 <_printf_i+0xf0>
 8002810:	2f08      	cmp	r7, #8
 8002812:	d109      	bne.n	8002828 <_printf_i+0x120>
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	07db      	lsls	r3, r3, #31
 8002818:	d506      	bpl.n	8002828 <_printf_i+0x120>
 800281a:	6862      	ldr	r2, [r4, #4]
 800281c:	6923      	ldr	r3, [r4, #16]
 800281e:	429a      	cmp	r2, r3
 8002820:	dc02      	bgt.n	8002828 <_printf_i+0x120>
 8002822:	2330      	movs	r3, #48	@ 0x30
 8002824:	3d01      	subs	r5, #1
 8002826:	702b      	strb	r3, [r5, #0]
 8002828:	9b03      	ldr	r3, [sp, #12]
 800282a:	1b5b      	subs	r3, r3, r5
 800282c:	6123      	str	r3, [r4, #16]
 800282e:	9b07      	ldr	r3, [sp, #28]
 8002830:	0021      	movs	r1, r4
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	9805      	ldr	r0, [sp, #20]
 8002836:	9b06      	ldr	r3, [sp, #24]
 8002838:	aa09      	add	r2, sp, #36	@ 0x24
 800283a:	f7ff fef5 	bl	8002628 <_printf_common>
 800283e:	3001      	adds	r0, #1
 8002840:	d148      	bne.n	80028d4 <_printf_i+0x1cc>
 8002842:	2001      	movs	r0, #1
 8002844:	4240      	negs	r0, r0
 8002846:	b00b      	add	sp, #44	@ 0x2c
 8002848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284a:	2220      	movs	r2, #32
 800284c:	6809      	ldr	r1, [r1, #0]
 800284e:	430a      	orrs	r2, r1
 8002850:	6022      	str	r2, [r4, #0]
 8002852:	2278      	movs	r2, #120	@ 0x78
 8002854:	4932      	ldr	r1, [pc, #200]	@ (8002920 <_printf_i+0x218>)
 8002856:	9104      	str	r1, [sp, #16]
 8002858:	0021      	movs	r1, r4
 800285a:	3145      	adds	r1, #69	@ 0x45
 800285c:	700a      	strb	r2, [r1, #0]
 800285e:	6819      	ldr	r1, [r3, #0]
 8002860:	6822      	ldr	r2, [r4, #0]
 8002862:	c940      	ldmia	r1!, {r6}
 8002864:	0610      	lsls	r0, r2, #24
 8002866:	d402      	bmi.n	800286e <_printf_i+0x166>
 8002868:	0650      	lsls	r0, r2, #25
 800286a:	d500      	bpl.n	800286e <_printf_i+0x166>
 800286c:	b2b6      	uxth	r6, r6
 800286e:	6019      	str	r1, [r3, #0]
 8002870:	07d3      	lsls	r3, r2, #31
 8002872:	d502      	bpl.n	800287a <_printf_i+0x172>
 8002874:	2320      	movs	r3, #32
 8002876:	4313      	orrs	r3, r2
 8002878:	6023      	str	r3, [r4, #0]
 800287a:	2e00      	cmp	r6, #0
 800287c:	d001      	beq.n	8002882 <_printf_i+0x17a>
 800287e:	2710      	movs	r7, #16
 8002880:	e7a8      	b.n	80027d4 <_printf_i+0xcc>
 8002882:	2220      	movs	r2, #32
 8002884:	6823      	ldr	r3, [r4, #0]
 8002886:	4393      	bics	r3, r2
 8002888:	6023      	str	r3, [r4, #0]
 800288a:	e7f8      	b.n	800287e <_printf_i+0x176>
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	680d      	ldr	r5, [r1, #0]
 8002890:	1d10      	adds	r0, r2, #4
 8002892:	6949      	ldr	r1, [r1, #20]
 8002894:	6018      	str	r0, [r3, #0]
 8002896:	6813      	ldr	r3, [r2, #0]
 8002898:	062e      	lsls	r6, r5, #24
 800289a:	d501      	bpl.n	80028a0 <_printf_i+0x198>
 800289c:	6019      	str	r1, [r3, #0]
 800289e:	e002      	b.n	80028a6 <_printf_i+0x19e>
 80028a0:	066d      	lsls	r5, r5, #25
 80028a2:	d5fb      	bpl.n	800289c <_printf_i+0x194>
 80028a4:	8019      	strh	r1, [r3, #0]
 80028a6:	2300      	movs	r3, #0
 80028a8:	9d03      	ldr	r5, [sp, #12]
 80028aa:	6123      	str	r3, [r4, #16]
 80028ac:	e7bf      	b.n	800282e <_printf_i+0x126>
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	1d11      	adds	r1, r2, #4
 80028b2:	6019      	str	r1, [r3, #0]
 80028b4:	6815      	ldr	r5, [r2, #0]
 80028b6:	2100      	movs	r1, #0
 80028b8:	0028      	movs	r0, r5
 80028ba:	6862      	ldr	r2, [r4, #4]
 80028bc:	f000 f858 	bl	8002970 <memchr>
 80028c0:	2800      	cmp	r0, #0
 80028c2:	d001      	beq.n	80028c8 <_printf_i+0x1c0>
 80028c4:	1b40      	subs	r0, r0, r5
 80028c6:	6060      	str	r0, [r4, #4]
 80028c8:	6863      	ldr	r3, [r4, #4]
 80028ca:	6123      	str	r3, [r4, #16]
 80028cc:	2300      	movs	r3, #0
 80028ce:	9a03      	ldr	r2, [sp, #12]
 80028d0:	7013      	strb	r3, [r2, #0]
 80028d2:	e7ac      	b.n	800282e <_printf_i+0x126>
 80028d4:	002a      	movs	r2, r5
 80028d6:	6923      	ldr	r3, [r4, #16]
 80028d8:	9906      	ldr	r1, [sp, #24]
 80028da:	9805      	ldr	r0, [sp, #20]
 80028dc:	9d07      	ldr	r5, [sp, #28]
 80028de:	47a8      	blx	r5
 80028e0:	3001      	adds	r0, #1
 80028e2:	d0ae      	beq.n	8002842 <_printf_i+0x13a>
 80028e4:	6823      	ldr	r3, [r4, #0]
 80028e6:	079b      	lsls	r3, r3, #30
 80028e8:	d415      	bmi.n	8002916 <_printf_i+0x20e>
 80028ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80028ec:	68e0      	ldr	r0, [r4, #12]
 80028ee:	4298      	cmp	r0, r3
 80028f0:	daa9      	bge.n	8002846 <_printf_i+0x13e>
 80028f2:	0018      	movs	r0, r3
 80028f4:	e7a7      	b.n	8002846 <_printf_i+0x13e>
 80028f6:	0022      	movs	r2, r4
 80028f8:	2301      	movs	r3, #1
 80028fa:	9906      	ldr	r1, [sp, #24]
 80028fc:	9805      	ldr	r0, [sp, #20]
 80028fe:	9e07      	ldr	r6, [sp, #28]
 8002900:	3219      	adds	r2, #25
 8002902:	47b0      	blx	r6
 8002904:	3001      	adds	r0, #1
 8002906:	d09c      	beq.n	8002842 <_printf_i+0x13a>
 8002908:	3501      	adds	r5, #1
 800290a:	68e3      	ldr	r3, [r4, #12]
 800290c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800290e:	1a9b      	subs	r3, r3, r2
 8002910:	42ab      	cmp	r3, r5
 8002912:	dcf0      	bgt.n	80028f6 <_printf_i+0x1ee>
 8002914:	e7e9      	b.n	80028ea <_printf_i+0x1e2>
 8002916:	2500      	movs	r5, #0
 8002918:	e7f7      	b.n	800290a <_printf_i+0x202>
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	08002af5 	.word	0x08002af5
 8002920:	08002b06 	.word	0x08002b06

08002924 <memmove>:
 8002924:	b510      	push	{r4, lr}
 8002926:	4288      	cmp	r0, r1
 8002928:	d806      	bhi.n	8002938 <memmove+0x14>
 800292a:	2300      	movs	r3, #0
 800292c:	429a      	cmp	r2, r3
 800292e:	d008      	beq.n	8002942 <memmove+0x1e>
 8002930:	5ccc      	ldrb	r4, [r1, r3]
 8002932:	54c4      	strb	r4, [r0, r3]
 8002934:	3301      	adds	r3, #1
 8002936:	e7f9      	b.n	800292c <memmove+0x8>
 8002938:	188b      	adds	r3, r1, r2
 800293a:	4298      	cmp	r0, r3
 800293c:	d2f5      	bcs.n	800292a <memmove+0x6>
 800293e:	3a01      	subs	r2, #1
 8002940:	d200      	bcs.n	8002944 <memmove+0x20>
 8002942:	bd10      	pop	{r4, pc}
 8002944:	5c8b      	ldrb	r3, [r1, r2]
 8002946:	5483      	strb	r3, [r0, r2]
 8002948:	e7f9      	b.n	800293e <memmove+0x1a>
	...

0800294c <_sbrk_r>:
 800294c:	2300      	movs	r3, #0
 800294e:	b570      	push	{r4, r5, r6, lr}
 8002950:	4d06      	ldr	r5, [pc, #24]	@ (800296c <_sbrk_r+0x20>)
 8002952:	0004      	movs	r4, r0
 8002954:	0008      	movs	r0, r1
 8002956:	602b      	str	r3, [r5, #0]
 8002958:	f7fd fe30 	bl	80005bc <_sbrk>
 800295c:	1c43      	adds	r3, r0, #1
 800295e:	d103      	bne.n	8002968 <_sbrk_r+0x1c>
 8002960:	682b      	ldr	r3, [r5, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d000      	beq.n	8002968 <_sbrk_r+0x1c>
 8002966:	6023      	str	r3, [r4, #0]
 8002968:	bd70      	pop	{r4, r5, r6, pc}
 800296a:	46c0      	nop			@ (mov r8, r8)
 800296c:	2000024c 	.word	0x2000024c

08002970 <memchr>:
 8002970:	b2c9      	uxtb	r1, r1
 8002972:	1882      	adds	r2, r0, r2
 8002974:	4290      	cmp	r0, r2
 8002976:	d101      	bne.n	800297c <memchr+0xc>
 8002978:	2000      	movs	r0, #0
 800297a:	4770      	bx	lr
 800297c:	7803      	ldrb	r3, [r0, #0]
 800297e:	428b      	cmp	r3, r1
 8002980:	d0fb      	beq.n	800297a <memchr+0xa>
 8002982:	3001      	adds	r0, #1
 8002984:	e7f6      	b.n	8002974 <memchr+0x4>

08002986 <memcpy>:
 8002986:	2300      	movs	r3, #0
 8002988:	b510      	push	{r4, lr}
 800298a:	429a      	cmp	r2, r3
 800298c:	d100      	bne.n	8002990 <memcpy+0xa>
 800298e:	bd10      	pop	{r4, pc}
 8002990:	5ccc      	ldrb	r4, [r1, r3]
 8002992:	54c4      	strb	r4, [r0, r3]
 8002994:	3301      	adds	r3, #1
 8002996:	e7f8      	b.n	800298a <memcpy+0x4>

08002998 <_realloc_r>:
 8002998:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800299a:	0006      	movs	r6, r0
 800299c:	000c      	movs	r4, r1
 800299e:	0015      	movs	r5, r2
 80029a0:	2900      	cmp	r1, #0
 80029a2:	d105      	bne.n	80029b0 <_realloc_r+0x18>
 80029a4:	0011      	movs	r1, r2
 80029a6:	f7ff fc51 	bl	800224c <_malloc_r>
 80029aa:	0004      	movs	r4, r0
 80029ac:	0020      	movs	r0, r4
 80029ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80029b0:	2a00      	cmp	r2, #0
 80029b2:	d103      	bne.n	80029bc <_realloc_r+0x24>
 80029b4:	f7ff fbde 	bl	8002174 <_free_r>
 80029b8:	2400      	movs	r4, #0
 80029ba:	e7f7      	b.n	80029ac <_realloc_r+0x14>
 80029bc:	f000 f81b 	bl	80029f6 <_malloc_usable_size_r>
 80029c0:	0007      	movs	r7, r0
 80029c2:	4285      	cmp	r5, r0
 80029c4:	d802      	bhi.n	80029cc <_realloc_r+0x34>
 80029c6:	0843      	lsrs	r3, r0, #1
 80029c8:	42ab      	cmp	r3, r5
 80029ca:	d3ef      	bcc.n	80029ac <_realloc_r+0x14>
 80029cc:	0029      	movs	r1, r5
 80029ce:	0030      	movs	r0, r6
 80029d0:	f7ff fc3c 	bl	800224c <_malloc_r>
 80029d4:	9001      	str	r0, [sp, #4]
 80029d6:	2800      	cmp	r0, #0
 80029d8:	d0ee      	beq.n	80029b8 <_realloc_r+0x20>
 80029da:	002a      	movs	r2, r5
 80029dc:	42bd      	cmp	r5, r7
 80029de:	d900      	bls.n	80029e2 <_realloc_r+0x4a>
 80029e0:	003a      	movs	r2, r7
 80029e2:	0021      	movs	r1, r4
 80029e4:	9801      	ldr	r0, [sp, #4]
 80029e6:	f7ff ffce 	bl	8002986 <memcpy>
 80029ea:	0021      	movs	r1, r4
 80029ec:	0030      	movs	r0, r6
 80029ee:	f7ff fbc1 	bl	8002174 <_free_r>
 80029f2:	9c01      	ldr	r4, [sp, #4]
 80029f4:	e7da      	b.n	80029ac <_realloc_r+0x14>

080029f6 <_malloc_usable_size_r>:
 80029f6:	1f0b      	subs	r3, r1, #4
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	1f18      	subs	r0, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	da01      	bge.n	8002a04 <_malloc_usable_size_r+0xe>
 8002a00:	580b      	ldr	r3, [r1, r0]
 8002a02:	18c0      	adds	r0, r0, r3
 8002a04:	4770      	bx	lr
	...

08002a08 <_init>:
 8002a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0a:	46c0      	nop			@ (mov r8, r8)
 8002a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a0e:	bc08      	pop	{r3}
 8002a10:	469e      	mov	lr, r3
 8002a12:	4770      	bx	lr

08002a14 <_fini>:
 8002a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a16:	46c0      	nop			@ (mov r8, r8)
 8002a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a1a:	bc08      	pop	{r3}
 8002a1c:	469e      	mov	lr, r3
 8002a1e:	4770      	bx	lr
