#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  8 16:00:11 2021
# Process ID: 15904
# Current directory: C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/MasterTrackVTetris/MasterTrackVTetris.runs/synth_1
# Command line: vivado.exe -log MasterTrack.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MasterTrack.tcl
# Log file: C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/MasterTrackVTetris/MasterTrackVTetris.runs/synth_1/MasterTrack.vds
# Journal file: C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/MasterTrackVTetris/MasterTrackVTetris.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MasterTrack.tcl -notrace
Command: synth_design -top MasterTrack -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1006.566 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterTrack' [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/MasterTrackVTetris.vhd:54]
INFO: [Synth 8-638] synthesizing module 'SSEG' [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/SSEG.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'SSEG' (1#1) [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/SSEG.vhd:21]
INFO: [Synth 8-638] synthesizing module 'VGActrl' [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:35]
WARNING: [Synth 8-614] signal 'shape_found' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:83]
WARNING: [Synth 8-614] signal 'draw_tetris' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:83]
WARNING: [Synth 8-614] signal 't_map' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:83]
WARNING: [Synth 8-614] signal 'Piece_x' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:83]
WARNING: [Synth 8-614] signal 'Piece_y' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:83]
WARNING: [Synth 8-614] signal 'Piece_id' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:83]
WARNING: [Synth 8-614] signal 'Piece_rot' is read in the process but is not in the sensitivity list [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'VGActrl' (2#1) [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/VGActrlVTetris.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'MasterTrack' (3#1) [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/MasterTrackVTetris.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.566 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.566 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1006.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/MasterVTetris.xdc]
Finished Parsing XDC File [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/MasterVTetris.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/Main_project/MasterVTetris.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterTrack_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterTrack_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1064.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1064.484 ; gain = 57.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1064.484 ; gain = 57.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1064.484 ; gain = 57.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1064.484 ; gain = 57.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 2     
	   5 Input   32 Bit       Adders := 6     
	   7 Input   32 Bit       Adders := 1     
	  19 Input   32 Bit       Adders := 1     
	  20 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 6     
	   2 Input   22 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 13    
	               11 Bit    Registers := 20    
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Multipliers : 
	               4x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 38    
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1930  
	  10 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 11    
	   4 Input    9 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 760   
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 1320.207 ; gain = 313.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1320.207 ; gain = 313.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-16308.0/oG. 461.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:34 ; elapsed = 00:04:36 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:04:44 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:47 ; elapsed = 00:04:49 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:47 ; elapsed = 00:04:49 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:48 ; elapsed = 00:04:50 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:48 ; elapsed = 00:04:50 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:48 ; elapsed = 00:04:50 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:49 ; elapsed = 00:04:50 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |  1426|
|3     |LUT1   |   458|
|4     |LUT2   |  4714|
|5     |LUT3   |  1220|
|6     |LUT4   |  1060|
|7     |LUT5   |  1666|
|8     |LUT6   |  3190|
|9     |MUXF7  |    52|
|10    |MUXF8  |     8|
|11    |FDRE   |   714|
|12    |IBUF   |    40|
|13    |OBUF   |    36|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:49 ; elapsed = 00:04:50 . Memory (MB): peak = 1725.879 ; gain = 719.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:36 ; elapsed = 00:04:47 . Memory (MB): peak = 1725.879 ; gain = 661.395
Synthesis Optimization Complete : Time (s): cpu = 00:04:49 ; elapsed = 00:04:51 . Memory (MB): peak = 1725.879 ; gain = 719.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1725.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1725.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:57 ; elapsed = 00:05:00 . Memory (MB): peak = 1725.879 ; gain = 719.312
INFO: [Common 17-1381] The checkpoint 'C:/Users/rasmu/Documents/ExperimentalPhysics/FPGA_track_lab/MasterTrackVTetris/MasterTrackVTetris.runs/synth_1/MasterTrack.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MasterTrack_utilization_synth.rpt -pb MasterTrack_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 16:05:16 2021...
