Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f5f657a57b794ad992229bf0fc18a106 --incr --debug typical --relax --mt 2 -L work -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tdc_control_behav work.test_tdc_control work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'dlenable' [D:/zynq_tdc/tdc_system_prj/tdc_system_prj.srcs/sim_1/new/test_tdc_control.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
