// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module EdgeDetect_Top_HoughProcess_0_256_256_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_address0,
        p_src_ce0,
        p_src_q0,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        width,
        height
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 27'b1;
parameter    ap_ST_st2_fsm_1 = 27'b10;
parameter    ap_ST_st3_fsm_2 = 27'b100;
parameter    ap_ST_st4_fsm_3 = 27'b1000;
parameter    ap_ST_st5_fsm_4 = 27'b10000;
parameter    ap_ST_st6_fsm_5 = 27'b100000;
parameter    ap_ST_st7_fsm_6 = 27'b1000000;
parameter    ap_ST_st8_fsm_7 = 27'b10000000;
parameter    ap_ST_st9_fsm_8 = 27'b100000000;
parameter    ap_ST_st10_fsm_9 = 27'b1000000000;
parameter    ap_ST_st11_fsm_10 = 27'b10000000000;
parameter    ap_ST_st12_fsm_11 = 27'b100000000000;
parameter    ap_ST_st13_fsm_12 = 27'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 27'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 27'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 27'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 27'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 27'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 27'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 27'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 27'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 27'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 27'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 27'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 27'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 27'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 27'b100000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv8_14 = 8'b10100;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv8_96 = 8'b10010110;
parameter    ap_const_lv64_4000000000000000 = 64'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_400921FB54442D18 = 64'b100000000001001001000011111101101010100010001000010110100011000;
parameter    ap_const_lv64_3FE8000000000000 = 64'b11111111101000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv8_78 = 8'b1111000;
parameter    ap_const_lv8_A = 8'b1010;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv12_C01 = 12'b110000000001;
parameter    ap_const_lv11_3FF = 11'b1111111111;
parameter    ap_const_lv32_53 = 32'b1010011;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [15:0] p_src_address0;
output   p_src_ce0;
input  [0:0] p_src_q0;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [8:0] width;
input  [8:0] height;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] p_src_address0;
reg p_src_ce0;
reg[7:0] p_dst_data_stream_V_din;
reg p_dst_data_stream_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm = 27'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_46;
wire   [63:0] grp_fu_228_p2;
reg   [63:0] reg_238;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_72;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_79;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_87;
reg    ap_sig_bdd_95;
wire   [17:0] width_cast_i_cast9_fu_243_p1;
wire   [9:0] width_cast_i_cast8_fu_247_p1;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_111;
wire   [7:0] r_fu_262_p2;
reg   [7:0] r_reg_566;
wire   [0:0] tmp_i_i_fu_256_p2;
wire   [0:0] has_circle_fu_268_p2;
reg   [0:0] has_circle_reg_571;
wire   [9:0] tmp_i_fu_277_p2;
wire   [63:0] grp_fu_235_p1;
reg   [63:0] tmp_82_i_i_reg_581;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_132;
reg   [0:0] p_Result_s_reg_586;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_141;
wire   [31:0] p_Val2_51_fu_403_p3;
reg   [31:0] p_Val2_51_reg_591;
wire   [31:0] p_Val2_s_fu_416_p3;
reg   [31:0] p_Val2_s_reg_597;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_bdd_152;
wire   [31:0] result_fu_423_p2;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_bdd_161;
wire    grp_EdgeDetect_Top_GetCircles_fu_222_ap_done;
wire   [17:0] next_mul_fu_429_p2;
reg   [17:0] next_mul_reg_607;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_bdd_174;
wire   [9:0] i_cast_i_cast5_fu_434_p1;
reg   [9:0] i_cast_i_cast5_reg_612;
wire   [8:0] i_fu_443_p2;
reg   [8:0] i_reg_620;
wire   [0:0] tmp_162_i_fu_449_p2;
reg   [0:0] tmp_162_i_reg_625;
wire   [0:0] exitcond1_fu_438_p2;
wire   [0:0] tmp_163_i_fu_455_p2;
reg   [0:0] tmp_163_i_reg_629;
wire   [8:0] j_fu_473_p2;
reg   [8:0] j_reg_637;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_194;
wire   [0:0] exitcond_fu_468_p2;
wire   [0:0] tmp_166_i_fu_479_p2;
wire   [0:0] tmp_170_i_fu_490_p2;
wire   [0:0] or_cond7_i_fu_512_p2;
reg    ap_sig_bdd_223;
reg   [0:0] tmp_166_i_reg_642;
reg   [0:0] tmp_170_i_reg_646;
reg   [0:0] or_cond7_i_reg_650;
reg   [15:0] accu_address0;
reg    accu_ce0;
reg    accu_we0;
wire   [15:0] accu_d0;
wire   [15:0] accu_q0;
wire    grp_EdgeDetect_Top_Transform_fu_205_ap_start;
wire    grp_EdgeDetect_Top_Transform_fu_205_ap_done;
wire    grp_EdgeDetect_Top_Transform_fu_205_ap_idle;
wire    grp_EdgeDetect_Top_Transform_fu_205_ap_ready;
wire   [15:0] grp_EdgeDetect_Top_Transform_fu_205_img_edges_address0;
wire    grp_EdgeDetect_Top_Transform_fu_205_img_edges_ce0;
wire   [0:0] grp_EdgeDetect_Top_Transform_fu_205_img_edges_q0;
wire   [15:0] grp_EdgeDetect_Top_Transform_fu_205_img_accu_address0;
wire    grp_EdgeDetect_Top_Transform_fu_205_img_accu_ce0;
wire    grp_EdgeDetect_Top_Transform_fu_205_img_accu_we0;
wire   [15:0] grp_EdgeDetect_Top_Transform_fu_205_img_accu_d0;
wire   [15:0] grp_EdgeDetect_Top_Transform_fu_205_img_accu_q0;
wire   [7:0] grp_EdgeDetect_Top_Transform_fu_205_r;
wire    grp_EdgeDetect_Top_GetCircles_fu_222_ap_start;
wire    grp_EdgeDetect_Top_GetCircles_fu_222_ap_idle;
wire    grp_EdgeDetect_Top_GetCircles_fu_222_ap_ready;
wire   [15:0] grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_address0;
wire    grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_ce0;
wire   [15:0] grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_q0;
wire   [31:0] grp_EdgeDetect_Top_GetCircles_fu_222_threshold;
wire   [31:0] grp_EdgeDetect_Top_GetCircles_fu_222_ap_return;
reg   [31:0] result_i_i_reg_146;
reg   [7:0] r_i_i_reg_158;
reg   [8:0] i_i_reg_170;
reg   [17:0] phi_mul_reg_182;
reg   [8:0] j_i_reg_194;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_295;
reg    ap_sig_bdd_306;
reg    grp_EdgeDetect_Top_Transform_fu_205_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_316;
reg    grp_EdgeDetect_Top_GetCircles_fu_222_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_172_i_fu_523_p1;
wire   [7:0] tmp_23_fu_528_p3;
reg   [63:0] grp_fu_228_p0;
reg   [63:0] grp_fu_228_p1;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_372;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_379;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_386;
wire   [31:0] grp_fu_235_p0;
wire   [9:0] height_cast_i_cast_fu_274_p1;
wire   [63:0] p_Val2_48_fu_283_p1;
wire   [51:0] loc_V_5_fu_305_p1;
wire   [52:0] p_Result_33_fu_309_p3;
wire   [10:0] loc_V_fu_295_p4;
wire   [11:0] tmp_i_i_i_i_cast_i_fu_321_p1;
wire   [11:0] sh_assign_fu_325_p2;
wire   [10:0] tmp_i_i_i_i_219_fu_339_p2;
wire   [0:0] isNeg_fu_331_p3;
wire  signed [11:0] tmp_i_i_i_cast_i_fu_345_p1;
wire   [11:0] sh_assign_5_fu_349_p3;
wire  signed [31:0] sh_assign_4_i_i_i_cast_i_fu_357_p1;
wire   [52:0] tmp_94_i_i_i_cast_i_fu_361_p1;
wire   [135:0] tmp_i_i_i_i_fu_317_p1;
wire   [135:0] tmp_96_i_i_i_i_fu_371_p1;
wire   [52:0] tmp_95_i_i_i_i_fu_365_p2;
wire   [0:0] tmp_fu_381_p3;
wire   [135:0] tmp_97_i_i_i_i_fu_375_p2;
wire   [31:0] tmp_34_fu_389_p1;
wire   [31:0] tmp_35_fu_393_p4;
wire   [31:0] p_Val2_i_i_i_i_fu_411_p2;
wire   [9:0] j_cast_i_cast2_fu_464_p1;
wire   [9:0] tmp_169_i_fu_485_p2;
wire   [0:0] tmp_167_i_fu_495_p2;
wire   [0:0] tmp_168_i_fu_501_p2;
wire   [0:0] tmp1_fu_506_p2;
wire   [17:0] j_cast_i_cast3_fu_460_p1;
wire   [17:0] tmp_171_i_fu_517_p2;
wire    grp_fu_228_ce;
reg    grp_fu_235_ce;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_538;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_546;
reg   [26:0] ap_NS_fsm;


EdgeDetect_Top_HoughProcess_0_256_256_s_accu #(
    .DataWidth( 16 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
accu_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( accu_address0 ),
    .ce0( accu_ce0 ),
    .we0( accu_we0 ),
    .d0( accu_d0 ),
    .q0( accu_q0 )
);

EdgeDetect_Top_Transform grp_EdgeDetect_Top_Transform_fu_205(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_EdgeDetect_Top_Transform_fu_205_ap_start ),
    .ap_done( grp_EdgeDetect_Top_Transform_fu_205_ap_done ),
    .ap_idle( grp_EdgeDetect_Top_Transform_fu_205_ap_idle ),
    .ap_ready( grp_EdgeDetect_Top_Transform_fu_205_ap_ready ),
    .img_edges_address0( grp_EdgeDetect_Top_Transform_fu_205_img_edges_address0 ),
    .img_edges_ce0( grp_EdgeDetect_Top_Transform_fu_205_img_edges_ce0 ),
    .img_edges_q0( grp_EdgeDetect_Top_Transform_fu_205_img_edges_q0 ),
    .img_accu_address0( grp_EdgeDetect_Top_Transform_fu_205_img_accu_address0 ),
    .img_accu_ce0( grp_EdgeDetect_Top_Transform_fu_205_img_accu_ce0 ),
    .img_accu_we0( grp_EdgeDetect_Top_Transform_fu_205_img_accu_we0 ),
    .img_accu_d0( grp_EdgeDetect_Top_Transform_fu_205_img_accu_d0 ),
    .img_accu_q0( grp_EdgeDetect_Top_Transform_fu_205_img_accu_q0 ),
    .r( grp_EdgeDetect_Top_Transform_fu_205_r )
);

EdgeDetect_Top_GetCircles grp_EdgeDetect_Top_GetCircles_fu_222(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_EdgeDetect_Top_GetCircles_fu_222_ap_start ),
    .ap_done( grp_EdgeDetect_Top_GetCircles_fu_222_ap_done ),
    .ap_idle( grp_EdgeDetect_Top_GetCircles_fu_222_ap_idle ),
    .ap_ready( grp_EdgeDetect_Top_GetCircles_fu_222_ap_ready ),
    .img_accu_address0( grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_address0 ),
    .img_accu_ce0( grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_ce0 ),
    .img_accu_q0( grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_q0 ),
    .threshold( grp_EdgeDetect_Top_GetCircles_fu_222_threshold ),
    .ap_return( grp_EdgeDetect_Top_GetCircles_fu_222_ap_return )
);

EdgeDetect_Top_dmul_64ns_64ns_64_5_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
EdgeDetect_Top_dmul_64ns_64ns_64_5_max_dsp_U117(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_228_p0 ),
    .din1( grp_fu_228_p1 ),
    .ce( grp_fu_228_ce ),
    .dout( grp_fu_228_p2 )
);

EdgeDetect_Top_sitodp_32ns_64_5 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
EdgeDetect_Top_sitodp_32ns_64_5_U118(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_235_p0 ),
    .ce( grp_fu_235_ce ),
    .dout( grp_fu_235_p1 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) & ~(ap_const_lv1_0 == exitcond1_fu_438_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_EdgeDetect_Top_GetCircles_fu_222_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_EdgeDetect_Top_GetCircles_fu_222_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
            grp_EdgeDetect_Top_GetCircles_fu_222_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_EdgeDetect_Top_GetCircles_fu_222_ap_ready)) begin
            grp_EdgeDetect_Top_GetCircles_fu_222_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_grp_EdgeDetect_Top_Transform_fu_205_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_EdgeDetect_Top_Transform_fu_205_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_i_i_fu_256_p2 == ap_const_lv1_0))) begin
            grp_EdgeDetect_Top_Transform_fu_205_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_EdgeDetect_Top_Transform_fu_205_ap_ready)) begin
            grp_EdgeDetect_Top_Transform_fu_205_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & ~ap_sig_bdd_223 & ~(ap_const_lv1_0 == exitcond_fu_468_p2))) begin
        i_i_reg_170 <= i_reg_620;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_i_i_fu_256_p2 == ap_const_lv1_0))) begin
        i_i_reg_170 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) & (ap_const_lv1_0 == exitcond1_fu_438_p2))) begin
        j_i_reg_194 <= ap_const_lv9_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) & ~ap_sig_bdd_306)) begin
        j_i_reg_194 <= j_reg_637;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & ~ap_sig_bdd_223 & ~(ap_const_lv1_0 == exitcond_fu_468_p2))) begin
        phi_mul_reg_182 <= next_mul_reg_607;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_i_i_fu_256_p2 == ap_const_lv1_0))) begin
        phi_mul_reg_182 <= ap_const_lv18_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) & ~(ap_const_logic_0 == grp_EdgeDetect_Top_GetCircles_fu_222_ap_done))) begin
        r_i_i_reg_158 <= r_reg_566;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_95)) begin
        r_i_i_reg_158 <= ap_const_lv8_14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23) & ~(ap_const_logic_0 == grp_EdgeDetect_Top_GetCircles_fu_222_ap_done))) begin
        result_i_i_reg_146 <= result_fu_423_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_95)) begin
        result_i_i_reg_146 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_i_i_fu_256_p2 == ap_const_lv1_0))) begin
        has_circle_reg_571 <= has_circle_fu_268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        i_cast_i_cast5_reg_612[8 : 0] <= i_cast_i_cast5_fu_434_p1[8 : 0];
        i_reg_620 <= i_fu_443_p2;
        next_mul_reg_607 <= next_mul_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & ~ap_sig_bdd_223)) begin
        j_reg_637 <= j_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & (ap_const_lv1_0 == exitcond_fu_468_p2) & ~(ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_162_i_reg_625) & ~ap_sig_bdd_223)) begin
        or_cond7_i_reg_650 <= or_cond7_i_fu_512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        p_Result_s_reg_586 <= p_Val2_48_fu_283_p1[ap_const_lv32_3F];
        p_Val2_51_reg_591 <= p_Val2_51_fu_403_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st23_fsm_22)) begin
        p_Val2_s_reg_597 <= p_Val2_s_fu_416_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_i_i_fu_256_p2 == ap_const_lv1_0))) begin
        r_reg_566 <= r_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        reg_238 <= grp_fu_228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) & (ap_const_lv1_0 == exitcond1_fu_438_p2))) begin
        tmp_162_i_reg_625 <= tmp_162_i_fu_449_p2;
        tmp_163_i_reg_629 <= tmp_163_i_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & (ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & ~ap_sig_bdd_223)) begin
        tmp_166_i_reg_642 <= tmp_166_i_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & (ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_166_i_fu_479_p2) & ~ap_sig_bdd_223)) begin
        tmp_170_i_reg_646 <= tmp_170_i_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tmp_82_i_i_reg_581 <= grp_fu_235_p1;
    end
end

always @ (ap_sig_cseq_ST_st24_fsm_23 or grp_EdgeDetect_Top_Transform_fu_205_img_accu_address0 or grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_address0 or ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        accu_address0 = grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        accu_address0 = grp_EdgeDetect_Top_Transform_fu_205_img_accu_address0;
    end else begin
        accu_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st24_fsm_23 or grp_EdgeDetect_Top_Transform_fu_205_img_accu_ce0 or grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_ce0 or ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        accu_ce0 = grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        accu_ce0 = grp_EdgeDetect_Top_Transform_fu_205_img_accu_ce0;
    end else begin
        accu_ce0 = ap_const_logic_0;
    end
end

always @ (grp_EdgeDetect_Top_Transform_fu_205_img_accu_we0 or ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        accu_we0 = grp_EdgeDetect_Top_Transform_fu_205_img_accu_we0;
    end else begin
        accu_we0 = ap_const_logic_0;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st25_fsm_24 or exitcond1_fu_438_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) & ~(ap_const_lv1_0 == exitcond1_fu_438_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st25_fsm_24 or exitcond1_fu_438_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st25_fsm_24) & ~(ap_const_lv1_0 == exitcond1_fu_438_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_72) begin
    if (ap_sig_bdd_72) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_379) begin
    if (ap_sig_bdd_379) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_79) begin
    if (ap_sig_bdd_79) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_386) begin
    if (ap_sig_bdd_386) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_46) begin
    if (ap_sig_bdd_46) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_87) begin
    if (ap_sig_bdd_87) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_141) begin
    if (ap_sig_bdd_141) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_152) begin
    if (ap_sig_bdd_152) begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_161) begin
    if (ap_sig_bdd_161) begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_174) begin
    if (ap_sig_bdd_174) begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_194) begin
    if (ap_sig_bdd_194) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_295) begin
    if (ap_sig_bdd_295) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_111) begin
    if (ap_sig_bdd_111) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_316) begin
    if (ap_sig_bdd_316) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_538) begin
    if (ap_sig_bdd_538) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_546) begin
    if (ap_sig_bdd_546) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_132) begin
    if (ap_sig_bdd_132) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_372) begin
    if (ap_sig_bdd_372) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (reg_238 or tmp_82_i_i_reg_581 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st17_fsm_16) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16))) begin
        grp_fu_228_p0 = reg_238;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_228_p0 = tmp_82_i_i_reg_581;
    end else begin
        grp_fu_228_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st17_fsm_16) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_228_p1 = ap_const_lv64_3FE8000000000000;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_228_p1 = ap_const_lv64_400921FB54442D18;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_228_p1 = ap_const_lv64_4000000000000000;
    end else begin
        grp_fu_228_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st6_fsm_5 or grp_EdgeDetect_Top_Transform_fu_205_ap_done or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_logic_0 == grp_EdgeDetect_Top_Transform_fu_205_ap_done)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        grp_fu_235_ce = ap_const_logic_1;
    end else begin
        grp_fu_235_ce = ap_const_logic_0;
    end
end

always @ (has_circle_reg_571 or tmp_162_i_reg_625 or ap_sig_cseq_ST_st26_fsm_25 or exitcond_fu_468_p2 or tmp_166_i_fu_479_p2 or tmp_170_i_fu_490_p2 or or_cond7_i_fu_512_p2 or ap_sig_bdd_223 or tmp_166_i_reg_642 or tmp_170_i_reg_646 or or_cond7_i_reg_650 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_bdd_306 or tmp_23_fu_528_p3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) & (((ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_166_i_reg_642) & (ap_const_lv1_0 == tmp_170_i_reg_646)) | (~(ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_162_i_reg_625) & (ap_const_lv1_0 == or_cond7_i_reg_650))) & ~ap_sig_bdd_306)) begin
        p_dst_data_stream_V_din = tmp_23_fu_528_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & (((ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_166_i_fu_479_p2)) | ((ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_170_i_fu_490_p2))) & ~ap_sig_bdd_223) | ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & (((ap_const_lv1_0 == exitcond_fu_468_p2) & ~(ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_162_i_reg_625)) | ((ap_const_lv1_0 == exitcond_fu_468_p2) & ~(ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == or_cond7_i_fu_512_p2))) & ~ap_sig_bdd_223))) begin
        p_dst_data_stream_V_din = ap_const_lv8_96;
    end else begin
        p_dst_data_stream_V_din = 'bx;
    end
end

always @ (has_circle_reg_571 or tmp_162_i_reg_625 or ap_sig_cseq_ST_st26_fsm_25 or exitcond_fu_468_p2 or tmp_166_i_fu_479_p2 or tmp_170_i_fu_490_p2 or or_cond7_i_fu_512_p2 or ap_sig_bdd_223 or tmp_166_i_reg_642 or tmp_170_i_reg_646 or or_cond7_i_reg_650 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_bdd_306) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & (((ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_166_i_fu_479_p2)) | ((ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_170_i_fu_490_p2))) & ~ap_sig_bdd_223) | ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & (((ap_const_lv1_0 == exitcond_fu_468_p2) & ~(ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_162_i_reg_625)) | ((ap_const_lv1_0 == exitcond_fu_468_p2) & ~(ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == or_cond7_i_fu_512_p2))) & ~ap_sig_bdd_223) | ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) & (((ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_166_i_reg_642) & (ap_const_lv1_0 == tmp_170_i_reg_646)) | (~(ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_162_i_reg_625) & (ap_const_lv1_0 == or_cond7_i_reg_650))) & ~ap_sig_bdd_306))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st26_fsm_25 or grp_EdgeDetect_Top_Transform_fu_205_img_edges_address0 or ap_sig_cseq_ST_st3_fsm_2 or tmp_172_i_fu_523_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        p_src_address0 = tmp_172_i_fu_523_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_src_address0 = grp_EdgeDetect_Top_Transform_fu_205_img_edges_address0;
    end else begin
        p_src_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st26_fsm_25 or ap_sig_bdd_223 or grp_EdgeDetect_Top_Transform_fu_205_img_edges_ce0 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) & ~ap_sig_bdd_223)) begin
        p_src_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_src_ce0 = grp_EdgeDetect_Top_Transform_fu_205_img_edges_ce0;
    end else begin
        p_src_ce0 = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_95 or tmp_i_i_fu_256_p2 or grp_EdgeDetect_Top_GetCircles_fu_222_ap_done or exitcond1_fu_438_p2 or exitcond_fu_468_p2 or ap_sig_bdd_223 or grp_EdgeDetect_Top_Transform_fu_205_ap_done or ap_sig_bdd_306) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_95) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(tmp_i_i_fu_256_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_logic_0 == grp_EdgeDetect_Top_Transform_fu_205_ap_done)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            if (~(ap_const_logic_0 == grp_EdgeDetect_Top_GetCircles_fu_222_ap_done)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st24_fsm_23;
            end
        end
        ap_ST_st25_fsm_24 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_438_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end
        end
        ap_ST_st26_fsm_25 : 
        begin
            if (((ap_const_lv1_0 == exitcond_fu_468_p2) & ~ap_sig_bdd_223)) begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end else if ((~ap_sig_bdd_223 & ~(ap_const_lv1_0 == exitcond_fu_468_p2))) begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end
        end
        ap_ST_st27_fsm_26 : 
        begin
            if (~ap_sig_bdd_306) begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign accu_d0 = grp_EdgeDetect_Top_Transform_fu_205_img_accu_d0;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_111 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_132 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_141 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_152 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_161 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_174 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_194 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (p_dst_data_stream_V_full_n or has_circle_reg_571 or tmp_162_i_reg_625 or exitcond_fu_468_p2 or tmp_166_i_fu_479_p2 or tmp_170_i_fu_490_p2 or or_cond7_i_fu_512_p2) begin
    ap_sig_bdd_223 = (((p_dst_data_stream_V_full_n == ap_const_logic_0) & (((ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_166_i_fu_479_p2)) | ((ap_const_lv1_0 == exitcond_fu_468_p2) & (ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_170_i_fu_490_p2)))) | ((p_dst_data_stream_V_full_n == ap_const_logic_0) & (((ap_const_lv1_0 == exitcond_fu_468_p2) & ~(ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == tmp_162_i_reg_625)) | ((ap_const_lv1_0 == exitcond_fu_468_p2) & ~(ap_const_lv1_0 == has_circle_reg_571) & ~(ap_const_lv1_0 == or_cond7_i_fu_512_p2)))));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_295 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (p_dst_data_stream_V_full_n or has_circle_reg_571 or tmp_162_i_reg_625 or tmp_166_i_reg_642 or tmp_170_i_reg_646 or or_cond7_i_reg_650) begin
    ap_sig_bdd_306 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & (((ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_166_i_reg_642) & (ap_const_lv1_0 == tmp_170_i_reg_646)) | (~(ap_const_lv1_0 == has_circle_reg_571) & (ap_const_lv1_0 == tmp_162_i_reg_625) & (ap_const_lv1_0 == or_cond7_i_reg_650))));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_316 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_372 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_379 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_386 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_46 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_538 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_546 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_72 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_79 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_87 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_95 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

assign exitcond1_fu_438_p2 = (i_i_reg_170 == height? 1'b1: 1'b0);

assign exitcond_fu_468_p2 = (j_i_reg_194 == width? 1'b1: 1'b0);

assign grp_EdgeDetect_Top_GetCircles_fu_222_ap_start = grp_EdgeDetect_Top_GetCircles_fu_222_ap_start_ap_start_reg;

assign grp_EdgeDetect_Top_GetCircles_fu_222_img_accu_q0 = accu_q0;

assign grp_EdgeDetect_Top_GetCircles_fu_222_threshold = p_Val2_s_reg_597;

assign grp_EdgeDetect_Top_Transform_fu_205_ap_start = grp_EdgeDetect_Top_Transform_fu_205_ap_start_ap_start_reg;

assign grp_EdgeDetect_Top_Transform_fu_205_img_accu_q0 = accu_q0;

assign grp_EdgeDetect_Top_Transform_fu_205_img_edges_q0 = p_src_q0;

assign grp_EdgeDetect_Top_Transform_fu_205_r = r_i_i_reg_158;

assign grp_fu_228_ce = ap_const_logic_1;

assign grp_fu_235_p0 = r_i_i_reg_158;

assign has_circle_fu_268_p2 = ($signed(result_i_i_reg_146) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);

assign height_cast_i_cast_fu_274_p1 = height;

assign i_cast_i_cast5_fu_434_p1 = i_i_reg_170;

assign i_fu_443_p2 = (i_i_reg_170 + ap_const_lv9_1);

assign isNeg_fu_331_p3 = sh_assign_fu_325_p2[ap_const_lv32_B];

assign j_cast_i_cast2_fu_464_p1 = j_i_reg_194;

assign j_cast_i_cast3_fu_460_p1 = j_i_reg_194;

assign j_fu_473_p2 = (j_i_reg_194 + ap_const_lv9_1);

assign loc_V_5_fu_305_p1 = p_Val2_48_fu_283_p1[51:0];

assign loc_V_fu_295_p4 = {{p_Val2_48_fu_283_p1[ap_const_lv32_3E : ap_const_lv32_34]}};

assign next_mul_fu_429_p2 = (phi_mul_reg_182 + width_cast_i_cast9_fu_243_p1);

assign or_cond7_i_fu_512_p2 = (tmp1_fu_506_p2 | tmp_163_i_reg_629);

assign p_Result_33_fu_309_p3 = {{ap_const_lv1_1}, {loc_V_5_fu_305_p1}};

assign p_Val2_48_fu_283_p1 = reg_238;

assign p_Val2_51_fu_403_p3 = ((isNeg_fu_331_p3[0:0] === 1'b1) ? tmp_34_fu_389_p1 : tmp_35_fu_393_p4);

assign p_Val2_i_i_i_i_fu_411_p2 = (ap_const_lv32_0 - p_Val2_51_reg_591);

assign p_Val2_s_fu_416_p3 = ((p_Result_s_reg_586[0:0] === 1'b1) ? p_Val2_i_i_i_i_fu_411_p2 : p_Val2_51_reg_591);

assign r_fu_262_p2 = (ap_const_lv8_A + r_i_i_reg_158);

assign result_fu_423_p2 = (grp_EdgeDetect_Top_GetCircles_fu_222_ap_return + result_i_i_reg_146);

assign sh_assign_4_i_i_i_cast_i_fu_357_p1 = $signed(sh_assign_5_fu_349_p3);

assign sh_assign_5_fu_349_p3 = ((isNeg_fu_331_p3[0:0] === 1'b1) ? tmp_i_i_i_cast_i_fu_345_p1 : sh_assign_fu_325_p2);

assign sh_assign_fu_325_p2 = ($signed(ap_const_lv12_C01) + $signed(tmp_i_i_i_i_cast_i_fu_321_p1));

assign tmp1_fu_506_p2 = (tmp_167_i_fu_495_p2 | tmp_168_i_fu_501_p2);

assign tmp_162_i_fu_449_p2 = (i_i_reg_170 == ap_const_lv9_1? 1'b1: 1'b0);

assign tmp_163_i_fu_455_p2 = (i_cast_i_cast5_fu_434_p1 == tmp_i_fu_277_p2? 1'b1: 1'b0);

assign tmp_166_i_fu_479_p2 = (i_i_reg_170 == j_i_reg_194? 1'b1: 1'b0);

assign tmp_167_i_fu_495_p2 = (j_i_reg_194 == ap_const_lv9_1? 1'b1: 1'b0);

assign tmp_168_i_fu_501_p2 = (j_cast_i_cast2_fu_464_p1 == tmp_i_fu_277_p2? 1'b1: 1'b0);

assign tmp_169_i_fu_485_p2 = (width_cast_i_cast8_fu_247_p1 - j_cast_i_cast2_fu_464_p1);

assign tmp_170_i_fu_490_p2 = (i_cast_i_cast5_reg_612 == tmp_169_i_fu_485_p2? 1'b1: 1'b0);

assign tmp_171_i_fu_517_p2 = (j_cast_i_cast3_fu_460_p1 + phi_mul_reg_182);

assign tmp_172_i_fu_523_p1 = tmp_171_i_fu_517_p2;

assign tmp_23_fu_528_p3 = ((p_src_q0[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign tmp_34_fu_389_p1 = tmp_fu_381_p3;

assign tmp_35_fu_393_p4 = {{tmp_97_i_i_i_i_fu_375_p2[ap_const_lv32_53 : ap_const_lv32_34]}};

assign tmp_94_i_i_i_cast_i_fu_361_p1 = $unsigned(sh_assign_4_i_i_i_cast_i_fu_357_p1);

assign tmp_95_i_i_i_i_fu_365_p2 = p_Result_33_fu_309_p3 >> tmp_94_i_i_i_cast_i_fu_361_p1;

assign tmp_96_i_i_i_i_fu_371_p1 = $unsigned(sh_assign_4_i_i_i_cast_i_fu_357_p1);

assign tmp_97_i_i_i_i_fu_375_p2 = tmp_i_i_i_i_fu_317_p1 << tmp_96_i_i_i_i_fu_371_p1;

assign tmp_fu_381_p3 = tmp_95_i_i_i_i_fu_365_p2[ap_const_lv32_34];

assign tmp_i_fu_277_p2 = ($signed(height_cast_i_cast_fu_274_p1) + $signed(ap_const_lv10_3FE));

assign tmp_i_i_fu_256_p2 = (r_i_i_reg_158 > ap_const_lv8_78? 1'b1: 1'b0);

assign tmp_i_i_i_cast_i_fu_345_p1 = $signed(tmp_i_i_i_i_219_fu_339_p2);

assign tmp_i_i_i_i_219_fu_339_p2 = (ap_const_lv11_3FF - loc_V_fu_295_p4);

assign tmp_i_i_i_i_cast_i_fu_321_p1 = loc_V_fu_295_p4;

assign tmp_i_i_i_i_fu_317_p1 = p_Result_33_fu_309_p3;

assign width_cast_i_cast8_fu_247_p1 = width;

assign width_cast_i_cast9_fu_243_p1 = width;
always @ (posedge ap_clk) begin
    i_cast_i_cast5_reg_612[9] <= 1'b0;
end



endmodule //EdgeDetect_Top_HoughProcess_0_256_256_s

