/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_hdl  -identify  -oidb  /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/identify.db   -top  top  -hdllog  /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/compile/c0/synlog/top_identify_db_generator.srr  -encrypt  -mp  4  -uc_xmr_file  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/zconnectnew.script  -uc_namemap_file  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/design/defaultGroup/RTLDB/ESX.STT  -uc_module_file  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/vcs.xcui  -distcompmode 1 -verification_mode 0  -scm  -prodtype  protocompiler_s  -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -divnmod -continue_on_error -loadunimacro -incremental_debug 0 -debug_visibility 0 -verdi_integration 0  -devicelib  /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v  -devicelib  /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v  -scm_rule  xilinx  -sm  -encrypt  -slp  -pro  -proto -ui -fid2 -ram -sharing off -ll 2000  -ttfpmode  -ucdb  /home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb   -jobname  "identify_db_generator" 
relcom:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_hdl -identify -oidb ../identify.db -top top -hdllog ../synlog/top_identify_db_generator.srr -encrypt -mp 4 -uc_xmr_file ../../../../top_ucdb/design/defaultGroup/zconnectnew.script -uc_namemap_file ../../../../top_ucdb/design/defaultGroup/RTLDB/ESX.STT -uc_module_file ../../../../top_ucdb/vcs.xcui -distcompmode 1 -verification_mode 0 -scm -prodtype protocompiler_s -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -divnmod -continue_on_error -loadunimacro -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v -devicelib /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v -scm_rule xilinx -sm -encrypt -slp -pro -proto -ui -fid2 -ram -sharing off -ll 2000 -ttfpmode -ucdb ../../../../top_ucdb -jobname "identify_db_generator"
rc:0 success:1 runtime:2
file:../synlog/top_identify_db_generator.srr|io:o|time:1681051069|size:3486|exec:0|csum:
file:../../../../top_ucdb/design/defaultGroup/zconnectnew.script|io:i|time:1681051065|size:0|exec:0|csum:
file:../../../../top_ucdb/design/defaultGroup/RTLDB/ESX.STT|io:i|time:1681051066|size:13080|exec:0|csum:
file:../../../../top_ucdb/vcs.xcui|io:i|time:1681051066|size:9480|exec:0|csum:
file:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v|io:i|time:1649478171|size:573694|exec:0|csum:
file:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v|io:i|time:1649478171|size:2515985|exec:0|csum:
file:../identify.db|io:o|time:1681051069|size:29858|exec:0|csum:
file:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/linux_a_64/c_hdl|io:i|time:1649478688|size:9087656|exec:1|csum:
file:/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/bin/c_hdl|io:i|time:1649478584|size:367|exec:1|csum:
