# ğŸ§ª Verilog HDL Lab: XOR with a Twoâ€‘Layer Artificial Neural Network

This lab implements a **2â€“2â€“1 ANN** with **step activations** in Verilog to realize the XOR logic.

## âœ¨ Design Idea
- Hidden neuron **H1** approximates **OR**: `H1 = step(A + B âˆ’ 0.5)`  
- Hidden neuron **H2** approximates **AND**: `H2 = step(A + B âˆ’ 1.5)`  
- Output neuron: `Y = step( 1Â·H1 âˆ’ 2Â·H2 âˆ’ 0.5 )`  

All neurons use fixedâ€‘point **Q4.4** scaling (scale = 16).  
Thresholds are encoded as biases: `âˆ’0.5 â†’ âˆ’8`, `âˆ’1.5 â†’ âˆ’24`.  
Weights: `1 â†’ +16`, `âˆ’2 â†’ âˆ’32`.

## ğŸ“ Files
- `activation_step.v` â€” step activation `y = (x > 0)`  
- `neuron.v` â€” generic perceptron with 2 inputs (fixedâ€‘point)  
- `xor_ann.v` â€” top module wiring two hidden neurons + one output neuron  
- `tb_xor_ann.v` â€” simulation testbench (Icarus/ModelSim)  
- `nexys_a7_xor_ann.xdc` â€” optional constraint snippet (SW0=A, SW1=B, LED0=Y)

## â–¶ï¸ Simulate (Icarus Verilog)
```bash
iverilog -g2012 -o sim.vvp activation_step.v neuron.v xor_ann.v tb_xor_ann.v
vvp sim.vvp
# Expected:
# A B | H1 H2 | Y
# 0 0 |  0  0 | 0
# 0 1 |  1  0 | 1
# 1 0 |  1  0 | 1
# 1 1 |  1  1 | 0
```

## ğŸ› ï¸ Synthesize on FPGA (Vivado, Nexys A7)
1. Create project, add `activation_step.v`, `neuron.v`, `xor_ann.v`.  
2. Add constraints from `nexys_a7_xor_ann.xdc` (map SW0â†’A, SW1â†’B, LED0â†’Y).  
3. Set `xor_ann` as top and **Generate Bitstream**.  
4. Flip switches and observe LED: `Y = A âŠ• B`.

## ğŸ” Notes
- The design is **purely combinational**â€”no clock needed.  
- To explore pipelining, register each neuronâ€™s sum and output.  
- You can tweak weights/biases to realize other logic (AND/OR/NAND).

---

Made for quick classroom demos of how **ANNs can implement logic** using weighted sums + thresholds.
