Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 19:41:38 2020
| Host         : LAPTOP-CLS9L759 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (402)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1150)
5. checking no_input_delay (4)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (402)
--------------------------
 There are 402 register/latch pins with no clock driven by root clock pin: display/pix_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1150)
---------------------------------------------------
 There are 1150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.429        0.000                      0                  247        0.151        0.000                      0                  247        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.429        0.000                      0                  247        0.151        0.000                      0                  247        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 2.636ns (47.220%)  route 2.946ns (52.780%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  nolabel_line34/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    nolabel_line34/one_second_counter_reg[16]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  nolabel_line34/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.316    nolabel_line34/one_second_counter_reg[20]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.650 r  nolabel_line34/one_second_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.650    nolabel_line34/one_second_counter_reg[24]_i_1_n_6
    SLICE_X40Y31         FDCE                                         r  nolabel_line34/one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.437    14.778    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  nolabel_line34/one_second_counter_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X40Y31         FDCE (Setup_fdce_C_D)        0.062    15.079    nolabel_line34/one_second_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 display/V_SCAN_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.597ns (30.889%)  route 3.573ns (69.111%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.569     5.090    display/CLK_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  display/V_SCAN_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  display/V_SCAN_reg[8]/Q
                         net (fo=50, routed)          1.140     6.708    display/o_y[8]
    SLICE_X47Y8          LUT5 (Prop_lut5_I2_O)        0.323     7.031 r  display/VSYNC_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.546     7.577    display/VSYNC_OBUF_inst_i_2_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.326     7.903 f  display/V_SCAN[9]_i_4/O
                         net (fo=2, routed)           0.412     8.316    display/V_SCAN[9]_i_4_n_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.118     8.434 r  display/V_SCAN[9]_i_6/O
                         net (fo=10, routed)          0.871     9.305    display/V_SCAN[9]_i_6_n_0
    SLICE_X48Y10         LUT3 (Prop_lut3_I1_O)        0.352     9.657 r  display/V_SCAN[6]_i_1/O
                         net (fo=1, routed)           0.604    10.260    display/p_1_in[6]
    SLICE_X50Y10         FDRE                                         r  display/V_SCAN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.450    14.791    display/CLK_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  display/V_SCAN_reg[6]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X50Y10         FDRE (Setup_fdre_C_D)       -0.260    14.770    display/V_SCAN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 2.541ns (46.306%)  route 2.946ns (53.694%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  nolabel_line34/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    nolabel_line34/one_second_counter_reg[16]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  nolabel_line34/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.316    nolabel_line34/one_second_counter_reg[20]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.555 r  nolabel_line34/one_second_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.555    nolabel_line34/one_second_counter_reg[24]_i_1_n_5
    SLICE_X40Y31         FDCE                                         r  nolabel_line34/one_second_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.437    14.778    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  nolabel_line34/one_second_counter_reg[26]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X40Y31         FDCE (Setup_fdce_C_D)        0.062    15.079    nolabel_line34/one_second_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 2.525ns (46.149%)  route 2.946ns (53.851%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  nolabel_line34/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    nolabel_line34/one_second_counter_reg[16]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.316 r  nolabel_line34/one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.316    nolabel_line34/one_second_counter_reg[20]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.539 r  nolabel_line34/one_second_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.539    nolabel_line34/one_second_counter_reg[24]_i_1_n_7
    SLICE_X40Y31         FDCE                                         r  nolabel_line34/one_second_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.437    14.778    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  nolabel_line34/one_second_counter_reg[24]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X40Y31         FDCE (Setup_fdce_C_D)        0.062    15.079    nolabel_line34/one_second_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.522ns (46.120%)  route 2.946ns (53.880%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  nolabel_line34/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    nolabel_line34/one_second_counter_reg[16]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.536 r  nolabel_line34/one_second_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.536    nolabel_line34/one_second_counter_reg[20]_i_1_n_6
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[21]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)        0.062    15.078    nolabel_line34/one_second_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 2.501ns (45.912%)  route 2.946ns (54.088%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  nolabel_line34/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    nolabel_line34/one_second_counter_reg[16]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.515 r  nolabel_line34/one_second_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.515    nolabel_line34/one_second_counter_reg[20]_i_1_n_4
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[23]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)        0.062    15.078    nolabel_line34/one_second_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 2.427ns (45.167%)  route 2.946ns (54.833%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  nolabel_line34/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    nolabel_line34/one_second_counter_reg[16]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.441 r  nolabel_line34/one_second_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.441    nolabel_line34/one_second_counter_reg[20]_i_1_n_5
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[22]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)        0.062    15.078    nolabel_line34/one_second_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.411ns (45.004%)  route 2.946ns (54.996%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.202 r  nolabel_line34/one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.202    nolabel_line34/one_second_counter_reg[16]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.425 r  nolabel_line34/one_second_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.425    nolabel_line34/one_second_counter_reg[20]_i_1_n_7
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  nolabel_line34/one_second_counter_reg[20]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)        0.062    15.078    nolabel_line34/one_second_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.408ns (44.973%)  route 2.946ns (55.027%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.422 r  nolabel_line34/one_second_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.422    nolabel_line34/one_second_counter_reg[16]_i_1_n_6
    SLICE_X40Y29         FDCE                                         r  nolabel_line34/one_second_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  nolabel_line34/one_second_counter_reg[17]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y29         FDCE (Setup_fdce_C_D)        0.062    15.078    nolabel_line34/one_second_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 nolabel_line34/one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line34/one_second_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 2.387ns (44.756%)  route 2.946ns (55.244%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.546     5.067    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  nolabel_line34/one_second_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 f  nolabel_line34/one_second_counter_reg[0]/Q
                         net (fo=3, routed)           0.686     6.209    nolabel_line34/one_second_counter_reg[0]
    SLICE_X41Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.333 r  nolabel_line34/displayed_number[0]_i_11/O
                         net (fo=1, routed)           0.263     6.596    nolabel_line34/displayed_number[0]_i_11_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.720 f  nolabel_line34/displayed_number[0]_i_5/O
                         net (fo=2, routed)           0.449     7.169    nolabel_line34/displayed_number[0]_i_5_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.293 f  nolabel_line34/one_second_counter[0]_i_9/O
                         net (fo=1, routed)           0.544     7.837    nolabel_line34/one_second_counter[0]_i_9_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  nolabel_line34/one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.151     8.112    nolabel_line34/one_second_counter[0]_i_8_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.236 r  nolabel_line34/one_second_counter[0]_i_7/O
                         net (fo=28, routed)          0.854     9.090    nolabel_line34/one_second_counter[0]_i_7_n_0
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.214 r  nolabel_line34/one_second_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.214    nolabel_line34/one_second_counter[0]_i_6_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.746 r  nolabel_line34/one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.746    nolabel_line34/one_second_counter_reg[0]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.860 r  nolabel_line34/one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.860    nolabel_line34/one_second_counter_reg[4]_i_1_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.974 r  nolabel_line34/one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.974    nolabel_line34/one_second_counter_reg[8]_i_1_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.088 r  nolabel_line34/one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.088    nolabel_line34/one_second_counter_reg[12]_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.401 r  nolabel_line34/one_second_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.401    nolabel_line34/one_second_counter_reg[16]_i_1_n_4
    SLICE_X40Y29         FDCE                                         r  nolabel_line34/one_second_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.436    14.777    nolabel_line34/CLK_IBUF_BUFG
    SLICE_X40Y29         FDCE                                         r  nolabel_line34/one_second_counter_reg[19]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y29         FDCE (Setup_fdce_C_D)        0.062    15.078    nolabel_line34/one_second_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/p_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.562     1.445    mouse/mouse_unit/CLK_IBUF_BUFG
    SLICE_X31Y8          FDCE                                         r  mouse/mouse_unit/btn_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  mouse/mouse_unit/btn_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.684    mouse/mouse_unit/btn_reg[0]
    SLICE_X30Y8          LUT5 (Prop_lut5_I0_O)        0.045     1.729 r  mouse/mouse_unit/p_reg_i_1/O
                         net (fo=1, routed)           0.000     1.729    mouse/mouse_unit_n_35
    SLICE_X30Y8          FDCE                                         r  mouse/p_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.831     1.958    mouse/CLK_IBUF_BUFG
    SLICE_X30Y8          FDCE                                         r  mouse/p_reg_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y8          FDCE (Hold_fdce_C_D)         0.120     1.578    mouse/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.455%)  route 0.373ns (72.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.563     1.446    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X33Y4          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.373     1.960    mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg_n_0_[10]
    SLICE_X36Y3          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.832     1.959    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y3          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.072     1.782    mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/mouse_unit/x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.563     1.446    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X36Y3          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.126     1.713    mouse/mouse_unit/x_next0_in[5]
    SLICE_X37Y2          FDCE                                         r  mouse/mouse_unit/x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.833     1.960    mouse/mouse_unit/CLK_IBUF_BUFG
    SLICE_X37Y2          FDCE                                         r  mouse/mouse_unit/x_reg_reg[5]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X37Y2          FDCE (Hold_fdce_C_D)         0.070     1.533    mouse/mouse_unit/x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/mouse_unit/x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.643%)  route 0.384ns (67.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.563     1.446    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X37Y3          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[5]/Q
                         net (fo=3, routed)           0.384     1.971    mouse/mouse_unit/x_next0_in[4]
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.045     2.016 r  mouse/mouse_unit/x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.016    mouse/mouse_unit/x_reg[8]_i_1_n_0
    SLICE_X34Y6          FDCE                                         r  mouse/mouse_unit/x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.831     1.958    mouse/mouse_unit/CLK_IBUF_BUFG
    SLICE_X34Y6          FDCE                                         r  mouse/mouse_unit/x_reg_reg[8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y6          FDCE (Hold_fdce_C_D)         0.120     1.829    mouse/mouse_unit/x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.563     1.446    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X38Y3          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.111     1.722    mouse/mouse_unit/ps2_unit/ps2_rx_unit/Q[1]
    SLICE_X37Y4          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.832     1.959    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X37Y4          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[1]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.070     1.532    mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.778%)  route 0.150ns (44.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.565     1.448    display/CLK_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  display/V_SCAN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/V_SCAN_reg[1]/Q
                         net (fo=53, routed)          0.150     1.739    display/o_y[1]
    SLICE_X52Y8          LUT5 (Prop_lut5_I2_O)        0.048     1.787 r  display/V_SCAN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    display/p_1_in[3]
    SLICE_X52Y8          FDRE                                         r  display/V_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.836     1.963    display/CLK_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  display/V_SCAN_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.131     1.592    display/V_SCAN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display/V_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/V_SCAN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.565     1.448    display/CLK_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  display/V_SCAN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/V_SCAN_reg[1]/Q
                         net (fo=53, routed)          0.150     1.739    display/o_y[1]
    SLICE_X52Y8          LUT4 (Prop_lut4_I2_O)        0.045     1.784 r  display/V_SCAN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    display/p_1_in[2]
    SLICE_X52Y8          FDRE                                         r  display/V_SCAN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.836     1.963    display/CLK_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  display/V_SCAN_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.121     1.582    display/V_SCAN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.562     1.445    mouse/mouse_unit/ps2_unit/ps2_tx_unit/CLK_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.148     1.593 r  mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg[7]/Q
                         net (fo=1, routed)           0.090     1.683    mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg_n_0_[7]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.101     1.784 r  mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.784    mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_next[6]
    SLICE_X30Y7          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.831     1.958    mouse/mouse_unit/ps2_unit/ps2_tx_unit/CLK_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y7          FDCE (Hold_fdce_C_D)         0.131     1.576    mouse/mouse_unit/ps2_unit/ps2_tx_unit/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/mouse_unit/x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.563     1.446    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X38Y3          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.122     1.732    mouse/mouse_unit/rx_data[1]
    SLICE_X38Y2          FDCE                                         r  mouse/mouse_unit/x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.833     1.960    mouse/mouse_unit/CLK_IBUF_BUFG
    SLICE_X38Y2          FDCE                                         r  mouse/mouse_unit/x_reg_reg[1]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y2          FDCE (Hold_fdce_C_D)         0.059     1.522    mouse/mouse_unit/x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mouse/mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/mouse_unit/ps2_unit/ps2_tx_unit/f_ps2c_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.562     1.445    mouse/mouse_unit/ps2_unit/ps2_rx_unit/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_reg[1]/Q
                         net (fo=4, routed)           0.076     1.649    mouse/mouse_unit/ps2_unit/ps2_rx_unit/filter_reg_reg[1]_0[0]
    SLICE_X28Y8          LUT5 (Prop_lut5_I0_O)        0.099     1.748 r  mouse/mouse_unit/ps2_unit/ps2_rx_unit/f_ps2c_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    mouse/mouse_unit/ps2_unit/ps2_tx_unit/f_ps2c_reg_reg_0
    SLICE_X28Y8          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_tx_unit/f_ps2c_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.832     1.959    mouse/mouse_unit/ps2_unit/ps2_tx_unit/CLK_IBUF_BUFG
    SLICE_X28Y8          FDCE                                         r  mouse/mouse_unit/ps2_unit/ps2_tx_unit/f_ps2c_reg_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y8          FDCE (Hold_fdce_C_D)         0.091     1.536    mouse/mouse_unit/ps2_unit/ps2_tx_unit/f_ps2c_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y9    display/V_SCAN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y8    display/V_SCAN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y8    display/V_SCAN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y8    display/V_SCAN_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y8    mouse/mouse_unit/ps2_unit/ps2_tx_unit/c_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y9    mouse/mouse_unit/ps2_unit/ps2_tx_unit/c_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y9    mouse/mouse_unit/ps2_unit/ps2_tx_unit/c_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y9    mouse/mouse_unit/ps2_unit/ps2_tx_unit/c_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y7    mouse/mouse_unit/ps2_unit/ps2_tx_unit/c_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    mouse/mouse_unit/ps2_unit/ps2_tx_unit/f_ps2c_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y8    mouse/mouse_unit/ps2_unit/ps2_tx_unit/filter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y4    mouse/mouse_unit/x_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y2    mouse/mouse_unit/x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y3    mouse/mouse_unit/x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y3    mouse/mouse_unit/x_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y3    mouse/mouse_unit/x_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    mouse/mouse_unit/x_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y2    mouse/mouse_unit/x_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y2    mouse/mouse_unit/x_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    display/V_SCAN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   display/V_SCAN_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    display/V_SCAN_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    display/V_SCAN_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    display/V_SCAN_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   nolabel_line34/displayed_number_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   nolabel_line34/displayed_number_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   nolabel_line34/displayed_number_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   nolabel_line34/displayed_number_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   nolabel_line34/displayed_number_reg[14]/C



