$date
	Sat Mar 15 02:56:00 2025
$end
$version
	QuestaSim Version 2024.3_1
$end
$timescale
	1ns
$end

$scope module top $end
$var reg 1 ! clk $end
$var reg 1 " rst $end

$scope module s1 $end
$var wire 1 # clk $end
$var wire 1 $ qbar $end
$var wire 1 % rst $end
$var wire 1 & sr [1] $end
$var wire 1 ' sr [0] $end
$var reg 1 ( q $end
$upscope $end

$scope module sint $end
$var wire 1 # clk $end
$var wire 1 % rst $end
$var reg 1 ) q $end
$var reg 1 * qbar $end
$var reg 2 + sr [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
0%
0#
x$
0!
0"
x(
x)
x*
bx +
$end
#10
1!
1"
1#
1%
0(
b11 +
1$
1*
0)
1'
1&
#20
0!
0"
0#
0%
#30
1!
1#
x(
b10 +
x$
x*
x)
0'
#40
0!
0#
#50
1!
1#
1(
b1 +
0$
0*
1)
1'
0&
#60
0!
0#
#70
1!
1#
0(
1$
1*
0)
#80
0!
0#
#90
1!
1#
b0 +
0'
