`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10.10.2021 03:44:10
// Design Name: 
// Module Name: Lab4_2verilog
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Lab4_2verilog(
    input [3:0]x,
    output [4:0]y
    );
    assign y[0] =    (x[3] | x[2] |~x[1] | x[0]) 
                    &(x[3] |~x[2] | x[1] |~x[0])
                    &(x[3] |~x[2] |~x[1] |~x[0])
                    &(~x[3]| x[2] | x[1] | x[0])
                    &(~x[3]| x[2] | x[1] |~x[0]) ;
                    
    assign y[1] =    (x[3] | x[2] | x[1] |~x[0]) 
                    &(x[3] | x[2] |~x[1] |~x[0])
                    &(x[3] |~x[2] | x[1] |~x[0])
                    &(x[3] |~x[2] |~x[1] | x[0])
                    &(~x[3]| x[2] | x[1] | x[0])
                    &(~x[3]| x[2] | x[1] |~x[0]) ;
                    
    assign y[2] =    (x[3] | x[2] | x[1] | x[0]) 
                    &(x[3] | x[2] |~x[1] |~x[0])
                    &(x[3] |~x[2] | x[1] | x[0])
                    &(x[3] |~x[2] |~x[1] | x[0])
                    &(x[3] |~x[2] |~x[1] |~x[0])
                    &(~x[3]| x[2] | x[1] |~x[0]) ;
                    
    assign y[3] =    (x[3] | x[2] | x[1] | x[0]) 
                    &(x[3] | x[2] | x[1] |~x[0])
                    &(x[3] | x[2] |~x[1] | x[0])
                    &(x[3] |~x[2] |~x[1] | x[0])
                    &(x[3] |~x[2] |~x[1] |~x[0])
                    &(~x[3]| x[2] | x[1] | x[0]) ;
    
    assign y[4] =    (x[3] | x[2] | x[1] | x[0]) 
                    &(x[3] | x[2] | x[1] |~x[0])
                    &(x[3] | x[2] |~x[1] | x[0])
                    &(x[3] | x[2] |~x[1] |~x[0])
                    &(x[3] |~x[2] | x[1] | x[0])
                    &(x[3] |~x[2] | x[1] |~x[0]) ;
                    
endmodule
