// Seed: 1661438154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_7;
  id_8(
      id_5, 1, id_7
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output logic id_1,
    output wor id_2,
    input supply0 id_3
);
  tri0 id_5;
  assign id_5 = id_3;
  if (1) id_6 : assert property (@(posedge 1) 1) id_1 <= "";
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
