
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f88  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003094  08003094  00013094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030b8  080030b8  000200ac  2**0
                  CONTENTS
  4 .ARM          00000000  080030b8  080030b8  000200ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030b8  080030b8  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030b8  080030b8  000130b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030bc  080030bc  000130bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  080030c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  200000ac  0800316c  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  0800316c  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b161  00000000  00000000  000200d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002028  00000000  00000000  0002b236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b30  00000000  00000000  0002d260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a00  00000000  00000000  0002dd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b65  00000000  00000000  0002e790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cbf3  00000000  00000000  000462f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085f83  00000000  00000000  00052ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d8e6b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d80  00000000  00000000  000d8ec0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000ac 	.word	0x200000ac
 8000128:	00000000 	.word	0x00000000
 800012c:	0800307c 	.word	0x0800307c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b0 	.word	0x200000b0
 8000148:	0800307c 	.word	0x0800307c

0800014c <getKeyInput>:


int buttonFlag[NUM_OF_BUTTON] = {0};
int LongPressTimer[NUM_OF_BUTTON] = {0};

void getKeyInput(){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	for (int i=0; i < NUM_OF_BUTTON; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e073      	b.n	8000240 <getKeyInput+0xf4>
		debounceBuffer_1[i] = debounceBuffer_2[i];
 8000158:	4a3d      	ldr	r2, [pc, #244]	; (8000250 <getKeyInput+0x104>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4413      	add	r3, r2
 800015e:	7819      	ldrb	r1, [r3, #0]
 8000160:	4a3c      	ldr	r2, [pc, #240]	; (8000254 <getKeyInput+0x108>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	4413      	add	r3, r2
 8000166:	460a      	mov	r2, r1
 8000168:	701a      	strb	r2, [r3, #0]
		debounceBuffer_2[i] = debounceBuffer_3[i];
 800016a:	4a3b      	ldr	r2, [pc, #236]	; (8000258 <getKeyInput+0x10c>)
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	4413      	add	r3, r2
 8000170:	7819      	ldrb	r1, [r3, #0]
 8000172:	4a37      	ldr	r2, [pc, #220]	; (8000250 <getKeyInput+0x104>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4413      	add	r3, r2
 8000178:	460a      	mov	r2, r1
 800017a:	701a      	strb	r2, [r3, #0]
		debounceBuffer_3[i] = HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 800017c:	4a37      	ldr	r2, [pc, #220]	; (800025c <getKeyInput+0x110>)
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000184:	4936      	ldr	r1, [pc, #216]	; (8000260 <getKeyInput+0x114>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800018c:	4619      	mov	r1, r3
 800018e:	4610      	mov	r0, r2
 8000190:	f001 fe6e 	bl	8001e70 <HAL_GPIO_ReadPin>
 8000194:	4603      	mov	r3, r0
 8000196:	4619      	mov	r1, r3
 8000198:	4a2f      	ldr	r2, [pc, #188]	; (8000258 <getKeyInput+0x10c>)
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	4413      	add	r3, r2
 800019e:	460a      	mov	r2, r1
 80001a0:	701a      	strb	r2, [r3, #0]
		if ((debounceBuffer_1[i] == debounceBuffer_2[i]) && (debounceBuffer_2[i] == debounceBuffer_3[i])){
 80001a2:	4a2c      	ldr	r2, [pc, #176]	; (8000254 <getKeyInput+0x108>)
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	4413      	add	r3, r2
 80001a8:	781a      	ldrb	r2, [r3, #0]
 80001aa:	4929      	ldr	r1, [pc, #164]	; (8000250 <getKeyInput+0x104>)
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	440b      	add	r3, r1
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	429a      	cmp	r2, r3
 80001b4:	d141      	bne.n	800023a <getKeyInput+0xee>
 80001b6:	4a26      	ldr	r2, [pc, #152]	; (8000250 <getKeyInput+0x104>)
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	4413      	add	r3, r2
 80001bc:	781a      	ldrb	r2, [r3, #0]
 80001be:	4926      	ldr	r1, [pc, #152]	; (8000258 <getKeyInput+0x10c>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	440b      	add	r3, r1
 80001c4:	781b      	ldrb	r3, [r3, #0]
 80001c6:	429a      	cmp	r2, r3
 80001c8:	d137      	bne.n	800023a <getKeyInput+0xee>
			if (buttonBuffer[i] != debounceBuffer_3[i]){
 80001ca:	4a26      	ldr	r2, [pc, #152]	; (8000264 <getKeyInput+0x118>)
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	4413      	add	r3, r2
 80001d0:	781a      	ldrb	r2, [r3, #0]
 80001d2:	4921      	ldr	r1, [pc, #132]	; (8000258 <getKeyInput+0x10c>)
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	440b      	add	r3, r1
 80001d8:	781b      	ldrb	r3, [r3, #0]
 80001da:	429a      	cmp	r2, r3
 80001dc:	d019      	beq.n	8000212 <getKeyInput+0xc6>
				buttonBuffer[i] = debounceBuffer_3[i];
 80001de:	4a1e      	ldr	r2, [pc, #120]	; (8000258 <getKeyInput+0x10c>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	4413      	add	r3, r2
 80001e4:	7819      	ldrb	r1, [r3, #0]
 80001e6:	4a1f      	ldr	r2, [pc, #124]	; (8000264 <getKeyInput+0x118>)
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	4413      	add	r3, r2
 80001ec:	460a      	mov	r2, r1
 80001ee:	701a      	strb	r2, [r3, #0]
				if (buttonBuffer[i] == PRESSED){
 80001f0:	4a1c      	ldr	r2, [pc, #112]	; (8000264 <getKeyInput+0x118>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	4413      	add	r3, r2
 80001f6:	781b      	ldrb	r3, [r3, #0]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d11e      	bne.n	800023a <getKeyInput+0xee>
					buttonFlag[i] = 1;
 80001fc:	4a1a      	ldr	r2, [pc, #104]	; (8000268 <getKeyInput+0x11c>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	2101      	movs	r1, #1
 8000202:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					LongPressTimer[i] = 100;
 8000206:	4a19      	ldr	r2, [pc, #100]	; (800026c <getKeyInput+0x120>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	2164      	movs	r1, #100	; 0x64
 800020c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000210:	e013      	b.n	800023a <getKeyInput+0xee>
				}
			} else{
				LongPressTimer[i]--;
 8000212:	4a16      	ldr	r2, [pc, #88]	; (800026c <getKeyInput+0x120>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800021a:	1e5a      	subs	r2, r3, #1
 800021c:	4913      	ldr	r1, [pc, #76]	; (800026c <getKeyInput+0x120>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (LongPressTimer[i] <= 0) buttonBuffer[i] = RELEASED;
 8000224:	4a11      	ldr	r2, [pc, #68]	; (800026c <getKeyInput+0x120>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800022c:	2b00      	cmp	r3, #0
 800022e:	dc04      	bgt.n	800023a <getKeyInput+0xee>
 8000230:	4a0c      	ldr	r2, [pc, #48]	; (8000264 <getKeyInput+0x118>)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4413      	add	r3, r2
 8000236:	2201      	movs	r2, #1
 8000238:	701a      	strb	r2, [r3, #0]
	for (int i=0; i < NUM_OF_BUTTON; i++){
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	3301      	adds	r3, #1
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2b02      	cmp	r3, #2
 8000244:	dd88      	ble.n	8000158 <getKeyInput+0xc>
			}
		}
	}
}
 8000246:	bf00      	nop
 8000248:	bf00      	nop
 800024a:	3708      	adds	r7, #8
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000008 	.word	0x20000008
 8000254:	20000004 	.word	0x20000004
 8000258:	2000000c 	.word	0x2000000c
 800025c:	20000010 	.word	0x20000010
 8000260:	2000001c 	.word	0x2000001c
 8000264:	20000000 	.word	0x20000000
 8000268:	200000c8 	.word	0x200000c8
 800026c:	200000d4 	.word	0x200000d4

08000270 <isButtonPressed>:

int isButtonPressed(int index){
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	if (index >= NUM_OF_BUTTON) return 0;
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	2b02      	cmp	r3, #2
 800027c:	dd01      	ble.n	8000282 <isButtonPressed+0x12>
 800027e:	2300      	movs	r3, #0
 8000280:	e00d      	b.n	800029e <isButtonPressed+0x2e>
	if (buttonFlag[index] == 1) {
 8000282:	4a09      	ldr	r2, [pc, #36]	; (80002a8 <isButtonPressed+0x38>)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800028a:	2b01      	cmp	r3, #1
 800028c:	d106      	bne.n	800029c <isButtonPressed+0x2c>
		buttonFlag[index] = 0;
 800028e:	4a06      	ldr	r2, [pc, #24]	; (80002a8 <isButtonPressed+0x38>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2100      	movs	r1, #0
 8000294:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000298:	2301      	movs	r3, #1
 800029a:	e000      	b.n	800029e <isButtonPressed+0x2e>
	}
	return 0;
 800029c:	2300      	movs	r3, #0
}
 800029e:	4618      	mov	r0, r3
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	200000c8 	.word	0x200000c8

080002ac <clearAllLEDs>:
 */


#include "display.h"

void clearAllLEDs(){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, RED_1_Pin|AMBER_1_Pin|GREEN_1_Pin|RED_2_Pin|AMBER_2_Pin|GREEN_2_Pin, GPIO_PIN_SET);
 80002b0:	2201      	movs	r2, #1
 80002b2:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 80002b6:	4802      	ldr	r0, [pc, #8]	; (80002c0 <clearAllLEDs+0x14>)
 80002b8:	f001 fdf1 	bl	8001e9e <HAL_GPIO_WritePin>
}
 80002bc:	bf00      	nop
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	40010800 	.word	0x40010800

080002c4 <setLEDs>:

void setLEDs(int led){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
	clearAllLEDs();
 80002cc:	f7ff ffee 	bl	80002ac <clearAllLEDs>
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	3b1e      	subs	r3, #30
 80002d4:	2b03      	cmp	r3, #3
 80002d6:	d827      	bhi.n	8000328 <setLEDs+0x64>
 80002d8:	a201      	add	r2, pc, #4	; (adr r2, 80002e0 <setLEDs+0x1c>)
 80002da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002de:	bf00      	nop
 80002e0:	080002f1 	.word	0x080002f1
 80002e4:	080002ff 	.word	0x080002ff
 80002e8:	0800030d 	.word	0x0800030d
 80002ec:	0800031b 	.word	0x0800031b
	switch(led){
		case RED_GREEN:
			HAL_GPIO_WritePin(GPIOA, RED_1_Pin|GREEN_2_Pin, GPIO_PIN_RESET);
 80002f0:	2200      	movs	r2, #0
 80002f2:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80002f6:	480f      	ldr	r0, [pc, #60]	; (8000334 <setLEDs+0x70>)
 80002f8:	f001 fdd1 	bl	8001e9e <HAL_GPIO_WritePin>
			break;
 80002fc:	e015      	b.n	800032a <setLEDs+0x66>
		case RED_AMBER:
			HAL_GPIO_WritePin(GPIOA, RED_1_Pin|AMBER_2_Pin, GPIO_PIN_RESET);
 80002fe:	2200      	movs	r2, #0
 8000300:	f44f 7108 	mov.w	r1, #544	; 0x220
 8000304:	480b      	ldr	r0, [pc, #44]	; (8000334 <setLEDs+0x70>)
 8000306:	f001 fdca 	bl	8001e9e <HAL_GPIO_WritePin>
			break;
 800030a:	e00e      	b.n	800032a <setLEDs+0x66>
		case GREEN_RED:
			HAL_GPIO_WritePin(GPIOA, GREEN_1_Pin|RED_2_Pin, GPIO_PIN_RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8000312:	4808      	ldr	r0, [pc, #32]	; (8000334 <setLEDs+0x70>)
 8000314:	f001 fdc3 	bl	8001e9e <HAL_GPIO_WritePin>
			break;
 8000318:	e007      	b.n	800032a <setLEDs+0x66>
		case AMBER_RED:
			HAL_GPIO_WritePin(GPIOA, AMBER_1_Pin|RED_2_Pin, GPIO_PIN_RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000320:	4804      	ldr	r0, [pc, #16]	; (8000334 <setLEDs+0x70>)
 8000322:	f001 fdbc 	bl	8001e9e <HAL_GPIO_WritePin>
			break;
 8000326:	e000      	b.n	800032a <setLEDs+0x66>
		default:
			break;
 8000328:	bf00      	nop
	}
}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40010800 	.word	0x40010800

08000338 <blinkLEDs>:

void blinkLEDs(int led){
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
	switch (led){
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2b24      	cmp	r3, #36	; 0x24
 8000344:	d015      	beq.n	8000372 <blinkLEDs+0x3a>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2b24      	cmp	r3, #36	; 0x24
 800034a:	dc18      	bgt.n	800037e <blinkLEDs+0x46>
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2b22      	cmp	r3, #34	; 0x22
 8000350:	d003      	beq.n	800035a <blinkLEDs+0x22>
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2b23      	cmp	r3, #35	; 0x23
 8000356:	d006      	beq.n	8000366 <blinkLEDs+0x2e>
			break;
		case GREEN:
			HAL_GPIO_TogglePin(GPIOA, GREEN_1_Pin|GREEN_2_Pin);
			break;
	}
}
 8000358:	e011      	b.n	800037e <blinkLEDs+0x46>
			HAL_GPIO_TogglePin(GPIOA, RED_1_Pin|RED_2_Pin);
 800035a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800035e:	480a      	ldr	r0, [pc, #40]	; (8000388 <blinkLEDs+0x50>)
 8000360:	f001 fdb5 	bl	8001ece <HAL_GPIO_TogglePin>
			break;
 8000364:	e00b      	b.n	800037e <blinkLEDs+0x46>
			HAL_GPIO_TogglePin(GPIOA, AMBER_1_Pin|AMBER_2_Pin);
 8000366:	f44f 7110 	mov.w	r1, #576	; 0x240
 800036a:	4807      	ldr	r0, [pc, #28]	; (8000388 <blinkLEDs+0x50>)
 800036c:	f001 fdaf 	bl	8001ece <HAL_GPIO_TogglePin>
			break;
 8000370:	e005      	b.n	800037e <blinkLEDs+0x46>
			HAL_GPIO_TogglePin(GPIOA, GREEN_1_Pin|GREEN_2_Pin);
 8000372:	f44f 6190 	mov.w	r1, #1152	; 0x480
 8000376:	4804      	ldr	r0, [pc, #16]	; (8000388 <blinkLEDs+0x50>)
 8000378:	f001 fda9 	bl	8001ece <HAL_GPIO_TogglePin>
			break;
 800037c:	bf00      	nop
}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40010800 	.word	0x40010800

0800038c <display7SEG>:

void display7SEG(int seg, int num){
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]
	if (seg == 1){
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	2b01      	cmp	r3, #1
 800039a:	d158      	bne.n	800044e <display7SEG+0xc2>
		turnAll7SEG_1();
 800039c:	f000 f950 	bl	8000640 <turnAll7SEG_1>
 80003a0:	683b      	ldr	r3, [r7, #0]
 80003a2:	2b09      	cmp	r3, #9
 80003a4:	d850      	bhi.n	8000448 <display7SEG+0xbc>
 80003a6:	a201      	add	r2, pc, #4	; (adr r2, 80003ac <display7SEG+0x20>)
 80003a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ac:	080003d5 	.word	0x080003d5
 80003b0:	080003e1 	.word	0x080003e1
 80003b4:	080003f1 	.word	0x080003f1
 80003b8:	080003fd 	.word	0x080003fd
 80003bc:	08000409 	.word	0x08000409
 80003c0:	08000415 	.word	0x08000415
 80003c4:	08000421 	.word	0x08000421
 80003c8:	0800042d 	.word	0x0800042d
 80003cc:	08000519 	.word	0x08000519
 80003d0:	0800043d 	.word	0x0800043d
		switch (num){
			case 0:
				HAL_GPIO_WritePin(GPIOB, SEG1_6_Pin, GPIO_PIN_SET);
 80003d4:	2201      	movs	r2, #1
 80003d6:	2140      	movs	r1, #64	; 0x40
 80003d8:	4854      	ldr	r0, [pc, #336]	; (800052c <display7SEG+0x1a0>)
 80003da:	f001 fd60 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80003de:	e0a0      	b.n	8000522 <display7SEG+0x196>
			case 1:
				clear7SEG_1();
 80003e0:	f000 f916 	bl	8000610 <clear7SEG_1>
				HAL_GPIO_WritePin(GPIOB, SEG1_1_Pin|SEG1_2_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2106      	movs	r1, #6
 80003e8:	4850      	ldr	r0, [pc, #320]	; (800052c <display7SEG+0x1a0>)
 80003ea:	f001 fd58 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80003ee:	e098      	b.n	8000522 <display7SEG+0x196>
			case 2:
				HAL_GPIO_WritePin(GPIOB, SEG1_2_Pin|SEG1_5_Pin, GPIO_PIN_SET);
 80003f0:	2201      	movs	r2, #1
 80003f2:	2124      	movs	r1, #36	; 0x24
 80003f4:	484d      	ldr	r0, [pc, #308]	; (800052c <display7SEG+0x1a0>)
 80003f6:	f001 fd52 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80003fa:	e092      	b.n	8000522 <display7SEG+0x196>
			case 3:
				HAL_GPIO_WritePin(GPIOB, SEG1_4_Pin|SEG1_5_Pin, GPIO_PIN_SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2130      	movs	r1, #48	; 0x30
 8000400:	484a      	ldr	r0, [pc, #296]	; (800052c <display7SEG+0x1a0>)
 8000402:	f001 fd4c 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 8000406:	e08c      	b.n	8000522 <display7SEG+0x196>
			case 4:
				HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_3_Pin|SEG1_4_Pin, GPIO_PIN_SET);
 8000408:	2201      	movs	r2, #1
 800040a:	2119      	movs	r1, #25
 800040c:	4847      	ldr	r0, [pc, #284]	; (800052c <display7SEG+0x1a0>)
 800040e:	f001 fd46 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 8000412:	e086      	b.n	8000522 <display7SEG+0x196>
			case 5:
				HAL_GPIO_WritePin(GPIOB, SEG1_1_Pin|SEG1_4_Pin, GPIO_PIN_SET);
 8000414:	2201      	movs	r2, #1
 8000416:	2112      	movs	r1, #18
 8000418:	4844      	ldr	r0, [pc, #272]	; (800052c <display7SEG+0x1a0>)
 800041a:	f001 fd40 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 800041e:	e080      	b.n	8000522 <display7SEG+0x196>
			case 6:
				HAL_GPIO_WritePin(GPIOB, SEG1_1_Pin, GPIO_PIN_SET);
 8000420:	2201      	movs	r2, #1
 8000422:	2102      	movs	r1, #2
 8000424:	4841      	ldr	r0, [pc, #260]	; (800052c <display7SEG+0x1a0>)
 8000426:	f001 fd3a 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 800042a:	e07a      	b.n	8000522 <display7SEG+0x196>
			case 7:
				clear7SEG_1();
 800042c:	f000 f8f0 	bl	8000610 <clear7SEG_1>
				HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	2107      	movs	r1, #7
 8000434:	483d      	ldr	r0, [pc, #244]	; (800052c <display7SEG+0x1a0>)
 8000436:	f001 fd32 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 800043a:	e072      	b.n	8000522 <display7SEG+0x196>
			case 8:
				break;
			case 9:
				HAL_GPIO_WritePin(GPIOB, SEG1_4_Pin, GPIO_PIN_SET);
 800043c:	2201      	movs	r2, #1
 800043e:	2110      	movs	r1, #16
 8000440:	483a      	ldr	r0, [pc, #232]	; (800052c <display7SEG+0x1a0>)
 8000442:	f001 fd2c 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 8000446:	e06c      	b.n	8000522 <display7SEG+0x196>
			default:
				clear7SEG();
 8000448:	f000 f8d6 	bl	80005f8 <clear7SEG>
				break;
 800044c:	e069      	b.n	8000522 <display7SEG+0x196>
		}
	} else if (seg == 2){
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	2b02      	cmp	r3, #2
 8000452:	d163      	bne.n	800051c <display7SEG+0x190>
		turnAll7SEG_2();
 8000454:	f000 f900 	bl	8000658 <turnAll7SEG_2>
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	2b09      	cmp	r3, #9
 800045c:	d859      	bhi.n	8000512 <display7SEG+0x186>
 800045e:	a201      	add	r2, pc, #4	; (adr r2, 8000464 <display7SEG+0xd8>)
 8000460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000464:	0800048d 	.word	0x0800048d
 8000468:	0800049b 	.word	0x0800049b
 800046c:	080004ad 	.word	0x080004ad
 8000470:	080004bb 	.word	0x080004bb
 8000474:	080004c9 	.word	0x080004c9
 8000478:	080004d7 	.word	0x080004d7
 800047c:	080004e5 	.word	0x080004e5
 8000480:	080004f3 	.word	0x080004f3
 8000484:	08000521 	.word	0x08000521
 8000488:	08000505 	.word	0x08000505
		switch (num){
			case 0:
				HAL_GPIO_WritePin(GPIOB, SEG2_6_Pin, GPIO_PIN_SET);
 800048c:	2201      	movs	r2, #1
 800048e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000492:	4826      	ldr	r0, [pc, #152]	; (800052c <display7SEG+0x1a0>)
 8000494:	f001 fd03 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 8000498:	e043      	b.n	8000522 <display7SEG+0x196>
			case 1:
				clear7SEG_2();
 800049a:	f000 f8c5 	bl	8000628 <clear7SEG_2>
				HAL_GPIO_WritePin(GPIOB, SEG2_1_Pin|SEG2_2_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	f44f 7140 	mov.w	r1, #768	; 0x300
 80004a4:	4821      	ldr	r0, [pc, #132]	; (800052c <display7SEG+0x1a0>)
 80004a6:	f001 fcfa 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80004aa:	e03a      	b.n	8000522 <display7SEG+0x196>
			case 2:
				HAL_GPIO_WritePin(GPIOB, SEG2_2_Pin|SEG2_5_Pin, GPIO_PIN_SET);
 80004ac:	2201      	movs	r2, #1
 80004ae:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80004b2:	481e      	ldr	r0, [pc, #120]	; (800052c <display7SEG+0x1a0>)
 80004b4:	f001 fcf3 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80004b8:	e033      	b.n	8000522 <display7SEG+0x196>
			case 3:
				HAL_GPIO_WritePin(GPIOB, SEG2_4_Pin|SEG2_5_Pin, GPIO_PIN_SET);
 80004ba:	2201      	movs	r2, #1
 80004bc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80004c0:	481a      	ldr	r0, [pc, #104]	; (800052c <display7SEG+0x1a0>)
 80004c2:	f001 fcec 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80004c6:	e02c      	b.n	8000522 <display7SEG+0x196>
			case 4:
				HAL_GPIO_WritePin(GPIOB, SEG2_0_Pin|SEG2_3_Pin|SEG2_4_Pin, GPIO_PIN_SET);
 80004c8:	2201      	movs	r2, #1
 80004ca:	f44f 6148 	mov.w	r1, #3200	; 0xc80
 80004ce:	4817      	ldr	r0, [pc, #92]	; (800052c <display7SEG+0x1a0>)
 80004d0:	f001 fce5 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80004d4:	e025      	b.n	8000522 <display7SEG+0x196>
			case 5:
				HAL_GPIO_WritePin(GPIOB, SEG2_1_Pin|SEG2_4_Pin, GPIO_PIN_SET);
 80004d6:	2201      	movs	r2, #1
 80004d8:	f44f 6110 	mov.w	r1, #2304	; 0x900
 80004dc:	4813      	ldr	r0, [pc, #76]	; (800052c <display7SEG+0x1a0>)
 80004de:	f001 fcde 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80004e2:	e01e      	b.n	8000522 <display7SEG+0x196>
			case 6:
				HAL_GPIO_WritePin(GPIOB, SEG2_1_Pin, GPIO_PIN_SET);
 80004e4:	2201      	movs	r2, #1
 80004e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004ea:	4810      	ldr	r0, [pc, #64]	; (800052c <display7SEG+0x1a0>)
 80004ec:	f001 fcd7 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 80004f0:	e017      	b.n	8000522 <display7SEG+0x196>
			case 7:
				clear7SEG_2();
 80004f2:	f000 f899 	bl	8000628 <clear7SEG_2>
				HAL_GPIO_WritePin(GPIOB, SEG2_0_Pin|SEG2_1_Pin|SEG2_2_Pin, GPIO_PIN_RESET);
 80004f6:	2200      	movs	r2, #0
 80004f8:	f44f 7160 	mov.w	r1, #896	; 0x380
 80004fc:	480b      	ldr	r0, [pc, #44]	; (800052c <display7SEG+0x1a0>)
 80004fe:	f001 fcce 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 8000502:	e00e      	b.n	8000522 <display7SEG+0x196>
			case 8:
				break;
			case 9:
				HAL_GPIO_WritePin(GPIOB, SEG2_4_Pin, GPIO_PIN_SET);
 8000504:	2201      	movs	r2, #1
 8000506:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800050a:	4808      	ldr	r0, [pc, #32]	; (800052c <display7SEG+0x1a0>)
 800050c:	f001 fcc7 	bl	8001e9e <HAL_GPIO_WritePin>
				break;
 8000510:	e007      	b.n	8000522 <display7SEG+0x196>
			default:
				clear7SEG();
 8000512:	f000 f871 	bl	80005f8 <clear7SEG>
				break;
 8000516:	e004      	b.n	8000522 <display7SEG+0x196>
				break;
 8000518:	bf00      	nop
 800051a:	e002      	b.n	8000522 <display7SEG+0x196>
		}
	}
 800051c:	bf00      	nop
 800051e:	e000      	b.n	8000522 <display7SEG+0x196>
				break;
 8000520:	bf00      	nop
}
 8000522:	bf00      	nop
 8000524:	3708      	adds	r7, #8
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	40010c00 	.word	0x40010c00

08000530 <update7SEG>:

void update7SEG(int index){
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2b03      	cmp	r3, #3
 800053c:	d846      	bhi.n	80005cc <update7SEG+0x9c>
 800053e:	a201      	add	r2, pc, #4	; (adr r2, 8000544 <update7SEG+0x14>)
 8000540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000544:	08000555 	.word	0x08000555
 8000548:	08000573 	.word	0x08000573
 800054c:	08000591 	.word	0x08000591
 8000550:	080005af 	.word	0x080005af
	switch (index){
		case 0:
			//clearENs();
			HAL_GPIO_WritePin(GPIOA, EN0_Pin, GPIO_PIN_RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800055a:	481f      	ldr	r0, [pc, #124]	; (80005d8 <update7SEG+0xa8>)
 800055c:	f001 fc9f 	bl	8001e9e <HAL_GPIO_WritePin>
			display7SEG(1, SevenSEGbuffer[index]);
 8000560:	4a1e      	ldr	r2, [pc, #120]	; (80005dc <update7SEG+0xac>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000568:	4619      	mov	r1, r3
 800056a:	2001      	movs	r0, #1
 800056c:	f7ff ff0e 	bl	800038c <display7SEG>
			break;
 8000570:	e02d      	b.n	80005ce <update7SEG+0x9e>
		case 1:
			//clearENs();
			HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000578:	4817      	ldr	r0, [pc, #92]	; (80005d8 <update7SEG+0xa8>)
 800057a:	f001 fc90 	bl	8001e9e <HAL_GPIO_WritePin>
			display7SEG(1, SevenSEGbuffer[index]);
 800057e:	4a17      	ldr	r2, [pc, #92]	; (80005dc <update7SEG+0xac>)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000586:	4619      	mov	r1, r3
 8000588:	2001      	movs	r0, #1
 800058a:	f7ff feff 	bl	800038c <display7SEG>
			break;
 800058e:	e01e      	b.n	80005ce <update7SEG+0x9e>
		case 2:
			//clearENs();
			HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000596:	4810      	ldr	r0, [pc, #64]	; (80005d8 <update7SEG+0xa8>)
 8000598:	f001 fc81 	bl	8001e9e <HAL_GPIO_WritePin>
			display7SEG(2, SevenSEGbuffer[index]);
 800059c:	4a0f      	ldr	r2, [pc, #60]	; (80005dc <update7SEG+0xac>)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005a4:	4619      	mov	r1, r3
 80005a6:	2002      	movs	r0, #2
 80005a8:	f7ff fef0 	bl	800038c <display7SEG>
			break;
 80005ac:	e00f      	b.n	80005ce <update7SEG+0x9e>
		case 3:
			//clearENs();
			HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005b4:	4808      	ldr	r0, [pc, #32]	; (80005d8 <update7SEG+0xa8>)
 80005b6:	f001 fc72 	bl	8001e9e <HAL_GPIO_WritePin>
			display7SEG(2, SevenSEGbuffer[index]);
 80005ba:	4a08      	ldr	r2, [pc, #32]	; (80005dc <update7SEG+0xac>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c2:	4619      	mov	r1, r3
 80005c4:	2002      	movs	r0, #2
 80005c6:	f7ff fee1 	bl	800038c <display7SEG>
			break;
 80005ca:	e000      	b.n	80005ce <update7SEG+0x9e>
		default:
			break;
 80005cc:	bf00      	nop
	}
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40010800 	.word	0x40010800
 80005dc:	200000ec 	.word	0x200000ec

080005e0 <clearENs>:

void clearENs(){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 80005ea:	4802      	ldr	r0, [pc, #8]	; (80005f4 <clearENs+0x14>)
 80005ec:	f001 fc57 	bl	8001e9e <HAL_GPIO_WritePin>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40010800 	.word	0x40010800

080005f8 <clear7SEG>:

void clear7SEG(){
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG1_3_Pin
 80005fc:	2201      	movs	r2, #1
 80005fe:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000602:	4802      	ldr	r0, [pc, #8]	; (800060c <clear7SEG+0x14>)
 8000604:	f001 fc4b 	bl	8001e9e <HAL_GPIO_WritePin>
	                        |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG2_0_Pin
	                        |SEG2_1_Pin|SEG2_2_Pin|SEG2_3_Pin|SEG2_4_Pin
	                        |SEG2_5_Pin|SEG2_6_Pin, GPIO_PIN_SET);
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40010c00 	.word	0x40010c00

08000610 <clear7SEG_1>:

void clear7SEG_1(){
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG1_3_Pin
 8000614:	2201      	movs	r2, #1
 8000616:	217f      	movs	r1, #127	; 0x7f
 8000618:	4802      	ldr	r0, [pc, #8]	; (8000624 <clear7SEG_1+0x14>)
 800061a:	f001 fc40 	bl	8001e9e <HAL_GPIO_WritePin>
	                        |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin, GPIO_PIN_SET);
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40010c00 	.word	0x40010c00

08000628 <clear7SEG_2>:

void clear7SEG_2(){
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, SEG2_0_Pin|SEG2_1_Pin|SEG2_2_Pin|SEG2_3_Pin
 800062c:	2201      	movs	r2, #1
 800062e:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 8000632:	4802      	ldr	r0, [pc, #8]	; (800063c <clear7SEG_2+0x14>)
 8000634:	f001 fc33 	bl	8001e9e <HAL_GPIO_WritePin>
							|SEG2_4_Pin|SEG2_5_Pin|SEG2_6_Pin, GPIO_PIN_SET);
}
 8000638:	bf00      	nop
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40010c00 	.word	0x40010c00

08000640 <turnAll7SEG_1>:
	                        |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG2_0_Pin
	                        |SEG2_1_Pin|SEG2_2_Pin|SEG2_3_Pin|SEG2_4_Pin
	                        |SEG2_5_Pin|SEG2_6_Pin, GPIO_PIN_RESET);
}

void turnAll7SEG_1(){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG1_3_Pin
 8000644:	2200      	movs	r2, #0
 8000646:	217f      	movs	r1, #127	; 0x7f
 8000648:	4802      	ldr	r0, [pc, #8]	; (8000654 <turnAll7SEG_1+0x14>)
 800064a:	f001 fc28 	bl	8001e9e <HAL_GPIO_WritePin>
	                        |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin, GPIO_PIN_RESET);
}
 800064e:	bf00      	nop
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40010c00 	.word	0x40010c00

08000658 <turnAll7SEG_2>:

void turnAll7SEG_2(){
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, SEG2_0_Pin|SEG2_1_Pin|SEG2_2_Pin|SEG2_3_Pin
 800065c:	2200      	movs	r2, #0
 800065e:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 8000662:	4802      	ldr	r0, [pc, #8]	; (800066c <turnAll7SEG_2+0x14>)
 8000664:	f001 fc1b 	bl	8001e9e <HAL_GPIO_WritePin>
							|SEG2_4_Pin|SEG2_5_Pin|SEG2_6_Pin, GPIO_PIN_RESET);
}
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40010c00 	.word	0x40010c00

08000670 <update_SevenSEGbuffer>:

void update_SevenSEGbuffer(int timer, int mode){
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
	SevenSEGbuffer[0] = timer/10;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a18      	ldr	r2, [pc, #96]	; (80006e0 <update_SevenSEGbuffer+0x70>)
 800067e:	fb82 1203 	smull	r1, r2, r2, r3
 8000682:	1092      	asrs	r2, r2, #2
 8000684:	17db      	asrs	r3, r3, #31
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	4a16      	ldr	r2, [pc, #88]	; (80006e4 <update_SevenSEGbuffer+0x74>)
 800068a:	6013      	str	r3, [r2, #0]
	SevenSEGbuffer[1] = timer%10;
 800068c:	6879      	ldr	r1, [r7, #4]
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <update_SevenSEGbuffer+0x70>)
 8000690:	fb83 2301 	smull	r2, r3, r3, r1
 8000694:	109a      	asrs	r2, r3, #2
 8000696:	17cb      	asrs	r3, r1, #31
 8000698:	1ad2      	subs	r2, r2, r3
 800069a:	4613      	mov	r3, r2
 800069c:	009b      	lsls	r3, r3, #2
 800069e:	4413      	add	r3, r2
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	1aca      	subs	r2, r1, r3
 80006a4:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <update_SevenSEGbuffer+0x74>)
 80006a6:	605a      	str	r2, [r3, #4]
	SevenSEGbuffer[2] = mode/10;
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	4a0d      	ldr	r2, [pc, #52]	; (80006e0 <update_SevenSEGbuffer+0x70>)
 80006ac:	fb82 1203 	smull	r1, r2, r2, r3
 80006b0:	1092      	asrs	r2, r2, #2
 80006b2:	17db      	asrs	r3, r3, #31
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	4a0b      	ldr	r2, [pc, #44]	; (80006e4 <update_SevenSEGbuffer+0x74>)
 80006b8:	6093      	str	r3, [r2, #8]
	SevenSEGbuffer[3] = mode%10;
 80006ba:	6839      	ldr	r1, [r7, #0]
 80006bc:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <update_SevenSEGbuffer+0x70>)
 80006be:	fb83 2301 	smull	r2, r3, r3, r1
 80006c2:	109a      	asrs	r2, r3, #2
 80006c4:	17cb      	asrs	r3, r1, #31
 80006c6:	1ad2      	subs	r2, r2, r3
 80006c8:	4613      	mov	r3, r2
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	4413      	add	r3, r2
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	1aca      	subs	r2, r1, r3
 80006d2:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <update_SevenSEGbuffer+0x74>)
 80006d4:	60da      	str	r2, [r3, #12]
}
 80006d6:	bf00      	nop
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr
 80006e0:	66666667 	.word	0x66666667
 80006e4:	200000ec 	.word	0x200000ec

080006e8 <fsm_automatic_run>:


#include "fsm_automatic.h"


void fsm_automatic_run(){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
	switch (status){
 80006ec:	4b94      	ldr	r3, [pc, #592]	; (8000940 <fsm_automatic_run+0x258>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	3b04      	subs	r3, #4
 80006f2:	2b1d      	cmp	r3, #29
 80006f4:	f200 811f 	bhi.w	8000936 <fsm_automatic_run+0x24e>
 80006f8:	a201      	add	r2, pc, #4	; (adr r2, 8000700 <fsm_automatic_run+0x18>)
 80006fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006fe:	bf00      	nop
 8000700:	08000779 	.word	0x08000779
 8000704:	08000937 	.word	0x08000937
 8000708:	08000937 	.word	0x08000937
 800070c:	08000937 	.word	0x08000937
 8000710:	08000937 	.word	0x08000937
 8000714:	08000937 	.word	0x08000937
 8000718:	08000937 	.word	0x08000937
 800071c:	08000937 	.word	0x08000937
 8000720:	08000937 	.word	0x08000937
 8000724:	08000937 	.word	0x08000937
 8000728:	08000937 	.word	0x08000937
 800072c:	08000937 	.word	0x08000937
 8000730:	08000937 	.word	0x08000937
 8000734:	08000937 	.word	0x08000937
 8000738:	08000937 	.word	0x08000937
 800073c:	08000937 	.word	0x08000937
 8000740:	08000937 	.word	0x08000937
 8000744:	08000937 	.word	0x08000937
 8000748:	08000937 	.word	0x08000937
 800074c:	08000937 	.word	0x08000937
 8000750:	08000937 	.word	0x08000937
 8000754:	08000937 	.word	0x08000937
 8000758:	08000937 	.word	0x08000937
 800075c:	08000937 	.word	0x08000937
 8000760:	08000937 	.word	0x08000937
 8000764:	08000937 	.word	0x08000937
 8000768:	080007fb 	.word	0x080007fb
 800076c:	08000849 	.word	0x08000849
 8000770:	08000897 	.word	0x08000897
 8000774:	080008e5 	.word	0x080008e5
	case INIT:
		clearAllLEDs();
 8000778:	f7ff fd98 	bl	80002ac <clearAllLEDs>
		clearENs();
 800077c:	f7ff ff30 	bl	80005e0 <clearENs>
		clear7SEG();
 8000780:	f7ff ff3a 	bl	80005f8 <clear7SEG>
		red_sec = red_duration/100;
 8000784:	4b6f      	ldr	r3, [pc, #444]	; (8000944 <fsm_automatic_run+0x25c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4a6f      	ldr	r2, [pc, #444]	; (8000948 <fsm_automatic_run+0x260>)
 800078a:	fb82 1203 	smull	r1, r2, r2, r3
 800078e:	1152      	asrs	r2, r2, #5
 8000790:	17db      	asrs	r3, r3, #31
 8000792:	1ad3      	subs	r3, r2, r3
 8000794:	4a6d      	ldr	r2, [pc, #436]	; (800094c <fsm_automatic_run+0x264>)
 8000796:	6013      	str	r3, [r2, #0]
		amber_sec = amber_duration/100;
 8000798:	4b6d      	ldr	r3, [pc, #436]	; (8000950 <fsm_automatic_run+0x268>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a6a      	ldr	r2, [pc, #424]	; (8000948 <fsm_automatic_run+0x260>)
 800079e:	fb82 1203 	smull	r1, r2, r2, r3
 80007a2:	1152      	asrs	r2, r2, #5
 80007a4:	17db      	asrs	r3, r3, #31
 80007a6:	1ad3      	subs	r3, r2, r3
 80007a8:	4a6a      	ldr	r2, [pc, #424]	; (8000954 <fsm_automatic_run+0x26c>)
 80007aa:	6013      	str	r3, [r2, #0]
		green_sec = green_duration/100;
 80007ac:	4b6a      	ldr	r3, [pc, #424]	; (8000958 <fsm_automatic_run+0x270>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a65      	ldr	r2, [pc, #404]	; (8000948 <fsm_automatic_run+0x260>)
 80007b2:	fb82 1203 	smull	r1, r2, r2, r3
 80007b6:	1152      	asrs	r2, r2, #5
 80007b8:	17db      	asrs	r3, r3, #31
 80007ba:	1ad3      	subs	r3, r2, r3
 80007bc:	4a67      	ldr	r2, [pc, #412]	; (800095c <fsm_automatic_run+0x274>)
 80007be:	6013      	str	r3, [r2, #0]
		if (isButtonPressed(0)){
 80007c0:	2000      	movs	r0, #0
 80007c2:	f7ff fd55 	bl	8000270 <isButtonPressed>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	f000 80b6 	beq.w	800093a <fsm_automatic_run+0x252>
			setTimer(LED_CHANGE, green_duration);
 80007ce:	4b62      	ldr	r3, [pc, #392]	; (8000958 <fsm_automatic_run+0x270>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4619      	mov	r1, r3
 80007d4:	2001      	movs	r0, #1
 80007d6:	f000 ff1b 	bl	8001610 <setTimer>
			setTimer(COUNTDOWN_TIMER, 100);
 80007da:	2164      	movs	r1, #100	; 0x64
 80007dc:	2003      	movs	r0, #3
 80007de:	f000 ff17 	bl	8001610 <setTimer>
			update_SevenSEGbuffer(red_sec, green_sec);
 80007e2:	4b5a      	ldr	r3, [pc, #360]	; (800094c <fsm_automatic_run+0x264>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a5d      	ldr	r2, [pc, #372]	; (800095c <fsm_automatic_run+0x274>)
 80007e8:	6812      	ldr	r2, [r2, #0]
 80007ea:	4611      	mov	r1, r2
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff3f 	bl	8000670 <update_SevenSEGbuffer>
			status = RED_GREEN;
 80007f2:	4b53      	ldr	r3, [pc, #332]	; (8000940 <fsm_automatic_run+0x258>)
 80007f4:	221e      	movs	r2, #30
 80007f6:	601a      	str	r2, [r3, #0]
		}
		break;
 80007f8:	e09f      	b.n	800093a <fsm_automatic_run+0x252>
	case RED_GREEN:
		setLEDs(RED_GREEN);
 80007fa:	201e      	movs	r0, #30
 80007fc:	f7ff fd62 	bl	80002c4 <setLEDs>
		/*if (isTimerExpired(COUNTDOWN_TIMER)){
			update_SevenSEGbuffer(--red_sec, --green_sec);
			setTimer(COUNTDOWN_TIMER, 100);
		}*/
		countdownUpdate(&red_sec, &green_sec);
 8000800:	4956      	ldr	r1, [pc, #344]	; (800095c <fsm_automatic_run+0x274>)
 8000802:	4852      	ldr	r0, [pc, #328]	; (800094c <fsm_automatic_run+0x264>)
 8000804:	f000 f8f8 	bl	80009f8 <countdownUpdate>
		if (isTimerExpired(LED_CHANGE)){
 8000808:	2001      	movs	r0, #1
 800080a:	f000 ff19 	bl	8001640 <isTimerExpired>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d016      	beq.n	8000842 <fsm_automatic_run+0x15a>
			//green_sec = green_duration/100;
			resetCountdown();
 8000814:	f000 f91e 	bl	8000a54 <resetCountdown>
			setTimer(COUNTDOWN_TIMER, 100);
 8000818:	2164      	movs	r1, #100	; 0x64
 800081a:	2003      	movs	r0, #3
 800081c:	f000 fef8 	bl	8001610 <setTimer>
			update_SevenSEGbuffer(red_sec, amber_sec);
 8000820:	4b4a      	ldr	r3, [pc, #296]	; (800094c <fsm_automatic_run+0x264>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a4b      	ldr	r2, [pc, #300]	; (8000954 <fsm_automatic_run+0x26c>)
 8000826:	6812      	ldr	r2, [r2, #0]
 8000828:	4611      	mov	r1, r2
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff20 	bl	8000670 <update_SevenSEGbuffer>
			status = RED_AMBER;
 8000830:	4b43      	ldr	r3, [pc, #268]	; (8000940 <fsm_automatic_run+0x258>)
 8000832:	221f      	movs	r2, #31
 8000834:	601a      	str	r2, [r3, #0]
			setTimer(LED_CHANGE, amber_duration);
 8000836:	4b46      	ldr	r3, [pc, #280]	; (8000950 <fsm_automatic_run+0x268>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4619      	mov	r1, r3
 800083c:	2001      	movs	r0, #1
 800083e:	f000 fee7 	bl	8001610 <setTimer>
		}
		modeChangeCheck();
 8000842:	f000 f88d 	bl	8000960 <modeChangeCheck>
		break;
 8000846:	e079      	b.n	800093c <fsm_automatic_run+0x254>
	case RED_AMBER:
		setLEDs(RED_AMBER);
 8000848:	201f      	movs	r0, #31
 800084a:	f7ff fd3b 	bl	80002c4 <setLEDs>
		/*if (isTimerExpired(COUNTDOWN_TIMER)){
			update_SevenSEGbuffer(--red_sec, --amber_sec);
			setTimer(COUNTDOWN_TIMER, 100);
		}*/
		countdownUpdate(&red_sec, &amber_sec);
 800084e:	4941      	ldr	r1, [pc, #260]	; (8000954 <fsm_automatic_run+0x26c>)
 8000850:	483e      	ldr	r0, [pc, #248]	; (800094c <fsm_automatic_run+0x264>)
 8000852:	f000 f8d1 	bl	80009f8 <countdownUpdate>
		if (isTimerExpired(LED_CHANGE)){
 8000856:	2001      	movs	r0, #1
 8000858:	f000 fef2 	bl	8001640 <isTimerExpired>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d016      	beq.n	8000890 <fsm_automatic_run+0x1a8>
			/*red_sec = red_duration/100;
			amber_sec = amber_duration/100;*/
			resetCountdown();
 8000862:	f000 f8f7 	bl	8000a54 <resetCountdown>
			setTimer(COUNTDOWN_TIMER, 100);
 8000866:	2164      	movs	r1, #100	; 0x64
 8000868:	2003      	movs	r0, #3
 800086a:	f000 fed1 	bl	8001610 <setTimer>
			update_SevenSEGbuffer(green_sec, red_sec);
 800086e:	4b3b      	ldr	r3, [pc, #236]	; (800095c <fsm_automatic_run+0x274>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a36      	ldr	r2, [pc, #216]	; (800094c <fsm_automatic_run+0x264>)
 8000874:	6812      	ldr	r2, [r2, #0]
 8000876:	4611      	mov	r1, r2
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff fef9 	bl	8000670 <update_SevenSEGbuffer>
			status = GREEN_RED;
 800087e:	4b30      	ldr	r3, [pc, #192]	; (8000940 <fsm_automatic_run+0x258>)
 8000880:	2220      	movs	r2, #32
 8000882:	601a      	str	r2, [r3, #0]
			setTimer(LED_CHANGE, green_duration);
 8000884:	4b34      	ldr	r3, [pc, #208]	; (8000958 <fsm_automatic_run+0x270>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4619      	mov	r1, r3
 800088a:	2001      	movs	r0, #1
 800088c:	f000 fec0 	bl	8001610 <setTimer>
		}
		modeChangeCheck();
 8000890:	f000 f866 	bl	8000960 <modeChangeCheck>
		break;
 8000894:	e052      	b.n	800093c <fsm_automatic_run+0x254>
	case GREEN_RED:
		setLEDs(GREEN_RED);
 8000896:	2020      	movs	r0, #32
 8000898:	f7ff fd14 	bl	80002c4 <setLEDs>
		/*if (isTimerExpired(COUNTDOWN_TIMER)){
			update_SevenSEGbuffer(--green_sec, --red_sec);
			setTimer(COUNTDOWN_TIMER, 100);
		}*/
		countdownUpdate(&green_sec, &red_sec);
 800089c:	492b      	ldr	r1, [pc, #172]	; (800094c <fsm_automatic_run+0x264>)
 800089e:	482f      	ldr	r0, [pc, #188]	; (800095c <fsm_automatic_run+0x274>)
 80008a0:	f000 f8aa 	bl	80009f8 <countdownUpdate>
		if (isTimerExpired(LED_CHANGE)){
 80008a4:	2001      	movs	r0, #1
 80008a6:	f000 fecb 	bl	8001640 <isTimerExpired>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d016      	beq.n	80008de <fsm_automatic_run+0x1f6>
			//green_sec = green_duration/100;
			resetCountdown();
 80008b0:	f000 f8d0 	bl	8000a54 <resetCountdown>
			setTimer(COUNTDOWN_TIMER, 100);
 80008b4:	2164      	movs	r1, #100	; 0x64
 80008b6:	2003      	movs	r0, #3
 80008b8:	f000 feaa 	bl	8001610 <setTimer>
			update_SevenSEGbuffer(amber_sec, red_sec);
 80008bc:	4b25      	ldr	r3, [pc, #148]	; (8000954 <fsm_automatic_run+0x26c>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a22      	ldr	r2, [pc, #136]	; (800094c <fsm_automatic_run+0x264>)
 80008c2:	6812      	ldr	r2, [r2, #0]
 80008c4:	4611      	mov	r1, r2
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff fed2 	bl	8000670 <update_SevenSEGbuffer>
			status = AMBER_RED;
 80008cc:	4b1c      	ldr	r3, [pc, #112]	; (8000940 <fsm_automatic_run+0x258>)
 80008ce:	2221      	movs	r2, #33	; 0x21
 80008d0:	601a      	str	r2, [r3, #0]
			setTimer(LED_CHANGE, amber_duration);
 80008d2:	4b1f      	ldr	r3, [pc, #124]	; (8000950 <fsm_automatic_run+0x268>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4619      	mov	r1, r3
 80008d8:	2001      	movs	r0, #1
 80008da:	f000 fe99 	bl	8001610 <setTimer>
		}
		modeChangeCheck();
 80008de:	f000 f83f 	bl	8000960 <modeChangeCheck>
		break;
 80008e2:	e02b      	b.n	800093c <fsm_automatic_run+0x254>
	case AMBER_RED:
		setLEDs(AMBER_RED);
 80008e4:	2021      	movs	r0, #33	; 0x21
 80008e6:	f7ff fced 	bl	80002c4 <setLEDs>
		/*if (isTimerExpired(COUNTDOWN_TIMER)){
			update_SevenSEGbuffer(--amber_sec, --red_sec);
			setTimer(COUNTDOWN_TIMER, 100);
		}*/
		countdownUpdate(&amber_sec, &red_sec);
 80008ea:	4918      	ldr	r1, [pc, #96]	; (800094c <fsm_automatic_run+0x264>)
 80008ec:	4819      	ldr	r0, [pc, #100]	; (8000954 <fsm_automatic_run+0x26c>)
 80008ee:	f000 f883 	bl	80009f8 <countdownUpdate>
		resetCountdown();
 80008f2:	f000 f8af 	bl	8000a54 <resetCountdown>
		if (isTimerExpired(LED_CHANGE)){
 80008f6:	2001      	movs	r0, #1
 80008f8:	f000 fea2 	bl	8001640 <isTimerExpired>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d016      	beq.n	8000930 <fsm_automatic_run+0x248>
			/*red_sec = red_duration/100;
			amber_sec = amber_duration/100;*/
			resetCountdown();
 8000902:	f000 f8a7 	bl	8000a54 <resetCountdown>
			setTimer(COUNTDOWN_TIMER, 100);
 8000906:	2164      	movs	r1, #100	; 0x64
 8000908:	2003      	movs	r0, #3
 800090a:	f000 fe81 	bl	8001610 <setTimer>
			update_SevenSEGbuffer(red_sec, green_sec);
 800090e:	4b0f      	ldr	r3, [pc, #60]	; (800094c <fsm_automatic_run+0x264>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a12      	ldr	r2, [pc, #72]	; (800095c <fsm_automatic_run+0x274>)
 8000914:	6812      	ldr	r2, [r2, #0]
 8000916:	4611      	mov	r1, r2
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff fea9 	bl	8000670 <update_SevenSEGbuffer>
			status = RED_GREEN;
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <fsm_automatic_run+0x258>)
 8000920:	221e      	movs	r2, #30
 8000922:	601a      	str	r2, [r3, #0]
			setTimer(LED_CHANGE, green_duration);
 8000924:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <fsm_automatic_run+0x270>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4619      	mov	r1, r3
 800092a:	2001      	movs	r0, #1
 800092c:	f000 fe70 	bl	8001610 <setTimer>
		}
		modeChangeCheck();
 8000930:	f000 f816 	bl	8000960 <modeChangeCheck>
		break;
 8000934:	e002      	b.n	800093c <fsm_automatic_run+0x254>
	default:
		break;
 8000936:	bf00      	nop
 8000938:	e000      	b.n	800093c <fsm_automatic_run+0x254>
		break;
 800093a:	bf00      	nop
	}
}
 800093c:	bf00      	nop
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000024 	.word	0x20000024
 8000944:	2000002c 	.word	0x2000002c
 8000948:	51eb851f 	.word	0x51eb851f
 800094c:	20000130 	.word	0x20000130
 8000950:	20000030 	.word	0x20000030
 8000954:	20000128 	.word	0x20000128
 8000958:	20000034 	.word	0x20000034
 800095c:	2000012c 	.word	0x2000012c

08000960 <modeChangeCheck>:

void modeChangeCheck(){
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
	if (isButtonPressed(0)){
 8000964:	2000      	movs	r0, #0
 8000966:	f7ff fc83 	bl	8000270 <isButtonPressed>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d02e      	beq.n	80009ce <modeChangeCheck+0x6e>
		clearAllLEDs();
 8000970:	f7ff fc9c 	bl	80002ac <clearAllLEDs>
		red_sec = red_duration/100;
 8000974:	4b17      	ldr	r3, [pc, #92]	; (80009d4 <modeChangeCheck+0x74>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a17      	ldr	r2, [pc, #92]	; (80009d8 <modeChangeCheck+0x78>)
 800097a:	fb82 1203 	smull	r1, r2, r2, r3
 800097e:	1152      	asrs	r2, r2, #5
 8000980:	17db      	asrs	r3, r3, #31
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	4a15      	ldr	r2, [pc, #84]	; (80009dc <modeChangeCheck+0x7c>)
 8000986:	6013      	str	r3, [r2, #0]
		amber_sec = amber_duration/100;
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <modeChangeCheck+0x80>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a12      	ldr	r2, [pc, #72]	; (80009d8 <modeChangeCheck+0x78>)
 800098e:	fb82 1203 	smull	r1, r2, r2, r3
 8000992:	1152      	asrs	r2, r2, #5
 8000994:	17db      	asrs	r3, r3, #31
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	4a12      	ldr	r2, [pc, #72]	; (80009e4 <modeChangeCheck+0x84>)
 800099a:	6013      	str	r3, [r2, #0]
		green_sec = green_duration/100;
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <modeChangeCheck+0x88>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a0d      	ldr	r2, [pc, #52]	; (80009d8 <modeChangeCheck+0x78>)
 80009a2:	fb82 1203 	smull	r1, r2, r2, r3
 80009a6:	1152      	asrs	r2, r2, #5
 80009a8:	17db      	asrs	r3, r3, #31
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	4a0f      	ldr	r2, [pc, #60]	; (80009ec <modeChangeCheck+0x8c>)
 80009ae:	6013      	str	r3, [r2, #0]
		update_SevenSEGbuffer(red_sec, 2);
 80009b0:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <modeChangeCheck+0x7c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2102      	movs	r1, #2
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff fe5a 	bl	8000670 <update_SevenSEGbuffer>
		status = RED_MODE;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <modeChangeCheck+0x90>)
 80009be:	2214      	movs	r2, #20
 80009c0:	601a      	str	r2, [r3, #0]
		setTimer(LED_CHANGE, blink_frequent);
 80009c2:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <modeChangeCheck+0x94>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4619      	mov	r1, r3
 80009c8:	2001      	movs	r0, #1
 80009ca:	f000 fe21 	bl	8001610 <setTimer>
	}
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	2000002c 	.word	0x2000002c
 80009d8:	51eb851f 	.word	0x51eb851f
 80009dc:	20000130 	.word	0x20000130
 80009e0:	20000030 	.word	0x20000030
 80009e4:	20000128 	.word	0x20000128
 80009e8:	20000034 	.word	0x20000034
 80009ec:	2000012c 	.word	0x2000012c
 80009f0:	20000024 	.word	0x20000024
 80009f4:	20000028 	.word	0x20000028

080009f8 <countdownUpdate>:

void countdownUpdate(int *light1, int *light2) {
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
    if (isTimerExpired(COUNTDOWN_TIMER)) {
 8000a02:	2003      	movs	r0, #3
 8000a04:	f000 fe1c 	bl	8001640 <isTimerExpired>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d01d      	beq.n	8000a4a <countdownUpdate+0x52>
        if (*light1 > 0) (*light1)--;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	dd04      	ble.n	8000a20 <countdownUpdate+0x28>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	1e5a      	subs	r2, r3, #1
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	601a      	str	r2, [r3, #0]
        if (*light2 > 0) (*light2)--;
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	dd04      	ble.n	8000a32 <countdownUpdate+0x3a>
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	1e5a      	subs	r2, r3, #1
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	601a      	str	r2, [r3, #0]
        update_SevenSEGbuffer(*light1, *light2);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4610      	mov	r0, r2
 8000a3e:	f7ff fe17 	bl	8000670 <update_SevenSEGbuffer>
        setTimer(COUNTDOWN_TIMER, 100);
 8000a42:	2164      	movs	r1, #100	; 0x64
 8000a44:	2003      	movs	r0, #3
 8000a46:	f000 fde3 	bl	8001610 <setTimer>
    }
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
	...

08000a54 <resetCountdown>:

void resetCountdown() {
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
    if (red_sec <= 0) red_sec = red_duration / 100;
 8000a58:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <resetCountdown+0x60>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	dc09      	bgt.n	8000a74 <resetCountdown+0x20>
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <resetCountdown+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a15      	ldr	r2, [pc, #84]	; (8000abc <resetCountdown+0x68>)
 8000a66:	fb82 1203 	smull	r1, r2, r2, r3
 8000a6a:	1152      	asrs	r2, r2, #5
 8000a6c:	17db      	asrs	r3, r3, #31
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	4a10      	ldr	r2, [pc, #64]	; (8000ab4 <resetCountdown+0x60>)
 8000a72:	6013      	str	r3, [r2, #0]
    if (amber_sec <= 0) amber_sec = amber_duration / 100;
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <resetCountdown+0x6c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	dc09      	bgt.n	8000a90 <resetCountdown+0x3c>
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <resetCountdown+0x70>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a0e      	ldr	r2, [pc, #56]	; (8000abc <resetCountdown+0x68>)
 8000a82:	fb82 1203 	smull	r1, r2, r2, r3
 8000a86:	1152      	asrs	r2, r2, #5
 8000a88:	17db      	asrs	r3, r3, #31
 8000a8a:	1ad3      	subs	r3, r2, r3
 8000a8c:	4a0c      	ldr	r2, [pc, #48]	; (8000ac0 <resetCountdown+0x6c>)
 8000a8e:	6013      	str	r3, [r2, #0]
    if (green_sec <= 0) green_sec = green_duration / 100;
 8000a90:	4b0d      	ldr	r3, [pc, #52]	; (8000ac8 <resetCountdown+0x74>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	dc09      	bgt.n	8000aac <resetCountdown+0x58>
 8000a98:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <resetCountdown+0x78>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a07      	ldr	r2, [pc, #28]	; (8000abc <resetCountdown+0x68>)
 8000a9e:	fb82 1203 	smull	r1, r2, r2, r3
 8000aa2:	1152      	asrs	r2, r2, #5
 8000aa4:	17db      	asrs	r3, r3, #31
 8000aa6:	1ad3      	subs	r3, r2, r3
 8000aa8:	4a07      	ldr	r2, [pc, #28]	; (8000ac8 <resetCountdown+0x74>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr
 8000ab4:	20000130 	.word	0x20000130
 8000ab8:	2000002c 	.word	0x2000002c
 8000abc:	51eb851f 	.word	0x51eb851f
 8000ac0:	20000128 	.word	0x20000128
 8000ac4:	20000030 	.word	0x20000030
 8000ac8:	2000012c 	.word	0x2000012c
 8000acc:	20000034 	.word	0x20000034

08000ad0 <fsm_manual_run>:

#include "fsm_manual.h"

int red_tmp_duration = 0, amber_tmp_duration = 0, green_tmp_duration = 0;

void fsm_manual_run(){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
	switch (status){
 8000ad6:	4b87      	ldr	r3, [pc, #540]	; (8000cf4 <fsm_manual_run+0x224>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b16      	cmp	r3, #22
 8000adc:	f000 811e 	beq.w	8000d1c <fsm_manual_run+0x24c>
 8000ae0:	2b16      	cmp	r3, #22
 8000ae2:	f300 81d4 	bgt.w	8000e8e <fsm_manual_run+0x3be>
 8000ae6:	2b14      	cmp	r3, #20
 8000ae8:	d003      	beq.n	8000af2 <fsm_manual_run+0x22>
 8000aea:	2b15      	cmp	r3, #21
 8000aec:	f000 808e 	beq.w	8000c0c <fsm_manual_run+0x13c>
			}

			break;

		default:
			break;
 8000af0:	e1cd      	b.n	8000e8e <fsm_manual_run+0x3be>
			if (isTimerExpired(LED_CHANGE)) {
 8000af2:	2001      	movs	r0, #1
 8000af4:	f000 fda4 	bl	8001640 <isTimerExpired>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d006      	beq.n	8000b0c <fsm_manual_run+0x3c>
				blinkLEDs(RED);
 8000afe:	2022      	movs	r0, #34	; 0x22
 8000b00:	f7ff fc1a 	bl	8000338 <blinkLEDs>
				setTimer(LED_CHANGE, 50);
 8000b04:	2132      	movs	r1, #50	; 0x32
 8000b06:	2001      	movs	r0, #1
 8000b08:	f000 fd82 	bl	8001610 <setTimer>
			if (isButtonPressed(0)){
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f7ff fbaf 	bl	8000270 <isButtonPressed>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d016      	beq.n	8000b46 <fsm_manual_run+0x76>
				if (red_tmp_duration == 0) red_tmp_duration = red_duration;
 8000b18:	4b77      	ldr	r3, [pc, #476]	; (8000cf8 <fsm_manual_run+0x228>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d103      	bne.n	8000b28 <fsm_manual_run+0x58>
 8000b20:	4b76      	ldr	r3, [pc, #472]	; (8000cfc <fsm_manual_run+0x22c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a74      	ldr	r2, [pc, #464]	; (8000cf8 <fsm_manual_run+0x228>)
 8000b26:	6013      	str	r3, [r2, #0]
				clearAllLEDs();
 8000b28:	f7ff fbc0 	bl	80002ac <clearAllLEDs>
				status = AMBER_MODE;
 8000b2c:	4b71      	ldr	r3, [pc, #452]	; (8000cf4 <fsm_manual_run+0x224>)
 8000b2e:	2215      	movs	r2, #21
 8000b30:	601a      	str	r2, [r3, #0]
				update_SevenSEGbuffer(amber_sec, 3);
 8000b32:	4b73      	ldr	r3, [pc, #460]	; (8000d00 <fsm_manual_run+0x230>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2103      	movs	r1, #3
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff fd99 	bl	8000670 <update_SevenSEGbuffer>
				setTimer(LED_CHANGE, 50);
 8000b3e:	2132      	movs	r1, #50	; 0x32
 8000b40:	2001      	movs	r0, #1
 8000b42:	f000 fd65 	bl	8001610 <setTimer>
			if (isButtonPressed(1)){
 8000b46:	2001      	movs	r0, #1
 8000b48:	f7ff fb92 	bl	8000270 <isButtonPressed>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d03f      	beq.n	8000bd2 <fsm_manual_run+0x102>
				red_sec++;
 8000b52:	4b6c      	ldr	r3, [pc, #432]	; (8000d04 <fsm_manual_run+0x234>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	3301      	adds	r3, #1
 8000b58:	4a6a      	ldr	r2, [pc, #424]	; (8000d04 <fsm_manual_run+0x234>)
 8000b5a:	6013      	str	r3, [r2, #0]
				if (red_sec >= 100) red_sec = 1;
 8000b5c:	4b69      	ldr	r3, [pc, #420]	; (8000d04 <fsm_manual_run+0x234>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b63      	cmp	r3, #99	; 0x63
 8000b62:	dd02      	ble.n	8000b6a <fsm_manual_run+0x9a>
 8000b64:	4b67      	ldr	r3, [pc, #412]	; (8000d04 <fsm_manual_run+0x234>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	601a      	str	r2, [r3, #0]
				int original_total = green_duration + amber_duration;
 8000b6a:	4b67      	ldr	r3, [pc, #412]	; (8000d08 <fsm_manual_run+0x238>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	4b67      	ldr	r3, [pc, #412]	; (8000d0c <fsm_manual_run+0x23c>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4413      	add	r3, r2
 8000b74:	607b      	str	r3, [r7, #4]
				                if (original_total > 0) {
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	dd24      	ble.n	8000bc6 <fsm_manual_run+0xf6>
				                    amber_sec = (red_sec * amber_duration) / original_total;
 8000b7c:	4b61      	ldr	r3, [pc, #388]	; (8000d04 <fsm_manual_run+0x234>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a62      	ldr	r2, [pc, #392]	; (8000d0c <fsm_manual_run+0x23c>)
 8000b82:	6812      	ldr	r2, [r2, #0]
 8000b84:	fb02 f203 	mul.w	r2, r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b8e:	4a5c      	ldr	r2, [pc, #368]	; (8000d00 <fsm_manual_run+0x230>)
 8000b90:	6013      	str	r3, [r2, #0]
				                    if (amber_sec < 1) amber_sec = 1;
 8000b92:	4b5b      	ldr	r3, [pc, #364]	; (8000d00 <fsm_manual_run+0x230>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	dc02      	bgt.n	8000ba0 <fsm_manual_run+0xd0>
 8000b9a:	4b59      	ldr	r3, [pc, #356]	; (8000d00 <fsm_manual_run+0x230>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	601a      	str	r2, [r3, #0]
				                    green_sec = red_sec - amber_sec;
 8000ba0:	4b58      	ldr	r3, [pc, #352]	; (8000d04 <fsm_manual_run+0x234>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4b56      	ldr	r3, [pc, #344]	; (8000d00 <fsm_manual_run+0x230>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	4a59      	ldr	r2, [pc, #356]	; (8000d10 <fsm_manual_run+0x240>)
 8000bac:	6013      	str	r3, [r2, #0]
				                    if (green_sec < 1) {
 8000bae:	4b58      	ldr	r3, [pc, #352]	; (8000d10 <fsm_manual_run+0x240>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	dc07      	bgt.n	8000bc6 <fsm_manual_run+0xf6>
				                        green_sec = 1;
 8000bb6:	4b56      	ldr	r3, [pc, #344]	; (8000d10 <fsm_manual_run+0x240>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	601a      	str	r2, [r3, #0]
				                        amber_sec = red_sec - 1;
 8000bbc:	4b51      	ldr	r3, [pc, #324]	; (8000d04 <fsm_manual_run+0x234>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	4a4f      	ldr	r2, [pc, #316]	; (8000d00 <fsm_manual_run+0x230>)
 8000bc4:	6013      	str	r3, [r2, #0]
				update_SevenSEGbuffer(red_sec, 2);
 8000bc6:	4b4f      	ldr	r3, [pc, #316]	; (8000d04 <fsm_manual_run+0x234>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2102      	movs	r1, #2
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fd4f 	bl	8000670 <update_SevenSEGbuffer>
			if (isButtonPressed(2)){
 8000bd2:	2002      	movs	r0, #2
 8000bd4:	f7ff fb4c 	bl	8000270 <isButtonPressed>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	f000 8159 	beq.w	8000e92 <fsm_manual_run+0x3c2>
				red_tmp_duration = red_sec * 100;
 8000be0:	4b48      	ldr	r3, [pc, #288]	; (8000d04 <fsm_manual_run+0x234>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2264      	movs	r2, #100	; 0x64
 8000be6:	fb02 f303 	mul.w	r3, r2, r3
 8000bea:	4a43      	ldr	r2, [pc, #268]	; (8000cf8 <fsm_manual_run+0x228>)
 8000bec:	6013      	str	r3, [r2, #0]
				amber_tmp_duration = amber_sec * 100;
 8000bee:	4b44      	ldr	r3, [pc, #272]	; (8000d00 <fsm_manual_run+0x230>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2264      	movs	r2, #100	; 0x64
 8000bf4:	fb02 f303 	mul.w	r3, r2, r3
 8000bf8:	4a46      	ldr	r2, [pc, #280]	; (8000d14 <fsm_manual_run+0x244>)
 8000bfa:	6013      	str	r3, [r2, #0]
				green_tmp_duration = green_sec * 100;
 8000bfc:	4b44      	ldr	r3, [pc, #272]	; (8000d10 <fsm_manual_run+0x240>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2264      	movs	r2, #100	; 0x64
 8000c02:	fb02 f303 	mul.w	r3, r2, r3
 8000c06:	4a44      	ldr	r2, [pc, #272]	; (8000d18 <fsm_manual_run+0x248>)
 8000c08:	6013      	str	r3, [r2, #0]
			break;
 8000c0a:	e142      	b.n	8000e92 <fsm_manual_run+0x3c2>
		            if (isTimerExpired(LED_CHANGE)) {
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f000 fd17 	bl	8001640 <isTimerExpired>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d006      	beq.n	8000c26 <fsm_manual_run+0x156>
		                blinkLEDs(AMBER);
 8000c18:	2023      	movs	r0, #35	; 0x23
 8000c1a:	f7ff fb8d 	bl	8000338 <blinkLEDs>
		                setTimer(LED_CHANGE, 50);
 8000c1e:	2132      	movs	r1, #50	; 0x32
 8000c20:	2001      	movs	r0, #1
 8000c22:	f000 fcf5 	bl	8001610 <setTimer>
		            if (isButtonPressed(0)){
 8000c26:	2000      	movs	r0, #0
 8000c28:	f7ff fb22 	bl	8000270 <isButtonPressed>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d016      	beq.n	8000c60 <fsm_manual_run+0x190>
		                if (amber_tmp_duration == 0) amber_tmp_duration = amber_duration;
 8000c32:	4b38      	ldr	r3, [pc, #224]	; (8000d14 <fsm_manual_run+0x244>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d103      	bne.n	8000c42 <fsm_manual_run+0x172>
 8000c3a:	4b34      	ldr	r3, [pc, #208]	; (8000d0c <fsm_manual_run+0x23c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a35      	ldr	r2, [pc, #212]	; (8000d14 <fsm_manual_run+0x244>)
 8000c40:	6013      	str	r3, [r2, #0]
		                clearAllLEDs();
 8000c42:	f7ff fb33 	bl	80002ac <clearAllLEDs>
		                status = GREEN_MODE;
 8000c46:	4b2b      	ldr	r3, [pc, #172]	; (8000cf4 <fsm_manual_run+0x224>)
 8000c48:	2216      	movs	r2, #22
 8000c4a:	601a      	str	r2, [r3, #0]
		                update_SevenSEGbuffer(green_sec, 4);
 8000c4c:	4b30      	ldr	r3, [pc, #192]	; (8000d10 <fsm_manual_run+0x240>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2104      	movs	r1, #4
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fd0c 	bl	8000670 <update_SevenSEGbuffer>
		                setTimer(LED_CHANGE, 50);
 8000c58:	2132      	movs	r1, #50	; 0x32
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	f000 fcd8 	bl	8001610 <setTimer>
		            if (isButtonPressed(1)){
 8000c60:	2001      	movs	r0, #1
 8000c62:	f7ff fb05 	bl	8000270 <isButtonPressed>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d026      	beq.n	8000cba <fsm_manual_run+0x1ea>
		                amber_sec++;
 8000c6c:	4b24      	ldr	r3, [pc, #144]	; (8000d00 <fsm_manual_run+0x230>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	3301      	adds	r3, #1
 8000c72:	4a23      	ldr	r2, [pc, #140]	; (8000d00 <fsm_manual_run+0x230>)
 8000c74:	6013      	str	r3, [r2, #0]
		                if (amber_sec >= 100) amber_sec = 1;
 8000c76:	4b22      	ldr	r3, [pc, #136]	; (8000d00 <fsm_manual_run+0x230>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2b63      	cmp	r3, #99	; 0x63
 8000c7c:	dd02      	ble.n	8000c84 <fsm_manual_run+0x1b4>
 8000c7e:	4b20      	ldr	r3, [pc, #128]	; (8000d00 <fsm_manual_run+0x230>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	601a      	str	r2, [r3, #0]
		                red_sec = amber_sec + green_sec;
 8000c84:	4b1e      	ldr	r3, [pc, #120]	; (8000d00 <fsm_manual_run+0x230>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4b21      	ldr	r3, [pc, #132]	; (8000d10 <fsm_manual_run+0x240>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4a1d      	ldr	r2, [pc, #116]	; (8000d04 <fsm_manual_run+0x234>)
 8000c90:	6013      	str	r3, [r2, #0]
		                if (red_sec >= 100) {
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <fsm_manual_run+0x234>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2b63      	cmp	r3, #99	; 0x63
 8000c98:	dd09      	ble.n	8000cae <fsm_manual_run+0x1de>
		                    red_sec = 99;
 8000c9a:	4b1a      	ldr	r3, [pc, #104]	; (8000d04 <fsm_manual_run+0x234>)
 8000c9c:	2263      	movs	r2, #99	; 0x63
 8000c9e:	601a      	str	r2, [r3, #0]
		                    amber_sec = red_sec - green_sec;
 8000ca0:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <fsm_manual_run+0x234>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <fsm_manual_run+0x240>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	4a15      	ldr	r2, [pc, #84]	; (8000d00 <fsm_manual_run+0x230>)
 8000cac:	6013      	str	r3, [r2, #0]
		                update_SevenSEGbuffer(amber_sec, 3);
 8000cae:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <fsm_manual_run+0x230>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2103      	movs	r1, #3
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fcdb 	bl	8000670 <update_SevenSEGbuffer>
		            if (isButtonPressed(2)){
 8000cba:	2002      	movs	r0, #2
 8000cbc:	f7ff fad8 	bl	8000270 <isButtonPressed>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f000 80e7 	beq.w	8000e96 <fsm_manual_run+0x3c6>
		                amber_tmp_duration = amber_sec * 100;
 8000cc8:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <fsm_manual_run+0x230>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2264      	movs	r2, #100	; 0x64
 8000cce:	fb02 f303 	mul.w	r3, r2, r3
 8000cd2:	4a10      	ldr	r2, [pc, #64]	; (8000d14 <fsm_manual_run+0x244>)
 8000cd4:	6013      	str	r3, [r2, #0]
		                red_tmp_duration = red_sec * 100;      // Cp nht red lun
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <fsm_manual_run+0x234>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2264      	movs	r2, #100	; 0x64
 8000cdc:	fb02 f303 	mul.w	r3, r2, r3
 8000ce0:	4a05      	ldr	r2, [pc, #20]	; (8000cf8 <fsm_manual_run+0x228>)
 8000ce2:	6013      	str	r3, [r2, #0]
		                green_tmp_duration = green_sec * 100;
 8000ce4:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <fsm_manual_run+0x240>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2264      	movs	r2, #100	; 0x64
 8000cea:	fb02 f303 	mul.w	r3, r2, r3
 8000cee:	4a0a      	ldr	r2, [pc, #40]	; (8000d18 <fsm_manual_run+0x248>)
 8000cf0:	6013      	str	r3, [r2, #0]
		            break;
 8000cf2:	e0d0      	b.n	8000e96 <fsm_manual_run+0x3c6>
 8000cf4:	20000024 	.word	0x20000024
 8000cf8:	200000e0 	.word	0x200000e0
 8000cfc:	2000002c 	.word	0x2000002c
 8000d00:	20000128 	.word	0x20000128
 8000d04:	20000130 	.word	0x20000130
 8000d08:	20000034 	.word	0x20000034
 8000d0c:	20000030 	.word	0x20000030
 8000d10:	2000012c 	.word	0x2000012c
 8000d14:	200000e4 	.word	0x200000e4
 8000d18:	200000e8 	.word	0x200000e8
			if (isTimerExpired(LED_CHANGE)) {
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	f000 fc8f 	bl	8001640 <isTimerExpired>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <fsm_manual_run+0x266>
				blinkLEDs(GREEN);
 8000d28:	2024      	movs	r0, #36	; 0x24
 8000d2a:	f7ff fb05 	bl	8000338 <blinkLEDs>
				setTimer(LED_CHANGE, 50);
 8000d2e:	2132      	movs	r1, #50	; 0x32
 8000d30:	2001      	movs	r0, #1
 8000d32:	f000 fc6d 	bl	8001610 <setTimer>
			if (isButtonPressed(1)){
 8000d36:	2001      	movs	r0, #1
 8000d38:	f7ff fa9a 	bl	8000270 <isButtonPressed>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d026      	beq.n	8000d90 <fsm_manual_run+0x2c0>
				green_sec++;
 8000d42:	4b58      	ldr	r3, [pc, #352]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	4a56      	ldr	r2, [pc, #344]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d4a:	6013      	str	r3, [r2, #0]
				if (green_sec >= 100) green_sec = 1;
 8000d4c:	4b55      	ldr	r3, [pc, #340]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b63      	cmp	r3, #99	; 0x63
 8000d52:	dd02      	ble.n	8000d5a <fsm_manual_run+0x28a>
 8000d54:	4b53      	ldr	r3, [pc, #332]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	601a      	str	r2, [r3, #0]
				                red_sec = amber_sec + green_sec;
 8000d5a:	4b53      	ldr	r3, [pc, #332]	; (8000ea8 <fsm_manual_run+0x3d8>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	4b51      	ldr	r3, [pc, #324]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	4a51      	ldr	r2, [pc, #324]	; (8000eac <fsm_manual_run+0x3dc>)
 8000d66:	6013      	str	r3, [r2, #0]
				                if (red_sec >= 100) {
 8000d68:	4b50      	ldr	r3, [pc, #320]	; (8000eac <fsm_manual_run+0x3dc>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2b63      	cmp	r3, #99	; 0x63
 8000d6e:	dd09      	ble.n	8000d84 <fsm_manual_run+0x2b4>
				                    red_sec = 99;
 8000d70:	4b4e      	ldr	r3, [pc, #312]	; (8000eac <fsm_manual_run+0x3dc>)
 8000d72:	2263      	movs	r2, #99	; 0x63
 8000d74:	601a      	str	r2, [r3, #0]
				                    green_sec = red_sec - amber_sec;
 8000d76:	4b4d      	ldr	r3, [pc, #308]	; (8000eac <fsm_manual_run+0x3dc>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	4b4b      	ldr	r3, [pc, #300]	; (8000ea8 <fsm_manual_run+0x3d8>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	4a48      	ldr	r2, [pc, #288]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d82:	6013      	str	r3, [r2, #0]
				update_SevenSEGbuffer(green_sec, 4);
 8000d84:	4b47      	ldr	r3, [pc, #284]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2104      	movs	r1, #4
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fc70 	bl	8000670 <update_SevenSEGbuffer>
			if (isButtonPressed(2)){
 8000d90:	2002      	movs	r0, #2
 8000d92:	f7ff fa6d 	bl	8000270 <isButtonPressed>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d014      	beq.n	8000dc6 <fsm_manual_run+0x2f6>
				green_tmp_duration = green_sec * 100;
 8000d9c:	4b41      	ldr	r3, [pc, #260]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2264      	movs	r2, #100	; 0x64
 8000da2:	fb02 f303 	mul.w	r3, r2, r3
 8000da6:	4a42      	ldr	r2, [pc, #264]	; (8000eb0 <fsm_manual_run+0x3e0>)
 8000da8:	6013      	str	r3, [r2, #0]
				red_tmp_duration = red_sec * 100;
 8000daa:	4b40      	ldr	r3, [pc, #256]	; (8000eac <fsm_manual_run+0x3dc>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	2264      	movs	r2, #100	; 0x64
 8000db0:	fb02 f303 	mul.w	r3, r2, r3
 8000db4:	4a3f      	ldr	r2, [pc, #252]	; (8000eb4 <fsm_manual_run+0x3e4>)
 8000db6:	6013      	str	r3, [r2, #0]
				amber_tmp_duration = amber_sec * 100;
 8000db8:	4b3b      	ldr	r3, [pc, #236]	; (8000ea8 <fsm_manual_run+0x3d8>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2264      	movs	r2, #100	; 0x64
 8000dbe:	fb02 f303 	mul.w	r3, r2, r3
 8000dc2:	4a3d      	ldr	r2, [pc, #244]	; (8000eb8 <fsm_manual_run+0x3e8>)
 8000dc4:	6013      	str	r3, [r2, #0]
			if (isButtonPressed(0)){
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f7ff fa52 	bl	8000270 <isButtonPressed>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d063      	beq.n	8000e9a <fsm_manual_run+0x3ca>
				if (green_tmp_duration == 0) green_tmp_duration = green_duration;
 8000dd2:	4b37      	ldr	r3, [pc, #220]	; (8000eb0 <fsm_manual_run+0x3e0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d103      	bne.n	8000de2 <fsm_manual_run+0x312>
 8000dda:	4b38      	ldr	r3, [pc, #224]	; (8000ebc <fsm_manual_run+0x3ec>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a34      	ldr	r2, [pc, #208]	; (8000eb0 <fsm_manual_run+0x3e0>)
 8000de0:	6013      	str	r3, [r2, #0]
				clearAllLEDs();
 8000de2:	f7ff fa63 	bl	80002ac <clearAllLEDs>
				if ((green_tmp_duration + amber_tmp_duration) == red_tmp_duration){
 8000de6:	4b32      	ldr	r3, [pc, #200]	; (8000eb0 <fsm_manual_run+0x3e0>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	4b33      	ldr	r3, [pc, #204]	; (8000eb8 <fsm_manual_run+0x3e8>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	441a      	add	r2, r3
 8000df0:	4b30      	ldr	r3, [pc, #192]	; (8000eb4 <fsm_manual_run+0x3e4>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d10b      	bne.n	8000e10 <fsm_manual_run+0x340>
					red_duration = red_tmp_duration;
 8000df8:	4b2e      	ldr	r3, [pc, #184]	; (8000eb4 <fsm_manual_run+0x3e4>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a30      	ldr	r2, [pc, #192]	; (8000ec0 <fsm_manual_run+0x3f0>)
 8000dfe:	6013      	str	r3, [r2, #0]
					amber_duration = amber_tmp_duration;
 8000e00:	4b2d      	ldr	r3, [pc, #180]	; (8000eb8 <fsm_manual_run+0x3e8>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a2f      	ldr	r2, [pc, #188]	; (8000ec4 <fsm_manual_run+0x3f4>)
 8000e06:	6013      	str	r3, [r2, #0]
					green_duration = green_tmp_duration;
 8000e08:	4b29      	ldr	r3, [pc, #164]	; (8000eb0 <fsm_manual_run+0x3e0>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a2b      	ldr	r2, [pc, #172]	; (8000ebc <fsm_manual_run+0x3ec>)
 8000e0e:	6013      	str	r3, [r2, #0]
				red_tmp_duration = amber_tmp_duration = green_tmp_duration = 0;
 8000e10:	4b27      	ldr	r3, [pc, #156]	; (8000eb0 <fsm_manual_run+0x3e0>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	4b26      	ldr	r3, [pc, #152]	; (8000eb0 <fsm_manual_run+0x3e0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a27      	ldr	r2, [pc, #156]	; (8000eb8 <fsm_manual_run+0x3e8>)
 8000e1c:	6013      	str	r3, [r2, #0]
 8000e1e:	4b26      	ldr	r3, [pc, #152]	; (8000eb8 <fsm_manual_run+0x3e8>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a24      	ldr	r2, [pc, #144]	; (8000eb4 <fsm_manual_run+0x3e4>)
 8000e24:	6013      	str	r3, [r2, #0]
				red_sec = red_duration/100;
 8000e26:	4b26      	ldr	r3, [pc, #152]	; (8000ec0 <fsm_manual_run+0x3f0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a27      	ldr	r2, [pc, #156]	; (8000ec8 <fsm_manual_run+0x3f8>)
 8000e2c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e30:	1152      	asrs	r2, r2, #5
 8000e32:	17db      	asrs	r3, r3, #31
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	4a1d      	ldr	r2, [pc, #116]	; (8000eac <fsm_manual_run+0x3dc>)
 8000e38:	6013      	str	r3, [r2, #0]
				amber_sec = amber_duration/100;
 8000e3a:	4b22      	ldr	r3, [pc, #136]	; (8000ec4 <fsm_manual_run+0x3f4>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a22      	ldr	r2, [pc, #136]	; (8000ec8 <fsm_manual_run+0x3f8>)
 8000e40:	fb82 1203 	smull	r1, r2, r2, r3
 8000e44:	1152      	asrs	r2, r2, #5
 8000e46:	17db      	asrs	r3, r3, #31
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	4a17      	ldr	r2, [pc, #92]	; (8000ea8 <fsm_manual_run+0x3d8>)
 8000e4c:	6013      	str	r3, [r2, #0]
				green_sec = green_duration/100;
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	; (8000ebc <fsm_manual_run+0x3ec>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a1d      	ldr	r2, [pc, #116]	; (8000ec8 <fsm_manual_run+0x3f8>)
 8000e54:	fb82 1203 	smull	r1, r2, r2, r3
 8000e58:	1152      	asrs	r2, r2, #5
 8000e5a:	17db      	asrs	r3, r3, #31
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	4a11      	ldr	r2, [pc, #68]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000e60:	6013      	str	r3, [r2, #0]
				update_SevenSEGbuffer(red_sec, green_sec);
 8000e62:	4b12      	ldr	r3, [pc, #72]	; (8000eac <fsm_manual_run+0x3dc>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a0f      	ldr	r2, [pc, #60]	; (8000ea4 <fsm_manual_run+0x3d4>)
 8000e68:	6812      	ldr	r2, [r2, #0]
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff fbff 	bl	8000670 <update_SevenSEGbuffer>
				status = RED_GREEN;
 8000e72:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <fsm_manual_run+0x3fc>)
 8000e74:	221e      	movs	r2, #30
 8000e76:	601a      	str	r2, [r3, #0]
				setTimer(LED_CHANGE, green_duration);
 8000e78:	4b10      	ldr	r3, [pc, #64]	; (8000ebc <fsm_manual_run+0x3ec>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f000 fbc6 	bl	8001610 <setTimer>
				setTimer(COUNTDOWN_TIMER, 100);
 8000e84:	2164      	movs	r1, #100	; 0x64
 8000e86:	2003      	movs	r0, #3
 8000e88:	f000 fbc2 	bl	8001610 <setTimer>
			break;
 8000e8c:	e005      	b.n	8000e9a <fsm_manual_run+0x3ca>
			break;
 8000e8e:	bf00      	nop
 8000e90:	e004      	b.n	8000e9c <fsm_manual_run+0x3cc>
			break;
 8000e92:	bf00      	nop
 8000e94:	e002      	b.n	8000e9c <fsm_manual_run+0x3cc>
		            break;
 8000e96:	bf00      	nop
 8000e98:	e000      	b.n	8000e9c <fsm_manual_run+0x3cc>
			break;
 8000e9a:	bf00      	nop
	}
}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	2000012c 	.word	0x2000012c
 8000ea8:	20000128 	.word	0x20000128
 8000eac:	20000130 	.word	0x20000130
 8000eb0:	200000e8 	.word	0x200000e8
 8000eb4:	200000e0 	.word	0x200000e0
 8000eb8:	200000e4 	.word	0x200000e4
 8000ebc:	20000034 	.word	0x20000034
 8000ec0:	2000002c 	.word	0x2000002c
 8000ec4:	20000030 	.word	0x20000030
 8000ec8:	51eb851f 	.word	0x51eb851f
 8000ecc:	20000024 	.word	0x20000024

08000ed0 <Task_ReadButtons>:
/* USER CODE BEGIN 0 */

/**
 * Task c nt nhn - chy mi 10ms
 */
void Task_ReadButtons(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
    getKeyInput();
 8000ed4:	f7ff f93a 	bl	800014c <getKeyInput>
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}

08000edc <Task_RunFSM>:

/**
 * Task chy FSM - chy mi 10ms
 */
void Task_RunFSM(void) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    if (status == INIT || status == RED_GREEN || status == RED_AMBER ||
 8000ee0:	4b13      	ldr	r3, [pc, #76]	; (8000f30 <Task_RunFSM+0x54>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b04      	cmp	r3, #4
 8000ee6:	d00f      	beq.n	8000f08 <Task_RunFSM+0x2c>
 8000ee8:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <Task_RunFSM+0x54>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b1e      	cmp	r3, #30
 8000eee:	d00b      	beq.n	8000f08 <Task_RunFSM+0x2c>
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <Task_RunFSM+0x54>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b1f      	cmp	r3, #31
 8000ef6:	d007      	beq.n	8000f08 <Task_RunFSM+0x2c>
        status == GREEN_RED || status == AMBER_RED) {
 8000ef8:	4b0d      	ldr	r3, [pc, #52]	; (8000f30 <Task_RunFSM+0x54>)
 8000efa:	681b      	ldr	r3, [r3, #0]
    if (status == INIT || status == RED_GREEN || status == RED_AMBER ||
 8000efc:	2b20      	cmp	r3, #32
 8000efe:	d003      	beq.n	8000f08 <Task_RunFSM+0x2c>
        status == GREEN_RED || status == AMBER_RED) {
 8000f00:	4b0b      	ldr	r3, [pc, #44]	; (8000f30 <Task_RunFSM+0x54>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b21      	cmp	r3, #33	; 0x21
 8000f06:	d102      	bne.n	8000f0e <Task_RunFSM+0x32>
        fsm_automatic_run();
 8000f08:	f7ff fbee 	bl	80006e8 <fsm_automatic_run>
    } else if (status == RED_MODE || status == AMBER_MODE || status == GREEN_MODE) {
        fsm_manual_run();
    }
}
 8000f0c:	e00d      	b.n	8000f2a <Task_RunFSM+0x4e>
    } else if (status == RED_MODE || status == AMBER_MODE || status == GREEN_MODE) {
 8000f0e:	4b08      	ldr	r3, [pc, #32]	; (8000f30 <Task_RunFSM+0x54>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2b14      	cmp	r3, #20
 8000f14:	d007      	beq.n	8000f26 <Task_RunFSM+0x4a>
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <Task_RunFSM+0x54>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	2b15      	cmp	r3, #21
 8000f1c:	d003      	beq.n	8000f26 <Task_RunFSM+0x4a>
 8000f1e:	4b04      	ldr	r3, [pc, #16]	; (8000f30 <Task_RunFSM+0x54>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b16      	cmp	r3, #22
 8000f24:	d101      	bne.n	8000f2a <Task_RunFSM+0x4e>
        fsm_manual_run();
 8000f26:	f7ff fdd3 	bl	8000ad0 <fsm_manual_run>
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000024 	.word	0x20000024

08000f34 <Task_Update7SEG>:

/**
 * Task update 7-segment
 */
void Task_Update7SEG(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
    // Reset index
    if (SEG_index == 0 || SEG_index == 2) {
 8000f38:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <Task_Update7SEG+0x40>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d003      	beq.n	8000f48 <Task_Update7SEG+0x14>
 8000f40:	4b0c      	ldr	r3, [pc, #48]	; (8000f74 <Task_Update7SEG+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d101      	bne.n	8000f4c <Task_Update7SEG+0x18>
        clearENs();
 8000f48:	f7ff fb4a 	bl	80005e0 <clearENs>
    }
    // Update
    update7SEG(SEG_index);
 8000f4c:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <Task_Update7SEG+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff faed 	bl	8000530 <update7SEG>

    SEG_index++;
 8000f56:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <Task_Update7SEG+0x40>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	4a05      	ldr	r2, [pc, #20]	; (8000f74 <Task_Update7SEG+0x40>)
 8000f5e:	6013      	str	r3, [r2, #0]
    if (SEG_index >= 4) {
 8000f60:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <Task_Update7SEG+0x40>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b03      	cmp	r3, #3
 8000f66:	dd02      	ble.n	8000f6e <Task_Update7SEG+0x3a>
        SEG_index = 0;
 8000f68:	4b02      	ldr	r3, [pc, #8]	; (8000f74 <Task_Update7SEG+0x40>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
    }
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200000fc 	.word	0x200000fc

08000f78 <Task_TimerRun>:

/**
 * Task chy software timer
 */
void Task_TimerRun(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
    timerRun();
 8000f7c:	f000 fb74 	bl	8001668 <timerRun>
}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <Task_TestLED>:

/**
 * Task test LED
 */
void Task_TestLED(void) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000f88:	2110      	movs	r1, #16
 8000f8a:	4802      	ldr	r0, [pc, #8]	; (8000f94 <Task_TestLED+0x10>)
 8000f8c:	f000 ff9f 	bl	8001ece <HAL_GPIO_TogglePin>
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40010800 	.word	0x40010800

08000f98 <Task_500ms>:

/**
 * Demo Task 1: Chy mi 500ms
 */
void Task_500ms(void) {
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
    static uint32_t counter = 0;
    counter++;
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <Task_500ms+0x18>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	4a03      	ldr	r2, [pc, #12]	; (8000fb0 <Task_500ms+0x18>)
 8000fa4:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000100 	.word	0x20000100

08000fb4 <Task_1000ms>:

/**
 * Demo Task 2: Chy mi 1000ms
 */
void Task_1000ms(void) {
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
    static uint32_t counter = 0;
    counter++;
 8000fb8:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <Task_1000ms+0x18>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	4a03      	ldr	r2, [pc, #12]	; (8000fcc <Task_1000ms+0x18>)
 8000fc0:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	20000104 	.word	0x20000104

08000fd0 <Task_1500ms>:

/**
 * Demo Task 3: Chy mi 1500ms
 */
void Task_1500ms(void) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
    static uint32_t counter = 0;
    counter++;
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <Task_1500ms+0x18>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	4a03      	ldr	r2, [pc, #12]	; (8000fe8 <Task_1500ms+0x18>)
 8000fdc:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	20000108 	.word	0x20000108

08000fec <Task_2000ms>:

/**
 * Demo Task 4: Chy mi 2000ms
 */
void Task_2000ms(void) {
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
    static uint32_t counter = 0;
    counter++;
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <Task_2000ms+0x18>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	4a03      	ldr	r2, [pc, #12]	; (8001004 <Task_2000ms+0x18>)
 8000ff8:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
}
 8000ffa:	bf00      	nop
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	2000010c 	.word	0x2000010c

08001008 <Task_2500ms>:

/**
 * Demo Task 5: Chy mi 2500ms
 */
void Task_2500ms(void) {
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
    static uint32_t counter = 0;
    counter++;
 800100c:	4b04      	ldr	r3, [pc, #16]	; (8001020 <Task_2500ms+0x18>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	3301      	adds	r3, #1
 8001012:	4a03      	ldr	r2, [pc, #12]	; (8001020 <Task_2500ms+0x18>)
 8001014:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	20000110 	.word	0x20000110

08001024 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001028:	f000 fc38 	bl	800189c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800102c:	f000 f886 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001030:	f000 f8c0 	bl	80011b4 <MX_TIM2_Init>
  MX_GPIO_Init();
 8001034:	f000 f90a 	bl	800124c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001038:	482b      	ldr	r0, [pc, #172]	; (80010e8 <main+0xc4>)
 800103a:	f001 fb8d 	bl	8002758 <HAL_TIM_Base_Start_IT>

  // Khi to scheduler
  SCH_Init();
 800103e:	f000 f997 	bl	8001370 <SCH_Init>

  // Task c button - chy mi 100ms (1 tick)
  taskID_ReadButtons = SCH_Add_Task(Task_ReadButtons, 0, 1);
 8001042:	2201      	movs	r2, #1
 8001044:	2100      	movs	r1, #0
 8001046:	4829      	ldr	r0, [pc, #164]	; (80010ec <main+0xc8>)
 8001048:	f000 fa58 	bl	80014fc <SCH_Add_Task>
 800104c:	4603      	mov	r3, r0
 800104e:	4a28      	ldr	r2, [pc, #160]	; (80010f0 <main+0xcc>)
 8001050:	6013      	str	r3, [r2, #0]

  // Task chy FSM - chy mi 100ms (1 tick)
  taskID_RunFSM = SCH_Add_Task(Task_RunFSM, 0, 1);
 8001052:	2201      	movs	r2, #1
 8001054:	2100      	movs	r1, #0
 8001056:	4827      	ldr	r0, [pc, #156]	; (80010f4 <main+0xd0>)
 8001058:	f000 fa50 	bl	80014fc <SCH_Add_Task>
 800105c:	4603      	mov	r3, r0
 800105e:	4a26      	ldr	r2, [pc, #152]	; (80010f8 <main+0xd4>)
 8001060:	6013      	str	r3, [r2, #0]

  // Task update 7-segment - chy mi 100ms (1 ticks)
  taskID_Update7SEG = SCH_Add_Task(Task_Update7SEG, 0, 1);
 8001062:	2201      	movs	r2, #1
 8001064:	2100      	movs	r1, #0
 8001066:	4825      	ldr	r0, [pc, #148]	; (80010fc <main+0xd8>)
 8001068:	f000 fa48 	bl	80014fc <SCH_Add_Task>
 800106c:	4603      	mov	r3, r0
 800106e:	4a24      	ldr	r2, [pc, #144]	; (8001100 <main+0xdc>)
 8001070:	6013      	str	r3, [r2, #0]

  // Task timer run - chy mi 10ms (1 tick)
  taskID_TimerRun = SCH_Add_Task(Task_TimerRun, 0, 1);
 8001072:	2201      	movs	r2, #1
 8001074:	2100      	movs	r1, #0
 8001076:	4823      	ldr	r0, [pc, #140]	; (8001104 <main+0xe0>)
 8001078:	f000 fa40 	bl	80014fc <SCH_Add_Task>
 800107c:	4603      	mov	r3, r0
 800107e:	4a22      	ldr	r2, [pc, #136]	; (8001108 <main+0xe4>)
 8001080:	6013      	str	r3, [r2, #0]

  // Task test LED - chy mi 1000ms (10 ticks)
  taskID_TestLED = SCH_Add_Task(Task_TestLED, 0, 10);
 8001082:	220a      	movs	r2, #10
 8001084:	2100      	movs	r1, #0
 8001086:	4821      	ldr	r0, [pc, #132]	; (800110c <main+0xe8>)
 8001088:	f000 fa38 	bl	80014fc <SCH_Add_Task>
 800108c:	4603      	mov	r3, r0
 800108e:	4a20      	ldr	r2, [pc, #128]	; (8001110 <main+0xec>)
 8001090:	6013      	str	r3, [r2, #0]

  // Task 1: 500ms = 5 ticks
  taskID_500ms = SCH_Add_Task(Task_500ms, 0, 5);
 8001092:	2205      	movs	r2, #5
 8001094:	2100      	movs	r1, #0
 8001096:	481f      	ldr	r0, [pc, #124]	; (8001114 <main+0xf0>)
 8001098:	f000 fa30 	bl	80014fc <SCH_Add_Task>
 800109c:	4603      	mov	r3, r0
 800109e:	4a1e      	ldr	r2, [pc, #120]	; (8001118 <main+0xf4>)
 80010a0:	6013      	str	r3, [r2, #0]

  // Task 2: 1000ms = 10 ticks
  taskID_1000ms = SCH_Add_Task(Task_1000ms, 1, 10);
 80010a2:	220a      	movs	r2, #10
 80010a4:	2101      	movs	r1, #1
 80010a6:	481d      	ldr	r0, [pc, #116]	; (800111c <main+0xf8>)
 80010a8:	f000 fa28 	bl	80014fc <SCH_Add_Task>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a1c      	ldr	r2, [pc, #112]	; (8001120 <main+0xfc>)
 80010b0:	6013      	str	r3, [r2, #0]

  // Task 3: 1500ms = 15 ticks
  taskID_1500ms = SCH_Add_Task(Task_1500ms, 2, 15);
 80010b2:	220f      	movs	r2, #15
 80010b4:	2102      	movs	r1, #2
 80010b6:	481b      	ldr	r0, [pc, #108]	; (8001124 <main+0x100>)
 80010b8:	f000 fa20 	bl	80014fc <SCH_Add_Task>
 80010bc:	4603      	mov	r3, r0
 80010be:	4a1a      	ldr	r2, [pc, #104]	; (8001128 <main+0x104>)
 80010c0:	6013      	str	r3, [r2, #0]

  // Task 4: 2000ms = 20 ticks
  taskID_2000ms = SCH_Add_Task(Task_2000ms, 3, 20);
 80010c2:	2214      	movs	r2, #20
 80010c4:	2103      	movs	r1, #3
 80010c6:	4819      	ldr	r0, [pc, #100]	; (800112c <main+0x108>)
 80010c8:	f000 fa18 	bl	80014fc <SCH_Add_Task>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a18      	ldr	r2, [pc, #96]	; (8001130 <main+0x10c>)
 80010d0:	6013      	str	r3, [r2, #0]

  // Task 5: 2500ms = 25 ticks
  taskID_2500ms = SCH_Add_Task(Task_2500ms, 4, 25);
 80010d2:	2219      	movs	r2, #25
 80010d4:	2104      	movs	r1, #4
 80010d6:	4817      	ldr	r0, [pc, #92]	; (8001134 <main+0x110>)
 80010d8:	f000 fa10 	bl	80014fc <SCH_Add_Task>
 80010dc:	4603      	mov	r3, r0
 80010de:	4a16      	ldr	r2, [pc, #88]	; (8001138 <main+0x114>)
 80010e0:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    SCH_Dispatch_Tasks();
 80010e2:	f000 fa4b 	bl	800157c <SCH_Dispatch_Tasks>
 80010e6:	e7fc      	b.n	80010e2 <main+0xbe>
 80010e8:	2000015c 	.word	0x2000015c
 80010ec:	08000ed1 	.word	0x08000ed1
 80010f0:	20000134 	.word	0x20000134
 80010f4:	08000edd 	.word	0x08000edd
 80010f8:	20000138 	.word	0x20000138
 80010fc:	08000f35 	.word	0x08000f35
 8001100:	20000154 	.word	0x20000154
 8001104:	08000f79 	.word	0x08000f79
 8001108:	20000150 	.word	0x20000150
 800110c:	08000f85 	.word	0x08000f85
 8001110:	20000144 	.word	0x20000144
 8001114:	08000f99 	.word	0x08000f99
 8001118:	20000158 	.word	0x20000158
 800111c:	08000fb5 	.word	0x08000fb5
 8001120:	2000013c 	.word	0x2000013c
 8001124:	08000fd1 	.word	0x08000fd1
 8001128:	20000148 	.word	0x20000148
 800112c:	08000fed 	.word	0x08000fed
 8001130:	2000014c 	.word	0x2000014c
 8001134:	08001009 	.word	0x08001009
 8001138:	20000140 	.word	0x20000140

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b090      	sub	sp, #64	; 0x40
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 0318 	add.w	r3, r7, #24
 8001146:	2228      	movs	r2, #40	; 0x28
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f001 feca 	bl	8002ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800115e:	2302      	movs	r3, #2
 8001160:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001162:	2301      	movs	r3, #1
 8001164:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001166:	2310      	movs	r3, #16
 8001168:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800116a:	2300      	movs	r3, #0
 800116c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800116e:	f107 0318 	add.w	r3, r7, #24
 8001172:	4618      	mov	r0, r3
 8001174:	f000 fec4 	bl	8001f00 <HAL_RCC_OscConfig>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800117e:	f000 f8f2 	bl	8001366 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001182:	230f      	movs	r3, #15
 8001184:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001196:	1d3b      	adds	r3, r7, #4
 8001198:	2100      	movs	r1, #0
 800119a:	4618      	mov	r0, r3
 800119c:	f001 f930 	bl	8002400 <HAL_RCC_ClockConfig>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011a6:	f000 f8de 	bl	8001366 <Error_Handler>
  }
}
 80011aa:	bf00      	nop
 80011ac:	3740      	adds	r7, #64	; 0x40
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ba:	f107 0308 	add.w	r3, r7, #8
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011c8:	463b      	mov	r3, r7
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011d0:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <MX_TIM2_Init+0x94>)
 80011d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;  // 8MHz/8000 = 1kHz
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <MX_TIM2_Init+0x94>)
 80011da:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80011de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e0:	4b19      	ldr	r3, [pc, #100]	; (8001248 <MX_TIM2_Init+0x94>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;         // 1kHz/10 = 100Hz = 10ms
 80011e6:	4b18      	ldr	r3, [pc, #96]	; (8001248 <MX_TIM2_Init+0x94>)
 80011e8:	2263      	movs	r2, #99	; 0x63
 80011ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ec:	4b16      	ldr	r3, [pc, #88]	; (8001248 <MX_TIM2_Init+0x94>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f2:	4b15      	ldr	r3, [pc, #84]	; (8001248 <MX_TIM2_Init+0x94>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011f8:	4813      	ldr	r0, [pc, #76]	; (8001248 <MX_TIM2_Init+0x94>)
 80011fa:	f001 fa5d 	bl	80026b8 <HAL_TIM_Base_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001204:	f000 f8af 	bl	8001366 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001208:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800120c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800120e:	f107 0308 	add.w	r3, r7, #8
 8001212:	4619      	mov	r1, r3
 8001214:	480c      	ldr	r0, [pc, #48]	; (8001248 <MX_TIM2_Init+0x94>)
 8001216:	f001 fbdb 	bl	80029d0 <HAL_TIM_ConfigClockSource>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001220:	f000 f8a1 	bl	8001366 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001224:	2300      	movs	r3, #0
 8001226:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001228:	2300      	movs	r3, #0
 800122a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800122c:	463b      	mov	r3, r7
 800122e:	4619      	mov	r1, r3
 8001230:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_TIM2_Init+0x94>)
 8001232:	f001 fdb3 	bl	8002d9c <HAL_TIMEx_MasterConfigSynchronization>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800123c:	f000 f893 	bl	8001366 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	2000015c 	.word	0x2000015c

0800124c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001252:	f107 0310 	add.w	r3, r7, #16
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001260:	4b35      	ldr	r3, [pc, #212]	; (8001338 <MX_GPIO_Init+0xec>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a34      	ldr	r2, [pc, #208]	; (8001338 <MX_GPIO_Init+0xec>)
 8001266:	f043 0310 	orr.w	r3, r3, #16
 800126a:	6193      	str	r3, [r2, #24]
 800126c:	4b32      	ldr	r3, [pc, #200]	; (8001338 <MX_GPIO_Init+0xec>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	f003 0310 	and.w	r3, r3, #16
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001278:	4b2f      	ldr	r3, [pc, #188]	; (8001338 <MX_GPIO_Init+0xec>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	4a2e      	ldr	r2, [pc, #184]	; (8001338 <MX_GPIO_Init+0xec>)
 800127e:	f043 0304 	orr.w	r3, r3, #4
 8001282:	6193      	str	r3, [r2, #24]
 8001284:	4b2c      	ldr	r3, [pc, #176]	; (8001338 <MX_GPIO_Init+0xec>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f003 0304 	and.w	r3, r3, #4
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001290:	4b29      	ldr	r3, [pc, #164]	; (8001338 <MX_GPIO_Init+0xec>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	4a28      	ldr	r2, [pc, #160]	; (8001338 <MX_GPIO_Init+0xec>)
 8001296:	f043 0308 	orr.w	r3, r3, #8
 800129a:	6193      	str	r3, [r2, #24]
 800129c:	4b26      	ldr	r3, [pc, #152]	; (8001338 <MX_GPIO_Init+0xec>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f003 0308 	and.w	r3, r3, #8
 80012a4:	607b      	str	r3, [r7, #4]
 80012a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|RED_1_Pin|AMBER_1_Pin|GREEN_1_Pin
 80012a8:	2200      	movs	r2, #0
 80012aa:	f647 71f0 	movw	r1, #32752	; 0x7ff0
 80012ae:	4823      	ldr	r0, [pc, #140]	; (800133c <MX_GPIO_Init+0xf0>)
 80012b0:	f000 fdf5 	bl	8001e9e <HAL_GPIO_WritePin>
                          |RED_2_Pin|AMBER_2_Pin|GREEN_2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG2_3_Pin
 80012b4:	2200      	movs	r2, #0
 80012b6:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80012ba:	4821      	ldr	r0, [pc, #132]	; (8001340 <MX_GPIO_Init+0xf4>)
 80012bc:	f000 fdef 	bl	8001e9e <HAL_GPIO_WritePin>
                          |SEG2_4_Pin|SEG2_5_Pin|SEG2_6_Pin|SEG1_3_Pin
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG2_0_Pin
                          |SEG2_1_Pin|SEG2_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin;
 80012c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_0_GPIO_Port, &GPIO_InitStruct);
 80012ce:	f107 0310 	add.w	r3, r7, #16
 80012d2:	4619      	mov	r1, r3
 80012d4:	481b      	ldr	r0, [pc, #108]	; (8001344 <MX_GPIO_Init+0xf8>)
 80012d6:	f000 fc51 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin;
 80012da:	230a      	movs	r3, #10
 80012dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012de:	2300      	movs	r3, #0
 80012e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e2:	2301      	movs	r3, #1
 80012e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e6:	f107 0310 	add.w	r3, r7, #16
 80012ea:	4619      	mov	r1, r3
 80012ec:	4813      	ldr	r0, [pc, #76]	; (800133c <MX_GPIO_Init+0xf0>)
 80012ee:	f000 fc45 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin RED_1_Pin AMBER_1_Pin GREEN_1_Pin
                           RED_2_Pin AMBER_2_Pin GREEN_2_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|RED_1_Pin|AMBER_1_Pin|GREEN_1_Pin
 80012f2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80012f6:	613b      	str	r3, [r7, #16]
                          |RED_2_Pin|AMBER_2_Pin|GREEN_2_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2302      	movs	r3, #2
 8001302:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	4619      	mov	r1, r3
 800130a:	480c      	ldr	r0, [pc, #48]	; (800133c <MX_GPIO_Init+0xf0>)
 800130c:	f000 fc36 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG1_0_Pin SEG1_1_Pin SEG1_2_Pin SEG2_3_Pin
                           SEG2_4_Pin SEG2_5_Pin SEG2_6_Pin SEG1_3_Pin
                           SEG1_4_Pin SEG1_5_Pin SEG1_6_Pin SEG2_0_Pin
                           SEG2_1_Pin SEG2_2_Pin */
  GPIO_InitStruct.Pin = SEG1_0_Pin|SEG1_1_Pin|SEG1_2_Pin|SEG2_3_Pin
 8001310:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001314:	613b      	str	r3, [r7, #16]
                          |SEG2_4_Pin|SEG2_5_Pin|SEG2_6_Pin|SEG1_3_Pin
                          |SEG1_4_Pin|SEG1_5_Pin|SEG1_6_Pin|SEG2_0_Pin
                          |SEG2_1_Pin|SEG2_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001316:	2301      	movs	r3, #1
 8001318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131e:	2302      	movs	r3, #2
 8001320:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001322:	f107 0310 	add.w	r3, r7, #16
 8001326:	4619      	mov	r1, r3
 8001328:	4805      	ldr	r0, [pc, #20]	; (8001340 <MX_GPIO_Init+0xf4>)
 800132a:	f000 fc27 	bl	8001b7c <HAL_GPIO_Init>

}
 800132e:	bf00      	nop
 8001330:	3720      	adds	r7, #32
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000
 800133c:	40010800 	.word	0x40010800
 8001340:	40010c00 	.word	0x40010c00
 8001344:	40011000 	.word	0x40011000

08001348 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/**
 * Timer interrupt callback - Gi SCH_Update mi 10ms
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001358:	d101      	bne.n	800135e <HAL_TIM_PeriodElapsedCallback+0x16>
        SCH_Update();
 800135a:	f000 f82d 	bl	80013b8 <SCH_Update>
    }
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001366:	b480      	push	{r7}
 8001368:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800136a:	b672      	cpsid	i
}
 800136c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800136e:	e7fe      	b.n	800136e <Error_Handler+0x8>

08001370 <SCH_Init>:


/**
 * Khi to scheduler
 */
void SCH_Init(void) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
    // Xa ton b linked list
    while(SCH_listHead != NULL) {
 8001376:	e00a      	b.n	800138e <SCH_Init+0x1e>
        sTask* temp = SCH_listHead;
 8001378:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <SCH_Init+0x3c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	607b      	str	r3, [r7, #4]
        SCH_listHead = SCH_listHead->pNext;
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <SCH_Init+0x3c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	695b      	ldr	r3, [r3, #20]
 8001384:	4a09      	ldr	r2, [pc, #36]	; (80013ac <SCH_Init+0x3c>)
 8001386:	6013      	str	r3, [r2, #0]
        free(temp);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f001 fda3 	bl	8002ed4 <free>
    while(SCH_listHead != NULL) {
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <SCH_Init+0x3c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f0      	bne.n	8001378 <SCH_Init+0x8>
    }

    SCH_taskID_counter = 1;
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <SCH_Init+0x40>)
 8001398:	2201      	movs	r2, #1
 800139a:	601a      	str	r2, [r3, #0]
    task_count = 0;
 800139c:	4b05      	ldr	r3, [pc, #20]	; (80013b4 <SCH_Init+0x44>)
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000114 	.word	0x20000114
 80013b0:	20000038 	.word	0x20000038
 80013b4:	20000118 	.word	0x20000118

080013b8 <SCH_Update>:

/**
 * Update
 */
void SCH_Update(void) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0

    if (SCH_listHead == NULL) return;
 80013be:	4b1c      	ldr	r3, [pc, #112]	; (8001430 <SCH_Update+0x78>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d02e      	beq.n	8001424 <SCH_Update+0x6c>
    if (SCH_listHead->Delay > 0) {
 80013c6:	4b1a      	ldr	r3, [pc, #104]	; (8001430 <SCH_Update+0x78>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d01f      	beq.n	8001410 <SCH_Update+0x58>
        SCH_listHead->Delay--;
 80013d0:	4b17      	ldr	r3, [pc, #92]	; (8001430 <SCH_Update+0x78>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	685a      	ldr	r2, [r3, #4]
 80013d6:	3a01      	subs	r2, #1
 80013d8:	605a      	str	r2, [r3, #4]
    }

    while (SCH_listHead != NULL && SCH_listHead->Delay == 0) {
 80013da:	e019      	b.n	8001410 <SCH_Update+0x58>
        SCH_listHead->RunMe = 1;
 80013dc:	4b14      	ldr	r3, [pc, #80]	; (8001430 <SCH_Update+0x78>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2201      	movs	r2, #1
 80013e2:	731a      	strb	r2, [r3, #12]
        if (SCH_listHead->Period > 0) {
 80013e4:	4b12      	ldr	r3, [pc, #72]	; (8001430 <SCH_Update+0x78>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d01c      	beq.n	8001428 <SCH_Update+0x70>
            SCH_listHead->Delay = SCH_listHead->Period;
 80013ee:	4b10      	ldr	r3, [pc, #64]	; (8001430 <SCH_Update+0x78>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <SCH_Update+0x78>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	6892      	ldr	r2, [r2, #8]
 80013f8:	605a      	str	r2, [r3, #4]
            sTask* current = SCH_listHead;
 80013fa:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <SCH_Update+0x78>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	607b      	str	r3, [r7, #4]
            SCH_listHead = SCH_listHead->pNext;
 8001400:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <SCH_Update+0x78>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <SCH_Update+0x78>)
 8001408:	6013      	str	r3, [r2, #0]
            SCH_Insert_Task(current);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f000 f812 	bl	8001434 <SCH_Insert_Task>
    while (SCH_listHead != NULL && SCH_listHead->Delay == 0) {
 8001410:	4b07      	ldr	r3, [pc, #28]	; (8001430 <SCH_Update+0x78>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d008      	beq.n	800142a <SCH_Update+0x72>
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <SCH_Update+0x78>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d0dc      	beq.n	80013dc <SCH_Update+0x24>
 8001422:	e002      	b.n	800142a <SCH_Update+0x72>
    if (SCH_listHead == NULL) return;
 8001424:	bf00      	nop
 8001426:	e000      	b.n	800142a <SCH_Update+0x72>
        } else {
            break;
 8001428:	bf00      	nop
        }
    }
}
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000114 	.word	0x20000114

08001434 <SCH_Insert_Task>:

/**
 * Hm helper
 */
static void SCH_Insert_Task(sTask* newTask) {
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
    if (SCH_listHead == NULL || newTask->Delay < SCH_listHead->Delay) {
 800143c:	4b2e      	ldr	r3, [pc, #184]	; (80014f8 <SCH_Insert_Task+0xc4>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d006      	beq.n	8001452 <SCH_Insert_Task+0x1e>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685a      	ldr	r2, [r3, #4]
 8001448:	4b2b      	ldr	r3, [pc, #172]	; (80014f8 <SCH_Insert_Task+0xc4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	429a      	cmp	r2, r3
 8001450:	d214      	bcs.n	800147c <SCH_Insert_Task+0x48>
        if (SCH_listHead != NULL) {
 8001452:	4b29      	ldr	r3, [pc, #164]	; (80014f8 <SCH_Insert_Task+0xc4>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d008      	beq.n	800146c <SCH_Insert_Task+0x38>
            SCH_listHead->Delay -= newTask->Delay;
 800145a:	4b27      	ldr	r3, [pc, #156]	; (80014f8 <SCH_Insert_Task+0xc4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	6859      	ldr	r1, [r3, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	4b24      	ldr	r3, [pc, #144]	; (80014f8 <SCH_Insert_Task+0xc4>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	1a8a      	subs	r2, r1, r2
 800146a:	605a      	str	r2, [r3, #4]
        }
        newTask->pNext = SCH_listHead;
 800146c:	4b22      	ldr	r3, [pc, #136]	; (80014f8 <SCH_Insert_Task+0xc4>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	615a      	str	r2, [r3, #20]
        SCH_listHead = newTask;
 8001474:	4a20      	ldr	r2, [pc, #128]	; (80014f8 <SCH_Insert_Task+0xc4>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	e037      	b.n	80014ec <SCH_Insert_Task+0xb8>
    } else {
        sTask* current = SCH_listHead;
 800147c:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <SCH_Insert_Task+0xc4>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	60fb      	str	r3, [r7, #12]
        uint32_t cumulative_delay = current->Delay;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	60bb      	str	r3, [r7, #8]

        while (current->pNext != NULL &&
 8001488:	e008      	b.n	800149c <SCH_Insert_Task+0x68>
               cumulative_delay + current->pNext->Delay <= newTask->Delay) {
            cumulative_delay += current->pNext->Delay;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	68ba      	ldr	r2, [r7, #8]
 8001492:	4413      	add	r3, r2
 8001494:	60bb      	str	r3, [r7, #8]
            current = current->pNext;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	60fb      	str	r3, [r7, #12]
        while (current->pNext != NULL &&
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d008      	beq.n	80014b6 <SCH_Insert_Task+0x82>
               cumulative_delay + current->pNext->Delay <= newTask->Delay) {
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	441a      	add	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
        while (current->pNext != NULL &&
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d9e9      	bls.n	800148a <SCH_Insert_Task+0x56>
        }
        newTask->Delay -= cumulative_delay;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685a      	ldr	r2, [r3, #4]
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	1ad2      	subs	r2, r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	605a      	str	r2, [r3, #4]
        if (current->pNext != NULL) {
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d008      	beq.n	80014dc <SCH_Insert_Task+0xa8>
            current->pNext->Delay -= newTask->Delay;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	6859      	ldr	r1, [r3, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685a      	ldr	r2, [r3, #4]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	1a8a      	subs	r2, r1, r2
 80014da:	605a      	str	r2, [r3, #4]
        }
        newTask->pNext = current->pNext;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	695a      	ldr	r2, [r3, #20]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	615a      	str	r2, [r3, #20]
        current->pNext = newTask;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	615a      	str	r2, [r3, #20]
    }
}
 80014ea:	bf00      	nop
 80014ec:	bf00      	nop
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000114 	.word	0x20000114

080014fc <SCH_Add_Task>:

/**
 * Thm task mi (Optimized)
 */
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
    if (task_count >= SCH_MAX_TASKS) {
 8001508:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <SCH_Add_Task+0x78>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b09      	cmp	r3, #9
 800150e:	d901      	bls.n	8001514 <SCH_Add_Task+0x18>
        return 0;  //  y
 8001510:	2300      	movs	r3, #0
 8001512:	e02a      	b.n	800156a <SCH_Add_Task+0x6e>
    }
    sTask* newTask = (sTask*)malloc(sizeof(sTask));
 8001514:	2018      	movs	r0, #24
 8001516:	f001 fcd5 	bl	8002ec4 <malloc>
 800151a:	4603      	mov	r3, r0
 800151c:	617b      	str	r3, [r7, #20]
    if (newTask == NULL) return 0;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <SCH_Add_Task+0x2c>
 8001524:	2300      	movs	r3, #0
 8001526:	e020      	b.n	800156a <SCH_Add_Task+0x6e>

    newTask->pTask = pFunction;
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	601a      	str	r2, [r3, #0]
    newTask->Delay = DELAY;
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	68ba      	ldr	r2, [r7, #8]
 8001532:	605a      	str	r2, [r3, #4]
    newTask->Period = PERIOD;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	609a      	str	r2, [r3, #8]
    newTask->RunMe = 0;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	2200      	movs	r2, #0
 800153e:	731a      	strb	r2, [r3, #12]
    newTask->TaskID = SCH_taskID_counter++;
 8001540:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <SCH_Add_Task+0x7c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	1c5a      	adds	r2, r3, #1
 8001546:	490c      	ldr	r1, [pc, #48]	; (8001578 <SCH_Add_Task+0x7c>)
 8001548:	600a      	str	r2, [r1, #0]
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	6113      	str	r3, [r2, #16]
    newTask->pNext = NULL;
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
    SCH_Insert_Task(newTask);
 8001554:	6978      	ldr	r0, [r7, #20]
 8001556:	f7ff ff6d 	bl	8001434 <SCH_Insert_Task>

    task_count++;
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <SCH_Add_Task+0x78>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	3301      	adds	r3, #1
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4b04      	ldr	r3, [pc, #16]	; (8001574 <SCH_Add_Task+0x78>)
 8001564:	701a      	strb	r2, [r3, #0]
    return newTask->TaskID;
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	691b      	ldr	r3, [r3, #16]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000118 	.word	0x20000118
 8001578:	20000038 	.word	0x20000038

0800157c <SCH_Dispatch_Tasks>:

/**
 * Dispatcher
 */
void SCH_Dispatch_Tasks(void) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
    sTask* current = SCH_listHead;
 8001582:	4b21      	ldr	r3, [pc, #132]	; (8001608 <SCH_Dispatch_Tasks+0x8c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	60fb      	str	r3, [r7, #12]
    sTask* prev = NULL;
 8001588:	2300      	movs	r3, #0
 800158a:	60bb      	str	r3, [r7, #8]

    while (current != NULL) {
 800158c:	e033      	b.n	80015f6 <SCH_Dispatch_Tasks+0x7a>
        if (current->RunMe > 0) {
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	7b1b      	ldrb	r3, [r3, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d02a      	beq.n	80015ec <SCH_Dispatch_Tasks+0x70>
            (*current->pTask)();
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4798      	blx	r3
            current->RunMe--;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	7b1b      	ldrb	r3, [r3, #12]
 80015a0:	3b01      	subs	r3, #1
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	731a      	strb	r2, [r3, #12]
            if (current->Period == 0) {
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d11d      	bne.n	80015ec <SCH_Dispatch_Tasks+0x70>
                sTask* toDelete = current;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	607b      	str	r3, [r7, #4]

                if (prev == NULL) {
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d107      	bne.n	80015ca <SCH_Dispatch_Tasks+0x4e>
                    SCH_listHead = current->pNext;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	4a12      	ldr	r2, [pc, #72]	; (8001608 <SCH_Dispatch_Tasks+0x8c>)
 80015c0:	6013      	str	r3, [r2, #0]
                    current = SCH_listHead;
 80015c2:	4b11      	ldr	r3, [pc, #68]	; (8001608 <SCH_Dispatch_Tasks+0x8c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	e006      	b.n	80015d8 <SCH_Dispatch_Tasks+0x5c>
                } else {
                    prev->pNext = current->pNext;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	695a      	ldr	r2, [r3, #20]
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	615a      	str	r2, [r3, #20]
                    current = current->pNext;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	60fb      	str	r3, [r7, #12]
                }

                free(toDelete);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f001 fc7b 	bl	8002ed4 <free>
                task_count--;
 80015de:	4b0b      	ldr	r3, [pc, #44]	; (800160c <SCH_Dispatch_Tasks+0x90>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b09      	ldr	r3, [pc, #36]	; (800160c <SCH_Dispatch_Tasks+0x90>)
 80015e8:	701a      	strb	r2, [r3, #0]
                continue;
 80015ea:	e004      	b.n	80015f6 <SCH_Dispatch_Tasks+0x7a>
            }
        }
        prev = current;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	60bb      	str	r3, [r7, #8]
        current = current->pNext;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	695b      	ldr	r3, [r3, #20]
 80015f4:	60fb      	str	r3, [r7, #12]
    while (current != NULL) {
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1c8      	bne.n	800158e <SCH_Dispatch_Tasks+0x12>
    }
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000114 	.word	0x20000114
 800160c:	20000118 	.word	0x20000118

08001610 <setTimer>:
#define MAX_TIMER 10

int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration){
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 800161a:	4907      	ldr	r1, [pc, #28]	; (8001638 <setTimer+0x28>)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001624:	4a05      	ldr	r2, [pc, #20]	; (800163c <setTimer+0x2c>)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2100      	movs	r1, #0
 800162a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	200001a4 	.word	0x200001a4
 800163c:	200001cc 	.word	0x200001cc

08001640 <isTimerExpired>:

int isTimerExpired(int index){
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 0) return 0;
 8001648:	4a06      	ldr	r2, [pc, #24]	; (8001664 <isTimerExpired+0x24>)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <isTimerExpired+0x18>
 8001654:	2300      	movs	r3, #0
 8001656:	e000      	b.n	800165a <isTimerExpired+0x1a>
	return 1;
 8001658:	2301      	movs	r3, #1
}
 800165a:	4618      	mov	r0, r3
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	200001cc 	.word	0x200001cc

08001668 <timerRun>:

void timerRun(){
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_TIMER; i++){
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]
 8001672:	e01c      	b.n	80016ae <timerRun+0x46>
		if (timer_counter[i] > 0){
 8001674:	4a12      	ldr	r2, [pc, #72]	; (80016c0 <timerRun+0x58>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800167c:	2b00      	cmp	r3, #0
 800167e:	dd13      	ble.n	80016a8 <timerRun+0x40>
			timer_counter[i]--;
 8001680:	4a0f      	ldr	r2, [pc, #60]	; (80016c0 <timerRun+0x58>)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001688:	1e5a      	subs	r2, r3, #1
 800168a:	490d      	ldr	r1, [pc, #52]	; (80016c0 <timerRun+0x58>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) timer_flag[i] = 1;
 8001692:	4a0b      	ldr	r2, [pc, #44]	; (80016c0 <timerRun+0x58>)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169a:	2b00      	cmp	r3, #0
 800169c:	dc04      	bgt.n	80016a8 <timerRun+0x40>
 800169e:	4a09      	ldr	r2, [pc, #36]	; (80016c4 <timerRun+0x5c>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2101      	movs	r1, #1
 80016a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_TIMER; i++){
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3301      	adds	r3, #1
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b09      	cmp	r3, #9
 80016b2:	dddf      	ble.n	8001674 <timerRun+0xc>
		}
	}
}
 80016b4:	bf00      	nop
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr
 80016c0:	200001a4 	.word	0x200001a4
 80016c4:	200001cc 	.word	0x200001cc

080016c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016ce:	4b15      	ldr	r3, [pc, #84]	; (8001724 <HAL_MspInit+0x5c>)
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	4a14      	ldr	r2, [pc, #80]	; (8001724 <HAL_MspInit+0x5c>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6193      	str	r3, [r2, #24]
 80016da:	4b12      	ldr	r3, [pc, #72]	; (8001724 <HAL_MspInit+0x5c>)
 80016dc:	699b      	ldr	r3, [r3, #24]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e6:	4b0f      	ldr	r3, [pc, #60]	; (8001724 <HAL_MspInit+0x5c>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	4a0e      	ldr	r2, [pc, #56]	; (8001724 <HAL_MspInit+0x5c>)
 80016ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f0:	61d3      	str	r3, [r2, #28]
 80016f2:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <HAL_MspInit+0x5c>)
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80016fe:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <HAL_MspInit+0x60>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	4a04      	ldr	r2, [pc, #16]	; (8001728 <HAL_MspInit+0x60>)
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800171a:	bf00      	nop
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr
 8001724:	40021000 	.word	0x40021000
 8001728:	40010000 	.word	0x40010000

0800172c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800173c:	d113      	bne.n	8001766 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <HAL_TIM_Base_MspInit+0x44>)
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	4a0b      	ldr	r2, [pc, #44]	; (8001770 <HAL_TIM_Base_MspInit+0x44>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	61d3      	str	r3, [r2, #28]
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <HAL_TIM_Base_MspInit+0x44>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001756:	2200      	movs	r2, #0
 8001758:	2100      	movs	r1, #0
 800175a:	201c      	movs	r0, #28
 800175c:	f000 f9d7 	bl	8001b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001760:	201c      	movs	r0, #28
 8001762:	f000 f9f0 	bl	8001b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000

08001774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001778:	e7fe      	b.n	8001778 <NMI_Handler+0x4>

0800177a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177e:	e7fe      	b.n	800177e <HardFault_Handler+0x4>

08001780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001784:	e7fe      	b.n	8001784 <MemManage_Handler+0x4>

08001786 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800178a:	e7fe      	b.n	800178a <BusFault_Handler+0x4>

0800178c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001790:	e7fe      	b.n	8001790 <UsageFault_Handler+0x4>

08001792 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr

0800179e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr

080017aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr

080017b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ba:	f000 f8b5 	bl	8001928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017c8:	4802      	ldr	r0, [pc, #8]	; (80017d4 <TIM2_IRQHandler+0x10>)
 80017ca:	f001 f811 	bl	80027f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2000015c 	.word	0x2000015c

080017d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017e0:	4a14      	ldr	r2, [pc, #80]	; (8001834 <_sbrk+0x5c>)
 80017e2:	4b15      	ldr	r3, [pc, #84]	; (8001838 <_sbrk+0x60>)
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017ec:	4b13      	ldr	r3, [pc, #76]	; (800183c <_sbrk+0x64>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <_sbrk+0x64>)
 80017f6:	4a12      	ldr	r2, [pc, #72]	; (8001840 <_sbrk+0x68>)
 80017f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <_sbrk+0x64>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	429a      	cmp	r2, r3
 8001806:	d207      	bcs.n	8001818 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001808:	f001 fb32 	bl	8002e70 <__errno>
 800180c:	4603      	mov	r3, r0
 800180e:	220c      	movs	r2, #12
 8001810:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001812:	f04f 33ff 	mov.w	r3, #4294967295
 8001816:	e009      	b.n	800182c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001818:	4b08      	ldr	r3, [pc, #32]	; (800183c <_sbrk+0x64>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800181e:	4b07      	ldr	r3, [pc, #28]	; (800183c <_sbrk+0x64>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	4a05      	ldr	r2, [pc, #20]	; (800183c <_sbrk+0x64>)
 8001828:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800182a:	68fb      	ldr	r3, [r7, #12]
}
 800182c:	4618      	mov	r0, r3
 800182e:	3718      	adds	r7, #24
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20002800 	.word	0x20002800
 8001838:	00000400 	.word	0x00000400
 800183c:	2000011c 	.word	0x2000011c
 8001840:	20000208 	.word	0x20000208

08001844 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001850:	f7ff fff8 	bl	8001844 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001854:	480b      	ldr	r0, [pc, #44]	; (8001884 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001856:	490c      	ldr	r1, [pc, #48]	; (8001888 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001858:	4a0c      	ldr	r2, [pc, #48]	; (800188c <LoopFillZerobss+0x16>)
  movs r3, #0
 800185a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800185c:	e002      	b.n	8001864 <LoopCopyDataInit>

0800185e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800185e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001862:	3304      	adds	r3, #4

08001864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001868:	d3f9      	bcc.n	800185e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800186a:	4a09      	ldr	r2, [pc, #36]	; (8001890 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800186c:	4c09      	ldr	r4, [pc, #36]	; (8001894 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800186e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001870:	e001      	b.n	8001876 <LoopFillZerobss>

08001872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001874:	3204      	adds	r2, #4

08001876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001878:	d3fb      	bcc.n	8001872 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800187a:	f001 faff 	bl	8002e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800187e:	f7ff fbd1 	bl	8001024 <main>
  bx lr
 8001882:	4770      	bx	lr
  ldr r0, =_sdata
 8001884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001888:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 800188c:	080030c0 	.word	0x080030c0
  ldr r2, =_sbss
 8001890:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001894:	20000208 	.word	0x20000208

08001898 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001898:	e7fe      	b.n	8001898 <ADC1_2_IRQHandler>
	...

0800189c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018a0:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <HAL_Init+0x28>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a07      	ldr	r2, [pc, #28]	; (80018c4 <HAL_Init+0x28>)
 80018a6:	f043 0310 	orr.w	r3, r3, #16
 80018aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ac:	2003      	movs	r0, #3
 80018ae:	f000 f923 	bl	8001af8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018b2:	200f      	movs	r0, #15
 80018b4:	f000 f808 	bl	80018c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018b8:	f7ff ff06 	bl	80016c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40022000 	.word	0x40022000

080018c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <HAL_InitTick+0x54>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4b12      	ldr	r3, [pc, #72]	; (8001920 <HAL_InitTick+0x58>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	4619      	mov	r1, r3
 80018da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018de:	fbb3 f3f1 	udiv	r3, r3, r1
 80018e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 f93b 	bl	8001b62 <HAL_SYSTICK_Config>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00e      	b.n	8001914 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b0f      	cmp	r3, #15
 80018fa:	d80a      	bhi.n	8001912 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018fc:	2200      	movs	r2, #0
 80018fe:	6879      	ldr	r1, [r7, #4]
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f000 f903 	bl	8001b0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001908:	4a06      	ldr	r2, [pc, #24]	; (8001924 <HAL_InitTick+0x5c>)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800190e:	2300      	movs	r3, #0
 8001910:	e000      	b.n	8001914 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
}
 8001914:	4618      	mov	r0, r3
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	2000003c 	.word	0x2000003c
 8001920:	20000044 	.word	0x20000044
 8001924:	20000040 	.word	0x20000040

08001928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_IncTick+0x1c>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	461a      	mov	r2, r3
 8001932:	4b05      	ldr	r3, [pc, #20]	; (8001948 <HAL_IncTick+0x20>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4413      	add	r3, r2
 8001938:	4a03      	ldr	r2, [pc, #12]	; (8001948 <HAL_IncTick+0x20>)
 800193a:	6013      	str	r3, [r2, #0]
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr
 8001944:	20000044 	.word	0x20000044
 8001948:	200001f4 	.word	0x200001f4

0800194c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return uwTick;
 8001950:	4b02      	ldr	r3, [pc, #8]	; (800195c <HAL_GetTick+0x10>)
 8001952:	681b      	ldr	r3, [r3, #0]
}
 8001954:	4618      	mov	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	200001f4 	.word	0x200001f4

08001960 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001976:	68ba      	ldr	r2, [r7, #8]
 8001978:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800197c:	4013      	ands	r3, r2
 800197e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001988:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800198c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001990:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001992:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	60d3      	str	r3, [r2, #12]
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ac:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <__NVIC_GetPriorityGrouping+0x18>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	0a1b      	lsrs	r3, r3, #8
 80019b2:	f003 0307 	and.w	r3, r3, #7
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	db0b      	blt.n	80019ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	f003 021f 	and.w	r2, r3, #31
 80019dc:	4906      	ldr	r1, [pc, #24]	; (80019f8 <__NVIC_EnableIRQ+0x34>)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	095b      	lsrs	r3, r3, #5
 80019e4:	2001      	movs	r0, #1
 80019e6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr
 80019f8:	e000e100 	.word	0xe000e100

080019fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	6039      	str	r1, [r7, #0]
 8001a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	db0a      	blt.n	8001a26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	490c      	ldr	r1, [pc, #48]	; (8001a48 <__NVIC_SetPriority+0x4c>)
 8001a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1a:	0112      	lsls	r2, r2, #4
 8001a1c:	b2d2      	uxtb	r2, r2
 8001a1e:	440b      	add	r3, r1
 8001a20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a24:	e00a      	b.n	8001a3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	4908      	ldr	r1, [pc, #32]	; (8001a4c <__NVIC_SetPriority+0x50>)
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	3b04      	subs	r3, #4
 8001a34:	0112      	lsls	r2, r2, #4
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	440b      	add	r3, r1
 8001a3a:	761a      	strb	r2, [r3, #24]
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bc80      	pop	{r7}
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000e100 	.word	0xe000e100
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b089      	sub	sp, #36	; 0x24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	f1c3 0307 	rsb	r3, r3, #7
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	bf28      	it	cs
 8001a6e:	2304      	movcs	r3, #4
 8001a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	3304      	adds	r3, #4
 8001a76:	2b06      	cmp	r3, #6
 8001a78:	d902      	bls.n	8001a80 <NVIC_EncodePriority+0x30>
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	3b03      	subs	r3, #3
 8001a7e:	e000      	b.n	8001a82 <NVIC_EncodePriority+0x32>
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a84:	f04f 32ff 	mov.w	r2, #4294967295
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43da      	mvns	r2, r3
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	401a      	ands	r2, r3
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a98:	f04f 31ff 	mov.w	r1, #4294967295
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa2:	43d9      	mvns	r1, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa8:	4313      	orrs	r3, r2
         );
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3724      	adds	r7, #36	; 0x24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr

08001ab4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ac4:	d301      	bcc.n	8001aca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00f      	b.n	8001aea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aca:	4a0a      	ldr	r2, [pc, #40]	; (8001af4 <SysTick_Config+0x40>)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ad2:	210f      	movs	r1, #15
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f7ff ff90 	bl	80019fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <SysTick_Config+0x40>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ae2:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <SysTick_Config+0x40>)
 8001ae4:	2207      	movs	r2, #7
 8001ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	e000e010 	.word	0xe000e010

08001af8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff ff2d 	bl	8001960 <__NVIC_SetPriorityGrouping>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b086      	sub	sp, #24
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b20:	f7ff ff42 	bl	80019a8 <__NVIC_GetPriorityGrouping>
 8001b24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	68b9      	ldr	r1, [r7, #8]
 8001b2a:	6978      	ldr	r0, [r7, #20]
 8001b2c:	f7ff ff90 	bl	8001a50 <NVIC_EncodePriority>
 8001b30:	4602      	mov	r2, r0
 8001b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b36:	4611      	mov	r1, r2
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff ff5f 	bl	80019fc <__NVIC_SetPriority>
}
 8001b3e:	bf00      	nop
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b082      	sub	sp, #8
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff ff35 	bl	80019c4 <__NVIC_EnableIRQ>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff ffa2 	bl	8001ab4 <SysTick_Config>
 8001b70:	4603      	mov	r3, r0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b08b      	sub	sp, #44	; 0x2c
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b86:	2300      	movs	r3, #0
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b8e:	e148      	b.n	8001e22 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b90:	2201      	movs	r2, #1
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	69fa      	ldr	r2, [r7, #28]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	f040 8137 	bne.w	8001e1c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	4aa3      	ldr	r2, [pc, #652]	; (8001e40 <HAL_GPIO_Init+0x2c4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d05e      	beq.n	8001c76 <HAL_GPIO_Init+0xfa>
 8001bb8:	4aa1      	ldr	r2, [pc, #644]	; (8001e40 <HAL_GPIO_Init+0x2c4>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d875      	bhi.n	8001caa <HAL_GPIO_Init+0x12e>
 8001bbe:	4aa1      	ldr	r2, [pc, #644]	; (8001e44 <HAL_GPIO_Init+0x2c8>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d058      	beq.n	8001c76 <HAL_GPIO_Init+0xfa>
 8001bc4:	4a9f      	ldr	r2, [pc, #636]	; (8001e44 <HAL_GPIO_Init+0x2c8>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d86f      	bhi.n	8001caa <HAL_GPIO_Init+0x12e>
 8001bca:	4a9f      	ldr	r2, [pc, #636]	; (8001e48 <HAL_GPIO_Init+0x2cc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d052      	beq.n	8001c76 <HAL_GPIO_Init+0xfa>
 8001bd0:	4a9d      	ldr	r2, [pc, #628]	; (8001e48 <HAL_GPIO_Init+0x2cc>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d869      	bhi.n	8001caa <HAL_GPIO_Init+0x12e>
 8001bd6:	4a9d      	ldr	r2, [pc, #628]	; (8001e4c <HAL_GPIO_Init+0x2d0>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d04c      	beq.n	8001c76 <HAL_GPIO_Init+0xfa>
 8001bdc:	4a9b      	ldr	r2, [pc, #620]	; (8001e4c <HAL_GPIO_Init+0x2d0>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d863      	bhi.n	8001caa <HAL_GPIO_Init+0x12e>
 8001be2:	4a9b      	ldr	r2, [pc, #620]	; (8001e50 <HAL_GPIO_Init+0x2d4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d046      	beq.n	8001c76 <HAL_GPIO_Init+0xfa>
 8001be8:	4a99      	ldr	r2, [pc, #612]	; (8001e50 <HAL_GPIO_Init+0x2d4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d85d      	bhi.n	8001caa <HAL_GPIO_Init+0x12e>
 8001bee:	2b12      	cmp	r3, #18
 8001bf0:	d82a      	bhi.n	8001c48 <HAL_GPIO_Init+0xcc>
 8001bf2:	2b12      	cmp	r3, #18
 8001bf4:	d859      	bhi.n	8001caa <HAL_GPIO_Init+0x12e>
 8001bf6:	a201      	add	r2, pc, #4	; (adr r2, 8001bfc <HAL_GPIO_Init+0x80>)
 8001bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bfc:	08001c77 	.word	0x08001c77
 8001c00:	08001c51 	.word	0x08001c51
 8001c04:	08001c63 	.word	0x08001c63
 8001c08:	08001ca5 	.word	0x08001ca5
 8001c0c:	08001cab 	.word	0x08001cab
 8001c10:	08001cab 	.word	0x08001cab
 8001c14:	08001cab 	.word	0x08001cab
 8001c18:	08001cab 	.word	0x08001cab
 8001c1c:	08001cab 	.word	0x08001cab
 8001c20:	08001cab 	.word	0x08001cab
 8001c24:	08001cab 	.word	0x08001cab
 8001c28:	08001cab 	.word	0x08001cab
 8001c2c:	08001cab 	.word	0x08001cab
 8001c30:	08001cab 	.word	0x08001cab
 8001c34:	08001cab 	.word	0x08001cab
 8001c38:	08001cab 	.word	0x08001cab
 8001c3c:	08001cab 	.word	0x08001cab
 8001c40:	08001c59 	.word	0x08001c59
 8001c44:	08001c6d 	.word	0x08001c6d
 8001c48:	4a82      	ldr	r2, [pc, #520]	; (8001e54 <HAL_GPIO_Init+0x2d8>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d013      	beq.n	8001c76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c4e:	e02c      	b.n	8001caa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	623b      	str	r3, [r7, #32]
          break;
 8001c56:	e029      	b.n	8001cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	623b      	str	r3, [r7, #32]
          break;
 8001c60:	e024      	b.n	8001cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	3308      	adds	r3, #8
 8001c68:	623b      	str	r3, [r7, #32]
          break;
 8001c6a:	e01f      	b.n	8001cac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	330c      	adds	r3, #12
 8001c72:	623b      	str	r3, [r7, #32]
          break;
 8001c74:	e01a      	b.n	8001cac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d102      	bne.n	8001c84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c7e:	2304      	movs	r3, #4
 8001c80:	623b      	str	r3, [r7, #32]
          break;
 8001c82:	e013      	b.n	8001cac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d105      	bne.n	8001c98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c8c:	2308      	movs	r3, #8
 8001c8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69fa      	ldr	r2, [r7, #28]
 8001c94:	611a      	str	r2, [r3, #16]
          break;
 8001c96:	e009      	b.n	8001cac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c98:	2308      	movs	r3, #8
 8001c9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69fa      	ldr	r2, [r7, #28]
 8001ca0:	615a      	str	r2, [r3, #20]
          break;
 8001ca2:	e003      	b.n	8001cac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	623b      	str	r3, [r7, #32]
          break;
 8001ca8:	e000      	b.n	8001cac <HAL_GPIO_Init+0x130>
          break;
 8001caa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	2bff      	cmp	r3, #255	; 0xff
 8001cb0:	d801      	bhi.n	8001cb6 <HAL_GPIO_Init+0x13a>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	e001      	b.n	8001cba <HAL_GPIO_Init+0x13e>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3304      	adds	r3, #4
 8001cba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	2bff      	cmp	r3, #255	; 0xff
 8001cc0:	d802      	bhi.n	8001cc8 <HAL_GPIO_Init+0x14c>
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	e002      	b.n	8001cce <HAL_GPIO_Init+0x152>
 8001cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cca:	3b08      	subs	r3, #8
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	210f      	movs	r1, #15
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	401a      	ands	r2, r3
 8001ce0:	6a39      	ldr	r1, [r7, #32]
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce8:	431a      	orrs	r2, r3
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8090 	beq.w	8001e1c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cfc:	4b56      	ldr	r3, [pc, #344]	; (8001e58 <HAL_GPIO_Init+0x2dc>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4a55      	ldr	r2, [pc, #340]	; (8001e58 <HAL_GPIO_Init+0x2dc>)
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6193      	str	r3, [r2, #24]
 8001d08:	4b53      	ldr	r3, [pc, #332]	; (8001e58 <HAL_GPIO_Init+0x2dc>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d14:	4a51      	ldr	r2, [pc, #324]	; (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d18:	089b      	lsrs	r3, r3, #2
 8001d1a:	3302      	adds	r3, #2
 8001d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	f003 0303 	and.w	r3, r3, #3
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	220f      	movs	r2, #15
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	4013      	ands	r3, r2
 8001d36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a49      	ldr	r2, [pc, #292]	; (8001e60 <HAL_GPIO_Init+0x2e4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d00d      	beq.n	8001d5c <HAL_GPIO_Init+0x1e0>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a48      	ldr	r2, [pc, #288]	; (8001e64 <HAL_GPIO_Init+0x2e8>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d007      	beq.n	8001d58 <HAL_GPIO_Init+0x1dc>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a47      	ldr	r2, [pc, #284]	; (8001e68 <HAL_GPIO_Init+0x2ec>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d101      	bne.n	8001d54 <HAL_GPIO_Init+0x1d8>
 8001d50:	2302      	movs	r3, #2
 8001d52:	e004      	b.n	8001d5e <HAL_GPIO_Init+0x1e2>
 8001d54:	2303      	movs	r3, #3
 8001d56:	e002      	b.n	8001d5e <HAL_GPIO_Init+0x1e2>
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e000      	b.n	8001d5e <HAL_GPIO_Init+0x1e2>
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d60:	f002 0203 	and.w	r2, r2, #3
 8001d64:	0092      	lsls	r2, r2, #2
 8001d66:	4093      	lsls	r3, r2
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d6e:	493b      	ldr	r1, [pc, #236]	; (8001e5c <HAL_GPIO_Init+0x2e0>)
 8001d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d72:	089b      	lsrs	r3, r3, #2
 8001d74:	3302      	adds	r3, #2
 8001d76:	68fa      	ldr	r2, [r7, #12]
 8001d78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d006      	beq.n	8001d96 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d88:	4b38      	ldr	r3, [pc, #224]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	4937      	ldr	r1, [pc, #220]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	608b      	str	r3, [r1, #8]
 8001d94:	e006      	b.n	8001da4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d96:	4b35      	ldr	r3, [pc, #212]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	4933      	ldr	r1, [pc, #204]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d006      	beq.n	8001dbe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001db0:	4b2e      	ldr	r3, [pc, #184]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	492d      	ldr	r1, [pc, #180]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	60cb      	str	r3, [r1, #12]
 8001dbc:	e006      	b.n	8001dcc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dbe:	4b2b      	ldr	r3, [pc, #172]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001dc0:	68da      	ldr	r2, [r3, #12]
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	4929      	ldr	r1, [pc, #164]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d006      	beq.n	8001de6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dd8:	4b24      	ldr	r3, [pc, #144]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001dda:	685a      	ldr	r2, [r3, #4]
 8001ddc:	4923      	ldr	r1, [pc, #140]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]
 8001de4:	e006      	b.n	8001df4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001de6:	4b21      	ldr	r3, [pc, #132]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	43db      	mvns	r3, r3
 8001dee:	491f      	ldr	r1, [pc, #124]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001df0:	4013      	ands	r3, r2
 8001df2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d006      	beq.n	8001e0e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e00:	4b1a      	ldr	r3, [pc, #104]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4919      	ldr	r1, [pc, #100]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	600b      	str	r3, [r1, #0]
 8001e0c:	e006      	b.n	8001e1c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e0e:	4b17      	ldr	r3, [pc, #92]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	43db      	mvns	r3, r3
 8001e16:	4915      	ldr	r1, [pc, #84]	; (8001e6c <HAL_GPIO_Init+0x2f0>)
 8001e18:	4013      	ands	r3, r2
 8001e1a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1e:	3301      	adds	r3, #1
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	fa22 f303 	lsr.w	r3, r2, r3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	f47f aeaf 	bne.w	8001b90 <HAL_GPIO_Init+0x14>
  }
}
 8001e32:	bf00      	nop
 8001e34:	bf00      	nop
 8001e36:	372c      	adds	r7, #44	; 0x2c
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	10320000 	.word	0x10320000
 8001e44:	10310000 	.word	0x10310000
 8001e48:	10220000 	.word	0x10220000
 8001e4c:	10210000 	.word	0x10210000
 8001e50:	10120000 	.word	0x10120000
 8001e54:	10110000 	.word	0x10110000
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	40010000 	.word	0x40010000
 8001e60:	40010800 	.word	0x40010800
 8001e64:	40010c00 	.word	0x40010c00
 8001e68:	40011000 	.word	0x40011000
 8001e6c:	40010400 	.word	0x40010400

08001e70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	460b      	mov	r3, r1
 8001e7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689a      	ldr	r2, [r3, #8]
 8001e80:	887b      	ldrh	r3, [r7, #2]
 8001e82:	4013      	ands	r3, r2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d002      	beq.n	8001e8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	73fb      	strb	r3, [r7, #15]
 8001e8c:	e001      	b.n	8001e92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bc80      	pop	{r7}
 8001e9c:	4770      	bx	lr

08001e9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	807b      	strh	r3, [r7, #2]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eae:	787b      	ldrb	r3, [r7, #1]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eb4:	887a      	ldrh	r2, [r7, #2]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001eba:	e003      	b.n	8001ec4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ebc:	887b      	ldrh	r3, [r7, #2]
 8001ebe:	041a      	lsls	r2, r3, #16
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	611a      	str	r2, [r3, #16]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ee0:	887a      	ldrh	r2, [r7, #2]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	041a      	lsls	r2, r3, #16
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	43d9      	mvns	r1, r3
 8001eec:	887b      	ldrh	r3, [r7, #2]
 8001eee:	400b      	ands	r3, r1
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	611a      	str	r2, [r3, #16]
}
 8001ef6:	bf00      	nop
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e26c      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 8087 	beq.w	800202e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f20:	4b92      	ldr	r3, [pc, #584]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f003 030c 	and.w	r3, r3, #12
 8001f28:	2b04      	cmp	r3, #4
 8001f2a:	d00c      	beq.n	8001f46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f2c:	4b8f      	ldr	r3, [pc, #572]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 030c 	and.w	r3, r3, #12
 8001f34:	2b08      	cmp	r3, #8
 8001f36:	d112      	bne.n	8001f5e <HAL_RCC_OscConfig+0x5e>
 8001f38:	4b8c      	ldr	r3, [pc, #560]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f44:	d10b      	bne.n	8001f5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f46:	4b89      	ldr	r3, [pc, #548]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d06c      	beq.n	800202c <HAL_RCC_OscConfig+0x12c>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d168      	bne.n	800202c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e246      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f66:	d106      	bne.n	8001f76 <HAL_RCC_OscConfig+0x76>
 8001f68:	4b80      	ldr	r3, [pc, #512]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a7f      	ldr	r2, [pc, #508]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	e02e      	b.n	8001fd4 <HAL_RCC_OscConfig+0xd4>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10c      	bne.n	8001f98 <HAL_RCC_OscConfig+0x98>
 8001f7e:	4b7b      	ldr	r3, [pc, #492]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a7a      	ldr	r2, [pc, #488]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b78      	ldr	r3, [pc, #480]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a77      	ldr	r2, [pc, #476]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001f90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	e01d      	b.n	8001fd4 <HAL_RCC_OscConfig+0xd4>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa0:	d10c      	bne.n	8001fbc <HAL_RCC_OscConfig+0xbc>
 8001fa2:	4b72      	ldr	r3, [pc, #456]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a71      	ldr	r2, [pc, #452]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fac:	6013      	str	r3, [r2, #0]
 8001fae:	4b6f      	ldr	r3, [pc, #444]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a6e      	ldr	r2, [pc, #440]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fb8:	6013      	str	r3, [r2, #0]
 8001fba:	e00b      	b.n	8001fd4 <HAL_RCC_OscConfig+0xd4>
 8001fbc:	4b6b      	ldr	r3, [pc, #428]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a6a      	ldr	r2, [pc, #424]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fc6:	6013      	str	r3, [r2, #0]
 8001fc8:	4b68      	ldr	r3, [pc, #416]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a67      	ldr	r2, [pc, #412]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001fce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d013      	beq.n	8002004 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fdc:	f7ff fcb6 	bl	800194c <HAL_GetTick>
 8001fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe4:	f7ff fcb2 	bl	800194c <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b64      	cmp	r3, #100	; 0x64
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e1fa      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ff6:	4b5d      	ldr	r3, [pc, #372]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0f0      	beq.n	8001fe4 <HAL_RCC_OscConfig+0xe4>
 8002002:	e014      	b.n	800202e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002004:	f7ff fca2 	bl	800194c <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800200c:	f7ff fc9e 	bl	800194c <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b64      	cmp	r3, #100	; 0x64
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e1e6      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800201e:	4b53      	ldr	r3, [pc, #332]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1f0      	bne.n	800200c <HAL_RCC_OscConfig+0x10c>
 800202a:	e000      	b.n	800202e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800202c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d063      	beq.n	8002102 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800203a:	4b4c      	ldr	r3, [pc, #304]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f003 030c 	and.w	r3, r3, #12
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00b      	beq.n	800205e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002046:	4b49      	ldr	r3, [pc, #292]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f003 030c 	and.w	r3, r3, #12
 800204e:	2b08      	cmp	r3, #8
 8002050:	d11c      	bne.n	800208c <HAL_RCC_OscConfig+0x18c>
 8002052:	4b46      	ldr	r3, [pc, #280]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d116      	bne.n	800208c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800205e:	4b43      	ldr	r3, [pc, #268]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d005      	beq.n	8002076 <HAL_RCC_OscConfig+0x176>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d001      	beq.n	8002076 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e1ba      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002076:	4b3d      	ldr	r3, [pc, #244]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	4939      	ldr	r1, [pc, #228]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800208a:	e03a      	b.n	8002102 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d020      	beq.n	80020d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002094:	4b36      	ldr	r3, [pc, #216]	; (8002170 <HAL_RCC_OscConfig+0x270>)
 8002096:	2201      	movs	r2, #1
 8002098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209a:	f7ff fc57 	bl	800194c <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a2:	f7ff fc53 	bl	800194c <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e19b      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b4:	4b2d      	ldr	r3, [pc, #180]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d0f0      	beq.n	80020a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c0:	4b2a      	ldr	r3, [pc, #168]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	695b      	ldr	r3, [r3, #20]
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	4927      	ldr	r1, [pc, #156]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	600b      	str	r3, [r1, #0]
 80020d4:	e015      	b.n	8002102 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020d6:	4b26      	ldr	r3, [pc, #152]	; (8002170 <HAL_RCC_OscConfig+0x270>)
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020dc:	f7ff fc36 	bl	800194c <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e4:	f7ff fc32 	bl	800194c <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e17a      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020f6:	4b1d      	ldr	r3, [pc, #116]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f0      	bne.n	80020e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0308 	and.w	r3, r3, #8
 800210a:	2b00      	cmp	r3, #0
 800210c:	d03a      	beq.n	8002184 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d019      	beq.n	800214a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002116:	4b17      	ldr	r3, [pc, #92]	; (8002174 <HAL_RCC_OscConfig+0x274>)
 8002118:	2201      	movs	r2, #1
 800211a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211c:	f7ff fc16 	bl	800194c <HAL_GetTick>
 8002120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002122:	e008      	b.n	8002136 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002124:	f7ff fc12 	bl	800194c <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b02      	cmp	r3, #2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e15a      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002136:	4b0d      	ldr	r3, [pc, #52]	; (800216c <HAL_RCC_OscConfig+0x26c>)
 8002138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d0f0      	beq.n	8002124 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002142:	2001      	movs	r0, #1
 8002144:	f000 fa9a 	bl	800267c <RCC_Delay>
 8002148:	e01c      	b.n	8002184 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800214a:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <HAL_RCC_OscConfig+0x274>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002150:	f7ff fbfc 	bl	800194c <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002156:	e00f      	b.n	8002178 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002158:	f7ff fbf8 	bl	800194c <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d908      	bls.n	8002178 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e140      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
 800216a:	bf00      	nop
 800216c:	40021000 	.word	0x40021000
 8002170:	42420000 	.word	0x42420000
 8002174:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002178:	4b9e      	ldr	r3, [pc, #632]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800217a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1e9      	bne.n	8002158 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 80a6 	beq.w	80022de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002192:	2300      	movs	r3, #0
 8002194:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002196:	4b97      	ldr	r3, [pc, #604]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10d      	bne.n	80021be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021a2:	4b94      	ldr	r3, [pc, #592]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	4a93      	ldr	r2, [pc, #588]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80021a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ac:	61d3      	str	r3, [r2, #28]
 80021ae:	4b91      	ldr	r3, [pc, #580]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b6:	60bb      	str	r3, [r7, #8]
 80021b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021ba:	2301      	movs	r3, #1
 80021bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021be:	4b8e      	ldr	r3, [pc, #568]	; (80023f8 <HAL_RCC_OscConfig+0x4f8>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d118      	bne.n	80021fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ca:	4b8b      	ldr	r3, [pc, #556]	; (80023f8 <HAL_RCC_OscConfig+0x4f8>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a8a      	ldr	r2, [pc, #552]	; (80023f8 <HAL_RCC_OscConfig+0x4f8>)
 80021d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021d6:	f7ff fbb9 	bl	800194c <HAL_GetTick>
 80021da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021de:	f7ff fbb5 	bl	800194c <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b64      	cmp	r3, #100	; 0x64
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e0fd      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f0:	4b81      	ldr	r3, [pc, #516]	; (80023f8 <HAL_RCC_OscConfig+0x4f8>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d0f0      	beq.n	80021de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d106      	bne.n	8002212 <HAL_RCC_OscConfig+0x312>
 8002204:	4b7b      	ldr	r3, [pc, #492]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	4a7a      	ldr	r2, [pc, #488]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	f043 0301 	orr.w	r3, r3, #1
 800220e:	6213      	str	r3, [r2, #32]
 8002210:	e02d      	b.n	800226e <HAL_RCC_OscConfig+0x36e>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10c      	bne.n	8002234 <HAL_RCC_OscConfig+0x334>
 800221a:	4b76      	ldr	r3, [pc, #472]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	4a75      	ldr	r2, [pc, #468]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	f023 0301 	bic.w	r3, r3, #1
 8002224:	6213      	str	r3, [r2, #32]
 8002226:	4b73      	ldr	r3, [pc, #460]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002228:	6a1b      	ldr	r3, [r3, #32]
 800222a:	4a72      	ldr	r2, [pc, #456]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800222c:	f023 0304 	bic.w	r3, r3, #4
 8002230:	6213      	str	r3, [r2, #32]
 8002232:	e01c      	b.n	800226e <HAL_RCC_OscConfig+0x36e>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b05      	cmp	r3, #5
 800223a:	d10c      	bne.n	8002256 <HAL_RCC_OscConfig+0x356>
 800223c:	4b6d      	ldr	r3, [pc, #436]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	4a6c      	ldr	r2, [pc, #432]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002242:	f043 0304 	orr.w	r3, r3, #4
 8002246:	6213      	str	r3, [r2, #32]
 8002248:	4b6a      	ldr	r3, [pc, #424]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	4a69      	ldr	r2, [pc, #420]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	6213      	str	r3, [r2, #32]
 8002254:	e00b      	b.n	800226e <HAL_RCC_OscConfig+0x36e>
 8002256:	4b67      	ldr	r3, [pc, #412]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002258:	6a1b      	ldr	r3, [r3, #32]
 800225a:	4a66      	ldr	r2, [pc, #408]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800225c:	f023 0301 	bic.w	r3, r3, #1
 8002260:	6213      	str	r3, [r2, #32]
 8002262:	4b64      	ldr	r3, [pc, #400]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	4a63      	ldr	r2, [pc, #396]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002268:	f023 0304 	bic.w	r3, r3, #4
 800226c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d015      	beq.n	80022a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002276:	f7ff fb69 	bl	800194c <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800227c:	e00a      	b.n	8002294 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800227e:	f7ff fb65 	bl	800194c <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	f241 3288 	movw	r2, #5000	; 0x1388
 800228c:	4293      	cmp	r3, r2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e0ab      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002294:	4b57      	ldr	r3, [pc, #348]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0ee      	beq.n	800227e <HAL_RCC_OscConfig+0x37e>
 80022a0:	e014      	b.n	80022cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a2:	f7ff fb53 	bl	800194c <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a8:	e00a      	b.n	80022c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022aa:	f7ff fb4f 	bl	800194c <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e095      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c0:	4b4c      	ldr	r3, [pc, #304]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1ee      	bne.n	80022aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022cc:	7dfb      	ldrb	r3, [r7, #23]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d105      	bne.n	80022de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d2:	4b48      	ldr	r3, [pc, #288]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80022d4:	69db      	ldr	r3, [r3, #28]
 80022d6:	4a47      	ldr	r2, [pc, #284]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80022d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f000 8081 	beq.w	80023ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e8:	4b42      	ldr	r3, [pc, #264]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 030c 	and.w	r3, r3, #12
 80022f0:	2b08      	cmp	r3, #8
 80022f2:	d061      	beq.n	80023b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d146      	bne.n	800238a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022fc:	4b3f      	ldr	r3, [pc, #252]	; (80023fc <HAL_RCC_OscConfig+0x4fc>)
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002302:	f7ff fb23 	bl	800194c <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230a:	f7ff fb1f 	bl	800194c <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e067      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800231c:	4b35      	ldr	r3, [pc, #212]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1f0      	bne.n	800230a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002330:	d108      	bne.n	8002344 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002332:	4b30      	ldr	r3, [pc, #192]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	492d      	ldr	r1, [pc, #180]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002340:	4313      	orrs	r3, r2
 8002342:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002344:	4b2b      	ldr	r3, [pc, #172]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a19      	ldr	r1, [r3, #32]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002354:	430b      	orrs	r3, r1
 8002356:	4927      	ldr	r1, [pc, #156]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 8002358:	4313      	orrs	r3, r2
 800235a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800235c:	4b27      	ldr	r3, [pc, #156]	; (80023fc <HAL_RCC_OscConfig+0x4fc>)
 800235e:	2201      	movs	r2, #1
 8002360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002362:	f7ff faf3 	bl	800194c <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002368:	e008      	b.n	800237c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800236a:	f7ff faef 	bl	800194c <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d901      	bls.n	800237c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e037      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800237c:	4b1d      	ldr	r3, [pc, #116]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d0f0      	beq.n	800236a <HAL_RCC_OscConfig+0x46a>
 8002388:	e02f      	b.n	80023ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800238a:	4b1c      	ldr	r3, [pc, #112]	; (80023fc <HAL_RCC_OscConfig+0x4fc>)
 800238c:	2200      	movs	r2, #0
 800238e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002390:	f7ff fadc 	bl	800194c <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002398:	f7ff fad8 	bl	800194c <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e020      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023aa:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f0      	bne.n	8002398 <HAL_RCC_OscConfig+0x498>
 80023b6:	e018      	b.n	80023ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d101      	bne.n	80023c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e013      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023c4:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <HAL_RCC_OscConfig+0x4f4>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d106      	bne.n	80023e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d001      	beq.n	80023ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e000      	b.n	80023ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40007000 	.word	0x40007000
 80023fc:	42420060 	.word	0x42420060

08002400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e0d0      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002414:	4b6a      	ldr	r3, [pc, #424]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0307 	and.w	r3, r3, #7
 800241c:	683a      	ldr	r2, [r7, #0]
 800241e:	429a      	cmp	r2, r3
 8002420:	d910      	bls.n	8002444 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002422:	4b67      	ldr	r3, [pc, #412]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f023 0207 	bic.w	r2, r3, #7
 800242a:	4965      	ldr	r1, [pc, #404]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	4313      	orrs	r3, r2
 8002430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002432:	4b63      	ldr	r3, [pc, #396]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d001      	beq.n	8002444 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e0b8      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d020      	beq.n	8002492 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800245c:	4b59      	ldr	r3, [pc, #356]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	4a58      	ldr	r2, [pc, #352]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002466:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0308 	and.w	r3, r3, #8
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002474:	4b53      	ldr	r3, [pc, #332]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	4a52      	ldr	r2, [pc, #328]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800247e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002480:	4b50      	ldr	r3, [pc, #320]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	494d      	ldr	r1, [pc, #308]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 800248e:	4313      	orrs	r3, r2
 8002490:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d040      	beq.n	8002520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d107      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024a6:	4b47      	ldr	r3, [pc, #284]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d115      	bne.n	80024de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e07f      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d107      	bne.n	80024ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024be:	4b41      	ldr	r3, [pc, #260]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d109      	bne.n	80024de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e073      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ce:	4b3d      	ldr	r3, [pc, #244]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e06b      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024de:	4b39      	ldr	r3, [pc, #228]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f023 0203 	bic.w	r2, r3, #3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	4936      	ldr	r1, [pc, #216]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f0:	f7ff fa2c 	bl	800194c <HAL_GetTick>
 80024f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f6:	e00a      	b.n	800250e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024f8:	f7ff fa28 	bl	800194c <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f241 3288 	movw	r2, #5000	; 0x1388
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e053      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800250e:	4b2d      	ldr	r3, [pc, #180]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 020c 	and.w	r2, r3, #12
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	429a      	cmp	r2, r3
 800251e:	d1eb      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002520:	4b27      	ldr	r3, [pc, #156]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	683a      	ldr	r2, [r7, #0]
 800252a:	429a      	cmp	r2, r3
 800252c:	d210      	bcs.n	8002550 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800252e:	4b24      	ldr	r3, [pc, #144]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 0207 	bic.w	r2, r3, #7
 8002536:	4922      	ldr	r1, [pc, #136]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	4313      	orrs	r3, r2
 800253c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800253e:	4b20      	ldr	r3, [pc, #128]	; (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	429a      	cmp	r2, r3
 800254a:	d001      	beq.n	8002550 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e032      	b.n	80025b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0304 	and.w	r3, r3, #4
 8002558:	2b00      	cmp	r3, #0
 800255a:	d008      	beq.n	800256e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800255c:	4b19      	ldr	r3, [pc, #100]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	4916      	ldr	r1, [pc, #88]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 800256a:	4313      	orrs	r3, r2
 800256c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0308 	and.w	r3, r3, #8
 8002576:	2b00      	cmp	r3, #0
 8002578:	d009      	beq.n	800258e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800257a:	4b12      	ldr	r3, [pc, #72]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	490e      	ldr	r1, [pc, #56]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	4313      	orrs	r3, r2
 800258c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800258e:	f000 f821 	bl	80025d4 <HAL_RCC_GetSysClockFreq>
 8002592:	4602      	mov	r2, r0
 8002594:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	490a      	ldr	r1, [pc, #40]	; (80025c8 <HAL_RCC_ClockConfig+0x1c8>)
 80025a0:	5ccb      	ldrb	r3, [r1, r3]
 80025a2:	fa22 f303 	lsr.w	r3, r2, r3
 80025a6:	4a09      	ldr	r2, [pc, #36]	; (80025cc <HAL_RCC_ClockConfig+0x1cc>)
 80025a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025aa:	4b09      	ldr	r3, [pc, #36]	; (80025d0 <HAL_RCC_ClockConfig+0x1d0>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff f98a 	bl	80018c8 <HAL_InitTick>

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40022000 	.word	0x40022000
 80025c4:	40021000 	.word	0x40021000
 80025c8:	08003094 	.word	0x08003094
 80025cc:	2000003c 	.word	0x2000003c
 80025d0:	20000040 	.word	0x20000040

080025d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b087      	sub	sp, #28
 80025d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	60fb      	str	r3, [r7, #12]
 80025de:	2300      	movs	r3, #0
 80025e0:	60bb      	str	r3, [r7, #8]
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	2300      	movs	r3, #0
 80025e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025ee:	4b1e      	ldr	r3, [pc, #120]	; (8002668 <HAL_RCC_GetSysClockFreq+0x94>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d002      	beq.n	8002604 <HAL_RCC_GetSysClockFreq+0x30>
 80025fe:	2b08      	cmp	r3, #8
 8002600:	d003      	beq.n	800260a <HAL_RCC_GetSysClockFreq+0x36>
 8002602:	e027      	b.n	8002654 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002604:	4b19      	ldr	r3, [pc, #100]	; (800266c <HAL_RCC_GetSysClockFreq+0x98>)
 8002606:	613b      	str	r3, [r7, #16]
      break;
 8002608:	e027      	b.n	800265a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	0c9b      	lsrs	r3, r3, #18
 800260e:	f003 030f 	and.w	r3, r3, #15
 8002612:	4a17      	ldr	r2, [pc, #92]	; (8002670 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002614:	5cd3      	ldrb	r3, [r2, r3]
 8002616:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d010      	beq.n	8002644 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002622:	4b11      	ldr	r3, [pc, #68]	; (8002668 <HAL_RCC_GetSysClockFreq+0x94>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	0c5b      	lsrs	r3, r3, #17
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	4a11      	ldr	r2, [pc, #68]	; (8002674 <HAL_RCC_GetSysClockFreq+0xa0>)
 800262e:	5cd3      	ldrb	r3, [r2, r3]
 8002630:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a0d      	ldr	r2, [pc, #52]	; (800266c <HAL_RCC_GetSysClockFreq+0x98>)
 8002636:	fb02 f203 	mul.w	r2, r2, r3
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	e004      	b.n	800264e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a0c      	ldr	r2, [pc, #48]	; (8002678 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002648:	fb02 f303 	mul.w	r3, r2, r3
 800264c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	613b      	str	r3, [r7, #16]
      break;
 8002652:	e002      	b.n	800265a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002654:	4b05      	ldr	r3, [pc, #20]	; (800266c <HAL_RCC_GetSysClockFreq+0x98>)
 8002656:	613b      	str	r3, [r7, #16]
      break;
 8002658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800265a:	693b      	ldr	r3, [r7, #16]
}
 800265c:	4618      	mov	r0, r3
 800265e:	371c      	adds	r7, #28
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	40021000 	.word	0x40021000
 800266c:	007a1200 	.word	0x007a1200
 8002670:	080030a4 	.word	0x080030a4
 8002674:	080030b4 	.word	0x080030b4
 8002678:	003d0900 	.word	0x003d0900

0800267c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002684:	4b0a      	ldr	r3, [pc, #40]	; (80026b0 <RCC_Delay+0x34>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a0a      	ldr	r2, [pc, #40]	; (80026b4 <RCC_Delay+0x38>)
 800268a:	fba2 2303 	umull	r2, r3, r2, r3
 800268e:	0a5b      	lsrs	r3, r3, #9
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	fb02 f303 	mul.w	r3, r2, r3
 8002696:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002698:	bf00      	nop
  }
  while (Delay --);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	1e5a      	subs	r2, r3, #1
 800269e:	60fa      	str	r2, [r7, #12]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d1f9      	bne.n	8002698 <RCC_Delay+0x1c>
}
 80026a4:	bf00      	nop
 80026a6:	bf00      	nop
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	2000003c 	.word	0x2000003c
 80026b4:	10624dd3 	.word	0x10624dd3

080026b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d101      	bne.n	80026ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e041      	b.n	800274e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d106      	bne.n	80026e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff f824 	bl	800172c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2202      	movs	r2, #2
 80026e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	3304      	adds	r3, #4
 80026f4:	4619      	mov	r1, r3
 80026f6:	4610      	mov	r0, r2
 80026f8:	f000 fa56 	bl	8002ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
	...

08002758 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b01      	cmp	r3, #1
 800276a:	d001      	beq.n	8002770 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e035      	b.n	80027dc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68da      	ldr	r2, [r3, #12]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f042 0201 	orr.w	r2, r2, #1
 8002786:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a16      	ldr	r2, [pc, #88]	; (80027e8 <HAL_TIM_Base_Start_IT+0x90>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d009      	beq.n	80027a6 <HAL_TIM_Base_Start_IT+0x4e>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800279a:	d004      	beq.n	80027a6 <HAL_TIM_Base_Start_IT+0x4e>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a12      	ldr	r2, [pc, #72]	; (80027ec <HAL_TIM_Base_Start_IT+0x94>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d111      	bne.n	80027ca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2b06      	cmp	r3, #6
 80027b6:	d010      	beq.n	80027da <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f042 0201 	orr.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027c8:	e007      	b.n	80027da <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f042 0201 	orr.w	r2, r2, #1
 80027d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bc80      	pop	{r7}
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40012c00 	.word	0x40012c00
 80027ec:	40000400 	.word	0x40000400

080027f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d020      	beq.n	8002854 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d01b      	beq.n	8002854 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f06f 0202 	mvn.w	r2, #2
 8002824:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f998 	bl	8002b70 <HAL_TIM_IC_CaptureCallback>
 8002840:	e005      	b.n	800284e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f98b 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f000 f99a 	bl	8002b82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b00      	cmp	r3, #0
 800285c:	d020      	beq.n	80028a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	d01b      	beq.n	80028a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f06f 0204 	mvn.w	r2, #4
 8002870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2202      	movs	r2, #2
 8002876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002882:	2b00      	cmp	r3, #0
 8002884:	d003      	beq.n	800288e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f972 	bl	8002b70 <HAL_TIM_IC_CaptureCallback>
 800288c:	e005      	b.n	800289a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f965 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 f974 	bl	8002b82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d020      	beq.n	80028ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f003 0308 	and.w	r3, r3, #8
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d01b      	beq.n	80028ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f06f 0208 	mvn.w	r2, #8
 80028bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2204      	movs	r2, #4
 80028c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f003 0303 	and.w	r3, r3, #3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f94c 	bl	8002b70 <HAL_TIM_IC_CaptureCallback>
 80028d8:	e005      	b.n	80028e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f93f 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 f94e 	bl	8002b82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0310 	and.w	r3, r3, #16
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d020      	beq.n	8002938 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f003 0310 	and.w	r3, r3, #16
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d01b      	beq.n	8002938 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f06f 0210 	mvn.w	r2, #16
 8002908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2208      	movs	r2, #8
 800290e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f926 	bl	8002b70 <HAL_TIM_IC_CaptureCallback>
 8002924:	e005      	b.n	8002932 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f919 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 f928 	bl	8002b82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00c      	beq.n	800295c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b00      	cmp	r3, #0
 800294a:	d007      	beq.n	800295c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f06f 0201 	mvn.w	r2, #1
 8002954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7fe fcf6 	bl	8001348 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00c      	beq.n	8002980 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296c:	2b00      	cmp	r3, #0
 800296e:	d007      	beq.n	8002980 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 fa6f 	bl	8002e5e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002986:	2b00      	cmp	r3, #0
 8002988:	d00c      	beq.n	80029a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002990:	2b00      	cmp	r3, #0
 8002992:	d007      	beq.n	80029a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800299c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f8f8 	bl	8002b94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	f003 0320 	and.w	r3, r3, #32
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00c      	beq.n	80029c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f003 0320 	and.w	r3, r3, #32
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d007      	beq.n	80029c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f06f 0220 	mvn.w	r2, #32
 80029c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 fa42 	bl	8002e4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029c8:	bf00      	nop
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029da:	2300      	movs	r3, #0
 80029dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d101      	bne.n	80029ec <HAL_TIM_ConfigClockSource+0x1c>
 80029e8:	2302      	movs	r3, #2
 80029ea:	e0b4      	b.n	8002b56 <HAL_TIM_ConfigClockSource+0x186>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2202      	movs	r2, #2
 80029f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a24:	d03e      	beq.n	8002aa4 <HAL_TIM_ConfigClockSource+0xd4>
 8002a26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a2a:	f200 8087 	bhi.w	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a32:	f000 8086 	beq.w	8002b42 <HAL_TIM_ConfigClockSource+0x172>
 8002a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a3a:	d87f      	bhi.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a3c:	2b70      	cmp	r3, #112	; 0x70
 8002a3e:	d01a      	beq.n	8002a76 <HAL_TIM_ConfigClockSource+0xa6>
 8002a40:	2b70      	cmp	r3, #112	; 0x70
 8002a42:	d87b      	bhi.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a44:	2b60      	cmp	r3, #96	; 0x60
 8002a46:	d050      	beq.n	8002aea <HAL_TIM_ConfigClockSource+0x11a>
 8002a48:	2b60      	cmp	r3, #96	; 0x60
 8002a4a:	d877      	bhi.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a4c:	2b50      	cmp	r3, #80	; 0x50
 8002a4e:	d03c      	beq.n	8002aca <HAL_TIM_ConfigClockSource+0xfa>
 8002a50:	2b50      	cmp	r3, #80	; 0x50
 8002a52:	d873      	bhi.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a54:	2b40      	cmp	r3, #64	; 0x40
 8002a56:	d058      	beq.n	8002b0a <HAL_TIM_ConfigClockSource+0x13a>
 8002a58:	2b40      	cmp	r3, #64	; 0x40
 8002a5a:	d86f      	bhi.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a5c:	2b30      	cmp	r3, #48	; 0x30
 8002a5e:	d064      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x15a>
 8002a60:	2b30      	cmp	r3, #48	; 0x30
 8002a62:	d86b      	bhi.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d060      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x15a>
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d867      	bhi.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d05c      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x15a>
 8002a70:	2b10      	cmp	r3, #16
 8002a72:	d05a      	beq.n	8002b2a <HAL_TIM_ConfigClockSource+0x15a>
 8002a74:	e062      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	6899      	ldr	r1, [r3, #8]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	f000 f96a 	bl	8002d5e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	609a      	str	r2, [r3, #8]
      break;
 8002aa2:	e04f      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6818      	ldr	r0, [r3, #0]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	6899      	ldr	r1, [r3, #8]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f000 f953 	bl	8002d5e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ac6:	609a      	str	r2, [r3, #8]
      break;
 8002ac8:	e03c      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6818      	ldr	r0, [r3, #0]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	6859      	ldr	r1, [r3, #4]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f000 f8ca 	bl	8002c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2150      	movs	r1, #80	; 0x50
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 f921 	bl	8002d2a <TIM_ITRx_SetConfig>
      break;
 8002ae8:	e02c      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	6859      	ldr	r1, [r3, #4]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	461a      	mov	r2, r3
 8002af8:	f000 f8e8 	bl	8002ccc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2160      	movs	r1, #96	; 0x60
 8002b02:	4618      	mov	r0, r3
 8002b04:	f000 f911 	bl	8002d2a <TIM_ITRx_SetConfig>
      break;
 8002b08:	e01c      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6818      	ldr	r0, [r3, #0]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	6859      	ldr	r1, [r3, #4]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	461a      	mov	r2, r3
 8002b18:	f000 f8aa 	bl	8002c70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2140      	movs	r1, #64	; 0x40
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 f901 	bl	8002d2a <TIM_ITRx_SetConfig>
      break;
 8002b28:	e00c      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4619      	mov	r1, r3
 8002b34:	4610      	mov	r0, r2
 8002b36:	f000 f8f8 	bl	8002d2a <TIM_ITRx_SetConfig>
      break;
 8002b3a:	e003      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
      break;
 8002b40:	e000      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr

08002b70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr

08002b82 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b8a:	bf00      	nop
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bc80      	pop	{r7}
 8002ba4:	4770      	bx	lr
	...

08002ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a2b      	ldr	r2, [pc, #172]	; (8002c68 <TIM_Base_SetConfig+0xc0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d007      	beq.n	8002bd0 <TIM_Base_SetConfig+0x28>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bc6:	d003      	beq.n	8002bd0 <TIM_Base_SetConfig+0x28>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a28      	ldr	r2, [pc, #160]	; (8002c6c <TIM_Base_SetConfig+0xc4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d108      	bne.n	8002be2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a20      	ldr	r2, [pc, #128]	; (8002c68 <TIM_Base_SetConfig+0xc0>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d007      	beq.n	8002bfa <TIM_Base_SetConfig+0x52>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf0:	d003      	beq.n	8002bfa <TIM_Base_SetConfig+0x52>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a1d      	ldr	r2, [pc, #116]	; (8002c6c <TIM_Base_SetConfig+0xc4>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d108      	bne.n	8002c0c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	689a      	ldr	r2, [r3, #8]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a0d      	ldr	r2, [pc, #52]	; (8002c68 <TIM_Base_SetConfig+0xc0>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d103      	bne.n	8002c40 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	691a      	ldr	r2, [r3, #16]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	f003 0301 	and.w	r3, r3, #1
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d005      	beq.n	8002c5e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	f023 0201 	bic.w	r2, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	611a      	str	r2, [r3, #16]
  }
}
 8002c5e:	bf00      	nop
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	40012c00 	.word	0x40012c00
 8002c6c:	40000400 	.word	0x40000400

08002c70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	f023 0201 	bic.w	r2, r3, #1
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f023 030a 	bic.w	r3, r3, #10
 8002cac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	621a      	str	r2, [r3, #32]
}
 8002cc2:	bf00      	nop
 8002cc4:	371c      	adds	r7, #28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr

08002ccc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	f023 0210 	bic.w	r2, r3, #16
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	031b      	lsls	r3, r3, #12
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d08:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	011b      	lsls	r3, r3, #4
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	697a      	ldr	r2, [r7, #20]
 8002d1e:	621a      	str	r2, [r3, #32]
}
 8002d20:	bf00      	nop
 8002d22:	371c      	adds	r7, #28
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr

08002d2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b085      	sub	sp, #20
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
 8002d32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	f043 0307 	orr.w	r3, r3, #7
 8002d4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	609a      	str	r2, [r3, #8]
}
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bc80      	pop	{r7}
 8002d5c:	4770      	bx	lr

08002d5e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b087      	sub	sp, #28
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	60f8      	str	r0, [r7, #12]
 8002d66:	60b9      	str	r1, [r7, #8]
 8002d68:	607a      	str	r2, [r7, #4]
 8002d6a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d78:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	021a      	lsls	r2, r3, #8
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	431a      	orrs	r2, r3
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	609a      	str	r2, [r3, #8]
}
 8002d92:	bf00      	nop
 8002d94:	371c      	adds	r7, #28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr

08002d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d101      	bne.n	8002db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002db0:	2302      	movs	r3, #2
 8002db2:	e041      	b.n	8002e38 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a14      	ldr	r2, [pc, #80]	; (8002e44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d009      	beq.n	8002e0c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e00:	d004      	beq.n	8002e0c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a10      	ldr	r2, [pc, #64]	; (8002e48 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d10c      	bne.n	8002e26 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	68ba      	ldr	r2, [r7, #8]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bc80      	pop	{r7}
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	40012c00 	.word	0x40012c00
 8002e48:	40000400 	.word	0x40000400

08002e4c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr

08002e5e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr

08002e70 <__errno>:
 8002e70:	4b01      	ldr	r3, [pc, #4]	; (8002e78 <__errno+0x8>)
 8002e72:	6818      	ldr	r0, [r3, #0]
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	20000048 	.word	0x20000048

08002e7c <__libc_init_array>:
 8002e7c:	b570      	push	{r4, r5, r6, lr}
 8002e7e:	2600      	movs	r6, #0
 8002e80:	4d0c      	ldr	r5, [pc, #48]	; (8002eb4 <__libc_init_array+0x38>)
 8002e82:	4c0d      	ldr	r4, [pc, #52]	; (8002eb8 <__libc_init_array+0x3c>)
 8002e84:	1b64      	subs	r4, r4, r5
 8002e86:	10a4      	asrs	r4, r4, #2
 8002e88:	42a6      	cmp	r6, r4
 8002e8a:	d109      	bne.n	8002ea0 <__libc_init_array+0x24>
 8002e8c:	f000 f8f6 	bl	800307c <_init>
 8002e90:	2600      	movs	r6, #0
 8002e92:	4d0a      	ldr	r5, [pc, #40]	; (8002ebc <__libc_init_array+0x40>)
 8002e94:	4c0a      	ldr	r4, [pc, #40]	; (8002ec0 <__libc_init_array+0x44>)
 8002e96:	1b64      	subs	r4, r4, r5
 8002e98:	10a4      	asrs	r4, r4, #2
 8002e9a:	42a6      	cmp	r6, r4
 8002e9c:	d105      	bne.n	8002eaa <__libc_init_array+0x2e>
 8002e9e:	bd70      	pop	{r4, r5, r6, pc}
 8002ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ea4:	4798      	blx	r3
 8002ea6:	3601      	adds	r6, #1
 8002ea8:	e7ee      	b.n	8002e88 <__libc_init_array+0xc>
 8002eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002eae:	4798      	blx	r3
 8002eb0:	3601      	adds	r6, #1
 8002eb2:	e7f2      	b.n	8002e9a <__libc_init_array+0x1e>
 8002eb4:	080030b8 	.word	0x080030b8
 8002eb8:	080030b8 	.word	0x080030b8
 8002ebc:	080030b8 	.word	0x080030b8
 8002ec0:	080030bc 	.word	0x080030bc

08002ec4 <malloc>:
 8002ec4:	4b02      	ldr	r3, [pc, #8]	; (8002ed0 <malloc+0xc>)
 8002ec6:	4601      	mov	r1, r0
 8002ec8:	6818      	ldr	r0, [r3, #0]
 8002eca:	f000 b85f 	b.w	8002f8c <_malloc_r>
 8002ece:	bf00      	nop
 8002ed0:	20000048 	.word	0x20000048

08002ed4 <free>:
 8002ed4:	4b02      	ldr	r3, [pc, #8]	; (8002ee0 <free+0xc>)
 8002ed6:	4601      	mov	r1, r0
 8002ed8:	6818      	ldr	r0, [r3, #0]
 8002eda:	f000 b80b 	b.w	8002ef4 <_free_r>
 8002ede:	bf00      	nop
 8002ee0:	20000048 	.word	0x20000048

08002ee4 <memset>:
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	4402      	add	r2, r0
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d100      	bne.n	8002eee <memset+0xa>
 8002eec:	4770      	bx	lr
 8002eee:	f803 1b01 	strb.w	r1, [r3], #1
 8002ef2:	e7f9      	b.n	8002ee8 <memset+0x4>

08002ef4 <_free_r>:
 8002ef4:	b538      	push	{r3, r4, r5, lr}
 8002ef6:	4605      	mov	r5, r0
 8002ef8:	2900      	cmp	r1, #0
 8002efa:	d043      	beq.n	8002f84 <_free_r+0x90>
 8002efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f00:	1f0c      	subs	r4, r1, #4
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	bfb8      	it	lt
 8002f06:	18e4      	addlt	r4, r4, r3
 8002f08:	f000 f8aa 	bl	8003060 <__malloc_lock>
 8002f0c:	4a1e      	ldr	r2, [pc, #120]	; (8002f88 <_free_r+0x94>)
 8002f0e:	6813      	ldr	r3, [r2, #0]
 8002f10:	4610      	mov	r0, r2
 8002f12:	b933      	cbnz	r3, 8002f22 <_free_r+0x2e>
 8002f14:	6063      	str	r3, [r4, #4]
 8002f16:	6014      	str	r4, [r2, #0]
 8002f18:	4628      	mov	r0, r5
 8002f1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f1e:	f000 b8a5 	b.w	800306c <__malloc_unlock>
 8002f22:	42a3      	cmp	r3, r4
 8002f24:	d90a      	bls.n	8002f3c <_free_r+0x48>
 8002f26:	6821      	ldr	r1, [r4, #0]
 8002f28:	1862      	adds	r2, r4, r1
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	bf01      	itttt	eq
 8002f2e:	681a      	ldreq	r2, [r3, #0]
 8002f30:	685b      	ldreq	r3, [r3, #4]
 8002f32:	1852      	addeq	r2, r2, r1
 8002f34:	6022      	streq	r2, [r4, #0]
 8002f36:	6063      	str	r3, [r4, #4]
 8002f38:	6004      	str	r4, [r0, #0]
 8002f3a:	e7ed      	b.n	8002f18 <_free_r+0x24>
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	b10b      	cbz	r3, 8002f46 <_free_r+0x52>
 8002f42:	42a3      	cmp	r3, r4
 8002f44:	d9fa      	bls.n	8002f3c <_free_r+0x48>
 8002f46:	6811      	ldr	r1, [r2, #0]
 8002f48:	1850      	adds	r0, r2, r1
 8002f4a:	42a0      	cmp	r0, r4
 8002f4c:	d10b      	bne.n	8002f66 <_free_r+0x72>
 8002f4e:	6820      	ldr	r0, [r4, #0]
 8002f50:	4401      	add	r1, r0
 8002f52:	1850      	adds	r0, r2, r1
 8002f54:	4283      	cmp	r3, r0
 8002f56:	6011      	str	r1, [r2, #0]
 8002f58:	d1de      	bne.n	8002f18 <_free_r+0x24>
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	4401      	add	r1, r0
 8002f60:	6011      	str	r1, [r2, #0]
 8002f62:	6053      	str	r3, [r2, #4]
 8002f64:	e7d8      	b.n	8002f18 <_free_r+0x24>
 8002f66:	d902      	bls.n	8002f6e <_free_r+0x7a>
 8002f68:	230c      	movs	r3, #12
 8002f6a:	602b      	str	r3, [r5, #0]
 8002f6c:	e7d4      	b.n	8002f18 <_free_r+0x24>
 8002f6e:	6820      	ldr	r0, [r4, #0]
 8002f70:	1821      	adds	r1, r4, r0
 8002f72:	428b      	cmp	r3, r1
 8002f74:	bf01      	itttt	eq
 8002f76:	6819      	ldreq	r1, [r3, #0]
 8002f78:	685b      	ldreq	r3, [r3, #4]
 8002f7a:	1809      	addeq	r1, r1, r0
 8002f7c:	6021      	streq	r1, [r4, #0]
 8002f7e:	6063      	str	r3, [r4, #4]
 8002f80:	6054      	str	r4, [r2, #4]
 8002f82:	e7c9      	b.n	8002f18 <_free_r+0x24>
 8002f84:	bd38      	pop	{r3, r4, r5, pc}
 8002f86:	bf00      	nop
 8002f88:	20000120 	.word	0x20000120

08002f8c <_malloc_r>:
 8002f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f8e:	1ccd      	adds	r5, r1, #3
 8002f90:	f025 0503 	bic.w	r5, r5, #3
 8002f94:	3508      	adds	r5, #8
 8002f96:	2d0c      	cmp	r5, #12
 8002f98:	bf38      	it	cc
 8002f9a:	250c      	movcc	r5, #12
 8002f9c:	2d00      	cmp	r5, #0
 8002f9e:	4606      	mov	r6, r0
 8002fa0:	db01      	blt.n	8002fa6 <_malloc_r+0x1a>
 8002fa2:	42a9      	cmp	r1, r5
 8002fa4:	d903      	bls.n	8002fae <_malloc_r+0x22>
 8002fa6:	230c      	movs	r3, #12
 8002fa8:	6033      	str	r3, [r6, #0]
 8002faa:	2000      	movs	r0, #0
 8002fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fae:	f000 f857 	bl	8003060 <__malloc_lock>
 8002fb2:	4921      	ldr	r1, [pc, #132]	; (8003038 <_malloc_r+0xac>)
 8002fb4:	680a      	ldr	r2, [r1, #0]
 8002fb6:	4614      	mov	r4, r2
 8002fb8:	b99c      	cbnz	r4, 8002fe2 <_malloc_r+0x56>
 8002fba:	4f20      	ldr	r7, [pc, #128]	; (800303c <_malloc_r+0xb0>)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	b923      	cbnz	r3, 8002fca <_malloc_r+0x3e>
 8002fc0:	4621      	mov	r1, r4
 8002fc2:	4630      	mov	r0, r6
 8002fc4:	f000 f83c 	bl	8003040 <_sbrk_r>
 8002fc8:	6038      	str	r0, [r7, #0]
 8002fca:	4629      	mov	r1, r5
 8002fcc:	4630      	mov	r0, r6
 8002fce:	f000 f837 	bl	8003040 <_sbrk_r>
 8002fd2:	1c43      	adds	r3, r0, #1
 8002fd4:	d123      	bne.n	800301e <_malloc_r+0x92>
 8002fd6:	230c      	movs	r3, #12
 8002fd8:	4630      	mov	r0, r6
 8002fda:	6033      	str	r3, [r6, #0]
 8002fdc:	f000 f846 	bl	800306c <__malloc_unlock>
 8002fe0:	e7e3      	b.n	8002faa <_malloc_r+0x1e>
 8002fe2:	6823      	ldr	r3, [r4, #0]
 8002fe4:	1b5b      	subs	r3, r3, r5
 8002fe6:	d417      	bmi.n	8003018 <_malloc_r+0x8c>
 8002fe8:	2b0b      	cmp	r3, #11
 8002fea:	d903      	bls.n	8002ff4 <_malloc_r+0x68>
 8002fec:	6023      	str	r3, [r4, #0]
 8002fee:	441c      	add	r4, r3
 8002ff0:	6025      	str	r5, [r4, #0]
 8002ff2:	e004      	b.n	8002ffe <_malloc_r+0x72>
 8002ff4:	6863      	ldr	r3, [r4, #4]
 8002ff6:	42a2      	cmp	r2, r4
 8002ff8:	bf0c      	ite	eq
 8002ffa:	600b      	streq	r3, [r1, #0]
 8002ffc:	6053      	strne	r3, [r2, #4]
 8002ffe:	4630      	mov	r0, r6
 8003000:	f000 f834 	bl	800306c <__malloc_unlock>
 8003004:	f104 000b 	add.w	r0, r4, #11
 8003008:	1d23      	adds	r3, r4, #4
 800300a:	f020 0007 	bic.w	r0, r0, #7
 800300e:	1ac2      	subs	r2, r0, r3
 8003010:	d0cc      	beq.n	8002fac <_malloc_r+0x20>
 8003012:	1a1b      	subs	r3, r3, r0
 8003014:	50a3      	str	r3, [r4, r2]
 8003016:	e7c9      	b.n	8002fac <_malloc_r+0x20>
 8003018:	4622      	mov	r2, r4
 800301a:	6864      	ldr	r4, [r4, #4]
 800301c:	e7cc      	b.n	8002fb8 <_malloc_r+0x2c>
 800301e:	1cc4      	adds	r4, r0, #3
 8003020:	f024 0403 	bic.w	r4, r4, #3
 8003024:	42a0      	cmp	r0, r4
 8003026:	d0e3      	beq.n	8002ff0 <_malloc_r+0x64>
 8003028:	1a21      	subs	r1, r4, r0
 800302a:	4630      	mov	r0, r6
 800302c:	f000 f808 	bl	8003040 <_sbrk_r>
 8003030:	3001      	adds	r0, #1
 8003032:	d1dd      	bne.n	8002ff0 <_malloc_r+0x64>
 8003034:	e7cf      	b.n	8002fd6 <_malloc_r+0x4a>
 8003036:	bf00      	nop
 8003038:	20000120 	.word	0x20000120
 800303c:	20000124 	.word	0x20000124

08003040 <_sbrk_r>:
 8003040:	b538      	push	{r3, r4, r5, lr}
 8003042:	2300      	movs	r3, #0
 8003044:	4d05      	ldr	r5, [pc, #20]	; (800305c <_sbrk_r+0x1c>)
 8003046:	4604      	mov	r4, r0
 8003048:	4608      	mov	r0, r1
 800304a:	602b      	str	r3, [r5, #0]
 800304c:	f7fe fbc4 	bl	80017d8 <_sbrk>
 8003050:	1c43      	adds	r3, r0, #1
 8003052:	d102      	bne.n	800305a <_sbrk_r+0x1a>
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	b103      	cbz	r3, 800305a <_sbrk_r+0x1a>
 8003058:	6023      	str	r3, [r4, #0]
 800305a:	bd38      	pop	{r3, r4, r5, pc}
 800305c:	200001f8 	.word	0x200001f8

08003060 <__malloc_lock>:
 8003060:	4801      	ldr	r0, [pc, #4]	; (8003068 <__malloc_lock+0x8>)
 8003062:	f000 b809 	b.w	8003078 <__retarget_lock_acquire_recursive>
 8003066:	bf00      	nop
 8003068:	20000200 	.word	0x20000200

0800306c <__malloc_unlock>:
 800306c:	4801      	ldr	r0, [pc, #4]	; (8003074 <__malloc_unlock+0x8>)
 800306e:	f000 b804 	b.w	800307a <__retarget_lock_release_recursive>
 8003072:	bf00      	nop
 8003074:	20000200 	.word	0x20000200

08003078 <__retarget_lock_acquire_recursive>:
 8003078:	4770      	bx	lr

0800307a <__retarget_lock_release_recursive>:
 800307a:	4770      	bx	lr

0800307c <_init>:
 800307c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800307e:	bf00      	nop
 8003080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003082:	bc08      	pop	{r3}
 8003084:	469e      	mov	lr, r3
 8003086:	4770      	bx	lr

08003088 <_fini>:
 8003088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800308a:	bf00      	nop
 800308c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800308e:	bc08      	pop	{r3}
 8003090:	469e      	mov	lr, r3
 8003092:	4770      	bx	lr
