INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula1/tutorial/tutorial.sim/sim_1/impl/timing/xsim/tutorial_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula1/tutorial/tutorial.srcs/sim_1/imports/Aula1/tutorial_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tutorial_tb'
