Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun 18 14:40:29 2024
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_system_top_timing_summary_routed.rpt -pb uart_system_top_timing_summary_routed.pb -rpx uart_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    171         
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (509)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (171)
--------------------------
 There are 171 register/latch pins with no clock driven by root clock pin: UART_module/baud16_generator/en_16x_baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (509)
--------------------------------------------------
 There are 509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.989        0.000                      0                  336        0.100        0.000                      0                  336        3.750        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.989        0.000                      0                  336        0.100        0.000                      0                  336        3.750        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.378ns (48.986%)  route 2.476ns (51.013%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.270 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.270    UART_module/baud16_generator/count_up_reg[28]_i_1_n_6
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[29]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[29]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.357ns (48.765%)  route 2.476ns (51.235%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.249 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.249    UART_module/baud16_generator/count_up_reg[28]_i_1_n_4
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[31]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[31]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.283ns (47.968%)  route 2.476ns (52.032%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.175 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.175    UART_module/baud16_generator/count_up_reg[28]_i_1_n_5
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[30]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[30]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.267ns (47.793%)  route 2.476ns (52.207%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.936 r  UART_module/baud16_generator/count_up_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.936    UART_module/baud16_generator/count_up_reg[24]_i_1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.159 r  UART_module/baud16_generator/count_up_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.159    UART_module/baud16_generator/count_up_reg[28]_i_1_n_7
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y52         FDCE                                         r  UART_module/baud16_generator/count_up_reg[28]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[28]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 2.264ns (47.760%)  route 2.476ns (52.240%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.156 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.156    UART_module/baud16_generator/count_up_reg[24]_i_1_n_6
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[25]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y51         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[25]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 2.243ns (47.527%)  route 2.476ns (52.473%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.135 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.135    UART_module/baud16_generator/count_up_reg[24]_i_1_n_4
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[27]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y51         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[27]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.169ns (46.691%)  route 2.476ns (53.309%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.061 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.061    UART_module/baud16_generator/count_up_reg[24]_i_1_n_5
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[26]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y51         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[26]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 2.153ns (46.507%)  route 2.476ns (53.493%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  UART_module/baud16_generator/count_up_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.822    UART_module/baud16_generator/count_up_reg[20]_i_1_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.045 r  UART_module/baud16_generator/count_up_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.045    UART_module/baud16_generator/count_up_reg[24]_i_1_n_7
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y51         FDCE                                         r  UART_module/baud16_generator/count_up_reg[24]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y51         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[24]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 2.150ns (46.472%)  route 2.476ns (53.528%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.042 r  UART_module/baud16_generator/count_up_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.042    UART_module/baud16_generator/count_up_reg[20]_i_1_n_6
    SLICE_X52Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[21]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y50         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[21]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 UART_module/baud16_generator/count_up_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/baud16_generator/count_up_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 2.129ns (46.228%)  route 2.476ns (53.772%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.415    UART_module/baud16_generator/CLK
    SLICE_X52Y46         FDCE                                         r  UART_module/baud16_generator/count_up_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDCE (Prop_fdce_C_Q)         0.456     5.871 f  UART_module/baud16_generator/count_up_reg[7]/Q
                         net (fo=2, routed)           0.860     6.732    UART_module/baud16_generator/count_up_reg[7]
    SLICE_X53Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.856 f  UART_module/baud16_generator/en_16x_baud_i_7/O
                         net (fo=1, routed)           0.777     7.633    UART_module/baud16_generator/en_16x_baud_i_7_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  UART_module/baud16_generator/en_16x_baud_i_3/O
                         net (fo=6, routed)           0.839     8.595    UART_module/baud16_generator/en_16x_baud_i_3_n_0
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.719 r  UART_module/baud16_generator/count_up[0]_i_4/O
                         net (fo=1, routed)           0.000     8.719    UART_module/baud16_generator/count_up[0]_i_4_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.251 r  UART_module/baud16_generator/count_up_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.251    UART_module/baud16_generator/count_up_reg[0]_i_1_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  UART_module/baud16_generator/count_up_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.365    UART_module/baud16_generator/count_up_reg[4]_i_1_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  UART_module/baud16_generator/count_up_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.479    UART_module/baud16_generator/count_up_reg[8]_i_1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  UART_module/baud16_generator/count_up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    UART_module/baud16_generator/count_up_reg[12]_i_1_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  UART_module/baud16_generator/count_up_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.708    UART_module/baud16_generator/count_up_reg[16]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.021 r  UART_module/baud16_generator/count_up_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.021    UART_module/baud16_generator/count_up_reg[20]_i_1_n_4
    SLICE_X52Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.470    14.952    UART_module/baud16_generator/CLK
    SLICE_X52Y50         FDCE                                         r  UART_module/baud16_generator/count_up_reg[23]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X52Y50         FDCE (Setup_fdce_C_D)        0.062    15.259    UART_module/baud16_generator/count_up_reg[23]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.521%)  route 0.262ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.262     1.992    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/A0
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.888     2.082    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.500     1.582    
    SLICE_X6Y37          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.892    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.521%)  route 0.262ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.262     1.992    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/A0
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.888     2.082    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.500     1.582    
    SLICE_X6Y37          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.892    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.521%)  route 0.262ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.262     1.992    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/A0
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.888     2.082    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.582    
    SLICE_X6Y37          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.892    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.521%)  route 0.262ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.262     1.992    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/A0
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.888     2.082    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.582    
    SLICE_X6Y37          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.892    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.042%)  route 0.279ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.279     2.009    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X4Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.894    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.042%)  route 0.279ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.279     2.009    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X4Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.894    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.042%)  route 0.279ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.279     2.009    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X4Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.894    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.042%)  route 0.279ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.279     2.009    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X4Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.894    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.042%)  route 0.279ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.279     2.009    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X4Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.894    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.042%)  route 0.279ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.566    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y36          FDRE                                         r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=16, routed)          0.279     2.009    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.584    
    SLICE_X4Y38          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.894    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y45   UART_module/baud16_generator/count_up_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y47   UART_module/baud16_generator/count_up_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y47   UART_module/baud16_generator/count_up_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y48   UART_module/baud16_generator/count_up_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y48   UART_module/baud16_generator/count_up_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y48   UART_module/baud16_generator/count_up_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y48   UART_module/baud16_generator/count_up_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y49   UART_module/baud16_generator/count_up_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X52Y49   UART_module/baud16_generator/count_up_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y38    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 4.444ns (49.743%)  route 4.489ns (50.257%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[2]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  UART_module/transmitter/TX_data_counter/data_i_reg[2]/Q
                         net (fo=5, routed)           0.876     1.394    UART_module/transmitter/TX_data_counter/Q[1]
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124     1.518 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.716     2.234    UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_5_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.124     2.358 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.878     3.236    UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_2_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     3.360 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.020     5.379    TxD_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.554     8.933 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     8.933    TxD
    V10                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 0.955ns (11.771%)  route 7.155ns (88.229%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         7.155     8.109    UART_module/transmitter/TX_data_counter/AR[0]
    SLICE_X7Y42          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 0.955ns (11.771%)  route 7.155ns (88.229%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         7.155     8.109    UART_module/transmitter/TX_data_counter/AR[0]
    SLICE_X6Y42          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 0.955ns (11.771%)  route 7.155ns (88.229%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         7.155     8.109    UART_module/transmitter/TX_data_counter/AR[0]
    SLICE_X6Y42          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 0.955ns (11.771%)  route 7.155ns (88.229%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         7.155     8.109    UART_module/transmitter/TX_data_counter/AR[0]
    SLICE_X6Y42          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 0.955ns (11.771%)  route 7.155ns (88.229%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         7.155     8.109    UART_module/transmitter/TX_data_counter/AR[0]
    SLICE_X6Y42          FDCE                                         f  UART_module/transmitter/TX_data_counter/data_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.955ns (12.243%)  route 6.842ns (87.757%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         6.842     7.796    UART_module/receiver/RX_SIPO/AR[0]
    SLICE_X2Y42          FDCE                                         f  UART_module/receiver/RX_SIPO/fill_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.955ns (12.243%)  route 6.842ns (87.757%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         6.842     7.796    UART_module/receiver/RX_SIPO/AR[0]
    SLICE_X2Y42          FDCE                                         f  UART_module/receiver/RX_SIPO/fill_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.955ns (12.243%)  route 6.842ns (87.757%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         6.842     7.796    UART_module/receiver/RX_SIPO/AR[0]
    SLICE_X2Y42          FDCE                                         f  UART_module/receiver/RX_SIPO/fill_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/receiver/RX_SIPO/fill_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.955ns (12.243%)  route 6.842ns (87.757%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 f  rst_IBUF_inst/O
                         net (fo=305, routed)         6.842     7.796    UART_module/receiver/RX_SIPO/AR[0]
    SLICE_X2Y42          FDCE                                         f  UART_module/receiver/RX_SIPO/fill_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_counter/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/ready_reg/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_counter/ready_reg/Q
                         net (fo=4, routed)           0.123     0.264    UART_module/receiver/RX_counter/ready_reg_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  UART_module/receiver/RX_counter/ready_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    UART_module/receiver/RX_counter/ready_i_1__0_n_0
    SLICE_X3Y38          FDCE                                         r  UART_module/receiver/RX_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/TX_data_counter/data_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.209ns (61.379%)  route 0.132ns (38.621%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE                         0.000     0.000 r  UART_module/transmitter/TX_data_counter/data_i_reg[3]/C
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  UART_module/transmitter/TX_data_counter/data_i_reg[3]/Q
                         net (fo=4, routed)           0.132     0.296    UART_module/transmitter/TX_data_counter/data_count[3]
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  UART_module/transmitter/TX_data_counter/data_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    UART_module/transmitter/TX_data_counter/data_i[0]
    SLICE_X7Y42          FDCE                                         r  UART_module/transmitter/TX_data_counter/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.057%)  route 0.171ns (47.943%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.171     0.312    UART_module/receiver/RX_SIPO/shift_reg_reg[7]_0[7]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  UART_module/receiver/RX_SIPO/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.357    UART_module/receiver/RX_SIPO/p_1_in[6]
    SLICE_X5Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[19]/C
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    UART_module/receiver/RX_SIPO/baud_count_reg[19]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  UART_module/receiver/RX_SIPO/baud_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    UART_module/receiver/RX_SIPO/baud_count_reg[16]_i_1_n_4
    SLICE_X5Y42          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/TX_counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/TX_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE                         0.000     0.000 r  UART_module/transmitter/TX_counter/count_reg[3]/C
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/transmitter/TX_counter/count_reg[3]/Q
                         net (fo=33, routed)          0.180     0.321    UART_module/transmitter/TX_counter/sel0__0[3]
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  UART_module/transmitter/TX_counter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.366    UART_module/transmitter/TX_counter/count[3]_i_1__0_n_0
    SLICE_X9Y41          FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/half_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_counter/half_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/half_ready_reg/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_counter/half_ready_reg/Q
                         net (fo=3, routed)           0.180     0.321    UART_module/receiver/RX_counter/half_ready
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  UART_module/receiver/RX_counter/half_ready_i_1/O
                         net (fo=1, routed)           0.000     0.366    UART_module/receiver/RX_counter/half_ready_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  UART_module/receiver/RX_counter/half_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[11]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[11]/Q
                         net (fo=2, routed)           0.118     0.259    UART_module/receiver/RX_SIPO/baud_count_reg[11]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  UART_module/receiver/RX_SIPO/baud_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    UART_module/receiver/RX_SIPO/baud_count_reg[8]_i_1_n_4
    SLICE_X5Y40          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[23]/C
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[23]/Q
                         net (fo=2, routed)           0.118     0.259    UART_module/receiver/RX_SIPO/baud_count_reg[23]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  UART_module/receiver/RX_SIPO/baud_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    UART_module/receiver/RX_SIPO/baud_count_reg[20]_i_1_n_4
    SLICE_X5Y43          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/baud_count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/baud_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/baud_count_reg[31]/C
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/baud_count_reg[31]/Q
                         net (fo=2, routed)           0.119     0.260    UART_module/receiver/RX_SIPO/baud_count_reg[31]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  UART_module/receiver/RX_SIPO/baud_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    UART_module/receiver/RX_SIPO/baud_count_reg[28]_i_1_n_4
    SLICE_X5Y45          FDCE                                         r  UART_module/receiver/RX_SIPO/baud_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.714%)  route 0.160ns (43.286%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.160     0.324    UART_module/receiver/RX_SIPO/shift_reg_reg[7]_0[2]
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  UART_module/receiver/RX_SIPO/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    UART_module/receiver/RX_SIPO/p_1_in[1]
    SLICE_X4Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           242 Endpoints
Min Delay           242 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.444ns (49.373%)  route 4.557ns (50.627%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.518     6.032 f  UART_module/transmitter/FSM_sequential_current_state_reg[0]/Q
                         net (fo=12, routed)          0.943     6.976    UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_1_0[0]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.716     7.816    UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_5_n_0
    SLICE_X8Y41          LUT5 (Prop_lut5_I1_O)        0.124     7.940 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.878     8.817    UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_2_n_0
    SLICE_X7Y41          LUT5 (Prop_lut5_I0_O)        0.124     8.941 r  UART_module/transmitter/TX_data_counter/TxD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.020    10.961    TxD_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.554    14.515 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    14.515    TxD
    V10                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.638ns  (logic 1.133ns (31.147%)  route 2.505ns (68.853%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.478     5.992 r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.901     6.893    UART_module/transmitter/TX_counter/Q[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.323     7.216 r  UART_module/transmitter/TX_counter/count[30]_i_7__0/O
                         net (fo=30, routed)          1.604     8.820    UART_module/transmitter/TX_counter/start_counter
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.332     9.152 r  UART_module/transmitter/TX_counter/count[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.152    UART_module/transmitter/TX_counter/count[24]_i_1__0_n_0
    SLICE_X10Y45         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.436ns  (logic 0.704ns (20.489%)  route 2.732ns (79.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.831     5.593    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.456     6.049 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.891     6.941    UART_module/receiver/RX_counter/Q[0]
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.065 r  UART_module/receiver/RX_counter/count[30]_i_6/O
                         net (fo=32, routed)          1.841     8.905    UART_module/receiver/RX_counter/start_counter
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     9.029 r  UART_module/receiver/RX_counter/count[30]_i_2/O
                         net (fo=1, routed)           0.000     9.029    UART_module/receiver/RX_counter/count[30]_i_2_n_0
    SLICE_X2Y43          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.417ns  (logic 0.704ns (20.603%)  route 2.713ns (79.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.831     5.593    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.456     6.049 r  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.891     6.941    UART_module/receiver/RX_counter/Q[0]
    SLICE_X3Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.065 r  UART_module/receiver/RX_counter/count[30]_i_6/O
                         net (fo=32, routed)          1.822     8.886    UART_module/receiver/RX_counter/start_counter
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.010 r  UART_module/receiver/RX_counter/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.010    UART_module/receiver/RX_counter/count[29]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.466ns  (logic 1.133ns (32.687%)  route 2.333ns (67.313%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.478     5.992 r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.901     6.893    UART_module/transmitter/TX_counter/Q[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.323     7.216 r  UART_module/transmitter/TX_counter/count[30]_i_7__0/O
                         net (fo=30, routed)          1.432     8.649    UART_module/transmitter/TX_counter/start_counter
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.332     8.981 r  UART_module/transmitter/TX_counter/count[30]_i_2__0/O
                         net (fo=1, routed)           0.000     8.981    UART_module/transmitter/TX_counter/count[30]_i_2__0_n_0
    SLICE_X9Y46          FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.461ns  (logic 1.133ns (32.734%)  route 2.328ns (67.266%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.478     5.992 r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.901     6.893    UART_module/transmitter/TX_counter/Q[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.323     7.216 r  UART_module/transmitter/TX_counter/count[30]_i_7__0/O
                         net (fo=30, routed)          1.427     8.644    UART_module/transmitter/TX_counter/start_counter
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.332     8.976 r  UART_module/transmitter/TX_counter/count[29]_i_1__0/O
                         net (fo=1, routed)           0.000     8.976    UART_module/transmitter/TX_counter/count[29]_i_1__0_n_0
    SLICE_X9Y46          FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.446ns  (logic 1.133ns (32.878%)  route 2.313ns (67.122%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.478     5.992 r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.901     6.893    UART_module/transmitter/TX_counter/Q[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.323     7.216 r  UART_module/transmitter/TX_counter/count[30]_i_7__0/O
                         net (fo=30, routed)          1.412     8.628    UART_module/transmitter/TX_counter/start_counter
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.960 r  UART_module/transmitter/TX_counter/count[23]_i_1__0/O
                         net (fo=1, routed)           0.000     8.960    UART_module/transmitter/TX_counter/count[23]_i_1__0_n_0
    SLICE_X10Y45         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.372ns  (logic 0.897ns (26.602%)  route 2.475ns (73.398%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.478     5.992 r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.901     6.893    UART_module/transmitter/TX_counter/Q[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.295     7.188 r  UART_module/transmitter/TX_counter/count[30]_i_3__0/O
                         net (fo=1, routed)           0.611     7.799    UART_module/transmitter/TX_counter/count[30]_i_3__0_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  UART_module/transmitter/TX_counter/count[30]_i_1__0/O
                         net (fo=31, routed)          0.963     8.886    UART_module/transmitter/TX_counter/count[30]_i_1__0_n_0
    SLICE_X10Y41         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.372ns  (logic 0.897ns (26.602%)  route 2.475ns (73.398%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.478     5.992 r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.901     6.893    UART_module/transmitter/TX_counter/Q[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.295     7.188 r  UART_module/transmitter/TX_counter/count[30]_i_3__0/O
                         net (fo=1, routed)           0.611     7.799    UART_module/transmitter/TX_counter/count[30]_i_3__0_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  UART_module/transmitter/TX_counter/count[30]_i_1__0/O
                         net (fo=31, routed)          0.963     8.886    UART_module/transmitter/TX_counter/count[30]_i_1__0_n_0
    SLICE_X10Y41         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.372ns  (logic 0.897ns (26.602%)  route 2.475ns (73.398%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.752     5.514    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.478     5.992 r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.901     6.893    UART_module/transmitter/TX_counter/Q[1]
    SLICE_X9Y42          LUT3 (Prop_lut3_I1_O)        0.295     7.188 r  UART_module/transmitter/TX_counter/count[30]_i_3__0/O
                         net (fo=1, routed)           0.611     7.799    UART_module/transmitter/TX_counter/count[30]_i_3__0_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.923 r  UART_module/transmitter/TX_counter/count[30]_i_1__0/O
                         net (fo=31, routed)          0.963     8.886    UART_module/transmitter/TX_counter/count[30]_i_1__0_n_0
    SLICE_X10Y41         FDCE                                         r  UART_module/transmitter/TX_counter/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/transmitter/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/transmitter/TX_counter/ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.225%)  route 0.163ns (43.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     1.704 r  UART_module/transmitter/FSM_sequential_current_state_reg[0]/Q
                         net (fo=12, routed)          0.163     1.867    UART_module/transmitter/TX_counter/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  UART_module/transmitter/TX_counter/ready_i_1/O
                         net (fo=1, routed)           0.000     1.912    UART_module/transmitter/TX_counter/ready_i_1_n_0
    SLICE_X9Y42          FDCE                                         r  UART_module/transmitter/TX_counter/ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.375%)  route 0.183ns (49.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.183     1.892    UART_module/receiver/RX_SIPO/Q[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  UART_module/receiver/RX_SIPO/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.937    UART_module/receiver/RX_SIPO/p_1_in[4]
    SLICE_X5Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.853%)  route 0.211ns (53.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.211     1.920    UART_module/receiver/RX_SIPO/Q[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.965 r  UART_module/receiver/RX_SIPO/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.965    UART_module/receiver/RX_SIPO/p_1_in[6]
    SLICE_X5Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.853%)  route 0.211ns (53.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.211     1.920    UART_module/receiver/RX_SIPO/Q[0]
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.965 r  UART_module/receiver/RX_SIPO/shift_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.965    UART_module/receiver/RX_SIPO/p_1_in[7]
    SLICE_X5Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (46.041%)  route 0.218ns (53.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.218     1.927    UART_module/receiver/RX_SIPO/Q[0]
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.972 r  UART_module/receiver/RX_SIPO/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.972    UART_module/receiver/RX_SIPO/p_1_in[3]
    SLICE_X4Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.773%)  route 0.239ns (56.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  UART_module/receiver/FSM_sequential_current_state_reg[2]/Q
                         net (fo=18, routed)          0.239     1.948    UART_module/receiver/RX_SIPO/Q[2]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.993 r  UART_module/receiver/RX_SIPO/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.993    UART_module/receiver/RX_SIPO/p_1_in[5]
    SLICE_X5Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.186ns (41.965%)  route 0.257ns (58.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.257     1.966    UART_module/receiver/RX_SIPO/Q[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.045     2.011 r  UART_module/receiver/RX_SIPO/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.011    UART_module/receiver/RX_SIPO/p_1_in[0]
    SLICE_X4Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_SIPO/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.776%)  route 0.259ns (58.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  UART_module/receiver/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.259     1.968    UART_module/receiver/RX_SIPO/Q[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  UART_module/receiver/RX_SIPO/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.013    UART_module/receiver/RX_SIPO/p_1_in[2]
    SLICE_X4Y37          FDCE                                         r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.174%)  route 0.314ns (62.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.178     1.887    UART_module/receiver/RX_counter/Q[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.045     1.932 r  UART_module/receiver/RX_counter/count[30]_i_1/O
                         net (fo=31, routed)          0.136     2.068    UART_module/receiver/RX_counter/count0
    SLICE_X0Y38          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_module/receiver/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_module/receiver/RX_counter/count_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.174%)  route 0.314ns (62.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.709 f  UART_module/receiver/FSM_sequential_current_state_reg[0]/Q
                         net (fo=18, routed)          0.178     1.887    UART_module/receiver/RX_counter/Q[0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.045     1.932 r  UART_module/receiver/RX_counter/count[30]_i_1/O
                         net (fo=31, routed)          0.136     2.068    UART_module/receiver/RX_counter/count0
    SLICE_X0Y38          FDCE                                         r  UART_module/receiver/RX_counter/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X6Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X6Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/srst
    SLICE_X6Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X6Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.634ns  (logic 0.955ns (12.504%)  route 6.679ns (87.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  rst_IBUF_inst/O
                         net (fo=305, routed)         6.679     7.634    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/srst
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.653     5.136    UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y39          FDRE                                         r  UART_module/transmitter/TX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.125     0.266    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/D
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.888     2.082    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/SP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_SIPO/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_SIPO/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.123     0.287    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_SIPO/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.124     0.288    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.165     0.306    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/D
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.888     2.082    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/DP/CLK

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/C
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_SIPO/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.165     0.306    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/D
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.888     2.082    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/WCLK
    SLICE_X6Y37          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7__0/SP/CLK

Slack:                    inf
  Source:                 UART_module/transmitter/TX_counter/ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  UART_module/transmitter/TX_counter/ready_reg/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  UART_module/transmitter/TX_counter/ready_reg/Q
                         net (fo=7, routed)           0.120     0.261    UART_module/transmitter/TX_counter/ready
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.045     0.306 r  UART_module/transmitter/TX_counter/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.306    UART_module/transmitter/next_state[0]
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.862     2.056    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 UART_module/transmitter/TX_counter/ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/transmitter/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE                         0.000     0.000 r  UART_module/transmitter/TX_counter/ready_reg/C
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/transmitter/TX_counter/ready_reg/Q
                         net (fo=7, routed)           0.120     0.261    UART_module/transmitter/TX_counter/ready
    SLICE_X8Y42          LUT4 (Prop_lut4_I0_O)        0.048     0.309 r  UART_module/transmitter/TX_counter/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    UART_module/transmitter/next_state[1]
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.862     2.056    UART_module/transmitter/CLK
    SLICE_X8Y42          FDCE                                         r  UART_module/transmitter/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 UART_module/receiver/RX_counter/ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.981%)  route 0.129ns (41.019%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  UART_module/receiver/RX_counter/ready_reg/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_module/receiver/RX_counter/ready_reg/Q
                         net (fo=4, routed)           0.129     0.270    UART_module/receiver/RX_counter/ready_reg_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.045     0.315 r  UART_module/receiver/RX_counter/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    UART_module/receiver/next_state[2]
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/CLK
    SLICE_X7Y38          FDCE                                         r  UART_module/receiver/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 UART_module/receiver/RX_SIPO/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.044%)  route 0.185ns (52.956%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  UART_module/receiver/RX_SIPO/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.185     0.349    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.890     2.084    UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X4Y38          RAMD32                                       r  UART_module/receiver/RX_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK





