{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571158972441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571158972442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 11:02:52 2019 " "Processing started: Tue Oct 15 11:02:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571158972442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1571158972442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1571158972442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1571158973255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1571158973255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrollertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontrollertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAControllerTest " "Found entity 1: VGAControllerTest" {  } { { "VGAControllerTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAControllerTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file countertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterTest " "Found entity 1: CounterTest" {  } { { "CounterTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/CounterTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linesprinter.sv 1 1 " "Found 1 design units, including 1 entities, in source file linesprinter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LinesPrinter " "Found entity 1: LinesPrinter" {  } { { "LinesPrinter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/LinesPrinter.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "address ADDRESS SpritePrinter.sv(20) " "Verilog HDL Declaration information at SpritePrinter.sv(20): object \"address\" differs only in case from object \"ADDRESS\" in the same scope" {  } { { "SpritePrinter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpritePrinter.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1571158982686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteprinter.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteprinter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpritePrinter " "Found entity 1: SpritePrinter" {  } { { "SpritePrinter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpritePrinter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/Comparator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsprite1.v 1 1 " "Found 1 design units, including 1 entities, in source file romsprite1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMSprite1 " "Found entity 1: ROMSprite1" {  } { { "ROMSprite1.v" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ROMSprite1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colordecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file colordecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDecoder " "Found entity 1: ColorDecoder" {  } { { "ColorDecoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ColorDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddressGenerator " "Found entity 1: AddressGenerator" {  } { { "AddressGenerator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/AddressGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visiblelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file visiblelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VisibleLogic " "Found entity 1: VisibleLogic" {  } { { "VisibleLogic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VisibleLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/VGAController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdividertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdividertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDividerTest " "Found entity 1: ClockDividerTest" {  } { { "ClockDividerTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ClockDividerTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe " "Found entity 1: TicTacToe" {  } { { "TicTacToe.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/TicTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoetest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoetest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToeTest " "Found entity 1: TicTacToeTest" {  } { { "TicTacToeTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/TicTacToeTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBDecoder " "Found entity 1: RGBDecoder" {  } { { "RGBDecoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/RGBDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbdecodertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbdecodertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBDecoderTest " "Found entity 1: RGBDecoderTest" {  } { { "RGBDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/RGBDecoderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsprite2.v 1 1 " "Found 1 design units, including 1 entities, in source file romsprite2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMSprite2 " "Found entity 1: ROMSprite2" {  } { { "ROMSprite2.v" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ROMSprite2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "address ADDRESS SpritePrinter2.sv(20) " "Verilog HDL Declaration information at SpritePrinter2.sv(20): object \"address\" differs only in case from object \"ADDRESS\" in the same scope" {  } { { "SpritePrinter2.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpritePrinter2.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1571158982786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteprinter2.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteprinter2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpritePrinter2 " "Found entity 1: SpritePrinter2" {  } { { "SpritePrinter2.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpritePrinter2.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colordecoder2.sv 1 1 " "Found 1 design units, including 1 entities, in source file colordecoder2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDecoder2 " "Found entity 1: ColorDecoder2" {  } { { "ColorDecoder2.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/ColorDecoder2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteDecoder " "Found entity 1: SpriteDecoder" {  } { { "SpriteDecoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritedecodertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritedecodertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteDecoderTest " "Found entity 1: SpriteDecoderTest" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571158982808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571158982808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpriteDecoderTest " "Elaborating entity \"SpriteDecoderTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1571158982930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 SpriteDecoderTest.sv(26) " "Verilog HDL assignment warning at SpriteDecoderTest.sv(26): truncated value with size 10 to match size of target (6)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1571158982931 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t11 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t11\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t12 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t12\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t13 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t13\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t21 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t21\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t22 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t22\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t23 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t23\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982932 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t31 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t31\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982933 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t32 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t32\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982933 "|SpriteDecoderTest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t33 SpriteDecoderTest.sv(18) " "Verilog HDL Always Construct warning at SpriteDecoderTest.sv(18): inferring latch(es) for variable \"t33\", which holds its previous value in one or more paths through the always construct" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1571158982933 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t33\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t33\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982935 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t33\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t33\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982935 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t32\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t32\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982935 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t32\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t32\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982935 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t31\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t31\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982935 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t31\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t31\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t23\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t23\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t23\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t23\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t22\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t22\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t22\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t22\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t21\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t21\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t21\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t21\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t13\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t13\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982936 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t13\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t13\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t12\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t12\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t12\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t12\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t11\[0\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t11\[0\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t11\[1\] SpriteDecoderTest.sv(32) " "Inferred latch for \"t11\[1\]\" at SpriteDecoderTest.sv(32)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] SpriteDecoderTest.sv(24) " "Inferred latch for \"count\[0\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] SpriteDecoderTest.sv(24) " "Inferred latch for \"count\[1\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] SpriteDecoderTest.sv(24) " "Inferred latch for \"count\[2\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] SpriteDecoderTest.sv(24) " "Inferred latch for \"count\[3\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] SpriteDecoderTest.sv(24) " "Inferred latch for \"count\[4\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] SpriteDecoderTest.sv(24) " "Inferred latch for \"count\[5\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[0\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982937 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[1\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[2\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[3\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[4\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[5\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[6\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[7\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[8\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] SpriteDecoderTest.sv(24) " "Inferred latch for \"y\[9\]\" at SpriteDecoderTest.sv(24)" {  } { { "SpriteDecoderTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1571158982938 "|SpriteDecoderTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteDecoder SpriteDecoder:DUT " "Elaborating entity \"SpriteDecoder\" for hierarchy \"SpriteDecoder:DUT\"" {  } { { "SpriteDecoderTest.sv" "DUT" { Text "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/SpriteDecoderTest.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571158982957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab4 - Logica Secuencial y Controladores/VGAController/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1571158983043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571158983050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 11:03:03 2019 " "Processing ended: Tue Oct 15 11:03:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571158983050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571158983050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571158983050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1571158983050 ""}
