Block diagram for the RISC-V Based-5 Stage-Pipelined-Processor is shown below :-


![Editor _ Mermaid Chart-2025-06-28-140354](https://github.com/user-attachments/assets/adae2db6-0cda-492b-8a4e-f800553b2a15)


