--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Mar 22 10:31:30 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     debounce
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            241 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 992.337ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_43__i1  (from clk_c +)
   Destination:    FD1P3AY    SP             low_sw[0]_33  (to clk_c +)

   Delay:                   7.378ns  (32.7% logic, 67.3% route), 5 logic levels.

 Constraint Details:

      7.378ns data_path cnt_43__i1 to low_sw[0]_33 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 992.337ns

 Path Details: cnt_43__i1 to low_sw[0]_33

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_43__i1 (from clk_c)
Route         2   e 1.198                                  cnt[1]
LUT4        ---     0.493              A to Z              i195_4_lut
Route         1   e 0.941                                  n304
LUT4        ---     0.493              B to Z              i201_4_lut
Route         1   e 0.941                                  n310
LUT4        ---     0.493              B to Z              i205_4_lut
Route         1   e 0.941                                  n314
LUT4        ---     0.493              A to Z              i210_4_lut
Route         1   e 0.941                                  clk_c_enable_1
                  --------
                    7.378  (32.7% logic, 67.3% route), 5 logic levels.


Passed:  The following path meets requirements by 992.337ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_43__i3  (from clk_c +)
   Destination:    FD1P3AY    SP             low_sw[0]_33  (to clk_c +)

   Delay:                   7.378ns  (32.7% logic, 67.3% route), 5 logic levels.

 Constraint Details:

      7.378ns data_path cnt_43__i3 to low_sw[0]_33 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 992.337ns

 Path Details: cnt_43__i3 to low_sw[0]_33

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_43__i3 (from clk_c)
Route         2   e 1.198                                  cnt[3]
LUT4        ---     0.493              D to Z              i195_4_lut
Route         1   e 0.941                                  n304
LUT4        ---     0.493              B to Z              i201_4_lut
Route         1   e 0.941                                  n310
LUT4        ---     0.493              B to Z              i205_4_lut
Route         1   e 0.941                                  n314
LUT4        ---     0.493              A to Z              i210_4_lut
Route         1   e 0.941                                  clk_c_enable_1
                  --------
                    7.378  (32.7% logic, 67.3% route), 5 logic levels.


Passed:  The following path meets requirements by 992.337ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_43__i5  (from clk_c +)
   Destination:    FD1P3AY    SP             low_sw[0]_33  (to clk_c +)

   Delay:                   7.378ns  (32.7% logic, 67.3% route), 5 logic levels.

 Constraint Details:

      7.378ns data_path cnt_43__i5 to low_sw[0]_33 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 992.337ns

 Path Details: cnt_43__i5 to low_sw[0]_33

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_43__i5 (from clk_c)
Route         2   e 1.198                                  cnt[5]
LUT4        ---     0.493              A to Z              i185_2_lut
Route         1   e 0.941                                  n294
LUT4        ---     0.493              C to Z              i201_4_lut
Route         1   e 0.941                                  n310
LUT4        ---     0.493              B to Z              i205_4_lut
Route         1   e 0.941                                  n314
LUT4        ---     0.493              A to Z              i210_4_lut
Route         1   e 0.941                                  clk_c_enable_1
                  --------
                    7.378  (32.7% logic, 67.3% route), 5 logic levels.

Report: 7.663 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     7.663 ns|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  241 paths, 61 nets, and 121 connections (93.8% coverage)


Peak memory: 57131008 bytes, TRCE: 753664 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
