<stg><name>bitrp</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="3">
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="2">
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="19">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
bb9:0  %a_3 = phi i11 [ 0, %entry ], [ %i_1, %bb7 ], [ %i_1, %bb6 ] ; <i11> [#uses=4]

]]></node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="11">
<![CDATA[
bb9:1  %a_3_cast = zext i11 %a_3 to i32                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="a_3_cast"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb9:2  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb9:3  %exitcond = icmp eq i11 %a_3, -1024             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb9:4  %i_1 = add i11 %a_3, 1                          ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb9:5  br i1 %exitcond, label %return, label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb5:0  %a = phi i32 [ %a_1, %bb4 ], [ %a_3_cast, %bb9 ] ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb5:1  %j = phi i4 [ %j_2, %bb4 ], [ 0, %bb9 ]         ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb5:2  %b = phi i32 [ %b_1, %bb4 ], [ 0, %bb9 ]        ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb5:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb5:4  %exitcond2 = icmp eq i4 %j, -6                  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb5:5  %j_2 = add i4 %j, 1                             ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5:6  br i1 %exitcond2, label %bb6, label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="31" op_0_bw="32">
<![CDATA[
bb4:0  %tmp_107 = trunc i32 %b to i31                  ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="32">
<![CDATA[
bb4:1  %tmp_108 = trunc i32 %a to i1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
bb4:2  %b_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_107, i1 %tmp_108) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb4:3  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %a, i32 1, i32 31) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="31">
<![CDATA[
bb4:4  %a_1 = sext i31 %tmp_s to i32                   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
bb4:5  br label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb6:0  %tmp = icmp sgt i32 %b, %a_3_cast               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb6:1  br i1 %tmp, label %bb7, label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="32">
<![CDATA[
bb7:0  %tmp_24 = zext i32 %b to i64                    ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:1  %xreal_V_addr = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_24 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="xreal_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="11">
<![CDATA[
bb7:2  %tmp_25 = zext i11 %a_3 to i64                  ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:3  %xreal_V_addr_4 = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="xreal_V_addr_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="10">
<![CDATA[
bb7:4  %t_V = load i32* %xreal_V_addr_4                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="10">
<![CDATA[
bb7:5  %xreal_V_load_4 = load i32* %xreal_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="xreal_V_load_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:8  %ximag_V_addr = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_24 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="ximag_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:9  %ximag_V_addr_4 = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="ximag_V_addr_4"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="10">
<![CDATA[
bb7:10  %t_V_62 = load i32* %ximag_V_addr_4             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V_62"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="10">
<![CDATA[
bb7:11  %ximag_V_load_4 = load i32* %ximag_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ximag_V_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="10">
<![CDATA[
bb7:4  %t_V = load i32* %xreal_V_addr_4                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="10">
<![CDATA[
bb7:5  %xreal_V_load_4 = load i32* %xreal_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="xreal_V_load_4"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:6  store i32 %xreal_V_load_4, i32* %xreal_V_addr_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="10">
<![CDATA[
bb7:10  %t_V_62 = load i32* %ximag_V_addr_4             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V_62"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="10">
<![CDATA[
bb7:11  %ximag_V_load_4 = load i32* %ximag_V_addr       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ximag_V_load_4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:12  store i32 %ximag_V_load_4, i32* %ximag_V_addr_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:7  store i32 %t_V, i32* %xreal_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb7:13  store i32 %t_V_62, i32* %ximag_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
bb7:14  br label %bb9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
