
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.115010                       # Number of seconds simulated
sim_ticks                                115009825500                       # Number of ticks simulated
final_tick                               115009825500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68143                       # Simulator instruction rate (inst/s)
host_op_rate                                    70902                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19458854                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666344                       # Number of bytes of host memory used
host_seconds                                  5910.41                       # Real time elapsed on the host
sim_insts                                   402752520                       # Number of instructions simulated
sim_ops                                     419059513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           70656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           34752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             202944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        70656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3171                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             614348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             302165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        848067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1764580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        614348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           614348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            614348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            302165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       848067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1764580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3171                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 202944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  202944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  115009753500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.111888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.555289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.053320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          237     41.43%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          104     18.18%     59.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41      7.17%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      6.12%     72.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      2.97%     75.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.10%     77.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.87%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.05%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          115     20.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          572                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    141417661                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               200873911                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     44597.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63347.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   36269237.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1047420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12016620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         170869920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             46305090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11089440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       328983480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       273440640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      27272842620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            28118660400                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.489201                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         114879197241                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     22657000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      72784000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 113445692750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    712077444                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      35147009                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    721467297                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2127720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1123320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10624320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51773100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13766880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       421892910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       315330720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      27205359600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            28231590810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            245.471121                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         114859784054                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     28596500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      89290000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 113114054500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    821166500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31513696                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    925204304                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                60215722                       # Number of BP lookups
system.cpu.branchPred.condPredicted          51367142                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2276671                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             46569137                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                43945265                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.365642                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3933431                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             107192                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          244819                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             244289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              530                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          538                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        230019652                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2291045                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      465835798                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    60215722                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           48122985                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     225250616                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4616844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  797                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           328                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1293                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 141989373                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1596                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          229852501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.128094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.014806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8123563      3.53%      3.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 81148361     35.30%     38.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13742265      5.98%     44.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                126838312     55.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            229852501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261785                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.025200                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8094867                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10441596                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 204264371                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4806257                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2245410                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             42388578                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63052                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              469501458                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               9861505                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2245410                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 17396148                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2865617                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2149310                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 199745508                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5450508                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              460043745                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4350342                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                378366                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2846153                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    644                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41539                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           638379306                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2293361242                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        763905032                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576947938                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 61431367                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155348                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31580                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9017159                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             39601430                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38477146                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            318748                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            90194                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455601638                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 431780856                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2710747                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        36574288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    116880121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     229852501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.878513                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.882137                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24466378     10.64%     10.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31265941     13.60%     24.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           122270551     53.20%     77.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51424729     22.37%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              424884      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  18      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229852501                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                69449205     85.08%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5351972      6.56%     91.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6830128      8.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             352997859     81.75%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1724394      0.40%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38890157      9.01%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38013739      8.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              431780856                       # Type of FU issued
system.cpu.iq.rate                           1.877148                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    81631340                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189057                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1177756254                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         492208901                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    428378526                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              513412156                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           305290                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2412721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1369                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          827                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       775005                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        36009                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2245410                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2678613                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   343                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           455633808                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              39601430                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38477146                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31580                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     50                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    83                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            827                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1464010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       832134                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2296144                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             428890027                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              37957641                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2890829                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             6                       # number of nop insts executed
system.cpu.iew.exec_refs                     75855808                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49845266                       # Number of branches executed
system.cpu.iew.exec_stores                   37898167                       # Number of stores executed
system.cpu.iew.exec_rate                     1.864580                       # Inst execution rate
system.cpu.iew.wb_sent                      428416912                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     428378542                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 316252878                       # num instructions producing a value
system.cpu.iew.wb_consumers                 773854807                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.862356                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.408672                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        31754641                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2213665                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    224934507                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.863029                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.017637                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     57663634     25.64%     25.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61213564     27.21%     52.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     62278551     27.69%     80.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8724042      3.88%     84.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4930784      2.19%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     17247865      7.67%     94.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       604470      0.27%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       645336      0.29%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11626261      5.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    224934507                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752520                       # Number of instructions committed
system.cpu.commit.committedOps              419059513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890850                       # Number of memory references committed
system.cpu.commit.loads                      37188709                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961079                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724794                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239999                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342417093     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188709      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702125      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059513                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11626261                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    664091280                       # The number of ROB reads
system.cpu.rob.rob_writes                   906515413                       # The number of ROB writes
system.cpu.timesIdled                            1020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          167151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752520                       # Number of Instructions Simulated
system.cpu.committedOps                     419059513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.571119                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.571119                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.750948                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.750948                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                700787786                       # number of integer regfile reads
system.cpu.int_regfile_writes               302253822                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1401901747                       # number of cc regfile reads
system.cpu.cc_regfile_writes                289423506                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75644983                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33258                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6075                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.087621                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58532638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7099                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8245.194816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            166500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.087621                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117130209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117130209                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36853996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36853996                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677473                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677473                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          586                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          586                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58531469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58531469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58531469                       # number of overall hits
system.cpu.dcache.overall_hits::total        58531469                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5020                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23895                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28915                       # number of overall misses
system.cpu.dcache.overall_misses::total         28915                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    142695500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    142695500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    215121500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215121500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    357817000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    357817000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    357817000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    357817000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36859016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36859016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58560384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58560384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58560384                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58560384                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001101                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000494                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28425.398406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28425.398406                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9002.783009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9002.783009                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        35500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        35500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12374.788172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12374.788172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12374.788172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12374.788172                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21383                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2211                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.671190                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6075                       # number of writebacks
system.cpu.dcache.writebacks::total              6075                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1674                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1674                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20142                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20142                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21816                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21816                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21816                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3346                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3753                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7099                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    105668500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    105668500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    149422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    149422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    149422000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    149422000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31580.543933                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31580.543933                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11658.273381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11658.273381                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21048.316664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21048.316664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21048.316664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21048.316664                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4600                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.346248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           141983986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4856                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29238.876853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.346248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         283983584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        283983584                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    141983986                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       141983986                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     141983986                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        141983986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    141983986                       # number of overall hits
system.cpu.icache.overall_hits::total       141983986                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5378                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5378                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5378                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5378                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5378                       # number of overall misses
system.cpu.icache.overall_misses::total          5378                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    186818973                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186818973                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    186818973                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186818973                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    186818973                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186818973                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    141989364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    141989364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    141989364                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    141989364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    141989364                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    141989364                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34737.629788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34737.629788                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34737.629788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34737.629788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34737.629788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34737.629788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        39601                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               567                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.843034                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4600                       # number of writebacks
system.cpu.icache.writebacks::total              4600                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          522                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          522                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          522                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          522                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          522                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4856                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4856                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4856                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4856                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4856                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4856                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    161162479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161162479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    161162479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161162479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    161162479                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161162479                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33188.319399                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33188.319399                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33188.319399                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33188.319399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33188.319399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33188.319399                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18860                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18860                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2500                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   860.014267                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2721000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      841.024323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.989944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.205328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.209964                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          550                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004639                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.365723                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    189783                       # Number of tag accesses
system.l2.tags.data_accesses                   189783                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5063                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5063                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5228                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5228                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3630                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3751                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2889                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3751                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6519                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10270                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3751                       # number of overall hits
system.l2.overall_hits::cpu.data                 6519                       # number of overall hits
system.l2.overall_hits::total                   10270                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 123                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1105                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             457                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 580                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1685                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1105                       # number of overall misses
system.l2.overall_misses::cpu.data                580                       # number of overall misses
system.l2.overall_misses::total                  1685                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14067500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14067500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    131562500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    131562500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     81726000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81726000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     131562500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      95793500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        227356000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    131562500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     95793500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       227356000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5228                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5228                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4856                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7099                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11955                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4856                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7099                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11955                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.032774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032774                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.227554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.227554                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.136581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136581                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.227554                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.081702                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140945                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.227554                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.081702                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140945                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 114369.918699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114369.918699                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 119061.085973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119061.085973                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 178831.509847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 178831.509847                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 119061.085973                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 165161.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134929.376855                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 119061.085973                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 165161.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134929.376855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               28                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  38                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 38                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3659                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3659                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1104                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          448                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5306                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     94077912                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     94077912                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12517000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12517000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    124873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     78473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     78473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    124873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     90990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    215863500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    124873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     90990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     94077912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    309941412                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.227348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.227348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.133891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133891                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.227348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.076490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137767                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.227348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.076490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.443831                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 25711.372506                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 25711.372506                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 131757.894737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131757.894737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 113109.601449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 113109.601449                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 175164.062500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 175164.062500                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 113109.601449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 167569.981584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 131064.663024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 113109.601449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 167569.981584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 25711.372506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 58413.383340                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3076                       # Transaction distribution
system.membus.trans_dist::ReadExReq                95                       # Transaction distribution
system.membus.trans_dist::ReadExResp               95                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3076                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       202944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  202944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3171                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4676689                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16652015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        22630                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        10688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          384                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2135                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 115009825500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5612                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3753                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3753                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4856                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3346                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       605184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       843136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1448320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3889                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.159808                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366440                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13312     84.02%     84.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2532     15.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21990000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7284499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10653490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
