library (ips_tsmc180bcd50_p1r_ad_tc) {
  date : "Fri Mar 13 10:33:34 EST 2014";
  revision : 1.0;
  comment : "Copyright (c) 2014 Sidense Corp. All Rights Reserved.";
  delay_model : table_lookup;
  time_unit : "1ns";
  capacitive_load_unit(1.0,pf);
  voltage_unit : "1V";
  current_unit : "1uA";
  leakage_power_unit : "1pW";
  pulling_resistance_unit : "1kohm";
  default_inout_pin_cap : 0.010;
  default_input_pin_cap : 0.010;
  default_output_pin_cap : 0.0;
  default_max_fanout : 999.0;
  default_max_transition : 3.0;
  default_max_capacitance : 0.3;
  default_fanout_load : 1.0;
  default_cell_leakage_power : 0.0;
  default_leakage_power_density : 0.0;
  slew_derate_from_library : 1.00;
  slew_lower_threshold_pct_rise : 10.0;
  slew_upper_threshold_pct_rise : 90.0;
  slew_lower_threshold_pct_fall : 10.0;
  slew_upper_threshold_pct_fall : 90.0;
  input_threshold_pct_fall : 50.0;
  output_threshold_pct_fall : 50.0;
  input_threshold_pct_rise : 50.0;
  output_threshold_pct_rise : 50.0;
  nom_process : 1.0;
  nom_temperature : 25.0;
  nom_voltage : 1.8;
  operating_conditions (typ) {
    process : 1.0;
    temperature : 25.0;
    voltage : 1.8;
  }
  default_operating_conditions : typ;
  voltage_map (VCC, 5.0);
  voltage_map (VDD, 1.8);
  voltage_map (VSS, 0.0);

  type (bus_8) {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0;
    downto : true;
  }
  type (bus_16) {
    base_type : array;
    data_type : bit;
    bit_width : 16;
    bit_from : 15;
    bit_to : 0;
    downto : true;
  }
  cell (ips_tsmc180bcd50_p1r_ad) {
    area : 99195.00;
    dont_use : true;
    dont_touch : true;
    interface_timing : true;
    pg_pin(VDD) {
      voltage_name : VDD;
      pg_type : primary_power;
    }
     pg_pin(VSS) {
      voltage_name : VSS;
      pg_type : primary_ground;
    }
    pg_pin (VCC) {
      voltage_name : VCC;
      pg_type : primary_power;
    }
    pin (CLKINSEL) {
      direction : input;
      capacitance : 0.01;
      max_transition : 3.0;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      internal_power() {
        related_pg_pin : "VDD";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (CLKIN) {
      direction : input;
      capacitance : 0.01;
      max_transition : 3.0;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      internal_power() {
        related_pg_pin : "VDD";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (VPPEN) {
      direction : input;
      capacitance : 0.01;
      max_transition : 3.0;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      internal_power() {
        related_pg_pin : "VDD";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    bus (MPP) {
      bus_type : bus_8;
      direction : input;
      capacitance : 0.01;
      max_transition : 3.0;
      pin (MPP[7:0]) {
        related_power_pin : "VDD";
        related_ground_pin : "VSS";
        internal_power() {
          related_pg_pin : "VDD";
          rise_power(scalar) {
            values("0.0");
          }
          fall_power(scalar) {
            values("0.0");
          }
        }
      }
    }
    pin (VPPPAD) {
      direction : inout;
      capacitance : 0.01;
      max_capacitance : 70.0;
      is_analog : true;
      related_power_pin : "VCC";
      related_ground_pin : "VSS";
      power_down_function : "!VDD + VSS + !VCC";
      internal_power() {
        related_pg_pin : "VCC";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (VRREN) {
      direction : input;
      capacitance : 0.01;
      max_transition : 3.0;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      internal_power() {
        related_pg_pin : "VDD";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    bus (MRR) {
      bus_type : bus_16;
      direction : input;
      capacitance : 0.01;
      max_transition : 3.0;
      pin (MRR[15:0]) {
        related_power_pin : "VDD";
        related_ground_pin : "VSS";
        internal_power() {
          related_pg_pin : "VDD";
          rise_power(scalar) {
            values("0.0");
          }
          fall_power(scalar) {
            values("0.0");
          }
        }
      }
    }
    pin (CLKOUT) {
      direction : output;
      max_capacitance : 0.3;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      power_down_function : "!VDD + VSS + !VCC";
      internal_power() {
        related_pg_pin : "VDD";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (VPP) {
      direction : inout;
      capacitance : 0.01;
      max_capacitance : 70.0;
      is_analog : true;
      related_power_pin : "VCC";
      related_ground_pin : "VSS";
      power_down_function : "!VDD + VSS + !VCC";
      internal_power() {
        related_pg_pin : "VCC";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (VBG) {
      direction : inout;
      capacitance : 0.01;
      max_capacitance : 70.0;
      is_analog : true;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      power_down_function : "!VDD + VSS + !VCC";
      internal_power() {
        related_pg_pin : "VDD";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (VREF) {
      direction : inout;
      capacitance : 0.01;
      max_capacitance : 1.0;
      is_analog : true;
      related_power_pin : "VCC";
      related_ground_pin : "VSS";
      power_down_function : "!VDD + VSS + !VCC";
      internal_power() {
        related_pg_pin : "VCC";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (VRR) {
      direction : inout;
      capacitance : 0.01;
      max_capacitance : 70.0;
      is_analog : true;
      related_power_pin : "VCC";
      related_ground_pin : "VSS";
      power_down_function : "!VDD + VSS + !VCC";
      internal_power() {
        related_pg_pin : "VCC";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
    pin (PPCLKOUT) {
      direction : output;
      max_capacitance : 0.3;
      related_power_pin : "VDD";
      related_ground_pin : "VSS";
      power_down_function : "!VDD + VSS + !VCC";
      internal_power() {
        related_pg_pin : "VDD";
        rise_power(scalar) {
          values("0.0");
        }
        fall_power(scalar) {
          values("0.0");
        }
      }
    }
  }
}
