// Seed: 1413367379
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_0 id_3 (
      .id_0 (id_1),
      .id_1 (id_2 - 1),
      .id_2 (1'd0),
      .id_3 (),
      .id_4 (id_1),
      .id_5 (1),
      .id_6 (id_1),
      .id_7 (1),
      .id_8 (id_2),
      .id_9 (1),
      .id_10(1),
      .id_11(id_2),
      .id_12(1),
      .id_13(id_4)
  );
  logic id_5 = 1;
  logic id_6 = id_2;
endmodule
