--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14839671041 paths analyzed, 22610 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.984ns.
--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[53].div_pipe_instance/newY_t_29 (SLICE_X48Y155.C2), 5774828 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_10 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.811ns (Levels of Logic = 9)
  Clock Path Skew:      -0.138ns (1.016 - 1.154)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_10 to frac/gen_loop[53].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y153.BQ     Tcko                  0.393   frac/stage_y<53><8>
                                                       frac/gen_loop[52].div_pipe_instance/newY_10
    SLICE_X29Y158.D1     net (fanout=19)       2.156   frac/stage_y<53><10>
    SLICE_X29Y158.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_lut<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X29Y159.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X29Y159.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<14>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<14>
    SLICE_X31Y158.A1     net (fanout=1)        0.612   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_155
    SLICE_X31Y158.DMUX   Topad                 0.686   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<15>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<12>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<15>
    SLICE_X30Y158.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_189
    SLICE_X30Y158.DMUX   Topbd                 0.703   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<17>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<15>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<17>
    SLICE_X41Y156.D3     net (fanout=2)        0.705   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_2011
    SLICE_X41Y156.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X41Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X41Y157.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<24>
    SLICE_X40Y157.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_2214
    SLICE_X40Y157.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<22>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X40Y158.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X40Y158.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/n0053<26>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_xor<26>
    SLICE_X48Y155.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<25>
    SLICE_X48Y155.CLK    Tas                   0.308   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<27>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.811ns (4.393ns logic, 5.418ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_10 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.810ns (Levels of Logic = 9)
  Clock Path Skew:      -0.138ns (1.016 - 1.154)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_10 to frac/gen_loop[53].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y153.BQ     Tcko                  0.393   frac/stage_y<53><8>
                                                       frac/gen_loop[52].div_pipe_instance/newY_10
    SLICE_X29Y158.C1     net (fanout=19)       2.153   frac/stage_y<53><10>
    SLICE_X29Y158.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_lut<9>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X29Y159.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X29Y159.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<14>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<14>
    SLICE_X31Y158.A1     net (fanout=1)        0.612   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_155
    SLICE_X31Y158.DMUX   Topad                 0.686   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<15>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<12>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<15>
    SLICE_X30Y158.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_189
    SLICE_X30Y158.DMUX   Topbd                 0.703   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<17>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<15>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<17>
    SLICE_X41Y156.D3     net (fanout=2)        0.705   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_2011
    SLICE_X41Y156.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X41Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X41Y157.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<24>
    SLICE_X40Y157.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_2214
    SLICE_X40Y157.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<22>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X40Y158.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X40Y158.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/n0053<26>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_xor<26>
    SLICE_X48Y155.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<25>
    SLICE_X48Y155.CLK    Tas                   0.308   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<27>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.810ns (4.395ns logic, 5.415ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_10 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 9)
  Clock Path Skew:      -0.138ns (1.016 - 1.154)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_10 to frac/gen_loop[53].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y153.BQ     Tcko                  0.393   frac/stage_y<53><8>
                                                       frac/gen_loop[52].div_pipe_instance/newY_10
    SLICE_X29Y158.D1     net (fanout=19)       2.156   frac/stage_y<53><10>
    SLICE_X29Y158.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_lut<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X29Y159.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X29Y159.CMUX   Tcinc                 0.314   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<14>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<14>
    SLICE_X31Y158.B1     net (fanout=1)        0.599   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_165
    SLICE_X31Y158.DMUX   Topbd                 0.711   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<15>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<15>
    SLICE_X30Y158.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_189
    SLICE_X30Y158.DMUX   Topbd                 0.703   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<17>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<15>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<17>
    SLICE_X41Y156.D3     net (fanout=2)        0.705   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_2011
    SLICE_X41Y156.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X41Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X41Y157.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<24>
    SLICE_X40Y157.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_2214
    SLICE_X40Y157.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<22>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X40Y158.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X40Y158.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/n0053<26>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_xor<26>
    SLICE_X48Y155.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<25>
    SLICE_X48Y155.CLK    Tas                   0.308   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<27>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (4.374ns logic, 5.405ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[53].div_pipe_instance/newY_t_29 (SLICE_X48Y155.CIN), 17983416 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_6 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.825ns (Levels of Logic = 10)
  Clock Path Skew:      -0.099ns (1.016 - 1.115)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_6 to frac/gen_loop[53].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y152.CQ     Tcko                  0.393   frac/stage_y<53><7>
                                                       frac/gen_loop[52].div_pipe_instance/newY_6
    SLICE_X29Y157.C2     net (fanout=19)       1.900   frac/stage_y<53><6>
    SLICE_X29Y157.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_lut<5>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X31Y157.A1     net (fanout=1)        0.612   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_119
    SLICE_X31Y157.DMUX   Topad                 0.686   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<8>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
    SLICE_X30Y157.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_149
    SLICE_X30Y157.DMUX   Topbd                 0.703   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
    SLICE_X41Y155.D3     net (fanout=2)        0.705   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1612
    SLICE_X41Y155.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X40Y156.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1814
    SLICE_X40Y156.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<18>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X48Y154.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<21>
    SLICE_X48Y154.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<23>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CLK    Tcinck                0.178   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (4.663ns logic, 5.162ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_6 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.784ns (Levels of Logic = 10)
  Clock Path Skew:      -0.099ns (1.016 - 1.115)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_6 to frac/gen_loop[53].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y152.CQ     Tcko                  0.393   frac/stage_y<53><7>
                                                       frac/gen_loop[52].div_pipe_instance/newY_6
    SLICE_X29Y157.C2     net (fanout=19)       1.900   frac/stage_y<53><6>
    SLICE_X29Y157.COUT   Topcyc                0.357   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_x<2>_x_y<6>_mand1
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X31Y157.A1     net (fanout=1)        0.612   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_119
    SLICE_X31Y157.DMUX   Topad                 0.686   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<8>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
    SLICE_X30Y157.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_149
    SLICE_X30Y157.DMUX   Topbd                 0.703   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
    SLICE_X41Y155.D3     net (fanout=2)        0.705   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1612
    SLICE_X41Y155.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X40Y156.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1814
    SLICE_X40Y156.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<18>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X48Y154.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<21>
    SLICE_X48Y154.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<23>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CLK    Tcinck                0.178   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.784ns (4.622ns logic, 5.162ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_6 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 10)
  Clock Path Skew:      -0.099ns (1.016 - 1.115)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_6 to frac/gen_loop[53].div_pipe_instance/newY_t_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y152.CQ     Tcko                  0.393   frac/stage_y<53><7>
                                                       frac/gen_loop[52].div_pipe_instance/newY_6
    SLICE_X29Y157.C2     net (fanout=19)       1.900   frac/stage_y<53><6>
    SLICE_X29Y157.CMUX   Topcc                 0.419   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_lut<5>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X31Y156.B1     net (fanout=1)        0.599   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_85
    SLICE_X31Y156.DMUX   Topbd                 0.711   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<7>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<5>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<7>
    SLICE_X30Y156.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_109
    SLICE_X30Y156.COUT   Topcyb                0.499   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<9>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<7>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<9>
    SLICE_X30Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<9>
    SLICE_X30Y157.AMUX   Tcina                 0.269   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
    SLICE_X41Y155.A2     net (fanout=2)        0.823   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1312
    SLICE_X41Y155.COUT   Topcya                0.492   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X40Y156.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1814
    SLICE_X40Y156.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<18>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X48Y154.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<21>
    SLICE_X48Y154.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<23>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CLK    Tcinck                0.178   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_29
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (4.512ns logic, 5.267ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[53].div_pipe_instance/newY_t_27 (SLICE_X48Y155.CIN), 17983416 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_6 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 10)
  Clock Path Skew:      -0.099ns (1.016 - 1.115)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_6 to frac/gen_loop[53].div_pipe_instance/newY_t_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y152.CQ     Tcko                  0.393   frac/stage_y<53><7>
                                                       frac/gen_loop[52].div_pipe_instance/newY_6
    SLICE_X29Y157.C2     net (fanout=19)       1.900   frac/stage_y<53><6>
    SLICE_X29Y157.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_lut<5>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X31Y157.A1     net (fanout=1)        0.612   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_119
    SLICE_X31Y157.DMUX   Topad                 0.686   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<8>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
    SLICE_X30Y157.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_149
    SLICE_X30Y157.DMUX   Topbd                 0.703   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
    SLICE_X41Y155.D3     net (fanout=2)        0.705   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1612
    SLICE_X41Y155.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X40Y156.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1814
    SLICE_X40Y156.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<18>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X48Y154.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<21>
    SLICE_X48Y154.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<23>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CLK    Tcinck                0.174   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_27
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (4.659ns logic, 5.162ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_6 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.780ns (Levels of Logic = 10)
  Clock Path Skew:      -0.099ns (1.016 - 1.115)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_6 to frac/gen_loop[53].div_pipe_instance/newY_t_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y152.CQ     Tcko                  0.393   frac/stage_y<53><7>
                                                       frac/gen_loop[52].div_pipe_instance/newY_6
    SLICE_X29Y157.C2     net (fanout=19)       1.900   frac/stage_y<53><6>
    SLICE_X29Y157.COUT   Topcyc                0.357   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_x<2>_x_y<6>_mand1
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X29Y158.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<10>
    SLICE_X31Y157.A1     net (fanout=1)        0.612   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_119
    SLICE_X31Y157.DMUX   Topad                 0.686   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<8>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<11>
    SLICE_X30Y157.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_149
    SLICE_X30Y157.DMUX   Topbd                 0.703   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<11>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
    SLICE_X41Y155.D3     net (fanout=2)        0.705   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1612
    SLICE_X41Y155.COUT   Topcyd                0.396   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X40Y156.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1814
    SLICE_X40Y156.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<18>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X48Y154.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<21>
    SLICE_X48Y154.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<23>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CLK    Tcinck                0.174   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_27
    -------------------------------------------------  ---------------------------
    Total                                      9.780ns (4.618ns logic, 5.162ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[52].div_pipe_instance/newY_6 (FF)
  Destination:          frac/gen_loop[53].div_pipe_instance/newY_t_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.775ns (Levels of Logic = 10)
  Clock Path Skew:      -0.099ns (1.016 - 1.115)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[52].div_pipe_instance/newY_6 to frac/gen_loop[53].div_pipe_instance/newY_t_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y152.CQ     Tcko                  0.393   frac/stage_y<53><7>
                                                       frac/gen_loop[52].div_pipe_instance/newY_6
    SLICE_X29Y157.C2     net (fanout=19)       1.900   frac/stage_y<53><6>
    SLICE_X29Y157.CMUX   Topcc                 0.419   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_lut<5>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd5_cy<6>
    SLICE_X31Y156.B1     net (fanout=1)        0.599   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_85
    SLICE_X31Y156.DMUX   Topbd                 0.711   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<7>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_lut<5>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd9_cy<7>
    SLICE_X30Y156.B2     net (fanout=1)        0.488   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_109
    SLICE_X30Y156.COUT   Topcyb                0.499   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<9>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_lut<7>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<9>
    SLICE_X30Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<9>
    SLICE_X30Y157.AMUX   Tcina                 0.269   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd12_cy<13>
    SLICE_X41Y155.A2     net (fanout=2)        0.823   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1312
    SLICE_X41Y155.COUT   Topcya                0.492   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_lut<13>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<16>
    SLICE_X41Y156.BMUX   Tcinb                 0.358   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd14_cy<20>
    SLICE_X40Y156.B2     net (fanout=2)        0.602   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd_1814
    SLICE_X40Y156.COUT   Topcyb                0.509   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_lut<18>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<20>
    SLICE_X40Y157.AMUX   Tcina                 0.286   frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
                                                       frac/gen_loop[53].div_pipe_instance/Mmult_n0053_Madd15_cy<24>
    SLICE_X48Y154.C2     net (fanout=2)        0.855   frac/gen_loop[53].div_pipe_instance/n0053<21>
    SLICE_X48Y154.COUT   Topcyc                0.398   frac/gen_loop[53].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_lut<23>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CIN    net (fanout=1)        0.000   frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_cy<24>
    SLICE_X48Y155.CLK    Tcinck                0.174   frac/gen_loop[53].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[53].div_pipe_instance/Madd_n0060_Madd_xor<28>
                                                       frac/gen_loop[53].div_pipe_instance/newY_t_27
    -------------------------------------------------  ---------------------------
    Total                                      9.775ns (4.508ns logic, 5.267ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[31].div_pipe_instance/newY_10 (SLICE_X50Y82.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[31].div_pipe_instance/newY_t_24 (FF)
  Destination:          frac/gen_loop[31].div_pipe_instance/newY_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.770 - 0.506)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[31].div_pipe_instance/newY_t_24 to frac/gen_loop[31].div_pipe_instance/newY_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y82.CQ      Tcko                  0.141   frac/gen_loop[31].div_pipe_instance/newY_t<25>
                                                       frac/gen_loop[31].div_pipe_instance/newY_t_24
    SLICE_X50Y82.B5      net (fanout=1)        0.210   frac/gen_loop[31].div_pipe_instance/newY_t<24>
    SLICE_X50Y82.CLK     Tah         (-Th)     0.085   frac/stage_y<32><8>
                                                       frac/gen_loop[31].div_pipe_instance/newY_t<24>_rt
                                                       frac/gen_loop[31].div_pipe_instance/newY_10
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.056ns logic, 0.210ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[37].div_pipe_instance/newDiv_2 (SLICE_X23Y154.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[36].div_pipe_instance/newDiv_2 (FF)
  Destination:          frac/gen_loop[37].div_pipe_instance/newDiv_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 1)
  Clock Path Skew:      0.355ns (0.871 - 0.516)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[36].div_pipe_instance/newDiv_2 to frac/gen_loop[37].div_pipe_instance/newDiv_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y146.CQ     Tcko                  0.141   frac/stage_div<37><3>
                                                       frac/gen_loop[36].div_pipe_instance/newDiv_2
    SLICE_X23Y154.C6     net (fanout=1)        0.267   frac/stage_div<37><2>
    SLICE_X23Y154.CLK    Tah         (-Th)     0.047   frac/stage_div<38><3>
                                                       frac/gen_loop[37].div_pipe_instance/div[7]_GND_3_o_mux_18_OUT<2>1
                                                       frac/gen_loop[37].div_pipe_instance/newDiv_2
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.094ns logic, 0.267ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[7].div_pipe_instance/newY_13 (SLICE_X54Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[7].div_pipe_instance/newY_t_27 (FF)
  Destination:          frac/gen_loop[7].div_pipe_instance/newY_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.263ns (0.773 - 0.510)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[7].div_pipe_instance/newY_t_27 to frac/gen_loop[7].div_pipe_instance/newY_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y86.BQ      Tcko                  0.141   frac/gen_loop[7].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[7].div_pipe_instance/newY_t_27
    SLICE_X54Y87.BX      net (fanout=1)        0.180   frac/gen_loop[7].div_pipe_instance/newY_t<27>
    SLICE_X54Y87.CLK     Tckdi       (-Th)     0.052   frac/stage_y<8><15>
                                                       frac/gen_loop[7].div_pipe_instance/newY_13
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.089ns logic, 0.180ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Logical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Location pin: RAMB36_X1Y12.CLKARDCLKU
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKB)
  Physical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: frac/bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X1Y12.CLKBWRCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    9.984|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14839671041 paths, 0 nets, and 120240 connections

Design statistics:
   Minimum period:   9.984ns{1}   (Maximum frequency: 100.160MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 01:38:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1410 MB



