// Seed: 2986031208
module module_0 (
    input  uwire   id_0,
    output supply1 id_1
);
endmodule
module module_1 #(
    parameter id_1  = 32'd96,
    parameter id_12 = 32'd24,
    parameter id_2  = 32'd82,
    parameter id_6  = 32'd65
) (
    input tri1 id_0,
    output supply1 _id_1,
    input tri1 _id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    input tri1 _id_6,
    output wand id_7,
    input uwire id_8
);
  assign id_7 = id_2;
  logic id_10;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  assign modCall_1.id_0 = 0;
  logic [id_1 : 1] id_11;
  ;
  wire [id_6 : 1] _id_12;
  initial
  fork
    if (-1'd0 * 1) id_11 = id_8 / id_10;
  join
  xor primCall (id_7, id_10, id_3, id_0, id_8);
  assign id_10 = 1;
  assign id_1  = id_2;
  logic id_13;
  logic [id_2 : id_12] id_14;
  logic [1 : -1] id_15;
  wire id_16;
  wire id_17;
endmodule
