# compile verilog/system verilog design source files
verilog dist_mem_gen_v8_0_10  "../../../audio_effects.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v"
verilog xil_defaultlib  "../../../audio_effects.srcs/sources_1/ip/sine_lut/sim/sine_lut.v"
verilog xil_defaultlib  "../../../audio_effects.srcs/sim_1/new/lookup_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
