#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d5eca2c130 .scope module, "test_timer" "test_timer" 2 1;
 .timescale 0 0;
v000001d5eca94530_0 .var "bcd_input", 3 0;
v000001d5eca92f50_0 .net "bcd_output_dsec", 3 0, L_000001d5eca35350;  1 drivers
v000001d5eca940d0_0 .net "bcd_output_min", 3 0, L_000001d5eca350b0;  1 drivers
v000001d5eca92ff0_0 .net "bcd_output_usec", 3 0, L_000001d5eca35a50;  1 drivers
v000001d5eca93ef0_0 .var "clear", 0 0;
v000001d5eca92c30_0 .var "clk", 0 0;
v000001d5eca945d0_0 .var "load", 0 0;
v000001d5eca933b0_0 .var "stop", 0 0;
v000001d5eca94710_0 .net "zero", 0 0, L_000001d5eca353c0;  1 drivers
S_000001d5eca2c2c0 .scope module, "dut" "timer" 2 14, 3 4 0, S_000001d5eca2c130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /INPUT 4 "bcd_input";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 4 "bcd_output_usec";
    .port_info 7 /OUTPUT 4 "bcd_output_dsec";
    .port_info 8 /OUTPUT 4 "bcd_output_min";
L_000001d5eca35cf0 .functor OR 1, L_000001d5eca92a50, L_000001d5eca93e50, C4<0>, C4<0>;
L_000001d5eca355f0 .functor AND 1, L_000001d5eca931d0, L_000001d5eca94170, C4<1>, C4<1>;
L_000001d5eca353c0 .functor AND 1, L_000001d5eca355f0, L_000001d5eca93130, C4<1>, C4<1>;
L_000001d5eca35a50 .functor BUFZ 4, L_000001d5eca35200, C4<0000>, C4<0000>, C4<0000>;
L_000001d5eca35350 .functor BUFZ 4, L_000001d5eca35f90, C4<0000>, C4<0000>, C4<0000>;
L_000001d5eca350b0 .functor BUFZ 4, L_000001d5eca35eb0, C4<0000>, C4<0000>, C4<0000>;
v000001d5eca92260_0 .net *"_ivl_2", 0 0, L_000001d5eca355f0;  1 drivers
v000001d5eca92800_0 .net "bcd_digit_output_counter_mod10_min", 3 0, L_000001d5eca35eb0;  1 drivers
v000001d5eca93450_0 .net "bcd_digit_output_counter_mod10_usec", 3 0, L_000001d5eca35200;  1 drivers
v000001d5eca93db0_0 .net "bcd_digit_output_counter_mod6_dsec", 3 0, L_000001d5eca35f90;  1 drivers
v000001d5eca94670_0 .net "bcd_input", 3 0, v000001d5eca94530_0;  1 drivers
v000001d5eca92d70_0 .net "bcd_output_dsec", 3 0, L_000001d5eca35350;  alias, 1 drivers
v000001d5eca92e10_0 .net "bcd_output_min", 3 0, L_000001d5eca350b0;  alias, 1 drivers
v000001d5eca942b0_0 .net "bcd_output_usec", 3 0, L_000001d5eca35a50;  alias, 1 drivers
v000001d5eca929b0_0 .net "clear", 0 0, v000001d5eca93ef0_0;  1 drivers
v000001d5eca947b0_0 .net "clk", 0 0, v000001d5eca92c30_0;  1 drivers
v000001d5eca93090_0 .net "load", 0 0, v000001d5eca945d0_0;  1 drivers
v000001d5eca943f0_0 .net "stop", 0 0, v000001d5eca933b0_0;  1 drivers
v000001d5eca93b30_0 .net "tc_counter_mod10_min", 0 0, L_000001d5eca92cd0;  1 drivers
v000001d5eca93630_0 .net "tc_counter_mod10_min_aux", 0 0, L_000001d5eca35cf0;  1 drivers
v000001d5eca92eb0_0 .net "tc_counter_mod10_usec", 0 0, L_000001d5eca92a50;  1 drivers
v000001d5eca92af0_0 .net "tc_counter_mod6_dsec", 0 0, L_000001d5eca93e50;  1 drivers
v000001d5eca94030_0 .net "zero", 0 0, L_000001d5eca353c0;  alias, 1 drivers
v000001d5eca92910_0 .net "zero_counter_mod10_min", 0 0, L_000001d5eca931d0;  1 drivers
v000001d5eca94350_0 .net "zero_counter_mod10_usec", 0 0, L_000001d5eca93130;  1 drivers
v000001d5eca94490_0 .net "zero_counter_mod6_dsec", 0 0, L_000001d5eca94170;  1 drivers
S_000001d5eca34be0 .scope module, "counter_mod10_min" "counter_mod10" 3 54, 4 1 0, S_000001d5eca2c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "tc";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /INPUT 4 "bcd_digit_input";
    .port_info 7 /OUTPUT 4 "bcd_digit_output";
L_000001d5eca35eb0 .functor BUFZ 4, v000001d5eca2c450_0, C4<0000>, C4<0000>, C4<0000>;
L_000001d5ecb40118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001d5eca1b580_0 .net/2u *"_ivl_2", 3 0, L_000001d5ecb40118;  1 drivers
v000001d5ec9f2ed0_0 .net "bcd_digit_input", 3 0, L_000001d5eca35f90;  alias, 1 drivers
v000001d5eca20aa0_0 .net "bcd_digit_output", 3 0, L_000001d5eca35eb0;  alias, 1 drivers
v000001d5eca2c450_0 .var "bcd_digit_reg", 3 0;
v000001d5eca2c4f0_0 .net "clear", 0 0, v000001d5eca93ef0_0;  alias, 1 drivers
v000001d5eca34d70_0 .net "clk", 0 0, v000001d5eca92c30_0;  alias, 1 drivers
v000001d5eca34e10_0 .net "load", 0 0, v000001d5eca945d0_0;  alias, 1 drivers
v000001d5eca91e00_0 .net "stop", 0 0, L_000001d5eca35cf0;  alias, 1 drivers
v000001d5eca91900_0 .net "tc", 0 0, L_000001d5eca92cd0;  alias, 1 drivers
v000001d5eca92300_0 .net "zero", 0 0, L_000001d5eca931d0;  alias, 1 drivers
E_000001d5eca21100 .event posedge, v000001d5eca34d70_0;
L_000001d5eca931d0 .cmp/eq 4, v000001d5eca2c450_0, L_000001d5ecb40118;
L_000001d5eca92cd0 .reduce/nor L_000001d5eca931d0;
S_000001d5eca34eb0 .scope module, "counter_mod10_usec" "counter_mod10" 3 30, 4 1 0, S_000001d5eca2c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "tc";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /INPUT 4 "bcd_digit_input";
    .port_info 7 /OUTPUT 4 "bcd_digit_output";
L_000001d5eca35200 .functor BUFZ 4, v000001d5eca92080_0, C4<0000>, C4<0000>, C4<0000>;
L_000001d5ecb40088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001d5eca919a0_0 .net/2u *"_ivl_2", 3 0, L_000001d5ecb40088;  1 drivers
v000001d5eca92580_0 .net "bcd_digit_input", 3 0, v000001d5eca94530_0;  alias, 1 drivers
v000001d5eca92620_0 .net "bcd_digit_output", 3 0, L_000001d5eca35200;  alias, 1 drivers
v000001d5eca92080_0 .var "bcd_digit_reg", 3 0;
v000001d5eca91f40_0 .net "clear", 0 0, v000001d5eca93ef0_0;  alias, 1 drivers
v000001d5eca92440_0 .net "clk", 0 0, v000001d5eca92c30_0;  alias, 1 drivers
v000001d5eca92760_0 .net "load", 0 0, v000001d5eca945d0_0;  alias, 1 drivers
v000001d5eca923a0_0 .net "stop", 0 0, v000001d5eca933b0_0;  alias, 1 drivers
v000001d5eca91a40_0 .net "tc", 0 0, L_000001d5eca92a50;  alias, 1 drivers
v000001d5eca91fe0_0 .net "zero", 0 0, L_000001d5eca93130;  alias, 1 drivers
L_000001d5eca93130 .cmp/eq 4, v000001d5eca92080_0, L_000001d5ecb40088;
L_000001d5eca92a50 .reduce/nor L_000001d5eca93130;
S_000001d5ec9f2870 .scope module, "counter_mod6_dsec" "counter_mod6" 3 43, 5 1 0, S_000001d5eca2c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "stop";
    .port_info 4 /OUTPUT 1 "tc";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /INPUT 4 "bcd_digit_input";
    .port_info 7 /OUTPUT 4 "bcd_digit_output";
L_000001d5eca35f90 .functor BUFZ 4, v000001d5eca91b80_0, C4<0000>, C4<0000>, C4<0000>;
L_000001d5ecb400d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001d5eca91ae0_0 .net/2u *"_ivl_2", 3 0, L_000001d5ecb400d0;  1 drivers
v000001d5eca92120_0 .net "bcd_digit_input", 3 0, L_000001d5eca35200;  alias, 1 drivers
v000001d5eca926c0_0 .net "bcd_digit_output", 3 0, L_000001d5eca35f90;  alias, 1 drivers
v000001d5eca91b80_0 .var "bcd_digit_reg", 3 0;
v000001d5eca921c0_0 .net "clear", 0 0, v000001d5eca93ef0_0;  alias, 1 drivers
v000001d5eca91c20_0 .net "clk", 0 0, v000001d5eca92c30_0;  alias, 1 drivers
v000001d5eca91cc0_0 .net "load", 0 0, v000001d5eca945d0_0;  alias, 1 drivers
v000001d5eca924e0_0 .net "stop", 0 0, L_000001d5eca92a50;  alias, 1 drivers
v000001d5eca91ea0_0 .net "tc", 0 0, L_000001d5eca93e50;  alias, 1 drivers
v000001d5eca91d60_0 .net "zero", 0 0, L_000001d5eca94170;  alias, 1 drivers
L_000001d5eca94170 .cmp/eq 4, v000001d5eca91b80_0, L_000001d5ecb400d0;
L_000001d5eca93e50 .reduce/nor L_000001d5eca94170;
    .scope S_000001d5eca34eb0;
T_0 ;
    %wait E_000001d5eca21100;
    %load/vec4 v000001d5eca91f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d5eca92080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d5eca923a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d5eca92080_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d5eca92080_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001d5eca92080_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d5eca92080_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %load/vec4 v000001d5eca92760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000001d5eca92580_0;
    %assign/vec4 v000001d5eca92080_0, 0;
T_0.6 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d5ec9f2870;
T_1 ;
    %wait E_000001d5eca21100;
    %load/vec4 v000001d5eca921c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d5eca91b80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d5eca924e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d5eca91b80_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d5eca91b80_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001d5eca91b80_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d5eca91b80_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %load/vec4 v000001d5eca91cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001d5eca92120_0;
    %assign/vec4 v000001d5eca91b80_0, 0;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d5eca34be0;
T_2 ;
    %wait E_000001d5eca21100;
    %load/vec4 v000001d5eca2c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d5eca2c450_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d5eca91e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d5eca2c450_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d5eca2c450_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001d5eca2c450_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001d5eca2c450_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %load/vec4 v000001d5eca34e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000001d5ec9f2ed0_0;
    %assign/vec4 v000001d5eca2c450_0, 0;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d5eca2c130;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5eca92c30_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001d5eca92c30_0;
    %inv;
    %store/vec4 v000001d5eca92c30_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001d5eca2c130;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5eca93ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5eca945d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5eca933b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d5eca94530_0, 0, 4;
    %vpi_call 2 41 "$dumpfile", "timer.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d5eca2c130 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5eca93ef0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5eca945d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d5eca94530_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d5eca945d0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d5eca933b0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_timer.v";
    "timer.v";
    "./counter_mod10.v";
    "./counter_mod6.v";
