verilog work "SHIFT_REG_8BIT.v"
verilog work "testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
